
TCP_IP_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016020  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003004  08016220  08016220  00017220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019224  08019224  0001b1c8  2**0
                  CONTENTS
  4 .ARM          00000008  08019224  08019224  0001a224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801922c  0801922c  0001b1c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801922c  0801922c  0001a22c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08019230  08019230  0001a230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08019234  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000088  080192bc  0001b088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000128  0801935c  0001b128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00009c18  200001c8  080193fc  0001b1c8  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20009de0  080193fc  0001bde0  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0001b1c8  2**0
                  CONTENTS, READONLY
 14 .debug_info   00071755  00000000  00000000  0001b1f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000088ee  00000000  00000000  0008c94b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00005218  00000000  00000000  00095240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00003f1a  00000000  00000000  0009a458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00038b16  00000000  00000000  0009e372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0004d6ab  00000000  00000000  000d6e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00133ec7  00000000  00000000  00124533  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  002583fa  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00016fb0  00000000  00000000  00258440  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000060  00000000  00000000  0026f3f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001c8 	.word	0x200001c8
 800021c:	00000000 	.word	0x00000000
 8000220:	08016208 	.word	0x08016208

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001cc 	.word	0x200001cc
 800023c:	08016208 	.word	0x08016208

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_frsub>:
 80002f0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__addsf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_fsub>:
 80002f8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080002fc <__addsf3>:
 80002fc:	0042      	lsls	r2, r0, #1
 80002fe:	bf1f      	itttt	ne
 8000300:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000304:	ea92 0f03 	teqne	r2, r3
 8000308:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800030c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000310:	d06a      	beq.n	80003e8 <__addsf3+0xec>
 8000312:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000316:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800031a:	bfc1      	itttt	gt
 800031c:	18d2      	addgt	r2, r2, r3
 800031e:	4041      	eorgt	r1, r0
 8000320:	4048      	eorgt	r0, r1
 8000322:	4041      	eorgt	r1, r0
 8000324:	bfb8      	it	lt
 8000326:	425b      	neglt	r3, r3
 8000328:	2b19      	cmp	r3, #25
 800032a:	bf88      	it	hi
 800032c:	4770      	bxhi	lr
 800032e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000332:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000336:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800033a:	bf18      	it	ne
 800033c:	4240      	negne	r0, r0
 800033e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000342:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000346:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800034a:	bf18      	it	ne
 800034c:	4249      	negne	r1, r1
 800034e:	ea92 0f03 	teq	r2, r3
 8000352:	d03f      	beq.n	80003d4 <__addsf3+0xd8>
 8000354:	f1a2 0201 	sub.w	r2, r2, #1
 8000358:	fa41 fc03 	asr.w	ip, r1, r3
 800035c:	eb10 000c 	adds.w	r0, r0, ip
 8000360:	f1c3 0320 	rsb	r3, r3, #32
 8000364:	fa01 f103 	lsl.w	r1, r1, r3
 8000368:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800036c:	d502      	bpl.n	8000374 <__addsf3+0x78>
 800036e:	4249      	negs	r1, r1
 8000370:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000374:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000378:	d313      	bcc.n	80003a2 <__addsf3+0xa6>
 800037a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800037e:	d306      	bcc.n	800038e <__addsf3+0x92>
 8000380:	0840      	lsrs	r0, r0, #1
 8000382:	ea4f 0131 	mov.w	r1, r1, rrx
 8000386:	f102 0201 	add.w	r2, r2, #1
 800038a:	2afe      	cmp	r2, #254	@ 0xfe
 800038c:	d251      	bcs.n	8000432 <__addsf3+0x136>
 800038e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000392:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000396:	bf08      	it	eq
 8000398:	f020 0001 	biceq.w	r0, r0, #1
 800039c:	ea40 0003 	orr.w	r0, r0, r3
 80003a0:	4770      	bx	lr
 80003a2:	0049      	lsls	r1, r1, #1
 80003a4:	eb40 0000 	adc.w	r0, r0, r0
 80003a8:	3a01      	subs	r2, #1
 80003aa:	bf28      	it	cs
 80003ac:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80003b0:	d2ed      	bcs.n	800038e <__addsf3+0x92>
 80003b2:	fab0 fc80 	clz	ip, r0
 80003b6:	f1ac 0c08 	sub.w	ip, ip, #8
 80003ba:	ebb2 020c 	subs.w	r2, r2, ip
 80003be:	fa00 f00c 	lsl.w	r0, r0, ip
 80003c2:	bfaa      	itet	ge
 80003c4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80003c8:	4252      	neglt	r2, r2
 80003ca:	4318      	orrge	r0, r3
 80003cc:	bfbc      	itt	lt
 80003ce:	40d0      	lsrlt	r0, r2
 80003d0:	4318      	orrlt	r0, r3
 80003d2:	4770      	bx	lr
 80003d4:	f092 0f00 	teq	r2, #0
 80003d8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80003dc:	bf06      	itte	eq
 80003de:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80003e2:	3201      	addeq	r2, #1
 80003e4:	3b01      	subne	r3, #1
 80003e6:	e7b5      	b.n	8000354 <__addsf3+0x58>
 80003e8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003ec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003f0:	bf18      	it	ne
 80003f2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003f6:	d021      	beq.n	800043c <__addsf3+0x140>
 80003f8:	ea92 0f03 	teq	r2, r3
 80003fc:	d004      	beq.n	8000408 <__addsf3+0x10c>
 80003fe:	f092 0f00 	teq	r2, #0
 8000402:	bf08      	it	eq
 8000404:	4608      	moveq	r0, r1
 8000406:	4770      	bx	lr
 8000408:	ea90 0f01 	teq	r0, r1
 800040c:	bf1c      	itt	ne
 800040e:	2000      	movne	r0, #0
 8000410:	4770      	bxne	lr
 8000412:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000416:	d104      	bne.n	8000422 <__addsf3+0x126>
 8000418:	0040      	lsls	r0, r0, #1
 800041a:	bf28      	it	cs
 800041c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000420:	4770      	bx	lr
 8000422:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000426:	bf3c      	itt	cc
 8000428:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800042c:	4770      	bxcc	lr
 800042e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000432:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000436:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800043a:	4770      	bx	lr
 800043c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000440:	bf16      	itet	ne
 8000442:	4608      	movne	r0, r1
 8000444:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000448:	4601      	movne	r1, r0
 800044a:	0242      	lsls	r2, r0, #9
 800044c:	bf06      	itte	eq
 800044e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000452:	ea90 0f01 	teqeq	r0, r1
 8000456:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800045a:	4770      	bx	lr

0800045c <__aeabi_ui2f>:
 800045c:	f04f 0300 	mov.w	r3, #0
 8000460:	e004      	b.n	800046c <__aeabi_i2f+0x8>
 8000462:	bf00      	nop

08000464 <__aeabi_i2f>:
 8000464:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000468:	bf48      	it	mi
 800046a:	4240      	negmi	r0, r0
 800046c:	ea5f 0c00 	movs.w	ip, r0
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000478:	4601      	mov	r1, r0
 800047a:	f04f 0000 	mov.w	r0, #0
 800047e:	e01c      	b.n	80004ba <__aeabi_l2f+0x2a>

08000480 <__aeabi_ul2f>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	f04f 0300 	mov.w	r3, #0
 800048c:	e00a      	b.n	80004a4 <__aeabi_l2f+0x14>
 800048e:	bf00      	nop

08000490 <__aeabi_l2f>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800049c:	d502      	bpl.n	80004a4 <__aeabi_l2f+0x14>
 800049e:	4240      	negs	r0, r0
 80004a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a4:	ea5f 0c01 	movs.w	ip, r1
 80004a8:	bf02      	ittt	eq
 80004aa:	4684      	moveq	ip, r0
 80004ac:	4601      	moveq	r1, r0
 80004ae:	2000      	moveq	r0, #0
 80004b0:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80004b4:	bf08      	it	eq
 80004b6:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80004ba:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80004be:	fabc f28c 	clz	r2, ip
 80004c2:	3a08      	subs	r2, #8
 80004c4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80004c8:	db10      	blt.n	80004ec <__aeabi_l2f+0x5c>
 80004ca:	fa01 fc02 	lsl.w	ip, r1, r2
 80004ce:	4463      	add	r3, ip
 80004d0:	fa00 fc02 	lsl.w	ip, r0, r2
 80004d4:	f1c2 0220 	rsb	r2, r2, #32
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004dc:	fa20 f202 	lsr.w	r2, r0, r2
 80004e0:	eb43 0002 	adc.w	r0, r3, r2
 80004e4:	bf08      	it	eq
 80004e6:	f020 0001 	biceq.w	r0, r0, #1
 80004ea:	4770      	bx	lr
 80004ec:	f102 0220 	add.w	r2, r2, #32
 80004f0:	fa01 fc02 	lsl.w	ip, r1, r2
 80004f4:	f1c2 0220 	rsb	r2, r2, #32
 80004f8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004fc:	fa21 f202 	lsr.w	r2, r1, r2
 8000500:	eb43 0002 	adc.w	r0, r3, r2
 8000504:	bf08      	it	eq
 8000506:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800050a:	4770      	bx	lr

0800050c <__aeabi_uldivmod>:
 800050c:	b953      	cbnz	r3, 8000524 <__aeabi_uldivmod+0x18>
 800050e:	b94a      	cbnz	r2, 8000524 <__aeabi_uldivmod+0x18>
 8000510:	2900      	cmp	r1, #0
 8000512:	bf08      	it	eq
 8000514:	2800      	cmpeq	r0, #0
 8000516:	bf1c      	itt	ne
 8000518:	f04f 31ff 	movne.w	r1, #4294967295
 800051c:	f04f 30ff 	movne.w	r0, #4294967295
 8000520:	f000 b96a 	b.w	80007f8 <__aeabi_idiv0>
 8000524:	f1ad 0c08 	sub.w	ip, sp, #8
 8000528:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800052c:	f000 f806 	bl	800053c <__udivmoddi4>
 8000530:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000534:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000538:	b004      	add	sp, #16
 800053a:	4770      	bx	lr

0800053c <__udivmoddi4>:
 800053c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000540:	9d08      	ldr	r5, [sp, #32]
 8000542:	460c      	mov	r4, r1
 8000544:	2b00      	cmp	r3, #0
 8000546:	d14e      	bne.n	80005e6 <__udivmoddi4+0xaa>
 8000548:	4694      	mov	ip, r2
 800054a:	458c      	cmp	ip, r1
 800054c:	4686      	mov	lr, r0
 800054e:	fab2 f282 	clz	r2, r2
 8000552:	d962      	bls.n	800061a <__udivmoddi4+0xde>
 8000554:	b14a      	cbz	r2, 800056a <__udivmoddi4+0x2e>
 8000556:	f1c2 0320 	rsb	r3, r2, #32
 800055a:	4091      	lsls	r1, r2
 800055c:	fa20 f303 	lsr.w	r3, r0, r3
 8000560:	fa0c fc02 	lsl.w	ip, ip, r2
 8000564:	4319      	orrs	r1, r3
 8000566:	fa00 fe02 	lsl.w	lr, r0, r2
 800056a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800056e:	fa1f f68c 	uxth.w	r6, ip
 8000572:	fbb1 f4f7 	udiv	r4, r1, r7
 8000576:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800057a:	fb07 1114 	mls	r1, r7, r4, r1
 800057e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000582:	fb04 f106 	mul.w	r1, r4, r6
 8000586:	4299      	cmp	r1, r3
 8000588:	d90a      	bls.n	80005a0 <__udivmoddi4+0x64>
 800058a:	eb1c 0303 	adds.w	r3, ip, r3
 800058e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000592:	f080 8112 	bcs.w	80007ba <__udivmoddi4+0x27e>
 8000596:	4299      	cmp	r1, r3
 8000598:	f240 810f 	bls.w	80007ba <__udivmoddi4+0x27e>
 800059c:	3c02      	subs	r4, #2
 800059e:	4463      	add	r3, ip
 80005a0:	1a59      	subs	r1, r3, r1
 80005a2:	fa1f f38e 	uxth.w	r3, lr
 80005a6:	fbb1 f0f7 	udiv	r0, r1, r7
 80005aa:	fb07 1110 	mls	r1, r7, r0, r1
 80005ae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005b2:	fb00 f606 	mul.w	r6, r0, r6
 80005b6:	429e      	cmp	r6, r3
 80005b8:	d90a      	bls.n	80005d0 <__udivmoddi4+0x94>
 80005ba:	eb1c 0303 	adds.w	r3, ip, r3
 80005be:	f100 31ff 	add.w	r1, r0, #4294967295
 80005c2:	f080 80fc 	bcs.w	80007be <__udivmoddi4+0x282>
 80005c6:	429e      	cmp	r6, r3
 80005c8:	f240 80f9 	bls.w	80007be <__udivmoddi4+0x282>
 80005cc:	4463      	add	r3, ip
 80005ce:	3802      	subs	r0, #2
 80005d0:	1b9b      	subs	r3, r3, r6
 80005d2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80005d6:	2100      	movs	r1, #0
 80005d8:	b11d      	cbz	r5, 80005e2 <__udivmoddi4+0xa6>
 80005da:	40d3      	lsrs	r3, r2
 80005dc:	2200      	movs	r2, #0
 80005de:	e9c5 3200 	strd	r3, r2, [r5]
 80005e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005e6:	428b      	cmp	r3, r1
 80005e8:	d905      	bls.n	80005f6 <__udivmoddi4+0xba>
 80005ea:	b10d      	cbz	r5, 80005f0 <__udivmoddi4+0xb4>
 80005ec:	e9c5 0100 	strd	r0, r1, [r5]
 80005f0:	2100      	movs	r1, #0
 80005f2:	4608      	mov	r0, r1
 80005f4:	e7f5      	b.n	80005e2 <__udivmoddi4+0xa6>
 80005f6:	fab3 f183 	clz	r1, r3
 80005fa:	2900      	cmp	r1, #0
 80005fc:	d146      	bne.n	800068c <__udivmoddi4+0x150>
 80005fe:	42a3      	cmp	r3, r4
 8000600:	d302      	bcc.n	8000608 <__udivmoddi4+0xcc>
 8000602:	4290      	cmp	r0, r2
 8000604:	f0c0 80f0 	bcc.w	80007e8 <__udivmoddi4+0x2ac>
 8000608:	1a86      	subs	r6, r0, r2
 800060a:	eb64 0303 	sbc.w	r3, r4, r3
 800060e:	2001      	movs	r0, #1
 8000610:	2d00      	cmp	r5, #0
 8000612:	d0e6      	beq.n	80005e2 <__udivmoddi4+0xa6>
 8000614:	e9c5 6300 	strd	r6, r3, [r5]
 8000618:	e7e3      	b.n	80005e2 <__udivmoddi4+0xa6>
 800061a:	2a00      	cmp	r2, #0
 800061c:	f040 8090 	bne.w	8000740 <__udivmoddi4+0x204>
 8000620:	eba1 040c 	sub.w	r4, r1, ip
 8000624:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000628:	fa1f f78c 	uxth.w	r7, ip
 800062c:	2101      	movs	r1, #1
 800062e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000632:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000636:	fb08 4416 	mls	r4, r8, r6, r4
 800063a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800063e:	fb07 f006 	mul.w	r0, r7, r6
 8000642:	4298      	cmp	r0, r3
 8000644:	d908      	bls.n	8000658 <__udivmoddi4+0x11c>
 8000646:	eb1c 0303 	adds.w	r3, ip, r3
 800064a:	f106 34ff 	add.w	r4, r6, #4294967295
 800064e:	d202      	bcs.n	8000656 <__udivmoddi4+0x11a>
 8000650:	4298      	cmp	r0, r3
 8000652:	f200 80cd 	bhi.w	80007f0 <__udivmoddi4+0x2b4>
 8000656:	4626      	mov	r6, r4
 8000658:	1a1c      	subs	r4, r3, r0
 800065a:	fa1f f38e 	uxth.w	r3, lr
 800065e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000662:	fb08 4410 	mls	r4, r8, r0, r4
 8000666:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800066a:	fb00 f707 	mul.w	r7, r0, r7
 800066e:	429f      	cmp	r7, r3
 8000670:	d908      	bls.n	8000684 <__udivmoddi4+0x148>
 8000672:	eb1c 0303 	adds.w	r3, ip, r3
 8000676:	f100 34ff 	add.w	r4, r0, #4294967295
 800067a:	d202      	bcs.n	8000682 <__udivmoddi4+0x146>
 800067c:	429f      	cmp	r7, r3
 800067e:	f200 80b0 	bhi.w	80007e2 <__udivmoddi4+0x2a6>
 8000682:	4620      	mov	r0, r4
 8000684:	1bdb      	subs	r3, r3, r7
 8000686:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800068a:	e7a5      	b.n	80005d8 <__udivmoddi4+0x9c>
 800068c:	f1c1 0620 	rsb	r6, r1, #32
 8000690:	408b      	lsls	r3, r1
 8000692:	fa22 f706 	lsr.w	r7, r2, r6
 8000696:	431f      	orrs	r7, r3
 8000698:	fa20 fc06 	lsr.w	ip, r0, r6
 800069c:	fa04 f301 	lsl.w	r3, r4, r1
 80006a0:	ea43 030c 	orr.w	r3, r3, ip
 80006a4:	40f4      	lsrs	r4, r6
 80006a6:	fa00 f801 	lsl.w	r8, r0, r1
 80006aa:	0c38      	lsrs	r0, r7, #16
 80006ac:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80006b0:	fbb4 fef0 	udiv	lr, r4, r0
 80006b4:	fa1f fc87 	uxth.w	ip, r7
 80006b8:	fb00 441e 	mls	r4, r0, lr, r4
 80006bc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80006c0:	fb0e f90c 	mul.w	r9, lr, ip
 80006c4:	45a1      	cmp	r9, r4
 80006c6:	fa02 f201 	lsl.w	r2, r2, r1
 80006ca:	d90a      	bls.n	80006e2 <__udivmoddi4+0x1a6>
 80006cc:	193c      	adds	r4, r7, r4
 80006ce:	f10e 3aff 	add.w	sl, lr, #4294967295
 80006d2:	f080 8084 	bcs.w	80007de <__udivmoddi4+0x2a2>
 80006d6:	45a1      	cmp	r9, r4
 80006d8:	f240 8081 	bls.w	80007de <__udivmoddi4+0x2a2>
 80006dc:	f1ae 0e02 	sub.w	lr, lr, #2
 80006e0:	443c      	add	r4, r7
 80006e2:	eba4 0409 	sub.w	r4, r4, r9
 80006e6:	fa1f f983 	uxth.w	r9, r3
 80006ea:	fbb4 f3f0 	udiv	r3, r4, r0
 80006ee:	fb00 4413 	mls	r4, r0, r3, r4
 80006f2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80006f6:	fb03 fc0c 	mul.w	ip, r3, ip
 80006fa:	45a4      	cmp	ip, r4
 80006fc:	d907      	bls.n	800070e <__udivmoddi4+0x1d2>
 80006fe:	193c      	adds	r4, r7, r4
 8000700:	f103 30ff 	add.w	r0, r3, #4294967295
 8000704:	d267      	bcs.n	80007d6 <__udivmoddi4+0x29a>
 8000706:	45a4      	cmp	ip, r4
 8000708:	d965      	bls.n	80007d6 <__udivmoddi4+0x29a>
 800070a:	3b02      	subs	r3, #2
 800070c:	443c      	add	r4, r7
 800070e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000712:	fba0 9302 	umull	r9, r3, r0, r2
 8000716:	eba4 040c 	sub.w	r4, r4, ip
 800071a:	429c      	cmp	r4, r3
 800071c:	46ce      	mov	lr, r9
 800071e:	469c      	mov	ip, r3
 8000720:	d351      	bcc.n	80007c6 <__udivmoddi4+0x28a>
 8000722:	d04e      	beq.n	80007c2 <__udivmoddi4+0x286>
 8000724:	b155      	cbz	r5, 800073c <__udivmoddi4+0x200>
 8000726:	ebb8 030e 	subs.w	r3, r8, lr
 800072a:	eb64 040c 	sbc.w	r4, r4, ip
 800072e:	fa04 f606 	lsl.w	r6, r4, r6
 8000732:	40cb      	lsrs	r3, r1
 8000734:	431e      	orrs	r6, r3
 8000736:	40cc      	lsrs	r4, r1
 8000738:	e9c5 6400 	strd	r6, r4, [r5]
 800073c:	2100      	movs	r1, #0
 800073e:	e750      	b.n	80005e2 <__udivmoddi4+0xa6>
 8000740:	f1c2 0320 	rsb	r3, r2, #32
 8000744:	fa20 f103 	lsr.w	r1, r0, r3
 8000748:	fa0c fc02 	lsl.w	ip, ip, r2
 800074c:	fa24 f303 	lsr.w	r3, r4, r3
 8000750:	4094      	lsls	r4, r2
 8000752:	430c      	orrs	r4, r1
 8000754:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000758:	fa00 fe02 	lsl.w	lr, r0, r2
 800075c:	fa1f f78c 	uxth.w	r7, ip
 8000760:	fbb3 f0f8 	udiv	r0, r3, r8
 8000764:	fb08 3110 	mls	r1, r8, r0, r3
 8000768:	0c23      	lsrs	r3, r4, #16
 800076a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800076e:	fb00 f107 	mul.w	r1, r0, r7
 8000772:	4299      	cmp	r1, r3
 8000774:	d908      	bls.n	8000788 <__udivmoddi4+0x24c>
 8000776:	eb1c 0303 	adds.w	r3, ip, r3
 800077a:	f100 36ff 	add.w	r6, r0, #4294967295
 800077e:	d22c      	bcs.n	80007da <__udivmoddi4+0x29e>
 8000780:	4299      	cmp	r1, r3
 8000782:	d92a      	bls.n	80007da <__udivmoddi4+0x29e>
 8000784:	3802      	subs	r0, #2
 8000786:	4463      	add	r3, ip
 8000788:	1a5b      	subs	r3, r3, r1
 800078a:	b2a4      	uxth	r4, r4
 800078c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000790:	fb08 3311 	mls	r3, r8, r1, r3
 8000794:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000798:	fb01 f307 	mul.w	r3, r1, r7
 800079c:	42a3      	cmp	r3, r4
 800079e:	d908      	bls.n	80007b2 <__udivmoddi4+0x276>
 80007a0:	eb1c 0404 	adds.w	r4, ip, r4
 80007a4:	f101 36ff 	add.w	r6, r1, #4294967295
 80007a8:	d213      	bcs.n	80007d2 <__udivmoddi4+0x296>
 80007aa:	42a3      	cmp	r3, r4
 80007ac:	d911      	bls.n	80007d2 <__udivmoddi4+0x296>
 80007ae:	3902      	subs	r1, #2
 80007b0:	4464      	add	r4, ip
 80007b2:	1ae4      	subs	r4, r4, r3
 80007b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80007b8:	e739      	b.n	800062e <__udivmoddi4+0xf2>
 80007ba:	4604      	mov	r4, r0
 80007bc:	e6f0      	b.n	80005a0 <__udivmoddi4+0x64>
 80007be:	4608      	mov	r0, r1
 80007c0:	e706      	b.n	80005d0 <__udivmoddi4+0x94>
 80007c2:	45c8      	cmp	r8, r9
 80007c4:	d2ae      	bcs.n	8000724 <__udivmoddi4+0x1e8>
 80007c6:	ebb9 0e02 	subs.w	lr, r9, r2
 80007ca:	eb63 0c07 	sbc.w	ip, r3, r7
 80007ce:	3801      	subs	r0, #1
 80007d0:	e7a8      	b.n	8000724 <__udivmoddi4+0x1e8>
 80007d2:	4631      	mov	r1, r6
 80007d4:	e7ed      	b.n	80007b2 <__udivmoddi4+0x276>
 80007d6:	4603      	mov	r3, r0
 80007d8:	e799      	b.n	800070e <__udivmoddi4+0x1d2>
 80007da:	4630      	mov	r0, r6
 80007dc:	e7d4      	b.n	8000788 <__udivmoddi4+0x24c>
 80007de:	46d6      	mov	lr, sl
 80007e0:	e77f      	b.n	80006e2 <__udivmoddi4+0x1a6>
 80007e2:	4463      	add	r3, ip
 80007e4:	3802      	subs	r0, #2
 80007e6:	e74d      	b.n	8000684 <__udivmoddi4+0x148>
 80007e8:	4606      	mov	r6, r0
 80007ea:	4623      	mov	r3, r4
 80007ec:	4608      	mov	r0, r1
 80007ee:	e70f      	b.n	8000610 <__udivmoddi4+0xd4>
 80007f0:	3e02      	subs	r6, #2
 80007f2:	4463      	add	r3, ip
 80007f4:	e730      	b.n	8000658 <__udivmoddi4+0x11c>
 80007f6:	bf00      	nop

080007f8 <__aeabi_idiv0>:
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop

080007fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b08c      	sub	sp, #48	@ 0x30
 8000800:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000802:	f107 031c 	add.w	r3, r7, #28
 8000806:	2200      	movs	r2, #0
 8000808:	601a      	str	r2, [r3, #0]
 800080a:	605a      	str	r2, [r3, #4]
 800080c:	609a      	str	r2, [r3, #8]
 800080e:	60da      	str	r2, [r3, #12]
 8000810:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000812:	4b4d      	ldr	r3, [pc, #308]	@ (8000948 <MX_GPIO_Init+0x14c>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	4a4c      	ldr	r2, [pc, #304]	@ (8000948 <MX_GPIO_Init+0x14c>)
 8000818:	f043 0304 	orr.w	r3, r3, #4
 800081c:	6313      	str	r3, [r2, #48]	@ 0x30
 800081e:	4b4a      	ldr	r3, [pc, #296]	@ (8000948 <MX_GPIO_Init+0x14c>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	f003 0304 	and.w	r3, r3, #4
 8000826:	61bb      	str	r3, [r7, #24]
 8000828:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800082a:	4b47      	ldr	r3, [pc, #284]	@ (8000948 <MX_GPIO_Init+0x14c>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	4a46      	ldr	r2, [pc, #280]	@ (8000948 <MX_GPIO_Init+0x14c>)
 8000830:	f043 0320 	orr.w	r3, r3, #32
 8000834:	6313      	str	r3, [r2, #48]	@ 0x30
 8000836:	4b44      	ldr	r3, [pc, #272]	@ (8000948 <MX_GPIO_Init+0x14c>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	f003 0320 	and.w	r3, r3, #32
 800083e:	617b      	str	r3, [r7, #20]
 8000840:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000842:	4b41      	ldr	r3, [pc, #260]	@ (8000948 <MX_GPIO_Init+0x14c>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	4a40      	ldr	r2, [pc, #256]	@ (8000948 <MX_GPIO_Init+0x14c>)
 8000848:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800084c:	6313      	str	r3, [r2, #48]	@ 0x30
 800084e:	4b3e      	ldr	r3, [pc, #248]	@ (8000948 <MX_GPIO_Init+0x14c>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000856:	613b      	str	r3, [r7, #16]
 8000858:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	4b3b      	ldr	r3, [pc, #236]	@ (8000948 <MX_GPIO_Init+0x14c>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	4a3a      	ldr	r2, [pc, #232]	@ (8000948 <MX_GPIO_Init+0x14c>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	6313      	str	r3, [r2, #48]	@ 0x30
 8000866:	4b38      	ldr	r3, [pc, #224]	@ (8000948 <MX_GPIO_Init+0x14c>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	60fb      	str	r3, [r7, #12]
 8000870:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	4b35      	ldr	r3, [pc, #212]	@ (8000948 <MX_GPIO_Init+0x14c>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a34      	ldr	r2, [pc, #208]	@ (8000948 <MX_GPIO_Init+0x14c>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b32      	ldr	r3, [pc, #200]	@ (8000948 <MX_GPIO_Init+0x14c>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	60bb      	str	r3, [r7, #8]
 8000888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800088a:	4b2f      	ldr	r3, [pc, #188]	@ (8000948 <MX_GPIO_Init+0x14c>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	4a2e      	ldr	r2, [pc, #184]	@ (8000948 <MX_GPIO_Init+0x14c>)
 8000890:	f043 0308 	orr.w	r3, r3, #8
 8000894:	6313      	str	r3, [r2, #48]	@ 0x30
 8000896:	4b2c      	ldr	r3, [pc, #176]	@ (8000948 <MX_GPIO_Init+0x14c>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089a:	f003 0308 	and.w	r3, r3, #8
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008a2:	4b29      	ldr	r3, [pc, #164]	@ (8000948 <MX_GPIO_Init+0x14c>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	4a28      	ldr	r2, [pc, #160]	@ (8000948 <MX_GPIO_Init+0x14c>)
 80008a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ae:	4b26      	ldr	r3, [pc, #152]	@ (8000948 <MX_GPIO_Init+0x14c>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008b6:	603b      	str	r3, [r7, #0]
 80008b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80008ba:	2200      	movs	r2, #0
 80008bc:	f244 0181 	movw	r1, #16513	@ 0x4081
 80008c0:	4822      	ldr	r0, [pc, #136]	@ (800094c <MX_GPIO_Init+0x150>)
 80008c2:	f003 fc01 	bl	80040c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80008c6:	2200      	movs	r2, #0
 80008c8:	2140      	movs	r1, #64	@ 0x40
 80008ca:	4821      	ldr	r0, [pc, #132]	@ (8000950 <MX_GPIO_Init+0x154>)
 80008cc:	f003 fbfc 	bl	80040c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80008d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008d6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	2300      	movs	r3, #0
 80008de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80008e0:	f107 031c 	add.w	r3, r7, #28
 80008e4:	4619      	mov	r1, r3
 80008e6:	481b      	ldr	r0, [pc, #108]	@ (8000954 <MX_GPIO_Init+0x158>)
 80008e8:	f003 fa42 	bl	8003d70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80008ec:	f244 0381 	movw	r3, #16513	@ 0x4081
 80008f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f2:	2301      	movs	r3, #1
 80008f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fa:	2300      	movs	r3, #0
 80008fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008fe:	f107 031c 	add.w	r3, r7, #28
 8000902:	4619      	mov	r1, r3
 8000904:	4811      	ldr	r0, [pc, #68]	@ (800094c <MX_GPIO_Init+0x150>)
 8000906:	f003 fa33 	bl	8003d70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800090a:	2340      	movs	r3, #64	@ 0x40
 800090c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090e:	2301      	movs	r3, #1
 8000910:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	2300      	movs	r3, #0
 8000914:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000916:	2300      	movs	r3, #0
 8000918:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800091a:	f107 031c 	add.w	r3, r7, #28
 800091e:	4619      	mov	r1, r3
 8000920:	480b      	ldr	r0, [pc, #44]	@ (8000950 <MX_GPIO_Init+0x154>)
 8000922:	f003 fa25 	bl	8003d70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000926:	2380      	movs	r3, #128	@ 0x80
 8000928:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800092a:	2300      	movs	r3, #0
 800092c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092e:	2300      	movs	r3, #0
 8000930:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000932:	f107 031c 	add.w	r3, r7, #28
 8000936:	4619      	mov	r1, r3
 8000938:	4805      	ldr	r0, [pc, #20]	@ (8000950 <MX_GPIO_Init+0x154>)
 800093a:	f003 fa19 	bl	8003d70 <HAL_GPIO_Init>

}
 800093e:	bf00      	nop
 8000940:	3730      	adds	r7, #48	@ 0x30
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	40023800 	.word	0x40023800
 800094c:	40020400 	.word	0x40020400
 8000950:	40021800 	.word	0x40021800
 8000954:	40020800 	.word	0x40020800

08000958 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800095c:	4b1b      	ldr	r3, [pc, #108]	@ (80009cc <MX_I2C1_Init+0x74>)
 800095e:	4a1c      	ldr	r2, [pc, #112]	@ (80009d0 <MX_I2C1_Init+0x78>)
 8000960:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 8000962:	4b1a      	ldr	r3, [pc, #104]	@ (80009cc <MX_I2C1_Init+0x74>)
 8000964:	4a1b      	ldr	r2, [pc, #108]	@ (80009d4 <MX_I2C1_Init+0x7c>)
 8000966:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000968:	4b18      	ldr	r3, [pc, #96]	@ (80009cc <MX_I2C1_Init+0x74>)
 800096a:	2200      	movs	r2, #0
 800096c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800096e:	4b17      	ldr	r3, [pc, #92]	@ (80009cc <MX_I2C1_Init+0x74>)
 8000970:	2201      	movs	r2, #1
 8000972:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000974:	4b15      	ldr	r3, [pc, #84]	@ (80009cc <MX_I2C1_Init+0x74>)
 8000976:	2200      	movs	r2, #0
 8000978:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800097a:	4b14      	ldr	r3, [pc, #80]	@ (80009cc <MX_I2C1_Init+0x74>)
 800097c:	2200      	movs	r2, #0
 800097e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000980:	4b12      	ldr	r3, [pc, #72]	@ (80009cc <MX_I2C1_Init+0x74>)
 8000982:	2200      	movs	r2, #0
 8000984:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000986:	4b11      	ldr	r3, [pc, #68]	@ (80009cc <MX_I2C1_Init+0x74>)
 8000988:	2200      	movs	r2, #0
 800098a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800098c:	4b0f      	ldr	r3, [pc, #60]	@ (80009cc <MX_I2C1_Init+0x74>)
 800098e:	2200      	movs	r2, #0
 8000990:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000992:	480e      	ldr	r0, [pc, #56]	@ (80009cc <MX_I2C1_Init+0x74>)
 8000994:	f003 fbb2 	bl	80040fc <HAL_I2C_Init>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800099e:	f001 fa67 	bl	8001e70 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009a2:	2100      	movs	r1, #0
 80009a4:	4809      	ldr	r0, [pc, #36]	@ (80009cc <MX_I2C1_Init+0x74>)
 80009a6:	f004 fa4d 	bl	8004e44 <HAL_I2CEx_ConfigAnalogFilter>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80009b0:	f001 fa5e 	bl	8001e70 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80009b4:	2100      	movs	r1, #0
 80009b6:	4805      	ldr	r0, [pc, #20]	@ (80009cc <MX_I2C1_Init+0x74>)
 80009b8:	f004 fa8f 	bl	8004eda <HAL_I2CEx_ConfigDigitalFilter>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80009c2:	f001 fa55 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	200001e4 	.word	0x200001e4
 80009d0:	40005400 	.word	0x40005400
 80009d4:	6000030d 	.word	0x6000030d

080009d8 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80009dc:	4b1b      	ldr	r3, [pc, #108]	@ (8000a4c <MX_I2C2_Init+0x74>)
 80009de:	4a1c      	ldr	r2, [pc, #112]	@ (8000a50 <MX_I2C2_Init+0x78>)
 80009e0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x6000030D;
 80009e2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a4c <MX_I2C2_Init+0x74>)
 80009e4:	4a1b      	ldr	r2, [pc, #108]	@ (8000a54 <MX_I2C2_Init+0x7c>)
 80009e6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80009e8:	4b18      	ldr	r3, [pc, #96]	@ (8000a4c <MX_I2C2_Init+0x74>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009ee:	4b17      	ldr	r3, [pc, #92]	@ (8000a4c <MX_I2C2_Init+0x74>)
 80009f0:	2201      	movs	r2, #1
 80009f2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009f4:	4b15      	ldr	r3, [pc, #84]	@ (8000a4c <MX_I2C2_Init+0x74>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80009fa:	4b14      	ldr	r3, [pc, #80]	@ (8000a4c <MX_I2C2_Init+0x74>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a00:	4b12      	ldr	r3, [pc, #72]	@ (8000a4c <MX_I2C2_Init+0x74>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a06:	4b11      	ldr	r3, [pc, #68]	@ (8000a4c <MX_I2C2_Init+0x74>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a4c <MX_I2C2_Init+0x74>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a12:	480e      	ldr	r0, [pc, #56]	@ (8000a4c <MX_I2C2_Init+0x74>)
 8000a14:	f003 fb72 	bl	80040fc <HAL_I2C_Init>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000a1e:	f001 fa27 	bl	8001e70 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a22:	2100      	movs	r1, #0
 8000a24:	4809      	ldr	r0, [pc, #36]	@ (8000a4c <MX_I2C2_Init+0x74>)
 8000a26:	f004 fa0d 	bl	8004e44 <HAL_I2CEx_ConfigAnalogFilter>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000a30:	f001 fa1e 	bl	8001e70 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000a34:	2100      	movs	r1, #0
 8000a36:	4805      	ldr	r0, [pc, #20]	@ (8000a4c <MX_I2C2_Init+0x74>)
 8000a38:	f004 fa4f 	bl	8004eda <HAL_I2CEx_ConfigDigitalFilter>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000a42:	f001 fa15 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000238 	.word	0x20000238
 8000a50:	40005800 	.word	0x40005800
 8000a54:	6000030d 	.word	0x6000030d

08000a58 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b0b0      	sub	sp, #192	@ 0xc0
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a60:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000a64:	2200      	movs	r2, #0
 8000a66:	601a      	str	r2, [r3, #0]
 8000a68:	605a      	str	r2, [r3, #4]
 8000a6a:	609a      	str	r2, [r3, #8]
 8000a6c:	60da      	str	r2, [r3, #12]
 8000a6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a70:	f107 031c 	add.w	r3, r7, #28
 8000a74:	2290      	movs	r2, #144	@ 0x90
 8000a76:	2100      	movs	r1, #0
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f014 fc48 	bl	801530e <memset>
  if(i2cHandle->Instance==I2C1)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	4a44      	ldr	r2, [pc, #272]	@ (8000b94 <HAL_I2C_MspInit+0x13c>)
 8000a84:	4293      	cmp	r3, r2
 8000a86:	d13e      	bne.n	8000b06 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000a88:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a8c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a94:	f107 031c 	add.w	r3, r7, #28
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f005 f8d9 	bl	8005c50 <HAL_RCCEx_PeriphCLKConfig>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8000aa4:	f001 f9e4 	bl	8001e70 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa8:	4b3b      	ldr	r3, [pc, #236]	@ (8000b98 <HAL_I2C_MspInit+0x140>)
 8000aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aac:	4a3a      	ldr	r2, [pc, #232]	@ (8000b98 <HAL_I2C_MspInit+0x140>)
 8000aae:	f043 0302 	orr.w	r3, r3, #2
 8000ab2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ab4:	4b38      	ldr	r3, [pc, #224]	@ (8000b98 <HAL_I2C_MspInit+0x140>)
 8000ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab8:	f003 0302 	and.w	r3, r3, #2
 8000abc:	61bb      	str	r3, [r7, #24]
 8000abe:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ac0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ac4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ac8:	2312      	movs	r3, #18
 8000aca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad4:	2303      	movs	r3, #3
 8000ad6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ada:	2304      	movs	r3, #4
 8000adc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	482d      	ldr	r0, [pc, #180]	@ (8000b9c <HAL_I2C_MspInit+0x144>)
 8000ae8:	f003 f942 	bl	8003d70 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000aec:	4b2a      	ldr	r3, [pc, #168]	@ (8000b98 <HAL_I2C_MspInit+0x140>)
 8000aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000af0:	4a29      	ldr	r2, [pc, #164]	@ (8000b98 <HAL_I2C_MspInit+0x140>)
 8000af2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000af6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000af8:	4b27      	ldr	r3, [pc, #156]	@ (8000b98 <HAL_I2C_MspInit+0x140>)
 8000afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000afc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b00:	617b      	str	r3, [r7, #20]
 8000b02:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000b04:	e041      	b.n	8000b8a <HAL_I2C_MspInit+0x132>
  else if(i2cHandle->Instance==I2C2)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4a25      	ldr	r2, [pc, #148]	@ (8000ba0 <HAL_I2C_MspInit+0x148>)
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d13c      	bne.n	8000b8a <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000b10:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b14:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000b16:	2300      	movs	r3, #0
 8000b18:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b1c:	f107 031c 	add.w	r3, r7, #28
 8000b20:	4618      	mov	r0, r3
 8000b22:	f005 f895 	bl	8005c50 <HAL_RCCEx_PeriphCLKConfig>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d001      	beq.n	8000b30 <HAL_I2C_MspInit+0xd8>
      Error_Handler();
 8000b2c:	f001 f9a0 	bl	8001e70 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b30:	4b19      	ldr	r3, [pc, #100]	@ (8000b98 <HAL_I2C_MspInit+0x140>)
 8000b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b34:	4a18      	ldr	r2, [pc, #96]	@ (8000b98 <HAL_I2C_MspInit+0x140>)
 8000b36:	f043 0320 	orr.w	r3, r3, #32
 8000b3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3c:	4b16      	ldr	r3, [pc, #88]	@ (8000b98 <HAL_I2C_MspInit+0x140>)
 8000b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b40:	f003 0320 	and.w	r3, r3, #32
 8000b44:	613b      	str	r3, [r7, #16]
 8000b46:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b48:	2303      	movs	r3, #3
 8000b4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b4e:	2312      	movs	r3, #18
 8000b50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b54:	2300      	movs	r3, #0
 8000b56:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b5a:	2303      	movs	r3, #3
 8000b5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000b60:	2304      	movs	r3, #4
 8000b62:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b66:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	480d      	ldr	r0, [pc, #52]	@ (8000ba4 <HAL_I2C_MspInit+0x14c>)
 8000b6e:	f003 f8ff 	bl	8003d70 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000b72:	4b09      	ldr	r3, [pc, #36]	@ (8000b98 <HAL_I2C_MspInit+0x140>)
 8000b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b76:	4a08      	ldr	r2, [pc, #32]	@ (8000b98 <HAL_I2C_MspInit+0x140>)
 8000b78:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b7e:	4b06      	ldr	r3, [pc, #24]	@ (8000b98 <HAL_I2C_MspInit+0x140>)
 8000b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	68fb      	ldr	r3, [r7, #12]
}
 8000b8a:	bf00      	nop
 8000b8c:	37c0      	adds	r7, #192	@ 0xc0
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	40005400 	.word	0x40005400
 8000b98:	40023800 	.word	0x40023800
 8000b9c:	40020400 	.word	0x40020400
 8000ba0:	40005800 	.word	0x40005800
 8000ba4:	40021400 	.word	0x40021400

08000ba8 <ClientCloseConnection>:
//	}
//
//}

void ClientCloseConnection(struct tcp_pcb *tpcb, struct tcp_client_struct *es)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	6039      	str	r1, [r7, #0]

  /* remove all callbacks */
  tcp_arg(tpcb, NULL);
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	6878      	ldr	r0, [r7, #4]
 8000bb6:	f00c fe53 	bl	800d860 <tcp_arg>
  tcp_sent(tpcb, NULL);
 8000bba:	2100      	movs	r1, #0
 8000bbc:	6878      	ldr	r0, [r7, #4]
 8000bbe:	f00c fe83 	bl	800d8c8 <tcp_sent>
  tcp_recv(tpcb, NULL);
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	6878      	ldr	r0, [r7, #4]
 8000bc6:	f00c fe5d 	bl	800d884 <tcp_recv>
  tcp_err(tpcb, NULL);
 8000bca:	2100      	movs	r1, #0
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f00c fe9d 	bl	800d90c <tcp_err>
  tcp_poll(tpcb, NULL, 0);
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	6878      	ldr	r0, [r7, #4]
 8000bd8:	f00c feba 	bl	800d950 <tcp_poll>

  /* delete es structure */
  if (es != NULL)
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d002      	beq.n	8000be8 <ClientCloseConnection+0x40>
  {
    mem_free(es);
 8000be2:	6838      	ldr	r0, [r7, #0]
 8000be4:	f009 fe98 	bl	800a918 <mem_free>
  }

  /* close tcp connection */
  tcp_close(tpcb);
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f00b fd0f 	bl	800c60c <tcp_close>
}
 8000bee:	bf00      	nop
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <ClientSendString>:



static void ClientSendString(struct tcp_pcb *tpcb, const char *msg)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b084      	sub	sp, #16
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
 8000bfe:	6039      	str	r1, [r7, #0]
    u16_t len = strlen(msg);
 8000c00:	6838      	ldr	r0, [r7, #0]
 8000c02:	f7ff fb1d 	bl	8000240 <strlen>
 8000c06:	4603      	mov	r3, r0
 8000c08:	81fb      	strh	r3, [r7, #14]
    err_t err;

    while(len > 0) {
 8000c0a:	e01d      	b.n	8000c48 <ClientSendString+0x52>

        u16_t snd = tcp_sndbuf(tpcb);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8000c12:	81bb      	strh	r3, [r7, #12]
        u16_t chunk = (len < snd) ? len : snd;
 8000c14:	89ba      	ldrh	r2, [r7, #12]
 8000c16:	89fb      	ldrh	r3, [r7, #14]
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	bf28      	it	cs
 8000c1c:	4613      	movcs	r3, r2
 8000c1e:	817b      	strh	r3, [r7, #10]

        err = tcp_write(tpcb, msg, chunk, TCP_WRITE_FLAG_COPY);
 8000c20:	897a      	ldrh	r2, [r7, #10]
 8000c22:	2301      	movs	r3, #1
 8000c24:	6839      	ldr	r1, [r7, #0]
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	f00f fd3e 	bl	80106a8 <tcp_write>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	727b      	strb	r3, [r7, #9]
        if(err != ERR_OK)
 8000c30:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d10b      	bne.n	8000c50 <ClientSendString+0x5a>
            break;

        msg += chunk;
 8000c38:	897b      	ldrh	r3, [r7, #10]
 8000c3a:	683a      	ldr	r2, [r7, #0]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	603b      	str	r3, [r7, #0]
        len -= chunk;
 8000c40:	89fa      	ldrh	r2, [r7, #14]
 8000c42:	897b      	ldrh	r3, [r7, #10]
 8000c44:	1ad3      	subs	r3, r2, r3
 8000c46:	81fb      	strh	r3, [r7, #14]
    while(len > 0) {
 8000c48:	89fb      	ldrh	r3, [r7, #14]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d1de      	bne.n	8000c0c <ClientSendString+0x16>
 8000c4e:	e000      	b.n	8000c52 <ClientSendString+0x5c>
            break;
 8000c50:	bf00      	nop
    }

    tcp_output(tpcb);
 8000c52:	6878      	ldr	r0, [r7, #4]
 8000c54:	f010 fb12 	bl	801127c <tcp_output>
}
 8000c58:	bf00      	nop
 8000c5a:	3710      	adds	r7, #16
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <ClientHandleRecievedData>:
 *
 *
 */

void ClientHandleRecievedData (struct tcp_pcb *tpcb, struct tcp_client_struct *es)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b09c      	sub	sp, #112	@ 0x70
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	6039      	str	r1, [r7, #0]
	/* get the Remote IP */
	ip4_addr_t inIP = tpcb->remote_ip;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	653b      	str	r3, [r7, #80]	@ 0x50
	uint16_t inPort = tpcb->remote_port;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	8b1b      	ldrh	r3, [r3, #24]
 8000c74:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66

	/* Extract the IP */
	char *remIP = ipaddr_ntoa(&inIP);
 8000c78:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f013 f929 	bl	8013ed4 <ip4addr_ntoa>
 8000c82:	6638      	str	r0, [r7, #96]	@ 0x60

	uint32_t byteCount = 0;
 8000c84:	2300      	movs	r3, #0
 8000c86:	65fb      	str	r3, [r7, #92]	@ 0x5c

	}
	*/

	//Dinamikusan lefoglal egy kellen nagy tmbt
	uint8_t *buf = malloc(es->p->tot_len);
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	689b      	ldr	r3, [r3, #8]
 8000c8c:	891b      	ldrh	r3, [r3, #8]
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f014 f8e0 	bl	8014e54 <malloc>
 8000c94:	4603      	mov	r3, r0
 8000c96:	65bb      	str	r3, [r7, #88]	@ 0x58
	if(buf == NULL)
 8000c98:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	f000 8092 	beq.w	8000dc4 <ClientHandleRecievedData+0x164>
	{
		return;
	}

	//A TCP-bl rkez adatokat tmsolja a buf tmbbe
	pbuf_copy_partial(es->p, buf, es->p->tot_len, 0);
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	6898      	ldr	r0, [r3, #8]
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	689b      	ldr	r3, [r3, #8]
 8000ca8:	891a      	ldrh	r2, [r3, #8]
 8000caa:	2300      	movs	r3, #0
 8000cac:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8000cae:	f00b f9f9 	bl	800c0a4 <pbuf_copy_partial>

	//Ellenrzi, hogy az zenet neki szl
	if(buf[ADDR_IDX] != 0x32)
 8000cb2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	2b32      	cmp	r3, #50	@ 0x32
 8000cb8:	d003      	beq.n	8000cc2 <ClientHandleRecievedData+0x62>
	{
		free(buf);
 8000cba:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8000cbc:	f014 f8d2 	bl	8014e64 <free>
		return;
 8000cc0:	e081      	b.n	8000dc6 <ClientHandleRecievedData+0x166>
	}


	uint8_t *p = NULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	66fb      	str	r3, [r7, #108]	@ 0x6c
	uint8_t s = 0;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

	//Vgig iterl a byteokon
	for (uint16_t i = FIRST_DATA_PACKET_OFFSET; i < es->p->tot_len;)
 8000ccc:	2302      	movs	r3, #2
 8000cce:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8000cd2:	e06c      	b.n	8000dae <ClientHandleRecievedData+0x14e>
	{
		uint8_t Code = buf[i + CODE_OFFSET];
 8000cd4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8000cd8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000cda:	4413      	add	r3, r2
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		uint16_t SetGet = buf[i + SET_GET_OFFSET];
 8000ce2:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000cea:	4413      	add	r3, r2
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54


		//A kd fggvnyben berja a megfelel adatot
		switch(Code)
 8000cf2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000cf6:	2b70      	cmp	r3, #112	@ 0x70
 8000cf8:	d002      	beq.n	8000d00 <ClientHandleRecievedData+0xa0>
 8000cfa:	2b71      	cmp	r3, #113	@ 0x71
 8000cfc:	d006      	beq.n	8000d0c <ClientHandleRecievedData+0xac>
 8000cfe:	e00b      	b.n	8000d18 <ClientHandleRecievedData+0xb8>
		{
		case TARGET_SPEED_CODE:
			//Pointer ami a TargetSpeed-re mutat
			p = (uint8_t *)&ControlConfig.TargetSpeed;
 8000d00:	4b32      	ldr	r3, [pc, #200]	@ (8000dcc <ClientHandleRecievedData+0x16c>)
 8000d02:	66fb      	str	r3, [r7, #108]	@ 0x6c
			//TargetSpeed mrete
			s = sizeof(ControlConfig.TargetSpeed);
 8000d04:	2302      	movs	r3, #2
 8000d06:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
			break;
 8000d0a:	e009      	b.n	8000d20 <ClientHandleRecievedData+0xc0>

		case TARGET_POS_CODE:
			p = (uint8_t *)&ControlConfig.TargetPos;
 8000d0c:	4b30      	ldr	r3, [pc, #192]	@ (8000dd0 <ClientHandleRecievedData+0x170>)
 8000d0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
			s = sizeof(ControlConfig.TargetPos);
 8000d10:	2302      	movs	r3, #2
 8000d12:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
			break;
 8000d16:	e003      	b.n	8000d20 <ClientHandleRecievedData+0xc0>

		default:
			free(buf);
 8000d18:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8000d1a:	f014 f8a3 	bl	8014e64 <free>
			return;
 8000d1e:	e052      	b.n	8000dc6 <ClientHandleRecievedData+0x166>
		}

		//Fail check: Ha az adatcsomag rvidebb mint ami a feldolgozshoz kell akkor kilp
		if(i + s > es->p->tot_len)
 8000d20:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 8000d24:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8000d28:	4413      	add	r3, r2
 8000d2a:	683a      	ldr	r2, [r7, #0]
 8000d2c:	6892      	ldr	r2, [r2, #8]
 8000d2e:	8912      	ldrh	r2, [r2, #8]
 8000d30:	4293      	cmp	r3, r2
 8000d32:	dd03      	ble.n	8000d3c <ClientHandleRecievedData+0xdc>
		{
			free(buf);
 8000d34:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8000d36:	f014 f895 	bl	8014e64 <free>
			return;
 8000d3a:	e044      	b.n	8000dc6 <ClientHandleRecievedData+0x166>
		}



		//Vlaszts rs(set) vagy olvass(get) kztt
		switch(SetGet)
 8000d3c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d002      	beq.n	8000d4a <ClientHandleRecievedData+0xea>
 8000d44:	2b01      	cmp	r3, #1
 8000d46:	d00c      	beq.n	8000d62 <ClientHandleRecievedData+0x102>
 8000d48:	e023      	b.n	8000d92 <ClientHandleRecievedData+0x132>
		{
		case SET_CODE:
			memcpy(p, &buf[i + DATA_START_OFFSET], s);
 8000d4a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8000d4e:	3302      	adds	r3, #2
 8000d50:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000d52:	4413      	add	r3, r2
 8000d54:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000d58:	4619      	mov	r1, r3
 8000d5a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000d5c:	f014 fb5d 	bl	801541a <memcpy>
			break;
 8000d60:	e01b      	b.n	8000d9a <ClientHandleRecievedData+0x13a>


		case GET_CODE:
			uint32_t val = 0;
 8000d62:	2300      	movs	r3, #0
 8000d64:	64fb      	str	r3, [r7, #76]	@ 0x4c

			memcpy(&val, p, s);
 8000d66:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000d6a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000d6e:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000d70:	4618      	mov	r0, r3
 8000d72:	f014 fb52 	bl	801541a <memcpy>

			char out[64];
			sprintf(out, "Val=%lu\n", (unsigned long)val);
 8000d76:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000d78:	f107 030c 	add.w	r3, r7, #12
 8000d7c:	4915      	ldr	r1, [pc, #84]	@ (8000dd4 <ClientHandleRecievedData+0x174>)
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f014 fa38 	bl	80151f4 <siprintf>
			ClientSendString(tpcb, out);
 8000d84:	f107 030c 	add.w	r3, r7, #12
 8000d88:	4619      	mov	r1, r3
 8000d8a:	6878      	ldr	r0, [r7, #4]
 8000d8c:	f7ff ff33 	bl	8000bf6 <ClientSendString>
			break;
 8000d90:	e003      	b.n	8000d9a <ClientHandleRecievedData+0x13a>

		default:
			free(buf);
 8000d92:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8000d94:	f014 f866 	bl	8014e64 <free>
 8000d98:	e015      	b.n	8000dc6 <ClientHandleRecievedData+0x166>
			return;
		}

		//Lps a kvetkez packet-re
		i += (DATA_START_OFFSET + s);
 8000d9a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8000d9e:	b29a      	uxth	r2, r3
 8000da0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8000da4:	4413      	add	r3, r2
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	3302      	adds	r3, #2
 8000daa:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
	for (uint16_t i = FIRST_DATA_PACKET_OFFSET; i < es->p->tot_len;)
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	689b      	ldr	r3, [r3, #8]
 8000db2:	891b      	ldrh	r3, [r3, #8]
 8000db4:	f8b7 2068 	ldrh.w	r2, [r7, #104]	@ 0x68
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d38b      	bcc.n	8000cd4 <ClientHandleRecievedData+0x74>
	}

	free(buf);
 8000dbc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8000dbe:	f014 f851 	bl	8014e64 <free>
 8000dc2:	e000      	b.n	8000dc6 <ClientHandleRecievedData+0x166>
		return;
 8000dc4:	bf00      	nop


}
 8000dc6:	3770      	adds	r7, #112	@ 0x70
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	20000324 	.word	0x20000324
 8000dd0:	20000326 	.word	0x20000326
 8000dd4:	08016220 	.word	0x08016220

08000dd8 <callbackDataReciev>:

static err_t callbackDataReciev(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	60f8      	str	r0, [r7, #12]
 8000de0:	60b9      	str	r1, [r7, #8]
 8000de2:	607a      	str	r2, [r7, #4]
 8000de4:	70fb      	strb	r3, [r7, #3]
  struct tcp_client_struct *es;
  err_t ret_err;

  LWIP_ASSERT("arg != NULL",arg != NULL);
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d106      	bne.n	8000dfa <callbackDataReciev+0x22>
 8000dec:	4b33      	ldr	r3, [pc, #204]	@ (8000ebc <callbackDataReciev+0xe4>)
 8000dee:	f240 125b 	movw	r2, #347	@ 0x15b
 8000df2:	4933      	ldr	r1, [pc, #204]	@ (8000ec0 <callbackDataReciev+0xe8>)
 8000df4:	4833      	ldr	r0, [pc, #204]	@ (8000ec4 <callbackDataReciev+0xec>)
 8000df6:	f014 f9eb 	bl	80151d0 <iprintf>

  es = (struct tcp_client_struct *)arg;
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	613b      	str	r3, [r7, #16]

  /* if we receive an empty tcp frame from server => close connection */
  if (p == NULL)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d10d      	bne.n	8000e20 <callbackDataReciev+0x48>
  {
    /* remote host closed connection */
    es->state = ES_CLOSING;
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	2203      	movs	r2, #3
 8000e08:	701a      	strb	r2, [r3, #0]
    if(es->p == NULL)
 8000e0a:	693b      	ldr	r3, [r7, #16]
 8000e0c:	689b      	ldr	r3, [r3, #8]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d103      	bne.n	8000e1a <callbackDataReciev+0x42>
    {
       /* we're done sending, close connection */
       ClientCloseConnection(tpcb, es);
 8000e12:	6939      	ldr	r1, [r7, #16]
 8000e14:	68b8      	ldr	r0, [r7, #8]
 8000e16:	f7ff fec7 	bl	8000ba8 <ClientCloseConnection>
//      tcp_sent(tpcb, callbackDataSent);

      /* send remaining data*/
//      tcp_client_send(tpcb, es);
    }
    ret_err = ERR_OK;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	75fb      	strb	r3, [r7, #23]
 8000e1e:	e047      	b.n	8000eb0 <callbackDataReciev+0xd8>
  }
  /* else : a non empty frame was received from server but for some reason err != ERR_OK */
  else if(err != ERR_OK)
 8000e20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d00b      	beq.n	8000e40 <callbackDataReciev+0x68>
  {
    /* free received pbuf*/
    if (p != NULL)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d005      	beq.n	8000e3a <callbackDataReciev+0x62>
    {
      es->p = NULL;
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	2200      	movs	r2, #0
 8000e32:	609a      	str	r2, [r3, #8]
      pbuf_free(p);
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f00a ff4b 	bl	800bcd0 <pbuf_free>
    }
    ret_err = err;
 8000e3a:	78fb      	ldrb	r3, [r7, #3]
 8000e3c:	75fb      	strb	r3, [r7, #23]
 8000e3e:	e037      	b.n	8000eb0 <callbackDataReciev+0xd8>
  }
  else if(es->state == ES_CONNECTED)
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d112      	bne.n	8000e6e <callbackDataReciev+0x96>
  {
   /* store reference to incoming pbuf (chain) */
    es->p = p;
 8000e48:	693b      	ldr	r3, [r7, #16]
 8000e4a:	687a      	ldr	r2, [r7, #4]
 8000e4c:	609a      	str	r2, [r3, #8]
    // tcp_sent has already been initialized in the beginning.
//    /* initialize LwIP tcp_sent callback function */
//    tcp_sent(tpcb, callbackDataSent);

    /* Acknowledge the received data */
    tcp_recved(tpcb, p->tot_len);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	891b      	ldrh	r3, [r3, #8]
 8000e52:	4619      	mov	r1, r3
 8000e54:	68b8      	ldr	r0, [r7, #8]
 8000e56:	f00b fd29 	bl	800c8ac <tcp_recved>

    /* handle the received data */
    ClientHandleRecievedData(tpcb, es);
 8000e5a:	6939      	ldr	r1, [r7, #16]
 8000e5c:	68b8      	ldr	r0, [r7, #8]
 8000e5e:	f7ff feff 	bl	8000c60 <ClientHandleRecievedData>

    pbuf_free(p);
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f00a ff34 	bl	800bcd0 <pbuf_free>

    ret_err = ERR_OK;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	75fb      	strb	r3, [r7, #23]
 8000e6c:	e020      	b.n	8000eb0 <callbackDataReciev+0xd8>
  }
  else if(es->state == ES_CLOSING)
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	2b03      	cmp	r3, #3
 8000e74:	d10e      	bne.n	8000e94 <callbackDataReciev+0xbc>
  {
    /* odd case, remote side closing twice, trash data */
    tcp_recved(tpcb, p->tot_len);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	891b      	ldrh	r3, [r3, #8]
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	68b8      	ldr	r0, [r7, #8]
 8000e7e:	f00b fd15 	bl	800c8ac <tcp_recved>
    es->p = NULL;
 8000e82:	693b      	ldr	r3, [r7, #16]
 8000e84:	2200      	movs	r2, #0
 8000e86:	609a      	str	r2, [r3, #8]
    pbuf_free(p);
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f00a ff21 	bl	800bcd0 <pbuf_free>
    ret_err = ERR_OK;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	75fb      	strb	r3, [r7, #23]
 8000e92:	e00d      	b.n	8000eb0 <callbackDataReciev+0xd8>
  }
  else
  {
    /* unknown es->state, trash data  */
    tcp_recved(tpcb, p->tot_len);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	891b      	ldrh	r3, [r3, #8]
 8000e98:	4619      	mov	r1, r3
 8000e9a:	68b8      	ldr	r0, [r7, #8]
 8000e9c:	f00b fd06 	bl	800c8ac <tcp_recved>
    es->p = NULL;
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	609a      	str	r2, [r3, #8]
    pbuf_free(p);
 8000ea6:	6878      	ldr	r0, [r7, #4]
 8000ea8:	f00a ff12 	bl	800bcd0 <pbuf_free>
    ret_err = ERR_OK;
 8000eac:	2300      	movs	r3, #0
 8000eae:	75fb      	strb	r3, [r7, #23]
  }
  return ret_err;
 8000eb0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	3718      	adds	r7, #24
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	0801622c 	.word	0x0801622c
 8000ec0:	08016248 	.word	0x08016248
 8000ec4:	08016254 	.word	0x08016254

08000ec8 <ClientPoll>:


static err_t ClientPoll(void *arg, struct tcp_pcb *tpcb) {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	6039      	str	r1, [r7, #0]
	struct tcp_client_struct *es;

	es = (struct tcp_client_struct*) arg;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	60fb      	str	r3, [r7, #12]
	if (es == NULL) {
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d105      	bne.n	8000ee8 <ClientPoll+0x20>
		/* nothing to be done */
		tcp_abort(tpcb);
 8000edc:	6838      	ldr	r0, [r7, #0]
 8000ede:	f00b fc7f 	bl	800c7e0 <tcp_abort>
		return ERR_ABRT;
 8000ee2:	f06f 030c 	mvn.w	r3, #12
 8000ee6:	e00c      	b.n	8000f02 <ClientPoll+0x3a>
	}

	if (es->p == NULL && es->state == ES_CLOSING)
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	689b      	ldr	r3, [r3, #8]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d107      	bne.n	8000f00 <ClientPoll+0x38>
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2b03      	cmp	r3, #3
 8000ef6:	d103      	bne.n	8000f00 <ClientPoll+0x38>
	{
		ClientCloseConnection(tpcb, es);
 8000ef8:	68f9      	ldr	r1, [r7, #12]
 8000efa:	6838      	ldr	r0, [r7, #0]
 8000efc:	f7ff fe54 	bl	8000ba8 <ClientCloseConnection>
	}

	return ERR_OK;
 8000f00:	2300      	movs	r3, #0
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3710      	adds	r7, #16
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <callbackDataSent>:


/** This callback is called, when the server acknowledges the data sent by the client
 * If there is no more data left to sent, we will simply close the connection
  */
static err_t callbackDataSent(void *arg, struct tcp_pcb *tpcb, u16_t len) {
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b086      	sub	sp, #24
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	60f8      	str	r0, [r7, #12]
 8000f12:	60b9      	str	r1, [r7, #8]
 8000f14:	4613      	mov	r3, r2
 8000f16:	80fb      	strh	r3, [r7, #6]
	struct tcp_client_struct *es;

	LWIP_UNUSED_ARG(len);

	es = (struct tcp_client_struct*) arg;
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	617b      	str	r3, [r7, #20]
	es->retries = 0;
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	705a      	strb	r2, [r3, #1]

	if (es->p == NULL && es->state == ES_CLOSING)
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d107      	bne.n	8000f3a <callbackDataSent+0x30>
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	2b03      	cmp	r3, #3
 8000f30:	d103      	bne.n	8000f3a <callbackDataSent+0x30>
	{
		ClientCloseConnection(tpcb, es);
 8000f32:	6979      	ldr	r1, [r7, #20]
 8000f34:	68b8      	ldr	r0, [r7, #8]
 8000f36:	f7ff fe37 	bl	8000ba8 <ClientCloseConnection>
	}

	return ERR_OK;
 8000f3a:	2300      	movs	r3, #0
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3718      	adds	r7, #24
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <callbackClientConnected>:

/** This callback is called, when the client is connected to the server
 * Here we will initialise few other callbacks
 * and in the end, call the client handle function
 */
static err_t callbackClientConnected(void *arg, struct tcp_pcb *newpcb, err_t err) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	4613      	mov	r3, r2
 8000f50:	71fb      	strb	r3, [r7, #7]

	LWIP_UNUSED_ARG(arg);
	LWIP_UNUSED_ARG(err);

	/* allocate structure es to maintain tcp connection information */
	es = (struct tcp_client_struct*) mem_malloc(sizeof(struct tcp_client_struct));
 8000f52:	200c      	movs	r0, #12
 8000f54:	f009 fe46 	bl	800abe4 <mem_malloc>
 8000f58:	6178      	str	r0, [r7, #20]

	if (es == NULL)
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d106      	bne.n	8000f6e <callbackClientConnected+0x2a>
	{
		/*  close tcp connection */
		ClientCloseConnection(newpcb, es);
 8000f60:	6979      	ldr	r1, [r7, #20]
 8000f62:	68b8      	ldr	r0, [r7, #8]
 8000f64:	f7ff fe20 	bl	8000ba8 <ClientCloseConnection>
		/* return memory error */
		return ERR_MEM;
 8000f68:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6c:	e021      	b.n	8000fb2 <callbackClientConnected+0x6e>
	}

	es->state = ES_CONNECTED;
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	2201      	movs	r2, #1
 8000f72:	701a      	strb	r2, [r3, #0]
	es->pcb = newpcb;
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	68ba      	ldr	r2, [r7, #8]
 8000f78:	605a      	str	r2, [r3, #4]
	es->retries = 0;
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	705a      	strb	r2, [r3, #1]
	es->p = NULL;
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	2200      	movs	r2, #0
 8000f84:	609a      	str	r2, [r3, #8]

	/* pass newly allocated es structure as argument to newpcb */
	tcp_arg(newpcb, es);
 8000f86:	6979      	ldr	r1, [r7, #20]
 8000f88:	68b8      	ldr	r0, [r7, #8]
 8000f8a:	f00c fc69 	bl	800d860 <tcp_arg>

	/* initialize lwip tcp_recv callback function for newpcb  */
	tcp_recv(newpcb, callbackDataReciev);
 8000f8e:	490b      	ldr	r1, [pc, #44]	@ (8000fbc <callbackClientConnected+0x78>)
 8000f90:	68b8      	ldr	r0, [r7, #8]
 8000f92:	f00c fc77 	bl	800d884 <tcp_recv>

	/* initialize lwip tcp_poll callback function for newpcb */
	tcp_poll(newpcb, ClientPoll, 0);
 8000f96:	2200      	movs	r2, #0
 8000f98:	4909      	ldr	r1, [pc, #36]	@ (8000fc0 <callbackClientConnected+0x7c>)
 8000f9a:	68b8      	ldr	r0, [r7, #8]
 8000f9c:	f00c fcd8 	bl	800d950 <tcp_poll>

	/* initialize LwIP tcp_sent callback function */
	tcp_sent(newpcb, callbackDataSent);
 8000fa0:	4908      	ldr	r1, [pc, #32]	@ (8000fc4 <callbackClientConnected+0x80>)
 8000fa2:	68b8      	ldr	r0, [r7, #8]
 8000fa4:	f00c fc90 	bl	800d8c8 <tcp_sent>

	/* handle the TCP data */
	ClientHandleRecievedData(newpcb, es);
 8000fa8:	6979      	ldr	r1, [r7, #20]
 8000faa:	68b8      	ldr	r0, [r7, #8]
 8000fac:	f7ff fe58 	bl	8000c60 <ClientHandleRecievedData>

	return ERR_OK;
 8000fb0:	2300      	movs	r3, #0

}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3718      	adds	r7, #24
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	08000dd9 	.word	0x08000dd9
 8000fc0:	08000ec9 	.word	0x08000ec9
 8000fc4:	08000f0b 	.word	0x08000f0b

08000fc8 <initTcpClient>:
2. connect to the server
3. start communicating
*/

void initTcpClient(uint8_t IP3, uint8_t IP2, uint8_t IP1, uint8_t IP0, uint16_t port)
{
 8000fc8:	b590      	push	{r4, r7, lr}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4604      	mov	r4, r0
 8000fd0:	4608      	mov	r0, r1
 8000fd2:	4611      	mov	r1, r2
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	4623      	mov	r3, r4
 8000fd8:	71fb      	strb	r3, [r7, #7]
 8000fda:	4603      	mov	r3, r0
 8000fdc:	71bb      	strb	r3, [r7, #6]
 8000fde:	460b      	mov	r3, r1
 8000fe0:	717b      	strb	r3, [r7, #5]
 8000fe2:	4613      	mov	r3, r2
 8000fe4:	713b      	strb	r3, [r7, #4]
	/* 1. create new tcp pcb */
	struct tcp_pcb *tpcb;

	tpcb = tcp_new();
 8000fe6:	f00c fc33 	bl	800d850 <tcp_new>
 8000fea:	60f8      	str	r0, [r7, #12]

	/* 2. Connect to the server */
	ip_addr_t destIPADDR;
	IP_ADDR4(&destIPADDR, IP3, IP2, IP1, IP0);
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	061a      	lsls	r2, r3, #24
 8000ff0:	79bb      	ldrb	r3, [r7, #6]
 8000ff2:	041b      	lsls	r3, r3, #16
 8000ff4:	431a      	orrs	r2, r3
 8000ff6:	797b      	ldrb	r3, [r7, #5]
 8000ff8:	021b      	lsls	r3, r3, #8
 8000ffa:	431a      	orrs	r2, r3
 8000ffc:	793b      	ldrb	r3, [r7, #4]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	061a      	lsls	r2, r3, #24
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	0619      	lsls	r1, r3, #24
 8001006:	79bb      	ldrb	r3, [r7, #6]
 8001008:	041b      	lsls	r3, r3, #16
 800100a:	4319      	orrs	r1, r3
 800100c:	797b      	ldrb	r3, [r7, #5]
 800100e:	021b      	lsls	r3, r3, #8
 8001010:	4319      	orrs	r1, r3
 8001012:	793b      	ldrb	r3, [r7, #4]
 8001014:	430b      	orrs	r3, r1
 8001016:	021b      	lsls	r3, r3, #8
 8001018:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800101c:	431a      	orrs	r2, r3
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	0619      	lsls	r1, r3, #24
 8001022:	79bb      	ldrb	r3, [r7, #6]
 8001024:	041b      	lsls	r3, r3, #16
 8001026:	4319      	orrs	r1, r3
 8001028:	797b      	ldrb	r3, [r7, #5]
 800102a:	021b      	lsls	r3, r3, #8
 800102c:	4319      	orrs	r1, r3
 800102e:	793b      	ldrb	r3, [r7, #4]
 8001030:	430b      	orrs	r3, r1
 8001032:	0a1b      	lsrs	r3, r3, #8
 8001034:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8001038:	431a      	orrs	r2, r3
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	0619      	lsls	r1, r3, #24
 800103e:	79bb      	ldrb	r3, [r7, #6]
 8001040:	041b      	lsls	r3, r3, #16
 8001042:	4319      	orrs	r1, r3
 8001044:	797b      	ldrb	r3, [r7, #5]
 8001046:	021b      	lsls	r3, r3, #8
 8001048:	4319      	orrs	r1, r3
 800104a:	793b      	ldrb	r3, [r7, #4]
 800104c:	430b      	orrs	r3, r1
 800104e:	0e1b      	lsrs	r3, r3, #24
 8001050:	4313      	orrs	r3, r2
 8001052:	60bb      	str	r3, [r7, #8]
	tcp_connect(tpcb, &destIPADDR, port, callbackClientConnected);
 8001054:	8c3a      	ldrh	r2, [r7, #32]
 8001056:	f107 0108 	add.w	r1, r7, #8
 800105a:	4b04      	ldr	r3, [pc, #16]	@ (800106c <initTcpClient+0xa4>)
 800105c:	68f8      	ldr	r0, [r7, #12]
 800105e:	f00b fcbb 	bl	800c9d8 <tcp_connect>
}
 8001062:	bf00      	nop
 8001064:	3714      	adds	r7, #20
 8001066:	46bd      	mov	sp, r7
 8001068:	bd90      	pop	{r4, r7, pc}
 800106a:	bf00      	nop
 800106c:	08000f45 	.word	0x08000f45

08001070 <u8g2_gpio_and_delay_stm32>:



uint8_t u8g2_gpio_and_delay_stm32(U8X8_UNUSED u8x8_t *u8x8,
U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int,
U8X8_UNUSED void *arg_ptr) {
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	607b      	str	r3, [r7, #4]
 800107a:	460b      	mov	r3, r1
 800107c:	72fb      	strb	r3, [r7, #11]
 800107e:	4613      	mov	r3, r2
 8001080:	72bb      	strb	r3, [r7, #10]
	switch (msg) {
 8001082:	7afb      	ldrb	r3, [r7, #11]
 8001084:	3b28      	subs	r3, #40	@ 0x28
 8001086:	2b22      	cmp	r3, #34	@ 0x22
 8001088:	d85b      	bhi.n	8001142 <u8g2_gpio_and_delay_stm32+0xd2>
 800108a:	a201      	add	r2, pc, #4	@ (adr r2, 8001090 <u8g2_gpio_and_delay_stm32+0x20>)
 800108c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001090:	08001147 	.word	0x08001147
 8001094:	0800111d 	.word	0x0800111d
 8001098:	08001127 	.word	0x08001127
 800109c:	0800113f 	.word	0x0800113f
 80010a0:	08001143 	.word	0x08001143
 80010a4:	08001143 	.word	0x08001143
 80010a8:	08001143 	.word	0x08001143
 80010ac:	08001143 	.word	0x08001143
 80010b0:	08001143 	.word	0x08001143
 80010b4:	08001143 	.word	0x08001143
 80010b8:	08001143 	.word	0x08001143
 80010bc:	08001143 	.word	0x08001143
 80010c0:	08001143 	.word	0x08001143
 80010c4:	08001143 	.word	0x08001143
 80010c8:	08001143 	.word	0x08001143
 80010cc:	08001143 	.word	0x08001143
 80010d0:	08001143 	.word	0x08001143
 80010d4:	08001143 	.word	0x08001143
 80010d8:	08001143 	.word	0x08001143
 80010dc:	08001143 	.word	0x08001143
 80010e0:	08001143 	.word	0x08001143
 80010e4:	08001143 	.word	0x08001143
 80010e8:	08001143 	.word	0x08001143
 80010ec:	08001143 	.word	0x08001143
 80010f0:	08001147 	.word	0x08001147
 80010f4:	08001147 	.word	0x08001147
 80010f8:	08001143 	.word	0x08001143
 80010fc:	08001143 	.word	0x08001143
 8001100:	08001143 	.word	0x08001143
 8001104:	08001143 	.word	0x08001143
 8001108:	08001143 	.word	0x08001143
 800110c:	08001143 	.word	0x08001143
 8001110:	08001143 	.word	0x08001143
 8001114:	08001147 	.word	0x08001147
 8001118:	08001147 	.word	0x08001147
		/* HAL initialization contains all what we need so we can skip this part. */
		break;

		//Function which implements a delay, arg_int contains the amount of ms
	case U8X8_MSG_DELAY_MILLI:
		HAL_Delay(arg_int);
 800111c:	7abb      	ldrb	r3, [r7, #10]
 800111e:	4618      	mov	r0, r3
 8001120:	f001 fb72 	bl	8002808 <HAL_Delay>
		break;
 8001124:	e010      	b.n	8001148 <u8g2_gpio_and_delay_stm32+0xd8>

		//Function which delays 10us
	case U8X8_MSG_DELAY_10MICRO:
		for (uint16_t n = 0; n < 320; n++)
 8001126:	2300      	movs	r3, #0
 8001128:	82fb      	strh	r3, [r7, #22]
 800112a:	e003      	b.n	8001134 <u8g2_gpio_and_delay_stm32+0xc4>
		{
			__NOP();
 800112c:	bf00      	nop
		for (uint16_t n = 0; n < 320; n++)
 800112e:	8afb      	ldrh	r3, [r7, #22]
 8001130:	3301      	adds	r3, #1
 8001132:	82fb      	strh	r3, [r7, #22]
 8001134:	8afb      	ldrh	r3, [r7, #22]
 8001136:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800113a:	d3f7      	bcc.n	800112c <u8g2_gpio_and_delay_stm32+0xbc>
		}
		break;
 800113c:	e004      	b.n	8001148 <u8g2_gpio_and_delay_stm32+0xd8>

		//Function which delays 100ns
	case U8X8_MSG_DELAY_100NANO:
		__NOP();
 800113e:	bf00      	nop
		break;
 8001140:	e002      	b.n	8001148 <u8g2_gpio_and_delay_stm32+0xd8>
//		else
//			HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, RESET);
//		break;

	default:
		return 0; //A message was received which is not implemented, return 0 to indicate an error
 8001142:	2300      	movs	r3, #0
 8001144:	e001      	b.n	800114a <u8g2_gpio_and_delay_stm32+0xda>
		break;
 8001146:	bf00      	nop
	}

	return 1; // command processed successfully.
 8001148:	2301      	movs	r3, #1
}
 800114a:	4618      	mov	r0, r3
 800114c:	3718      	adds	r7, #24
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop

08001154 <u8g2_i2c_stm32>:



uint8_t u8g2_i2c_stm32(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af02      	add	r7, sp, #8
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	460b      	mov	r3, r1
 8001160:	72fb      	strb	r3, [r7, #11]
 8001162:	4613      	mov	r3, r2
 8001164:	72bb      	strb	r3, [r7, #10]
	static uint8_t buffer[32]; /* u8g2/u8x8 will never send more than 32 bytes between START_TRANSFER and END_TRANSFER */
	static uint8_t buf_idx;
	uint8_t *data;

	switch (msg)
 8001166:	7afb      	ldrb	r3, [r7, #11]
 8001168:	2b19      	cmp	r3, #25
 800116a:	d022      	beq.n	80011b2 <u8g2_i2c_stm32+0x5e>
 800116c:	2b19      	cmp	r3, #25
 800116e:	dc30      	bgt.n	80011d2 <u8g2_i2c_stm32+0x7e>
 8001170:	2b17      	cmp	r3, #23
 8001172:	d002      	beq.n	800117a <u8g2_i2c_stm32+0x26>
 8001174:	2b18      	cmp	r3, #24
 8001176:	d018      	beq.n	80011aa <u8g2_i2c_stm32+0x56>
 8001178:	e02b      	b.n	80011d2 <u8g2_i2c_stm32+0x7e>
	{
	case U8X8_MSG_BYTE_SEND:
		data = (uint8_t*) arg_ptr;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	617b      	str	r3, [r7, #20]
		while (arg_int > 0)
 800117e:	e010      	b.n	80011a2 <u8g2_i2c_stm32+0x4e>
		{
			buffer[buf_idx++] = *data;
 8001180:	4b17      	ldr	r3, [pc, #92]	@ (80011e0 <u8g2_i2c_stm32+0x8c>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	1c5a      	adds	r2, r3, #1
 8001186:	b2d1      	uxtb	r1, r2
 8001188:	4a15      	ldr	r2, [pc, #84]	@ (80011e0 <u8g2_i2c_stm32+0x8c>)
 800118a:	7011      	strb	r1, [r2, #0]
 800118c:	461a      	mov	r2, r3
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	7819      	ldrb	r1, [r3, #0]
 8001192:	4b14      	ldr	r3, [pc, #80]	@ (80011e4 <u8g2_i2c_stm32+0x90>)
 8001194:	5499      	strb	r1, [r3, r2]
			data++;
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	3301      	adds	r3, #1
 800119a:	617b      	str	r3, [r7, #20]
			arg_int--;
 800119c:	7abb      	ldrb	r3, [r7, #10]
 800119e:	3b01      	subs	r3, #1
 80011a0:	72bb      	strb	r3, [r7, #10]
		while (arg_int > 0)
 80011a2:	7abb      	ldrb	r3, [r7, #10]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d1eb      	bne.n	8001180 <u8g2_i2c_stm32+0x2c>
		}
		break;
 80011a8:	e015      	b.n	80011d6 <u8g2_i2c_stm32+0x82>


	case U8X8_MSG_BYTE_START_TRANSFER:
		buf_idx = 0;
 80011aa:	4b0d      	ldr	r3, [pc, #52]	@ (80011e0 <u8g2_i2c_stm32+0x8c>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	701a      	strb	r2, [r3, #0]
		break;
 80011b0:	e011      	b.n	80011d6 <u8g2_i2c_stm32+0x82>


	case U8X8_MSG_BYTE_END_TRANSFER:
		HAL_I2C_Master_Transmit(&hi2c1, u8x8_GetI2CAddress(u8x8), buffer, buf_idx, 1000);
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80011b8:	4619      	mov	r1, r3
 80011ba:	4b09      	ldr	r3, [pc, #36]	@ (80011e0 <u8g2_i2c_stm32+0x8c>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	461a      	mov	r2, r3
 80011c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011c4:	9300      	str	r3, [sp, #0]
 80011c6:	4613      	mov	r3, r2
 80011c8:	4a06      	ldr	r2, [pc, #24]	@ (80011e4 <u8g2_i2c_stm32+0x90>)
 80011ca:	4807      	ldr	r0, [pc, #28]	@ (80011e8 <u8g2_i2c_stm32+0x94>)
 80011cc:	f003 f832 	bl	8004234 <HAL_I2C_Master_Transmit>
		break;
 80011d0:	e001      	b.n	80011d6 <u8g2_i2c_stm32+0x82>


	default:
		return 0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	e000      	b.n	80011d8 <u8g2_i2c_stm32+0x84>
	}
	return 1;
 80011d6:	2301      	movs	r3, #1
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3718      	adds	r7, #24
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000334 	.word	0x20000334
 80011e4:	20000338 	.word	0x20000338
 80011e8:	200001e4 	.word	0x200001e4

080011ec <initDisplay>:



void initDisplay(u8g2_t *u8g2, const u8g2_cb_t *rotation, const uint8_t *font) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	607a      	str	r2, [r7, #4]
	u8g2_Setup_ssd1306_i2c_128x64_noname_f(u8g2, rotation, u8g2_i2c_stm32, u8g2_gpio_and_delay_stm32);
 80011f8:	4b10      	ldr	r3, [pc, #64]	@ (800123c <initDisplay+0x50>)
 80011fa:	4a11      	ldr	r2, [pc, #68]	@ (8001240 <initDisplay+0x54>)
 80011fc:	68b9      	ldr	r1, [r7, #8]
 80011fe:	68f8      	ldr	r0, [r7, #12]
 8001200:	f007 f826 	bl	8008250 <u8g2_Setup_ssd1306_i2c_128x64_noname_f>
	u8g2_InitDisplay(u8g2); // send init sequence to the display, display is in sleep mode after this,
 8001204:	68f8      	ldr	r0, [r7, #12]
 8001206:	f008 fc5b 	bl	8009ac0 <u8x8_InitDisplay>
	u8g2_SetPowerSave(u8g2, 0); // wake up display
 800120a:	2100      	movs	r1, #0
 800120c:	68f8      	ldr	r0, [r7, #12]
 800120e:	f008 fc66 	bl	8009ade <u8x8_SetPowerSave>

	u8g2_ClearDisplay(u8g2);
 8001212:	68f8      	ldr	r0, [r7, #12]
 8001214:	f006 fff7 	bl	8008206 <u8g2_ClearDisplay>
	u8g2_SetFont(u8g2, font); //u8g2_font_ncenB14_tr
 8001218:	6879      	ldr	r1, [r7, #4]
 800121a:	68f8      	ldr	r0, [r7, #12]
 800121c:	f007 fdc8 	bl	8008db0 <u8g2_SetFont>
	u8g2_DrawStr(u8g2, 0, 15, "Hello!");
 8001220:	4b08      	ldr	r3, [pc, #32]	@ (8001244 <initDisplay+0x58>)
 8001222:	220f      	movs	r2, #15
 8001224:	2100      	movs	r1, #0
 8001226:	68f8      	ldr	r0, [r7, #12]
 8001228:	f007 fd20 	bl	8008c6c <u8g2_DrawStr>
	u8g2_SendBuffer(u8g2);
 800122c:	68f8      	ldr	r0, [r7, #12]
 800122e:	f006 ff82 	bl	8008136 <u8g2_SendBuffer>
}
 8001232:	bf00      	nop
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	08001071 	.word	0x08001071
 8001240:	08001155 	.word	0x08001155
 8001244:	0801627c 	.word	0x0801627c

08001248 <AS5600_Peripherial_ErrorHandler>:
}AS5600Handle_Typedef;



void AS5600_Peripherial_ErrorHandler()
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0

}
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <AS5600_TimerInit>:

/* TIM2 init function */
void AS5600_TimerInit(AS5600Handle_Typedef *pAS)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b08e      	sub	sp, #56	@ 0x38
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800125e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	605a      	str	r2, [r3, #4]
 8001268:	609a      	str	r2, [r3, #8]
 800126a:	60da      	str	r2, [r3, #12]
 800126c:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800126e:	f107 0314 	add.w	r3, r7, #20
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]
 8001278:	609a      	str	r2, [r3, #8]
 800127a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800127c:	f107 0308 	add.w	r3, r7, #8
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]

  //pAS->htim->Instance = TIM2;
  pAS->htim->Init.Prescaler = 0;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	2200      	movs	r2, #0
 800128e:	605a      	str	r2, [r3, #4]
  pAS->htim->Init.CounterMode = TIM_COUNTERMODE_UP;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	2200      	movs	r2, #0
 8001296:	609a      	str	r2, [r3, #8]
  pAS->htim->Init.Period = 4294967295;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f04f 32ff 	mov.w	r2, #4294967295
 80012a0:	60da      	str	r2, [r3, #12]
  pAS->htim->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	2200      	movs	r2, #0
 80012a8:	611a      	str	r2, [r3, #16]
  pAS->htim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	2200      	movs	r2, #0
 80012b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(pAS->htim) != HAL_OK)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f005 f8f2 	bl	80064a0 <HAL_TIM_IC_Init>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <AS5600_TimerInit+0x70>
  {
	  AS5600_Peripherial_ErrorHandler();
 80012c2:	f7ff ffc1 	bl	8001248 <AS5600_Peripherial_ErrorHandler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80012c6:	2304      	movs	r3, #4
 80012c8:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80012ca:	2350      	movs	r3, #80	@ 0x50
 80012cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80012ce:	2300      	movs	r3, #0
 80012d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80012d2:	2300      	movs	r3, #0
 80012d4:	633b      	str	r3, [r7, #48]	@ 0x30
  sSlaveConfig.TriggerFilter = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIM_SlaveConfigSynchro(pAS->htim, &sSlaveConfig) != HAL_OK)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80012e2:	4611      	mov	r1, r2
 80012e4:	4618      	mov	r0, r3
 80012e6:	f005 fad3 	bl	8006890 <HAL_TIM_SlaveConfigSynchro>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <AS5600_TimerInit+0x9e>
  {
	  AS5600_Peripherial_ErrorHandler();
 80012f0:	f7ff ffaa 	bl	8001248 <AS5600_Peripherial_ErrorHandler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80012f4:	2300      	movs	r3, #0
 80012f6:	617b      	str	r3, [r7, #20]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80012f8:	2301      	movs	r3, #1
 80012fa:	61bb      	str	r3, [r7, #24]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80012fc:	2300      	movs	r3, #0
 80012fe:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICFilter = 0;
 8001300:	2300      	movs	r3, #0
 8001302:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_IC_ConfigChannel(pAS->htim, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f107 0114 	add.w	r1, r7, #20
 800130c:	2200      	movs	r2, #0
 800130e:	4618      	mov	r0, r3
 8001310:	f005 fa22 	bl	8006758 <HAL_TIM_IC_ConfigChannel>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <AS5600_TimerInit+0xc8>
  {
	  AS5600_Peripherial_ErrorHandler();
 800131a:	f7ff ff95 	bl	8001248 <AS5600_Peripherial_ErrorHandler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800131e:	2302      	movs	r3, #2
 8001320:	617b      	str	r3, [r7, #20]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001322:	2302      	movs	r3, #2
 8001324:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(pAS->htim, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f107 0114 	add.w	r1, r7, #20
 800132e:	2204      	movs	r2, #4
 8001330:	4618      	mov	r0, r3
 8001332:	f005 fa11 	bl	8006758 <HAL_TIM_IC_ConfigChannel>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <AS5600_TimerInit+0xea>
  {
	  AS5600_Peripherial_ErrorHandler();
 800133c:	f7ff ff84 	bl	8001248 <AS5600_Peripherial_ErrorHandler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001340:	2300      	movs	r3, #0
 8001342:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001344:	2300      	movs	r3, #0
 8001346:	613b      	str	r3, [r7, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(pAS->htim, &sMasterConfig) != HAL_OK)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f107 0208 	add.w	r2, r7, #8
 8001350:	4611      	mov	r1, r2
 8001352:	4618      	mov	r0, r3
 8001354:	f005 fe2a 	bl	8006fac <HAL_TIMEx_MasterConfigSynchronization>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <AS5600_TimerInit+0x10c>
  {
	  AS5600_Peripherial_ErrorHandler();
 800135e:	f7ff ff73 	bl	8001248 <AS5600_Peripherial_ErrorHandler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001362:	bf00      	nop
 8001364:	3738      	adds	r7, #56	@ 0x38
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
	...

0800136c <AS5600_ErrorHandler>:
#define AS5600_ERROR_HANDLE_CALLBACK(x, y) 		AS5600_ErrorHandler((x), (y))
#else
#define AS5600_ERROR_HANDLE_CALLBACK(x, y)
#endif
__attribute__((weak)) void AS5600_ErrorHandler(AS5600Handle_Typedef *pAS, eInfo error)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	460b      	mov	r3, r1
 8001376:	70fb      	strb	r3, [r7, #3]
	switch(error)
 8001378:	78fb      	ldrb	r3, [r7, #3]
 800137a:	2b0b      	cmp	r3, #11
 800137c:	d831      	bhi.n	80013e2 <AS5600_ErrorHandler+0x76>
 800137e:	a201      	add	r2, pc, #4	@ (adr r2, 8001384 <AS5600_ErrorHandler+0x18>)
 8001380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001384:	080013b5 	.word	0x080013b5
 8001388:	080013bb 	.word	0x080013bb
 800138c:	080013bf 	.word	0x080013bf
 8001390:	080013c3 	.word	0x080013c3
 8001394:	080013c7 	.word	0x080013c7
 8001398:	080013e1 	.word	0x080013e1
 800139c:	080013cb 	.word	0x080013cb
 80013a0:	080013cf 	.word	0x080013cf
 80013a4:	080013d3 	.word	0x080013d3
 80013a8:	080013d7 	.word	0x080013d7
 80013ac:	080013db 	.word	0x080013db
 80013b0:	080013df 	.word	0x080013df
	{
	case AS5600_OK:
		while(1);
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <AS5600_ErrorHandler+0x48>
 80013b8:	e7ff      	b.n	80013ba <AS5600_ErrorHandler+0x4e>
		break;

	case AS5600_NULL_POINTER:
		while(1);
 80013ba:	e7fd      	b.n	80013b8 <AS5600_ErrorHandler+0x4c>
 80013bc:	e7ff      	b.n	80013be <AS5600_ErrorHandler+0x52>
		break;

	case AS5600_CALLOC_FAIL:
		while(1);
 80013be:	e7fd      	b.n	80013bc <AS5600_ErrorHandler+0x50>
 80013c0:	e7ff      	b.n	80013c2 <AS5600_ErrorHandler+0x56>
		break;

	case AS5600_I2C_COMM_ERROR:
		while(1);
 80013c2:	e7fd      	b.n	80013c0 <AS5600_ErrorHandler+0x54>
 80013c4:	e7ff      	b.n	80013c6 <AS5600_ErrorHandler+0x5a>
		break;

	case AS5600_PWM_MODE_NOT_INITIALIZED:
		while(1);
 80013c6:	e7fd      	b.n	80013c4 <AS5600_ErrorHandler+0x58>
 80013c8:	e7ff      	b.n	80013ca <AS5600_ErrorHandler+0x5e>
		//while(1);
		break;


	case AS5600_INPUT_PWM_DUTYCYCLE_ERROR:
		while(1);
 80013ca:	e7fd      	b.n	80013c8 <AS5600_ErrorHandler+0x5c>
 80013cc:	e7ff      	b.n	80013ce <AS5600_ErrorHandler+0x62>
		break;

	case AS5600_DEVIDE_BY_ZERO:
		while(1);
 80013ce:	e7fd      	b.n	80013cc <AS5600_ErrorHandler+0x60>
 80013d0:	e7ff      	b.n	80013d2 <AS5600_ErrorHandler+0x66>
		break;

	case AS5600_INVALID_MAX_ANGLE:
		while(1);
 80013d2:	e7fd      	b.n	80013d0 <AS5600_ErrorHandler+0x64>
 80013d4:	e7ff      	b.n	80013d6 <AS5600_ErrorHandler+0x6a>
		break;

	case AS5600_INVALID_MIN_ANGLE:
		while(1);
 80013d6:	e7fd      	b.n	80013d4 <AS5600_ErrorHandler+0x68>
 80013d8:	e7ff      	b.n	80013da <AS5600_ErrorHandler+0x6e>
		break;

	case AS5600_INVALID_MIN_MAX_ANGLE:
		while(1);
 80013da:	e7fd      	b.n	80013d8 <AS5600_ErrorHandler+0x6c>
 80013dc:	e7ff      	b.n	80013de <AS5600_ErrorHandler+0x72>
		break;

	case AS5600_OTHER_ERROR:
		while(1);
 80013de:	e7fd      	b.n	80013dc <AS5600_ErrorHandler+0x70>
		break;
 80013e0:	bf00      	nop
		break;


	}
}
 80013e2:	bf00      	nop
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop

080013f0 <MapDutycycle2Angle>:

float MapDutycycle2Angle(float Duty, float AngleMin, float AngleMax)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b087      	sub	sp, #28
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	ed87 0a03 	vstr	s0, [r7, #12]
 80013fa:	edc7 0a02 	vstr	s1, [r7, #8]
 80013fe:	ed87 1a01 	vstr	s2, [r7, #4]


	float PosVal = Duty - (DUTYCYCLE_128_CLOCK);			//Offset (-2.941)
 8001402:	edd7 7a03 	vldr	s15, [r7, #12]
 8001406:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001468 <MapDutycycle2Angle+0x78>
 800140a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800140e:	edc7 7a05 	vstr	s15, [r7, #20]
	PosVal = PosVal * (100.0f / DUTYCYCLE_4095_CLOCK);		//Scale (0-94.116 -> 0-100)
 8001412:	edd7 7a05 	vldr	s15, [r7, #20]
 8001416:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800146c <MapDutycycle2Angle+0x7c>
 800141a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800141e:	edc7 7a05 	vstr	s15, [r7, #20]
	PosVal = PosVal / 100.0f;								//Normalize (0-100 -> 0-1)
 8001422:	ed97 7a05 	vldr	s14, [r7, #20]
 8001426:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8001470 <MapDutycycle2Angle+0x80>
 800142a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800142e:	edc7 7a05 	vstr	s15, [r7, #20]


	float PosAngle = (PosVal * (AngleMax - AngleMin)) + AngleMin;
 8001432:	ed97 7a01 	vldr	s14, [r7, #4]
 8001436:	edd7 7a02 	vldr	s15, [r7, #8]
 800143a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800143e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001442:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001446:	ed97 7a02 	vldr	s14, [r7, #8]
 800144a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800144e:	edc7 7a04 	vstr	s15, [r7, #16]
	return PosAngle;
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	ee07 3a90 	vmov	s15, r3
}
 8001458:	eeb0 0a67 	vmov.f32	s0, s15
 800145c:	371c      	adds	r7, #28
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	403c474f 	.word	0x403c474f
 800146c:	3f880080 	.word	0x3f880080
 8001470:	42c80000 	.word	0x42c80000

08001474 <AS5600_Create>:
AS5600Handle_Typedef *AS5600_Create(//I2C_HandleTypeDef *hi2c,
									//TIM_HandleTypeDef *htim,
									uint8_t i2cAddr,
									float MaxAngle,
									float MinAngle)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001480:	edc7 0a01 	vstr	s1, [r7, #4]
 8001484:	73fb      	strb	r3, [r7, #15]
	if(MaxAngle > 360.0f)
 8001486:	edd7 7a02 	vldr	s15, [r7, #8]
 800148a:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001530 <AS5600_Create+0xbc>
 800148e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001496:	dd08      	ble.n	80014aa <AS5600_Create+0x36>
	{
		printf("Invalid max angle");
 8001498:	4826      	ldr	r0, [pc, #152]	@ (8001534 <AS5600_Create+0xc0>)
 800149a:	f013 fe99 	bl	80151d0 <iprintf>
		AS5600_ERROR_HANDLE_CALLBACK(NULL, AS5600_INVALID_MAX_ANGLE);
 800149e:	2108      	movs	r1, #8
 80014a0:	2000      	movs	r0, #0
 80014a2:	f7ff ff63 	bl	800136c <AS5600_ErrorHandler>
		return NULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	e03d      	b.n	8001526 <AS5600_Create+0xb2>
	}

	if(MaxAngle < 0.0f)
 80014aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80014ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b6:	d508      	bpl.n	80014ca <AS5600_Create+0x56>
	{
		printf("Invalid min angle");
 80014b8:	481f      	ldr	r0, [pc, #124]	@ (8001538 <AS5600_Create+0xc4>)
 80014ba:	f013 fe89 	bl	80151d0 <iprintf>
		AS5600_ERROR_HANDLE_CALLBACK(NULL, AS5600_INVALID_MIN_ANGLE);
 80014be:	2109      	movs	r1, #9
 80014c0:	2000      	movs	r0, #0
 80014c2:	f7ff ff53 	bl	800136c <AS5600_ErrorHandler>
		return NULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	e02d      	b.n	8001526 <AS5600_Create+0xb2>
	}

	if(MinAngle > MaxAngle)
 80014ca:	ed97 7a01 	vldr	s14, [r7, #4]
 80014ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80014d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014da:	dd08      	ble.n	80014ee <AS5600_Create+0x7a>
	{
		printf("Invalid min/max angle");
 80014dc:	4817      	ldr	r0, [pc, #92]	@ (800153c <AS5600_Create+0xc8>)
 80014de:	f013 fe77 	bl	80151d0 <iprintf>
		AS5600_ERROR_HANDLE_CALLBACK(NULL, AS5600_INVALID_MIN_MAX_ANGLE);
 80014e2:	210a      	movs	r1, #10
 80014e4:	2000      	movs	r0, #0
 80014e6:	f7ff ff41 	bl	800136c <AS5600_ErrorHandler>
		return NULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	e01b      	b.n	8001526 <AS5600_Create+0xb2>
	}

	AS5600Handle_Typedef *pAS = (AS5600Handle_Typedef *)calloc(1, sizeof(AS5600Handle_Typedef));
 80014ee:	2140      	movs	r1, #64	@ 0x40
 80014f0:	2001      	movs	r0, #1
 80014f2:	f013 fc93 	bl	8014e1c <calloc>
 80014f6:	4603      	mov	r3, r0
 80014f8:	617b      	str	r3, [r7, #20]
	if (pAS == NULL)
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d108      	bne.n	8001512 <AS5600_Create+0x9e>
	{
		printf("calloc fail");
 8001500:	480f      	ldr	r0, [pc, #60]	@ (8001540 <AS5600_Create+0xcc>)
 8001502:	f013 fe65 	bl	80151d0 <iprintf>
		AS5600_ERROR_HANDLE_CALLBACK(NULL, AS5600_CALLOC_FAIL);
 8001506:	2102      	movs	r1, #2
 8001508:	2000      	movs	r0, #0
 800150a:	f7ff ff2f 	bl	800136c <AS5600_ErrorHandler>
		return NULL;
 800150e:	2300      	movs	r3, #0
 8001510:	e009      	b.n	8001526 <AS5600_Create+0xb2>



	pAS->hi2c = hi2c;
	*/
	pAS->I2CAddress = i2cAddr;
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	7bfa      	ldrb	r2, [r7, #15]
 8001516:	721a      	strb	r2, [r3, #8]
	pAS->MaxAngle = MaxAngle;
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	68ba      	ldr	r2, [r7, #8]
 800151c:	60da      	str	r2, [r3, #12]
	pAS->MinAngle = MinAngle;
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	687a      	ldr	r2, [r7, #4]
 8001522:	611a      	str	r2, [r3, #16]


	return pAS;
 8001524:	697b      	ldr	r3, [r7, #20]
}
 8001526:	4618      	mov	r0, r3
 8001528:	3718      	adds	r7, #24
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	43b40000 	.word	0x43b40000
 8001534:	08016284 	.word	0x08016284
 8001538:	08016298 	.word	0x08016298
 800153c:	080162ac 	.word	0x080162ac
 8001540:	080162c4 	.word	0x080162c4

08001544 <AS5600_AttachPeripheral>:
  * @retval
  */
eInfo AS5600_AttachPeripheral (AS5600Handle_Typedef *pAS,
									I2C_HandleTypeDef *hi2c,
									TIM_HandleTypeDef *htim)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	60b9      	str	r1, [r7, #8]
 800154e:	607a      	str	r2, [r7, #4]
	if (htim != NULL)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d02d      	beq.n	80015b2 <AS5600_AttachPeripheral+0x6e>
	{
		pAS->htim = htim;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	687a      	ldr	r2, [r7, #4]
 800155a:	605a      	str	r2, [r3, #4]
		//memset(pAS->htim->Instance, 0, (sizeof(pAS->htim->Instance)));
		if(pAS->htim->Instance == TIM2)
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001566:	d124      	bne.n	80015b2 <AS5600_AttachPeripheral+0x6e>
		{
			//Reset the pheripherial if already initialized
			__HAL_RCC_TIM2_FORCE_RESET();
 8001568:	4b17      	ldr	r3, [pc, #92]	@ (80015c8 <AS5600_AttachPeripheral+0x84>)
 800156a:	6a1b      	ldr	r3, [r3, #32]
 800156c:	4a16      	ldr	r2, [pc, #88]	@ (80015c8 <AS5600_AttachPeripheral+0x84>)
 800156e:	f043 0301 	orr.w	r3, r3, #1
 8001572:	6213      	str	r3, [r2, #32]
			//Wait some time
			HAL_Delay(5);
 8001574:	2005      	movs	r0, #5
 8001576:	f001 f947 	bl	8002808 <HAL_Delay>
			//Release the reset bit
			__HAL_RCC_TIM2_RELEASE_RESET();
 800157a:	4b13      	ldr	r3, [pc, #76]	@ (80015c8 <AS5600_AttachPeripheral+0x84>)
 800157c:	6a1b      	ldr	r3, [r3, #32]
 800157e:	4a12      	ldr	r2, [pc, #72]	@ (80015c8 <AS5600_AttachPeripheral+0x84>)
 8001580:	f023 0301 	bic.w	r3, r3, #1
 8001584:	6213      	str	r3, [r2, #32]

			HAL_Delay(5);
 8001586:	2005      	movs	r0, #5
 8001588:	f001 f93e 	bl	8002808 <HAL_Delay>

			AS5600_TimerInit(pAS);
 800158c:	68f8      	ldr	r0, [r7, #12]
 800158e:	f7ff fe62 	bl	8001256 <AS5600_TimerInit>

			uint32_t clockHz;
			clockHz = HAL_RCC_GetPCLK1Freq() / (pAS->htim->Init.ClockDivision + 1);
 8001592:	f004 fb35 	bl	8005c00 <HAL_RCC_GetPCLK1Freq>
 8001596:	4602      	mov	r2, r0
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	691b      	ldr	r3, [r3, #16]
 800159e:	3301      	adds	r3, #1
 80015a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a4:	617b      	str	r3, [r7, #20]
			clockHz *= 2;
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	617b      	str	r3, [r7, #20]

			pAS->TIMFreq = clockHz;
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	697a      	ldr	r2, [r7, #20]
 80015b0:	639a      	str	r2, [r3, #56]	@ 0x38
		}
	}

	if (hi2c != NULL)
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d002      	beq.n	80015be <AS5600_AttachPeripheral+0x7a>
	{
		pAS->hi2c = hi2c;
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	68ba      	ldr	r2, [r7, #8]
 80015bc:	601a      	str	r2, [r3, #0]
	}
	return AS5600_OK;
 80015be:	2300      	movs	r3, #0
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3718      	adds	r7, #24
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40023800 	.word	0x40023800

080015cc <AS5600_Configure>:
							eConf_OutputStage OUTS,
							eConf_PWMFrequency PWMF,
							eConf_SlowFilter SF,
							eConf_FastFilterThreshold FTH,
							eConf_Watchdog WD)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b088      	sub	sp, #32
 80015d0:	af04      	add	r7, sp, #16
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	4608      	mov	r0, r1
 80015d6:	4611      	mov	r1, r2
 80015d8:	461a      	mov	r2, r3
 80015da:	4603      	mov	r3, r0
 80015dc:	70fb      	strb	r3, [r7, #3]
 80015de:	460b      	mov	r3, r1
 80015e0:	70bb      	strb	r3, [r7, #2]
 80015e2:	4613      	mov	r3, r2
 80015e4:	707b      	strb	r3, [r7, #1]
	if(pAS == NULL)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d105      	bne.n	80015f8 <AS5600_Configure+0x2c>
	{
		AS5600_ERROR_HANDLE_CALLBACK(pAS, AS5600_NULL_POINTER);
 80015ec:	2101      	movs	r1, #1
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff febc 	bl	800136c <AS5600_ErrorHandler>
		return AS5600_NULL_POINTER;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e0af      	b.n	8001758 <AS5600_Configure+0x18c>
	}

	pAS->Config.PowerMode = PM;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	78fa      	ldrb	r2, [r7, #3]
 80015fc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	pAS->Config.Hysteresis = HYST;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	78ba      	ldrb	r2, [r7, #2]
 8001604:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	pAS->Config.OutputStage = OUTS;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	787a      	ldrb	r2, [r7, #1]
 800160c:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	pAS->Config.PWMFrequency = PWMF;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	7e3a      	ldrb	r2, [r7, #24]
 8001614:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
	pAS->Config.SlowFilter = SF;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	7f3a      	ldrb	r2, [r7, #28]
 800161c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	pAS->Config.FastFilterTreshold = FTH;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001626:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	pAS->Config.Watchdog = WD;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001630:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

	if (pAS->Config.OutputStage == PWM)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800163a:	2b02      	cmp	r3, #2
 800163c:	d10b      	bne.n	8001656 <AS5600_Configure+0x8a>
	{
		//AS5600_TimerInit(pAS);
		HAL_TIM_IC_Start(pAS->htim, TIM_CHANNEL_1);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	2100      	movs	r1, #0
 8001644:	4618      	mov	r0, r3
 8001646:	f004 ff83 	bl	8006550 <HAL_TIM_IC_Start>
		HAL_TIM_IC_Start(pAS->htim, TIM_CHANNEL_2);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	2104      	movs	r1, #4
 8001650:	4618      	mov	r0, r3
 8001652:	f004 ff7d 	bl	8006550 <HAL_TIM_IC_Start>
	}

	uint16_t temp16_t = 0;
 8001656:	2300      	movs	r3, #0
 8001658:	81fb      	strh	r3, [r7, #14]

	temp16_t |= ((0x0001 & (uint16_t)pAS->Config.Watchdog) << 13);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8001660:	035b      	lsls	r3, r3, #13
 8001662:	b21b      	sxth	r3, r3
 8001664:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001668:	b21a      	sxth	r2, r3
 800166a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800166e:	4313      	orrs	r3, r2
 8001670:	b21b      	sxth	r3, r3
 8001672:	81fb      	strh	r3, [r7, #14]
	temp16_t |= ((0x0007 & (uint16_t)pAS->Config.FastFilterTreshold) << 10);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800167a:	029b      	lsls	r3, r3, #10
 800167c:	b21b      	sxth	r3, r3
 800167e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001682:	b21a      	sxth	r2, r3
 8001684:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001688:	4313      	orrs	r3, r2
 800168a:	b21b      	sxth	r3, r3
 800168c:	81fb      	strh	r3, [r7, #14]
	temp16_t |= ((0x0003 & (uint16_t)pAS->Config.SlowFilter) << 8);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001694:	021b      	lsls	r3, r3, #8
 8001696:	b21b      	sxth	r3, r3
 8001698:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800169c:	b21a      	sxth	r2, r3
 800169e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	b21b      	sxth	r3, r3
 80016a6:	81fb      	strh	r3, [r7, #14]
	temp16_t |= ((0x0003 & (uint16_t)pAS->Config.PWMFrequency) << 6);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80016ae:	019b      	lsls	r3, r3, #6
 80016b0:	b21b      	sxth	r3, r3
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	b21a      	sxth	r2, r3
 80016b6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016ba:	4313      	orrs	r3, r2
 80016bc:	b21b      	sxth	r3, r3
 80016be:	81fb      	strh	r3, [r7, #14]
	temp16_t |= ((0x0003 & (uint16_t)pAS->Config.OutputStage) << 4);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80016c6:	011b      	lsls	r3, r3, #4
 80016c8:	b21b      	sxth	r3, r3
 80016ca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80016ce:	b21a      	sxth	r2, r3
 80016d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	b21b      	sxth	r3, r3
 80016d8:	81fb      	strh	r3, [r7, #14]
	temp16_t |= ((0x0003 & (uint16_t)pAS->Config.Hysteresis) << 2);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	b21b      	sxth	r3, r3
 80016e4:	f003 030c 	and.w	r3, r3, #12
 80016e8:	b21a      	sxth	r2, r3
 80016ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	b21b      	sxth	r3, r3
 80016f2:	81fb      	strh	r3, [r7, #14]
	temp16_t |= (0x0003 & (uint16_t)pAS->Config.PowerMode);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80016fa:	b21b      	sxth	r3, r3
 80016fc:	f003 0303 	and.w	r3, r3, #3
 8001700:	b21a      	sxth	r2, r3
 8001702:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001706:	4313      	orrs	r3, r2
 8001708:	b21b      	sxth	r3, r3
 800170a:	81fb      	strh	r3, [r7, #14]

	uint8_t temp[2];

	temp[0] = (uint8_t)(0x00FF & (temp16_t >> 8));
 800170c:	89fb      	ldrh	r3, [r7, #14]
 800170e:	0a1b      	lsrs	r3, r3, #8
 8001710:	b29b      	uxth	r3, r3
 8001712:	b2db      	uxtb	r3, r3
 8001714:	723b      	strb	r3, [r7, #8]
	temp[1] = (uint8_t)(0x00FF & temp16_t);
 8001716:	89fb      	ldrh	r3, [r7, #14]
 8001718:	b2db      	uxtb	r3, r3
 800171a:	727b      	strb	r3, [r7, #9]

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Write(pAS->hi2c, (pAS->I2CAddress << 1), AS5600_REGISTER_CONF_HIGH, I2C_MEMADD_SIZE_8BIT, temp, 2, 1000);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6818      	ldr	r0, [r3, #0]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	7a1b      	ldrb	r3, [r3, #8]
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	b299      	uxth	r1, r3
 8001728:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800172c:	9302      	str	r3, [sp, #8]
 800172e:	2302      	movs	r3, #2
 8001730:	9301      	str	r3, [sp, #4]
 8001732:	f107 0308 	add.w	r3, r7, #8
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	2301      	movs	r3, #1
 800173a:	2207      	movs	r2, #7
 800173c:	f002 fe92 	bl	8004464 <HAL_I2C_Mem_Write>
 8001740:	4603      	mov	r3, r0
 8001742:	737b      	strb	r3, [r7, #13]

	if (status != HAL_OK)
 8001744:	7b7b      	ldrb	r3, [r7, #13]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d005      	beq.n	8001756 <AS5600_Configure+0x18a>
	{
		AS5600_ERROR_HANDLE_CALLBACK(pAS, AS5600_I2C_COMM_ERROR);
 800174a:	2103      	movs	r1, #3
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f7ff fe0d 	bl	800136c <AS5600_ErrorHandler>
		return AS5600_I2C_COMM_ERROR;
 8001752:	2303      	movs	r3, #3
 8001754:	e000      	b.n	8001758 <AS5600_Configure+0x18c>
	}

	return AS5600_OK;
 8001756:	2300      	movs	r3, #0
}
 8001758:	4618      	mov	r0, r3
 800175a:	3710      	adds	r7, #16
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <AS5600_UpdateStatus>:
  * @param
  *
  * @retval
  */
eInfo AS5600_UpdateStatus(AS5600Handle_Typedef *pAS)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b088      	sub	sp, #32
 8001764:	af04      	add	r7, sp, #16
 8001766:	6078      	str	r0, [r7, #4]
	if(pAS == NULL)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d105      	bne.n	800177a <AS5600_UpdateStatus+0x1a>
	{
		AS5600_ERROR_HANDLE_CALLBACK(pAS, AS5600_NULL_POINTER);
 800176e:	2101      	movs	r1, #1
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f7ff fdfb 	bl	800136c <AS5600_ErrorHandler>
		return AS5600_NULL_POINTER;
 8001776:	2301      	movs	r3, #1
 8001778:	e038      	b.n	80017ec <AS5600_UpdateStatus+0x8c>
	}

	uint8_t temp[1];

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Read(pAS->hi2c, (pAS->I2CAddress << 1), AS5600_REGISTER_STATUS, I2C_MEMADD_SIZE_8BIT, temp, 1, 1000);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6818      	ldr	r0, [r3, #0]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	7a1b      	ldrb	r3, [r3, #8]
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	b299      	uxth	r1, r3
 8001786:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800178a:	9302      	str	r3, [sp, #8]
 800178c:	2301      	movs	r3, #1
 800178e:	9301      	str	r3, [sp, #4]
 8001790:	f107 030c 	add.w	r3, r7, #12
 8001794:	9300      	str	r3, [sp, #0]
 8001796:	2301      	movs	r3, #1
 8001798:	220b      	movs	r2, #11
 800179a:	f002 ff77 	bl	800468c <HAL_I2C_Mem_Read>
 800179e:	4603      	mov	r3, r0
 80017a0:	73fb      	strb	r3, [r7, #15]

	if (status != HAL_OK)
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d005      	beq.n	80017b4 <AS5600_UpdateStatus+0x54>
	{
		AS5600_ERROR_HANDLE_CALLBACK(pAS, AS5600_I2C_COMM_ERROR);
 80017a8:	2103      	movs	r1, #3
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f7ff fdde 	bl	800136c <AS5600_ErrorHandler>
		return AS5600_I2C_COMM_ERROR;
 80017b0:	2303      	movs	r3, #3
 80017b2:	e01b      	b.n	80017ec <AS5600_UpdateStatus+0x8c>
	}

	pAS->Status.MagnetTooStrong = 0x0001 & (temp[0] >> AS5600_MH_BITSHIFT);
 80017b4:	7b3b      	ldrb	r3, [r7, #12]
 80017b6:	08db      	lsrs	r3, r3, #3
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	pAS->Status.MagnetTooWeak 	= 0x0001 & (temp[0] >> AS5600_ML_BITSHIFT);
 80017c6:	7b3b      	ldrb	r3, [r7, #12]
 80017c8:	091b      	lsrs	r3, r3, #4
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	f003 0301 	and.w	r3, r3, #1
 80017d0:	b2da      	uxtb	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	pAS->Status.MagnetDetected 	= 0x0001 & (temp[0] >> AS5600_MD_BITSHIFT);
 80017d8:	7b3b      	ldrb	r3, [r7, #12]
 80017da:	095b      	lsrs	r3, r3, #5
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	b2da      	uxtb	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return AS5600_OK;
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <AS5600_ReadRawAngle_I2C>:
  * @param
  *
  * @retval
  */
eInfo AS5600_ReadRawAngle_I2C(AS5600Handle_Typedef *pAS)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b088      	sub	sp, #32
 80017f8:	af04      	add	r7, sp, #16
 80017fa:	6078      	str	r0, [r7, #4]
	if(pAS == NULL)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d105      	bne.n	800180e <AS5600_ReadRawAngle_I2C+0x1a>
	{
		AS5600_ERROR_HANDLE_CALLBACK(pAS, AS5600_NULL_POINTER);
 8001802:	2101      	movs	r1, #1
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f7ff fdb1 	bl	800136c <AS5600_ErrorHandler>
		return AS5600_NULL_POINTER;
 800180a:	2301      	movs	r3, #1
 800180c:	e02a      	b.n	8001864 <AS5600_ReadRawAngle_I2C+0x70>
	}

	uint8_t temp[2];

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Read(pAS->hi2c, (pAS->I2CAddress << 1), AS5600_REGISTER_RAW_ANGLE_HIGH, I2C_MEMADD_SIZE_8BIT, temp, 2, 1000);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6818      	ldr	r0, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	7a1b      	ldrb	r3, [r3, #8]
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	b299      	uxth	r1, r3
 800181a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800181e:	9302      	str	r3, [sp, #8]
 8001820:	2302      	movs	r3, #2
 8001822:	9301      	str	r3, [sp, #4]
 8001824:	f107 030c 	add.w	r3, r7, #12
 8001828:	9300      	str	r3, [sp, #0]
 800182a:	2301      	movs	r3, #1
 800182c:	220c      	movs	r2, #12
 800182e:	f002 ff2d 	bl	800468c <HAL_I2C_Mem_Read>
 8001832:	4603      	mov	r3, r0
 8001834:	73fb      	strb	r3, [r7, #15]

	if (status != HAL_OK)
 8001836:	7bfb      	ldrb	r3, [r7, #15]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d005      	beq.n	8001848 <AS5600_ReadRawAngle_I2C+0x54>
	{
		AS5600_ERROR_HANDLE_CALLBACK(pAS, AS5600_I2C_COMM_ERROR);
 800183c:	2103      	movs	r1, #3
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f7ff fd94 	bl	800136c <AS5600_ErrorHandler>
		return AS5600_I2C_COMM_ERROR;
 8001844:	2303      	movs	r3, #3
 8001846:	e00d      	b.n	8001864 <AS5600_ReadRawAngle_I2C+0x70>
	}

	pAS->RawAngle = 0x0FFF & ((temp[0] << 8) & temp[1]);
 8001848:	7b3b      	ldrb	r3, [r7, #12]
 800184a:	021b      	lsls	r3, r3, #8
 800184c:	b21a      	sxth	r2, r3
 800184e:	7b7b      	ldrb	r3, [r7, #13]
 8001850:	b21b      	sxth	r3, r3
 8001852:	4013      	ands	r3, r2
 8001854:	b21b      	sxth	r3, r3
 8001856:	b29b      	uxth	r3, r3
 8001858:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800185c:	b29a      	uxth	r2, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	829a      	strh	r2, [r3, #20]

	return AS5600_OK;
 8001862:	2300      	movs	r3, #0
}
 8001864:	4618      	mov	r0, r3
 8001866:	3710      	adds	r7, #16
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}

0800186c <AS5600_ReadAngle_PWM>:
  * @param
  *
  * @retval
  */
eInfo AS5600_ReadAngle_PWM(AS5600Handle_Typedef *pAS)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b086      	sub	sp, #24
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
	if(pAS == NULL)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d105      	bne.n	8001886 <AS5600_ReadAngle_PWM+0x1a>
	{
		AS5600_ERROR_HANDLE_CALLBACK(pAS, AS5600_NULL_POINTER);
 800187a:	2101      	movs	r1, #1
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff fd75 	bl	800136c <AS5600_ErrorHandler>
		return AS5600_NULL_POINTER;
 8001882:	2301      	movs	r3, #1
 8001884:	e09e      	b.n	80019c4 <AS5600_ReadAngle_PWM+0x158>
	}

	if(pAS->Config.OutputStage != PWM)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800188c:	2b02      	cmp	r3, #2
 800188e:	d005      	beq.n	800189c <AS5600_ReadAngle_PWM+0x30>
	{
		AS5600_ERROR_HANDLE_CALLBACK(pAS, AS5600_PWM_MODE_NOT_INITIALIZED);
 8001890:	2104      	movs	r1, #4
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff fd6a 	bl	800136c <AS5600_ErrorHandler>
		return AS5600_PWM_MODE_NOT_INITIALIZED;
 8001898:	2304      	movs	r3, #4
 800189a:	e093      	b.n	80019c4 <AS5600_ReadAngle_PWM+0x158>
	}

	uint32_t CCR1_Value;
	uint32_t CCR2_Value;

	CCR1_Value = HAL_TIM_ReadCapturedValue(pAS->htim, TIM_CHANNEL_1);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	2100      	movs	r1, #0
 80018a2:	4618      	mov	r0, r3
 80018a4:	f005 f836 	bl	8006914 <HAL_TIM_ReadCapturedValue>
 80018a8:	6178      	str	r0, [r7, #20]
	CCR2_Value = HAL_TIM_ReadCapturedValue(pAS->htim, TIM_CHANNEL_2);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	2104      	movs	r1, #4
 80018b0:	4618      	mov	r0, r3
 80018b2:	f005 f82f 	bl	8006914 <HAL_TIM_ReadCapturedValue>
 80018b6:	6138      	str	r0, [r7, #16]

	if(CCR1_Value == 0)
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d105      	bne.n	80018ca <AS5600_ReadAngle_PWM+0x5e>
	{
		AS5600_ERROR_HANDLE_CALLBACK(pAS, AS5600_DEVIDE_BY_ZERO);
 80018be:	2107      	movs	r1, #7
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f7ff fd53 	bl	800136c <AS5600_ErrorHandler>
		return AS5600_DEVIDE_BY_ZERO;
 80018c6:	2307      	movs	r3, #7
 80018c8:	e07c      	b.n	80019c4 <AS5600_ReadAngle_PWM+0x158>
	}


	uint32_t PWMFreq;

	PWMFreq = pAS->TIMFreq / (CCR1_Value);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80018d4:	60fb      	str	r3, [r7, #12]
	switch(pAS->Config.PWMFrequency)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80018dc:	2b03      	cmp	r3, #3
 80018de:	d847      	bhi.n	8001970 <AS5600_ReadAngle_PWM+0x104>
 80018e0:	a201      	add	r2, pc, #4	@ (adr r2, 80018e8 <AS5600_ReadAngle_PWM+0x7c>)
 80018e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018e6:	bf00      	nop
 80018e8:	080018f9 	.word	0x080018f9
 80018ec:	08001911 	.word	0x08001911
 80018f0:	0800192b 	.word	0x0800192b
 80018f4:	08001947 	.word	0x08001947
	{
	case _115Hz:
		if(PWMFreq > 130 || PWMFreq < 100)
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	2b82      	cmp	r3, #130	@ 0x82
 80018fc:	d802      	bhi.n	8001904 <AS5600_ReadAngle_PWM+0x98>
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	2b63      	cmp	r3, #99	@ 0x63
 8001902:	d82e      	bhi.n	8001962 <AS5600_ReadAngle_PWM+0xf6>
		{
			AS5600_ERROR_HANDLE_CALLBACK(pAS, AS5600_INPUT_PWM_FREQ_ERROR);
 8001904:	2105      	movs	r1, #5
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f7ff fd30 	bl	800136c <AS5600_ErrorHandler>
			return AS5600_INPUT_PWM_FREQ_ERROR;
 800190c:	2305      	movs	r3, #5
 800190e:	e059      	b.n	80019c4 <AS5600_ReadAngle_PWM+0x158>
		}
		break;

	case _230Hz:
		if(PWMFreq > 260 || PWMFreq < 200)
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001916:	d802      	bhi.n	800191e <AS5600_ReadAngle_PWM+0xb2>
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	2bc7      	cmp	r3, #199	@ 0xc7
 800191c:	d823      	bhi.n	8001966 <AS5600_ReadAngle_PWM+0xfa>
		{
			AS5600_ERROR_HANDLE_CALLBACK(pAS, AS5600_INPUT_PWM_FREQ_ERROR);
 800191e:	2105      	movs	r1, #5
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f7ff fd23 	bl	800136c <AS5600_ErrorHandler>
			return AS5600_INPUT_PWM_FREQ_ERROR;
 8001926:	2305      	movs	r3, #5
 8001928:	e04c      	b.n	80019c4 <AS5600_ReadAngle_PWM+0x158>
		}
		break;

	case _460Hz:
		if(PWMFreq > 510 || PWMFreq < 410)
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8001930:	d803      	bhi.n	800193a <AS5600_ReadAngle_PWM+0xce>
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	f5b3 7fcd 	cmp.w	r3, #410	@ 0x19a
 8001938:	d217      	bcs.n	800196a <AS5600_ReadAngle_PWM+0xfe>
		{
			AS5600_ERROR_HANDLE_CALLBACK(pAS, AS5600_INPUT_PWM_FREQ_ERROR);
 800193a:	2105      	movs	r1, #5
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	f7ff fd15 	bl	800136c <AS5600_ErrorHandler>
			return AS5600_INPUT_PWM_FREQ_ERROR;
 8001942:	2305      	movs	r3, #5
 8001944:	e03e      	b.n	80019c4 <AS5600_ReadAngle_PWM+0x158>
		}
		break;

	case _920Hz:
		if(PWMFreq > 1020 || PWMFreq < 820)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f5b3 7f7f 	cmp.w	r3, #1020	@ 0x3fc
 800194c:	d803      	bhi.n	8001956 <AS5600_ReadAngle_PWM+0xea>
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f5b3 7f4d 	cmp.w	r3, #820	@ 0x334
 8001954:	d20b      	bcs.n	800196e <AS5600_ReadAngle_PWM+0x102>
		{
			AS5600_ERROR_HANDLE_CALLBACK(pAS, AS5600_INPUT_PWM_FREQ_ERROR);
 8001956:	2105      	movs	r1, #5
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f7ff fd07 	bl	800136c <AS5600_ErrorHandler>
			return AS5600_INPUT_PWM_FREQ_ERROR;
 800195e:	2305      	movs	r3, #5
 8001960:	e030      	b.n	80019c4 <AS5600_ReadAngle_PWM+0x158>
		break;
 8001962:	bf00      	nop
 8001964:	e004      	b.n	8001970 <AS5600_ReadAngle_PWM+0x104>
		break;
 8001966:	bf00      	nop
 8001968:	e002      	b.n	8001970 <AS5600_ReadAngle_PWM+0x104>
		break;
 800196a:	bf00      	nop
 800196c:	e000      	b.n	8001970 <AS5600_ReadAngle_PWM+0x104>
		}
		break;
 800196e:	bf00      	nop
	}



	float DutyCycle;
	DutyCycle = ((float)CCR2_Value/(float)CCR1_Value) * 100.0f;
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	ee07 3a90 	vmov	s15, r3
 8001976:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	ee07 3a90 	vmov	s15, r3
 8001980:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001984:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001988:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80019cc <AS5600_ReadAngle_PWM+0x160>
 800198c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001990:	edc7 7a02 	vstr	s15, [r7, #8]

	pAS->LastAngle = pAS->Angle;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	699a      	ldr	r2, [r3, #24]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	61da      	str	r2, [r3, #28]
	pAS->Angle = MapDutycycle2Angle(DutyCycle, pAS->MinAngle, pAS->MaxAngle);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	edd3 7a04 	vldr	s15, [r3, #16]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	ed93 7a03 	vldr	s14, [r3, #12]
 80019a8:	eeb0 1a47 	vmov.f32	s2, s14
 80019ac:	eef0 0a67 	vmov.f32	s1, s15
 80019b0:	ed97 0a02 	vldr	s0, [r7, #8]
 80019b4:	f7ff fd1c 	bl	80013f0 <MapDutycycle2Angle>
 80019b8:	eef0 7a40 	vmov.f32	s15, s0
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	edc3 7a06 	vstr	s15, [r3, #24]

	//HAL_RCC_GetSysClockFreq();

	return AS5600_OK;
 80019c2:	2300      	movs	r3, #0

}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3718      	adds	r7, #24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	42c80000 	.word	0x42c80000

080019d0 <AS5600_UpdateAbsolutePosition>:
  * @param
  *
  * @retval
  */
eInfo AS5600_UpdateAbsolutePosition(AS5600Handle_Typedef *pAS)
{
 80019d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80019d4:	b084      	sub	sp, #16
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
	if(pAS == NULL)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d105      	bne.n	80019ec <AS5600_UpdateAbsolutePosition+0x1c>
	{
		AS5600_ERROR_HANDLE_CALLBACK(pAS, AS5600_NULL_POINTER);
 80019e0:	2101      	movs	r1, #1
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7ff fcc2 	bl	800136c <AS5600_ErrorHandler>
		return AS5600_NULL_POINTER;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e0bb      	b.n	8001b64 <AS5600_UpdateAbsolutePosition+0x194>
	}


	float LowLimit = pAS->MinAngle + 60.0f;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	edd3 7a04 	vldr	s15, [r3, #16]
 80019f2:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8001b70 <AS5600_UpdateAbsolutePosition+0x1a0>
 80019f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019fa:	edc7 7a03 	vstr	s15, [r7, #12]
	float HighLimit = pAS->MaxAngle - 60.0f;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a04:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001b70 <AS5600_UpdateAbsolutePosition+0x1a0>
 8001a08:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a0c:	edc7 7a02 	vstr	s15, [r7, #8]

	switch(pAS->State)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d05a      	beq.n	8001ad0 <AS5600_UpdateAbsolutePosition+0x100>
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	f300 808b 	bgt.w	8001b36 <AS5600_UpdateAbsolutePosition+0x166>
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d002      	beq.n	8001a2a <AS5600_UpdateAbsolutePosition+0x5a>
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d01f      	beq.n	8001a68 <AS5600_UpdateAbsolutePosition+0x98>
 8001a28:	e085      	b.n	8001b36 <AS5600_UpdateAbsolutePosition+0x166>
	{
	case Wait:
		if(pAS->Angle > HighLimit)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001a30:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a3c:	d504      	bpl.n	8001a48 <AS5600_UpdateAbsolutePosition+0x78>
		{
			pAS->State = WatchForOverflow;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2201      	movs	r2, #1
 8001a42:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		else if(pAS->Angle < LowLimit)
		{
			pAS->State = WatchForUnderflow;
		}

		break;
 8001a46:	e076      	b.n	8001b36 <AS5600_UpdateAbsolutePosition+0x166>
		else if(pAS->Angle < LowLimit)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	edd3 7a06 	vldr	s15, [r3, #24]
 8001a4e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a5a:	dc00      	bgt.n	8001a5e <AS5600_UpdateAbsolutePosition+0x8e>
		break;
 8001a5c:	e06b      	b.n	8001b36 <AS5600_UpdateAbsolutePosition+0x166>
			pAS->State = WatchForUnderflow;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2202      	movs	r2, #2
 8001a62:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		break;
 8001a66:	e066      	b.n	8001b36 <AS5600_UpdateAbsolutePosition+0x166>

	case WatchForOverflow:
		if(pAS->Angle < LowLimit)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	edd3 7a06 	vldr	s15, [r3, #24]
 8001a6e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a7a:	dd0e      	ble.n	8001a9a <AS5600_UpdateAbsolutePosition+0xca>
		{
			pAS->FullRotationCounter ++;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001a82:	f112 0801 	adds.w	r8, r2, #1
 8001a86:	f143 0900 	adc.w	r9, r3, #0
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	e9c3 8908 	strd	r8, r9, [r3, #32]
			pAS->State = WatchForUnderflow;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2202      	movs	r2, #2
 8001a94:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		else if(pAS->Angle > LowLimit && pAS->Angle < HighLimit)
		{
			pAS->State = Wait;
		}

		break;
 8001a98:	e04d      	b.n	8001b36 <AS5600_UpdateAbsolutePosition+0x166>
		else if(pAS->Angle > LowLimit && pAS->Angle < HighLimit)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001aa0:	ed97 7a03 	vldr	s14, [r7, #12]
 8001aa4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aac:	d400      	bmi.n	8001ab0 <AS5600_UpdateAbsolutePosition+0xe0>
		break;
 8001aae:	e042      	b.n	8001b36 <AS5600_UpdateAbsolutePosition+0x166>
		else if(pAS->Angle > LowLimit && pAS->Angle < HighLimit)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	edd3 7a06 	vldr	s15, [r3, #24]
 8001ab6:	ed97 7a02 	vldr	s14, [r7, #8]
 8001aba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac2:	dc00      	bgt.n	8001ac6 <AS5600_UpdateAbsolutePosition+0xf6>
		break;
 8001ac4:	e037      	b.n	8001b36 <AS5600_UpdateAbsolutePosition+0x166>
			pAS->State = Wait;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		break;
 8001ace:	e032      	b.n	8001b36 <AS5600_UpdateAbsolutePosition+0x166>

	case WatchForUnderflow:
			if(pAS->Angle > HighLimit)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	edd3 7a06 	vldr	s15, [r3, #24]
 8001ad6:	ed97 7a02 	vldr	s14, [r7, #8]
 8001ada:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ae2:	d50d      	bpl.n	8001b00 <AS5600_UpdateAbsolutePosition+0x130>
			{
				pAS->FullRotationCounter --;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001aea:	1e54      	subs	r4, r2, #1
 8001aec:	f143 35ff 	adc.w	r5, r3, #4294967295
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	e9c3 4508 	strd	r4, r5, [r3, #32]
				pAS->State = WatchForOverflow;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2201      	movs	r2, #1
 8001afa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
			else if(pAS->Angle > LowLimit && pAS->Angle < HighLimit)
			{
				pAS->State = Wait;
			}

			break;
 8001afe:	e019      	b.n	8001b34 <AS5600_UpdateAbsolutePosition+0x164>
			else if(pAS->Angle > LowLimit && pAS->Angle < HighLimit)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	edd3 7a06 	vldr	s15, [r3, #24]
 8001b06:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b12:	d400      	bmi.n	8001b16 <AS5600_UpdateAbsolutePosition+0x146>
			break;
 8001b14:	e00e      	b.n	8001b34 <AS5600_UpdateAbsolutePosition+0x164>
			else if(pAS->Angle > LowLimit && pAS->Angle < HighLimit)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	edd3 7a06 	vldr	s15, [r3, #24]
 8001b1c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b20:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b28:	dc00      	bgt.n	8001b2c <AS5600_UpdateAbsolutePosition+0x15c>
			break;
 8001b2a:	e003      	b.n	8001b34 <AS5600_UpdateAbsolutePosition+0x164>
				pAS->State = Wait;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
			break;
 8001b34:	bf00      	nop
	}

	pAS->AbsolutePosition = (pAS->FullRotationCounter * pAS->MaxAngle) + pAS->Angle;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001b3c:	4610      	mov	r0, r2
 8001b3e:	4619      	mov	r1, r3
 8001b40:	f7fe fca6 	bl	8000490 <__aeabi_l2f>
 8001b44:	ee07 0a10 	vmov	s14, r0
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	edd3 7a06 	vldr	s15, [r3, #24]
 8001b58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28



	return AS5600_OK;
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b6e:	bf00      	nop
 8001b70:	42700000 	.word	0x42700000

08001b74 <updateDisplay>:
}eMenu;

eMenu Menu = Main;

void updateDisplay(u8g2_t *u8g2, eMenu m)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b09c      	sub	sp, #112	@ 0x70
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	70fb      	strb	r3, [r7, #3]
	char str[100];
	u8g2_ClearBuffer(u8g2);
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f006 fa65 	bl	8008050 <u8g2_ClearBuffer>

	switch(m)
 8001b86:	78fb      	ldrb	r3, [r7, #3]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d135      	bne.n	8001bf8 <updateDisplay+0x84>
	{
	case Main:
		sprintf(str, "TargetSpeed: %lu", (unsigned long) ControlConfig.TargetSpeed);
 8001b8c:	4b1e      	ldr	r3, [pc, #120]	@ (8001c08 <updateDisplay+0x94>)
 8001b8e:	881b      	ldrh	r3, [r3, #0]
 8001b90:	461a      	mov	r2, r3
 8001b92:	f107 030c 	add.w	r3, r7, #12
 8001b96:	491d      	ldr	r1, [pc, #116]	@ (8001c0c <updateDisplay+0x98>)
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f013 fb2b 	bl	80151f4 <siprintf>
		u8g2_DrawStr(u8g2, 0, 15, str);
 8001b9e:	f107 030c 	add.w	r3, r7, #12
 8001ba2:	220f      	movs	r2, #15
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f007 f860 	bl	8008c6c <u8g2_DrawStr>

		sprintf(str, "TargetPos: %lu", (unsigned long) ControlConfig.TargetPos);
 8001bac:	4b16      	ldr	r3, [pc, #88]	@ (8001c08 <updateDisplay+0x94>)
 8001bae:	885b      	ldrh	r3, [r3, #2]
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	f107 030c 	add.w	r3, r7, #12
 8001bb6:	4916      	ldr	r1, [pc, #88]	@ (8001c10 <updateDisplay+0x9c>)
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f013 fb1b 	bl	80151f4 <siprintf>
		u8g2_DrawStr(u8g2, 0, 30, str);
 8001bbe:	f107 030c 	add.w	r3, r7, #12
 8001bc2:	221e      	movs	r2, #30
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f007 f850 	bl	8008c6c <u8g2_DrawStr>

		sprintf(str, "Pos: %lu", (unsigned long) Encoder1->Angle);
 8001bcc:	4b11      	ldr	r3, [pc, #68]	@ (8001c14 <updateDisplay+0xa0>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	edd3 7a06 	vldr	s15, [r3, #24]
 8001bd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bd8:	f107 030c 	add.w	r3, r7, #12
 8001bdc:	ee17 2a90 	vmov	r2, s15
 8001be0:	490d      	ldr	r1, [pc, #52]	@ (8001c18 <updateDisplay+0xa4>)
 8001be2:	4618      	mov	r0, r3
 8001be4:	f013 fb06 	bl	80151f4 <siprintf>
		u8g2_DrawStr(u8g2, 0, 45, str);
 8001be8:	f107 030c 	add.w	r3, r7, #12
 8001bec:	222d      	movs	r2, #45	@ 0x2d
 8001bee:	2100      	movs	r1, #0
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f007 f83b 	bl	8008c6c <u8g2_DrawStr>

		break;
 8001bf6:	bf00      	nop
	}

	u8g2_SendBuffer(u8g2);
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f006 fa9c 	bl	8008136 <u8g2_SendBuffer>
}
 8001bfe:	bf00      	nop
 8001c00:	3770      	adds	r7, #112	@ 0x70
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20000324 	.word	0x20000324
 8001c0c:	080162d0 	.word	0x080162d0
 8001c10:	080162e4 	.word	0x080162e4
 8001c14:	20000330 	.word	0x20000330
 8001c18:	080162f4 	.word	0x080162f4

08001c1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001c22:	f000 f8f9 	bl	8001e18 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c26:	f000 fd83 	bl	8002730 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c2a:	f000 f883 	bl	8001d34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c2e:	f7fe fde5 	bl	80007fc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001c32:	f000 fb15 	bl	8002260 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001c36:	f000 fba3 	bl	8002380 <MX_USB_OTG_FS_PCD_Init>
  MX_LWIP_Init();
 8001c3a:	f007 ffdf 	bl	8009bfc <MX_LWIP_Init>
  MX_I2C1_Init();
 8001c3e:	f7fe fe8b 	bl	8000958 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001c42:	f000 fa4b 	bl	80020dc <MX_TIM2_Init>
  MX_I2C2_Init();
 8001c46:	f7fe fec7 	bl	80009d8 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  initTcpClient(192, 168, 0, 108, 2333);
 8001c4a:	f640 131d 	movw	r3, #2333	@ 0x91d
 8001c4e:	9300      	str	r3, [sp, #0]
 8001c50:	236c      	movs	r3, #108	@ 0x6c
 8001c52:	2200      	movs	r2, #0
 8001c54:	21a8      	movs	r1, #168	@ 0xa8
 8001c56:	20c0      	movs	r0, #192	@ 0xc0
 8001c58:	f7ff f9b6 	bl	8000fc8 <initTcpClient>

	initDisplay(&InfoDisplay, U8G2_R0, u8g2_font_04b_03_tr);
 8001c5c:	4a2b      	ldr	r2, [pc, #172]	@ (8001d0c <main+0xf0>)
 8001c5e:	492c      	ldr	r1, [pc, #176]	@ (8001d10 <main+0xf4>)
 8001c60:	482c      	ldr	r0, [pc, #176]	@ (8001d14 <main+0xf8>)
 8001c62:	f7ff fac3 	bl	80011ec <initDisplay>

	Encoder1 = AS5600_Create(0x36,
 8001c66:	eddf 0a2c 	vldr	s1, [pc, #176]	@ 8001d18 <main+0xfc>
 8001c6a:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 8001d1c <main+0x100>
 8001c6e:	2036      	movs	r0, #54	@ 0x36
 8001c70:	f7ff fc00 	bl	8001474 <AS5600_Create>
 8001c74:	4603      	mov	r3, r0
 8001c76:	4a2a      	ldr	r2, [pc, #168]	@ (8001d20 <main+0x104>)
 8001c78:	6013      	str	r3, [r2, #0]
								360.0f,
								0.0f);

	AS5600_AttachPeripheral(Encoder1,
 8001c7a:	4b29      	ldr	r3, [pc, #164]	@ (8001d20 <main+0x104>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a29      	ldr	r2, [pc, #164]	@ (8001d24 <main+0x108>)
 8001c80:	4929      	ldr	r1, [pc, #164]	@ (8001d28 <main+0x10c>)
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7ff fc5e 	bl	8001544 <AS5600_AttachPeripheral>
							&hi2c2,
							&htim2);
	if (Encoder1 == NULL)
 8001c88:	4b25      	ldr	r3, [pc, #148]	@ (8001d20 <main+0x104>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d101      	bne.n	8001c94 <main+0x78>
	{
		while (1);
 8001c90:	bf00      	nop
 8001c92:	e7fd      	b.n	8001c90 <main+0x74>
	}

	AS5600_Configure(Encoder1,
 8001c94:	4b22      	ldr	r3, [pc, #136]	@ (8001d20 <main+0x104>)
 8001c96:	6818      	ldr	r0, [r3, #0]
 8001c98:	2300      	movs	r3, #0
 8001c9a:	9303      	str	r3, [sp, #12]
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	9302      	str	r3, [sp, #8]
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	9301      	str	r3, [sp, #4]
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	9300      	str	r3, [sp, #0]
 8001ca8:	2302      	movs	r3, #2
 8001caa:	2200      	movs	r2, #0
 8001cac:	2100      	movs	r1, #0
 8001cae:	f7ff fc8d 	bl	80015cc <AS5600_Configure>
						_115Hz,
						_16x,
						SlowFilterOnly,
						Off);

	AS5600_ReadRawAngle_I2C(Encoder1);
 8001cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8001d20 <main+0x104>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff fd9c 	bl	80017f4 <AS5600_ReadRawAngle_I2C>

	AS5600_UpdateStatus(Encoder1);
 8001cbc:	4b18      	ldr	r3, [pc, #96]	@ (8001d20 <main+0x104>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7ff fd4d 	bl	8001760 <AS5600_UpdateStatus>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ethernetif_input(&gnetif);
 8001cc6:	4819      	ldr	r0, [pc, #100]	@ (8001d2c <main+0x110>)
 8001cc8:	f008 fa30 	bl	800a12c <ethernetif_input>
	  sys_check_timeouts();
 8001ccc:	f010 fb54 	bl	8012378 <sys_check_timeouts>


	  if ((HAL_GetTick() - lastMillis) > 1000 )
 8001cd0:	f000 fd8e 	bl	80027f0 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	4b16      	ldr	r3, [pc, #88]	@ (8001d30 <main+0x114>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001ce0:	d9f1      	bls.n	8001cc6 <main+0xaa>
	  {
		  AS5600_ReadAngle_PWM(Encoder1);
 8001ce2:	4b0f      	ldr	r3, [pc, #60]	@ (8001d20 <main+0x104>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff fdc0 	bl	800186c <AS5600_ReadAngle_PWM>
		  AS5600_UpdateAbsolutePosition(Encoder1);
 8001cec:	4b0c      	ldr	r3, [pc, #48]	@ (8001d20 <main+0x104>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff fe6d 	bl	80019d0 <AS5600_UpdateAbsolutePosition>

		  updateDisplay(&InfoDisplay, Main);
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	4806      	ldr	r0, [pc, #24]	@ (8001d14 <main+0xf8>)
 8001cfa:	f7ff ff3b 	bl	8001b74 <updateDisplay>
		  lastMillis = HAL_GetTick();
 8001cfe:	f000 fd77 	bl	80027f0 <HAL_GetTick>
 8001d02:	4603      	mov	r3, r0
 8001d04:	4a0a      	ldr	r2, [pc, #40]	@ (8001d30 <main+0x114>)
 8001d06:	6013      	str	r3, [r2, #0]
	  ethernetif_input(&gnetif);
 8001d08:	e7dd      	b.n	8001cc6 <main+0xaa>
 8001d0a:	bf00      	nop
 8001d0c:	08018cf8 	.word	0x08018cf8
 8001d10:	08018fdc 	.word	0x08018fdc
 8001d14:	2000028c 	.word	0x2000028c
 8001d18:	00000000 	.word	0x00000000
 8001d1c:	43b40000 	.word	0x43b40000
 8001d20:	20000330 	.word	0x20000330
 8001d24:	2000035c 	.word	0x2000035c
 8001d28:	20000238 	.word	0x20000238
 8001d2c:	20000d18 	.word	0x20000d18
 8001d30:	20000320 	.word	0x20000320

08001d34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b094      	sub	sp, #80	@ 0x50
 8001d38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d3a:	f107 031c 	add.w	r3, r7, #28
 8001d3e:	2234      	movs	r2, #52	@ 0x34
 8001d40:	2100      	movs	r1, #0
 8001d42:	4618      	mov	r0, r3
 8001d44:	f013 fae3 	bl	801530e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d48:	f107 0308 	add.w	r3, r7, #8
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	609a      	str	r2, [r3, #8]
 8001d54:	60da      	str	r2, [r3, #12]
 8001d56:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001d58:	f003 fa46 	bl	80051e8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d5c:	4b2c      	ldr	r3, [pc, #176]	@ (8001e10 <SystemClock_Config+0xdc>)
 8001d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d60:	4a2b      	ldr	r2, [pc, #172]	@ (8001e10 <SystemClock_Config+0xdc>)
 8001d62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d66:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d68:	4b29      	ldr	r3, [pc, #164]	@ (8001e10 <SystemClock_Config+0xdc>)
 8001d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d70:	607b      	str	r3, [r7, #4]
 8001d72:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d74:	4b27      	ldr	r3, [pc, #156]	@ (8001e14 <SystemClock_Config+0xe0>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a26      	ldr	r2, [pc, #152]	@ (8001e14 <SystemClock_Config+0xe0>)
 8001d7a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001d7e:	6013      	str	r3, [r2, #0]
 8001d80:	4b24      	ldr	r3, [pc, #144]	@ (8001e14 <SystemClock_Config+0xe0>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001d88:	603b      	str	r3, [r7, #0]
 8001d8a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001d90:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001d94:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d96:	2302      	movs	r3, #2
 8001d98:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d9a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001d9e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001da0:	2308      	movs	r3, #8
 8001da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 8001da4:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 8001da8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001daa:	2302      	movs	r3, #2
 8001dac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001dae:	2309      	movs	r3, #9
 8001db0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001db2:	2302      	movs	r3, #2
 8001db4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001db6:	f107 031c 	add.w	r3, r7, #28
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f003 fa74 	bl	80052a8 <HAL_RCC_OscConfig>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001dc6:	f000 f853 	bl	8001e70 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001dca:	f003 fa1d 	bl	8005208 <HAL_PWREx_EnableOverDrive>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001dd4:	f000 f84c 	bl	8001e70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dd8:	230f      	movs	r3, #15
 8001dda:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001de0:	2300      	movs	r3, #0
 8001de2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001de4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001de8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001dea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dee:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001df0:	f107 0308 	add.w	r3, r7, #8
 8001df4:	2107      	movs	r1, #7
 8001df6:	4618      	mov	r0, r3
 8001df8:	f003 fd04 	bl	8005804 <HAL_RCC_ClockConfig>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001e02:	f000 f835 	bl	8001e70 <Error_Handler>
  }
}
 8001e06:	bf00      	nop
 8001e08:	3750      	adds	r7, #80	@ 0x50
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40023800 	.word	0x40023800
 8001e14:	40007000 	.word	0x40007000

08001e18 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001e1e:	463b      	mov	r3, r7
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001e2a:	f000 fdf7 	bl	8002a1c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001e32:	2300      	movs	r3, #0
 8001e34:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001e3a:	231f      	movs	r3, #31
 8001e3c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001e3e:	2387      	movs	r3, #135	@ 0x87
 8001e40:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001e42:	2300      	movs	r3, #0
 8001e44:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001e46:	2300      	movs	r3, #0
 8001e48:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001e52:	2300      	movs	r3, #0
 8001e54:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001e56:	2300      	movs	r3, #0
 8001e58:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001e5a:	463b      	mov	r3, r7
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f000 fe15 	bl	8002a8c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001e62:	2004      	movs	r0, #4
 8001e64:	f000 fdf2 	bl	8002a4c <HAL_MPU_Enable>

}
 8001e68:	bf00      	nop
 8001e6a:	3710      	adds	r7, #16
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e74:	b672      	cpsid	i
}
 8001e76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <Error_Handler+0x8>

08001e7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001e82:	4b0f      	ldr	r3, [pc, #60]	@ (8001ec0 <HAL_MspInit+0x44>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e86:	4a0e      	ldr	r2, [pc, #56]	@ (8001ec0 <HAL_MspInit+0x44>)
 8001e88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <HAL_MspInit+0x44>)
 8001e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e96:	607b      	str	r3, [r7, #4]
 8001e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ec0 <HAL_MspInit+0x44>)
 8001e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e9e:	4a08      	ldr	r2, [pc, #32]	@ (8001ec0 <HAL_MspInit+0x44>)
 8001ea0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ea4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ea6:	4b06      	ldr	r3, [pc, #24]	@ (8001ec0 <HAL_MspInit+0x44>)
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eae:	603b      	str	r3, [r7, #0]
 8001eb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	40023800 	.word	0x40023800

08001ec4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ec8:	bf00      	nop
 8001eca:	e7fd      	b.n	8001ec8 <NMI_Handler+0x4>

08001ecc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ed0:	bf00      	nop
 8001ed2:	e7fd      	b.n	8001ed0 <HardFault_Handler+0x4>

08001ed4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ed8:	bf00      	nop
 8001eda:	e7fd      	b.n	8001ed8 <MemManage_Handler+0x4>

08001edc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ee0:	bf00      	nop
 8001ee2:	e7fd      	b.n	8001ee0 <BusFault_Handler+0x4>

08001ee4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ee8:	bf00      	nop
 8001eea:	e7fd      	b.n	8001ee8 <UsageFault_Handler+0x4>

08001eec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ef0:	bf00      	nop
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr

08001efa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001efa:	b480      	push	{r7}
 8001efc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001efe:	bf00      	nop
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f0c:	bf00      	nop
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr

08001f16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f16:	b580      	push	{r7, lr}
 8001f18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f1a:	f000 fc55 	bl	80027c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	bd80      	pop	{r7, pc}

08001f22 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f22:	b480      	push	{r7}
 8001f24:	af00      	add	r7, sp, #0
  return 1;
 8001f26:	2301      	movs	r3, #1
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <_kill>:

int _kill(int pid, int sig)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f3e:	4b05      	ldr	r3, [pc, #20]	@ (8001f54 <_kill+0x20>)
 8001f40:	2216      	movs	r2, #22
 8001f42:	601a      	str	r2, [r3, #0]
  return -1;
 8001f44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr
 8001f54:	20009dd8 	.word	0x20009dd8

08001f58 <_exit>:

void _exit (int status)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f60:	f04f 31ff 	mov.w	r1, #4294967295
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f7ff ffe5 	bl	8001f34 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f6a:	bf00      	nop
 8001f6c:	e7fd      	b.n	8001f6a <_exit+0x12>

08001f6e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b086      	sub	sp, #24
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	60f8      	str	r0, [r7, #12]
 8001f76:	60b9      	str	r1, [r7, #8]
 8001f78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	617b      	str	r3, [r7, #20]
 8001f7e:	e00a      	b.n	8001f96 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f80:	f3af 8000 	nop.w
 8001f84:	4601      	mov	r1, r0
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	1c5a      	adds	r2, r3, #1
 8001f8a:	60ba      	str	r2, [r7, #8]
 8001f8c:	b2ca      	uxtb	r2, r1
 8001f8e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	3301      	adds	r3, #1
 8001f94:	617b      	str	r3, [r7, #20]
 8001f96:	697a      	ldr	r2, [r7, #20]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	dbf0      	blt.n	8001f80 <_read+0x12>
  }

  return len;
 8001f9e:	687b      	ldr	r3, [r7, #4]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3718      	adds	r7, #24
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	617b      	str	r3, [r7, #20]
 8001fb8:	e009      	b.n	8001fce <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	1c5a      	adds	r2, r3, #1
 8001fbe:	60ba      	str	r2, [r7, #8]
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	3301      	adds	r3, #1
 8001fcc:	617b      	str	r3, [r7, #20]
 8001fce:	697a      	ldr	r2, [r7, #20]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	dbf1      	blt.n	8001fba <_write+0x12>
  }
  return len;
 8001fd6:	687b      	ldr	r3, [r7, #4]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3718      	adds	r7, #24
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <_close>:

int _close(int file)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fe8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002008:	605a      	str	r2, [r3, #4]
  return 0;
 800200a:	2300      	movs	r3, #0
}
 800200c:	4618      	mov	r0, r3
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <_isatty>:

int _isatty(int file)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002020:	2301      	movs	r3, #1
}
 8002022:	4618      	mov	r0, r3
 8002024:	370c      	adds	r7, #12
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr

0800202e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800202e:	b480      	push	{r7}
 8002030:	b085      	sub	sp, #20
 8002032:	af00      	add	r7, sp, #0
 8002034:	60f8      	str	r0, [r7, #12]
 8002036:	60b9      	str	r1, [r7, #8]
 8002038:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800203a:	2300      	movs	r3, #0
}
 800203c:	4618      	mov	r0, r3
 800203e:	3714      	adds	r7, #20
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002048:	b480      	push	{r7}
 800204a:	b087      	sub	sp, #28
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002050:	4a14      	ldr	r2, [pc, #80]	@ (80020a4 <_sbrk+0x5c>)
 8002052:	4b15      	ldr	r3, [pc, #84]	@ (80020a8 <_sbrk+0x60>)
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800205c:	4b13      	ldr	r3, [pc, #76]	@ (80020ac <_sbrk+0x64>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d102      	bne.n	800206a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002064:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <_sbrk+0x64>)
 8002066:	4a12      	ldr	r2, [pc, #72]	@ (80020b0 <_sbrk+0x68>)
 8002068:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800206a:	4b10      	ldr	r3, [pc, #64]	@ (80020ac <_sbrk+0x64>)
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4413      	add	r3, r2
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	429a      	cmp	r2, r3
 8002076:	d205      	bcs.n	8002084 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8002078:	4b0e      	ldr	r3, [pc, #56]	@ (80020b4 <_sbrk+0x6c>)
 800207a:	220c      	movs	r2, #12
 800207c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800207e:	f04f 33ff 	mov.w	r3, #4294967295
 8002082:	e009      	b.n	8002098 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002084:	4b09      	ldr	r3, [pc, #36]	@ (80020ac <_sbrk+0x64>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800208a:	4b08      	ldr	r3, [pc, #32]	@ (80020ac <_sbrk+0x64>)
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4413      	add	r3, r2
 8002092:	4a06      	ldr	r2, [pc, #24]	@ (80020ac <_sbrk+0x64>)
 8002094:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002096:	68fb      	ldr	r3, [r7, #12]
}
 8002098:	4618      	mov	r0, r3
 800209a:	371c      	adds	r7, #28
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr
 80020a4:	20080000 	.word	0x20080000
 80020a8:	00000400 	.word	0x00000400
 80020ac:	20000358 	.word	0x20000358
 80020b0:	20009de0 	.word	0x20009de0
 80020b4:	20009dd8 	.word	0x20009dd8

080020b8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020bc:	4b06      	ldr	r3, [pc, #24]	@ (80020d8 <SystemInit+0x20>)
 80020be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020c2:	4a05      	ldr	r2, [pc, #20]	@ (80020d8 <SystemInit+0x20>)
 80020c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020cc:	bf00      	nop
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	e000ed00 	.word	0xe000ed00

080020dc <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08c      	sub	sp, #48	@ 0x30
 80020e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80020e2:	f107 031c 	add.w	r3, r7, #28
 80020e6:	2200      	movs	r2, #0
 80020e8:	601a      	str	r2, [r3, #0]
 80020ea:	605a      	str	r2, [r3, #4]
 80020ec:	609a      	str	r2, [r3, #8]
 80020ee:	60da      	str	r2, [r3, #12]
 80020f0:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80020f2:	f107 030c 	add.w	r3, r7, #12
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	605a      	str	r2, [r3, #4]
 80020fc:	609a      	str	r2, [r3, #8]
 80020fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002100:	463b      	mov	r3, r7
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800210a:	4b33      	ldr	r3, [pc, #204]	@ (80021d8 <MX_TIM2_Init+0xfc>)
 800210c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002110:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002112:	4b31      	ldr	r3, [pc, #196]	@ (80021d8 <MX_TIM2_Init+0xfc>)
 8002114:	2200      	movs	r2, #0
 8002116:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002118:	4b2f      	ldr	r3, [pc, #188]	@ (80021d8 <MX_TIM2_Init+0xfc>)
 800211a:	2200      	movs	r2, #0
 800211c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800211e:	4b2e      	ldr	r3, [pc, #184]	@ (80021d8 <MX_TIM2_Init+0xfc>)
 8002120:	f04f 32ff 	mov.w	r2, #4294967295
 8002124:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002126:	4b2c      	ldr	r3, [pc, #176]	@ (80021d8 <MX_TIM2_Init+0xfc>)
 8002128:	2200      	movs	r2, #0
 800212a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800212c:	4b2a      	ldr	r3, [pc, #168]	@ (80021d8 <MX_TIM2_Init+0xfc>)
 800212e:	2200      	movs	r2, #0
 8002130:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002132:	4829      	ldr	r0, [pc, #164]	@ (80021d8 <MX_TIM2_Init+0xfc>)
 8002134:	f004 f9b4 	bl	80064a0 <HAL_TIM_IC_Init>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800213e:	f7ff fe97 	bl	8001e70 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002142:	2304      	movs	r3, #4
 8002144:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8002146:	2350      	movs	r3, #80	@ 0x50
 8002148:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800214a:	2300      	movs	r3, #0
 800214c:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800214e:	2300      	movs	r3, #0
 8002150:	62bb      	str	r3, [r7, #40]	@ 0x28
  sSlaveConfig.TriggerFilter = 0;
 8002152:	2300      	movs	r3, #0
 8002154:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002156:	f107 031c 	add.w	r3, r7, #28
 800215a:	4619      	mov	r1, r3
 800215c:	481e      	ldr	r0, [pc, #120]	@ (80021d8 <MX_TIM2_Init+0xfc>)
 800215e:	f004 fb97 	bl	8006890 <HAL_TIM_SlaveConfigSynchro>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8002168:	f7ff fe82 	bl	8001e70 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800216c:	2300      	movs	r3, #0
 800216e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002170:	2301      	movs	r3, #1
 8002172:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002174:	2300      	movs	r3, #0
 8002176:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8002178:	2300      	movs	r3, #0
 800217a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800217c:	f107 030c 	add.w	r3, r7, #12
 8002180:	2200      	movs	r2, #0
 8002182:	4619      	mov	r1, r3
 8002184:	4814      	ldr	r0, [pc, #80]	@ (80021d8 <MX_TIM2_Init+0xfc>)
 8002186:	f004 fae7 	bl	8006758 <HAL_TIM_IC_ConfigChannel>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8002190:	f7ff fe6e 	bl	8001e70 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002194:	2302      	movs	r3, #2
 8002196:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002198:	2302      	movs	r3, #2
 800219a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800219c:	f107 030c 	add.w	r3, r7, #12
 80021a0:	2204      	movs	r2, #4
 80021a2:	4619      	mov	r1, r3
 80021a4:	480c      	ldr	r0, [pc, #48]	@ (80021d8 <MX_TIM2_Init+0xfc>)
 80021a6:	f004 fad7 	bl	8006758 <HAL_TIM_IC_ConfigChannel>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80021b0:	f7ff fe5e 	bl	8001e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021b4:	2300      	movs	r3, #0
 80021b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021b8:	2300      	movs	r3, #0
 80021ba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021bc:	463b      	mov	r3, r7
 80021be:	4619      	mov	r1, r3
 80021c0:	4805      	ldr	r0, [pc, #20]	@ (80021d8 <MX_TIM2_Init+0xfc>)
 80021c2:	f004 fef3 	bl	8006fac <HAL_TIMEx_MasterConfigSynchronization>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 80021cc:	f7ff fe50 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80021d0:	bf00      	nop
 80021d2:	3730      	adds	r7, #48	@ 0x30
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	2000035c 	.word	0x2000035c

080021dc <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08a      	sub	sp, #40	@ 0x28
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021fc:	d127      	bne.n	800224e <HAL_TIM_IC_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021fe:	4b16      	ldr	r3, [pc, #88]	@ (8002258 <HAL_TIM_IC_MspInit+0x7c>)
 8002200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002202:	4a15      	ldr	r2, [pc, #84]	@ (8002258 <HAL_TIM_IC_MspInit+0x7c>)
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	6413      	str	r3, [r2, #64]	@ 0x40
 800220a:	4b13      	ldr	r3, [pc, #76]	@ (8002258 <HAL_TIM_IC_MspInit+0x7c>)
 800220c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	613b      	str	r3, [r7, #16]
 8002214:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002216:	4b10      	ldr	r3, [pc, #64]	@ (8002258 <HAL_TIM_IC_MspInit+0x7c>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221a:	4a0f      	ldr	r2, [pc, #60]	@ (8002258 <HAL_TIM_IC_MspInit+0x7c>)
 800221c:	f043 0301 	orr.w	r3, r3, #1
 8002220:	6313      	str	r3, [r2, #48]	@ 0x30
 8002222:	4b0d      	ldr	r3, [pc, #52]	@ (8002258 <HAL_TIM_IC_MspInit+0x7c>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002226:	f003 0301 	and.w	r3, r3, #1
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0/WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800222e:	2301      	movs	r3, #1
 8002230:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002232:	2302      	movs	r3, #2
 8002234:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002236:	2300      	movs	r3, #0
 8002238:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800223a:	2300      	movs	r3, #0
 800223c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800223e:	2301      	movs	r3, #1
 8002240:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002242:	f107 0314 	add.w	r3, r7, #20
 8002246:	4619      	mov	r1, r3
 8002248:	4804      	ldr	r0, [pc, #16]	@ (800225c <HAL_TIM_IC_MspInit+0x80>)
 800224a:	f001 fd91 	bl	8003d70 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800224e:	bf00      	nop
 8002250:	3728      	adds	r7, #40	@ 0x28
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40023800 	.word	0x40023800
 800225c:	40020000 	.word	0x40020000

08002260 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002264:	4b14      	ldr	r3, [pc, #80]	@ (80022b8 <MX_USART3_UART_Init+0x58>)
 8002266:	4a15      	ldr	r2, [pc, #84]	@ (80022bc <MX_USART3_UART_Init+0x5c>)
 8002268:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800226a:	4b13      	ldr	r3, [pc, #76]	@ (80022b8 <MX_USART3_UART_Init+0x58>)
 800226c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002270:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002272:	4b11      	ldr	r3, [pc, #68]	@ (80022b8 <MX_USART3_UART_Init+0x58>)
 8002274:	2200      	movs	r2, #0
 8002276:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002278:	4b0f      	ldr	r3, [pc, #60]	@ (80022b8 <MX_USART3_UART_Init+0x58>)
 800227a:	2200      	movs	r2, #0
 800227c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800227e:	4b0e      	ldr	r3, [pc, #56]	@ (80022b8 <MX_USART3_UART_Init+0x58>)
 8002280:	2200      	movs	r2, #0
 8002282:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002284:	4b0c      	ldr	r3, [pc, #48]	@ (80022b8 <MX_USART3_UART_Init+0x58>)
 8002286:	220c      	movs	r2, #12
 8002288:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800228a:	4b0b      	ldr	r3, [pc, #44]	@ (80022b8 <MX_USART3_UART_Init+0x58>)
 800228c:	2200      	movs	r2, #0
 800228e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002290:	4b09      	ldr	r3, [pc, #36]	@ (80022b8 <MX_USART3_UART_Init+0x58>)
 8002292:	2200      	movs	r2, #0
 8002294:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002296:	4b08      	ldr	r3, [pc, #32]	@ (80022b8 <MX_USART3_UART_Init+0x58>)
 8002298:	2200      	movs	r2, #0
 800229a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800229c:	4b06      	ldr	r3, [pc, #24]	@ (80022b8 <MX_USART3_UART_Init+0x58>)
 800229e:	2200      	movs	r2, #0
 80022a0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80022a2:	4805      	ldr	r0, [pc, #20]	@ (80022b8 <MX_USART3_UART_Init+0x58>)
 80022a4:	f004 ff10 	bl	80070c8 <HAL_UART_Init>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80022ae:	f7ff fddf 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80022b2:	bf00      	nop
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	200003a8 	.word	0x200003a8
 80022bc:	40004800 	.word	0x40004800

080022c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b0ae      	sub	sp, #184	@ 0xb8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	609a      	str	r2, [r3, #8]
 80022d4:	60da      	str	r2, [r3, #12]
 80022d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022d8:	f107 0314 	add.w	r3, r7, #20
 80022dc:	2290      	movs	r2, #144	@ 0x90
 80022de:	2100      	movs	r1, #0
 80022e0:	4618      	mov	r0, r3
 80022e2:	f013 f814 	bl	801530e <memset>
  if(uartHandle->Instance==USART3)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a22      	ldr	r2, [pc, #136]	@ (8002374 <HAL_UART_MspInit+0xb4>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d13c      	bne.n	800236a <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80022f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022f4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80022f6:	2300      	movs	r3, #0
 80022f8:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022fa:	f107 0314 	add.w	r3, r7, #20
 80022fe:	4618      	mov	r0, r3
 8002300:	f003 fca6 	bl	8005c50 <HAL_RCCEx_PeriphCLKConfig>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800230a:	f7ff fdb1 	bl	8001e70 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800230e:	4b1a      	ldr	r3, [pc, #104]	@ (8002378 <HAL_UART_MspInit+0xb8>)
 8002310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002312:	4a19      	ldr	r2, [pc, #100]	@ (8002378 <HAL_UART_MspInit+0xb8>)
 8002314:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002318:	6413      	str	r3, [r2, #64]	@ 0x40
 800231a:	4b17      	ldr	r3, [pc, #92]	@ (8002378 <HAL_UART_MspInit+0xb8>)
 800231c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002326:	4b14      	ldr	r3, [pc, #80]	@ (8002378 <HAL_UART_MspInit+0xb8>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232a:	4a13      	ldr	r2, [pc, #76]	@ (8002378 <HAL_UART_MspInit+0xb8>)
 800232c:	f043 0308 	orr.w	r3, r3, #8
 8002330:	6313      	str	r3, [r2, #48]	@ 0x30
 8002332:	4b11      	ldr	r3, [pc, #68]	@ (8002378 <HAL_UART_MspInit+0xb8>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002336:	f003 0308 	and.w	r3, r3, #8
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800233e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002342:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002346:	2302      	movs	r3, #2
 8002348:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234c:	2300      	movs	r3, #0
 800234e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002352:	2303      	movs	r3, #3
 8002354:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002358:	2307      	movs	r3, #7
 800235a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800235e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002362:	4619      	mov	r1, r3
 8002364:	4805      	ldr	r0, [pc, #20]	@ (800237c <HAL_UART_MspInit+0xbc>)
 8002366:	f001 fd03 	bl	8003d70 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800236a:	bf00      	nop
 800236c:	37b8      	adds	r7, #184	@ 0xb8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40004800 	.word	0x40004800
 8002378:	40023800 	.word	0x40023800
 800237c:	40020c00 	.word	0x40020c00

08002380 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002384:	4b14      	ldr	r3, [pc, #80]	@ (80023d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002386:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800238a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800238c:	4b12      	ldr	r3, [pc, #72]	@ (80023d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800238e:	2206      	movs	r2, #6
 8002390:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002392:	4b11      	ldr	r3, [pc, #68]	@ (80023d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002394:	2202      	movs	r2, #2
 8002396:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002398:	4b0f      	ldr	r3, [pc, #60]	@ (80023d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800239a:	2200      	movs	r2, #0
 800239c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800239e:	4b0e      	ldr	r3, [pc, #56]	@ (80023d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80023a0:	2202      	movs	r2, #2
 80023a2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80023a4:	4b0c      	ldr	r3, [pc, #48]	@ (80023d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80023a6:	2201      	movs	r2, #1
 80023a8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80023aa:	4b0b      	ldr	r3, [pc, #44]	@ (80023d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80023b0:	4b09      	ldr	r3, [pc, #36]	@ (80023d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80023b6:	4b08      	ldr	r3, [pc, #32]	@ (80023d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80023b8:	2201      	movs	r2, #1
 80023ba:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80023bc:	4b06      	ldr	r3, [pc, #24]	@ (80023d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80023be:	2200      	movs	r2, #0
 80023c0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80023c2:	4805      	ldr	r0, [pc, #20]	@ (80023d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80023c4:	f002 fdd5 	bl	8004f72 <HAL_PCD_Init>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80023ce:	f7ff fd4f 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80023d2:	bf00      	nop
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	20000430 	.word	0x20000430

080023dc <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b0ae      	sub	sp, #184	@ 0xb8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80023e8:	2200      	movs	r2, #0
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	605a      	str	r2, [r3, #4]
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	60da      	str	r2, [r3, #12]
 80023f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023f4:	f107 0314 	add.w	r3, r7, #20
 80023f8:	2290      	movs	r2, #144	@ 0x90
 80023fa:	2100      	movs	r1, #0
 80023fc:	4618      	mov	r0, r3
 80023fe:	f012 ff86 	bl	801530e <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800240a:	d159      	bne.n	80024c0 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800240c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002410:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002412:	2300      	movs	r3, #0
 8002414:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002418:	f107 0314 	add.w	r3, r7, #20
 800241c:	4618      	mov	r0, r3
 800241e:	f003 fc17 	bl	8005c50 <HAL_RCCEx_PeriphCLKConfig>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002428:	f7ff fd22 	bl	8001e70 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800242c:	4b26      	ldr	r3, [pc, #152]	@ (80024c8 <HAL_PCD_MspInit+0xec>)
 800242e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002430:	4a25      	ldr	r2, [pc, #148]	@ (80024c8 <HAL_PCD_MspInit+0xec>)
 8002432:	f043 0301 	orr.w	r3, r3, #1
 8002436:	6313      	str	r3, [r2, #48]	@ 0x30
 8002438:	4b23      	ldr	r3, [pc, #140]	@ (80024c8 <HAL_PCD_MspInit+0xec>)
 800243a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243c:	f003 0301 	and.w	r3, r3, #1
 8002440:	613b      	str	r3, [r7, #16]
 8002442:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002444:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002448:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244c:	2302      	movs	r3, #2
 800244e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002452:	2300      	movs	r3, #0
 8002454:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002458:	2303      	movs	r3, #3
 800245a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800245e:	230a      	movs	r3, #10
 8002460:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002464:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002468:	4619      	mov	r1, r3
 800246a:	4818      	ldr	r0, [pc, #96]	@ (80024cc <HAL_PCD_MspInit+0xf0>)
 800246c:	f001 fc80 	bl	8003d70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002470:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002474:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002478:	2300      	movs	r3, #0
 800247a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247e:	2300      	movs	r3, #0
 8002480:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002484:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002488:	4619      	mov	r1, r3
 800248a:	4810      	ldr	r0, [pc, #64]	@ (80024cc <HAL_PCD_MspInit+0xf0>)
 800248c:	f001 fc70 	bl	8003d70 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002490:	4b0d      	ldr	r3, [pc, #52]	@ (80024c8 <HAL_PCD_MspInit+0xec>)
 8002492:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002494:	4a0c      	ldr	r2, [pc, #48]	@ (80024c8 <HAL_PCD_MspInit+0xec>)
 8002496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800249a:	6353      	str	r3, [r2, #52]	@ 0x34
 800249c:	4b0a      	ldr	r3, [pc, #40]	@ (80024c8 <HAL_PCD_MspInit+0xec>)
 800249e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024a4:	60fb      	str	r3, [r7, #12]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	4b07      	ldr	r3, [pc, #28]	@ (80024c8 <HAL_PCD_MspInit+0xec>)
 80024aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ac:	4a06      	ldr	r2, [pc, #24]	@ (80024c8 <HAL_PCD_MspInit+0xec>)
 80024ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024b2:	6453      	str	r3, [r2, #68]	@ 0x44
 80024b4:	4b04      	ldr	r3, [pc, #16]	@ (80024c8 <HAL_PCD_MspInit+0xec>)
 80024b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024bc:	60bb      	str	r3, [r7, #8]
 80024be:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80024c0:	bf00      	nop
 80024c2:	37b8      	adds	r7, #184	@ 0xb8
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	40023800 	.word	0x40023800
 80024cc:	40020000 	.word	0x40020000

080024d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80024d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002508 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024d4:	f7ff fdf0 	bl	80020b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024d8:	480c      	ldr	r0, [pc, #48]	@ (800250c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024da:	490d      	ldr	r1, [pc, #52]	@ (8002510 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002514 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024e0:	e002      	b.n	80024e8 <LoopCopyDataInit>

080024e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024e6:	3304      	adds	r3, #4

080024e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024ec:	d3f9      	bcc.n	80024e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002518 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024f0:	4c0a      	ldr	r4, [pc, #40]	@ (800251c <LoopFillZerobss+0x22>)
  movs r3, #0
 80024f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024f4:	e001      	b.n	80024fa <LoopFillZerobss>

080024f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024f8:	3204      	adds	r2, #4

080024fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024fc:	d3fb      	bcc.n	80024f6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80024fe:	f012 ff65 	bl	80153cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002502:	f7ff fb8b 	bl	8001c1c <main>
  bx  lr    
 8002506:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002508:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 800250c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002510:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8002514:	08019234 	.word	0x08019234
  ldr r2, =_sbss
 8002518:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 800251c:	20009de0 	.word	0x20009de0

08002520 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002520:	e7fe      	b.n	8002520 <ADC_IRQHandler>

08002522 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8002522:	b480      	push	{r7}
 8002524:	b083      	sub	sp, #12
 8002526:	af00      	add	r7, sp, #0
 8002528:	6078      	str	r0, [r7, #4]
 800252a:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d00b      	beq.n	800254a <LAN8742_RegisterBusIO+0x28>
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d007      	beq.n	800254a <LAN8742_RegisterBusIO+0x28>
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <LAN8742_RegisterBusIO+0x28>
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	691b      	ldr	r3, [r3, #16]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d102      	bne.n	8002550 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800254a:	f04f 33ff 	mov.w	r3, #4294967295
 800254e:	e014      	b.n	800257a <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685a      	ldr	r2, [r3, #4]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	68da      	ldr	r2, [r3, #12]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	689a      	ldr	r2, [r3, #8]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	691a      	ldr	r2, [r3, #16]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr

08002586 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8002586:	b580      	push	{r7, lr}
 8002588:	b086      	sub	sp, #24
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 800258e:	2300      	movs	r3, #0
 8002590:	60fb      	str	r3, [r7, #12]
 8002592:	2300      	movs	r3, #0
 8002594:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8002596:	2300      	movs	r3, #0
 8002598:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d139      	bne.n	8002616 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d002      	beq.n	80025b0 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2220      	movs	r2, #32
 80025b4:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80025b6:	2300      	movs	r3, #0
 80025b8:	617b      	str	r3, [r7, #20]
 80025ba:	e01c      	b.n	80025f6 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	695b      	ldr	r3, [r3, #20]
 80025c0:	f107 020c 	add.w	r2, r7, #12
 80025c4:	2112      	movs	r1, #18
 80025c6:	6978      	ldr	r0, [r7, #20]
 80025c8:	4798      	blx	r3
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	da03      	bge.n	80025d8 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 80025d0:	f06f 0304 	mvn.w	r3, #4
 80025d4:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 80025d6:	e00b      	b.n	80025f0 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f003 031f 	and.w	r3, r3, #31
 80025de:	697a      	ldr	r2, [r7, #20]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d105      	bne.n	80025f0 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 80025ea:	2300      	movs	r3, #0
 80025ec:	613b      	str	r3, [r7, #16]
         break;
 80025ee:	e005      	b.n	80025fc <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	3301      	adds	r3, #1
 80025f4:	617b      	str	r3, [r7, #20]
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	2b1f      	cmp	r3, #31
 80025fa:	d9df      	bls.n	80025bc <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b1f      	cmp	r3, #31
 8002602:	d902      	bls.n	800260a <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002604:	f06f 0302 	mvn.w	r3, #2
 8002608:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d102      	bne.n	8002616 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8002616:	693b      	ldr	r3, [r7, #16]
 }
 8002618:	4618      	mov	r0, r3
 800261a:	3718      	adds	r7, #24
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8002628:	2300      	movs	r3, #0
 800262a:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	695b      	ldr	r3, [r3, #20]
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	6810      	ldr	r0, [r2, #0]
 8002634:	f107 020c 	add.w	r2, r7, #12
 8002638:	2101      	movs	r1, #1
 800263a:	4798      	blx	r3
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	da02      	bge.n	8002648 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002642:	f06f 0304 	mvn.w	r3, #4
 8002646:	e06e      	b.n	8002726 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	695b      	ldr	r3, [r3, #20]
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	6810      	ldr	r0, [r2, #0]
 8002650:	f107 020c 	add.w	r2, r7, #12
 8002654:	2101      	movs	r1, #1
 8002656:	4798      	blx	r3
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	da02      	bge.n	8002664 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 800265e:	f06f 0304 	mvn.w	r3, #4
 8002662:	e060      	b.n	8002726 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f003 0304 	and.w	r3, r3, #4
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 800266e:	2301      	movs	r3, #1
 8002670:	e059      	b.n	8002726 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	6810      	ldr	r0, [r2, #0]
 800267a:	f107 020c 	add.w	r2, r7, #12
 800267e:	2100      	movs	r1, #0
 8002680:	4798      	blx	r3
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	da02      	bge.n	800268e <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002688:	f06f 0304 	mvn.w	r3, #4
 800268c:	e04b      	b.n	8002726 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d11b      	bne.n	80026d0 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d006      	beq.n	80026b0 <LAN8742_GetLinkState+0x90>
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80026ac:	2302      	movs	r3, #2
 80026ae:	e03a      	b.n	8002726 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e033      	b.n	8002726 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80026c8:	2304      	movs	r3, #4
 80026ca:	e02c      	b.n	8002726 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80026cc:	2305      	movs	r3, #5
 80026ce:	e02a      	b.n	8002726 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	695b      	ldr	r3, [r3, #20]
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	6810      	ldr	r0, [r2, #0]
 80026d8:	f107 020c 	add.w	r2, r7, #12
 80026dc:	211f      	movs	r1, #31
 80026de:	4798      	blx	r3
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	da02      	bge.n	80026ec <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 80026e6:	f06f 0304 	mvn.w	r3, #4
 80026ea:	e01c      	b.n	8002726 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 80026f6:	2306      	movs	r3, #6
 80026f8:	e015      	b.n	8002726 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f003 031c 	and.w	r3, r3, #28
 8002700:	2b18      	cmp	r3, #24
 8002702:	d101      	bne.n	8002708 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002704:	2302      	movs	r3, #2
 8002706:	e00e      	b.n	8002726 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f003 031c 	and.w	r3, r3, #28
 800270e:	2b08      	cmp	r3, #8
 8002710:	d101      	bne.n	8002716 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002712:	2303      	movs	r3, #3
 8002714:	e007      	b.n	8002726 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	f003 031c 	and.w	r3, r3, #28
 800271c:	2b14      	cmp	r3, #20
 800271e:	d101      	bne.n	8002724 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002720:	2304      	movs	r3, #4
 8002722:	e000      	b.n	8002726 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002724:	2305      	movs	r3, #5
    }
  }
}
 8002726:	4618      	mov	r0, r3
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
	...

08002730 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCELERATOR_ENABLE != 0)
  __HAL_FLASH_ART_ENABLE();
 8002734:	4b0b      	ldr	r3, [pc, #44]	@ (8002764 <HAL_Init+0x34>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a0a      	ldr	r2, [pc, #40]	@ (8002764 <HAL_Init+0x34>)
 800273a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800273e:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002740:	4b08      	ldr	r3, [pc, #32]	@ (8002764 <HAL_Init+0x34>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a07      	ldr	r2, [pc, #28]	@ (8002764 <HAL_Init+0x34>)
 8002746:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800274a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800274c:	2003      	movs	r0, #3
 800274e:	f000 f931 	bl	80029b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002752:	2000      	movs	r0, #0
 8002754:	f000 f808 	bl	8002768 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002758:	f7ff fb90 	bl	8001e7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	40023c00 	.word	0x40023c00

08002768 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002770:	4b12      	ldr	r3, [pc, #72]	@ (80027bc <HAL_InitTick+0x54>)
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	4b12      	ldr	r3, [pc, #72]	@ (80027c0 <HAL_InitTick+0x58>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	4619      	mov	r1, r3
 800277a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800277e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002782:	fbb2 f3f3 	udiv	r3, r2, r3
 8002786:	4618      	mov	r0, r3
 8002788:	f000 f93b 	bl	8002a02 <HAL_SYSTICK_Config>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e00e      	b.n	80027b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2b0f      	cmp	r3, #15
 800279a:	d80a      	bhi.n	80027b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800279c:	2200      	movs	r2, #0
 800279e:	6879      	ldr	r1, [r7, #4]
 80027a0:	f04f 30ff 	mov.w	r0, #4294967295
 80027a4:	f000 f911 	bl	80029ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027a8:	4a06      	ldr	r2, [pc, #24]	@ (80027c4 <HAL_InitTick+0x5c>)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027ae:	2300      	movs	r3, #0
 80027b0:	e000      	b.n	80027b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3708      	adds	r7, #8
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	20000000 	.word	0x20000000
 80027c0:	20000008 	.word	0x20000008
 80027c4:	20000004 	.word	0x20000004

080027c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027cc:	4b06      	ldr	r3, [pc, #24]	@ (80027e8 <HAL_IncTick+0x20>)
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	461a      	mov	r2, r3
 80027d2:	4b06      	ldr	r3, [pc, #24]	@ (80027ec <HAL_IncTick+0x24>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4413      	add	r3, r2
 80027d8:	4a04      	ldr	r2, [pc, #16]	@ (80027ec <HAL_IncTick+0x24>)
 80027da:	6013      	str	r3, [r2, #0]
}
 80027dc:	bf00      	nop
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	20000008 	.word	0x20000008
 80027ec:	20000910 	.word	0x20000910

080027f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  return uwTick;
 80027f4:	4b03      	ldr	r3, [pc, #12]	@ (8002804 <HAL_GetTick+0x14>)
 80027f6:	681b      	ldr	r3, [r3, #0]
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	20000910 	.word	0x20000910

08002808 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002810:	f7ff ffee 	bl	80027f0 <HAL_GetTick>
 8002814:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002820:	d005      	beq.n	800282e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002822:	4b0a      	ldr	r3, [pc, #40]	@ (800284c <HAL_Delay+0x44>)
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	461a      	mov	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	4413      	add	r3, r2
 800282c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800282e:	bf00      	nop
 8002830:	f7ff ffde 	bl	80027f0 <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	68fa      	ldr	r2, [r7, #12]
 800283c:	429a      	cmp	r2, r3
 800283e:	d8f7      	bhi.n	8002830 <HAL_Delay+0x28>
  {
  }
}
 8002840:	bf00      	nop
 8002842:	bf00      	nop
 8002844:	3710      	adds	r7, #16
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	20000008 	.word	0x20000008

08002850 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f003 0307 	and.w	r3, r3, #7
 800285e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002860:	4b0b      	ldr	r3, [pc, #44]	@ (8002890 <__NVIC_SetPriorityGrouping+0x40>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800286c:	4013      	ands	r3, r2
 800286e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002878:	4b06      	ldr	r3, [pc, #24]	@ (8002894 <__NVIC_SetPriorityGrouping+0x44>)
 800287a:	4313      	orrs	r3, r2
 800287c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800287e:	4a04      	ldr	r2, [pc, #16]	@ (8002890 <__NVIC_SetPriorityGrouping+0x40>)
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	60d3      	str	r3, [r2, #12]
}
 8002884:	bf00      	nop
 8002886:	3714      	adds	r7, #20
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr
 8002890:	e000ed00 	.word	0xe000ed00
 8002894:	05fa0000 	.word	0x05fa0000

08002898 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800289c:	4b04      	ldr	r3, [pc, #16]	@ (80028b0 <__NVIC_GetPriorityGrouping+0x18>)
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	0a1b      	lsrs	r3, r3, #8
 80028a2:	f003 0307 	and.w	r3, r3, #7
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr
 80028b0:	e000ed00 	.word	0xe000ed00

080028b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	6039      	str	r1, [r7, #0]
 80028be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	db0a      	blt.n	80028de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	b2da      	uxtb	r2, r3
 80028cc:	490c      	ldr	r1, [pc, #48]	@ (8002900 <__NVIC_SetPriority+0x4c>)
 80028ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d2:	0112      	lsls	r2, r2, #4
 80028d4:	b2d2      	uxtb	r2, r2
 80028d6:	440b      	add	r3, r1
 80028d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028dc:	e00a      	b.n	80028f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	b2da      	uxtb	r2, r3
 80028e2:	4908      	ldr	r1, [pc, #32]	@ (8002904 <__NVIC_SetPriority+0x50>)
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	f003 030f 	and.w	r3, r3, #15
 80028ea:	3b04      	subs	r3, #4
 80028ec:	0112      	lsls	r2, r2, #4
 80028ee:	b2d2      	uxtb	r2, r2
 80028f0:	440b      	add	r3, r1
 80028f2:	761a      	strb	r2, [r3, #24]
}
 80028f4:	bf00      	nop
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	e000e100 	.word	0xe000e100
 8002904:	e000ed00 	.word	0xe000ed00

08002908 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002908:	b480      	push	{r7}
 800290a:	b089      	sub	sp, #36	@ 0x24
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f003 0307 	and.w	r3, r3, #7
 800291a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	f1c3 0307 	rsb	r3, r3, #7
 8002922:	2b04      	cmp	r3, #4
 8002924:	bf28      	it	cs
 8002926:	2304      	movcs	r3, #4
 8002928:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	3304      	adds	r3, #4
 800292e:	2b06      	cmp	r3, #6
 8002930:	d902      	bls.n	8002938 <NVIC_EncodePriority+0x30>
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	3b03      	subs	r3, #3
 8002936:	e000      	b.n	800293a <NVIC_EncodePriority+0x32>
 8002938:	2300      	movs	r3, #0
 800293a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800293c:	f04f 32ff 	mov.w	r2, #4294967295
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	43da      	mvns	r2, r3
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	401a      	ands	r2, r3
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002950:	f04f 31ff 	mov.w	r1, #4294967295
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	fa01 f303 	lsl.w	r3, r1, r3
 800295a:	43d9      	mvns	r1, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002960:	4313      	orrs	r3, r2
         );
}
 8002962:	4618      	mov	r0, r3
 8002964:	3724      	adds	r7, #36	@ 0x24
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
	...

08002970 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	3b01      	subs	r3, #1
 800297c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002980:	d301      	bcc.n	8002986 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002982:	2301      	movs	r3, #1
 8002984:	e00f      	b.n	80029a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002986:	4a0a      	ldr	r2, [pc, #40]	@ (80029b0 <SysTick_Config+0x40>)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	3b01      	subs	r3, #1
 800298c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800298e:	210f      	movs	r1, #15
 8002990:	f04f 30ff 	mov.w	r0, #4294967295
 8002994:	f7ff ff8e 	bl	80028b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002998:	4b05      	ldr	r3, [pc, #20]	@ (80029b0 <SysTick_Config+0x40>)
 800299a:	2200      	movs	r2, #0
 800299c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800299e:	4b04      	ldr	r3, [pc, #16]	@ (80029b0 <SysTick_Config+0x40>)
 80029a0:	2207      	movs	r2, #7
 80029a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3708      	adds	r7, #8
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	e000e010 	.word	0xe000e010

080029b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f7ff ff47 	bl	8002850 <__NVIC_SetPriorityGrouping>
}
 80029c2:	bf00      	nop
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b086      	sub	sp, #24
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	4603      	mov	r3, r0
 80029d2:	60b9      	str	r1, [r7, #8]
 80029d4:	607a      	str	r2, [r7, #4]
 80029d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80029d8:	2300      	movs	r3, #0
 80029da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029dc:	f7ff ff5c 	bl	8002898 <__NVIC_GetPriorityGrouping>
 80029e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	68b9      	ldr	r1, [r7, #8]
 80029e6:	6978      	ldr	r0, [r7, #20]
 80029e8:	f7ff ff8e 	bl	8002908 <NVIC_EncodePriority>
 80029ec:	4602      	mov	r2, r0
 80029ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029f2:	4611      	mov	r1, r2
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7ff ff5d 	bl	80028b4 <__NVIC_SetPriority>
}
 80029fa:	bf00      	nop
 80029fc:	3718      	adds	r7, #24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b082      	sub	sp, #8
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f7ff ffb0 	bl	8002970 <SysTick_Config>
 8002a10:	4603      	mov	r3, r0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
	...

08002a1c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002a20:	f3bf 8f5f 	dmb	sy
}
 8002a24:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002a26:	4b07      	ldr	r3, [pc, #28]	@ (8002a44 <HAL_MPU_Disable+0x28>)
 8002a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a2a:	4a06      	ldr	r2, [pc, #24]	@ (8002a44 <HAL_MPU_Disable+0x28>)
 8002a2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a30:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002a32:	4b05      	ldr	r3, [pc, #20]	@ (8002a48 <HAL_MPU_Disable+0x2c>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	605a      	str	r2, [r3, #4]
}
 8002a38:	bf00      	nop
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	e000ed00 	.word	0xe000ed00
 8002a48:	e000ed90 	.word	0xe000ed90

08002a4c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002a54:	4a0b      	ldr	r2, [pc, #44]	@ (8002a84 <HAL_MPU_Enable+0x38>)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f043 0301 	orr.w	r3, r3, #1
 8002a5c:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a88 <HAL_MPU_Enable+0x3c>)
 8002a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a62:	4a09      	ldr	r2, [pc, #36]	@ (8002a88 <HAL_MPU_Enable+0x3c>)
 8002a64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a68:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002a6a:	f3bf 8f4f 	dsb	sy
}
 8002a6e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002a70:	f3bf 8f6f 	isb	sy
}
 8002a74:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	e000ed90 	.word	0xe000ed90
 8002a88:	e000ed00 	.word	0xe000ed00

08002a8c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	785a      	ldrb	r2, [r3, #1]
 8002a98:	4b1b      	ldr	r3, [pc, #108]	@ (8002b08 <HAL_MPU_ConfigRegion+0x7c>)
 8002a9a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002a9c:	4b1a      	ldr	r3, [pc, #104]	@ (8002b08 <HAL_MPU_ConfigRegion+0x7c>)
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	4a19      	ldr	r2, [pc, #100]	@ (8002b08 <HAL_MPU_ConfigRegion+0x7c>)
 8002aa2:	f023 0301 	bic.w	r3, r3, #1
 8002aa6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002aa8:	4a17      	ldr	r2, [pc, #92]	@ (8002b08 <HAL_MPU_ConfigRegion+0x7c>)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	7b1b      	ldrb	r3, [r3, #12]
 8002ab4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	7adb      	ldrb	r3, [r3, #11]
 8002aba:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002abc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	7a9b      	ldrb	r3, [r3, #10]
 8002ac2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002ac4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	7b5b      	ldrb	r3, [r3, #13]
 8002aca:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002acc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	7b9b      	ldrb	r3, [r3, #14]
 8002ad2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002ad4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	7bdb      	ldrb	r3, [r3, #15]
 8002ada:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002adc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	7a5b      	ldrb	r3, [r3, #9]
 8002ae2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002ae4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	7a1b      	ldrb	r3, [r3, #8]
 8002aea:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002aec:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	7812      	ldrb	r2, [r2, #0]
 8002af2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002af4:	4a04      	ldr	r2, [pc, #16]	@ (8002b08 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002af6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002af8:	6113      	str	r3, [r2, #16]
}
 8002afa:	bf00      	nop
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	e000ed90 	.word	0xe000ed90

08002b0c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d101      	bne.n	8002b1e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e086      	b.n	8002c2c <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d106      	bne.n	8002b36 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2220      	movs	r2, #32
 8002b2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f007 fb6b 	bl	800a20c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b36:	4b3f      	ldr	r3, [pc, #252]	@ (8002c34 <HAL_ETH_Init+0x128>)
 8002b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3a:	4a3e      	ldr	r2, [pc, #248]	@ (8002c34 <HAL_ETH_Init+0x128>)
 8002b3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b40:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b42:	4b3c      	ldr	r3, [pc, #240]	@ (8002c34 <HAL_ETH_Init+0x128>)
 8002b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b4a:	60bb      	str	r3, [r7, #8]
 8002b4c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002b4e:	4b3a      	ldr	r3, [pc, #232]	@ (8002c38 <HAL_ETH_Init+0x12c>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	4a39      	ldr	r2, [pc, #228]	@ (8002c38 <HAL_ETH_Init+0x12c>)
 8002b54:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002b58:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002b5a:	4b37      	ldr	r3, [pc, #220]	@ (8002c38 <HAL_ETH_Init+0x12c>)
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	4935      	ldr	r1, [pc, #212]	@ (8002c38 <HAL_ETH_Init+0x12c>)
 8002b64:	4313      	orrs	r3, r2
 8002b66:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002b68:	4b33      	ldr	r3, [pc, #204]	@ (8002c38 <HAL_ETH_Init+0x12c>)
 8002b6a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	6812      	ldr	r2, [r2, #0]
 8002b7a:	f043 0301 	orr.w	r3, r3, #1
 8002b7e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002b82:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b84:	f7ff fe34 	bl	80027f0 <HAL_GetTick>
 8002b88:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002b8a:	e011      	b.n	8002bb0 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002b8c:	f7ff fe30 	bl	80027f0 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002b9a:	d909      	bls.n	8002bb0 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2204      	movs	r2, #4
 8002ba0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	22e0      	movs	r2, #224	@ 0xe0
 8002ba8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e03d      	b.n	8002c2c <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1e4      	bne.n	8002b8c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f000 fe18 	bl	80037f8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 fec3 	bl	8003954 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 ff19 	bl	8003a06 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	461a      	mov	r2, r3
 8002bda:	2100      	movs	r1, #0
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f000 fe81 	bl	80038e4 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002bf0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8002c3c <HAL_ETH_Init+0x130>)
 8002c00:	430b      	orrs	r3, r1
 8002c02:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002c16:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2210      	movs	r2, #16
 8002c26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002c2a:	2300      	movs	r3, #0
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3710      	adds	r7, #16
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	40023800 	.word	0x40023800
 8002c38:	40013800 	.word	0x40013800
 8002c3c:	00020060 	.word	0x00020060

08002c40 <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c4e:	2b10      	cmp	r3, #16
 8002c50:	d150      	bne.n	8002cf4 <HAL_ETH_Start+0xb4>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2220      	movs	r2, #32
 8002c56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2204      	movs	r2, #4
 8002c5e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f000 f9f9 	bl	8003058 <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f042 0208 	orr.w	r2, r2, #8
 8002c74:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c7e:	2001      	movs	r0, #1
 8002c80:	f7ff fdc2 	bl	8002808 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68fa      	ldr	r2, [r7, #12]
 8002c8a:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f042 0204 	orr.w	r2, r2, #4
 8002c9a:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002ca4:	2001      	movs	r0, #1
 8002ca6:	f7ff fdaf 	bl	8002808 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 fc3c 	bl	8003530 <ETH_FlushTransmitFIFO>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cc0:	699b      	ldr	r3, [r3, #24]
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	6812      	ldr	r2, [r2, #0]
 8002cc6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002cca:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002cce:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	6812      	ldr	r2, [r2, #0]
 8002cde:	f043 0302 	orr.w	r3, r3, #2
 8002ce2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002ce6:	6193      	str	r3, [r2, #24]

    heth->gState = HAL_ETH_STATE_STARTED;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2240      	movs	r2, #64	@ 0x40
 8002cec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	e000      	b.n	8002cf6 <HAL_ETH_Start+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
  }
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3710      	adds	r7, #16
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b084      	sub	sp, #16
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d0c:	2b40      	cmp	r3, #64	@ 0x40
 8002d0e:	d14a      	bne.n	8002da6 <HAL_ETH_Stop+0xa8>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2220      	movs	r2, #32
 8002d14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d20:	699b      	ldr	r3, [r3, #24]
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	6812      	ldr	r2, [r2, #0]
 8002d26:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002d2a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002d2e:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d38:	699b      	ldr	r3, [r3, #24]
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	6812      	ldr	r2, [r2, #0]
 8002d3e:	f023 0302 	bic.w	r3, r3, #2
 8002d42:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002d46:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f022 0204 	bic.w	r2, r2, #4
 8002d56:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d60:	2001      	movs	r0, #1
 8002d62:	f7ff fd51 	bl	8002808 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	68fa      	ldr	r2, [r7, #12]
 8002d6c:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 fbde 	bl	8003530 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f022 0208 	bic.w	r2, r2, #8
 8002d82:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	f7ff fd3b 	bl	8002808 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2210      	movs	r2, #16
 8002d9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8002da2:	2300      	movs	r3, #0
 8002da4:	e000      	b.n	8002da8 <HAL_ETH_Stop+0xaa>
  }
  else
  {
    return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
  }
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3710      	adds	r7, #16
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig, uint32_t Timeout)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d109      	bne.n	8002dd6 <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dc8:	f043 0201 	orr.w	r2, r3, #1
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e07c      	b.n	8002ed0 <HAL_ETH_Transmit+0x120>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ddc:	2b40      	cmp	r3, #64	@ 0x40
 8002dde:	d176      	bne.n	8002ece <HAL_ETH_Transmit+0x11e>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8002de0:	2200      	movs	r2, #0
 8002de2:	68b9      	ldr	r1, [r7, #8]
 8002de4:	68f8      	ldr	r0, [r7, #12]
 8002de6:	f000 fe7d 	bl	8003ae4 <ETH_Prepare_Tx_Descriptors>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d009      	beq.n	8002e04 <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002df6:	f043 0202 	orr.w	r2, r3, #2
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e065      	b.n	8002ed0 <HAL_ETH_Transmit+0x120>
  __ASM volatile ("dsb 0xF":::"memory");
 8002e04:	f3bf 8f4f 	dsb	sy
}
 8002e08:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	3206      	adds	r2, #6
 8002e12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e16:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e1c:	1c5a      	adds	r2, r3, #1
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e26:	2b03      	cmp	r3, #3
 8002e28:	d904      	bls.n	8002e34 <HAL_ETH_Transmit+0x84>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e2e:	1f1a      	subs	r2, r3, #4
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMATPDR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	3106      	adds	r1, #6
 8002e40:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002e44:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e48:	6053      	str	r3, [r2, #4]

    tickstart = HAL_GetTick();
 8002e4a:	f7ff fcd1 	bl	80027f0 <HAL_GetTick>
 8002e4e:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8002e50:	e037      	b.n	8002ec2 <HAL_ETH_Transmit+0x112>
    {
      if ((heth->Instance->DMASR & ETH_DMASR_FBES) != (uint32_t)RESET)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e5a:	695b      	ldr	r3, [r3, #20]
 8002e5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d011      	beq.n	8002e88 <HAL_ETH_Transmit+0xd8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e6a:	f043 0208 	orr.w	r2, r3, #8
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        heth->DMAErrorCode = heth->Instance->DMASR;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e7c:	695a      	ldr	r2, [r3, #20]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        /* Return function status */
        return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e023      	b.n	8002ed0 <HAL_ETH_Transmit+0x120>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e8e:	d018      	beq.n	8002ec2 <HAL_ETH_Transmit+0x112>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e90:	f7ff fcae 	bl	80027f0 <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d302      	bcc.n	8002ea6 <HAL_ETH_Transmit+0xf6>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d10d      	bne.n	8002ec2 <HAL_ETH_Transmit+0x112>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eac:	f043 0204 	orr.w	r2, r3, #4
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC0 = (ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8002ebc:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e006      	b.n	8002ed0 <HAL_ETH_Transmit+0x120>
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	dbc3      	blt.n	8002e52 <HAL_ETH_Transmit+0xa2>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	e000      	b.n	8002ed0 <HAL_ETH_Transmit+0x120>
  }
  else
  {
    return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
  }
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3718      	adds	r7, #24
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b088      	sub	sp, #32
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d109      	bne.n	8002f04 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ef6:	f043 0201 	orr.w	r2, r3, #1
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e0a4      	b.n	800304e <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f0a:	2b40      	cmp	r3, #64	@ 0x40
 8002f0c:	d001      	beq.n	8002f12 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e09d      	b.n	800304e <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f16:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	69fa      	ldr	r2, [r7, #28]
 8002f1c:	3212      	adds	r2, #18
 8002f1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f22:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f28:	f1c3 0304 	rsb	r3, r3, #4
 8002f2c:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002f2e:	e066      	b.n	8002ffe <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d007      	beq.n	8002f4c <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	69da      	ldr	r2, [r3, #28]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	699a      	ldr	r2, [r3, #24]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d103      	bne.n	8002f60 <HAL_ETH_ReadData+0x88>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d03c      	beq.n	8002fda <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d005      	beq.n	8002f78 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	0c1b      	lsrs	r3, r3, #16
 8002f7e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002f82:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d005      	beq.n	8002f9c <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8002f90:	69bb      	ldr	r3, [r7, #24]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	69bb      	ldr	r3, [r7, #24]
 8002fa2:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8002fb0:	69bb      	ldr	r3, [r7, #24]
 8002fb2:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	f007 fae9 	bl	800a590 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fc2:	1c5a      	adds	r2, r3, #1
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	441a      	add	r2, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	3301      	adds	r3, #1
 8002fde:	61fb      	str	r3, [r7, #28]
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	2b03      	cmp	r3, #3
 8002fe4:	d902      	bls.n	8002fec <HAL_ETH_ReadData+0x114>
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	3b04      	subs	r3, #4
 8002fea:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	69fa      	ldr	r2, [r7, #28]
 8002ff0:	3212      	adds	r2, #18
 8002ff2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ff6:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8003002:	2b00      	cmp	r3, #0
 8003004:	db06      	blt.n	8003014 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003006:	697a      	ldr	r2, [r7, #20]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	429a      	cmp	r2, r3
 800300c:	d202      	bcs.n	8003014 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 800300e:	7cfb      	ldrb	r3, [r7, #19]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d08d      	beq.n	8002f30 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	441a      	add	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003024:	2b00      	cmp	r3, #0
 8003026:	d002      	beq.n	800302e <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f000 f815 	bl	8003058 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	69fa      	ldr	r2, [r7, #28]
 8003032:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8003034:	7cfb      	ldrb	r3, [r7, #19]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d108      	bne.n	800304c <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003048:	2300      	movs	r3, #0
 800304a:	e000      	b.n	800304e <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
}
 800304e:	4618      	mov	r0, r3
 8003050:	3720      	adds	r7, #32
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
	...

08003058 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b088      	sub	sp, #32
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8003060:	2300      	movs	r3, #0
 8003062:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8003064:	2301      	movs	r3, #1
 8003066:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800306c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	69fa      	ldr	r2, [r7, #28]
 8003072:	3212      	adds	r2, #18
 8003074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003078:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800307e:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8003080:	e042      	b.n	8003108 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	6a1b      	ldr	r3, [r3, #32]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d112      	bne.n	80030b0 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 800308a:	f107 0308 	add.w	r3, r7, #8
 800308e:	4618      	mov	r0, r3
 8003090:	f007 fa4e 	bl	800a530 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d102      	bne.n	80030a0 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 800309a:	2300      	movs	r3, #0
 800309c:	74fb      	strb	r3, [r7, #19]
 800309e:	e007      	b.n	80030b0 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	461a      	mov	r2, r3
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	461a      	mov	r2, r3
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 80030b0:	7cfb      	ldrb	r3, [r7, #19]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d028      	beq.n	8003108 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d106      	bne.n	80030cc <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	695a      	ldr	r2, [r3, #20]
 80030c2:	4b26      	ldr	r3, [pc, #152]	@ (800315c <ETH_UpdateDescriptor+0x104>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	697a      	ldr	r2, [r7, #20]
 80030c8:	6053      	str	r3, [r2, #4]
 80030ca:	e005      	b.n	80030d8 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	695b      	ldr	r3, [r3, #20]
 80030d0:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	3301      	adds	r3, #1
 80030e8:	61fb      	str	r3, [r7, #28]
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	2b03      	cmp	r3, #3
 80030ee:	d902      	bls.n	80030f6 <ETH_UpdateDescriptor+0x9e>
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	3b04      	subs	r3, #4
 80030f4:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	69fa      	ldr	r2, [r7, #28]
 80030fa:	3212      	adds	r2, #18
 80030fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003100:	617b      	str	r3, [r7, #20]
      desccount--;
 8003102:	69bb      	ldr	r3, [r7, #24]
 8003104:	3b01      	subs	r3, #1
 8003106:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d002      	beq.n	8003114 <ETH_UpdateDescriptor+0xbc>
 800310e:	7cfb      	ldrb	r3, [r7, #19]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d1b6      	bne.n	8003082 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003118:	69ba      	ldr	r2, [r7, #24]
 800311a:	429a      	cmp	r2, r3
 800311c:	d01a      	beq.n	8003154 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	3303      	adds	r3, #3
 8003122:	f003 0303 	and.w	r3, r3, #3
 8003126:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8003128:	f3bf 8f5f 	dmb	sy
}
 800312c:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6919      	ldr	r1, [r3, #16]
 8003132:	68fa      	ldr	r2, [r7, #12]
 8003134:	4613      	mov	r3, r2
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	4413      	add	r3, r2
 800313a:	00db      	lsls	r3, r3, #3
 800313c:	18ca      	adds	r2, r1, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003146:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	69fa      	ldr	r2, [r7, #28]
 800314c:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8003154:	bf00      	nop
 8003156:	3720      	adds	r7, #32
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	80004000 	.word	0x80004000

08003160 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
 800316c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f003 031c 	and.w	r3, r3, #28
 800317c:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	02db      	lsls	r3, r3, #11
 8003182:	b29b      	uxth	r3, r3
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	4313      	orrs	r3, r2
 8003188:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	019b      	lsls	r3, r3, #6
 800318e:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003192:	697a      	ldr	r2, [r7, #20]
 8003194:	4313      	orrs	r3, r2
 8003196:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	f023 0302 	bic.w	r3, r3, #2
 800319e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	f043 0301 	orr.w	r3, r3, #1
 80031a6:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	697a      	ldr	r2, [r7, #20]
 80031ae:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 80031b0:	f7ff fb1e 	bl	80027f0 <HAL_GetTick>
 80031b4:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80031b6:	e00d      	b.n	80031d4 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 80031b8:	f7ff fb1a 	bl	80027f0 <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031c6:	d301      	bcc.n	80031cc <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e010      	b.n	80031ee <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1ec      	bne.n	80031b8 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	695b      	ldr	r3, [r3, #20]
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	461a      	mov	r2, r3
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3718      	adds	r7, #24
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}

080031f6 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 80031f6:	b580      	push	{r7, lr}
 80031f8:	b086      	sub	sp, #24
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	60f8      	str	r0, [r7, #12]
 80031fe:	60b9      	str	r1, [r7, #8]
 8003200:	607a      	str	r2, [r7, #4]
 8003202:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	691b      	ldr	r3, [r3, #16]
 800320a:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	f003 031c 	and.w	r3, r3, #28
 8003212:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	02db      	lsls	r3, r3, #11
 8003218:	b29b      	uxth	r3, r3
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	4313      	orrs	r3, r2
 800321e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	019b      	lsls	r3, r3, #6
 8003224:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	4313      	orrs	r3, r2
 800322c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	f043 0302 	orr.w	r3, r3, #2
 8003234:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	f043 0301 	orr.w	r3, r3, #1
 800323c:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	b29a      	uxth	r2, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	697a      	ldr	r2, [r7, #20]
 800324e:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003250:	f7ff face 	bl	80027f0 <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003256:	e00d      	b.n	8003274 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8003258:	f7ff faca 	bl	80027f0 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003266:	d301      	bcc.n	800326c <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e009      	b.n	8003280 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b00      	cmp	r3, #0
 800327c:	d1ec      	bne.n	8003258 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3718      	adds	r7, #24
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d101      	bne.n	800329c <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e0e6      	b.n	800346a <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0310 	and.w	r3, r3, #16
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	bf14      	ite	ne
 80032aa:	2301      	movne	r3, #1
 80032ac:	2300      	moveq	r3, #0
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	461a      	mov	r2, r3
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	bf0c      	ite	eq
 80032d4:	2301      	moveq	r3, #1
 80032d6:	2300      	movne	r3, #0
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	461a      	mov	r2, r3
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	bf14      	ite	ne
 80032f0:	2301      	movne	r3, #1
 80032f2:	2300      	moveq	r3, #0
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003306:	2b00      	cmp	r3, #0
 8003308:	bf0c      	ite	eq
 800330a:	2301      	moveq	r3, #1
 800330c:	2300      	movne	r3, #0
 800330e:	b2db      	uxtb	r3, r3
 8003310:	461a      	mov	r2, r3
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003320:	2b00      	cmp	r3, #0
 8003322:	bf14      	ite	ne
 8003324:	2301      	movne	r3, #1
 8003326:	2300      	moveq	r3, #0
 8003328:	b2db      	uxtb	r3, r3
 800332a:	461a      	mov	r2, r3
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003356:	2b00      	cmp	r3, #0
 8003358:	bf0c      	ite	eq
 800335a:	2301      	moveq	r3, #1
 800335c:	2300      	movne	r3, #0
 800335e:	b2db      	uxtb	r3, r3
 8003360:	461a      	mov	r2, r3
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003370:	2b00      	cmp	r3, #0
 8003372:	bf0c      	ite	eq
 8003374:	2301      	moveq	r3, #1
 8003376:	2300      	movne	r3, #0
 8003378:	b2db      	uxtb	r3, r3
 800337a:	461a      	mov	r2, r3
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800338a:	2b00      	cmp	r3, #0
 800338c:	bf14      	ite	ne
 800338e:	2301      	movne	r3, #1
 8003390:	2300      	moveq	r3, #0
 8003392:	b2db      	uxtb	r3, r3
 8003394:	461a      	mov	r2, r3
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	bf14      	ite	ne
 80033b6:	2301      	movne	r3, #1
 80033b8:	2300      	moveq	r3, #0
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	461a      	mov	r2, r3
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	bf14      	ite	ne
 80033d0:	2301      	movne	r3, #1
 80033d2:	2300      	moveq	r3, #0
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	461a      	mov	r2, r3
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	699b      	ldr	r3, [r3, #24]
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	bf14      	ite	ne
 80033ea:	2301      	movne	r3, #1
 80033ec:	2300      	moveq	r3, #0
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	461a      	mov	r2, r3
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003402:	2b00      	cmp	r3, #0
 8003404:	bf0c      	ite	eq
 8003406:	2301      	moveq	r3, #1
 8003408:	2300      	movne	r3, #0
 800340a:	b2db      	uxtb	r3, r3
 800340c:	461a      	mov	r2, r3
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	699b      	ldr	r3, [r3, #24]
 8003428:	0c1b      	lsrs	r3, r3, #16
 800342a:	b29a      	uxth	r2, r3
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	f003 0304 	and.w	r3, r3, #4
 800343a:	2b00      	cmp	r3, #0
 800343c:	bf14      	ite	ne
 800343e:	2301      	movne	r3, #1
 8003440:	2300      	moveq	r3, #0
 8003442:	b2db      	uxtb	r3, r3
 8003444:	461a      	mov	r2, r3
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	699b      	ldr	r3, [r3, #24]
 8003452:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8003456:	2b00      	cmp	r3, #0
 8003458:	bf14      	ite	ne
 800345a:	2301      	movne	r3, #1
 800345c:	2300      	moveq	r3, #0
 800345e:	b2db      	uxtb	r3, r3
 8003460:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	370c      	adds	r7, #12
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr

08003476 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003476:	b580      	push	{r7, lr}
 8003478:	b082      	sub	sp, #8
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]
 800347e:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d101      	bne.n	800348a <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e00b      	b.n	80034a2 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003490:	2b10      	cmp	r3, #16
 8003492:	d105      	bne.n	80034a0 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8003494:	6839      	ldr	r1, [r7, #0]
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 f870 	bl	800357c <ETH_SetMACConfig>

    return HAL_OK;
 800349c:	2300      	movs	r3, #0
 800349e:	e000      	b.n	80034a2 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
  }
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3708      	adds	r7, #8
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
	...

080034ac <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f023 031c 	bic.w	r3, r3, #28
 80034c2:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80034c4:	f002 fb90 	bl	8005be8 <HAL_RCC_GetHCLKFreq>
 80034c8:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	4a14      	ldr	r2, [pc, #80]	@ (8003520 <HAL_ETH_SetMDIOClockRange+0x74>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d804      	bhi.n	80034dc <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	f043 0308 	orr.w	r3, r3, #8
 80034d8:	60fb      	str	r3, [r7, #12]
 80034da:	e019      	b.n	8003510 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	4a11      	ldr	r2, [pc, #68]	@ (8003524 <HAL_ETH_SetMDIOClockRange+0x78>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d204      	bcs.n	80034ee <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f043 030c 	orr.w	r3, r3, #12
 80034ea:	60fb      	str	r3, [r7, #12]
 80034ec:	e010      	b.n	8003510 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003528 <HAL_ETH_SetMDIOClockRange+0x7c>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d90c      	bls.n	8003510 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	4a0c      	ldr	r2, [pc, #48]	@ (800352c <HAL_ETH_SetMDIOClockRange+0x80>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d804      	bhi.n	8003508 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	f043 0304 	orr.w	r3, r3, #4
 8003504:	60fb      	str	r3, [r7, #12]
 8003506:	e003      	b.n	8003510 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f043 0310 	orr.w	r3, r3, #16
 800350e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	68fa      	ldr	r2, [r7, #12]
 8003516:	611a      	str	r2, [r3, #16]
}
 8003518:	bf00      	nop
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	02160ebf 	.word	0x02160ebf
 8003524:	03938700 	.word	0x03938700
 8003528:	05f5e0ff 	.word	0x05f5e0ff
 800352c:	08f0d17f 	.word	0x08f0d17f

08003530 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8003538:	2300      	movs	r3, #0
 800353a:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	6812      	ldr	r2, [r2, #0]
 800354a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800354e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003552:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800355c:	699b      	ldr	r3, [r3, #24]
 800355e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003560:	2001      	movs	r0, #1
 8003562:	f7ff f951 	bl	8002808 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003570:	6193      	str	r3, [r2, #24]
}
 8003572:	bf00      	nop
 8003574:	3710      	adds	r7, #16
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
	...

0800357c <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800358e:	68fa      	ldr	r2, [r7, #12]
 8003590:	4b53      	ldr	r3, [pc, #332]	@ (80036e0 <ETH_SetMACConfig+0x164>)
 8003592:	4013      	ands	r3, r2
 8003594:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	7b9b      	ldrb	r3, [r3, #14]
 800359a:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800359c:	683a      	ldr	r2, [r7, #0]
 800359e:	7c12      	ldrb	r2, [r2, #16]
 80035a0:	2a00      	cmp	r2, #0
 80035a2:	d102      	bne.n	80035aa <ETH_SetMACConfig+0x2e>
 80035a4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80035a8:	e000      	b.n	80035ac <ETH_SetMACConfig+0x30>
 80035aa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80035ac:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	7c52      	ldrb	r2, [r2, #17]
 80035b2:	2a00      	cmp	r2, #0
 80035b4:	d102      	bne.n	80035bc <ETH_SetMACConfig+0x40>
 80035b6:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80035ba:	e000      	b.n	80035be <ETH_SetMACConfig+0x42>
 80035bc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80035be:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80035c4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	7fdb      	ldrb	r3, [r3, #31]
 80035ca:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80035cc:	431a      	orrs	r2, r3
                        macconf->Speed |
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80035d2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80035d4:	683a      	ldr	r2, [r7, #0]
 80035d6:	7f92      	ldrb	r2, [r2, #30]
 80035d8:	2a00      	cmp	r2, #0
 80035da:	d102      	bne.n	80035e2 <ETH_SetMACConfig+0x66>
 80035dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80035e0:	e000      	b.n	80035e4 <ETH_SetMACConfig+0x68>
 80035e2:	2200      	movs	r2, #0
                        macconf->Speed |
 80035e4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	7f1b      	ldrb	r3, [r3, #28]
 80035ea:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80035ec:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80035f2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	791b      	ldrb	r3, [r3, #4]
 80035f8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80035fa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80035fc:	683a      	ldr	r2, [r7, #0]
 80035fe:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003602:	2a00      	cmp	r2, #0
 8003604:	d102      	bne.n	800360c <ETH_SetMACConfig+0x90>
 8003606:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800360a:	e000      	b.n	800360e <ETH_SetMACConfig+0x92>
 800360c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800360e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	7bdb      	ldrb	r3, [r3, #15]
 8003614:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003616:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800361c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003624:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003626:	4313      	orrs	r3, r2
 8003628:	68fa      	ldr	r2, [r7, #12]
 800362a:	4313      	orrs	r3, r2
 800362c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	68fa      	ldr	r2, [r7, #12]
 8003634:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800363e:	2001      	movs	r0, #1
 8003640:	f7ff f8e2 	bl	8002808 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	68fa      	ldr	r2, [r7, #12]
 800364a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	699b      	ldr	r3, [r3, #24]
 8003652:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003654:	68fa      	ldr	r2, [r7, #12]
 8003656:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800365a:	4013      	ands	r3, r2
 800365c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003662:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003664:	683a      	ldr	r2, [r7, #0]
 8003666:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800366a:	2a00      	cmp	r2, #0
 800366c:	d101      	bne.n	8003672 <ETH_SetMACConfig+0xf6>
 800366e:	2280      	movs	r2, #128	@ 0x80
 8003670:	e000      	b.n	8003674 <ETH_SetMACConfig+0xf8>
 8003672:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003674:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800367a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800367c:	683a      	ldr	r2, [r7, #0]
 800367e:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003682:	2a01      	cmp	r2, #1
 8003684:	d101      	bne.n	800368a <ETH_SetMACConfig+0x10e>
 8003686:	2208      	movs	r2, #8
 8003688:	e000      	b.n	800368c <ETH_SetMACConfig+0x110>
 800368a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 800368c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800368e:	683a      	ldr	r2, [r7, #0]
 8003690:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003694:	2a01      	cmp	r2, #1
 8003696:	d101      	bne.n	800369c <ETH_SetMACConfig+0x120>
 8003698:	2204      	movs	r2, #4
 800369a:	e000      	b.n	800369e <ETH_SetMACConfig+0x122>
 800369c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800369e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80036a0:	683a      	ldr	r2, [r7, #0]
 80036a2:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80036a6:	2a01      	cmp	r2, #1
 80036a8:	d101      	bne.n	80036ae <ETH_SetMACConfig+0x132>
 80036aa:	2202      	movs	r2, #2
 80036ac:	e000      	b.n	80036b0 <ETH_SetMACConfig+0x134>
 80036ae:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80036b0:	4313      	orrs	r3, r2
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	68fa      	ldr	r2, [r7, #12]
 80036be:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	699b      	ldr	r3, [r3, #24]
 80036c6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80036c8:	2001      	movs	r0, #1
 80036ca:	f7ff f89d 	bl	8002808 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	619a      	str	r2, [r3, #24]
}
 80036d6:	bf00      	nop
 80036d8:	3710      	adds	r7, #16
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	fd20810f 	.word	0xfd20810f

080036e4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036f6:	699b      	ldr	r3, [r3, #24]
 80036f8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	4b3d      	ldr	r3, [pc, #244]	@ (80037f4 <ETH_SetDMAConfig+0x110>)
 80036fe:	4013      	ands	r3, r2
 8003700:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	7b1b      	ldrb	r3, [r3, #12]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d102      	bne.n	8003710 <ETH_SetDMAConfig+0x2c>
 800370a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800370e:	e000      	b.n	8003712 <ETH_SetDMAConfig+0x2e>
 8003710:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	7b5b      	ldrb	r3, [r3, #13]
 8003716:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003718:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800371a:	683a      	ldr	r2, [r7, #0]
 800371c:	7f52      	ldrb	r2, [r2, #29]
 800371e:	2a00      	cmp	r2, #0
 8003720:	d102      	bne.n	8003728 <ETH_SetDMAConfig+0x44>
 8003722:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003726:	e000      	b.n	800372a <ETH_SetDMAConfig+0x46>
 8003728:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800372a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	7b9b      	ldrb	r3, [r3, #14]
 8003730:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003732:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003738:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	7f1b      	ldrb	r3, [r3, #28]
 800373e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003740:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	7f9b      	ldrb	r3, [r3, #30]
 8003746:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003748:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800374e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003756:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003758:	4313      	orrs	r3, r2
 800375a:	68fa      	ldr	r2, [r7, #12]
 800375c:	4313      	orrs	r3, r2
 800375e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003768:	461a      	mov	r2, r3
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003776:	699b      	ldr	r3, [r3, #24]
 8003778:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800377a:	2001      	movs	r0, #1
 800377c:	f7ff f844 	bl	8002808 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003788:	461a      	mov	r2, r3
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	791b      	ldrb	r3, [r3, #4]
 8003792:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003798:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800379e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80037a4:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80037ac:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80037ae:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b4:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80037b6:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80037bc:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	6812      	ldr	r2, [r2, #0]
 80037c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80037c6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80037ca:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80037d8:	2001      	movs	r0, #1
 80037da:	f7ff f815 	bl	8002808 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037e6:	461a      	mov	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6013      	str	r3, [r2, #0]
}
 80037ec:	bf00      	nop
 80037ee:	3710      	adds	r7, #16
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	f8de3f23 	.word	0xf8de3f23

080037f8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b0a6      	sub	sp, #152	@ 0x98
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003800:	2301      	movs	r3, #1
 8003802:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8003806:	2301      	movs	r3, #1
 8003808:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 800380c:	2300      	movs	r3, #0
 800380e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003810:	2300      	movs	r3, #0
 8003812:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003816:	2301      	movs	r3, #1
 8003818:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 800381c:	2300      	movs	r3, #0
 800381e:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003822:	2301      	movs	r3, #1
 8003824:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8003828:	2301      	movs	r3, #1
 800382a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800382e:	2300      	movs	r3, #0
 8003830:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003834:	2300      	movs	r3, #0
 8003836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800383a:	2300      	movs	r3, #0
 800383c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800383e:	2300      	movs	r3, #0
 8003840:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003844:	2300      	movs	r3, #0
 8003846:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003848:	2300      	movs	r3, #0
 800384a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800384e:	2300      	movs	r3, #0
 8003850:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003854:	2300      	movs	r3, #0
 8003856:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800385a:	2300      	movs	r3, #0
 800385c:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003860:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003864:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003866:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800386a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800386c:	2300      	movs	r3, #0
 800386e:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003872:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003876:	4619      	mov	r1, r3
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f7ff fe7f 	bl	800357c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800387e:	2301      	movs	r3, #1
 8003880:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003882:	2301      	movs	r3, #1
 8003884:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003886:	2301      	movs	r3, #1
 8003888:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800388c:	2301      	movs	r3, #1
 800388e:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003890:	2300      	movs	r3, #0
 8003892:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003894:	2300      	movs	r3, #0
 8003896:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800389a:	2300      	movs	r3, #0
 800389c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80038a0:	2300      	movs	r3, #0
 80038a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80038a4:	2301      	movs	r3, #1
 80038a6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80038aa:	2301      	movs	r3, #1
 80038ac:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80038ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80038b2:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80038b4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80038b8:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80038ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80038be:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80038c0:	2301      	movs	r3, #1
 80038c2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80038c6:	2300      	movs	r3, #0
 80038c8:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80038ca:	2300      	movs	r3, #0
 80038cc:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80038ce:	f107 0308 	add.w	r3, r7, #8
 80038d2:	4619      	mov	r1, r3
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f7ff ff05 	bl	80036e4 <ETH_SetDMAConfig>
}
 80038da:	bf00      	nop
 80038dc:	3798      	adds	r7, #152	@ 0x98
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
	...

080038e4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b087      	sub	sp, #28
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	60b9      	str	r1, [r7, #8]
 80038ee:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	3305      	adds	r3, #5
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	021b      	lsls	r3, r3, #8
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	3204      	adds	r2, #4
 80038fc:	7812      	ldrb	r2, [r2, #0]
 80038fe:	4313      	orrs	r3, r2
 8003900:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003902:	68ba      	ldr	r2, [r7, #8]
 8003904:	4b11      	ldr	r3, [pc, #68]	@ (800394c <ETH_MACAddressConfig+0x68>)
 8003906:	4413      	add	r3, r2
 8003908:	461a      	mov	r2, r3
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	3303      	adds	r3, #3
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	061a      	lsls	r2, r3, #24
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	3302      	adds	r3, #2
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	041b      	lsls	r3, r3, #16
 800391e:	431a      	orrs	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	3301      	adds	r3, #1
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	021b      	lsls	r3, r3, #8
 8003928:	4313      	orrs	r3, r2
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	7812      	ldrb	r2, [r2, #0]
 800392e:	4313      	orrs	r3, r2
 8003930:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003932:	68ba      	ldr	r2, [r7, #8]
 8003934:	4b06      	ldr	r3, [pc, #24]	@ (8003950 <ETH_MACAddressConfig+0x6c>)
 8003936:	4413      	add	r3, r2
 8003938:	461a      	mov	r2, r3
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	6013      	str	r3, [r2, #0]
}
 800393e:	bf00      	nop
 8003940:	371c      	adds	r7, #28
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	40028040 	.word	0x40028040
 8003950:	40028044 	.word	0x40028044

08003954 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003954:	b480      	push	{r7}
 8003956:	b085      	sub	sp, #20
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800395c:	2300      	movs	r3, #0
 800395e:	60fb      	str	r3, [r7, #12]
 8003960:	e03e      	b.n	80039e0 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	68d9      	ldr	r1, [r3, #12]
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	4613      	mov	r3, r2
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	4413      	add	r3, r2
 800396e:	00db      	lsls	r3, r3, #3
 8003970:	440b      	add	r3, r1
 8003972:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	2200      	movs	r2, #0
 8003978:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	2200      	movs	r2, #0
 800397e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	2200      	movs	r2, #0
 8003984:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	2200      	movs	r2, #0
 800398a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800398c:	68b9      	ldr	r1, [r7, #8]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68fa      	ldr	r2, [r7, #12]
 8003992:	3206      	adds	r2, #6
 8003994:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d80c      	bhi.n	80039c4 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	68d9      	ldr	r1, [r3, #12]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	1c5a      	adds	r2, r3, #1
 80039b2:	4613      	mov	r3, r2
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	4413      	add	r3, r2
 80039b8:	00db      	lsls	r3, r3, #3
 80039ba:	440b      	add	r3, r1
 80039bc:	461a      	mov	r2, r3
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	60da      	str	r2, [r3, #12]
 80039c2:	e004      	b.n	80039ce <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	461a      	mov	r2, r3
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	3301      	adds	r3, #1
 80039de:	60fb      	str	r3, [r7, #12]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2b03      	cmp	r3, #3
 80039e4:	d9bd      	bls.n	8003962 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	68da      	ldr	r2, [r3, #12]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039f8:	611a      	str	r2, [r3, #16]
}
 80039fa:	bf00      	nop
 80039fc:	3714      	adds	r7, #20
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr

08003a06 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003a06:	b480      	push	{r7}
 8003a08:	b085      	sub	sp, #20
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003a0e:	2300      	movs	r3, #0
 8003a10:	60fb      	str	r3, [r7, #12]
 8003a12:	e048      	b.n	8003aa6 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6919      	ldr	r1, [r3, #16]
 8003a18:	68fa      	ldr	r2, [r7, #12]
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	4413      	add	r3, r2
 8003a20:	00db      	lsls	r3, r3, #3
 8003a22:	440b      	add	r3, r1
 8003a24:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	2200      	movs	r2, #0
 8003a36:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	2200      	movs	r2, #0
 8003a42:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	2200      	movs	r2, #0
 8003a48:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003a50:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	695b      	ldr	r3, [r3, #20]
 8003a56:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003a6a:	68b9      	ldr	r1, [r7, #8]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	68fa      	ldr	r2, [r7, #12]
 8003a70:	3212      	adds	r2, #18
 8003a72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d80c      	bhi.n	8003a96 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6919      	ldr	r1, [r3, #16]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	1c5a      	adds	r2, r3, #1
 8003a84:	4613      	mov	r3, r2
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	4413      	add	r3, r2
 8003a8a:	00db      	lsls	r3, r3, #3
 8003a8c:	440b      	add	r3, r1
 8003a8e:	461a      	mov	r2, r3
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	60da      	str	r2, [r3, #12]
 8003a94:	e004      	b.n	8003aa0 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	60fb      	str	r3, [r7, #12]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2b03      	cmp	r3, #3
 8003aaa:	d9b3      	bls.n	8003a14 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	691a      	ldr	r2, [r3, #16]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ad6:	60da      	str	r2, [r3, #12]
}
 8003ad8:	bf00      	nop
 8003ada:	3714      	adds	r7, #20
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b091      	sub	sp, #68	@ 0x44
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	3318      	adds	r3, #24
 8003af4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8003af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af8:	691b      	ldr	r3, [r3, #16]
 8003afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8003afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afe:	691b      	ldr	r3, [r3, #16]
 8003b00:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8003b02:	2300      	movs	r3, #0
 8003b04:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b08:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003b0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b0e:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8003b16:	2300      	movs	r3, #0
 8003b18:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003b22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b26:	d007      	beq.n	8003b38 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003b28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b2c:	3304      	adds	r3, #4
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	4413      	add	r3, r2
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8003b38:	2302      	movs	r3, #2
 8003b3a:	e111      	b.n	8003d60 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8003b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b3e:	3301      	adds	r3, #1
 8003b40:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	461a      	mov	r2, r3
 8003b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b4a:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b4e:	685a      	ldr	r2, [r3, #4]
 8003b50:	4b86      	ldr	r3, [pc, #536]	@ (8003d6c <ETH_Prepare_Tx_Descriptors+0x288>)
 8003b52:	4013      	ands	r3, r2
 8003b54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b56:	6852      	ldr	r2, [r2, #4]
 8003b58:	431a      	orrs	r2, r3
 8003b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b5c:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d008      	beq.n	8003b7c <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8003b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	431a      	orrs	r2, r3
 8003b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b7a:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0320 	and.w	r3, r3, #32
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d008      	beq.n	8003b9a <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8003b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	431a      	orrs	r2, r3
 8003b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b98:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0304 	and.w	r3, r3, #4
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d005      	beq.n	8003bb2 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8003ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bb0:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bbc:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8003bbe:	e082      	b.n	8003cc6 <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bca:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d006      	beq.n	8003be0 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bdc:	601a      	str	r2, [r3, #0]
 8003bde:	e005      	b.n	8003bec <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bea:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8003bec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bee:	3301      	adds	r3, #1
 8003bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bf4:	2b03      	cmp	r3, #3
 8003bf6:	d902      	bls.n	8003bfe <ETH_Prepare_Tx_Descriptors+0x11a>
 8003bf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bfa:	3b04      	subs	r3, #4
 8003bfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c00:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c06:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c14:	d007      	beq.n	8003c26 <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003c16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c1a:	3304      	adds	r3, #4
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	4413      	add	r3, r2
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d029      	beq.n	8003c7a <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8003c26:	6a3b      	ldr	r3, [r7, #32]
 8003c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c32:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8003c34:	2300      	movs	r3, #0
 8003c36:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c38:	e019      	b.n	8003c6e <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8003c3a:	f3bf 8f5f 	dmb	sy
}
 8003c3e:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c4a:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8003c4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c4e:	3301      	adds	r3, #1
 8003c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c54:	2b03      	cmp	r3, #3
 8003c56:	d902      	bls.n	8003c5e <ETH_Prepare_Tx_Descriptors+0x17a>
 8003c58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c5a:	3b04      	subs	r3, #4
 8003c5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c60:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c66:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8003c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c6e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d3e1      	bcc.n	8003c3a <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8003c76:	2302      	movs	r3, #2
 8003c78:	e072      	b.n	8003d60 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c84:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8003c86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c88:	3301      	adds	r3, #1
 8003c8a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8003c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003c92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	461a      	mov	r2, r3
 8003c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c9a:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c9e:	685a      	ldr	r2, [r3, #4]
 8003ca0:	4b32      	ldr	r3, [pc, #200]	@ (8003d6c <ETH_Prepare_Tx_Descriptors+0x288>)
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ca6:	6852      	ldr	r2, [r2, #4]
 8003ca8:	431a      	orrs	r2, r3
 8003caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cac:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8003cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8003cb4:	f3bf 8f5f 	dmb	sy
}
 8003cb8:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cc4:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8003cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	f47f af78 	bne.w	8003bc0 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d006      	beq.n	8003ce4 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce0:	601a      	str	r2, [r3, #0]
 8003ce2:	e005      	b.n	8003cf0 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cee:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cfa:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8003cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cfe:	6a3a      	ldr	r2, [r7, #32]
 8003d00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d04:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8003d06:	f3bf 8f5f 	dmb	sy
}
 8003d0a:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d16:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8003d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d20:	3304      	adds	r3, #4
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	440b      	add	r3, r1
 8003d26:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8003d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d2a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003d2c:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d2e:	f3ef 8310 	mrs	r3, PRIMASK
 8003d32:	613b      	str	r3, [r7, #16]
  return(result);
 8003d34:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8003d36:	61fb      	str	r3, [r7, #28]
 8003d38:	2301      	movs	r3, #1
 8003d3a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	f383 8810 	msr	PRIMASK, r3
}
 8003d42:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8003d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d4a:	4413      	add	r3, r2
 8003d4c:	1c5a      	adds	r2, r3, #1
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d50:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	f383 8810 	msr	PRIMASK, r3
}
 8003d5c:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3744      	adds	r7, #68	@ 0x44
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr
 8003d6c:	ffffe000 	.word	0xffffe000

08003d70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b089      	sub	sp, #36	@ 0x24
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003d82:	2300      	movs	r3, #0
 8003d84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003d86:	2300      	movs	r3, #0
 8003d88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	61fb      	str	r3, [r7, #28]
 8003d8e:	e175      	b.n	800407c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003d90:	2201      	movs	r2, #1
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	697a      	ldr	r2, [r7, #20]
 8003da0:	4013      	ands	r3, r2
 8003da2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003da4:	693a      	ldr	r2, [r7, #16]
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	f040 8164 	bne.w	8004076 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f003 0303 	and.w	r3, r3, #3
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d005      	beq.n	8003dc6 <HAL_GPIO_Init+0x56>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f003 0303 	and.w	r3, r3, #3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d130      	bne.n	8003e28 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	005b      	lsls	r3, r3, #1
 8003dd0:	2203      	movs	r2, #3
 8003dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd6:	43db      	mvns	r3, r3
 8003dd8:	69ba      	ldr	r2, [r7, #24]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	68da      	ldr	r2, [r3, #12]
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	005b      	lsls	r3, r3, #1
 8003de6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	4313      	orrs	r3, r2
 8003dee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	69ba      	ldr	r2, [r7, #24]
 8003df4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	fa02 f303 	lsl.w	r3, r2, r3
 8003e04:	43db      	mvns	r3, r3
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	091b      	lsrs	r3, r3, #4
 8003e12:	f003 0201 	and.w	r2, r3, #1
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	69ba      	ldr	r2, [r7, #24]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	69ba      	ldr	r2, [r7, #24]
 8003e26:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f003 0303 	and.w	r3, r3, #3
 8003e30:	2b03      	cmp	r3, #3
 8003e32:	d017      	beq.n	8003e64 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	2203      	movs	r2, #3
 8003e40:	fa02 f303 	lsl.w	r3, r2, r3
 8003e44:	43db      	mvns	r3, r3
 8003e46:	69ba      	ldr	r2, [r7, #24]
 8003e48:	4013      	ands	r3, r2
 8003e4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	fa02 f303 	lsl.w	r3, r2, r3
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f003 0303 	and.w	r3, r3, #3
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	d123      	bne.n	8003eb8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	08da      	lsrs	r2, r3, #3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	3208      	adds	r2, #8
 8003e78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	f003 0307 	and.w	r3, r3, #7
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	220f      	movs	r2, #15
 8003e88:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8c:	43db      	mvns	r3, r3
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	4013      	ands	r3, r2
 8003e92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	691a      	ldr	r2, [r3, #16]
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	f003 0307 	and.w	r3, r3, #7
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea4:	69ba      	ldr	r2, [r7, #24]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	08da      	lsrs	r2, r3, #3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	3208      	adds	r2, #8
 8003eb2:	69b9      	ldr	r1, [r7, #24]
 8003eb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	2203      	movs	r2, #3
 8003ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f003 0203 	and.w	r2, r3, #3
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	005b      	lsls	r3, r3, #1
 8003edc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee0:	69ba      	ldr	r2, [r7, #24]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69ba      	ldr	r2, [r7, #24]
 8003eea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	f000 80be 	beq.w	8004076 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003efa:	4b66      	ldr	r3, [pc, #408]	@ (8004094 <HAL_GPIO_Init+0x324>)
 8003efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efe:	4a65      	ldr	r2, [pc, #404]	@ (8004094 <HAL_GPIO_Init+0x324>)
 8003f00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f04:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f06:	4b63      	ldr	r3, [pc, #396]	@ (8004094 <HAL_GPIO_Init+0x324>)
 8003f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f0e:	60fb      	str	r3, [r7, #12]
 8003f10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003f12:	4a61      	ldr	r2, [pc, #388]	@ (8004098 <HAL_GPIO_Init+0x328>)
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	089b      	lsrs	r3, r3, #2
 8003f18:	3302      	adds	r3, #2
 8003f1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	f003 0303 	and.w	r3, r3, #3
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	220f      	movs	r2, #15
 8003f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2e:	43db      	mvns	r3, r3
 8003f30:	69ba      	ldr	r2, [r7, #24]
 8003f32:	4013      	ands	r3, r2
 8003f34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a58      	ldr	r2, [pc, #352]	@ (800409c <HAL_GPIO_Init+0x32c>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d037      	beq.n	8003fae <HAL_GPIO_Init+0x23e>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a57      	ldr	r2, [pc, #348]	@ (80040a0 <HAL_GPIO_Init+0x330>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d031      	beq.n	8003faa <HAL_GPIO_Init+0x23a>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a56      	ldr	r2, [pc, #344]	@ (80040a4 <HAL_GPIO_Init+0x334>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d02b      	beq.n	8003fa6 <HAL_GPIO_Init+0x236>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a55      	ldr	r2, [pc, #340]	@ (80040a8 <HAL_GPIO_Init+0x338>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d025      	beq.n	8003fa2 <HAL_GPIO_Init+0x232>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a54      	ldr	r2, [pc, #336]	@ (80040ac <HAL_GPIO_Init+0x33c>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d01f      	beq.n	8003f9e <HAL_GPIO_Init+0x22e>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a53      	ldr	r2, [pc, #332]	@ (80040b0 <HAL_GPIO_Init+0x340>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d019      	beq.n	8003f9a <HAL_GPIO_Init+0x22a>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a52      	ldr	r2, [pc, #328]	@ (80040b4 <HAL_GPIO_Init+0x344>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d013      	beq.n	8003f96 <HAL_GPIO_Init+0x226>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a51      	ldr	r2, [pc, #324]	@ (80040b8 <HAL_GPIO_Init+0x348>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d00d      	beq.n	8003f92 <HAL_GPIO_Init+0x222>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a50      	ldr	r2, [pc, #320]	@ (80040bc <HAL_GPIO_Init+0x34c>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d007      	beq.n	8003f8e <HAL_GPIO_Init+0x21e>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a4f      	ldr	r2, [pc, #316]	@ (80040c0 <HAL_GPIO_Init+0x350>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d101      	bne.n	8003f8a <HAL_GPIO_Init+0x21a>
 8003f86:	2309      	movs	r3, #9
 8003f88:	e012      	b.n	8003fb0 <HAL_GPIO_Init+0x240>
 8003f8a:	230a      	movs	r3, #10
 8003f8c:	e010      	b.n	8003fb0 <HAL_GPIO_Init+0x240>
 8003f8e:	2308      	movs	r3, #8
 8003f90:	e00e      	b.n	8003fb0 <HAL_GPIO_Init+0x240>
 8003f92:	2307      	movs	r3, #7
 8003f94:	e00c      	b.n	8003fb0 <HAL_GPIO_Init+0x240>
 8003f96:	2306      	movs	r3, #6
 8003f98:	e00a      	b.n	8003fb0 <HAL_GPIO_Init+0x240>
 8003f9a:	2305      	movs	r3, #5
 8003f9c:	e008      	b.n	8003fb0 <HAL_GPIO_Init+0x240>
 8003f9e:	2304      	movs	r3, #4
 8003fa0:	e006      	b.n	8003fb0 <HAL_GPIO_Init+0x240>
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e004      	b.n	8003fb0 <HAL_GPIO_Init+0x240>
 8003fa6:	2302      	movs	r3, #2
 8003fa8:	e002      	b.n	8003fb0 <HAL_GPIO_Init+0x240>
 8003faa:	2301      	movs	r3, #1
 8003fac:	e000      	b.n	8003fb0 <HAL_GPIO_Init+0x240>
 8003fae:	2300      	movs	r3, #0
 8003fb0:	69fa      	ldr	r2, [r7, #28]
 8003fb2:	f002 0203 	and.w	r2, r2, #3
 8003fb6:	0092      	lsls	r2, r2, #2
 8003fb8:	4093      	lsls	r3, r2
 8003fba:	69ba      	ldr	r2, [r7, #24]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003fc0:	4935      	ldr	r1, [pc, #212]	@ (8004098 <HAL_GPIO_Init+0x328>)
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	089b      	lsrs	r3, r3, #2
 8003fc6:	3302      	adds	r3, #2
 8003fc8:	69ba      	ldr	r2, [r7, #24]
 8003fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003fce:	4b3d      	ldr	r3, [pc, #244]	@ (80040c4 <HAL_GPIO_Init+0x354>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	43db      	mvns	r3, r3
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	4013      	ands	r3, r2
 8003fdc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d003      	beq.n	8003ff2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003fea:	69ba      	ldr	r2, [r7, #24]
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ff2:	4a34      	ldr	r2, [pc, #208]	@ (80040c4 <HAL_GPIO_Init+0x354>)
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ff8:	4b32      	ldr	r3, [pc, #200]	@ (80040c4 <HAL_GPIO_Init+0x354>)
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	43db      	mvns	r3, r3
 8004002:	69ba      	ldr	r2, [r7, #24]
 8004004:	4013      	ands	r3, r2
 8004006:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004010:	2b00      	cmp	r3, #0
 8004012:	d003      	beq.n	800401c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004014:	69ba      	ldr	r2, [r7, #24]
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	4313      	orrs	r3, r2
 800401a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800401c:	4a29      	ldr	r2, [pc, #164]	@ (80040c4 <HAL_GPIO_Init+0x354>)
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004022:	4b28      	ldr	r3, [pc, #160]	@ (80040c4 <HAL_GPIO_Init+0x354>)
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	43db      	mvns	r3, r3
 800402c:	69ba      	ldr	r2, [r7, #24]
 800402e:	4013      	ands	r3, r2
 8004030:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d003      	beq.n	8004046 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800403e:	69ba      	ldr	r2, [r7, #24]
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	4313      	orrs	r3, r2
 8004044:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004046:	4a1f      	ldr	r2, [pc, #124]	@ (80040c4 <HAL_GPIO_Init+0x354>)
 8004048:	69bb      	ldr	r3, [r7, #24]
 800404a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800404c:	4b1d      	ldr	r3, [pc, #116]	@ (80040c4 <HAL_GPIO_Init+0x354>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	43db      	mvns	r3, r3
 8004056:	69ba      	ldr	r2, [r7, #24]
 8004058:	4013      	ands	r3, r2
 800405a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d003      	beq.n	8004070 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004068:	69ba      	ldr	r2, [r7, #24]
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	4313      	orrs	r3, r2
 800406e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004070:	4a14      	ldr	r2, [pc, #80]	@ (80040c4 <HAL_GPIO_Init+0x354>)
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	3301      	adds	r3, #1
 800407a:	61fb      	str	r3, [r7, #28]
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	2b0f      	cmp	r3, #15
 8004080:	f67f ae86 	bls.w	8003d90 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004084:	bf00      	nop
 8004086:	bf00      	nop
 8004088:	3724      	adds	r7, #36	@ 0x24
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	40023800 	.word	0x40023800
 8004098:	40013800 	.word	0x40013800
 800409c:	40020000 	.word	0x40020000
 80040a0:	40020400 	.word	0x40020400
 80040a4:	40020800 	.word	0x40020800
 80040a8:	40020c00 	.word	0x40020c00
 80040ac:	40021000 	.word	0x40021000
 80040b0:	40021400 	.word	0x40021400
 80040b4:	40021800 	.word	0x40021800
 80040b8:	40021c00 	.word	0x40021c00
 80040bc:	40022000 	.word	0x40022000
 80040c0:	40022400 	.word	0x40022400
 80040c4:	40013c00 	.word	0x40013c00

080040c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	460b      	mov	r3, r1
 80040d2:	807b      	strh	r3, [r7, #2]
 80040d4:	4613      	mov	r3, r2
 80040d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80040d8:	787b      	ldrb	r3, [r7, #1]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d003      	beq.n	80040e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040de:	887a      	ldrh	r2, [r7, #2]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80040e4:	e003      	b.n	80040ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80040e6:	887b      	ldrh	r3, [r7, #2]
 80040e8:	041a      	lsls	r2, r3, #16
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	619a      	str	r2, [r3, #24]
}
 80040ee:	bf00      	nop
 80040f0:	370c      	adds	r7, #12
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr
	...

080040fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e08b      	b.n	8004226 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004114:	b2db      	uxtb	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d106      	bne.n	8004128 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f7fc fc98 	bl	8000a58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2224      	movs	r2, #36	@ 0x24
 800412c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f022 0201 	bic.w	r2, r2, #1
 800413e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685a      	ldr	r2, [r3, #4]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800414c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	689a      	ldr	r2, [r3, #8]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800415c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	2b01      	cmp	r3, #1
 8004164:	d107      	bne.n	8004176 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	689a      	ldr	r2, [r3, #8]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004172:	609a      	str	r2, [r3, #8]
 8004174:	e006      	b.n	8004184 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	689a      	ldr	r2, [r3, #8]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004182:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	2b02      	cmp	r3, #2
 800418a:	d108      	bne.n	800419e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	685a      	ldr	r2, [r3, #4]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800419a:	605a      	str	r2, [r3, #4]
 800419c:	e007      	b.n	80041ae <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	685a      	ldr	r2, [r3, #4]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041ac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	6859      	ldr	r1, [r3, #4]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	4b1d      	ldr	r3, [pc, #116]	@ (8004230 <HAL_I2C_Init+0x134>)
 80041ba:	430b      	orrs	r3, r1
 80041bc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68da      	ldr	r2, [r3, #12]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80041cc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	691a      	ldr	r2, [r3, #16]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	695b      	ldr	r3, [r3, #20]
 80041d6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	430a      	orrs	r2, r1
 80041e6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	69d9      	ldr	r1, [r3, #28]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6a1a      	ldr	r2, [r3, #32]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	430a      	orrs	r2, r1
 80041f6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f042 0201 	orr.w	r2, r2, #1
 8004206:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2220      	movs	r2, #32
 8004212:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3708      	adds	r7, #8
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	02008000 	.word	0x02008000

08004234 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b088      	sub	sp, #32
 8004238:	af02      	add	r7, sp, #8
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	607a      	str	r2, [r7, #4]
 800423e:	461a      	mov	r2, r3
 8004240:	460b      	mov	r3, r1
 8004242:	817b      	strh	r3, [r7, #10]
 8004244:	4613      	mov	r3, r2
 8004246:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800424e:	b2db      	uxtb	r3, r3
 8004250:	2b20      	cmp	r3, #32
 8004252:	f040 80fd 	bne.w	8004450 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800425c:	2b01      	cmp	r3, #1
 800425e:	d101      	bne.n	8004264 <HAL_I2C_Master_Transmit+0x30>
 8004260:	2302      	movs	r3, #2
 8004262:	e0f6      	b.n	8004452 <HAL_I2C_Master_Transmit+0x21e>
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800426c:	f7fe fac0 	bl	80027f0 <HAL_GetTick>
 8004270:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	9300      	str	r3, [sp, #0]
 8004276:	2319      	movs	r3, #25
 8004278:	2201      	movs	r2, #1
 800427a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800427e:	68f8      	ldr	r0, [r7, #12]
 8004280:	f000 fbea 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d001      	beq.n	800428e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e0e1      	b.n	8004452 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2221      	movs	r2, #33	@ 0x21
 8004292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2210      	movs	r2, #16
 800429a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2200      	movs	r2, #0
 80042a2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	893a      	ldrh	r2, [r7, #8]
 80042ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	2bff      	cmp	r3, #255	@ 0xff
 80042be:	d906      	bls.n	80042ce <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	22ff      	movs	r2, #255	@ 0xff
 80042c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80042c6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80042ca:	617b      	str	r3, [r7, #20]
 80042cc:	e007      	b.n	80042de <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042d2:	b29a      	uxth	r2, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80042d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80042dc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d024      	beq.n	8004330 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ea:	781a      	ldrb	r2, [r3, #0]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f6:	1c5a      	adds	r2, r3, #1
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004300:	b29b      	uxth	r3, r3
 8004302:	3b01      	subs	r3, #1
 8004304:	b29a      	uxth	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800430e:	3b01      	subs	r3, #1
 8004310:	b29a      	uxth	r2, r3
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800431a:	b2db      	uxtb	r3, r3
 800431c:	3301      	adds	r3, #1
 800431e:	b2da      	uxtb	r2, r3
 8004320:	8979      	ldrh	r1, [r7, #10]
 8004322:	4b4e      	ldr	r3, [pc, #312]	@ (800445c <HAL_I2C_Master_Transmit+0x228>)
 8004324:	9300      	str	r3, [sp, #0]
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	68f8      	ldr	r0, [r7, #12]
 800432a:	f000 fd59 	bl	8004de0 <I2C_TransferConfig>
 800432e:	e066      	b.n	80043fe <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004334:	b2da      	uxtb	r2, r3
 8004336:	8979      	ldrh	r1, [r7, #10]
 8004338:	4b48      	ldr	r3, [pc, #288]	@ (800445c <HAL_I2C_Master_Transmit+0x228>)
 800433a:	9300      	str	r3, [sp, #0]
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	68f8      	ldr	r0, [r7, #12]
 8004340:	f000 fd4e 	bl	8004de0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004344:	e05b      	b.n	80043fe <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	6a39      	ldr	r1, [r7, #32]
 800434a:	68f8      	ldr	r0, [r7, #12]
 800434c:	f000 fbdd 	bl	8004b0a <I2C_WaitOnTXISFlagUntilTimeout>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e07b      	b.n	8004452 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435e:	781a      	ldrb	r2, [r3, #0]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436a:	1c5a      	adds	r2, r3, #1
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004374:	b29b      	uxth	r3, r3
 8004376:	3b01      	subs	r3, #1
 8004378:	b29a      	uxth	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004382:	3b01      	subs	r3, #1
 8004384:	b29a      	uxth	r2, r3
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800438e:	b29b      	uxth	r3, r3
 8004390:	2b00      	cmp	r3, #0
 8004392:	d034      	beq.n	80043fe <HAL_I2C_Master_Transmit+0x1ca>
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004398:	2b00      	cmp	r3, #0
 800439a:	d130      	bne.n	80043fe <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	9300      	str	r3, [sp, #0]
 80043a0:	6a3b      	ldr	r3, [r7, #32]
 80043a2:	2200      	movs	r2, #0
 80043a4:	2180      	movs	r1, #128	@ 0x80
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	f000 fb56 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e04d      	b.n	8004452 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	2bff      	cmp	r3, #255	@ 0xff
 80043be:	d90e      	bls.n	80043de <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	22ff      	movs	r2, #255	@ 0xff
 80043c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ca:	b2da      	uxtb	r2, r3
 80043cc:	8979      	ldrh	r1, [r7, #10]
 80043ce:	2300      	movs	r3, #0
 80043d0:	9300      	str	r3, [sp, #0]
 80043d2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80043d6:	68f8      	ldr	r0, [r7, #12]
 80043d8:	f000 fd02 	bl	8004de0 <I2C_TransferConfig>
 80043dc:	e00f      	b.n	80043fe <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043e2:	b29a      	uxth	r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ec:	b2da      	uxtb	r2, r3
 80043ee:	8979      	ldrh	r1, [r7, #10]
 80043f0:	2300      	movs	r3, #0
 80043f2:	9300      	str	r3, [sp, #0]
 80043f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043f8:	68f8      	ldr	r0, [r7, #12]
 80043fa:	f000 fcf1 	bl	8004de0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004402:	b29b      	uxth	r3, r3
 8004404:	2b00      	cmp	r3, #0
 8004406:	d19e      	bne.n	8004346 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004408:	693a      	ldr	r2, [r7, #16]
 800440a:	6a39      	ldr	r1, [r7, #32]
 800440c:	68f8      	ldr	r0, [r7, #12]
 800440e:	f000 fbc3 	bl	8004b98 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004412:	4603      	mov	r3, r0
 8004414:	2b00      	cmp	r3, #0
 8004416:	d001      	beq.n	800441c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e01a      	b.n	8004452 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2220      	movs	r2, #32
 8004422:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	6859      	ldr	r1, [r3, #4]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	4b0c      	ldr	r3, [pc, #48]	@ (8004460 <HAL_I2C_Master_Transmit+0x22c>)
 8004430:	400b      	ands	r3, r1
 8004432:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2220      	movs	r2, #32
 8004438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2200      	movs	r2, #0
 8004440:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800444c:	2300      	movs	r3, #0
 800444e:	e000      	b.n	8004452 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004450:	2302      	movs	r3, #2
  }
}
 8004452:	4618      	mov	r0, r3
 8004454:	3718      	adds	r7, #24
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	80002000 	.word	0x80002000
 8004460:	fe00e800 	.word	0xfe00e800

08004464 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b088      	sub	sp, #32
 8004468:	af02      	add	r7, sp, #8
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	4608      	mov	r0, r1
 800446e:	4611      	mov	r1, r2
 8004470:	461a      	mov	r2, r3
 8004472:	4603      	mov	r3, r0
 8004474:	817b      	strh	r3, [r7, #10]
 8004476:	460b      	mov	r3, r1
 8004478:	813b      	strh	r3, [r7, #8]
 800447a:	4613      	mov	r3, r2
 800447c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004484:	b2db      	uxtb	r3, r3
 8004486:	2b20      	cmp	r3, #32
 8004488:	f040 80f9 	bne.w	800467e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800448c:	6a3b      	ldr	r3, [r7, #32]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d002      	beq.n	8004498 <HAL_I2C_Mem_Write+0x34>
 8004492:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004494:	2b00      	cmp	r3, #0
 8004496:	d105      	bne.n	80044a4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800449e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e0ed      	b.n	8004680 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d101      	bne.n	80044b2 <HAL_I2C_Mem_Write+0x4e>
 80044ae:	2302      	movs	r3, #2
 80044b0:	e0e6      	b.n	8004680 <HAL_I2C_Mem_Write+0x21c>
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2201      	movs	r2, #1
 80044b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80044ba:	f7fe f999 	bl	80027f0 <HAL_GetTick>
 80044be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	9300      	str	r3, [sp, #0]
 80044c4:	2319      	movs	r3, #25
 80044c6:	2201      	movs	r2, #1
 80044c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80044cc:	68f8      	ldr	r0, [r7, #12]
 80044ce:	f000 fac3 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d001      	beq.n	80044dc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e0d1      	b.n	8004680 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2221      	movs	r2, #33	@ 0x21
 80044e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2240      	movs	r2, #64	@ 0x40
 80044e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6a3a      	ldr	r2, [r7, #32]
 80044f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80044fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004504:	88f8      	ldrh	r0, [r7, #6]
 8004506:	893a      	ldrh	r2, [r7, #8]
 8004508:	8979      	ldrh	r1, [r7, #10]
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	9301      	str	r3, [sp, #4]
 800450e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004510:	9300      	str	r3, [sp, #0]
 8004512:	4603      	mov	r3, r0
 8004514:	68f8      	ldr	r0, [r7, #12]
 8004516:	f000 f9d3 	bl	80048c0 <I2C_RequestMemoryWrite>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d005      	beq.n	800452c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2200      	movs	r2, #0
 8004524:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e0a9      	b.n	8004680 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004530:	b29b      	uxth	r3, r3
 8004532:	2bff      	cmp	r3, #255	@ 0xff
 8004534:	d90e      	bls.n	8004554 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	22ff      	movs	r2, #255	@ 0xff
 800453a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004540:	b2da      	uxtb	r2, r3
 8004542:	8979      	ldrh	r1, [r7, #10]
 8004544:	2300      	movs	r3, #0
 8004546:	9300      	str	r3, [sp, #0]
 8004548:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800454c:	68f8      	ldr	r0, [r7, #12]
 800454e:	f000 fc47 	bl	8004de0 <I2C_TransferConfig>
 8004552:	e00f      	b.n	8004574 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004558:	b29a      	uxth	r2, r3
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004562:	b2da      	uxtb	r2, r3
 8004564:	8979      	ldrh	r1, [r7, #10]
 8004566:	2300      	movs	r3, #0
 8004568:	9300      	str	r3, [sp, #0]
 800456a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800456e:	68f8      	ldr	r0, [r7, #12]
 8004570:	f000 fc36 	bl	8004de0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004574:	697a      	ldr	r2, [r7, #20]
 8004576:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004578:	68f8      	ldr	r0, [r7, #12]
 800457a:	f000 fac6 	bl	8004b0a <I2C_WaitOnTXISFlagUntilTimeout>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d001      	beq.n	8004588 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e07b      	b.n	8004680 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800458c:	781a      	ldrb	r2, [r3, #0]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004598:	1c5a      	adds	r2, r3, #1
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	3b01      	subs	r3, #1
 80045a6:	b29a      	uxth	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045b0:	3b01      	subs	r3, #1
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045bc:	b29b      	uxth	r3, r3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d034      	beq.n	800462c <HAL_I2C_Mem_Write+0x1c8>
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d130      	bne.n	800462c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	9300      	str	r3, [sp, #0]
 80045ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d0:	2200      	movs	r2, #0
 80045d2:	2180      	movs	r1, #128	@ 0x80
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f000 fa3f 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d001      	beq.n	80045e4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e04d      	b.n	8004680 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	2bff      	cmp	r3, #255	@ 0xff
 80045ec:	d90e      	bls.n	800460c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	22ff      	movs	r2, #255	@ 0xff
 80045f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045f8:	b2da      	uxtb	r2, r3
 80045fa:	8979      	ldrh	r1, [r7, #10]
 80045fc:	2300      	movs	r3, #0
 80045fe:	9300      	str	r3, [sp, #0]
 8004600:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 fbeb 	bl	8004de0 <I2C_TransferConfig>
 800460a:	e00f      	b.n	800462c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004610:	b29a      	uxth	r2, r3
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800461a:	b2da      	uxtb	r2, r3
 800461c:	8979      	ldrh	r1, [r7, #10]
 800461e:	2300      	movs	r3, #0
 8004620:	9300      	str	r3, [sp, #0]
 8004622:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004626:	68f8      	ldr	r0, [r7, #12]
 8004628:	f000 fbda 	bl	8004de0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004630:	b29b      	uxth	r3, r3
 8004632:	2b00      	cmp	r3, #0
 8004634:	d19e      	bne.n	8004574 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	f000 faac 	bl	8004b98 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d001      	beq.n	800464a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e01a      	b.n	8004680 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2220      	movs	r2, #32
 8004650:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	6859      	ldr	r1, [r3, #4]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	4b0a      	ldr	r3, [pc, #40]	@ (8004688 <HAL_I2C_Mem_Write+0x224>)
 800465e:	400b      	ands	r3, r1
 8004660:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2220      	movs	r2, #32
 8004666:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800467a:	2300      	movs	r3, #0
 800467c:	e000      	b.n	8004680 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800467e:	2302      	movs	r3, #2
  }
}
 8004680:	4618      	mov	r0, r3
 8004682:	3718      	adds	r7, #24
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	fe00e800 	.word	0xfe00e800

0800468c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b088      	sub	sp, #32
 8004690:	af02      	add	r7, sp, #8
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	4608      	mov	r0, r1
 8004696:	4611      	mov	r1, r2
 8004698:	461a      	mov	r2, r3
 800469a:	4603      	mov	r3, r0
 800469c:	817b      	strh	r3, [r7, #10]
 800469e:	460b      	mov	r3, r1
 80046a0:	813b      	strh	r3, [r7, #8]
 80046a2:	4613      	mov	r3, r2
 80046a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	2b20      	cmp	r3, #32
 80046b0:	f040 80fd 	bne.w	80048ae <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80046b4:	6a3b      	ldr	r3, [r7, #32]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d002      	beq.n	80046c0 <HAL_I2C_Mem_Read+0x34>
 80046ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d105      	bne.n	80046cc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046c6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e0f1      	b.n	80048b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d101      	bne.n	80046da <HAL_I2C_Mem_Read+0x4e>
 80046d6:	2302      	movs	r3, #2
 80046d8:	e0ea      	b.n	80048b0 <HAL_I2C_Mem_Read+0x224>
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2201      	movs	r2, #1
 80046de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80046e2:	f7fe f885 	bl	80027f0 <HAL_GetTick>
 80046e6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	9300      	str	r3, [sp, #0]
 80046ec:	2319      	movs	r3, #25
 80046ee:	2201      	movs	r2, #1
 80046f0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80046f4:	68f8      	ldr	r0, [r7, #12]
 80046f6:	f000 f9af 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d001      	beq.n	8004704 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e0d5      	b.n	80048b0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2222      	movs	r2, #34	@ 0x22
 8004708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2240      	movs	r2, #64	@ 0x40
 8004710:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2200      	movs	r2, #0
 8004718:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6a3a      	ldr	r2, [r7, #32]
 800471e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004724:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800472c:	88f8      	ldrh	r0, [r7, #6]
 800472e:	893a      	ldrh	r2, [r7, #8]
 8004730:	8979      	ldrh	r1, [r7, #10]
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	9301      	str	r3, [sp, #4]
 8004736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004738:	9300      	str	r3, [sp, #0]
 800473a:	4603      	mov	r3, r0
 800473c:	68f8      	ldr	r0, [r7, #12]
 800473e:	f000 f913 	bl	8004968 <I2C_RequestMemoryRead>
 8004742:	4603      	mov	r3, r0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d005      	beq.n	8004754 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e0ad      	b.n	80048b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004758:	b29b      	uxth	r3, r3
 800475a:	2bff      	cmp	r3, #255	@ 0xff
 800475c:	d90e      	bls.n	800477c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2201      	movs	r2, #1
 8004762:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004768:	b2da      	uxtb	r2, r3
 800476a:	8979      	ldrh	r1, [r7, #10]
 800476c:	4b52      	ldr	r3, [pc, #328]	@ (80048b8 <HAL_I2C_Mem_Read+0x22c>)
 800476e:	9300      	str	r3, [sp, #0]
 8004770:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004774:	68f8      	ldr	r0, [r7, #12]
 8004776:	f000 fb33 	bl	8004de0 <I2C_TransferConfig>
 800477a:	e00f      	b.n	800479c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004780:	b29a      	uxth	r2, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800478a:	b2da      	uxtb	r2, r3
 800478c:	8979      	ldrh	r1, [r7, #10]
 800478e:	4b4a      	ldr	r3, [pc, #296]	@ (80048b8 <HAL_I2C_Mem_Read+0x22c>)
 8004790:	9300      	str	r3, [sp, #0]
 8004792:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004796:	68f8      	ldr	r0, [r7, #12]
 8004798:	f000 fb22 	bl	8004de0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	9300      	str	r3, [sp, #0]
 80047a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a2:	2200      	movs	r2, #0
 80047a4:	2104      	movs	r1, #4
 80047a6:	68f8      	ldr	r0, [r7, #12]
 80047a8:	f000 f956 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d001      	beq.n	80047b6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e07c      	b.n	80048b0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c0:	b2d2      	uxtb	r2, r2
 80047c2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c8:	1c5a      	adds	r2, r3, #1
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047d2:	3b01      	subs	r3, #1
 80047d4:	b29a      	uxth	r2, r3
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047de:	b29b      	uxth	r3, r3
 80047e0:	3b01      	subs	r3, #1
 80047e2:	b29a      	uxth	r2, r3
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d034      	beq.n	800485c <HAL_I2C_Mem_Read+0x1d0>
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d130      	bne.n	800485c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	9300      	str	r3, [sp, #0]
 80047fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004800:	2200      	movs	r2, #0
 8004802:	2180      	movs	r1, #128	@ 0x80
 8004804:	68f8      	ldr	r0, [r7, #12]
 8004806:	f000 f927 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d001      	beq.n	8004814 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e04d      	b.n	80048b0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004818:	b29b      	uxth	r3, r3
 800481a:	2bff      	cmp	r3, #255	@ 0xff
 800481c:	d90e      	bls.n	800483c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2201      	movs	r2, #1
 8004822:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004828:	b2da      	uxtb	r2, r3
 800482a:	8979      	ldrh	r1, [r7, #10]
 800482c:	2300      	movs	r3, #0
 800482e:	9300      	str	r3, [sp, #0]
 8004830:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f000 fad3 	bl	8004de0 <I2C_TransferConfig>
 800483a:	e00f      	b.n	800485c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004840:	b29a      	uxth	r2, r3
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800484a:	b2da      	uxtb	r2, r3
 800484c:	8979      	ldrh	r1, [r7, #10]
 800484e:	2300      	movs	r3, #0
 8004850:	9300      	str	r3, [sp, #0]
 8004852:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004856:	68f8      	ldr	r0, [r7, #12]
 8004858:	f000 fac2 	bl	8004de0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004860:	b29b      	uxth	r3, r3
 8004862:	2b00      	cmp	r3, #0
 8004864:	d19a      	bne.n	800479c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004866:	697a      	ldr	r2, [r7, #20]
 8004868:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800486a:	68f8      	ldr	r0, [r7, #12]
 800486c:	f000 f994 	bl	8004b98 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d001      	beq.n	800487a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e01a      	b.n	80048b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2220      	movs	r2, #32
 8004880:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	6859      	ldr	r1, [r3, #4]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	4b0b      	ldr	r3, [pc, #44]	@ (80048bc <HAL_I2C_Mem_Read+0x230>)
 800488e:	400b      	ands	r3, r1
 8004890:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2220      	movs	r2, #32
 8004896:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80048aa:	2300      	movs	r3, #0
 80048ac:	e000      	b.n	80048b0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80048ae:	2302      	movs	r3, #2
  }
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3718      	adds	r7, #24
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	80002400 	.word	0x80002400
 80048bc:	fe00e800 	.word	0xfe00e800

080048c0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b086      	sub	sp, #24
 80048c4:	af02      	add	r7, sp, #8
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	4608      	mov	r0, r1
 80048ca:	4611      	mov	r1, r2
 80048cc:	461a      	mov	r2, r3
 80048ce:	4603      	mov	r3, r0
 80048d0:	817b      	strh	r3, [r7, #10]
 80048d2:	460b      	mov	r3, r1
 80048d4:	813b      	strh	r3, [r7, #8]
 80048d6:	4613      	mov	r3, r2
 80048d8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80048da:	88fb      	ldrh	r3, [r7, #6]
 80048dc:	b2da      	uxtb	r2, r3
 80048de:	8979      	ldrh	r1, [r7, #10]
 80048e0:	4b20      	ldr	r3, [pc, #128]	@ (8004964 <I2C_RequestMemoryWrite+0xa4>)
 80048e2:	9300      	str	r3, [sp, #0]
 80048e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f000 fa79 	bl	8004de0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048ee:	69fa      	ldr	r2, [r7, #28]
 80048f0:	69b9      	ldr	r1, [r7, #24]
 80048f2:	68f8      	ldr	r0, [r7, #12]
 80048f4:	f000 f909 	bl	8004b0a <I2C_WaitOnTXISFlagUntilTimeout>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d001      	beq.n	8004902 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80048fe:	2301      	movs	r3, #1
 8004900:	e02c      	b.n	800495c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004902:	88fb      	ldrh	r3, [r7, #6]
 8004904:	2b01      	cmp	r3, #1
 8004906:	d105      	bne.n	8004914 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004908:	893b      	ldrh	r3, [r7, #8]
 800490a:	b2da      	uxtb	r2, r3
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	629a      	str	r2, [r3, #40]	@ 0x28
 8004912:	e015      	b.n	8004940 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004914:	893b      	ldrh	r3, [r7, #8]
 8004916:	0a1b      	lsrs	r3, r3, #8
 8004918:	b29b      	uxth	r3, r3
 800491a:	b2da      	uxtb	r2, r3
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004922:	69fa      	ldr	r2, [r7, #28]
 8004924:	69b9      	ldr	r1, [r7, #24]
 8004926:	68f8      	ldr	r0, [r7, #12]
 8004928:	f000 f8ef 	bl	8004b0a <I2C_WaitOnTXISFlagUntilTimeout>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d001      	beq.n	8004936 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e012      	b.n	800495c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004936:	893b      	ldrh	r3, [r7, #8]
 8004938:	b2da      	uxtb	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	9300      	str	r3, [sp, #0]
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	2200      	movs	r2, #0
 8004948:	2180      	movs	r1, #128	@ 0x80
 800494a:	68f8      	ldr	r0, [r7, #12]
 800494c:	f000 f884 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 8004950:	4603      	mov	r3, r0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d001      	beq.n	800495a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e000      	b.n	800495c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800495a:	2300      	movs	r3, #0
}
 800495c:	4618      	mov	r0, r3
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	80002000 	.word	0x80002000

08004968 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b086      	sub	sp, #24
 800496c:	af02      	add	r7, sp, #8
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	4608      	mov	r0, r1
 8004972:	4611      	mov	r1, r2
 8004974:	461a      	mov	r2, r3
 8004976:	4603      	mov	r3, r0
 8004978:	817b      	strh	r3, [r7, #10]
 800497a:	460b      	mov	r3, r1
 800497c:	813b      	strh	r3, [r7, #8]
 800497e:	4613      	mov	r3, r2
 8004980:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004982:	88fb      	ldrh	r3, [r7, #6]
 8004984:	b2da      	uxtb	r2, r3
 8004986:	8979      	ldrh	r1, [r7, #10]
 8004988:	4b20      	ldr	r3, [pc, #128]	@ (8004a0c <I2C_RequestMemoryRead+0xa4>)
 800498a:	9300      	str	r3, [sp, #0]
 800498c:	2300      	movs	r3, #0
 800498e:	68f8      	ldr	r0, [r7, #12]
 8004990:	f000 fa26 	bl	8004de0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004994:	69fa      	ldr	r2, [r7, #28]
 8004996:	69b9      	ldr	r1, [r7, #24]
 8004998:	68f8      	ldr	r0, [r7, #12]
 800499a:	f000 f8b6 	bl	8004b0a <I2C_WaitOnTXISFlagUntilTimeout>
 800499e:	4603      	mov	r3, r0
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d001      	beq.n	80049a8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e02c      	b.n	8004a02 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049a8:	88fb      	ldrh	r3, [r7, #6]
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d105      	bne.n	80049ba <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80049ae:	893b      	ldrh	r3, [r7, #8]
 80049b0:	b2da      	uxtb	r2, r3
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80049b8:	e015      	b.n	80049e6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80049ba:	893b      	ldrh	r3, [r7, #8]
 80049bc:	0a1b      	lsrs	r3, r3, #8
 80049be:	b29b      	uxth	r3, r3
 80049c0:	b2da      	uxtb	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049c8:	69fa      	ldr	r2, [r7, #28]
 80049ca:	69b9      	ldr	r1, [r7, #24]
 80049cc:	68f8      	ldr	r0, [r7, #12]
 80049ce:	f000 f89c 	bl	8004b0a <I2C_WaitOnTXISFlagUntilTimeout>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d001      	beq.n	80049dc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e012      	b.n	8004a02 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80049dc:	893b      	ldrh	r3, [r7, #8]
 80049de:	b2da      	uxtb	r2, r3
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	9300      	str	r3, [sp, #0]
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	2200      	movs	r2, #0
 80049ee:	2140      	movs	r1, #64	@ 0x40
 80049f0:	68f8      	ldr	r0, [r7, #12]
 80049f2:	f000 f831 	bl	8004a58 <I2C_WaitOnFlagUntilTimeout>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d001      	beq.n	8004a00 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e000      	b.n	8004a02 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3710      	adds	r7, #16
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	80002000 	.word	0x80002000

08004a10 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	699b      	ldr	r3, [r3, #24]
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	d103      	bne.n	8004a2e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	f003 0301 	and.w	r3, r3, #1
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d007      	beq.n	8004a4c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	699a      	ldr	r2, [r3, #24]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f042 0201 	orr.w	r2, r2, #1
 8004a4a:	619a      	str	r2, [r3, #24]
  }
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr

08004a58 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b084      	sub	sp, #16
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	603b      	str	r3, [r7, #0]
 8004a64:	4613      	mov	r3, r2
 8004a66:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a68:	e03b      	b.n	8004ae2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a6a:	69ba      	ldr	r2, [r7, #24]
 8004a6c:	6839      	ldr	r1, [r7, #0]
 8004a6e:	68f8      	ldr	r0, [r7, #12]
 8004a70:	f000 f8d6 	bl	8004c20 <I2C_IsErrorOccurred>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d001      	beq.n	8004a7e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e041      	b.n	8004b02 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a84:	d02d      	beq.n	8004ae2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a86:	f7fd feb3 	bl	80027f0 <HAL_GetTick>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	69bb      	ldr	r3, [r7, #24]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	683a      	ldr	r2, [r7, #0]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d302      	bcc.n	8004a9c <I2C_WaitOnFlagUntilTimeout+0x44>
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d122      	bne.n	8004ae2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	699a      	ldr	r2, [r3, #24]
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	68ba      	ldr	r2, [r7, #8]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	bf0c      	ite	eq
 8004aac:	2301      	moveq	r3, #1
 8004aae:	2300      	movne	r3, #0
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	79fb      	ldrb	r3, [r7, #7]
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d113      	bne.n	8004ae2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004abe:	f043 0220 	orr.w	r2, r3, #32
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2220      	movs	r2, #32
 8004aca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e00f      	b.n	8004b02 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	699a      	ldr	r2, [r3, #24]
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	4013      	ands	r3, r2
 8004aec:	68ba      	ldr	r2, [r7, #8]
 8004aee:	429a      	cmp	r2, r3
 8004af0:	bf0c      	ite	eq
 8004af2:	2301      	moveq	r3, #1
 8004af4:	2300      	movne	r3, #0
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	461a      	mov	r2, r3
 8004afa:	79fb      	ldrb	r3, [r7, #7]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d0b4      	beq.n	8004a6a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3710      	adds	r7, #16
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}

08004b0a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b0a:	b580      	push	{r7, lr}
 8004b0c:	b084      	sub	sp, #16
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	60f8      	str	r0, [r7, #12]
 8004b12:	60b9      	str	r1, [r7, #8]
 8004b14:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b16:	e033      	b.n	8004b80 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	68b9      	ldr	r1, [r7, #8]
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	f000 f87f 	bl	8004c20 <I2C_IsErrorOccurred>
 8004b22:	4603      	mov	r3, r0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d001      	beq.n	8004b2c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e031      	b.n	8004b90 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b32:	d025      	beq.n	8004b80 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b34:	f7fd fe5c 	bl	80027f0 <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	68ba      	ldr	r2, [r7, #8]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d302      	bcc.n	8004b4a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d11a      	bne.n	8004b80 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	f003 0302 	and.w	r3, r3, #2
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d013      	beq.n	8004b80 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b5c:	f043 0220 	orr.w	r2, r3, #32
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2220      	movs	r2, #32
 8004b68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e007      	b.n	8004b90 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	699b      	ldr	r3, [r3, #24]
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d1c4      	bne.n	8004b18 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b8e:	2300      	movs	r3, #0
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3710      	adds	r7, #16
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ba4:	e02f      	b.n	8004c06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	68b9      	ldr	r1, [r7, #8]
 8004baa:	68f8      	ldr	r0, [r7, #12]
 8004bac:	f000 f838 	bl	8004c20 <I2C_IsErrorOccurred>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d001      	beq.n	8004bba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e02d      	b.n	8004c16 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bba:	f7fd fe19 	bl	80027f0 <HAL_GetTick>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	1ad3      	subs	r3, r2, r3
 8004bc4:	68ba      	ldr	r2, [r7, #8]
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d302      	bcc.n	8004bd0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d11a      	bne.n	8004c06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	f003 0320 	and.w	r3, r3, #32
 8004bda:	2b20      	cmp	r3, #32
 8004bdc:	d013      	beq.n	8004c06 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004be2:	f043 0220 	orr.w	r2, r3, #32
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2220      	movs	r2, #32
 8004bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e007      	b.n	8004c16 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	699b      	ldr	r3, [r3, #24]
 8004c0c:	f003 0320 	and.w	r3, r3, #32
 8004c10:	2b20      	cmp	r3, #32
 8004c12:	d1c8      	bne.n	8004ba6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
	...

08004c20 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b08a      	sub	sp, #40	@ 0x28
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	699b      	ldr	r3, [r3, #24]
 8004c38:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	f003 0310 	and.w	r3, r3, #16
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d068      	beq.n	8004d1e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2210      	movs	r2, #16
 8004c52:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004c54:	e049      	b.n	8004cea <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c5c:	d045      	beq.n	8004cea <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004c5e:	f7fd fdc7 	bl	80027f0 <HAL_GetTick>
 8004c62:	4602      	mov	r2, r0
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	1ad3      	subs	r3, r2, r3
 8004c68:	68ba      	ldr	r2, [r7, #8]
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d302      	bcc.n	8004c74 <I2C_IsErrorOccurred+0x54>
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d13a      	bne.n	8004cea <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c7e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c86:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c96:	d121      	bne.n	8004cdc <I2C_IsErrorOccurred+0xbc>
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c9e:	d01d      	beq.n	8004cdc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004ca0:	7cfb      	ldrb	r3, [r7, #19]
 8004ca2:	2b20      	cmp	r3, #32
 8004ca4:	d01a      	beq.n	8004cdc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	685a      	ldr	r2, [r3, #4]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004cb4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004cb6:	f7fd fd9b 	bl	80027f0 <HAL_GetTick>
 8004cba:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cbc:	e00e      	b.n	8004cdc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004cbe:	f7fd fd97 	bl	80027f0 <HAL_GetTick>
 8004cc2:	4602      	mov	r2, r0
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	1ad3      	subs	r3, r2, r3
 8004cc8:	2b19      	cmp	r3, #25
 8004cca:	d907      	bls.n	8004cdc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004ccc:	6a3b      	ldr	r3, [r7, #32]
 8004cce:	f043 0320 	orr.w	r3, r3, #32
 8004cd2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004cda:	e006      	b.n	8004cea <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	f003 0320 	and.w	r3, r3, #32
 8004ce6:	2b20      	cmp	r3, #32
 8004ce8:	d1e9      	bne.n	8004cbe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	f003 0320 	and.w	r3, r3, #32
 8004cf4:	2b20      	cmp	r3, #32
 8004cf6:	d003      	beq.n	8004d00 <I2C_IsErrorOccurred+0xe0>
 8004cf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d0aa      	beq.n	8004c56 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004d00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d103      	bne.n	8004d10 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2220      	movs	r2, #32
 8004d0e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004d10:	6a3b      	ldr	r3, [r7, #32]
 8004d12:	f043 0304 	orr.w	r3, r3, #4
 8004d16:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	699b      	ldr	r3, [r3, #24]
 8004d24:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d00b      	beq.n	8004d48 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004d30:	6a3b      	ldr	r3, [r7, #32]
 8004d32:	f043 0301 	orr.w	r3, r3, #1
 8004d36:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004d40:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004d48:	69bb      	ldr	r3, [r7, #24]
 8004d4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00b      	beq.n	8004d6a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004d52:	6a3b      	ldr	r3, [r7, #32]
 8004d54:	f043 0308 	orr.w	r3, r3, #8
 8004d58:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d62:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00b      	beq.n	8004d8c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004d74:	6a3b      	ldr	r3, [r7, #32]
 8004d76:	f043 0302 	orr.w	r3, r3, #2
 8004d7a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d84:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004d8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d01c      	beq.n	8004dce <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004d94:	68f8      	ldr	r0, [r7, #12]
 8004d96:	f7ff fe3b 	bl	8004a10 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	6859      	ldr	r1, [r3, #4]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	4b0d      	ldr	r3, [pc, #52]	@ (8004ddc <I2C_IsErrorOccurred+0x1bc>)
 8004da6:	400b      	ands	r3, r1
 8004da8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004dae:	6a3b      	ldr	r3, [r7, #32]
 8004db0:	431a      	orrs	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2220      	movs	r2, #32
 8004dba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004dce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3728      	adds	r7, #40	@ 0x28
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	fe00e800 	.word	0xfe00e800

08004de0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b087      	sub	sp, #28
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	607b      	str	r3, [r7, #4]
 8004dea:	460b      	mov	r3, r1
 8004dec:	817b      	strh	r3, [r7, #10]
 8004dee:	4613      	mov	r3, r2
 8004df0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004df2:	897b      	ldrh	r3, [r7, #10]
 8004df4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004df8:	7a7b      	ldrb	r3, [r7, #9]
 8004dfa:	041b      	lsls	r3, r3, #16
 8004dfc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e00:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e06:	6a3b      	ldr	r3, [r7, #32]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e0e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	685a      	ldr	r2, [r3, #4]
 8004e16:	6a3b      	ldr	r3, [r7, #32]
 8004e18:	0d5b      	lsrs	r3, r3, #21
 8004e1a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004e1e:	4b08      	ldr	r3, [pc, #32]	@ (8004e40 <I2C_TransferConfig+0x60>)
 8004e20:	430b      	orrs	r3, r1
 8004e22:	43db      	mvns	r3, r3
 8004e24:	ea02 0103 	and.w	r1, r2, r3
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004e32:	bf00      	nop
 8004e34:	371c      	adds	r7, #28
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop
 8004e40:	03ff63ff 	.word	0x03ff63ff

08004e44 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	2b20      	cmp	r3, #32
 8004e58:	d138      	bne.n	8004ecc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d101      	bne.n	8004e68 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004e64:	2302      	movs	r3, #2
 8004e66:	e032      	b.n	8004ece <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2224      	movs	r2, #36	@ 0x24
 8004e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f022 0201 	bic.w	r2, r2, #1
 8004e86:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e96:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	6819      	ldr	r1, [r3, #0]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	683a      	ldr	r2, [r7, #0]
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f042 0201 	orr.w	r2, r2, #1
 8004eb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	e000      	b.n	8004ece <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004ecc:	2302      	movs	r3, #2
  }
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	370c      	adds	r7, #12
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004eda:	b480      	push	{r7}
 8004edc:	b085      	sub	sp, #20
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
 8004ee2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	2b20      	cmp	r3, #32
 8004eee:	d139      	bne.n	8004f64 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d101      	bne.n	8004efe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004efa:	2302      	movs	r3, #2
 8004efc:	e033      	b.n	8004f66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2224      	movs	r2, #36	@ 0x24
 8004f0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f022 0201 	bic.w	r2, r2, #1
 8004f1c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004f2c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	021b      	lsls	r3, r3, #8
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68fa      	ldr	r2, [r7, #12]
 8004f3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f042 0201 	orr.w	r2, r2, #1
 8004f4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2220      	movs	r2, #32
 8004f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004f60:	2300      	movs	r3, #0
 8004f62:	e000      	b.n	8004f66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004f64:	2302      	movs	r3, #2
  }
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3714      	adds	r7, #20
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr

08004f72 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004f72:	b580      	push	{r7, lr}
 8004f74:	b086      	sub	sp, #24
 8004f76:	af02      	add	r7, sp, #8
 8004f78:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d101      	bne.n	8004f84 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e108      	b.n	8005196 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d106      	bne.n	8004fa4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f7fd fa1c 	bl	80023dc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2203      	movs	r2, #3
 8004fa8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fb2:	d102      	bne.n	8004fba <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f002 fdaa 	bl	8007b18 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6818      	ldr	r0, [r3, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	7c1a      	ldrb	r2, [r3, #16]
 8004fcc:	f88d 2000 	strb.w	r2, [sp]
 8004fd0:	3304      	adds	r3, #4
 8004fd2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004fd4:	f002 fd46 	bl	8007a64 <USB_CoreInit>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d005      	beq.n	8004fea <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2202      	movs	r2, #2
 8004fe2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e0d5      	b.n	8005196 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2100      	movs	r1, #0
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f002 fda2 	bl	8007b3a <USB_SetCurrentMode>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d005      	beq.n	8005008 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2202      	movs	r2, #2
 8005000:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e0c6      	b.n	8005196 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005008:	2300      	movs	r3, #0
 800500a:	73fb      	strb	r3, [r7, #15]
 800500c:	e04a      	b.n	80050a4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800500e:	7bfa      	ldrb	r2, [r7, #15]
 8005010:	6879      	ldr	r1, [r7, #4]
 8005012:	4613      	mov	r3, r2
 8005014:	00db      	lsls	r3, r3, #3
 8005016:	4413      	add	r3, r2
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	440b      	add	r3, r1
 800501c:	3315      	adds	r3, #21
 800501e:	2201      	movs	r2, #1
 8005020:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005022:	7bfa      	ldrb	r2, [r7, #15]
 8005024:	6879      	ldr	r1, [r7, #4]
 8005026:	4613      	mov	r3, r2
 8005028:	00db      	lsls	r3, r3, #3
 800502a:	4413      	add	r3, r2
 800502c:	009b      	lsls	r3, r3, #2
 800502e:	440b      	add	r3, r1
 8005030:	3314      	adds	r3, #20
 8005032:	7bfa      	ldrb	r2, [r7, #15]
 8005034:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005036:	7bfa      	ldrb	r2, [r7, #15]
 8005038:	7bfb      	ldrb	r3, [r7, #15]
 800503a:	b298      	uxth	r0, r3
 800503c:	6879      	ldr	r1, [r7, #4]
 800503e:	4613      	mov	r3, r2
 8005040:	00db      	lsls	r3, r3, #3
 8005042:	4413      	add	r3, r2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	440b      	add	r3, r1
 8005048:	332e      	adds	r3, #46	@ 0x2e
 800504a:	4602      	mov	r2, r0
 800504c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800504e:	7bfa      	ldrb	r2, [r7, #15]
 8005050:	6879      	ldr	r1, [r7, #4]
 8005052:	4613      	mov	r3, r2
 8005054:	00db      	lsls	r3, r3, #3
 8005056:	4413      	add	r3, r2
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	440b      	add	r3, r1
 800505c:	3318      	adds	r3, #24
 800505e:	2200      	movs	r2, #0
 8005060:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005062:	7bfa      	ldrb	r2, [r7, #15]
 8005064:	6879      	ldr	r1, [r7, #4]
 8005066:	4613      	mov	r3, r2
 8005068:	00db      	lsls	r3, r3, #3
 800506a:	4413      	add	r3, r2
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	440b      	add	r3, r1
 8005070:	331c      	adds	r3, #28
 8005072:	2200      	movs	r2, #0
 8005074:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005076:	7bfa      	ldrb	r2, [r7, #15]
 8005078:	6879      	ldr	r1, [r7, #4]
 800507a:	4613      	mov	r3, r2
 800507c:	00db      	lsls	r3, r3, #3
 800507e:	4413      	add	r3, r2
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	440b      	add	r3, r1
 8005084:	3320      	adds	r3, #32
 8005086:	2200      	movs	r2, #0
 8005088:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800508a:	7bfa      	ldrb	r2, [r7, #15]
 800508c:	6879      	ldr	r1, [r7, #4]
 800508e:	4613      	mov	r3, r2
 8005090:	00db      	lsls	r3, r3, #3
 8005092:	4413      	add	r3, r2
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	440b      	add	r3, r1
 8005098:	3324      	adds	r3, #36	@ 0x24
 800509a:	2200      	movs	r2, #0
 800509c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800509e:	7bfb      	ldrb	r3, [r7, #15]
 80050a0:	3301      	adds	r3, #1
 80050a2:	73fb      	strb	r3, [r7, #15]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	791b      	ldrb	r3, [r3, #4]
 80050a8:	7bfa      	ldrb	r2, [r7, #15]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d3af      	bcc.n	800500e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050ae:	2300      	movs	r3, #0
 80050b0:	73fb      	strb	r3, [r7, #15]
 80050b2:	e044      	b.n	800513e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80050b4:	7bfa      	ldrb	r2, [r7, #15]
 80050b6:	6879      	ldr	r1, [r7, #4]
 80050b8:	4613      	mov	r3, r2
 80050ba:	00db      	lsls	r3, r3, #3
 80050bc:	4413      	add	r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	440b      	add	r3, r1
 80050c2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80050c6:	2200      	movs	r2, #0
 80050c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80050ca:	7bfa      	ldrb	r2, [r7, #15]
 80050cc:	6879      	ldr	r1, [r7, #4]
 80050ce:	4613      	mov	r3, r2
 80050d0:	00db      	lsls	r3, r3, #3
 80050d2:	4413      	add	r3, r2
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	440b      	add	r3, r1
 80050d8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80050dc:	7bfa      	ldrb	r2, [r7, #15]
 80050de:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80050e0:	7bfa      	ldrb	r2, [r7, #15]
 80050e2:	6879      	ldr	r1, [r7, #4]
 80050e4:	4613      	mov	r3, r2
 80050e6:	00db      	lsls	r3, r3, #3
 80050e8:	4413      	add	r3, r2
 80050ea:	009b      	lsls	r3, r3, #2
 80050ec:	440b      	add	r3, r1
 80050ee:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80050f2:	2200      	movs	r2, #0
 80050f4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80050f6:	7bfa      	ldrb	r2, [r7, #15]
 80050f8:	6879      	ldr	r1, [r7, #4]
 80050fa:	4613      	mov	r3, r2
 80050fc:	00db      	lsls	r3, r3, #3
 80050fe:	4413      	add	r3, r2
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	440b      	add	r3, r1
 8005104:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005108:	2200      	movs	r2, #0
 800510a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800510c:	7bfa      	ldrb	r2, [r7, #15]
 800510e:	6879      	ldr	r1, [r7, #4]
 8005110:	4613      	mov	r3, r2
 8005112:	00db      	lsls	r3, r3, #3
 8005114:	4413      	add	r3, r2
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	440b      	add	r3, r1
 800511a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800511e:	2200      	movs	r2, #0
 8005120:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005122:	7bfa      	ldrb	r2, [r7, #15]
 8005124:	6879      	ldr	r1, [r7, #4]
 8005126:	4613      	mov	r3, r2
 8005128:	00db      	lsls	r3, r3, #3
 800512a:	4413      	add	r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	440b      	add	r3, r1
 8005130:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005134:	2200      	movs	r2, #0
 8005136:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005138:	7bfb      	ldrb	r3, [r7, #15]
 800513a:	3301      	adds	r3, #1
 800513c:	73fb      	strb	r3, [r7, #15]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	791b      	ldrb	r3, [r3, #4]
 8005142:	7bfa      	ldrb	r2, [r7, #15]
 8005144:	429a      	cmp	r2, r3
 8005146:	d3b5      	bcc.n	80050b4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6818      	ldr	r0, [r3, #0]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	7c1a      	ldrb	r2, [r3, #16]
 8005150:	f88d 2000 	strb.w	r2, [sp]
 8005154:	3304      	adds	r3, #4
 8005156:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005158:	f002 fd3c 	bl	8007bd4 <USB_DevInit>
 800515c:	4603      	mov	r3, r0
 800515e:	2b00      	cmp	r3, #0
 8005160:	d005      	beq.n	800516e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2202      	movs	r2, #2
 8005166:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e013      	b.n	8005196 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	7b1b      	ldrb	r3, [r3, #12]
 8005180:	2b01      	cmp	r3, #1
 8005182:	d102      	bne.n	800518a <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 f80b 	bl	80051a0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4618      	mov	r0, r3
 8005190:	f002 fef7 	bl	8007f82 <USB_DevDisconnect>

  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3710      	adds	r7, #16
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
	...

080051a0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b085      	sub	sp, #20
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2201      	movs	r2, #1
 80051b2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	699b      	ldr	r3, [r3, #24]
 80051c2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80051ce:	4b05      	ldr	r3, [pc, #20]	@ (80051e4 <HAL_PCDEx_ActivateLPM+0x44>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80051d6:	2300      	movs	r3, #0
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3714      	adds	r7, #20
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr
 80051e4:	10000003 	.word	0x10000003

080051e8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80051e8:	b480      	push	{r7}
 80051ea:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051ec:	4b05      	ldr	r3, [pc, #20]	@ (8005204 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a04      	ldr	r2, [pc, #16]	@ (8005204 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80051f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051f6:	6013      	str	r3, [r2, #0]
}
 80051f8:	bf00      	nop
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr
 8005202:	bf00      	nop
 8005204:	40007000 	.word	0x40007000

08005208 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b082      	sub	sp, #8
 800520c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800520e:	2300      	movs	r3, #0
 8005210:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005212:	4b23      	ldr	r3, [pc, #140]	@ (80052a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005216:	4a22      	ldr	r2, [pc, #136]	@ (80052a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005218:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800521c:	6413      	str	r3, [r2, #64]	@ 0x40
 800521e:	4b20      	ldr	r3, [pc, #128]	@ (80052a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005222:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005226:	603b      	str	r3, [r7, #0]
 8005228:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800522a:	4b1e      	ldr	r3, [pc, #120]	@ (80052a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a1d      	ldr	r2, [pc, #116]	@ (80052a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005230:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005234:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005236:	f7fd fadb 	bl	80027f0 <HAL_GetTick>
 800523a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800523c:	e009      	b.n	8005252 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800523e:	f7fd fad7 	bl	80027f0 <HAL_GetTick>
 8005242:	4602      	mov	r2, r0
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800524c:	d901      	bls.n	8005252 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800524e:	2303      	movs	r3, #3
 8005250:	e022      	b.n	8005298 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005252:	4b14      	ldr	r3, [pc, #80]	@ (80052a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800525a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800525e:	d1ee      	bne.n	800523e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005260:	4b10      	ldr	r3, [pc, #64]	@ (80052a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a0f      	ldr	r2, [pc, #60]	@ (80052a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005266:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800526a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800526c:	f7fd fac0 	bl	80027f0 <HAL_GetTick>
 8005270:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005272:	e009      	b.n	8005288 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005274:	f7fd fabc 	bl	80027f0 <HAL_GetTick>
 8005278:	4602      	mov	r2, r0
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	1ad3      	subs	r3, r2, r3
 800527e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005282:	d901      	bls.n	8005288 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005284:	2303      	movs	r3, #3
 8005286:	e007      	b.n	8005298 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005288:	4b06      	ldr	r3, [pc, #24]	@ (80052a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005290:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005294:	d1ee      	bne.n	8005274 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005296:	2300      	movs	r3, #0
}
 8005298:	4618      	mov	r0, r3
 800529a:	3708      	adds	r7, #8
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	40023800 	.word	0x40023800
 80052a4:	40007000 	.word	0x40007000

080052a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b086      	sub	sp, #24
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80052b0:	2300      	movs	r3, #0
 80052b2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d101      	bne.n	80052be <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e29b      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f003 0301 	and.w	r3, r3, #1
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	f000 8087 	beq.w	80053da <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80052cc:	4b96      	ldr	r3, [pc, #600]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	f003 030c 	and.w	r3, r3, #12
 80052d4:	2b04      	cmp	r3, #4
 80052d6:	d00c      	beq.n	80052f2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052d8:	4b93      	ldr	r3, [pc, #588]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	f003 030c 	and.w	r3, r3, #12
 80052e0:	2b08      	cmp	r3, #8
 80052e2:	d112      	bne.n	800530a <HAL_RCC_OscConfig+0x62>
 80052e4:	4b90      	ldr	r3, [pc, #576]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80052f0:	d10b      	bne.n	800530a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052f2:	4b8d      	ldr	r3, [pc, #564]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d06c      	beq.n	80053d8 <HAL_RCC_OscConfig+0x130>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d168      	bne.n	80053d8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e275      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005312:	d106      	bne.n	8005322 <HAL_RCC_OscConfig+0x7a>
 8005314:	4b84      	ldr	r3, [pc, #528]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a83      	ldr	r2, [pc, #524]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 800531a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800531e:	6013      	str	r3, [r2, #0]
 8005320:	e02e      	b.n	8005380 <HAL_RCC_OscConfig+0xd8>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10c      	bne.n	8005344 <HAL_RCC_OscConfig+0x9c>
 800532a:	4b7f      	ldr	r3, [pc, #508]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a7e      	ldr	r2, [pc, #504]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005330:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005334:	6013      	str	r3, [r2, #0]
 8005336:	4b7c      	ldr	r3, [pc, #496]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a7b      	ldr	r2, [pc, #492]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 800533c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005340:	6013      	str	r3, [r2, #0]
 8005342:	e01d      	b.n	8005380 <HAL_RCC_OscConfig+0xd8>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800534c:	d10c      	bne.n	8005368 <HAL_RCC_OscConfig+0xc0>
 800534e:	4b76      	ldr	r3, [pc, #472]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a75      	ldr	r2, [pc, #468]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005354:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005358:	6013      	str	r3, [r2, #0]
 800535a:	4b73      	ldr	r3, [pc, #460]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a72      	ldr	r2, [pc, #456]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005360:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005364:	6013      	str	r3, [r2, #0]
 8005366:	e00b      	b.n	8005380 <HAL_RCC_OscConfig+0xd8>
 8005368:	4b6f      	ldr	r3, [pc, #444]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a6e      	ldr	r2, [pc, #440]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 800536e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005372:	6013      	str	r3, [r2, #0]
 8005374:	4b6c      	ldr	r3, [pc, #432]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a6b      	ldr	r2, [pc, #428]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 800537a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800537e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d013      	beq.n	80053b0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005388:	f7fd fa32 	bl	80027f0 <HAL_GetTick>
 800538c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800538e:	e008      	b.n	80053a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005390:	f7fd fa2e 	bl	80027f0 <HAL_GetTick>
 8005394:	4602      	mov	r2, r0
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	1ad3      	subs	r3, r2, r3
 800539a:	2b64      	cmp	r3, #100	@ 0x64
 800539c:	d901      	bls.n	80053a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800539e:	2303      	movs	r3, #3
 80053a0:	e229      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053a2:	4b61      	ldr	r3, [pc, #388]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d0f0      	beq.n	8005390 <HAL_RCC_OscConfig+0xe8>
 80053ae:	e014      	b.n	80053da <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053b0:	f7fd fa1e 	bl	80027f0 <HAL_GetTick>
 80053b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053b6:	e008      	b.n	80053ca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053b8:	f7fd fa1a 	bl	80027f0 <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	2b64      	cmp	r3, #100	@ 0x64
 80053c4:	d901      	bls.n	80053ca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e215      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053ca:	4b57      	ldr	r3, [pc, #348]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d1f0      	bne.n	80053b8 <HAL_RCC_OscConfig+0x110>
 80053d6:	e000      	b.n	80053da <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f003 0302 	and.w	r3, r3, #2
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d069      	beq.n	80054ba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80053e6:	4b50      	ldr	r3, [pc, #320]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f003 030c 	and.w	r3, r3, #12
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00b      	beq.n	800540a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053f2:	4b4d      	ldr	r3, [pc, #308]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	f003 030c 	and.w	r3, r3, #12
 80053fa:	2b08      	cmp	r3, #8
 80053fc:	d11c      	bne.n	8005438 <HAL_RCC_OscConfig+0x190>
 80053fe:	4b4a      	ldr	r3, [pc, #296]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d116      	bne.n	8005438 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800540a:	4b47      	ldr	r3, [pc, #284]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0302 	and.w	r3, r3, #2
 8005412:	2b00      	cmp	r3, #0
 8005414:	d005      	beq.n	8005422 <HAL_RCC_OscConfig+0x17a>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	2b01      	cmp	r3, #1
 800541c:	d001      	beq.n	8005422 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e1e9      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005422:	4b41      	ldr	r3, [pc, #260]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	691b      	ldr	r3, [r3, #16]
 800542e:	00db      	lsls	r3, r3, #3
 8005430:	493d      	ldr	r1, [pc, #244]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005432:	4313      	orrs	r3, r2
 8005434:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005436:	e040      	b.n	80054ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d023      	beq.n	8005488 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005440:	4b39      	ldr	r3, [pc, #228]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a38      	ldr	r2, [pc, #224]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005446:	f043 0301 	orr.w	r3, r3, #1
 800544a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800544c:	f7fd f9d0 	bl	80027f0 <HAL_GetTick>
 8005450:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005452:	e008      	b.n	8005466 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005454:	f7fd f9cc 	bl	80027f0 <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	1ad3      	subs	r3, r2, r3
 800545e:	2b02      	cmp	r3, #2
 8005460:	d901      	bls.n	8005466 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e1c7      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005466:	4b30      	ldr	r3, [pc, #192]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0302 	and.w	r3, r3, #2
 800546e:	2b00      	cmp	r3, #0
 8005470:	d0f0      	beq.n	8005454 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005472:	4b2d      	ldr	r3, [pc, #180]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	691b      	ldr	r3, [r3, #16]
 800547e:	00db      	lsls	r3, r3, #3
 8005480:	4929      	ldr	r1, [pc, #164]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005482:	4313      	orrs	r3, r2
 8005484:	600b      	str	r3, [r1, #0]
 8005486:	e018      	b.n	80054ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005488:	4b27      	ldr	r3, [pc, #156]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a26      	ldr	r2, [pc, #152]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 800548e:	f023 0301 	bic.w	r3, r3, #1
 8005492:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005494:	f7fd f9ac 	bl	80027f0 <HAL_GetTick>
 8005498:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800549a:	e008      	b.n	80054ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800549c:	f7fd f9a8 	bl	80027f0 <HAL_GetTick>
 80054a0:	4602      	mov	r2, r0
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	d901      	bls.n	80054ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80054aa:	2303      	movs	r3, #3
 80054ac:	e1a3      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054ae:	4b1e      	ldr	r3, [pc, #120]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f003 0302 	and.w	r3, r3, #2
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d1f0      	bne.n	800549c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0308 	and.w	r3, r3, #8
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d038      	beq.n	8005538 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d019      	beq.n	8005502 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054ce:	4b16      	ldr	r3, [pc, #88]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 80054d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054d2:	4a15      	ldr	r2, [pc, #84]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 80054d4:	f043 0301 	orr.w	r3, r3, #1
 80054d8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054da:	f7fd f989 	bl	80027f0 <HAL_GetTick>
 80054de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054e0:	e008      	b.n	80054f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054e2:	f7fd f985 	bl	80027f0 <HAL_GetTick>
 80054e6:	4602      	mov	r2, r0
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	2b02      	cmp	r3, #2
 80054ee:	d901      	bls.n	80054f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e180      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 80054f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054f8:	f003 0302 	and.w	r3, r3, #2
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d0f0      	beq.n	80054e2 <HAL_RCC_OscConfig+0x23a>
 8005500:	e01a      	b.n	8005538 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005502:	4b09      	ldr	r3, [pc, #36]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005504:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005506:	4a08      	ldr	r2, [pc, #32]	@ (8005528 <HAL_RCC_OscConfig+0x280>)
 8005508:	f023 0301 	bic.w	r3, r3, #1
 800550c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800550e:	f7fd f96f 	bl	80027f0 <HAL_GetTick>
 8005512:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005514:	e00a      	b.n	800552c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005516:	f7fd f96b 	bl	80027f0 <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d903      	bls.n	800552c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e166      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>
 8005528:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800552c:	4b92      	ldr	r3, [pc, #584]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 800552e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005530:	f003 0302 	and.w	r3, r3, #2
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1ee      	bne.n	8005516 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0304 	and.w	r3, r3, #4
 8005540:	2b00      	cmp	r3, #0
 8005542:	f000 80a4 	beq.w	800568e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005546:	4b8c      	ldr	r3, [pc, #560]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 8005548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800554a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800554e:	2b00      	cmp	r3, #0
 8005550:	d10d      	bne.n	800556e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005552:	4b89      	ldr	r3, [pc, #548]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 8005554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005556:	4a88      	ldr	r2, [pc, #544]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 8005558:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800555c:	6413      	str	r3, [r2, #64]	@ 0x40
 800555e:	4b86      	ldr	r3, [pc, #536]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 8005560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005566:	60bb      	str	r3, [r7, #8]
 8005568:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800556a:	2301      	movs	r3, #1
 800556c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800556e:	4b83      	ldr	r3, [pc, #524]	@ (800577c <HAL_RCC_OscConfig+0x4d4>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005576:	2b00      	cmp	r3, #0
 8005578:	d118      	bne.n	80055ac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800557a:	4b80      	ldr	r3, [pc, #512]	@ (800577c <HAL_RCC_OscConfig+0x4d4>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a7f      	ldr	r2, [pc, #508]	@ (800577c <HAL_RCC_OscConfig+0x4d4>)
 8005580:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005584:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005586:	f7fd f933 	bl	80027f0 <HAL_GetTick>
 800558a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800558c:	e008      	b.n	80055a0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800558e:	f7fd f92f 	bl	80027f0 <HAL_GetTick>
 8005592:	4602      	mov	r2, r0
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	1ad3      	subs	r3, r2, r3
 8005598:	2b64      	cmp	r3, #100	@ 0x64
 800559a:	d901      	bls.n	80055a0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800559c:	2303      	movs	r3, #3
 800559e:	e12a      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055a0:	4b76      	ldr	r3, [pc, #472]	@ (800577c <HAL_RCC_OscConfig+0x4d4>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d0f0      	beq.n	800558e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d106      	bne.n	80055c2 <HAL_RCC_OscConfig+0x31a>
 80055b4:	4b70      	ldr	r3, [pc, #448]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 80055b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055b8:	4a6f      	ldr	r2, [pc, #444]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 80055ba:	f043 0301 	orr.w	r3, r3, #1
 80055be:	6713      	str	r3, [r2, #112]	@ 0x70
 80055c0:	e02d      	b.n	800561e <HAL_RCC_OscConfig+0x376>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d10c      	bne.n	80055e4 <HAL_RCC_OscConfig+0x33c>
 80055ca:	4b6b      	ldr	r3, [pc, #428]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 80055cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ce:	4a6a      	ldr	r2, [pc, #424]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 80055d0:	f023 0301 	bic.w	r3, r3, #1
 80055d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80055d6:	4b68      	ldr	r3, [pc, #416]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 80055d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055da:	4a67      	ldr	r2, [pc, #412]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 80055dc:	f023 0304 	bic.w	r3, r3, #4
 80055e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80055e2:	e01c      	b.n	800561e <HAL_RCC_OscConfig+0x376>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	2b05      	cmp	r3, #5
 80055ea:	d10c      	bne.n	8005606 <HAL_RCC_OscConfig+0x35e>
 80055ec:	4b62      	ldr	r3, [pc, #392]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 80055ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055f0:	4a61      	ldr	r2, [pc, #388]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 80055f2:	f043 0304 	orr.w	r3, r3, #4
 80055f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80055f8:	4b5f      	ldr	r3, [pc, #380]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 80055fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055fc:	4a5e      	ldr	r2, [pc, #376]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 80055fe:	f043 0301 	orr.w	r3, r3, #1
 8005602:	6713      	str	r3, [r2, #112]	@ 0x70
 8005604:	e00b      	b.n	800561e <HAL_RCC_OscConfig+0x376>
 8005606:	4b5c      	ldr	r3, [pc, #368]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 8005608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800560a:	4a5b      	ldr	r2, [pc, #364]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 800560c:	f023 0301 	bic.w	r3, r3, #1
 8005610:	6713      	str	r3, [r2, #112]	@ 0x70
 8005612:	4b59      	ldr	r3, [pc, #356]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 8005614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005616:	4a58      	ldr	r2, [pc, #352]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 8005618:	f023 0304 	bic.w	r3, r3, #4
 800561c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d015      	beq.n	8005652 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005626:	f7fd f8e3 	bl	80027f0 <HAL_GetTick>
 800562a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800562c:	e00a      	b.n	8005644 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800562e:	f7fd f8df 	bl	80027f0 <HAL_GetTick>
 8005632:	4602      	mov	r2, r0
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	1ad3      	subs	r3, r2, r3
 8005638:	f241 3288 	movw	r2, #5000	@ 0x1388
 800563c:	4293      	cmp	r3, r2
 800563e:	d901      	bls.n	8005644 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005640:	2303      	movs	r3, #3
 8005642:	e0d8      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005644:	4b4c      	ldr	r3, [pc, #304]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 8005646:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005648:	f003 0302 	and.w	r3, r3, #2
 800564c:	2b00      	cmp	r3, #0
 800564e:	d0ee      	beq.n	800562e <HAL_RCC_OscConfig+0x386>
 8005650:	e014      	b.n	800567c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005652:	f7fd f8cd 	bl	80027f0 <HAL_GetTick>
 8005656:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005658:	e00a      	b.n	8005670 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800565a:	f7fd f8c9 	bl	80027f0 <HAL_GetTick>
 800565e:	4602      	mov	r2, r0
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005668:	4293      	cmp	r3, r2
 800566a:	d901      	bls.n	8005670 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800566c:	2303      	movs	r3, #3
 800566e:	e0c2      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005670:	4b41      	ldr	r3, [pc, #260]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 8005672:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005674:	f003 0302 	and.w	r3, r3, #2
 8005678:	2b00      	cmp	r3, #0
 800567a:	d1ee      	bne.n	800565a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800567c:	7dfb      	ldrb	r3, [r7, #23]
 800567e:	2b01      	cmp	r3, #1
 8005680:	d105      	bne.n	800568e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005682:	4b3d      	ldr	r3, [pc, #244]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 8005684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005686:	4a3c      	ldr	r2, [pc, #240]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 8005688:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800568c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	699b      	ldr	r3, [r3, #24]
 8005692:	2b00      	cmp	r3, #0
 8005694:	f000 80ae 	beq.w	80057f4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005698:	4b37      	ldr	r3, [pc, #220]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	f003 030c 	and.w	r3, r3, #12
 80056a0:	2b08      	cmp	r3, #8
 80056a2:	d06d      	beq.n	8005780 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	699b      	ldr	r3, [r3, #24]
 80056a8:	2b02      	cmp	r3, #2
 80056aa:	d14b      	bne.n	8005744 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056ac:	4b32      	ldr	r3, [pc, #200]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a31      	ldr	r2, [pc, #196]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 80056b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056b8:	f7fd f89a 	bl	80027f0 <HAL_GetTick>
 80056bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056be:	e008      	b.n	80056d2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056c0:	f7fd f896 	bl	80027f0 <HAL_GetTick>
 80056c4:	4602      	mov	r2, r0
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	1ad3      	subs	r3, r2, r3
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d901      	bls.n	80056d2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80056ce:	2303      	movs	r3, #3
 80056d0:	e091      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056d2:	4b29      	ldr	r3, [pc, #164]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1f0      	bne.n	80056c0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	69da      	ldr	r2, [r3, #28]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6a1b      	ldr	r3, [r3, #32]
 80056e6:	431a      	orrs	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ec:	019b      	lsls	r3, r3, #6
 80056ee:	431a      	orrs	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f4:	085b      	lsrs	r3, r3, #1
 80056f6:	3b01      	subs	r3, #1
 80056f8:	041b      	lsls	r3, r3, #16
 80056fa:	431a      	orrs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005700:	061b      	lsls	r3, r3, #24
 8005702:	431a      	orrs	r2, r3
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005708:	071b      	lsls	r3, r3, #28
 800570a:	491b      	ldr	r1, [pc, #108]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 800570c:	4313      	orrs	r3, r2
 800570e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005710:	4b19      	ldr	r3, [pc, #100]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a18      	ldr	r2, [pc, #96]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 8005716:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800571a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800571c:	f7fd f868 	bl	80027f0 <HAL_GetTick>
 8005720:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005722:	e008      	b.n	8005736 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005724:	f7fd f864 	bl	80027f0 <HAL_GetTick>
 8005728:	4602      	mov	r2, r0
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	1ad3      	subs	r3, r2, r3
 800572e:	2b02      	cmp	r3, #2
 8005730:	d901      	bls.n	8005736 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e05f      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005736:	4b10      	ldr	r3, [pc, #64]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800573e:	2b00      	cmp	r3, #0
 8005740:	d0f0      	beq.n	8005724 <HAL_RCC_OscConfig+0x47c>
 8005742:	e057      	b.n	80057f4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005744:	4b0c      	ldr	r3, [pc, #48]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a0b      	ldr	r2, [pc, #44]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 800574a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800574e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005750:	f7fd f84e 	bl	80027f0 <HAL_GetTick>
 8005754:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005756:	e008      	b.n	800576a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005758:	f7fd f84a 	bl	80027f0 <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	2b02      	cmp	r3, #2
 8005764:	d901      	bls.n	800576a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e045      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800576a:	4b03      	ldr	r3, [pc, #12]	@ (8005778 <HAL_RCC_OscConfig+0x4d0>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1f0      	bne.n	8005758 <HAL_RCC_OscConfig+0x4b0>
 8005776:	e03d      	b.n	80057f4 <HAL_RCC_OscConfig+0x54c>
 8005778:	40023800 	.word	0x40023800
 800577c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005780:	4b1f      	ldr	r3, [pc, #124]	@ (8005800 <HAL_RCC_OscConfig+0x558>)
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	2b01      	cmp	r3, #1
 800578c:	d030      	beq.n	80057f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005798:	429a      	cmp	r2, r3
 800579a:	d129      	bne.n	80057f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d122      	bne.n	80057f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80057aa:	68fa      	ldr	r2, [r7, #12]
 80057ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80057b0:	4013      	ands	r3, r2
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80057b6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d119      	bne.n	80057f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057c6:	085b      	lsrs	r3, r3, #1
 80057c8:	3b01      	subs	r3, #1
 80057ca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d10f      	bne.n	80057f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057da:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80057dc:	429a      	cmp	r2, r3
 80057de:	d107      	bne.n	80057f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ea:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d001      	beq.n	80057f4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	e000      	b.n	80057f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80057f4:	2300      	movs	r3, #0
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	3718      	adds	r7, #24
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}
 80057fe:	bf00      	nop
 8005800:	40023800 	.word	0x40023800

08005804 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b084      	sub	sp, #16
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800580e:	2300      	movs	r3, #0
 8005810:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d101      	bne.n	800581c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e0d0      	b.n	80059be <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800581c:	4b6a      	ldr	r3, [pc, #424]	@ (80059c8 <HAL_RCC_ClockConfig+0x1c4>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f003 030f 	and.w	r3, r3, #15
 8005824:	683a      	ldr	r2, [r7, #0]
 8005826:	429a      	cmp	r2, r3
 8005828:	d910      	bls.n	800584c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800582a:	4b67      	ldr	r3, [pc, #412]	@ (80059c8 <HAL_RCC_ClockConfig+0x1c4>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f023 020f 	bic.w	r2, r3, #15
 8005832:	4965      	ldr	r1, [pc, #404]	@ (80059c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	4313      	orrs	r3, r2
 8005838:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800583a:	4b63      	ldr	r3, [pc, #396]	@ (80059c8 <HAL_RCC_ClockConfig+0x1c4>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 030f 	and.w	r3, r3, #15
 8005842:	683a      	ldr	r2, [r7, #0]
 8005844:	429a      	cmp	r2, r3
 8005846:	d001      	beq.n	800584c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	e0b8      	b.n	80059be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0302 	and.w	r3, r3, #2
 8005854:	2b00      	cmp	r3, #0
 8005856:	d020      	beq.n	800589a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 0304 	and.w	r3, r3, #4
 8005860:	2b00      	cmp	r3, #0
 8005862:	d005      	beq.n	8005870 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005864:	4b59      	ldr	r3, [pc, #356]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	4a58      	ldr	r2, [pc, #352]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 800586a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800586e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0308 	and.w	r3, r3, #8
 8005878:	2b00      	cmp	r3, #0
 800587a:	d005      	beq.n	8005888 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800587c:	4b53      	ldr	r3, [pc, #332]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	4a52      	ldr	r2, [pc, #328]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 8005882:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005886:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005888:	4b50      	ldr	r3, [pc, #320]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	494d      	ldr	r1, [pc, #308]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 8005896:	4313      	orrs	r3, r2
 8005898:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 0301 	and.w	r3, r3, #1
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d040      	beq.n	8005928 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d107      	bne.n	80058be <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ae:	4b47      	ldr	r3, [pc, #284]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d115      	bne.n	80058e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e07f      	b.n	80059be <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	2b02      	cmp	r3, #2
 80058c4:	d107      	bne.n	80058d6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058c6:	4b41      	ldr	r3, [pc, #260]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d109      	bne.n	80058e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e073      	b.n	80059be <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058d6:	4b3d      	ldr	r3, [pc, #244]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 0302 	and.w	r3, r3, #2
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d101      	bne.n	80058e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e06b      	b.n	80059be <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80058e6:	4b39      	ldr	r3, [pc, #228]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	f023 0203 	bic.w	r2, r3, #3
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	4936      	ldr	r1, [pc, #216]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 80058f4:	4313      	orrs	r3, r2
 80058f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058f8:	f7fc ff7a 	bl	80027f0 <HAL_GetTick>
 80058fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058fe:	e00a      	b.n	8005916 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005900:	f7fc ff76 	bl	80027f0 <HAL_GetTick>
 8005904:	4602      	mov	r2, r0
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800590e:	4293      	cmp	r3, r2
 8005910:	d901      	bls.n	8005916 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e053      	b.n	80059be <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005916:	4b2d      	ldr	r3, [pc, #180]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f003 020c 	and.w	r2, r3, #12
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	009b      	lsls	r3, r3, #2
 8005924:	429a      	cmp	r2, r3
 8005926:	d1eb      	bne.n	8005900 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005928:	4b27      	ldr	r3, [pc, #156]	@ (80059c8 <HAL_RCC_ClockConfig+0x1c4>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f003 030f 	and.w	r3, r3, #15
 8005930:	683a      	ldr	r2, [r7, #0]
 8005932:	429a      	cmp	r2, r3
 8005934:	d210      	bcs.n	8005958 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005936:	4b24      	ldr	r3, [pc, #144]	@ (80059c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f023 020f 	bic.w	r2, r3, #15
 800593e:	4922      	ldr	r1, [pc, #136]	@ (80059c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	4313      	orrs	r3, r2
 8005944:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005946:	4b20      	ldr	r3, [pc, #128]	@ (80059c8 <HAL_RCC_ClockConfig+0x1c4>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 030f 	and.w	r3, r3, #15
 800594e:	683a      	ldr	r2, [r7, #0]
 8005950:	429a      	cmp	r2, r3
 8005952:	d001      	beq.n	8005958 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e032      	b.n	80059be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f003 0304 	and.w	r3, r3, #4
 8005960:	2b00      	cmp	r3, #0
 8005962:	d008      	beq.n	8005976 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005964:	4b19      	ldr	r3, [pc, #100]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	4916      	ldr	r1, [pc, #88]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 8005972:	4313      	orrs	r3, r2
 8005974:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 0308 	and.w	r3, r3, #8
 800597e:	2b00      	cmp	r3, #0
 8005980:	d009      	beq.n	8005996 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005982:	4b12      	ldr	r3, [pc, #72]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	691b      	ldr	r3, [r3, #16]
 800598e:	00db      	lsls	r3, r3, #3
 8005990:	490e      	ldr	r1, [pc, #56]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 8005992:	4313      	orrs	r3, r2
 8005994:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005996:	f000 f821 	bl	80059dc <HAL_RCC_GetSysClockFreq>
 800599a:	4602      	mov	r2, r0
 800599c:	4b0b      	ldr	r3, [pc, #44]	@ (80059cc <HAL_RCC_ClockConfig+0x1c8>)
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	091b      	lsrs	r3, r3, #4
 80059a2:	f003 030f 	and.w	r3, r3, #15
 80059a6:	490a      	ldr	r1, [pc, #40]	@ (80059d0 <HAL_RCC_ClockConfig+0x1cc>)
 80059a8:	5ccb      	ldrb	r3, [r1, r3]
 80059aa:	fa22 f303 	lsr.w	r3, r2, r3
 80059ae:	4a09      	ldr	r2, [pc, #36]	@ (80059d4 <HAL_RCC_ClockConfig+0x1d0>)
 80059b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80059b2:	4b09      	ldr	r3, [pc, #36]	@ (80059d8 <HAL_RCC_ClockConfig+0x1d4>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4618      	mov	r0, r3
 80059b8:	f7fc fed6 	bl	8002768 <HAL_InitTick>

  return HAL_OK;
 80059bc:	2300      	movs	r3, #0
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3710      	adds	r7, #16
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	40023c00 	.word	0x40023c00
 80059cc:	40023800 	.word	0x40023800
 80059d0:	08018ce0 	.word	0x08018ce0
 80059d4:	20000000 	.word	0x20000000
 80059d8:	20000004 	.word	0x20000004

080059dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059e0:	b094      	sub	sp, #80	@ 0x50
 80059e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80059e4:	2300      	movs	r3, #0
 80059e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80059e8:	2300      	movs	r3, #0
 80059ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059ec:	2300      	movs	r3, #0
 80059ee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80059f0:	2300      	movs	r3, #0
 80059f2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80059f4:	4b79      	ldr	r3, [pc, #484]	@ (8005bdc <HAL_RCC_GetSysClockFreq+0x200>)
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	f003 030c 	and.w	r3, r3, #12
 80059fc:	2b08      	cmp	r3, #8
 80059fe:	d00d      	beq.n	8005a1c <HAL_RCC_GetSysClockFreq+0x40>
 8005a00:	2b08      	cmp	r3, #8
 8005a02:	f200 80e1 	bhi.w	8005bc8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d002      	beq.n	8005a10 <HAL_RCC_GetSysClockFreq+0x34>
 8005a0a:	2b04      	cmp	r3, #4
 8005a0c:	d003      	beq.n	8005a16 <HAL_RCC_GetSysClockFreq+0x3a>
 8005a0e:	e0db      	b.n	8005bc8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a10:	4b73      	ldr	r3, [pc, #460]	@ (8005be0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005a12:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005a14:	e0db      	b.n	8005bce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a16:	4b73      	ldr	r3, [pc, #460]	@ (8005be4 <HAL_RCC_GetSysClockFreq+0x208>)
 8005a18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005a1a:	e0d8      	b.n	8005bce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a1c:	4b6f      	ldr	r3, [pc, #444]	@ (8005bdc <HAL_RCC_GetSysClockFreq+0x200>)
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a24:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005a26:	4b6d      	ldr	r3, [pc, #436]	@ (8005bdc <HAL_RCC_GetSysClockFreq+0x200>)
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d063      	beq.n	8005afa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a32:	4b6a      	ldr	r3, [pc, #424]	@ (8005bdc <HAL_RCC_GetSysClockFreq+0x200>)
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	099b      	lsrs	r3, r3, #6
 8005a38:	2200      	movs	r2, #0
 8005a3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005a3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a44:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a46:	2300      	movs	r3, #0
 8005a48:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a4a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005a4e:	4622      	mov	r2, r4
 8005a50:	462b      	mov	r3, r5
 8005a52:	f04f 0000 	mov.w	r0, #0
 8005a56:	f04f 0100 	mov.w	r1, #0
 8005a5a:	0159      	lsls	r1, r3, #5
 8005a5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a60:	0150      	lsls	r0, r2, #5
 8005a62:	4602      	mov	r2, r0
 8005a64:	460b      	mov	r3, r1
 8005a66:	4621      	mov	r1, r4
 8005a68:	1a51      	subs	r1, r2, r1
 8005a6a:	6139      	str	r1, [r7, #16]
 8005a6c:	4629      	mov	r1, r5
 8005a6e:	eb63 0301 	sbc.w	r3, r3, r1
 8005a72:	617b      	str	r3, [r7, #20]
 8005a74:	f04f 0200 	mov.w	r2, #0
 8005a78:	f04f 0300 	mov.w	r3, #0
 8005a7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005a80:	4659      	mov	r1, fp
 8005a82:	018b      	lsls	r3, r1, #6
 8005a84:	4651      	mov	r1, sl
 8005a86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005a8a:	4651      	mov	r1, sl
 8005a8c:	018a      	lsls	r2, r1, #6
 8005a8e:	4651      	mov	r1, sl
 8005a90:	ebb2 0801 	subs.w	r8, r2, r1
 8005a94:	4659      	mov	r1, fp
 8005a96:	eb63 0901 	sbc.w	r9, r3, r1
 8005a9a:	f04f 0200 	mov.w	r2, #0
 8005a9e:	f04f 0300 	mov.w	r3, #0
 8005aa2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005aa6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005aaa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005aae:	4690      	mov	r8, r2
 8005ab0:	4699      	mov	r9, r3
 8005ab2:	4623      	mov	r3, r4
 8005ab4:	eb18 0303 	adds.w	r3, r8, r3
 8005ab8:	60bb      	str	r3, [r7, #8]
 8005aba:	462b      	mov	r3, r5
 8005abc:	eb49 0303 	adc.w	r3, r9, r3
 8005ac0:	60fb      	str	r3, [r7, #12]
 8005ac2:	f04f 0200 	mov.w	r2, #0
 8005ac6:	f04f 0300 	mov.w	r3, #0
 8005aca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005ace:	4629      	mov	r1, r5
 8005ad0:	024b      	lsls	r3, r1, #9
 8005ad2:	4621      	mov	r1, r4
 8005ad4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005ad8:	4621      	mov	r1, r4
 8005ada:	024a      	lsls	r2, r1, #9
 8005adc:	4610      	mov	r0, r2
 8005ade:	4619      	mov	r1, r3
 8005ae0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ae6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ae8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005aec:	f7fa fd0e 	bl	800050c <__aeabi_uldivmod>
 8005af0:	4602      	mov	r2, r0
 8005af2:	460b      	mov	r3, r1
 8005af4:	4613      	mov	r3, r2
 8005af6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005af8:	e058      	b.n	8005bac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005afa:	4b38      	ldr	r3, [pc, #224]	@ (8005bdc <HAL_RCC_GetSysClockFreq+0x200>)
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	099b      	lsrs	r3, r3, #6
 8005b00:	2200      	movs	r2, #0
 8005b02:	4618      	mov	r0, r3
 8005b04:	4611      	mov	r1, r2
 8005b06:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005b0a:	623b      	str	r3, [r7, #32]
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b10:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005b14:	4642      	mov	r2, r8
 8005b16:	464b      	mov	r3, r9
 8005b18:	f04f 0000 	mov.w	r0, #0
 8005b1c:	f04f 0100 	mov.w	r1, #0
 8005b20:	0159      	lsls	r1, r3, #5
 8005b22:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b26:	0150      	lsls	r0, r2, #5
 8005b28:	4602      	mov	r2, r0
 8005b2a:	460b      	mov	r3, r1
 8005b2c:	4641      	mov	r1, r8
 8005b2e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005b32:	4649      	mov	r1, r9
 8005b34:	eb63 0b01 	sbc.w	fp, r3, r1
 8005b38:	f04f 0200 	mov.w	r2, #0
 8005b3c:	f04f 0300 	mov.w	r3, #0
 8005b40:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005b44:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005b48:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005b4c:	ebb2 040a 	subs.w	r4, r2, sl
 8005b50:	eb63 050b 	sbc.w	r5, r3, fp
 8005b54:	f04f 0200 	mov.w	r2, #0
 8005b58:	f04f 0300 	mov.w	r3, #0
 8005b5c:	00eb      	lsls	r3, r5, #3
 8005b5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b62:	00e2      	lsls	r2, r4, #3
 8005b64:	4614      	mov	r4, r2
 8005b66:	461d      	mov	r5, r3
 8005b68:	4643      	mov	r3, r8
 8005b6a:	18e3      	adds	r3, r4, r3
 8005b6c:	603b      	str	r3, [r7, #0]
 8005b6e:	464b      	mov	r3, r9
 8005b70:	eb45 0303 	adc.w	r3, r5, r3
 8005b74:	607b      	str	r3, [r7, #4]
 8005b76:	f04f 0200 	mov.w	r2, #0
 8005b7a:	f04f 0300 	mov.w	r3, #0
 8005b7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b82:	4629      	mov	r1, r5
 8005b84:	028b      	lsls	r3, r1, #10
 8005b86:	4621      	mov	r1, r4
 8005b88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b8c:	4621      	mov	r1, r4
 8005b8e:	028a      	lsls	r2, r1, #10
 8005b90:	4610      	mov	r0, r2
 8005b92:	4619      	mov	r1, r3
 8005b94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b96:	2200      	movs	r2, #0
 8005b98:	61bb      	str	r3, [r7, #24]
 8005b9a:	61fa      	str	r2, [r7, #28]
 8005b9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ba0:	f7fa fcb4 	bl	800050c <__aeabi_uldivmod>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	460b      	mov	r3, r1
 8005ba8:	4613      	mov	r3, r2
 8005baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005bac:	4b0b      	ldr	r3, [pc, #44]	@ (8005bdc <HAL_RCC_GetSysClockFreq+0x200>)
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	0c1b      	lsrs	r3, r3, #16
 8005bb2:	f003 0303 	and.w	r3, r3, #3
 8005bb6:	3301      	adds	r3, #1
 8005bb8:	005b      	lsls	r3, r3, #1
 8005bba:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005bbc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005bbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bc4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005bc6:	e002      	b.n	8005bce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005bc8:	4b05      	ldr	r3, [pc, #20]	@ (8005be0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005bca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005bcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005bce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3750      	adds	r7, #80	@ 0x50
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bda:	bf00      	nop
 8005bdc:	40023800 	.word	0x40023800
 8005be0:	00f42400 	.word	0x00f42400
 8005be4:	007a1200 	.word	0x007a1200

08005be8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005be8:	b480      	push	{r7}
 8005bea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bec:	4b03      	ldr	r3, [pc, #12]	@ (8005bfc <HAL_RCC_GetHCLKFreq+0x14>)
 8005bee:	681b      	ldr	r3, [r3, #0]
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr
 8005bfa:	bf00      	nop
 8005bfc:	20000000 	.word	0x20000000

08005c00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005c04:	f7ff fff0 	bl	8005be8 <HAL_RCC_GetHCLKFreq>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	4b05      	ldr	r3, [pc, #20]	@ (8005c20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	0a9b      	lsrs	r3, r3, #10
 8005c10:	f003 0307 	and.w	r3, r3, #7
 8005c14:	4903      	ldr	r1, [pc, #12]	@ (8005c24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c16:	5ccb      	ldrb	r3, [r1, r3]
 8005c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	40023800 	.word	0x40023800
 8005c24:	08018cf0 	.word	0x08018cf0

08005c28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005c2c:	f7ff ffdc 	bl	8005be8 <HAL_RCC_GetHCLKFreq>
 8005c30:	4602      	mov	r2, r0
 8005c32:	4b05      	ldr	r3, [pc, #20]	@ (8005c48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	0b5b      	lsrs	r3, r3, #13
 8005c38:	f003 0307 	and.w	r3, r3, #7
 8005c3c:	4903      	ldr	r1, [pc, #12]	@ (8005c4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c3e:	5ccb      	ldrb	r3, [r1, r3]
 8005c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	bd80      	pop	{r7, pc}
 8005c48:	40023800 	.word	0x40023800
 8005c4c:	08018cf0 	.word	0x08018cf0

08005c50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b088      	sub	sp, #32
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005c60:	2300      	movs	r3, #0
 8005c62:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005c64:	2300      	movs	r3, #0
 8005c66:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 0301 	and.w	r3, r3, #1
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d012      	beq.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005c78:	4b69      	ldr	r3, [pc, #420]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	4a68      	ldr	r2, [pc, #416]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c7e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005c82:	6093      	str	r3, [r2, #8]
 8005c84:	4b66      	ldr	r3, [pc, #408]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c86:	689a      	ldr	r2, [r3, #8]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c8c:	4964      	ldr	r1, [pc, #400]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d101      	bne.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d017      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005caa:	4b5d      	ldr	r3, [pc, #372]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005cb0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cb8:	4959      	ldr	r1, [pc, #356]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cc4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005cc8:	d101      	bne.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d101      	bne.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d017      	beq.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005ce6:	4b4e      	ldr	r3, [pc, #312]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005cec:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cf4:	494a      	ldr	r1, [pc, #296]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005d04:	d101      	bne.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005d06:	2301      	movs	r3, #1
 8005d08:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d101      	bne.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005d12:	2301      	movs	r3, #1
 8005d14:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d001      	beq.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005d22:	2301      	movs	r3, #1
 8005d24:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 0320 	and.w	r3, r3, #32
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	f000 808b 	beq.w	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005d34:	4b3a      	ldr	r3, [pc, #232]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d38:	4a39      	ldr	r2, [pc, #228]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d40:	4b37      	ldr	r3, [pc, #220]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d48:	60bb      	str	r3, [r7, #8]
 8005d4a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005d4c:	4b35      	ldr	r3, [pc, #212]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a34      	ldr	r2, [pc, #208]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d58:	f7fc fd4a 	bl	80027f0 <HAL_GetTick>
 8005d5c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005d5e:	e008      	b.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d60:	f7fc fd46 	bl	80027f0 <HAL_GetTick>
 8005d64:	4602      	mov	r2, r0
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	1ad3      	subs	r3, r2, r3
 8005d6a:	2b64      	cmp	r3, #100	@ 0x64
 8005d6c:	d901      	bls.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005d6e:	2303      	movs	r3, #3
 8005d70:	e38f      	b.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005d72:	4b2c      	ldr	r3, [pc, #176]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d0f0      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005d7e:	4b28      	ldr	r3, [pc, #160]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d86:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d035      	beq.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d02e      	beq.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005d9c:	4b20      	ldr	r3, [pc, #128]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005da0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005da4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005da6:	4b1e      	ldr	r3, [pc, #120]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005daa:	4a1d      	ldr	r2, [pc, #116]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005db0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005db2:	4b1b      	ldr	r3, [pc, #108]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005db6:	4a1a      	ldr	r2, [pc, #104]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005db8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dbc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005dbe:	4a18      	ldr	r2, [pc, #96]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005dc4:	4b16      	ldr	r3, [pc, #88]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dc8:	f003 0301 	and.w	r3, r3, #1
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d114      	bne.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dd0:	f7fc fd0e 	bl	80027f0 <HAL_GetTick>
 8005dd4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dd6:	e00a      	b.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005dd8:	f7fc fd0a 	bl	80027f0 <HAL_GetTick>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d901      	bls.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	e351      	b.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dee:	4b0c      	ldr	r3, [pc, #48]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005df2:	f003 0302 	and.w	r3, r3, #2
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d0ee      	beq.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e06:	d111      	bne.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005e08:	4b05      	ldr	r3, [pc, #20]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005e14:	4b04      	ldr	r3, [pc, #16]	@ (8005e28 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005e16:	400b      	ands	r3, r1
 8005e18:	4901      	ldr	r1, [pc, #4]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	608b      	str	r3, [r1, #8]
 8005e1e:	e00b      	b.n	8005e38 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005e20:	40023800 	.word	0x40023800
 8005e24:	40007000 	.word	0x40007000
 8005e28:	0ffffcff 	.word	0x0ffffcff
 8005e2c:	4bac      	ldr	r3, [pc, #688]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	4aab      	ldr	r2, [pc, #684]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e32:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005e36:	6093      	str	r3, [r2, #8]
 8005e38:	4ba9      	ldr	r3, [pc, #676]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e3a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e44:	49a6      	ldr	r1, [pc, #664]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e46:	4313      	orrs	r3, r2
 8005e48:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f003 0310 	and.w	r3, r3, #16
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d010      	beq.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005e56:	4ba2      	ldr	r3, [pc, #648]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e5c:	4aa0      	ldr	r2, [pc, #640]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e62:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005e66:	4b9e      	ldr	r3, [pc, #632]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e68:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e70:	499b      	ldr	r1, [pc, #620]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e72:	4313      	orrs	r3, r2
 8005e74:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d00a      	beq.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e84:	4b96      	ldr	r3, [pc, #600]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e8a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e92:	4993      	ldr	r1, [pc, #588]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e94:	4313      	orrs	r3, r2
 8005e96:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d00a      	beq.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005ea6:	4b8e      	ldr	r3, [pc, #568]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005eb4:	498a      	ldr	r1, [pc, #552]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00a      	beq.n	8005ede <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005ec8:	4b85      	ldr	r3, [pc, #532]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ece:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ed6:	4982      	ldr	r1, [pc, #520]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d00a      	beq.n	8005f00 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005eea:	4b7d      	ldr	r3, [pc, #500]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ef0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ef8:	4979      	ldr	r1, [pc, #484]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005efa:	4313      	orrs	r3, r2
 8005efc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d00a      	beq.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f0c:	4b74      	ldr	r3, [pc, #464]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f12:	f023 0203 	bic.w	r2, r3, #3
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f1a:	4971      	ldr	r1, [pc, #452]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d00a      	beq.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005f2e:	4b6c      	ldr	r3, [pc, #432]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f34:	f023 020c 	bic.w	r2, r3, #12
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f3c:	4968      	ldr	r1, [pc, #416]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d00a      	beq.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005f50:	4b63      	ldr	r3, [pc, #396]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f56:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f5e:	4960      	ldr	r1, [pc, #384]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f60:	4313      	orrs	r3, r2
 8005f62:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d00a      	beq.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005f72:	4b5b      	ldr	r3, [pc, #364]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f78:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f80:	4957      	ldr	r1, [pc, #348]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f82:	4313      	orrs	r3, r2
 8005f84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d00a      	beq.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005f94:	4b52      	ldr	r3, [pc, #328]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f9a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fa2:	494f      	ldr	r1, [pc, #316]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00a      	beq.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005fb6:	4b4a      	ldr	r3, [pc, #296]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fbc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fc4:	4946      	ldr	r1, [pc, #280]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d00a      	beq.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005fd8:	4b41      	ldr	r3, [pc, #260]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fde:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fe6:	493e      	ldr	r1, [pc, #248]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d00a      	beq.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005ffa:	4b39      	ldr	r3, [pc, #228]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006000:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006008:	4935      	ldr	r1, [pc, #212]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800600a:	4313      	orrs	r3, r2
 800600c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006018:	2b00      	cmp	r3, #0
 800601a:	d00a      	beq.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800601c:	4b30      	ldr	r3, [pc, #192]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800601e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006022:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800602a:	492d      	ldr	r1, [pc, #180]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800602c:	4313      	orrs	r3, r2
 800602e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800603a:	2b00      	cmp	r3, #0
 800603c:	d011      	beq.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800603e:	4b28      	ldr	r3, [pc, #160]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006044:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800604c:	4924      	ldr	r1, [pc, #144]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800604e:	4313      	orrs	r3, r2
 8006050:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006058:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800605c:	d101      	bne.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800605e:	2301      	movs	r3, #1
 8006060:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f003 0308 	and.w	r3, r3, #8
 800606a:	2b00      	cmp	r3, #0
 800606c:	d001      	beq.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800606e:	2301      	movs	r3, #1
 8006070:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00a      	beq.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800607e:	4b18      	ldr	r3, [pc, #96]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006080:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006084:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800608c:	4914      	ldr	r1, [pc, #80]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800608e:	4313      	orrs	r3, r2
 8006090:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800609c:	2b00      	cmp	r3, #0
 800609e:	d00b      	beq.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80060a0:	4b0f      	ldr	r3, [pc, #60]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80060a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060a6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060b0:	490b      	ldr	r1, [pc, #44]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80060b2:	4313      	orrs	r3, r2
 80060b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d00f      	beq.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80060c4:	4b06      	ldr	r3, [pc, #24]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80060c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060ca:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060d4:	4902      	ldr	r1, [pc, #8]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80060d6:	4313      	orrs	r3, r2
 80060d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80060dc:	e002      	b.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80060de:	bf00      	nop
 80060e0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d00b      	beq.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80060f0:	4b8a      	ldr	r3, [pc, #552]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80060f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80060f6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006100:	4986      	ldr	r1, [pc, #536]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006102:	4313      	orrs	r3, r2
 8006104:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006110:	2b00      	cmp	r3, #0
 8006112:	d00b      	beq.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006114:	4b81      	ldr	r3, [pc, #516]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006116:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800611a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006124:	497d      	ldr	r1, [pc, #500]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006126:	4313      	orrs	r3, r2
 8006128:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	2b01      	cmp	r3, #1
 8006130:	d006      	beq.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800613a:	2b00      	cmp	r3, #0
 800613c:	f000 80d6 	beq.w	80062ec <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006140:	4b76      	ldr	r3, [pc, #472]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a75      	ldr	r2, [pc, #468]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006146:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800614a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800614c:	f7fc fb50 	bl	80027f0 <HAL_GetTick>
 8006150:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006152:	e008      	b.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006154:	f7fc fb4c 	bl	80027f0 <HAL_GetTick>
 8006158:	4602      	mov	r2, r0
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	1ad3      	subs	r3, r2, r3
 800615e:	2b64      	cmp	r3, #100	@ 0x64
 8006160:	d901      	bls.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006162:	2303      	movs	r3, #3
 8006164:	e195      	b.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006166:	4b6d      	ldr	r3, [pc, #436]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800616e:	2b00      	cmp	r3, #0
 8006170:	d1f0      	bne.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f003 0301 	and.w	r3, r3, #1
 800617a:	2b00      	cmp	r3, #0
 800617c:	d021      	beq.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006182:	2b00      	cmp	r3, #0
 8006184:	d11d      	bne.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006186:	4b65      	ldr	r3, [pc, #404]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006188:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800618c:	0c1b      	lsrs	r3, r3, #16
 800618e:	f003 0303 	and.w	r3, r3, #3
 8006192:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006194:	4b61      	ldr	r3, [pc, #388]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006196:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800619a:	0e1b      	lsrs	r3, r3, #24
 800619c:	f003 030f 	and.w	r3, r3, #15
 80061a0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	019a      	lsls	r2, r3, #6
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	041b      	lsls	r3, r3, #16
 80061ac:	431a      	orrs	r2, r3
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	061b      	lsls	r3, r3, #24
 80061b2:	431a      	orrs	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	071b      	lsls	r3, r3, #28
 80061ba:	4958      	ldr	r1, [pc, #352]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80061bc:	4313      	orrs	r3, r2
 80061be:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d004      	beq.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061d6:	d00a      	beq.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d02e      	beq.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80061ec:	d129      	bne.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80061ee:	4b4b      	ldr	r3, [pc, #300]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80061f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061f4:	0c1b      	lsrs	r3, r3, #16
 80061f6:	f003 0303 	and.w	r3, r3, #3
 80061fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80061fc:	4b47      	ldr	r3, [pc, #284]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80061fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006202:	0f1b      	lsrs	r3, r3, #28
 8006204:	f003 0307 	and.w	r3, r3, #7
 8006208:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	019a      	lsls	r2, r3, #6
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	041b      	lsls	r3, r3, #16
 8006214:	431a      	orrs	r2, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	68db      	ldr	r3, [r3, #12]
 800621a:	061b      	lsls	r3, r3, #24
 800621c:	431a      	orrs	r2, r3
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	071b      	lsls	r3, r3, #28
 8006222:	493e      	ldr	r1, [pc, #248]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006224:	4313      	orrs	r3, r2
 8006226:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800622a:	4b3c      	ldr	r3, [pc, #240]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800622c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006230:	f023 021f 	bic.w	r2, r3, #31
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006238:	3b01      	subs	r3, #1
 800623a:	4938      	ldr	r1, [pc, #224]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800623c:	4313      	orrs	r3, r2
 800623e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800624a:	2b00      	cmp	r3, #0
 800624c:	d01d      	beq.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800624e:	4b33      	ldr	r3, [pc, #204]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006250:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006254:	0e1b      	lsrs	r3, r3, #24
 8006256:	f003 030f 	and.w	r3, r3, #15
 800625a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800625c:	4b2f      	ldr	r3, [pc, #188]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800625e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006262:	0f1b      	lsrs	r3, r3, #28
 8006264:	f003 0307 	and.w	r3, r3, #7
 8006268:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	019a      	lsls	r2, r3, #6
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	691b      	ldr	r3, [r3, #16]
 8006274:	041b      	lsls	r3, r3, #16
 8006276:	431a      	orrs	r2, r3
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	061b      	lsls	r3, r3, #24
 800627c:	431a      	orrs	r2, r3
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	071b      	lsls	r3, r3, #28
 8006282:	4926      	ldr	r1, [pc, #152]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006284:	4313      	orrs	r3, r2
 8006286:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006292:	2b00      	cmp	r3, #0
 8006294:	d011      	beq.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	019a      	lsls	r2, r3, #6
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	691b      	ldr	r3, [r3, #16]
 80062a0:	041b      	lsls	r3, r3, #16
 80062a2:	431a      	orrs	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	061b      	lsls	r3, r3, #24
 80062aa:	431a      	orrs	r2, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	071b      	lsls	r3, r3, #28
 80062b2:	491a      	ldr	r1, [pc, #104]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062b4:	4313      	orrs	r3, r2
 80062b6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80062ba:	4b18      	ldr	r3, [pc, #96]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a17      	ldr	r2, [pc, #92]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80062c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062c6:	f7fc fa93 	bl	80027f0 <HAL_GetTick>
 80062ca:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80062cc:	e008      	b.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80062ce:	f7fc fa8f 	bl	80027f0 <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	2b64      	cmp	r3, #100	@ 0x64
 80062da:	d901      	bls.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80062dc:	2303      	movs	r3, #3
 80062de:	e0d8      	b.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80062e0:	4b0e      	ldr	r3, [pc, #56]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d0f0      	beq.n	80062ce <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80062ec:	69bb      	ldr	r3, [r7, #24]
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	f040 80ce 	bne.w	8006490 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80062f4:	4b09      	ldr	r3, [pc, #36]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a08      	ldr	r2, [pc, #32]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006300:	f7fc fa76 	bl	80027f0 <HAL_GetTick>
 8006304:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006306:	e00b      	b.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006308:	f7fc fa72 	bl	80027f0 <HAL_GetTick>
 800630c:	4602      	mov	r2, r0
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	2b64      	cmp	r3, #100	@ 0x64
 8006314:	d904      	bls.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006316:	2303      	movs	r3, #3
 8006318:	e0bb      	b.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800631a:	bf00      	nop
 800631c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006320:	4b5e      	ldr	r3, [pc, #376]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006328:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800632c:	d0ec      	beq.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006336:	2b00      	cmp	r3, #0
 8006338:	d003      	beq.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800633e:	2b00      	cmp	r3, #0
 8006340:	d009      	beq.n	8006356 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800634a:	2b00      	cmp	r3, #0
 800634c:	d02e      	beq.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006352:	2b00      	cmp	r3, #0
 8006354:	d12a      	bne.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006356:	4b51      	ldr	r3, [pc, #324]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800635c:	0c1b      	lsrs	r3, r3, #16
 800635e:	f003 0303 	and.w	r3, r3, #3
 8006362:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006364:	4b4d      	ldr	r3, [pc, #308]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800636a:	0f1b      	lsrs	r3, r3, #28
 800636c:	f003 0307 	and.w	r3, r3, #7
 8006370:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	695b      	ldr	r3, [r3, #20]
 8006376:	019a      	lsls	r2, r3, #6
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	041b      	lsls	r3, r3, #16
 800637c:	431a      	orrs	r2, r3
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	699b      	ldr	r3, [r3, #24]
 8006382:	061b      	lsls	r3, r3, #24
 8006384:	431a      	orrs	r2, r3
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	071b      	lsls	r3, r3, #28
 800638a:	4944      	ldr	r1, [pc, #272]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800638c:	4313      	orrs	r3, r2
 800638e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006392:	4b42      	ldr	r3, [pc, #264]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006394:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006398:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063a0:	3b01      	subs	r3, #1
 80063a2:	021b      	lsls	r3, r3, #8
 80063a4:	493d      	ldr	r1, [pc, #244]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80063a6:	4313      	orrs	r3, r2
 80063a8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d022      	beq.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80063bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063c0:	d11d      	bne.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80063c2:	4b36      	ldr	r3, [pc, #216]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80063c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063c8:	0e1b      	lsrs	r3, r3, #24
 80063ca:	f003 030f 	and.w	r3, r3, #15
 80063ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80063d0:	4b32      	ldr	r3, [pc, #200]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80063d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063d6:	0f1b      	lsrs	r3, r3, #28
 80063d8:	f003 0307 	and.w	r3, r3, #7
 80063dc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	019a      	lsls	r2, r3, #6
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6a1b      	ldr	r3, [r3, #32]
 80063e8:	041b      	lsls	r3, r3, #16
 80063ea:	431a      	orrs	r2, r3
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	061b      	lsls	r3, r3, #24
 80063f0:	431a      	orrs	r2, r3
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	071b      	lsls	r3, r3, #28
 80063f6:	4929      	ldr	r1, [pc, #164]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80063f8:	4313      	orrs	r3, r2
 80063fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 0308 	and.w	r3, r3, #8
 8006406:	2b00      	cmp	r3, #0
 8006408:	d028      	beq.n	800645c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800640a:	4b24      	ldr	r3, [pc, #144]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800640c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006410:	0e1b      	lsrs	r3, r3, #24
 8006412:	f003 030f 	and.w	r3, r3, #15
 8006416:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006418:	4b20      	ldr	r3, [pc, #128]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800641a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800641e:	0c1b      	lsrs	r3, r3, #16
 8006420:	f003 0303 	and.w	r3, r3, #3
 8006424:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	019a      	lsls	r2, r3, #6
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	041b      	lsls	r3, r3, #16
 8006430:	431a      	orrs	r2, r3
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	061b      	lsls	r3, r3, #24
 8006436:	431a      	orrs	r2, r3
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	69db      	ldr	r3, [r3, #28]
 800643c:	071b      	lsls	r3, r3, #28
 800643e:	4917      	ldr	r1, [pc, #92]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006440:	4313      	orrs	r3, r2
 8006442:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006446:	4b15      	ldr	r3, [pc, #84]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006448:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800644c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006454:	4911      	ldr	r1, [pc, #68]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006456:	4313      	orrs	r3, r2
 8006458:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800645c:	4b0f      	ldr	r3, [pc, #60]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a0e      	ldr	r2, [pc, #56]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006462:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006466:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006468:	f7fc f9c2 	bl	80027f0 <HAL_GetTick>
 800646c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800646e:	e008      	b.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006470:	f7fc f9be 	bl	80027f0 <HAL_GetTick>
 8006474:	4602      	mov	r2, r0
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	1ad3      	subs	r3, r2, r3
 800647a:	2b64      	cmp	r3, #100	@ 0x64
 800647c:	d901      	bls.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e007      	b.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006482:	4b06      	ldr	r3, [pc, #24]	@ (800649c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800648a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800648e:	d1ef      	bne.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8006490:	2300      	movs	r3, #0
}
 8006492:	4618      	mov	r0, r3
 8006494:	3720      	adds	r7, #32
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	40023800 	.word	0x40023800

080064a0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d101      	bne.n	80064b2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e049      	b.n	8006546 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d106      	bne.n	80064cc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2200      	movs	r2, #0
 80064c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f7fb fe88 	bl	80021dc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2202      	movs	r2, #2
 80064d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	3304      	adds	r3, #4
 80064dc:	4619      	mov	r1, r3
 80064de:	4610      	mov	r0, r2
 80064e0:	f000 fa5c 	bl	800699c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006544:	2300      	movs	r3, #0
}
 8006546:	4618      	mov	r0, r3
 8006548:	3708      	adds	r7, #8
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
	...

08006550 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
 8006558:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d104      	bne.n	800656a <HAL_TIM_IC_Start+0x1a>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006566:	b2db      	uxtb	r3, r3
 8006568:	e023      	b.n	80065b2 <HAL_TIM_IC_Start+0x62>
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	2b04      	cmp	r3, #4
 800656e:	d104      	bne.n	800657a <HAL_TIM_IC_Start+0x2a>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006576:	b2db      	uxtb	r3, r3
 8006578:	e01b      	b.n	80065b2 <HAL_TIM_IC_Start+0x62>
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	2b08      	cmp	r3, #8
 800657e:	d104      	bne.n	800658a <HAL_TIM_IC_Start+0x3a>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006586:	b2db      	uxtb	r3, r3
 8006588:	e013      	b.n	80065b2 <HAL_TIM_IC_Start+0x62>
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	2b0c      	cmp	r3, #12
 800658e:	d104      	bne.n	800659a <HAL_TIM_IC_Start+0x4a>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006596:	b2db      	uxtb	r3, r3
 8006598:	e00b      	b.n	80065b2 <HAL_TIM_IC_Start+0x62>
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	2b10      	cmp	r3, #16
 800659e:	d104      	bne.n	80065aa <HAL_TIM_IC_Start+0x5a>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	e003      	b.n	80065b2 <HAL_TIM_IC_Start+0x62>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d104      	bne.n	80065c4 <HAL_TIM_IC_Start+0x74>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	e013      	b.n	80065ec <HAL_TIM_IC_Start+0x9c>
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	2b04      	cmp	r3, #4
 80065c8:	d104      	bne.n	80065d4 <HAL_TIM_IC_Start+0x84>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	e00b      	b.n	80065ec <HAL_TIM_IC_Start+0x9c>
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	2b08      	cmp	r3, #8
 80065d8:	d104      	bne.n	80065e4 <HAL_TIM_IC_Start+0x94>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	e003      	b.n	80065ec <HAL_TIM_IC_Start+0x9c>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80065ee:	7bfb      	ldrb	r3, [r7, #15]
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d102      	bne.n	80065fa <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80065f4:	7bbb      	ldrb	r3, [r7, #14]
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d001      	beq.n	80065fe <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e097      	b.n	800672e <HAL_TIM_IC_Start+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d104      	bne.n	800660e <HAL_TIM_IC_Start+0xbe>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2202      	movs	r2, #2
 8006608:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800660c:	e023      	b.n	8006656 <HAL_TIM_IC_Start+0x106>
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	2b04      	cmp	r3, #4
 8006612:	d104      	bne.n	800661e <HAL_TIM_IC_Start+0xce>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2202      	movs	r2, #2
 8006618:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800661c:	e01b      	b.n	8006656 <HAL_TIM_IC_Start+0x106>
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	2b08      	cmp	r3, #8
 8006622:	d104      	bne.n	800662e <HAL_TIM_IC_Start+0xde>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2202      	movs	r2, #2
 8006628:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800662c:	e013      	b.n	8006656 <HAL_TIM_IC_Start+0x106>
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	2b0c      	cmp	r3, #12
 8006632:	d104      	bne.n	800663e <HAL_TIM_IC_Start+0xee>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2202      	movs	r2, #2
 8006638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800663c:	e00b      	b.n	8006656 <HAL_TIM_IC_Start+0x106>
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	2b10      	cmp	r3, #16
 8006642:	d104      	bne.n	800664e <HAL_TIM_IC_Start+0xfe>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2202      	movs	r2, #2
 8006648:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800664c:	e003      	b.n	8006656 <HAL_TIM_IC_Start+0x106>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2202      	movs	r2, #2
 8006652:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d104      	bne.n	8006666 <HAL_TIM_IC_Start+0x116>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2202      	movs	r2, #2
 8006660:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006664:	e013      	b.n	800668e <HAL_TIM_IC_Start+0x13e>
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	2b04      	cmp	r3, #4
 800666a:	d104      	bne.n	8006676 <HAL_TIM_IC_Start+0x126>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2202      	movs	r2, #2
 8006670:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006674:	e00b      	b.n	800668e <HAL_TIM_IC_Start+0x13e>
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	2b08      	cmp	r3, #8
 800667a:	d104      	bne.n	8006686 <HAL_TIM_IC_Start+0x136>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2202      	movs	r2, #2
 8006680:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006684:	e003      	b.n	800668e <HAL_TIM_IC_Start+0x13e>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2202      	movs	r2, #2
 800668a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	2201      	movs	r2, #1
 8006694:	6839      	ldr	r1, [r7, #0]
 8006696:	4618      	mov	r0, r3
 8006698:	f000 fc63 	bl	8006f62 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a25      	ldr	r2, [pc, #148]	@ (8006738 <HAL_TIM_IC_Start+0x1e8>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d022      	beq.n	80066ec <HAL_TIM_IC_Start+0x19c>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066ae:	d01d      	beq.n	80066ec <HAL_TIM_IC_Start+0x19c>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a21      	ldr	r2, [pc, #132]	@ (800673c <HAL_TIM_IC_Start+0x1ec>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d018      	beq.n	80066ec <HAL_TIM_IC_Start+0x19c>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a20      	ldr	r2, [pc, #128]	@ (8006740 <HAL_TIM_IC_Start+0x1f0>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d013      	beq.n	80066ec <HAL_TIM_IC_Start+0x19c>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a1e      	ldr	r2, [pc, #120]	@ (8006744 <HAL_TIM_IC_Start+0x1f4>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d00e      	beq.n	80066ec <HAL_TIM_IC_Start+0x19c>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a1d      	ldr	r2, [pc, #116]	@ (8006748 <HAL_TIM_IC_Start+0x1f8>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d009      	beq.n	80066ec <HAL_TIM_IC_Start+0x19c>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a1b      	ldr	r2, [pc, #108]	@ (800674c <HAL_TIM_IC_Start+0x1fc>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d004      	beq.n	80066ec <HAL_TIM_IC_Start+0x19c>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a1a      	ldr	r2, [pc, #104]	@ (8006750 <HAL_TIM_IC_Start+0x200>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d115      	bne.n	8006718 <HAL_TIM_IC_Start+0x1c8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	689a      	ldr	r2, [r3, #8]
 80066f2:	4b18      	ldr	r3, [pc, #96]	@ (8006754 <HAL_TIM_IC_Start+0x204>)
 80066f4:	4013      	ands	r3, r2
 80066f6:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	2b06      	cmp	r3, #6
 80066fc:	d015      	beq.n	800672a <HAL_TIM_IC_Start+0x1da>
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006704:	d011      	beq.n	800672a <HAL_TIM_IC_Start+0x1da>
    {
      __HAL_TIM_ENABLE(htim);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f042 0201 	orr.w	r2, r2, #1
 8006714:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006716:	e008      	b.n	800672a <HAL_TIM_IC_Start+0x1da>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	681a      	ldr	r2, [r3, #0]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f042 0201 	orr.w	r2, r2, #1
 8006726:	601a      	str	r2, [r3, #0]
 8006728:	e000      	b.n	800672c <HAL_TIM_IC_Start+0x1dc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800672a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800672c:	2300      	movs	r3, #0
}
 800672e:	4618      	mov	r0, r3
 8006730:	3710      	adds	r7, #16
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop
 8006738:	40010000 	.word	0x40010000
 800673c:	40000400 	.word	0x40000400
 8006740:	40000800 	.word	0x40000800
 8006744:	40000c00 	.word	0x40000c00
 8006748:	40010400 	.word	0x40010400
 800674c:	40014000 	.word	0x40014000
 8006750:	40001800 	.word	0x40001800
 8006754:	00010007 	.word	0x00010007

08006758 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b086      	sub	sp, #24
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006764:	2300      	movs	r3, #0
 8006766:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800676e:	2b01      	cmp	r3, #1
 8006770:	d101      	bne.n	8006776 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006772:	2302      	movs	r3, #2
 8006774:	e088      	b.n	8006888 <HAL_TIM_IC_ConfigChannel+0x130>
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2201      	movs	r2, #1
 800677a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d11b      	bne.n	80067bc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006794:	f000 fa3c 	bl	8006c10 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	699a      	ldr	r2, [r3, #24]
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f022 020c 	bic.w	r2, r2, #12
 80067a6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	6999      	ldr	r1, [r3, #24]
 80067ae:	68bb      	ldr	r3, [r7, #8]
 80067b0:	689a      	ldr	r2, [r3, #8]
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	430a      	orrs	r2, r1
 80067b8:	619a      	str	r2, [r3, #24]
 80067ba:	e060      	b.n	800687e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2b04      	cmp	r3, #4
 80067c0:	d11c      	bne.n	80067fc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80067d2:	f000 fac0 	bl	8006d56 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	699a      	ldr	r2, [r3, #24]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80067e4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	6999      	ldr	r1, [r3, #24]
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	021a      	lsls	r2, r3, #8
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	430a      	orrs	r2, r1
 80067f8:	619a      	str	r2, [r3, #24]
 80067fa:	e040      	b.n	800687e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2b08      	cmp	r3, #8
 8006800:	d11b      	bne.n	800683a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006812:	f000 fb0d 	bl	8006e30 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	69da      	ldr	r2, [r3, #28]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f022 020c 	bic.w	r2, r2, #12
 8006824:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	69d9      	ldr	r1, [r3, #28]
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	689a      	ldr	r2, [r3, #8]
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	430a      	orrs	r2, r1
 8006836:	61da      	str	r2, [r3, #28]
 8006838:	e021      	b.n	800687e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2b0c      	cmp	r3, #12
 800683e:	d11c      	bne.n	800687a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006850:	f000 fb2a 	bl	8006ea8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	69da      	ldr	r2, [r3, #28]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006862:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	69d9      	ldr	r1, [r3, #28]
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	021a      	lsls	r2, r3, #8
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	430a      	orrs	r2, r1
 8006876:	61da      	str	r2, [r3, #28]
 8006878:	e001      	b.n	800687e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006886:	7dfb      	ldrb	r3, [r7, #23]
}
 8006888:	4618      	mov	r0, r3
 800688a:	3718      	adds	r7, #24
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}

08006890 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b082      	sub	sp, #8
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
 8006898:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d101      	bne.n	80068a8 <HAL_TIM_SlaveConfigSynchro+0x18>
 80068a4:	2302      	movs	r3, #2
 80068a6:	e031      	b.n	800690c <HAL_TIM_SlaveConfigSynchro+0x7c>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2202      	movs	r2, #2
 80068b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80068b8:	6839      	ldr	r1, [r7, #0]
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 f914 	bl	8006ae8 <TIM_SlaveTimer_SetConfig>
 80068c0:	4603      	mov	r3, r0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d009      	beq.n	80068da <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2201      	movs	r2, #1
 80068ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2200      	movs	r2, #0
 80068d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	e018      	b.n	800690c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	68da      	ldr	r2, [r3, #12]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068e8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	68da      	ldr	r2, [r3, #12]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80068f8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2201      	movs	r2, #1
 80068fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800690a:	2300      	movs	r3, #0
}
 800690c:	4618      	mov	r0, r3
 800690e:	3708      	adds	r7, #8
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006914:	b480      	push	{r7}
 8006916:	b085      	sub	sp, #20
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
 800691c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800691e:	2300      	movs	r3, #0
 8006920:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	2b0c      	cmp	r3, #12
 8006926:	d831      	bhi.n	800698c <HAL_TIM_ReadCapturedValue+0x78>
 8006928:	a201      	add	r2, pc, #4	@ (adr r2, 8006930 <HAL_TIM_ReadCapturedValue+0x1c>)
 800692a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800692e:	bf00      	nop
 8006930:	08006965 	.word	0x08006965
 8006934:	0800698d 	.word	0x0800698d
 8006938:	0800698d 	.word	0x0800698d
 800693c:	0800698d 	.word	0x0800698d
 8006940:	0800696f 	.word	0x0800696f
 8006944:	0800698d 	.word	0x0800698d
 8006948:	0800698d 	.word	0x0800698d
 800694c:	0800698d 	.word	0x0800698d
 8006950:	08006979 	.word	0x08006979
 8006954:	0800698d 	.word	0x0800698d
 8006958:	0800698d 	.word	0x0800698d
 800695c:	0800698d 	.word	0x0800698d
 8006960:	08006983 	.word	0x08006983
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800696a:	60fb      	str	r3, [r7, #12]

      break;
 800696c:	e00f      	b.n	800698e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006974:	60fb      	str	r3, [r7, #12]

      break;
 8006976:	e00a      	b.n	800698e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800697e:	60fb      	str	r3, [r7, #12]

      break;
 8006980:	e005      	b.n	800698e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006988:	60fb      	str	r3, [r7, #12]

      break;
 800698a:	e000      	b.n	800698e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800698c:	bf00      	nop
  }

  return tmpreg;
 800698e:	68fb      	ldr	r3, [r7, #12]
}
 8006990:	4618      	mov	r0, r3
 8006992:	3714      	adds	r7, #20
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr

0800699c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800699c:	b480      	push	{r7}
 800699e:	b085      	sub	sp, #20
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a43      	ldr	r2, [pc, #268]	@ (8006abc <TIM_Base_SetConfig+0x120>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d013      	beq.n	80069dc <TIM_Base_SetConfig+0x40>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069ba:	d00f      	beq.n	80069dc <TIM_Base_SetConfig+0x40>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a40      	ldr	r2, [pc, #256]	@ (8006ac0 <TIM_Base_SetConfig+0x124>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d00b      	beq.n	80069dc <TIM_Base_SetConfig+0x40>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a3f      	ldr	r2, [pc, #252]	@ (8006ac4 <TIM_Base_SetConfig+0x128>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d007      	beq.n	80069dc <TIM_Base_SetConfig+0x40>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a3e      	ldr	r2, [pc, #248]	@ (8006ac8 <TIM_Base_SetConfig+0x12c>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d003      	beq.n	80069dc <TIM_Base_SetConfig+0x40>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	4a3d      	ldr	r2, [pc, #244]	@ (8006acc <TIM_Base_SetConfig+0x130>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d108      	bne.n	80069ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	68fa      	ldr	r2, [r7, #12]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	4a32      	ldr	r2, [pc, #200]	@ (8006abc <TIM_Base_SetConfig+0x120>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d02b      	beq.n	8006a4e <TIM_Base_SetConfig+0xb2>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069fc:	d027      	beq.n	8006a4e <TIM_Base_SetConfig+0xb2>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a2f      	ldr	r2, [pc, #188]	@ (8006ac0 <TIM_Base_SetConfig+0x124>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d023      	beq.n	8006a4e <TIM_Base_SetConfig+0xb2>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	4a2e      	ldr	r2, [pc, #184]	@ (8006ac4 <TIM_Base_SetConfig+0x128>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d01f      	beq.n	8006a4e <TIM_Base_SetConfig+0xb2>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a2d      	ldr	r2, [pc, #180]	@ (8006ac8 <TIM_Base_SetConfig+0x12c>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d01b      	beq.n	8006a4e <TIM_Base_SetConfig+0xb2>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a2c      	ldr	r2, [pc, #176]	@ (8006acc <TIM_Base_SetConfig+0x130>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d017      	beq.n	8006a4e <TIM_Base_SetConfig+0xb2>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a2b      	ldr	r2, [pc, #172]	@ (8006ad0 <TIM_Base_SetConfig+0x134>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d013      	beq.n	8006a4e <TIM_Base_SetConfig+0xb2>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a2a      	ldr	r2, [pc, #168]	@ (8006ad4 <TIM_Base_SetConfig+0x138>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d00f      	beq.n	8006a4e <TIM_Base_SetConfig+0xb2>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a29      	ldr	r2, [pc, #164]	@ (8006ad8 <TIM_Base_SetConfig+0x13c>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d00b      	beq.n	8006a4e <TIM_Base_SetConfig+0xb2>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a28      	ldr	r2, [pc, #160]	@ (8006adc <TIM_Base_SetConfig+0x140>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d007      	beq.n	8006a4e <TIM_Base_SetConfig+0xb2>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a27      	ldr	r2, [pc, #156]	@ (8006ae0 <TIM_Base_SetConfig+0x144>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d003      	beq.n	8006a4e <TIM_Base_SetConfig+0xb2>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4a26      	ldr	r2, [pc, #152]	@ (8006ae4 <TIM_Base_SetConfig+0x148>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d108      	bne.n	8006a60 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	68db      	ldr	r3, [r3, #12]
 8006a5a:	68fa      	ldr	r2, [r7, #12]
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	689a      	ldr	r2, [r3, #8]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a0e      	ldr	r2, [pc, #56]	@ (8006abc <TIM_Base_SetConfig+0x120>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d003      	beq.n	8006a8e <TIM_Base_SetConfig+0xf2>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	4a10      	ldr	r2, [pc, #64]	@ (8006acc <TIM_Base_SetConfig+0x130>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d103      	bne.n	8006a96 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	691a      	ldr	r2, [r3, #16]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f043 0204 	orr.w	r2, r3, #4
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	68fa      	ldr	r2, [r7, #12]
 8006aac:	601a      	str	r2, [r3, #0]
}
 8006aae:	bf00      	nop
 8006ab0:	3714      	adds	r7, #20
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr
 8006aba:	bf00      	nop
 8006abc:	40010000 	.word	0x40010000
 8006ac0:	40000400 	.word	0x40000400
 8006ac4:	40000800 	.word	0x40000800
 8006ac8:	40000c00 	.word	0x40000c00
 8006acc:	40010400 	.word	0x40010400
 8006ad0:	40014000 	.word	0x40014000
 8006ad4:	40014400 	.word	0x40014400
 8006ad8:	40014800 	.word	0x40014800
 8006adc:	40001800 	.word	0x40001800
 8006ae0:	40001c00 	.word	0x40001c00
 8006ae4:	40002000 	.word	0x40002000

08006ae8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b086      	sub	sp, #24
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006af2:	2300      	movs	r3, #0
 8006af4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b04:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	693a      	ldr	r2, [r7, #16]
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006b10:	693a      	ldr	r2, [r7, #16]
 8006b12:	4b3e      	ldr	r3, [pc, #248]	@ (8006c0c <TIM_SlaveTimer_SetConfig+0x124>)
 8006b14:	4013      	ands	r3, r2
 8006b16:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	693a      	ldr	r2, [r7, #16]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	693a      	ldr	r2, [r7, #16]
 8006b28:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	2b70      	cmp	r3, #112	@ 0x70
 8006b30:	d01a      	beq.n	8006b68 <TIM_SlaveTimer_SetConfig+0x80>
 8006b32:	2b70      	cmp	r3, #112	@ 0x70
 8006b34:	d860      	bhi.n	8006bf8 <TIM_SlaveTimer_SetConfig+0x110>
 8006b36:	2b60      	cmp	r3, #96	@ 0x60
 8006b38:	d054      	beq.n	8006be4 <TIM_SlaveTimer_SetConfig+0xfc>
 8006b3a:	2b60      	cmp	r3, #96	@ 0x60
 8006b3c:	d85c      	bhi.n	8006bf8 <TIM_SlaveTimer_SetConfig+0x110>
 8006b3e:	2b50      	cmp	r3, #80	@ 0x50
 8006b40:	d046      	beq.n	8006bd0 <TIM_SlaveTimer_SetConfig+0xe8>
 8006b42:	2b50      	cmp	r3, #80	@ 0x50
 8006b44:	d858      	bhi.n	8006bf8 <TIM_SlaveTimer_SetConfig+0x110>
 8006b46:	2b40      	cmp	r3, #64	@ 0x40
 8006b48:	d019      	beq.n	8006b7e <TIM_SlaveTimer_SetConfig+0x96>
 8006b4a:	2b40      	cmp	r3, #64	@ 0x40
 8006b4c:	d854      	bhi.n	8006bf8 <TIM_SlaveTimer_SetConfig+0x110>
 8006b4e:	2b30      	cmp	r3, #48	@ 0x30
 8006b50:	d055      	beq.n	8006bfe <TIM_SlaveTimer_SetConfig+0x116>
 8006b52:	2b30      	cmp	r3, #48	@ 0x30
 8006b54:	d850      	bhi.n	8006bf8 <TIM_SlaveTimer_SetConfig+0x110>
 8006b56:	2b20      	cmp	r3, #32
 8006b58:	d051      	beq.n	8006bfe <TIM_SlaveTimer_SetConfig+0x116>
 8006b5a:	2b20      	cmp	r3, #32
 8006b5c:	d84c      	bhi.n	8006bf8 <TIM_SlaveTimer_SetConfig+0x110>
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d04d      	beq.n	8006bfe <TIM_SlaveTimer_SetConfig+0x116>
 8006b62:	2b10      	cmp	r3, #16
 8006b64:	d04b      	beq.n	8006bfe <TIM_SlaveTimer_SetConfig+0x116>
 8006b66:	e047      	b.n	8006bf8 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8006b78:	f000 f9d3 	bl	8006f22 <TIM_ETR_SetConfig>
      break;
 8006b7c:	e040      	b.n	8006c00 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	2b05      	cmp	r3, #5
 8006b84:	d101      	bne.n	8006b8a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	e03b      	b.n	8006c02 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	6a1b      	ldr	r3, [r3, #32]
 8006b90:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	6a1a      	ldr	r2, [r3, #32]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f022 0201 	bic.w	r2, r2, #1
 8006ba0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	699b      	ldr	r3, [r3, #24]
 8006ba8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006bb0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	691b      	ldr	r3, [r3, #16]
 8006bb6:	011b      	lsls	r3, r3, #4
 8006bb8:	68ba      	ldr	r2, [r7, #8]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	68ba      	ldr	r2, [r7, #8]
 8006bc4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	68fa      	ldr	r2, [r7, #12]
 8006bcc:	621a      	str	r2, [r3, #32]
      break;
 8006bce:	e017      	b.n	8006c00 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bdc:	461a      	mov	r2, r3
 8006bde:	f000 f88b 	bl	8006cf8 <TIM_TI1_ConfigInputStage>
      break;
 8006be2:	e00d      	b.n	8006c00 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	f000 f8ed 	bl	8006dd0 <TIM_TI2_ConfigInputStage>
      break;
 8006bf6:	e003      	b.n	8006c00 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	75fb      	strb	r3, [r7, #23]
      break;
 8006bfc:	e000      	b.n	8006c00 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006bfe:	bf00      	nop
  }

  return status;
 8006c00:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3718      	adds	r7, #24
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}
 8006c0a:	bf00      	nop
 8006c0c:	fffefff8 	.word	0xfffefff8

08006c10 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b087      	sub	sp, #28
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	607a      	str	r2, [r7, #4]
 8006c1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6a1b      	ldr	r3, [r3, #32]
 8006c22:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6a1b      	ldr	r3, [r3, #32]
 8006c28:	f023 0201 	bic.w	r2, r3, #1
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	699b      	ldr	r3, [r3, #24]
 8006c34:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	4a28      	ldr	r2, [pc, #160]	@ (8006cdc <TIM_TI1_SetConfig+0xcc>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d01b      	beq.n	8006c76 <TIM_TI1_SetConfig+0x66>
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c44:	d017      	beq.n	8006c76 <TIM_TI1_SetConfig+0x66>
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	4a25      	ldr	r2, [pc, #148]	@ (8006ce0 <TIM_TI1_SetConfig+0xd0>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d013      	beq.n	8006c76 <TIM_TI1_SetConfig+0x66>
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	4a24      	ldr	r2, [pc, #144]	@ (8006ce4 <TIM_TI1_SetConfig+0xd4>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d00f      	beq.n	8006c76 <TIM_TI1_SetConfig+0x66>
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	4a23      	ldr	r2, [pc, #140]	@ (8006ce8 <TIM_TI1_SetConfig+0xd8>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d00b      	beq.n	8006c76 <TIM_TI1_SetConfig+0x66>
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	4a22      	ldr	r2, [pc, #136]	@ (8006cec <TIM_TI1_SetConfig+0xdc>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d007      	beq.n	8006c76 <TIM_TI1_SetConfig+0x66>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	4a21      	ldr	r2, [pc, #132]	@ (8006cf0 <TIM_TI1_SetConfig+0xe0>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d003      	beq.n	8006c76 <TIM_TI1_SetConfig+0x66>
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	4a20      	ldr	r2, [pc, #128]	@ (8006cf4 <TIM_TI1_SetConfig+0xe4>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d101      	bne.n	8006c7a <TIM_TI1_SetConfig+0x6a>
 8006c76:	2301      	movs	r3, #1
 8006c78:	e000      	b.n	8006c7c <TIM_TI1_SetConfig+0x6c>
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d008      	beq.n	8006c92 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	f023 0303 	bic.w	r3, r3, #3
 8006c86:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006c88:	697a      	ldr	r2, [r7, #20]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	617b      	str	r3, [r7, #20]
 8006c90:	e003      	b.n	8006c9a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	f043 0301 	orr.w	r3, r3, #1
 8006c98:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ca0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	011b      	lsls	r3, r3, #4
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	697a      	ldr	r2, [r7, #20]
 8006caa:	4313      	orrs	r3, r2
 8006cac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	f023 030a 	bic.w	r3, r3, #10
 8006cb4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	f003 030a 	and.w	r3, r3, #10
 8006cbc:	693a      	ldr	r2, [r7, #16]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	697a      	ldr	r2, [r7, #20]
 8006cc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	693a      	ldr	r2, [r7, #16]
 8006ccc:	621a      	str	r2, [r3, #32]
}
 8006cce:	bf00      	nop
 8006cd0:	371c      	adds	r7, #28
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr
 8006cda:	bf00      	nop
 8006cdc:	40010000 	.word	0x40010000
 8006ce0:	40000400 	.word	0x40000400
 8006ce4:	40000800 	.word	0x40000800
 8006ce8:	40000c00 	.word	0x40000c00
 8006cec:	40010400 	.word	0x40010400
 8006cf0:	40014000 	.word	0x40014000
 8006cf4:	40001800 	.word	0x40001800

08006cf8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b087      	sub	sp, #28
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6a1b      	ldr	r3, [r3, #32]
 8006d08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	6a1b      	ldr	r3, [r3, #32]
 8006d0e:	f023 0201 	bic.w	r2, r3, #1
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	699b      	ldr	r3, [r3, #24]
 8006d1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	011b      	lsls	r3, r3, #4
 8006d28:	693a      	ldr	r2, [r7, #16]
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	f023 030a 	bic.w	r3, r3, #10
 8006d34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d36:	697a      	ldr	r2, [r7, #20]
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	693a      	ldr	r2, [r7, #16]
 8006d42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	697a      	ldr	r2, [r7, #20]
 8006d48:	621a      	str	r2, [r3, #32]
}
 8006d4a:	bf00      	nop
 8006d4c:	371c      	adds	r7, #28
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr

08006d56 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006d56:	b480      	push	{r7}
 8006d58:	b087      	sub	sp, #28
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	60f8      	str	r0, [r7, #12]
 8006d5e:	60b9      	str	r1, [r7, #8]
 8006d60:	607a      	str	r2, [r7, #4]
 8006d62:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6a1b      	ldr	r3, [r3, #32]
 8006d68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6a1b      	ldr	r3, [r3, #32]
 8006d6e:	f023 0210 	bic.w	r2, r3, #16
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	699b      	ldr	r3, [r3, #24]
 8006d7a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	021b      	lsls	r3, r3, #8
 8006d88:	693a      	ldr	r2, [r7, #16]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006d94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	031b      	lsls	r3, r3, #12
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	693a      	ldr	r2, [r7, #16]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006da8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	011b      	lsls	r3, r3, #4
 8006dae:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006db2:	697a      	ldr	r2, [r7, #20]
 8006db4:	4313      	orrs	r3, r2
 8006db6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	693a      	ldr	r2, [r7, #16]
 8006dbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	697a      	ldr	r2, [r7, #20]
 8006dc2:	621a      	str	r2, [r3, #32]
}
 8006dc4:	bf00      	nop
 8006dc6:	371c      	adds	r7, #28
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dce:	4770      	bx	lr

08006dd0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b087      	sub	sp, #28
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	60b9      	str	r1, [r7, #8]
 8006dda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6a1b      	ldr	r3, [r3, #32]
 8006de0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6a1b      	ldr	r3, [r3, #32]
 8006de6:	f023 0210 	bic.w	r2, r3, #16
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	699b      	ldr	r3, [r3, #24]
 8006df2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006dfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	031b      	lsls	r3, r3, #12
 8006e00:	693a      	ldr	r2, [r7, #16]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e0c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	011b      	lsls	r3, r3, #4
 8006e12:	697a      	ldr	r2, [r7, #20]
 8006e14:	4313      	orrs	r3, r2
 8006e16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	693a      	ldr	r2, [r7, #16]
 8006e1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	697a      	ldr	r2, [r7, #20]
 8006e22:	621a      	str	r2, [r3, #32]
}
 8006e24:	bf00      	nop
 8006e26:	371c      	adds	r7, #28
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr

08006e30 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b087      	sub	sp, #28
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	60f8      	str	r0, [r7, #12]
 8006e38:	60b9      	str	r1, [r7, #8]
 8006e3a:	607a      	str	r2, [r7, #4]
 8006e3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6a1b      	ldr	r3, [r3, #32]
 8006e48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	69db      	ldr	r3, [r3, #28]
 8006e54:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	f023 0303 	bic.w	r3, r3, #3
 8006e5c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006e5e:	693a      	ldr	r2, [r7, #16]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e6c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	011b      	lsls	r3, r3, #4
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	693a      	ldr	r2, [r7, #16]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006e80:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	021b      	lsls	r3, r3, #8
 8006e86:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006e8a:	697a      	ldr	r2, [r7, #20]
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	693a      	ldr	r2, [r7, #16]
 8006e94:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	697a      	ldr	r2, [r7, #20]
 8006e9a:	621a      	str	r2, [r3, #32]
}
 8006e9c:	bf00      	nop
 8006e9e:	371c      	adds	r7, #28
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea6:	4770      	bx	lr

08006ea8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b087      	sub	sp, #28
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	607a      	str	r2, [r7, #4]
 8006eb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6a1b      	ldr	r3, [r3, #32]
 8006eba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6a1b      	ldr	r3, [r3, #32]
 8006ec0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	69db      	ldr	r3, [r3, #28]
 8006ecc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ed4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	021b      	lsls	r3, r3, #8
 8006eda:	693a      	ldr	r2, [r7, #16]
 8006edc:	4313      	orrs	r3, r2
 8006ede:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ee6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	031b      	lsls	r3, r3, #12
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	693a      	ldr	r2, [r7, #16]
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006efa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	031b      	lsls	r3, r3, #12
 8006f00:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006f04:	697a      	ldr	r2, [r7, #20]
 8006f06:	4313      	orrs	r3, r2
 8006f08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	693a      	ldr	r2, [r7, #16]
 8006f0e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	697a      	ldr	r2, [r7, #20]
 8006f14:	621a      	str	r2, [r3, #32]
}
 8006f16:	bf00      	nop
 8006f18:	371c      	adds	r7, #28
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr

08006f22 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f22:	b480      	push	{r7}
 8006f24:	b087      	sub	sp, #28
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	60f8      	str	r0, [r7, #12]
 8006f2a:	60b9      	str	r1, [r7, #8]
 8006f2c:	607a      	str	r2, [r7, #4]
 8006f2e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006f3c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	021a      	lsls	r2, r3, #8
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	431a      	orrs	r2, r3
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	697a      	ldr	r2, [r7, #20]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	697a      	ldr	r2, [r7, #20]
 8006f54:	609a      	str	r2, [r3, #8]
}
 8006f56:	bf00      	nop
 8006f58:	371c      	adds	r7, #28
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr

08006f62 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006f62:	b480      	push	{r7}
 8006f64:	b087      	sub	sp, #28
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	60f8      	str	r0, [r7, #12]
 8006f6a:	60b9      	str	r1, [r7, #8]
 8006f6c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	f003 031f 	and.w	r3, r3, #31
 8006f74:	2201      	movs	r2, #1
 8006f76:	fa02 f303 	lsl.w	r3, r2, r3
 8006f7a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	6a1a      	ldr	r2, [r3, #32]
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	43db      	mvns	r3, r3
 8006f84:	401a      	ands	r2, r3
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6a1a      	ldr	r2, [r3, #32]
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	f003 031f 	and.w	r3, r3, #31
 8006f94:	6879      	ldr	r1, [r7, #4]
 8006f96:	fa01 f303 	lsl.w	r3, r1, r3
 8006f9a:	431a      	orrs	r2, r3
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	621a      	str	r2, [r3, #32]
}
 8006fa0:	bf00      	nop
 8006fa2:	371c      	adds	r7, #28
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr

08006fac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b085      	sub	sp, #20
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006fbc:	2b01      	cmp	r3, #1
 8006fbe:	d101      	bne.n	8006fc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006fc0:	2302      	movs	r3, #2
 8006fc2:	e06d      	b.n	80070a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2202      	movs	r2, #2
 8006fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a30      	ldr	r2, [pc, #192]	@ (80070ac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d004      	beq.n	8006ff8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a2f      	ldr	r2, [pc, #188]	@ (80070b0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d108      	bne.n	800700a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006ffe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	68fa      	ldr	r2, [r7, #12]
 8007006:	4313      	orrs	r3, r2
 8007008:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007010:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	68fa      	ldr	r2, [r7, #12]
 8007018:	4313      	orrs	r3, r2
 800701a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	68fa      	ldr	r2, [r7, #12]
 8007022:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a20      	ldr	r2, [pc, #128]	@ (80070ac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d022      	beq.n	8007074 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007036:	d01d      	beq.n	8007074 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a1d      	ldr	r2, [pc, #116]	@ (80070b4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d018      	beq.n	8007074 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a1c      	ldr	r2, [pc, #112]	@ (80070b8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d013      	beq.n	8007074 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a1a      	ldr	r2, [pc, #104]	@ (80070bc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d00e      	beq.n	8007074 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a15      	ldr	r2, [pc, #84]	@ (80070b0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d009      	beq.n	8007074 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a16      	ldr	r2, [pc, #88]	@ (80070c0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d004      	beq.n	8007074 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a15      	ldr	r2, [pc, #84]	@ (80070c4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d10c      	bne.n	800708e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800707a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	68ba      	ldr	r2, [r7, #8]
 8007082:	4313      	orrs	r3, r2
 8007084:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68ba      	ldr	r2, [r7, #8]
 800708c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2201      	movs	r2, #1
 8007092:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800709e:	2300      	movs	r3, #0
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3714      	adds	r7, #20
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr
 80070ac:	40010000 	.word	0x40010000
 80070b0:	40010400 	.word	0x40010400
 80070b4:	40000400 	.word	0x40000400
 80070b8:	40000800 	.word	0x40000800
 80070bc:	40000c00 	.word	0x40000c00
 80070c0:	40014000 	.word	0x40014000
 80070c4:	40001800 	.word	0x40001800

080070c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b082      	sub	sp, #8
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d101      	bne.n	80070da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	e040      	b.n	800715c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d106      	bne.n	80070f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2200      	movs	r2, #0
 80070e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f7fb f8e8 	bl	80022c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2224      	movs	r2, #36	@ 0x24
 80070f4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f022 0201 	bic.w	r2, r2, #1
 8007104:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800710a:	2b00      	cmp	r3, #0
 800710c:	d002      	beq.n	8007114 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f000 fa8c 	bl	800762c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f000 f825 	bl	8007164 <UART_SetConfig>
 800711a:	4603      	mov	r3, r0
 800711c:	2b01      	cmp	r3, #1
 800711e:	d101      	bne.n	8007124 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	e01b      	b.n	800715c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	685a      	ldr	r2, [r3, #4]
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007132:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	689a      	ldr	r2, [r3, #8]
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007142:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f042 0201 	orr.w	r2, r2, #1
 8007152:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007154:	6878      	ldr	r0, [r7, #4]
 8007156:	f000 fb0b 	bl	8007770 <UART_CheckIdleState>
 800715a:	4603      	mov	r3, r0
}
 800715c:	4618      	mov	r0, r3
 800715e:	3708      	adds	r7, #8
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}

08007164 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b088      	sub	sp, #32
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800716c:	2300      	movs	r3, #0
 800716e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	689a      	ldr	r2, [r3, #8]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	691b      	ldr	r3, [r3, #16]
 8007178:	431a      	orrs	r2, r3
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	695b      	ldr	r3, [r3, #20]
 800717e:	431a      	orrs	r2, r3
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	69db      	ldr	r3, [r3, #28]
 8007184:	4313      	orrs	r3, r2
 8007186:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	4ba6      	ldr	r3, [pc, #664]	@ (8007428 <UART_SetConfig+0x2c4>)
 8007190:	4013      	ands	r3, r2
 8007192:	687a      	ldr	r2, [r7, #4]
 8007194:	6812      	ldr	r2, [r2, #0]
 8007196:	6979      	ldr	r1, [r7, #20]
 8007198:	430b      	orrs	r3, r1
 800719a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	68da      	ldr	r2, [r3, #12]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	430a      	orrs	r2, r1
 80071b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	699b      	ldr	r3, [r3, #24]
 80071b6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6a1b      	ldr	r3, [r3, #32]
 80071bc:	697a      	ldr	r2, [r7, #20]
 80071be:	4313      	orrs	r3, r2
 80071c0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	689b      	ldr	r3, [r3, #8]
 80071c8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	697a      	ldr	r2, [r7, #20]
 80071d2:	430a      	orrs	r2, r1
 80071d4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a94      	ldr	r2, [pc, #592]	@ (800742c <UART_SetConfig+0x2c8>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d120      	bne.n	8007222 <UART_SetConfig+0xbe>
 80071e0:	4b93      	ldr	r3, [pc, #588]	@ (8007430 <UART_SetConfig+0x2cc>)
 80071e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071e6:	f003 0303 	and.w	r3, r3, #3
 80071ea:	2b03      	cmp	r3, #3
 80071ec:	d816      	bhi.n	800721c <UART_SetConfig+0xb8>
 80071ee:	a201      	add	r2, pc, #4	@ (adr r2, 80071f4 <UART_SetConfig+0x90>)
 80071f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071f4:	08007205 	.word	0x08007205
 80071f8:	08007211 	.word	0x08007211
 80071fc:	0800720b 	.word	0x0800720b
 8007200:	08007217 	.word	0x08007217
 8007204:	2301      	movs	r3, #1
 8007206:	77fb      	strb	r3, [r7, #31]
 8007208:	e150      	b.n	80074ac <UART_SetConfig+0x348>
 800720a:	2302      	movs	r3, #2
 800720c:	77fb      	strb	r3, [r7, #31]
 800720e:	e14d      	b.n	80074ac <UART_SetConfig+0x348>
 8007210:	2304      	movs	r3, #4
 8007212:	77fb      	strb	r3, [r7, #31]
 8007214:	e14a      	b.n	80074ac <UART_SetConfig+0x348>
 8007216:	2308      	movs	r3, #8
 8007218:	77fb      	strb	r3, [r7, #31]
 800721a:	e147      	b.n	80074ac <UART_SetConfig+0x348>
 800721c:	2310      	movs	r3, #16
 800721e:	77fb      	strb	r3, [r7, #31]
 8007220:	e144      	b.n	80074ac <UART_SetConfig+0x348>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a83      	ldr	r2, [pc, #524]	@ (8007434 <UART_SetConfig+0x2d0>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d132      	bne.n	8007292 <UART_SetConfig+0x12e>
 800722c:	4b80      	ldr	r3, [pc, #512]	@ (8007430 <UART_SetConfig+0x2cc>)
 800722e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007232:	f003 030c 	and.w	r3, r3, #12
 8007236:	2b0c      	cmp	r3, #12
 8007238:	d828      	bhi.n	800728c <UART_SetConfig+0x128>
 800723a:	a201      	add	r2, pc, #4	@ (adr r2, 8007240 <UART_SetConfig+0xdc>)
 800723c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007240:	08007275 	.word	0x08007275
 8007244:	0800728d 	.word	0x0800728d
 8007248:	0800728d 	.word	0x0800728d
 800724c:	0800728d 	.word	0x0800728d
 8007250:	08007281 	.word	0x08007281
 8007254:	0800728d 	.word	0x0800728d
 8007258:	0800728d 	.word	0x0800728d
 800725c:	0800728d 	.word	0x0800728d
 8007260:	0800727b 	.word	0x0800727b
 8007264:	0800728d 	.word	0x0800728d
 8007268:	0800728d 	.word	0x0800728d
 800726c:	0800728d 	.word	0x0800728d
 8007270:	08007287 	.word	0x08007287
 8007274:	2300      	movs	r3, #0
 8007276:	77fb      	strb	r3, [r7, #31]
 8007278:	e118      	b.n	80074ac <UART_SetConfig+0x348>
 800727a:	2302      	movs	r3, #2
 800727c:	77fb      	strb	r3, [r7, #31]
 800727e:	e115      	b.n	80074ac <UART_SetConfig+0x348>
 8007280:	2304      	movs	r3, #4
 8007282:	77fb      	strb	r3, [r7, #31]
 8007284:	e112      	b.n	80074ac <UART_SetConfig+0x348>
 8007286:	2308      	movs	r3, #8
 8007288:	77fb      	strb	r3, [r7, #31]
 800728a:	e10f      	b.n	80074ac <UART_SetConfig+0x348>
 800728c:	2310      	movs	r3, #16
 800728e:	77fb      	strb	r3, [r7, #31]
 8007290:	e10c      	b.n	80074ac <UART_SetConfig+0x348>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a68      	ldr	r2, [pc, #416]	@ (8007438 <UART_SetConfig+0x2d4>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d120      	bne.n	80072de <UART_SetConfig+0x17a>
 800729c:	4b64      	ldr	r3, [pc, #400]	@ (8007430 <UART_SetConfig+0x2cc>)
 800729e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072a2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80072a6:	2b30      	cmp	r3, #48	@ 0x30
 80072a8:	d013      	beq.n	80072d2 <UART_SetConfig+0x16e>
 80072aa:	2b30      	cmp	r3, #48	@ 0x30
 80072ac:	d814      	bhi.n	80072d8 <UART_SetConfig+0x174>
 80072ae:	2b20      	cmp	r3, #32
 80072b0:	d009      	beq.n	80072c6 <UART_SetConfig+0x162>
 80072b2:	2b20      	cmp	r3, #32
 80072b4:	d810      	bhi.n	80072d8 <UART_SetConfig+0x174>
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d002      	beq.n	80072c0 <UART_SetConfig+0x15c>
 80072ba:	2b10      	cmp	r3, #16
 80072bc:	d006      	beq.n	80072cc <UART_SetConfig+0x168>
 80072be:	e00b      	b.n	80072d8 <UART_SetConfig+0x174>
 80072c0:	2300      	movs	r3, #0
 80072c2:	77fb      	strb	r3, [r7, #31]
 80072c4:	e0f2      	b.n	80074ac <UART_SetConfig+0x348>
 80072c6:	2302      	movs	r3, #2
 80072c8:	77fb      	strb	r3, [r7, #31]
 80072ca:	e0ef      	b.n	80074ac <UART_SetConfig+0x348>
 80072cc:	2304      	movs	r3, #4
 80072ce:	77fb      	strb	r3, [r7, #31]
 80072d0:	e0ec      	b.n	80074ac <UART_SetConfig+0x348>
 80072d2:	2308      	movs	r3, #8
 80072d4:	77fb      	strb	r3, [r7, #31]
 80072d6:	e0e9      	b.n	80074ac <UART_SetConfig+0x348>
 80072d8:	2310      	movs	r3, #16
 80072da:	77fb      	strb	r3, [r7, #31]
 80072dc:	e0e6      	b.n	80074ac <UART_SetConfig+0x348>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a56      	ldr	r2, [pc, #344]	@ (800743c <UART_SetConfig+0x2d8>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d120      	bne.n	800732a <UART_SetConfig+0x1c6>
 80072e8:	4b51      	ldr	r3, [pc, #324]	@ (8007430 <UART_SetConfig+0x2cc>)
 80072ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80072f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80072f4:	d013      	beq.n	800731e <UART_SetConfig+0x1ba>
 80072f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80072f8:	d814      	bhi.n	8007324 <UART_SetConfig+0x1c0>
 80072fa:	2b80      	cmp	r3, #128	@ 0x80
 80072fc:	d009      	beq.n	8007312 <UART_SetConfig+0x1ae>
 80072fe:	2b80      	cmp	r3, #128	@ 0x80
 8007300:	d810      	bhi.n	8007324 <UART_SetConfig+0x1c0>
 8007302:	2b00      	cmp	r3, #0
 8007304:	d002      	beq.n	800730c <UART_SetConfig+0x1a8>
 8007306:	2b40      	cmp	r3, #64	@ 0x40
 8007308:	d006      	beq.n	8007318 <UART_SetConfig+0x1b4>
 800730a:	e00b      	b.n	8007324 <UART_SetConfig+0x1c0>
 800730c:	2300      	movs	r3, #0
 800730e:	77fb      	strb	r3, [r7, #31]
 8007310:	e0cc      	b.n	80074ac <UART_SetConfig+0x348>
 8007312:	2302      	movs	r3, #2
 8007314:	77fb      	strb	r3, [r7, #31]
 8007316:	e0c9      	b.n	80074ac <UART_SetConfig+0x348>
 8007318:	2304      	movs	r3, #4
 800731a:	77fb      	strb	r3, [r7, #31]
 800731c:	e0c6      	b.n	80074ac <UART_SetConfig+0x348>
 800731e:	2308      	movs	r3, #8
 8007320:	77fb      	strb	r3, [r7, #31]
 8007322:	e0c3      	b.n	80074ac <UART_SetConfig+0x348>
 8007324:	2310      	movs	r3, #16
 8007326:	77fb      	strb	r3, [r7, #31]
 8007328:	e0c0      	b.n	80074ac <UART_SetConfig+0x348>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4a44      	ldr	r2, [pc, #272]	@ (8007440 <UART_SetConfig+0x2dc>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d125      	bne.n	8007380 <UART_SetConfig+0x21c>
 8007334:	4b3e      	ldr	r3, [pc, #248]	@ (8007430 <UART_SetConfig+0x2cc>)
 8007336:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800733a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800733e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007342:	d017      	beq.n	8007374 <UART_SetConfig+0x210>
 8007344:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007348:	d817      	bhi.n	800737a <UART_SetConfig+0x216>
 800734a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800734e:	d00b      	beq.n	8007368 <UART_SetConfig+0x204>
 8007350:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007354:	d811      	bhi.n	800737a <UART_SetConfig+0x216>
 8007356:	2b00      	cmp	r3, #0
 8007358:	d003      	beq.n	8007362 <UART_SetConfig+0x1fe>
 800735a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800735e:	d006      	beq.n	800736e <UART_SetConfig+0x20a>
 8007360:	e00b      	b.n	800737a <UART_SetConfig+0x216>
 8007362:	2300      	movs	r3, #0
 8007364:	77fb      	strb	r3, [r7, #31]
 8007366:	e0a1      	b.n	80074ac <UART_SetConfig+0x348>
 8007368:	2302      	movs	r3, #2
 800736a:	77fb      	strb	r3, [r7, #31]
 800736c:	e09e      	b.n	80074ac <UART_SetConfig+0x348>
 800736e:	2304      	movs	r3, #4
 8007370:	77fb      	strb	r3, [r7, #31]
 8007372:	e09b      	b.n	80074ac <UART_SetConfig+0x348>
 8007374:	2308      	movs	r3, #8
 8007376:	77fb      	strb	r3, [r7, #31]
 8007378:	e098      	b.n	80074ac <UART_SetConfig+0x348>
 800737a:	2310      	movs	r3, #16
 800737c:	77fb      	strb	r3, [r7, #31]
 800737e:	e095      	b.n	80074ac <UART_SetConfig+0x348>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a2f      	ldr	r2, [pc, #188]	@ (8007444 <UART_SetConfig+0x2e0>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d125      	bne.n	80073d6 <UART_SetConfig+0x272>
 800738a:	4b29      	ldr	r3, [pc, #164]	@ (8007430 <UART_SetConfig+0x2cc>)
 800738c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007390:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007394:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007398:	d017      	beq.n	80073ca <UART_SetConfig+0x266>
 800739a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800739e:	d817      	bhi.n	80073d0 <UART_SetConfig+0x26c>
 80073a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073a4:	d00b      	beq.n	80073be <UART_SetConfig+0x25a>
 80073a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073aa:	d811      	bhi.n	80073d0 <UART_SetConfig+0x26c>
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d003      	beq.n	80073b8 <UART_SetConfig+0x254>
 80073b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073b4:	d006      	beq.n	80073c4 <UART_SetConfig+0x260>
 80073b6:	e00b      	b.n	80073d0 <UART_SetConfig+0x26c>
 80073b8:	2301      	movs	r3, #1
 80073ba:	77fb      	strb	r3, [r7, #31]
 80073bc:	e076      	b.n	80074ac <UART_SetConfig+0x348>
 80073be:	2302      	movs	r3, #2
 80073c0:	77fb      	strb	r3, [r7, #31]
 80073c2:	e073      	b.n	80074ac <UART_SetConfig+0x348>
 80073c4:	2304      	movs	r3, #4
 80073c6:	77fb      	strb	r3, [r7, #31]
 80073c8:	e070      	b.n	80074ac <UART_SetConfig+0x348>
 80073ca:	2308      	movs	r3, #8
 80073cc:	77fb      	strb	r3, [r7, #31]
 80073ce:	e06d      	b.n	80074ac <UART_SetConfig+0x348>
 80073d0:	2310      	movs	r3, #16
 80073d2:	77fb      	strb	r3, [r7, #31]
 80073d4:	e06a      	b.n	80074ac <UART_SetConfig+0x348>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a1b      	ldr	r2, [pc, #108]	@ (8007448 <UART_SetConfig+0x2e4>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d138      	bne.n	8007452 <UART_SetConfig+0x2ee>
 80073e0:	4b13      	ldr	r3, [pc, #76]	@ (8007430 <UART_SetConfig+0x2cc>)
 80073e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073e6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80073ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80073ee:	d017      	beq.n	8007420 <UART_SetConfig+0x2bc>
 80073f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80073f4:	d82a      	bhi.n	800744c <UART_SetConfig+0x2e8>
 80073f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073fa:	d00b      	beq.n	8007414 <UART_SetConfig+0x2b0>
 80073fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007400:	d824      	bhi.n	800744c <UART_SetConfig+0x2e8>
 8007402:	2b00      	cmp	r3, #0
 8007404:	d003      	beq.n	800740e <UART_SetConfig+0x2aa>
 8007406:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800740a:	d006      	beq.n	800741a <UART_SetConfig+0x2b6>
 800740c:	e01e      	b.n	800744c <UART_SetConfig+0x2e8>
 800740e:	2300      	movs	r3, #0
 8007410:	77fb      	strb	r3, [r7, #31]
 8007412:	e04b      	b.n	80074ac <UART_SetConfig+0x348>
 8007414:	2302      	movs	r3, #2
 8007416:	77fb      	strb	r3, [r7, #31]
 8007418:	e048      	b.n	80074ac <UART_SetConfig+0x348>
 800741a:	2304      	movs	r3, #4
 800741c:	77fb      	strb	r3, [r7, #31]
 800741e:	e045      	b.n	80074ac <UART_SetConfig+0x348>
 8007420:	2308      	movs	r3, #8
 8007422:	77fb      	strb	r3, [r7, #31]
 8007424:	e042      	b.n	80074ac <UART_SetConfig+0x348>
 8007426:	bf00      	nop
 8007428:	efff69f3 	.word	0xefff69f3
 800742c:	40011000 	.word	0x40011000
 8007430:	40023800 	.word	0x40023800
 8007434:	40004400 	.word	0x40004400
 8007438:	40004800 	.word	0x40004800
 800743c:	40004c00 	.word	0x40004c00
 8007440:	40005000 	.word	0x40005000
 8007444:	40011400 	.word	0x40011400
 8007448:	40007800 	.word	0x40007800
 800744c:	2310      	movs	r3, #16
 800744e:	77fb      	strb	r3, [r7, #31]
 8007450:	e02c      	b.n	80074ac <UART_SetConfig+0x348>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a72      	ldr	r2, [pc, #456]	@ (8007620 <UART_SetConfig+0x4bc>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d125      	bne.n	80074a8 <UART_SetConfig+0x344>
 800745c:	4b71      	ldr	r3, [pc, #452]	@ (8007624 <UART_SetConfig+0x4c0>)
 800745e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007462:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007466:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800746a:	d017      	beq.n	800749c <UART_SetConfig+0x338>
 800746c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007470:	d817      	bhi.n	80074a2 <UART_SetConfig+0x33e>
 8007472:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007476:	d00b      	beq.n	8007490 <UART_SetConfig+0x32c>
 8007478:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800747c:	d811      	bhi.n	80074a2 <UART_SetConfig+0x33e>
 800747e:	2b00      	cmp	r3, #0
 8007480:	d003      	beq.n	800748a <UART_SetConfig+0x326>
 8007482:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007486:	d006      	beq.n	8007496 <UART_SetConfig+0x332>
 8007488:	e00b      	b.n	80074a2 <UART_SetConfig+0x33e>
 800748a:	2300      	movs	r3, #0
 800748c:	77fb      	strb	r3, [r7, #31]
 800748e:	e00d      	b.n	80074ac <UART_SetConfig+0x348>
 8007490:	2302      	movs	r3, #2
 8007492:	77fb      	strb	r3, [r7, #31]
 8007494:	e00a      	b.n	80074ac <UART_SetConfig+0x348>
 8007496:	2304      	movs	r3, #4
 8007498:	77fb      	strb	r3, [r7, #31]
 800749a:	e007      	b.n	80074ac <UART_SetConfig+0x348>
 800749c:	2308      	movs	r3, #8
 800749e:	77fb      	strb	r3, [r7, #31]
 80074a0:	e004      	b.n	80074ac <UART_SetConfig+0x348>
 80074a2:	2310      	movs	r3, #16
 80074a4:	77fb      	strb	r3, [r7, #31]
 80074a6:	e001      	b.n	80074ac <UART_SetConfig+0x348>
 80074a8:	2310      	movs	r3, #16
 80074aa:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	69db      	ldr	r3, [r3, #28]
 80074b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074b4:	d15b      	bne.n	800756e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80074b6:	7ffb      	ldrb	r3, [r7, #31]
 80074b8:	2b08      	cmp	r3, #8
 80074ba:	d828      	bhi.n	800750e <UART_SetConfig+0x3aa>
 80074bc:	a201      	add	r2, pc, #4	@ (adr r2, 80074c4 <UART_SetConfig+0x360>)
 80074be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074c2:	bf00      	nop
 80074c4:	080074e9 	.word	0x080074e9
 80074c8:	080074f1 	.word	0x080074f1
 80074cc:	080074f9 	.word	0x080074f9
 80074d0:	0800750f 	.word	0x0800750f
 80074d4:	080074ff 	.word	0x080074ff
 80074d8:	0800750f 	.word	0x0800750f
 80074dc:	0800750f 	.word	0x0800750f
 80074e0:	0800750f 	.word	0x0800750f
 80074e4:	08007507 	.word	0x08007507
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074e8:	f7fe fb8a 	bl	8005c00 <HAL_RCC_GetPCLK1Freq>
 80074ec:	61b8      	str	r0, [r7, #24]
        break;
 80074ee:	e013      	b.n	8007518 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80074f0:	f7fe fb9a 	bl	8005c28 <HAL_RCC_GetPCLK2Freq>
 80074f4:	61b8      	str	r0, [r7, #24]
        break;
 80074f6:	e00f      	b.n	8007518 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074f8:	4b4b      	ldr	r3, [pc, #300]	@ (8007628 <UART_SetConfig+0x4c4>)
 80074fa:	61bb      	str	r3, [r7, #24]
        break;
 80074fc:	e00c      	b.n	8007518 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074fe:	f7fe fa6d 	bl	80059dc <HAL_RCC_GetSysClockFreq>
 8007502:	61b8      	str	r0, [r7, #24]
        break;
 8007504:	e008      	b.n	8007518 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007506:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800750a:	61bb      	str	r3, [r7, #24]
        break;
 800750c:	e004      	b.n	8007518 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800750e:	2300      	movs	r3, #0
 8007510:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007512:	2301      	movs	r3, #1
 8007514:	77bb      	strb	r3, [r7, #30]
        break;
 8007516:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007518:	69bb      	ldr	r3, [r7, #24]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d074      	beq.n	8007608 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800751e:	69bb      	ldr	r3, [r7, #24]
 8007520:	005a      	lsls	r2, r3, #1
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	085b      	lsrs	r3, r3, #1
 8007528:	441a      	add	r2, r3
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007532:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007534:	693b      	ldr	r3, [r7, #16]
 8007536:	2b0f      	cmp	r3, #15
 8007538:	d916      	bls.n	8007568 <UART_SetConfig+0x404>
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007540:	d212      	bcs.n	8007568 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	b29b      	uxth	r3, r3
 8007546:	f023 030f 	bic.w	r3, r3, #15
 800754a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	085b      	lsrs	r3, r3, #1
 8007550:	b29b      	uxth	r3, r3
 8007552:	f003 0307 	and.w	r3, r3, #7
 8007556:	b29a      	uxth	r2, r3
 8007558:	89fb      	ldrh	r3, [r7, #14]
 800755a:	4313      	orrs	r3, r2
 800755c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	89fa      	ldrh	r2, [r7, #14]
 8007564:	60da      	str	r2, [r3, #12]
 8007566:	e04f      	b.n	8007608 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007568:	2301      	movs	r3, #1
 800756a:	77bb      	strb	r3, [r7, #30]
 800756c:	e04c      	b.n	8007608 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800756e:	7ffb      	ldrb	r3, [r7, #31]
 8007570:	2b08      	cmp	r3, #8
 8007572:	d828      	bhi.n	80075c6 <UART_SetConfig+0x462>
 8007574:	a201      	add	r2, pc, #4	@ (adr r2, 800757c <UART_SetConfig+0x418>)
 8007576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800757a:	bf00      	nop
 800757c:	080075a1 	.word	0x080075a1
 8007580:	080075a9 	.word	0x080075a9
 8007584:	080075b1 	.word	0x080075b1
 8007588:	080075c7 	.word	0x080075c7
 800758c:	080075b7 	.word	0x080075b7
 8007590:	080075c7 	.word	0x080075c7
 8007594:	080075c7 	.word	0x080075c7
 8007598:	080075c7 	.word	0x080075c7
 800759c:	080075bf 	.word	0x080075bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075a0:	f7fe fb2e 	bl	8005c00 <HAL_RCC_GetPCLK1Freq>
 80075a4:	61b8      	str	r0, [r7, #24]
        break;
 80075a6:	e013      	b.n	80075d0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075a8:	f7fe fb3e 	bl	8005c28 <HAL_RCC_GetPCLK2Freq>
 80075ac:	61b8      	str	r0, [r7, #24]
        break;
 80075ae:	e00f      	b.n	80075d0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075b0:	4b1d      	ldr	r3, [pc, #116]	@ (8007628 <UART_SetConfig+0x4c4>)
 80075b2:	61bb      	str	r3, [r7, #24]
        break;
 80075b4:	e00c      	b.n	80075d0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075b6:	f7fe fa11 	bl	80059dc <HAL_RCC_GetSysClockFreq>
 80075ba:	61b8      	str	r0, [r7, #24]
        break;
 80075bc:	e008      	b.n	80075d0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075c2:	61bb      	str	r3, [r7, #24]
        break;
 80075c4:	e004      	b.n	80075d0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80075c6:	2300      	movs	r3, #0
 80075c8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	77bb      	strb	r3, [r7, #30]
        break;
 80075ce:	bf00      	nop
    }

    if (pclk != 0U)
 80075d0:	69bb      	ldr	r3, [r7, #24]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d018      	beq.n	8007608 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	085a      	lsrs	r2, r3, #1
 80075dc:	69bb      	ldr	r3, [r7, #24]
 80075de:	441a      	add	r2, r3
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80075e8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	2b0f      	cmp	r3, #15
 80075ee:	d909      	bls.n	8007604 <UART_SetConfig+0x4a0>
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075f6:	d205      	bcs.n	8007604 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	b29a      	uxth	r2, r3
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	60da      	str	r2, [r3, #12]
 8007602:	e001      	b.n	8007608 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007604:	2301      	movs	r3, #1
 8007606:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2200      	movs	r2, #0
 800760c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2200      	movs	r2, #0
 8007612:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007614:	7fbb      	ldrb	r3, [r7, #30]
}
 8007616:	4618      	mov	r0, r3
 8007618:	3720      	adds	r7, #32
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}
 800761e:	bf00      	nop
 8007620:	40007c00 	.word	0x40007c00
 8007624:	40023800 	.word	0x40023800
 8007628:	00f42400 	.word	0x00f42400

0800762c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800762c:	b480      	push	{r7}
 800762e:	b083      	sub	sp, #12
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007638:	f003 0308 	and.w	r3, r3, #8
 800763c:	2b00      	cmp	r3, #0
 800763e:	d00a      	beq.n	8007656 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	430a      	orrs	r2, r1
 8007654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800765a:	f003 0301 	and.w	r3, r3, #1
 800765e:	2b00      	cmp	r3, #0
 8007660:	d00a      	beq.n	8007678 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	430a      	orrs	r2, r1
 8007676:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800767c:	f003 0302 	and.w	r3, r3, #2
 8007680:	2b00      	cmp	r3, #0
 8007682:	d00a      	beq.n	800769a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	430a      	orrs	r2, r1
 8007698:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800769e:	f003 0304 	and.w	r3, r3, #4
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d00a      	beq.n	80076bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	430a      	orrs	r2, r1
 80076ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076c0:	f003 0310 	and.w	r3, r3, #16
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d00a      	beq.n	80076de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	430a      	orrs	r2, r1
 80076dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076e2:	f003 0320 	and.w	r3, r3, #32
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d00a      	beq.n	8007700 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	689b      	ldr	r3, [r3, #8]
 80076f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	430a      	orrs	r2, r1
 80076fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007704:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007708:	2b00      	cmp	r3, #0
 800770a:	d01a      	beq.n	8007742 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	685b      	ldr	r3, [r3, #4]
 8007712:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	430a      	orrs	r2, r1
 8007720:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007726:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800772a:	d10a      	bne.n	8007742 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	430a      	orrs	r2, r1
 8007740:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007746:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00a      	beq.n	8007764 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	430a      	orrs	r2, r1
 8007762:	605a      	str	r2, [r3, #4]
  }
}
 8007764:	bf00      	nop
 8007766:	370c      	adds	r7, #12
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr

08007770 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b098      	sub	sp, #96	@ 0x60
 8007774:	af02      	add	r7, sp, #8
 8007776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2200      	movs	r2, #0
 800777c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007780:	f7fb f836 	bl	80027f0 <HAL_GetTick>
 8007784:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f003 0308 	and.w	r3, r3, #8
 8007790:	2b08      	cmp	r3, #8
 8007792:	d12e      	bne.n	80077f2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007794:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007798:	9300      	str	r3, [sp, #0]
 800779a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800779c:	2200      	movs	r2, #0
 800779e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f000 f88c 	bl	80078c0 <UART_WaitOnFlagUntilTimeout>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d021      	beq.n	80077f2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077b6:	e853 3f00 	ldrex	r3, [r3]
 80077ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	461a      	mov	r2, r3
 80077ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80077ce:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077d4:	e841 2300 	strex	r3, r2, [r1]
 80077d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d1e6      	bne.n	80077ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2220      	movs	r2, #32
 80077e4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2200      	movs	r2, #0
 80077ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80077ee:	2303      	movs	r3, #3
 80077f0:	e062      	b.n	80078b8 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 0304 	and.w	r3, r3, #4
 80077fc:	2b04      	cmp	r3, #4
 80077fe:	d149      	bne.n	8007894 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007800:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007804:	9300      	str	r3, [sp, #0]
 8007806:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007808:	2200      	movs	r2, #0
 800780a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f000 f856 	bl	80078c0 <UART_WaitOnFlagUntilTimeout>
 8007814:	4603      	mov	r3, r0
 8007816:	2b00      	cmp	r3, #0
 8007818:	d03c      	beq.n	8007894 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007822:	e853 3f00 	ldrex	r3, [r3]
 8007826:	623b      	str	r3, [r7, #32]
   return(result);
 8007828:	6a3b      	ldr	r3, [r7, #32]
 800782a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800782e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	461a      	mov	r2, r3
 8007836:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007838:	633b      	str	r3, [r7, #48]	@ 0x30
 800783a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800783c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800783e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007840:	e841 2300 	strex	r3, r2, [r1]
 8007844:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007848:	2b00      	cmp	r3, #0
 800784a:	d1e6      	bne.n	800781a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	3308      	adds	r3, #8
 8007852:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	e853 3f00 	ldrex	r3, [r3]
 800785a:	60fb      	str	r3, [r7, #12]
   return(result);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	f023 0301 	bic.w	r3, r3, #1
 8007862:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	3308      	adds	r3, #8
 800786a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800786c:	61fa      	str	r2, [r7, #28]
 800786e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007870:	69b9      	ldr	r1, [r7, #24]
 8007872:	69fa      	ldr	r2, [r7, #28]
 8007874:	e841 2300 	strex	r3, r2, [r1]
 8007878:	617b      	str	r3, [r7, #20]
   return(result);
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d1e5      	bne.n	800784c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2220      	movs	r2, #32
 8007884:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2200      	movs	r2, #0
 800788c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007890:	2303      	movs	r3, #3
 8007892:	e011      	b.n	80078b8 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2220      	movs	r2, #32
 8007898:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2220      	movs	r2, #32
 800789e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2200      	movs	r2, #0
 80078a6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2200      	movs	r2, #0
 80078ac:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2200      	movs	r2, #0
 80078b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80078b6:	2300      	movs	r3, #0
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	3758      	adds	r7, #88	@ 0x58
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}

080078c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b084      	sub	sp, #16
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	60f8      	str	r0, [r7, #12]
 80078c8:	60b9      	str	r1, [r7, #8]
 80078ca:	603b      	str	r3, [r7, #0]
 80078cc:	4613      	mov	r3, r2
 80078ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078d0:	e04f      	b.n	8007972 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078d8:	d04b      	beq.n	8007972 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078da:	f7fa ff89 	bl	80027f0 <HAL_GetTick>
 80078de:	4602      	mov	r2, r0
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	1ad3      	subs	r3, r2, r3
 80078e4:	69ba      	ldr	r2, [r7, #24]
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d302      	bcc.n	80078f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80078ea:	69bb      	ldr	r3, [r7, #24]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d101      	bne.n	80078f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80078f0:	2303      	movs	r3, #3
 80078f2:	e04e      	b.n	8007992 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f003 0304 	and.w	r3, r3, #4
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d037      	beq.n	8007972 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	2b80      	cmp	r3, #128	@ 0x80
 8007906:	d034      	beq.n	8007972 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	2b40      	cmp	r3, #64	@ 0x40
 800790c:	d031      	beq.n	8007972 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	69db      	ldr	r3, [r3, #28]
 8007914:	f003 0308 	and.w	r3, r3, #8
 8007918:	2b08      	cmp	r3, #8
 800791a:	d110      	bne.n	800793e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	2208      	movs	r2, #8
 8007922:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007924:	68f8      	ldr	r0, [r7, #12]
 8007926:	f000 f838 	bl	800799a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2208      	movs	r2, #8
 800792e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2200      	movs	r2, #0
 8007936:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800793a:	2301      	movs	r3, #1
 800793c:	e029      	b.n	8007992 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	69db      	ldr	r3, [r3, #28]
 8007944:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007948:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800794c:	d111      	bne.n	8007972 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007956:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007958:	68f8      	ldr	r0, [r7, #12]
 800795a:	f000 f81e 	bl	800799a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2220      	movs	r2, #32
 8007962:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800796e:	2303      	movs	r3, #3
 8007970:	e00f      	b.n	8007992 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	69da      	ldr	r2, [r3, #28]
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	4013      	ands	r3, r2
 800797c:	68ba      	ldr	r2, [r7, #8]
 800797e:	429a      	cmp	r2, r3
 8007980:	bf0c      	ite	eq
 8007982:	2301      	moveq	r3, #1
 8007984:	2300      	movne	r3, #0
 8007986:	b2db      	uxtb	r3, r3
 8007988:	461a      	mov	r2, r3
 800798a:	79fb      	ldrb	r3, [r7, #7]
 800798c:	429a      	cmp	r2, r3
 800798e:	d0a0      	beq.n	80078d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007990:	2300      	movs	r3, #0
}
 8007992:	4618      	mov	r0, r3
 8007994:	3710      	adds	r7, #16
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}

0800799a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800799a:	b480      	push	{r7}
 800799c:	b095      	sub	sp, #84	@ 0x54
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079aa:	e853 3f00 	ldrex	r3, [r3]
 80079ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80079b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	461a      	mov	r2, r3
 80079be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80079c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80079c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80079c8:	e841 2300 	strex	r3, r2, [r1]
 80079cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80079ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d1e6      	bne.n	80079a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	3308      	adds	r3, #8
 80079da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079dc:	6a3b      	ldr	r3, [r7, #32]
 80079de:	e853 3f00 	ldrex	r3, [r3]
 80079e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80079e4:	69fb      	ldr	r3, [r7, #28]
 80079e6:	f023 0301 	bic.w	r3, r3, #1
 80079ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	3308      	adds	r3, #8
 80079f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80079f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80079f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80079fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079fc:	e841 2300 	strex	r3, r2, [r1]
 8007a00:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d1e5      	bne.n	80079d4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d118      	bne.n	8007a42 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	e853 3f00 	ldrex	r3, [r3]
 8007a1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	f023 0310 	bic.w	r3, r3, #16
 8007a24:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	461a      	mov	r2, r3
 8007a2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a2e:	61bb      	str	r3, [r7, #24]
 8007a30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a32:	6979      	ldr	r1, [r7, #20]
 8007a34:	69ba      	ldr	r2, [r7, #24]
 8007a36:	e841 2300 	strex	r3, r2, [r1]
 8007a3a:	613b      	str	r3, [r7, #16]
   return(result);
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d1e6      	bne.n	8007a10 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2220      	movs	r2, #32
 8007a46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2200      	movs	r2, #0
 8007a54:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007a56:	bf00      	nop
 8007a58:	3754      	adds	r7, #84	@ 0x54
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a60:	4770      	bx	lr
	...

08007a64 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007a64:	b084      	sub	sp, #16
 8007a66:	b580      	push	{r7, lr}
 8007a68:	b084      	sub	sp, #16
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
 8007a6e:	f107 001c 	add.w	r0, r7, #28
 8007a72:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007a76:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d121      	bne.n	8007ac2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a82:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	68da      	ldr	r2, [r3, #12]
 8007a8e:	4b21      	ldr	r3, [pc, #132]	@ (8007b14 <USB_CoreInit+0xb0>)
 8007a90:	4013      	ands	r3, r2
 8007a92:	687a      	ldr	r2, [r7, #4]
 8007a94:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	68db      	ldr	r3, [r3, #12]
 8007a9a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007aa2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007aa6:	2b01      	cmp	r3, #1
 8007aa8:	d105      	bne.n	8007ab6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 fa92 	bl	8007fe0 <USB_CoreReset>
 8007abc:	4603      	mov	r3, r0
 8007abe:	73fb      	strb	r3, [r7, #15]
 8007ac0:	e010      	b.n	8007ae4 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	68db      	ldr	r3, [r3, #12]
 8007ac6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f000 fa86 	bl	8007fe0 <USB_CoreReset>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007adc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8007ae4:	7fbb      	ldrb	r3, [r7, #30]
 8007ae6:	2b01      	cmp	r3, #1
 8007ae8:	d10b      	bne.n	8007b02 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	f043 0206 	orr.w	r2, r3, #6
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	f043 0220 	orr.w	r2, r3, #32
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007b02:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	3710      	adds	r7, #16
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b0e:	b004      	add	sp, #16
 8007b10:	4770      	bx	lr
 8007b12:	bf00      	nop
 8007b14:	ffbdffbf 	.word	0xffbdffbf

08007b18 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b083      	sub	sp, #12
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	f023 0201 	bic.w	r2, r3, #1
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007b2c:	2300      	movs	r3, #0
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	370c      	adds	r7, #12
 8007b32:	46bd      	mov	sp, r7
 8007b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b38:	4770      	bx	lr

08007b3a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007b3a:	b580      	push	{r7, lr}
 8007b3c:	b084      	sub	sp, #16
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	6078      	str	r0, [r7, #4]
 8007b42:	460b      	mov	r3, r1
 8007b44:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007b46:	2300      	movs	r3, #0
 8007b48:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	68db      	ldr	r3, [r3, #12]
 8007b4e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007b56:	78fb      	ldrb	r3, [r7, #3]
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	d115      	bne.n	8007b88 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	68db      	ldr	r3, [r3, #12]
 8007b60:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007b68:	200a      	movs	r0, #10
 8007b6a:	f7fa fe4d 	bl	8002808 <HAL_Delay>
      ms += 10U;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	330a      	adds	r3, #10
 8007b72:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f000 fa25 	bl	8007fc4 <USB_GetMode>
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d01e      	beq.n	8007bbe <USB_SetCurrentMode+0x84>
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	2bc7      	cmp	r3, #199	@ 0xc7
 8007b84:	d9f0      	bls.n	8007b68 <USB_SetCurrentMode+0x2e>
 8007b86:	e01a      	b.n	8007bbe <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007b88:	78fb      	ldrb	r3, [r7, #3]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d115      	bne.n	8007bba <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	68db      	ldr	r3, [r3, #12]
 8007b92:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007b9a:	200a      	movs	r0, #10
 8007b9c:	f7fa fe34 	bl	8002808 <HAL_Delay>
      ms += 10U;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	330a      	adds	r3, #10
 8007ba4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007ba6:	6878      	ldr	r0, [r7, #4]
 8007ba8:	f000 fa0c 	bl	8007fc4 <USB_GetMode>
 8007bac:	4603      	mov	r3, r0
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d005      	beq.n	8007bbe <USB_SetCurrentMode+0x84>
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2bc7      	cmp	r3, #199	@ 0xc7
 8007bb6:	d9f0      	bls.n	8007b9a <USB_SetCurrentMode+0x60>
 8007bb8:	e001      	b.n	8007bbe <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e005      	b.n	8007bca <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2bc8      	cmp	r3, #200	@ 0xc8
 8007bc2:	d101      	bne.n	8007bc8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	e000      	b.n	8007bca <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007bc8:	2300      	movs	r3, #0
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3710      	adds	r7, #16
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
	...

08007bd4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007bd4:	b084      	sub	sp, #16
 8007bd6:	b580      	push	{r7, lr}
 8007bd8:	b086      	sub	sp, #24
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	6078      	str	r0, [r7, #4]
 8007bde:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007be2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007be6:	2300      	movs	r3, #0
 8007be8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007bee:	2300      	movs	r3, #0
 8007bf0:	613b      	str	r3, [r7, #16]
 8007bf2:	e009      	b.n	8007c08 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007bf4:	687a      	ldr	r2, [r7, #4]
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	3340      	adds	r3, #64	@ 0x40
 8007bfa:	009b      	lsls	r3, r3, #2
 8007bfc:	4413      	add	r3, r2
 8007bfe:	2200      	movs	r2, #0
 8007c00:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	3301      	adds	r3, #1
 8007c06:	613b      	str	r3, [r7, #16]
 8007c08:	693b      	ldr	r3, [r7, #16]
 8007c0a:	2b0e      	cmp	r3, #14
 8007c0c:	d9f2      	bls.n	8007bf4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007c0e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d11c      	bne.n	8007c50 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	68fa      	ldr	r2, [r7, #12]
 8007c20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007c24:	f043 0302 	orr.w	r3, r3, #2
 8007c28:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c2e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	601a      	str	r2, [r3, #0]
 8007c4e:	e005      	b.n	8007c5c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c54:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007c62:	461a      	mov	r2, r3
 8007c64:	2300      	movs	r3, #0
 8007c66:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007c68:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d10d      	bne.n	8007c8c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007c70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d104      	bne.n	8007c82 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007c78:	2100      	movs	r1, #0
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f000 f968 	bl	8007f50 <USB_SetDevSpeed>
 8007c80:	e008      	b.n	8007c94 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007c82:	2101      	movs	r1, #1
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f000 f963 	bl	8007f50 <USB_SetDevSpeed>
 8007c8a:	e003      	b.n	8007c94 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007c8c:	2103      	movs	r1, #3
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f000 f95e 	bl	8007f50 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007c94:	2110      	movs	r1, #16
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f000 f8fa 	bl	8007e90 <USB_FlushTxFifo>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d001      	beq.n	8007ca6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 f924 	bl	8007ef4 <USB_FlushRxFifo>
 8007cac:	4603      	mov	r3, r0
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d001      	beq.n	8007cb6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cc8:	461a      	mov	r2, r3
 8007cca:	2300      	movs	r3, #0
 8007ccc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cd4:	461a      	mov	r2, r3
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007cda:	2300      	movs	r3, #0
 8007cdc:	613b      	str	r3, [r7, #16]
 8007cde:	e043      	b.n	8007d68 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ce0:	693b      	ldr	r3, [r7, #16]
 8007ce2:	015a      	lsls	r2, r3, #5
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	4413      	add	r3, r2
 8007ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007cf2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007cf6:	d118      	bne.n	8007d2a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d10a      	bne.n	8007d14 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	015a      	lsls	r2, r3, #5
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	4413      	add	r3, r2
 8007d06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d0a:	461a      	mov	r2, r3
 8007d0c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007d10:	6013      	str	r3, [r2, #0]
 8007d12:	e013      	b.n	8007d3c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	015a      	lsls	r2, r3, #5
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	4413      	add	r3, r2
 8007d1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d20:	461a      	mov	r2, r3
 8007d22:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007d26:	6013      	str	r3, [r2, #0]
 8007d28:	e008      	b.n	8007d3c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	015a      	lsls	r2, r3, #5
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	4413      	add	r3, r2
 8007d32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d36:	461a      	mov	r2, r3
 8007d38:	2300      	movs	r3, #0
 8007d3a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	015a      	lsls	r2, r3, #5
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	4413      	add	r3, r2
 8007d44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d48:	461a      	mov	r2, r3
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	015a      	lsls	r2, r3, #5
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	4413      	add	r3, r2
 8007d56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d5a:	461a      	mov	r2, r3
 8007d5c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007d60:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	3301      	adds	r3, #1
 8007d66:	613b      	str	r3, [r7, #16]
 8007d68:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007d6c:	461a      	mov	r2, r3
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d3b5      	bcc.n	8007ce0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d74:	2300      	movs	r3, #0
 8007d76:	613b      	str	r3, [r7, #16]
 8007d78:	e043      	b.n	8007e02 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	015a      	lsls	r2, r3, #5
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	4413      	add	r3, r2
 8007d82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d90:	d118      	bne.n	8007dc4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d10a      	bne.n	8007dae <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	015a      	lsls	r2, r3, #5
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	4413      	add	r3, r2
 8007da0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007da4:	461a      	mov	r2, r3
 8007da6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007daa:	6013      	str	r3, [r2, #0]
 8007dac:	e013      	b.n	8007dd6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	015a      	lsls	r2, r3, #5
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	4413      	add	r3, r2
 8007db6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dba:	461a      	mov	r2, r3
 8007dbc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007dc0:	6013      	str	r3, [r2, #0]
 8007dc2:	e008      	b.n	8007dd6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007dc4:	693b      	ldr	r3, [r7, #16]
 8007dc6:	015a      	lsls	r2, r3, #5
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	4413      	add	r3, r2
 8007dcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dd0:	461a      	mov	r2, r3
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	015a      	lsls	r2, r3, #5
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	4413      	add	r3, r2
 8007dde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007de2:	461a      	mov	r2, r3
 8007de4:	2300      	movs	r3, #0
 8007de6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	015a      	lsls	r2, r3, #5
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	4413      	add	r3, r2
 8007df0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007df4:	461a      	mov	r2, r3
 8007df6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007dfa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	3301      	adds	r3, #1
 8007e00:	613b      	str	r3, [r7, #16]
 8007e02:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007e06:	461a      	mov	r2, r3
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d3b5      	bcc.n	8007d7a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e14:	691b      	ldr	r3, [r3, #16]
 8007e16:	68fa      	ldr	r2, [r7, #12]
 8007e18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e20:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007e2e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007e30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d105      	bne.n	8007e44 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	699b      	ldr	r3, [r3, #24]
 8007e3c:	f043 0210 	orr.w	r2, r3, #16
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	699a      	ldr	r2, [r3, #24]
 8007e48:	4b0f      	ldr	r3, [pc, #60]	@ (8007e88 <USB_DevInit+0x2b4>)
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	687a      	ldr	r2, [r7, #4]
 8007e4e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007e50:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d005      	beq.n	8007e64 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	699b      	ldr	r3, [r3, #24]
 8007e5c:	f043 0208 	orr.w	r2, r3, #8
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007e64:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007e68:	2b01      	cmp	r3, #1
 8007e6a:	d105      	bne.n	8007e78 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	699a      	ldr	r2, [r3, #24]
 8007e70:	4b06      	ldr	r3, [pc, #24]	@ (8007e8c <USB_DevInit+0x2b8>)
 8007e72:	4313      	orrs	r3, r2
 8007e74:	687a      	ldr	r2, [r7, #4]
 8007e76:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007e78:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3718      	adds	r7, #24
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007e84:	b004      	add	sp, #16
 8007e86:	4770      	bx	lr
 8007e88:	803c3800 	.word	0x803c3800
 8007e8c:	40000004 	.word	0x40000004

08007e90 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b085      	sub	sp, #20
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	3301      	adds	r3, #1
 8007ea2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007eaa:	d901      	bls.n	8007eb0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007eac:	2303      	movs	r3, #3
 8007eae:	e01b      	b.n	8007ee8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	691b      	ldr	r3, [r3, #16]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	daf2      	bge.n	8007e9e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	019b      	lsls	r3, r3, #6
 8007ec0:	f043 0220 	orr.w	r2, r3, #32
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ed4:	d901      	bls.n	8007eda <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007ed6:	2303      	movs	r3, #3
 8007ed8:	e006      	b.n	8007ee8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	691b      	ldr	r3, [r3, #16]
 8007ede:	f003 0320 	and.w	r3, r3, #32
 8007ee2:	2b20      	cmp	r3, #32
 8007ee4:	d0f0      	beq.n	8007ec8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007ee6:	2300      	movs	r3, #0
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3714      	adds	r7, #20
 8007eec:	46bd      	mov	sp, r7
 8007eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef2:	4770      	bx	lr

08007ef4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b085      	sub	sp, #20
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007efc:	2300      	movs	r3, #0
 8007efe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	3301      	adds	r3, #1
 8007f04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007f0c:	d901      	bls.n	8007f12 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007f0e:	2303      	movs	r3, #3
 8007f10:	e018      	b.n	8007f44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	691b      	ldr	r3, [r3, #16]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	daf2      	bge.n	8007f00 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2210      	movs	r2, #16
 8007f22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	3301      	adds	r3, #1
 8007f28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007f30:	d901      	bls.n	8007f36 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007f32:	2303      	movs	r3, #3
 8007f34:	e006      	b.n	8007f44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	691b      	ldr	r3, [r3, #16]
 8007f3a:	f003 0310 	and.w	r3, r3, #16
 8007f3e:	2b10      	cmp	r3, #16
 8007f40:	d0f0      	beq.n	8007f24 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007f42:	2300      	movs	r3, #0
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3714      	adds	r7, #20
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4e:	4770      	bx	lr

08007f50 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b085      	sub	sp, #20
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	460b      	mov	r3, r1
 8007f5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f66:	681a      	ldr	r2, [r3, #0]
 8007f68:	78fb      	ldrb	r3, [r7, #3]
 8007f6a:	68f9      	ldr	r1, [r7, #12]
 8007f6c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007f70:	4313      	orrs	r3, r2
 8007f72:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007f74:	2300      	movs	r3, #0
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	3714      	adds	r7, #20
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr

08007f82 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f82:	b480      	push	{r7}
 8007f84:	b085      	sub	sp, #20
 8007f86:	af00      	add	r7, sp, #0
 8007f88:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	68fa      	ldr	r2, [r7, #12]
 8007f98:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007f9c:	f023 0303 	bic.w	r3, r3, #3
 8007fa0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	68fa      	ldr	r2, [r7, #12]
 8007fac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007fb0:	f043 0302 	orr.w	r3, r3, #2
 8007fb4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007fb6:	2300      	movs	r3, #0
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3714      	adds	r7, #20
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc2:	4770      	bx	lr

08007fc4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b083      	sub	sp, #12
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	695b      	ldr	r3, [r3, #20]
 8007fd0:	f003 0301 	and.w	r3, r3, #1
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	370c      	adds	r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr

08007fe0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b085      	sub	sp, #20
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	3301      	adds	r3, #1
 8007ff0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ff8:	d901      	bls.n	8007ffe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007ffa:	2303      	movs	r3, #3
 8007ffc:	e022      	b.n	8008044 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	691b      	ldr	r3, [r3, #16]
 8008002:	2b00      	cmp	r3, #0
 8008004:	daf2      	bge.n	8007fec <USB_CoreReset+0xc>

  count = 10U;
 8008006:	230a      	movs	r3, #10
 8008008:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800800a:	e002      	b.n	8008012 <USB_CoreReset+0x32>
  {
    count--;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	3b01      	subs	r3, #1
 8008010:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d1f9      	bne.n	800800c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	691b      	ldr	r3, [r3, #16]
 800801c:	f043 0201 	orr.w	r2, r3, #1
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	3301      	adds	r3, #1
 8008028:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008030:	d901      	bls.n	8008036 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008032:	2303      	movs	r3, #3
 8008034:	e006      	b.n	8008044 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	691b      	ldr	r3, [r3, #16]
 800803a:	f003 0301 	and.w	r3, r3, #1
 800803e:	2b01      	cmp	r3, #1
 8008040:	d0f0      	beq.n	8008024 <USB_CoreReset+0x44>

  return HAL_OK;
 8008042:	2300      	movs	r3, #0
}
 8008044:	4618      	mov	r0, r3
 8008046:	3714      	adds	r7, #20
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr

08008050 <u8g2_ClearBuffer>:
#include <string.h>
#include "../u8g2/u8g2.h"

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b084      	sub	sp, #16
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	7c1b      	ldrb	r3, [r3, #16]
 800805e:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008066:	461a      	mov	r2, r3
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	fb02 f303 	mul.w	r3, r2, r3
 800806e:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	00db      	lsls	r3, r3, #3
 8008074:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800807a:	68fa      	ldr	r2, [r7, #12]
 800807c:	2100      	movs	r1, #0
 800807e:	4618      	mov	r0, r3
 8008080:	f00d f945 	bl	801530e <memset>
}
 8008084:	bf00      	nop
 8008086:	3710      	adds	r7, #16
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b086      	sub	sp, #24
 8008090:	af02      	add	r7, sp, #8
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	460b      	mov	r3, r1
 8008096:	70fb      	strb	r3, [r7, #3]
 8008098:	4613      	mov	r3, r2
 800809a:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	7c1b      	ldrb	r3, [r3, #16]
 80080a2:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 80080a4:	78fb      	ldrb	r3, [r7, #3]
 80080a6:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080ac:	60bb      	str	r3, [r7, #8]
  offset *= w;
 80080ae:	7bfb      	ldrb	r3, [r7, #15]
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	89ba      	ldrh	r2, [r7, #12]
 80080b4:	fb12 f303 	smulbb	r3, r2, r3
 80080b8:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 80080ba:	89bb      	ldrh	r3, [r7, #12]
 80080bc:	00db      	lsls	r3, r3, #3
 80080be:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 80080c0:	89bb      	ldrh	r3, [r7, #12]
 80080c2:	68ba      	ldr	r2, [r7, #8]
 80080c4:	4413      	add	r3, r2
 80080c6:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 80080c8:	7bf9      	ldrb	r1, [r7, #15]
 80080ca:	78ba      	ldrb	r2, [r7, #2]
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	9300      	str	r3, [sp, #0]
 80080d0:	460b      	mov	r3, r1
 80080d2:	2100      	movs	r1, #0
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f001 fcc2 	bl	8009a5e <u8x8_DrawTile>
}
 80080da:	bf00      	nop
 80080dc:	3710      	adds	r7, #16
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}

080080e2 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 80080e2:	b580      	push	{r7, lr}
 80080e4:	b084      	sub	sp, #16
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 80080ea:	2300      	movs	r3, #0
 80080ec:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80080f4:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80080fc:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	7c5b      	ldrb	r3, [r3, #17]
 8008104:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8008106:	7bba      	ldrb	r2, [r7, #14]
 8008108:	7bfb      	ldrb	r3, [r7, #15]
 800810a:	4619      	mov	r1, r3
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f7ff ffbd 	bl	800808c <u8g2_send_tile_row>
    src_row++;
 8008112:	7bfb      	ldrb	r3, [r7, #15]
 8008114:	3301      	adds	r3, #1
 8008116:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8008118:	7bbb      	ldrb	r3, [r7, #14]
 800811a:	3301      	adds	r3, #1
 800811c:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 800811e:	7bfa      	ldrb	r2, [r7, #15]
 8008120:	7b7b      	ldrb	r3, [r7, #13]
 8008122:	429a      	cmp	r2, r3
 8008124:	d203      	bcs.n	800812e <u8g2_send_buffer+0x4c>
 8008126:	7bba      	ldrb	r2, [r7, #14]
 8008128:	7b3b      	ldrb	r3, [r7, #12]
 800812a:	429a      	cmp	r2, r3
 800812c:	d3eb      	bcc.n	8008106 <u8g2_send_buffer+0x24>
}
 800812e:	bf00      	nop
 8008130:	3710      	adds	r7, #16
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b082      	sub	sp, #8
 800813a:	af00      	add	r7, sp, #0
 800813c:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f7ff ffcf 	bl	80080e2 <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f001 fcdb 	bl	8009b00 <u8x8_RefreshDisplay>
}
 800814a:	bf00      	nop
 800814c:	3708      	adds	r7, #8
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}

08008152 <u8g2_SetBufferCurrTileRow>:

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8008152:	b580      	push	{r7, lr}
 8008154:	b082      	sub	sp, #8
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
 800815a:	460b      	mov	r3, r1
 800815c:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	78fa      	ldrb	r2, [r7, #3]
 8008162:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  u8g2->cb->update_dimension(u8g2);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008174:	685b      	ldr	r3, [r3, #4]
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	4798      	blx	r3
}
 800817a:	bf00      	nop
 800817c:	3708      	adds	r7, #8
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}

08008182 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 8008182:	b580      	push	{r7, lr}
 8008184:	b082      	sub	sp, #8
 8008186:	af00      	add	r7, sp, #0
 8008188:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8008190:	2b00      	cmp	r3, #0
 8008192:	d002      	beq.n	800819a <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f7ff ff5b 	bl	8008050 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 800819a:	2100      	movs	r1, #0
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f7ff ffd8 	bl	8008152 <u8g2_SetBufferCurrTileRow>
}
 80081a2:	bf00      	nop
 80081a4:	3708      	adds	r7, #8
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}

080081aa <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 80081aa:	b580      	push	{r7, lr}
 80081ac:	b084      	sub	sp, #16
 80081ae:	af00      	add	r7, sp, #0
 80081b0:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f7ff ff95 	bl	80080e2 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80081be:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 80081c6:	7bfb      	ldrb	r3, [r7, #15]
 80081c8:	4413      	add	r3, r2
 80081ca:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	7c5b      	ldrb	r3, [r3, #17]
 80081d2:	7bfa      	ldrb	r2, [r7, #15]
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d304      	bcc.n	80081e2 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f001 fc91 	bl	8009b00 <u8x8_RefreshDisplay>
    return 0;
 80081de:	2300      	movs	r3, #0
 80081e0:	e00d      	b.n	80081fe <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d002      	beq.n	80081f2 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f7ff ff2f 	bl	8008050 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 80081f2:	7bfb      	ldrb	r3, [r7, #15]
 80081f4:	4619      	mov	r1, r3
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f7ff ffab 	bl	8008152 <u8g2_SetBufferCurrTileRow>
  return 1;
 80081fc:	2301      	movs	r3, #1
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3710      	adds	r7, #16
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}

08008206 <u8g2_ClearDisplay>:
#include "../u8g2/u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 8008206:	b580      	push	{r7, lr}
 8008208:	b082      	sub	sp, #8
 800820a:	af00      	add	r7, sp, #0
 800820c:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	f7ff ffb7 	bl	8008182 <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f7ff ffc8 	bl	80081aa <u8g2_NextPage>
 800821a:	4603      	mov	r3, r0
 800821c:	2b00      	cmp	r3, #0
 800821e:	d1f9      	bne.n	8008214 <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 8008220:	2100      	movs	r1, #0
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f7ff ff95 	bl	8008152 <u8g2_SetBufferCurrTileRow>
}
 8008228:	bf00      	nop
 800822a:	3708      	adds	r7, #8
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}

08008230 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8008230:	b480      	push	{r7}
 8008232:	b083      	sub	sp, #12
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2208      	movs	r2, #8
 800823c:	701a      	strb	r2, [r3, #0]
  return buf;
 800823e:	4b03      	ldr	r3, [pc, #12]	@ (800824c <u8g2_m_16_8_f+0x1c>)
  #endif
}
 8008240:	4618      	mov	r0, r3
 8008242:	370c      	adds	r7, #12
 8008244:	46bd      	mov	sp, r7
 8008246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824a:	4770      	bx	lr
 800824c:	20000914 	.word	0x20000914

08008250 <u8g2_Setup_ssd1306_i2c_128x64_noname_f>:
  buf = u8g2_m_16_8_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1306 f */
void u8g2_Setup_ssd1306_i2c_128x64_noname_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b088      	sub	sp, #32
 8008254:	af02      	add	r7, sp, #8
 8008256:	60f8      	str	r0, [r7, #12]
 8008258:	60b9      	str	r1, [r7, #8]
 800825a:	607a      	str	r2, [r7, #4]
 800825c:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x64_noname, u8x8_cad_ssd13xx_fast_i2c, byte_cb, gpio_and_delay_cb);
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	9300      	str	r3, [sp, #0]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	4a0b      	ldr	r2, [pc, #44]	@ (8008294 <u8g2_Setup_ssd1306_i2c_128x64_noname_f+0x44>)
 8008266:	490c      	ldr	r1, [pc, #48]	@ (8008298 <u8g2_Setup_ssd1306_i2c_128x64_noname_f+0x48>)
 8008268:	68f8      	ldr	r0, [r7, #12]
 800826a:	f001 fca9 	bl	8009bc0 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 800826e:	f107 0313 	add.w	r3, r7, #19
 8008272:	4618      	mov	r0, r3
 8008274:	f7ff ffdc 	bl	8008230 <u8g2_m_16_8_f>
 8008278:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 800827a:	7cfa      	ldrb	r2, [r7, #19]
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	9300      	str	r3, [sp, #0]
 8008280:	4b06      	ldr	r3, [pc, #24]	@ (800829c <u8g2_Setup_ssd1306_i2c_128x64_noname_f+0x4c>)
 8008282:	6979      	ldr	r1, [r7, #20]
 8008284:	68f8      	ldr	r0, [r7, #12]
 8008286:	f000 ffc4 	bl	8009212 <u8g2_SetupBuffer>
}
 800828a:	bf00      	nop
 800828c:	3718      	adds	r7, #24
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}
 8008292:	bf00      	nop
 8008294:	080096fd 	.word	0x080096fd
 8008298:	08009959 	.word	0x08009959
 800829c:	08009095 	.word	0x08009095

080082a0 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b083      	sub	sp, #12
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
 80082a8:	460b      	mov	r3, r1
 80082aa:	70fb      	strb	r3, [r7, #3]
  font += offset;
 80082ac:	78fb      	ldrb	r3, [r7, #3]
 80082ae:	687a      	ldr	r2, [r7, #4]
 80082b0:	4413      	add	r3, r2
 80082b2:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	781b      	ldrb	r3, [r3, #0]
}
 80082b8:	4618      	mov	r0, r3
 80082ba:	370c      	adds	r7, #12
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr

080082c4 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b085      	sub	sp, #20
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	460b      	mov	r3, r1
 80082ce:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 80082d0:	78fb      	ldrb	r3, [r7, #3]
 80082d2:	687a      	ldr	r2, [r7, #4]
 80082d4:	4413      	add	r3, r2
 80082d6:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	781b      	ldrb	r3, [r3, #0]
 80082dc:	81fb      	strh	r3, [r7, #14]
    font++;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	3301      	adds	r3, #1
 80082e2:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 80082e4:	89fb      	ldrh	r3, [r7, #14]
 80082e6:	021b      	lsls	r3, r3, #8
 80082e8:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	461a      	mov	r2, r3
 80082f0:	89fb      	ldrh	r3, [r7, #14]
 80082f2:	4413      	add	r3, r2
 80082f4:	81fb      	strh	r3, [r7, #14]
    return pos;
 80082f6:	89fb      	ldrh	r3, [r7, #14]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3714      	adds	r7, #20
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr

08008304 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b082      	sub	sp, #8
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
 800830c:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 800830e:	2100      	movs	r1, #0
 8008310:	6838      	ldr	r0, [r7, #0]
 8008312:	f7ff ffc5 	bl	80082a0 <u8g2_font_get_byte>
 8008316:	4603      	mov	r3, r0
 8008318:	461a      	mov	r2, r3
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 800831e:	2101      	movs	r1, #1
 8008320:	6838      	ldr	r0, [r7, #0]
 8008322:	f7ff ffbd 	bl	80082a0 <u8g2_font_get_byte>
 8008326:	4603      	mov	r3, r0
 8008328:	461a      	mov	r2, r3
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 800832e:	2102      	movs	r1, #2
 8008330:	6838      	ldr	r0, [r7, #0]
 8008332:	f7ff ffb5 	bl	80082a0 <u8g2_font_get_byte>
 8008336:	4603      	mov	r3, r0
 8008338:	461a      	mov	r2, r3
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 800833e:	2103      	movs	r1, #3
 8008340:	6838      	ldr	r0, [r7, #0]
 8008342:	f7ff ffad 	bl	80082a0 <u8g2_font_get_byte>
 8008346:	4603      	mov	r3, r0
 8008348:	461a      	mov	r2, r3
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 800834e:	2104      	movs	r1, #4
 8008350:	6838      	ldr	r0, [r7, #0]
 8008352:	f7ff ffa5 	bl	80082a0 <u8g2_font_get_byte>
 8008356:	4603      	mov	r3, r0
 8008358:	461a      	mov	r2, r3
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 800835e:	2105      	movs	r1, #5
 8008360:	6838      	ldr	r0, [r7, #0]
 8008362:	f7ff ff9d 	bl	80082a0 <u8g2_font_get_byte>
 8008366:	4603      	mov	r3, r0
 8008368:	461a      	mov	r2, r3
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 800836e:	2106      	movs	r1, #6
 8008370:	6838      	ldr	r0, [r7, #0]
 8008372:	f7ff ff95 	bl	80082a0 <u8g2_font_get_byte>
 8008376:	4603      	mov	r3, r0
 8008378:	461a      	mov	r2, r3
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 800837e:	2107      	movs	r1, #7
 8008380:	6838      	ldr	r0, [r7, #0]
 8008382:	f7ff ff8d 	bl	80082a0 <u8g2_font_get_byte>
 8008386:	4603      	mov	r3, r0
 8008388:	461a      	mov	r2, r3
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 800838e:	2108      	movs	r1, #8
 8008390:	6838      	ldr	r0, [r7, #0]
 8008392:	f7ff ff85 	bl	80082a0 <u8g2_font_get_byte>
 8008396:	4603      	mov	r3, r0
 8008398:	461a      	mov	r2, r3
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 800839e:	2109      	movs	r1, #9
 80083a0:	6838      	ldr	r0, [r7, #0]
 80083a2:	f7ff ff7d 	bl	80082a0 <u8g2_font_get_byte>
 80083a6:	4603      	mov	r3, r0
 80083a8:	b25a      	sxtb	r2, r3
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 80083ae:	210a      	movs	r1, #10
 80083b0:	6838      	ldr	r0, [r7, #0]
 80083b2:	f7ff ff75 	bl	80082a0 <u8g2_font_get_byte>
 80083b6:	4603      	mov	r3, r0
 80083b8:	b25a      	sxtb	r2, r3
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 80083be:	210b      	movs	r1, #11
 80083c0:	6838      	ldr	r0, [r7, #0]
 80083c2:	f7ff ff6d 	bl	80082a0 <u8g2_font_get_byte>
 80083c6:	4603      	mov	r3, r0
 80083c8:	b25a      	sxtb	r2, r3
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 80083ce:	210c      	movs	r1, #12
 80083d0:	6838      	ldr	r0, [r7, #0]
 80083d2:	f7ff ff65 	bl	80082a0 <u8g2_font_get_byte>
 80083d6:	4603      	mov	r3, r0
 80083d8:	b25a      	sxtb	r2, r3
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 80083de:	210d      	movs	r1, #13
 80083e0:	6838      	ldr	r0, [r7, #0]
 80083e2:	f7ff ff5d 	bl	80082a0 <u8g2_font_get_byte>
 80083e6:	4603      	mov	r3, r0
 80083e8:	b25a      	sxtb	r2, r3
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 80083ee:	210e      	movs	r1, #14
 80083f0:	6838      	ldr	r0, [r7, #0]
 80083f2:	f7ff ff55 	bl	80082a0 <u8g2_font_get_byte>
 80083f6:	4603      	mov	r3, r0
 80083f8:	b25a      	sxtb	r2, r3
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 80083fe:	210f      	movs	r1, #15
 8008400:	6838      	ldr	r0, [r7, #0]
 8008402:	f7ff ff4d 	bl	80082a0 <u8g2_font_get_byte>
 8008406:	4603      	mov	r3, r0
 8008408:	b25a      	sxtb	r2, r3
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 800840e:	2110      	movs	r1, #16
 8008410:	6838      	ldr	r0, [r7, #0]
 8008412:	f7ff ff45 	bl	80082a0 <u8g2_font_get_byte>
 8008416:	4603      	mov	r3, r0
 8008418:	b25a      	sxtb	r2, r3
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 800841e:	2111      	movs	r1, #17
 8008420:	6838      	ldr	r0, [r7, #0]
 8008422:	f7ff ff4f 	bl	80082c4 <u8g2_font_get_word>
 8008426:	4603      	mov	r3, r0
 8008428:	461a      	mov	r2, r3
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 800842e:	2113      	movs	r1, #19
 8008430:	6838      	ldr	r0, [r7, #0]
 8008432:	f7ff ff47 	bl	80082c4 <u8g2_font_get_word>
 8008436:	4603      	mov	r3, r0
 8008438:	461a      	mov	r2, r3
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 800843e:	2115      	movs	r1, #21
 8008440:	6838      	ldr	r0, [r7, #0]
 8008442:	f7ff ff3f 	bl	80082c4 <u8g2_font_get_word>
 8008446:	4603      	mov	r3, r0
 8008448:	461a      	mov	r2, r3
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	82da      	strh	r2, [r3, #22]
#endif
}
 800844e:	bf00      	nop
 8008450:	3708      	adds	r7, #8
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}

08008456 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8008456:	b480      	push	{r7}
 8008458:	b085      	sub	sp, #20
 800845a:	af00      	add	r7, sp, #0
 800845c:	6078      	str	r0, [r7, #4]
 800845e:	460b      	mov	r3, r1
 8008460:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	7b1b      	ldrb	r3, [r3, #12]
 8008466:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8008470:	7bfa      	ldrb	r2, [r7, #15]
 8008472:	7b7b      	ldrb	r3, [r7, #13]
 8008474:	fa42 f303 	asr.w	r3, r2, r3
 8008478:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 800847a:	7b7b      	ldrb	r3, [r7, #13]
 800847c:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 800847e:	7bba      	ldrb	r2, [r7, #14]
 8008480:	78fb      	ldrb	r3, [r7, #3]
 8008482:	4413      	add	r3, r2
 8008484:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8008486:	7bbb      	ldrb	r3, [r7, #14]
 8008488:	2b07      	cmp	r3, #7
 800848a:	d91a      	bls.n	80084c2 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 800848c:	2308      	movs	r3, #8
 800848e:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8008490:	7b3a      	ldrb	r2, [r7, #12]
 8008492:	7b7b      	ldrb	r3, [r7, #13]
 8008494:	1ad3      	subs	r3, r2, r3
 8008496:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	1c5a      	adds	r2, r3, #1
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	781b      	ldrb	r3, [r3, #0]
 80084a8:	461a      	mov	r2, r3
 80084aa:	7b3b      	ldrb	r3, [r7, #12]
 80084ac:	fa02 f303 	lsl.w	r3, r2, r3
 80084b0:	b25a      	sxtb	r2, r3
 80084b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084b6:	4313      	orrs	r3, r2
 80084b8:	b25b      	sxtb	r3, r3
 80084ba:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 80084bc:	7bbb      	ldrb	r3, [r7, #14]
 80084be:	3b08      	subs	r3, #8
 80084c0:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 80084c2:	78fb      	ldrb	r3, [r7, #3]
 80084c4:	f04f 32ff 	mov.w	r2, #4294967295
 80084c8:	fa02 f303 	lsl.w	r3, r2, r3
 80084cc:	b2db      	uxtb	r3, r3
 80084ce:	43db      	mvns	r3, r3
 80084d0:	b2da      	uxtb	r2, r3
 80084d2:	7bfb      	ldrb	r3, [r7, #15]
 80084d4:	4013      	ands	r3, r2
 80084d6:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	7bba      	ldrb	r2, [r7, #14]
 80084dc:	731a      	strb	r2, [r3, #12]
  return val;
 80084de:	7bfb      	ldrb	r3, [r7, #15]
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3714      	adds	r7, #20
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr

080084ec <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b084      	sub	sp, #16
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
 80084f4:	460b      	mov	r3, r1
 80084f6:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 80084f8:	78fb      	ldrb	r3, [r7, #3]
 80084fa:	4619      	mov	r1, r3
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f7ff ffaa 	bl	8008456 <u8g2_font_decode_get_unsigned_bits>
 8008502:	4603      	mov	r3, r0
 8008504:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8008506:	2301      	movs	r3, #1
 8008508:	73bb      	strb	r3, [r7, #14]
  cnt--;
 800850a:	78fb      	ldrb	r3, [r7, #3]
 800850c:	3b01      	subs	r3, #1
 800850e:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8008510:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8008514:	78fb      	ldrb	r3, [r7, #3]
 8008516:	fa02 f303 	lsl.w	r3, r2, r3
 800851a:	73bb      	strb	r3, [r7, #14]
  v -= d;
 800851c:	7bfa      	ldrb	r2, [r7, #15]
 800851e:	7bbb      	ldrb	r3, [r7, #14]
 8008520:	1ad3      	subs	r3, r2, r3
 8008522:	b2db      	uxtb	r3, r3
 8008524:	73fb      	strb	r3, [r7, #15]
  return v;
 8008526:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 800852a:	4618      	mov	r0, r3
 800852c:	3710      	adds	r7, #16
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}

08008532 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8008532:	b490      	push	{r4, r7}
 8008534:	b082      	sub	sp, #8
 8008536:	af00      	add	r7, sp, #0
 8008538:	4604      	mov	r4, r0
 800853a:	4608      	mov	r0, r1
 800853c:	4611      	mov	r1, r2
 800853e:	461a      	mov	r2, r3
 8008540:	4623      	mov	r3, r4
 8008542:	80fb      	strh	r3, [r7, #6]
 8008544:	4603      	mov	r3, r0
 8008546:	717b      	strb	r3, [r7, #5]
 8008548:	460b      	mov	r3, r1
 800854a:	713b      	strb	r3, [r7, #4]
 800854c:	4613      	mov	r3, r2
 800854e:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8008550:	78fb      	ldrb	r3, [r7, #3]
 8008552:	2b02      	cmp	r3, #2
 8008554:	d014      	beq.n	8008580 <u8g2_add_vector_y+0x4e>
 8008556:	2b02      	cmp	r3, #2
 8008558:	dc19      	bgt.n	800858e <u8g2_add_vector_y+0x5c>
 800855a:	2b00      	cmp	r3, #0
 800855c:	d002      	beq.n	8008564 <u8g2_add_vector_y+0x32>
 800855e:	2b01      	cmp	r3, #1
 8008560:	d007      	beq.n	8008572 <u8g2_add_vector_y+0x40>
 8008562:	e014      	b.n	800858e <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 8008564:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8008568:	b29a      	uxth	r2, r3
 800856a:	88fb      	ldrh	r3, [r7, #6]
 800856c:	4413      	add	r3, r2
 800856e:	80fb      	strh	r3, [r7, #6]
      break;
 8008570:	e014      	b.n	800859c <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 8008572:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8008576:	b29a      	uxth	r2, r3
 8008578:	88fb      	ldrh	r3, [r7, #6]
 800857a:	4413      	add	r3, r2
 800857c:	80fb      	strh	r3, [r7, #6]
      break;
 800857e:	e00d      	b.n	800859c <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 8008580:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8008584:	b29b      	uxth	r3, r3
 8008586:	88fa      	ldrh	r2, [r7, #6]
 8008588:	1ad3      	subs	r3, r2, r3
 800858a:	80fb      	strh	r3, [r7, #6]
      break;
 800858c:	e006      	b.n	800859c <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 800858e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8008592:	b29b      	uxth	r3, r3
 8008594:	88fa      	ldrh	r2, [r7, #6]
 8008596:	1ad3      	subs	r3, r2, r3
 8008598:	80fb      	strh	r3, [r7, #6]
      break;      
 800859a:	bf00      	nop
  }
  return dy;
 800859c:	88fb      	ldrh	r3, [r7, #6]
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3708      	adds	r7, #8
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bc90      	pop	{r4, r7}
 80085a6:	4770      	bx	lr

080085a8 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 80085a8:	b490      	push	{r4, r7}
 80085aa:	b082      	sub	sp, #8
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	4604      	mov	r4, r0
 80085b0:	4608      	mov	r0, r1
 80085b2:	4611      	mov	r1, r2
 80085b4:	461a      	mov	r2, r3
 80085b6:	4623      	mov	r3, r4
 80085b8:	80fb      	strh	r3, [r7, #6]
 80085ba:	4603      	mov	r3, r0
 80085bc:	717b      	strb	r3, [r7, #5]
 80085be:	460b      	mov	r3, r1
 80085c0:	713b      	strb	r3, [r7, #4]
 80085c2:	4613      	mov	r3, r2
 80085c4:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 80085c6:	78fb      	ldrb	r3, [r7, #3]
 80085c8:	2b02      	cmp	r3, #2
 80085ca:	d014      	beq.n	80085f6 <u8g2_add_vector_x+0x4e>
 80085cc:	2b02      	cmp	r3, #2
 80085ce:	dc19      	bgt.n	8008604 <u8g2_add_vector_x+0x5c>
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d002      	beq.n	80085da <u8g2_add_vector_x+0x32>
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d007      	beq.n	80085e8 <u8g2_add_vector_x+0x40>
 80085d8:	e014      	b.n	8008604 <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 80085da:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80085de:	b29a      	uxth	r2, r3
 80085e0:	88fb      	ldrh	r3, [r7, #6]
 80085e2:	4413      	add	r3, r2
 80085e4:	80fb      	strh	r3, [r7, #6]
      break;
 80085e6:	e014      	b.n	8008612 <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 80085e8:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	88fa      	ldrh	r2, [r7, #6]
 80085f0:	1ad3      	subs	r3, r2, r3
 80085f2:	80fb      	strh	r3, [r7, #6]
      break;
 80085f4:	e00d      	b.n	8008612 <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 80085f6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80085fa:	b29b      	uxth	r3, r3
 80085fc:	88fa      	ldrh	r2, [r7, #6]
 80085fe:	1ad3      	subs	r3, r2, r3
 8008600:	80fb      	strh	r3, [r7, #6]
      break;
 8008602:	e006      	b.n	8008612 <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 8008604:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8008608:	b29a      	uxth	r2, r3
 800860a:	88fb      	ldrh	r3, [r7, #6]
 800860c:	4413      	add	r3, r2
 800860e:	80fb      	strh	r3, [r7, #6]
      break;      
 8008610:	bf00      	nop
  }
  return dx;
 8008612:	88fb      	ldrh	r3, [r7, #6]
}
 8008614:	4618      	mov	r0, r3
 8008616:	3708      	adds	r7, #8
 8008618:	46bd      	mov	sp, r7
 800861a:	bc90      	pop	{r4, r7}
 800861c:	4770      	bx	lr

0800861e <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 800861e:	b580      	push	{r7, lr}
 8008620:	b088      	sub	sp, #32
 8008622:	af02      	add	r7, sp, #8
 8008624:	6078      	str	r0, [r7, #4]
 8008626:	460b      	mov	r3, r1
 8008628:	70fb      	strb	r3, [r7, #3]
 800862a:	4613      	mov	r3, r2
 800862c:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	3360      	adds	r3, #96	@ 0x60
 8008632:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 8008634:	78fb      	ldrb	r3, [r7, #3]
 8008636:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800863e:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8008640:	693b      	ldr	r3, [r7, #16]
 8008642:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8008646:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 8008648:	693b      	ldr	r3, [r7, #16]
 800864a:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800864e:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8008650:	7bfa      	ldrb	r2, [r7, #15]
 8008652:	7d7b      	ldrb	r3, [r7, #21]
 8008654:	1ad3      	subs	r3, r2, r3
 8008656:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8008658:	7bfb      	ldrb	r3, [r7, #15]
 800865a:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 800865c:	7dfa      	ldrb	r2, [r7, #23]
 800865e:	7bfb      	ldrb	r3, [r7, #15]
 8008660:	429a      	cmp	r2, r3
 8008662:	d201      	bcs.n	8008668 <u8g2_font_decode_len+0x4a>
      current = cnt;
 8008664:	7dfb      	ldrb	r3, [r7, #23]
 8008666:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8008668:	693b      	ldr	r3, [r7, #16]
 800866a:	889b      	ldrh	r3, [r3, #4]
 800866c:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	88db      	ldrh	r3, [r3, #6]
 8008672:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8008674:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8008678:	f997 2014 	ldrsb.w	r2, [r7, #20]
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	7c1b      	ldrb	r3, [r3, #16]
 8008680:	89b8      	ldrh	r0, [r7, #12]
 8008682:	f7ff ff91 	bl	80085a8 <u8g2_add_vector_x>
 8008686:	4603      	mov	r3, r0
 8008688:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 800868a:	f997 1015 	ldrsb.w	r1, [r7, #21]
 800868e:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8008692:	693b      	ldr	r3, [r7, #16]
 8008694:	7c1b      	ldrb	r3, [r3, #16]
 8008696:	8978      	ldrh	r0, [r7, #10]
 8008698:	f7ff ff4b 	bl	8008532 <u8g2_add_vector_y>
 800869c:	4603      	mov	r3, r0
 800869e:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 80086a0:	78bb      	ldrb	r3, [r7, #2]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d010      	beq.n	80086c8 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	7b9a      	ldrb	r2, [r3, #14]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 80086b0:	7dbb      	ldrb	r3, [r7, #22]
 80086b2:	b298      	uxth	r0, r3
 80086b4:	693b      	ldr	r3, [r7, #16]
 80086b6:	7c1b      	ldrb	r3, [r3, #16]
 80086b8:	897a      	ldrh	r2, [r7, #10]
 80086ba:	89b9      	ldrh	r1, [r7, #12]
 80086bc:	9300      	str	r3, [sp, #0]
 80086be:	4603      	mov	r3, r0
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f000 fbfe 	bl	8008ec2 <u8g2_DrawHVLine>
 80086c6:	e013      	b.n	80086f0 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 80086c8:	693b      	ldr	r3, [r7, #16]
 80086ca:	7b5b      	ldrb	r3, [r3, #13]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d10f      	bne.n	80086f0 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 80086d0:	693b      	ldr	r3, [r7, #16]
 80086d2:	7bda      	ldrb	r2, [r3, #15]
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
      u8g2_DrawHVLine(u8g2, 
 80086da:	7dbb      	ldrb	r3, [r7, #22]
 80086dc:	b298      	uxth	r0, r3
 80086de:	693b      	ldr	r3, [r7, #16]
 80086e0:	7c1b      	ldrb	r3, [r3, #16]
 80086e2:	897a      	ldrh	r2, [r7, #10]
 80086e4:	89b9      	ldrh	r1, [r7, #12]
 80086e6:	9300      	str	r3, [sp, #0]
 80086e8:	4603      	mov	r3, r0
 80086ea:	6878      	ldr	r0, [r7, #4]
 80086ec:	f000 fbe9 	bl	8008ec2 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 80086f0:	7dfa      	ldrb	r2, [r7, #23]
 80086f2:	7bfb      	ldrb	r3, [r7, #15]
 80086f4:	429a      	cmp	r2, r3
 80086f6:	d309      	bcc.n	800870c <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 80086f8:	7dfa      	ldrb	r2, [r7, #23]
 80086fa:	7bfb      	ldrb	r3, [r7, #15]
 80086fc:	1ad3      	subs	r3, r2, r3
 80086fe:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8008700:	2300      	movs	r3, #0
 8008702:	757b      	strb	r3, [r7, #21]
    ly++;
 8008704:	7d3b      	ldrb	r3, [r7, #20]
 8008706:	3301      	adds	r3, #1
 8008708:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 800870a:	e79d      	b.n	8008648 <u8g2_font_decode_len+0x2a>
      break;
 800870c:	bf00      	nop
  }
  lx += cnt;
 800870e:	7d7a      	ldrb	r2, [r7, #21]
 8008710:	7dfb      	ldrb	r3, [r7, #23]
 8008712:	4413      	add	r3, r2
 8008714:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8008716:	f997 2015 	ldrsb.w	r2, [r7, #21]
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 800871e:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	725a      	strb	r2, [r3, #9]
}
 8008726:	bf00      	nop
 8008728:	3718      	adds	r7, #24
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}

0800872e <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 800872e:	b580      	push	{r7, lr}
 8008730:	b084      	sub	sp, #16
 8008732:	af00      	add	r7, sp, #0
 8008734:	6078      	str	r0, [r7, #4]
 8008736:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	3360      	adds	r3, #96	@ 0x60
 800873c:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	683a      	ldr	r2, [r7, #0]
 8008742:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	2200      	movs	r2, #0
 8008748:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8008750:	4619      	mov	r1, r3
 8008752:	68f8      	ldr	r0, [r7, #12]
 8008754:	f7ff fe7f 	bl	8008456 <u8g2_font_decode_get_unsigned_bits>
 8008758:	4603      	mov	r3, r0
 800875a:	b25a      	sxtb	r2, r3
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 8008766:	4619      	mov	r1, r3
 8008768:	68f8      	ldr	r0, [r7, #12]
 800876a:	f7ff fe74 	bl	8008456 <u8g2_font_decode_get_unsigned_bits>
 800876e:	4603      	mov	r3, r0
 8008770:	b25a      	sxtb	r2, r3
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f893 2092 	ldrb.w	r2, [r3, #146]	@ 0x92
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	7b9b      	ldrb	r3, [r3, #14]
 8008784:	2b00      	cmp	r3, #0
 8008786:	bf0c      	ite	eq
 8008788:	2301      	moveq	r3, #1
 800878a:	2300      	movne	r3, #0
 800878c:	b2db      	uxtb	r3, r3
 800878e:	461a      	mov	r2, r3
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	73da      	strb	r2, [r3, #15]
}
 8008794:	bf00      	nop
 8008796:	3710      	adds	r7, #16
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}

0800879c <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b08a      	sub	sp, #40	@ 0x28
 80087a0:	af02      	add	r7, sp, #8
 80087a2:	6078      	str	r0, [r7, #4]
 80087a4:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	3360      	adds	r3, #96	@ 0x60
 80087aa:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 80087ac:	6839      	ldr	r1, [r7, #0]
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f7ff ffbd 	bl	800872e <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 80087ba:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 80087c2:	4619      	mov	r1, r3
 80087c4:	6978      	ldr	r0, [r7, #20]
 80087c6:	f7ff fe91 	bl	80084ec <u8g2_font_decode_get_signed_bits>
 80087ca:	4603      	mov	r3, r0
 80087cc:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 80087d4:	4619      	mov	r1, r3
 80087d6:	6978      	ldr	r0, [r7, #20]
 80087d8:	f7ff fe88 	bl	80084ec <u8g2_font_decode_get_signed_bits>
 80087dc:	4603      	mov	r3, r0
 80087de:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80087e6:	4619      	mov	r1, r3
 80087e8:	6978      	ldr	r0, [r7, #20]
 80087ea:	f7ff fe7f 	bl	80084ec <u8g2_font_decode_get_signed_bits>
 80087ee:	4603      	mov	r3, r0
 80087f0:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	f340 80d7 	ble.w	80089ac <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	8898      	ldrh	r0, [r3, #4]
 8008802:	7cfa      	ldrb	r2, [r7, #19]
 8008804:	7c7b      	ldrb	r3, [r7, #17]
 8008806:	4413      	add	r3, r2
 8008808:	b2db      	uxtb	r3, r3
 800880a:	425b      	negs	r3, r3
 800880c:	b2db      	uxtb	r3, r3
 800880e:	b25a      	sxtb	r2, r3
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	7c1b      	ldrb	r3, [r3, #16]
 8008814:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8008818:	f7ff fec6 	bl	80085a8 <u8g2_add_vector_x>
 800881c:	4603      	mov	r3, r0
 800881e:	461a      	mov	r2, r3
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	88d8      	ldrh	r0, [r3, #6]
 8008828:	7cfa      	ldrb	r2, [r7, #19]
 800882a:	7c7b      	ldrb	r3, [r7, #17]
 800882c:	4413      	add	r3, r2
 800882e:	b2db      	uxtb	r3, r3
 8008830:	425b      	negs	r3, r3
 8008832:	b2db      	uxtb	r3, r3
 8008834:	b25a      	sxtb	r2, r3
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	7c1b      	ldrb	r3, [r3, #16]
 800883a:	f997 1012 	ldrsb.w	r1, [r7, #18]
 800883e:	f7ff fe78 	bl	8008532 <u8g2_add_vector_y>
 8008842:	4603      	mov	r3, r0
 8008844:	461a      	mov	r2, r3
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	889b      	ldrh	r3, [r3, #4]
 800884e:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 8008850:	697b      	ldr	r3, [r7, #20]
 8008852:	88db      	ldrh	r3, [r3, #6]
 8008854:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 8008856:	8bfb      	ldrh	r3, [r7, #30]
 8008858:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 800885a:	8b7b      	ldrh	r3, [r7, #26]
 800885c:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	7c1b      	ldrb	r3, [r3, #16]
 8008862:	2b03      	cmp	r3, #3
 8008864:	d85a      	bhi.n	800891c <u8g2_font_decode_glyph+0x180>
 8008866:	a201      	add	r2, pc, #4	@ (adr r2, 800886c <u8g2_font_decode_glyph+0xd0>)
 8008868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800886c:	0800887d 	.word	0x0800887d
 8008870:	08008899 	.word	0x08008899
 8008874:	080088c1 	.word	0x080088c1
 8008878:	080088f5 	.word	0x080088f5
      {
	case 0:
	    x1 += decode->glyph_width;
 800887c:	697b      	ldr	r3, [r7, #20]
 800887e:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8008882:	b29a      	uxth	r2, r3
 8008884:	8bbb      	ldrh	r3, [r7, #28]
 8008886:	4413      	add	r3, r2
 8008888:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 800888a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800888e:	b29a      	uxth	r2, r3
 8008890:	8b3b      	ldrh	r3, [r7, #24]
 8008892:	4413      	add	r3, r2
 8008894:	833b      	strh	r3, [r7, #24]
	    break;
 8008896:	e041      	b.n	800891c <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 8008898:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800889c:	b29b      	uxth	r3, r3
 800889e:	8bfa      	ldrh	r2, [r7, #30]
 80088a0:	1ad3      	subs	r3, r2, r3
 80088a2:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80088a4:	8bfb      	ldrh	r3, [r7, #30]
 80088a6:	3301      	adds	r3, #1
 80088a8:	83fb      	strh	r3, [r7, #30]
	    x1++;
 80088aa:	8bbb      	ldrh	r3, [r7, #28]
 80088ac:	3301      	adds	r3, #1
 80088ae:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80088b6:	b29a      	uxth	r2, r3
 80088b8:	8b3b      	ldrh	r3, [r7, #24]
 80088ba:	4413      	add	r3, r2
 80088bc:	833b      	strh	r3, [r7, #24]
	    break;
 80088be:	e02d      	b.n	800891c <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 80088c0:	697b      	ldr	r3, [r7, #20]
 80088c2:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80088c6:	b29b      	uxth	r3, r3
 80088c8:	8bfa      	ldrh	r2, [r7, #30]
 80088ca:	1ad3      	subs	r3, r2, r3
 80088cc:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80088ce:	8bfb      	ldrh	r3, [r7, #30]
 80088d0:	3301      	adds	r3, #1
 80088d2:	83fb      	strh	r3, [r7, #30]
	    x1++;
 80088d4:	8bbb      	ldrh	r3, [r7, #28]
 80088d6:	3301      	adds	r3, #1
 80088d8:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 80088da:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80088de:	b29b      	uxth	r3, r3
 80088e0:	8b7a      	ldrh	r2, [r7, #26]
 80088e2:	1ad3      	subs	r3, r2, r3
 80088e4:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 80088e6:	8b7b      	ldrh	r3, [r7, #26]
 80088e8:	3301      	adds	r3, #1
 80088ea:	837b      	strh	r3, [r7, #26]
	    y1++;
 80088ec:	8b3b      	ldrh	r3, [r7, #24]
 80088ee:	3301      	adds	r3, #1
 80088f0:	833b      	strh	r3, [r7, #24]
	    break;	  
 80088f2:	e013      	b.n	800891c <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 80088f4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80088f8:	b29a      	uxth	r2, r3
 80088fa:	8bbb      	ldrh	r3, [r7, #28]
 80088fc:	4413      	add	r3, r2
 80088fe:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8008906:	b29b      	uxth	r3, r3
 8008908:	8b7a      	ldrh	r2, [r7, #26]
 800890a:	1ad3      	subs	r3, r2, r3
 800890c:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 800890e:	8b7b      	ldrh	r3, [r7, #26]
 8008910:	3301      	adds	r3, #1
 8008912:	837b      	strh	r3, [r7, #26]
	    y1++;
 8008914:	8b3b      	ldrh	r3, [r7, #24]
 8008916:	3301      	adds	r3, #1
 8008918:	833b      	strh	r3, [r7, #24]
	    break;	  
 800891a:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 800891c:	8bb8      	ldrh	r0, [r7, #28]
 800891e:	8b7a      	ldrh	r2, [r7, #26]
 8008920:	8bf9      	ldrh	r1, [r7, #30]
 8008922:	8b3b      	ldrh	r3, [r7, #24]
 8008924:	9300      	str	r3, [sp, #0]
 8008926:	4603      	mov	r3, r0
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f000 fb88 	bl	800903e <u8g2_IsIntersection>
 800892e:	4603      	mov	r3, r0
 8008930:	2b00      	cmp	r3, #0
 8008932:	d102      	bne.n	800893a <u8g2_font_decode_glyph+0x19e>
	return d;
 8008934:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8008938:	e03a      	b.n	80089b0 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	2200      	movs	r2, #0
 800893e:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	2200      	movs	r2, #0
 8008944:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 800894c:	4619      	mov	r1, r3
 800894e:	6978      	ldr	r0, [r7, #20]
 8008950:	f7ff fd81 	bl	8008456 <u8g2_font_decode_get_unsigned_bits>
 8008954:	4603      	mov	r3, r0
 8008956:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 800895e:	4619      	mov	r1, r3
 8008960:	6978      	ldr	r0, [r7, #20]
 8008962:	f7ff fd78 	bl	8008456 <u8g2_font_decode_get_unsigned_bits>
 8008966:	4603      	mov	r3, r0
 8008968:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 800896a:	7bfb      	ldrb	r3, [r7, #15]
 800896c:	2200      	movs	r2, #0
 800896e:	4619      	mov	r1, r3
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f7ff fe54 	bl	800861e <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8008976:	7bbb      	ldrb	r3, [r7, #14]
 8008978:	2201      	movs	r2, #1
 800897a:	4619      	mov	r1, r3
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f7ff fe4e 	bl	800861e <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8008982:	2101      	movs	r1, #1
 8008984:	6978      	ldr	r0, [r7, #20]
 8008986:	f7ff fd66 	bl	8008456 <u8g2_font_decode_get_unsigned_bits>
 800898a:	4603      	mov	r3, r0
 800898c:	2b00      	cmp	r3, #0
 800898e:	d1ec      	bne.n	800896a <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8008996:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800899a:	429a      	cmp	r2, r3
 800899c:	dd00      	ble.n	80089a0 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 800899e:	e7d2      	b.n	8008946 <u8g2_font_decode_glyph+0x1aa>
	break;
 80089a0:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	7b9a      	ldrb	r2, [r3, #14]
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  }
  return d;
 80089ac:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	3720      	adds	r7, #32
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bd80      	pop	{r7, pc}

080089b8 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b086      	sub	sp, #24
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
 80089c0:	460b      	mov	r3, r1
 80089c2:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089c8:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 80089ca:	697b      	ldr	r3, [r7, #20]
 80089cc:	3317      	adds	r3, #23
 80089ce:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 80089d0:	887b      	ldrh	r3, [r7, #2]
 80089d2:	2bff      	cmp	r3, #255	@ 0xff
 80089d4:	d82a      	bhi.n	8008a2c <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 80089d6:	887b      	ldrh	r3, [r7, #2]
 80089d8:	2b60      	cmp	r3, #96	@ 0x60
 80089da:	d907      	bls.n	80089ec <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 80089e2:	461a      	mov	r2, r3
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	4413      	add	r3, r2
 80089e8:	617b      	str	r3, [r7, #20]
 80089ea:	e009      	b.n	8008a00 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 80089ec:	887b      	ldrh	r3, [r7, #2]
 80089ee:	2b40      	cmp	r3, #64	@ 0x40
 80089f0:	d906      	bls.n	8008a00 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 80089f8:	461a      	mov	r2, r3
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	4413      	add	r3, r2
 80089fe:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	3301      	adds	r3, #1
 8008a04:	781b      	ldrb	r3, [r3, #0]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d04e      	beq.n	8008aa8 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	781b      	ldrb	r3, [r3, #0]
 8008a0e:	461a      	mov	r2, r3
 8008a10:	887b      	ldrh	r3, [r7, #2]
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d102      	bne.n	8008a1c <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8008a16:	697b      	ldr	r3, [r7, #20]
 8008a18:	3302      	adds	r3, #2
 8008a1a:	e049      	b.n	8008ab0 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	3301      	adds	r3, #1
 8008a20:	781b      	ldrb	r3, [r3, #0]
 8008a22:	461a      	mov	r2, r3
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	4413      	add	r3, r2
 8008a28:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8008a2a:	e7e9      	b.n	8008a00 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8008a32:	461a      	mov	r2, r3
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	4413      	add	r3, r2
 8008a38:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8008a3e:	2100      	movs	r1, #0
 8008a40:	6938      	ldr	r0, [r7, #16]
 8008a42:	f7ff fc3f 	bl	80082c4 <u8g2_font_get_word>
 8008a46:	4603      	mov	r3, r0
 8008a48:	461a      	mov	r2, r3
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	4413      	add	r3, r2
 8008a4e:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8008a50:	2102      	movs	r1, #2
 8008a52:	6938      	ldr	r0, [r7, #16]
 8008a54:	f7ff fc36 	bl	80082c4 <u8g2_font_get_word>
 8008a58:	4603      	mov	r3, r0
 8008a5a:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8008a5c:	693b      	ldr	r3, [r7, #16]
 8008a5e:	3304      	adds	r3, #4
 8008a60:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8008a62:	89fa      	ldrh	r2, [r7, #14]
 8008a64:	887b      	ldrh	r3, [r7, #2]
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d3e9      	bcc.n	8008a3e <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	781b      	ldrb	r3, [r3, #0]
 8008a6e:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8008a70:	89fb      	ldrh	r3, [r7, #14]
 8008a72:	021b      	lsls	r3, r3, #8
 8008a74:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 8008a76:	697b      	ldr	r3, [r7, #20]
 8008a78:	3301      	adds	r3, #1
 8008a7a:	781b      	ldrb	r3, [r3, #0]
 8008a7c:	461a      	mov	r2, r3
 8008a7e:	89fb      	ldrh	r3, [r7, #14]
 8008a80:	4313      	orrs	r3, r2
 8008a82:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8008a84:	89fb      	ldrh	r3, [r7, #14]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d010      	beq.n	8008aac <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 8008a8a:	89fa      	ldrh	r2, [r7, #14]
 8008a8c:	887b      	ldrh	r3, [r7, #2]
 8008a8e:	429a      	cmp	r2, r3
 8008a90:	d102      	bne.n	8008a98 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	3303      	adds	r3, #3
 8008a96:	e00b      	b.n	8008ab0 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 8008a98:	697b      	ldr	r3, [r7, #20]
 8008a9a:	3302      	adds	r3, #2
 8008a9c:	781b      	ldrb	r3, [r3, #0]
 8008a9e:	461a      	mov	r2, r3
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	4413      	add	r3, r2
 8008aa4:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8008aa6:	e7e0      	b.n	8008a6a <u8g2_font_get_glyph_data+0xb2>
	break;
 8008aa8:	bf00      	nop
 8008aaa:	e000      	b.n	8008aae <u8g2_font_get_glyph_data+0xf6>
	break;
 8008aac:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8008aae:	2300      	movs	r3, #0
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	3718      	adds	r7, #24
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b086      	sub	sp, #24
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	60f8      	str	r0, [r7, #12]
 8008ac0:	4608      	mov	r0, r1
 8008ac2:	4611      	mov	r1, r2
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	817b      	strh	r3, [r7, #10]
 8008aca:	460b      	mov	r3, r1
 8008acc:	813b      	strh	r3, [r7, #8]
 8008ace:	4613      	mov	r3, r2
 8008ad0:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	897a      	ldrh	r2, [r7, #10]
 8008ada:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  u8g2->font_decode.target_y = y;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	893a      	ldrh	r2, [r7, #8]
 8008ae2:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8008ae6:	88fb      	ldrh	r3, [r7, #6]
 8008ae8:	4619      	mov	r1, r3
 8008aea:	68f8      	ldr	r0, [r7, #12]
 8008aec:	f7ff ff64 	bl	80089b8 <u8g2_font_get_glyph_data>
 8008af0:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d005      	beq.n	8008b04 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8008af8:	6939      	ldr	r1, [r7, #16]
 8008afa:	68f8      	ldr	r0, [r7, #12]
 8008afc:	f7ff fe4e 	bl	800879c <u8g2_font_decode_glyph>
 8008b00:	4603      	mov	r3, r0
 8008b02:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 8008b04:	8afb      	ldrh	r3, [r7, #22]
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	3718      	adds	r7, #24
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}
	...

08008b10 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b084      	sub	sp, #16
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	60f8      	str	r0, [r7, #12]
 8008b18:	4608      	mov	r0, r1
 8008b1a:	4611      	mov	r1, r2
 8008b1c:	461a      	mov	r2, r3
 8008b1e:	4603      	mov	r3, r0
 8008b20:	817b      	strh	r3, [r7, #10]
 8008b22:	460b      	mov	r3, r1
 8008b24:	813b      	strh	r3, [r7, #8]
 8008b26:	4613      	mov	r3, r2
 8008b28:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8008b30:	2b03      	cmp	r3, #3
 8008b32:	d833      	bhi.n	8008b9c <u8g2_DrawGlyph+0x8c>
 8008b34:	a201      	add	r2, pc, #4	@ (adr r2, 8008b3c <u8g2_DrawGlyph+0x2c>)
 8008b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b3a:	bf00      	nop
 8008b3c:	08008b4d 	.word	0x08008b4d
 8008b40:	08008b61 	.word	0x08008b61
 8008b44:	08008b75 	.word	0x08008b75
 8008b48:	08008b89 	.word	0x08008b89
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b50:	68f8      	ldr	r0, [r7, #12]
 8008b52:	4798      	blx	r3
 8008b54:	4603      	mov	r3, r0
 8008b56:	461a      	mov	r2, r3
 8008b58:	893b      	ldrh	r3, [r7, #8]
 8008b5a:	4413      	add	r3, r2
 8008b5c:	813b      	strh	r3, [r7, #8]
      break;
 8008b5e:	e01d      	b.n	8008b9c <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b64:	68f8      	ldr	r0, [r7, #12]
 8008b66:	4798      	blx	r3
 8008b68:	4603      	mov	r3, r0
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	897b      	ldrh	r3, [r7, #10]
 8008b6e:	1a9b      	subs	r3, r3, r2
 8008b70:	817b      	strh	r3, [r7, #10]
      break;
 8008b72:	e013      	b.n	8008b9c <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	4798      	blx	r3
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	461a      	mov	r2, r3
 8008b80:	893b      	ldrh	r3, [r7, #8]
 8008b82:	1a9b      	subs	r3, r3, r2
 8008b84:	813b      	strh	r3, [r7, #8]
      break;
 8008b86:	e009      	b.n	8008b9c <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b8c:	68f8      	ldr	r0, [r7, #12]
 8008b8e:	4798      	blx	r3
 8008b90:	4603      	mov	r3, r0
 8008b92:	461a      	mov	r2, r3
 8008b94:	897b      	ldrh	r3, [r7, #10]
 8008b96:	4413      	add	r3, r2
 8008b98:	817b      	strh	r3, [r7, #10]
      break;
 8008b9a:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8008b9c:	88fb      	ldrh	r3, [r7, #6]
 8008b9e:	893a      	ldrh	r2, [r7, #8]
 8008ba0:	8979      	ldrh	r1, [r7, #10]
 8008ba2:	68f8      	ldr	r0, [r7, #12]
 8008ba4:	f7ff ff88 	bl	8008ab8 <u8g2_font_draw_glyph>
 8008ba8:	4603      	mov	r3, r0
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3710      	adds	r7, #16
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bd80      	pop	{r7, pc}
 8008bb2:	bf00      	nop

08008bb4 <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b086      	sub	sp, #24
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	60f8      	str	r0, [r7, #12]
 8008bbc:	607b      	str	r3, [r7, #4]
 8008bbe:	460b      	mov	r3, r1
 8008bc0:	817b      	strh	r3, [r7, #10]
 8008bc2:	4613      	mov	r3, r2
 8008bc4:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8008bc6:	68f8      	ldr	r0, [r7, #12]
 8008bc8:	f000 fc69 	bl	800949e <u8x8_utf8_init>
  sum = 0;
 8008bcc:	2300      	movs	r3, #0
 8008bce:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	687a      	ldr	r2, [r7, #4]
 8008bd6:	7812      	ldrb	r2, [r2, #0]
 8008bd8:	4611      	mov	r1, r2
 8008bda:	68f8      	ldr	r0, [r7, #12]
 8008bdc:	4798      	blx	r3
 8008bde:	4603      	mov	r3, r0
 8008be0:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8008be2:	8abb      	ldrh	r3, [r7, #20]
 8008be4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008be8:	4293      	cmp	r3, r2
 8008bea:	d038      	beq.n	8008c5e <u8g2_draw_string+0xaa>
      break;
    str++;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	3301      	adds	r3, #1
 8008bf0:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8008bf2:	8abb      	ldrh	r3, [r7, #20]
 8008bf4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d0e9      	beq.n	8008bd0 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8008bfc:	8abb      	ldrh	r3, [r7, #20]
 8008bfe:	893a      	ldrh	r2, [r7, #8]
 8008c00:	8979      	ldrh	r1, [r7, #10]
 8008c02:	68f8      	ldr	r0, [r7, #12]
 8008c04:	f7ff ff84 	bl	8008b10 <u8g2_DrawGlyph>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8008c12:	2b03      	cmp	r3, #3
 8008c14:	d81e      	bhi.n	8008c54 <u8g2_draw_string+0xa0>
 8008c16:	a201      	add	r2, pc, #4	@ (adr r2, 8008c1c <u8g2_draw_string+0x68>)
 8008c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c1c:	08008c2d 	.word	0x08008c2d
 8008c20:	08008c37 	.word	0x08008c37
 8008c24:	08008c41 	.word	0x08008c41
 8008c28:	08008c4b 	.word	0x08008c4b
      {
	case 0:
	  x += delta;
 8008c2c:	897a      	ldrh	r2, [r7, #10]
 8008c2e:	8a7b      	ldrh	r3, [r7, #18]
 8008c30:	4413      	add	r3, r2
 8008c32:	817b      	strh	r3, [r7, #10]
	  break;
 8008c34:	e00e      	b.n	8008c54 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8008c36:	893a      	ldrh	r2, [r7, #8]
 8008c38:	8a7b      	ldrh	r3, [r7, #18]
 8008c3a:	4413      	add	r3, r2
 8008c3c:	813b      	strh	r3, [r7, #8]
	  break;
 8008c3e:	e009      	b.n	8008c54 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8008c40:	897a      	ldrh	r2, [r7, #10]
 8008c42:	8a7b      	ldrh	r3, [r7, #18]
 8008c44:	1ad3      	subs	r3, r2, r3
 8008c46:	817b      	strh	r3, [r7, #10]
	  break;
 8008c48:	e004      	b.n	8008c54 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8008c4a:	893a      	ldrh	r2, [r7, #8]
 8008c4c:	8a7b      	ldrh	r3, [r7, #18]
 8008c4e:	1ad3      	subs	r3, r2, r3
 8008c50:	813b      	strh	r3, [r7, #8]
	  break;
 8008c52:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 8008c54:	8afa      	ldrh	r2, [r7, #22]
 8008c56:	8a7b      	ldrh	r3, [r7, #18]
 8008c58:	4413      	add	r3, r2
 8008c5a:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8008c5c:	e7b8      	b.n	8008bd0 <u8g2_draw_string+0x1c>
      break;
 8008c5e:	bf00      	nop
    }
  }
  return sum;
 8008c60:	8afb      	ldrh	r3, [r7, #22]
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3718      	adds	r7, #24
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}
 8008c6a:	bf00      	nop

08008c6c <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b084      	sub	sp, #16
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	60f8      	str	r0, [r7, #12]
 8008c74:	607b      	str	r3, [r7, #4]
 8008c76:	460b      	mov	r3, r1
 8008c78:	817b      	strh	r3, [r7, #10]
 8008c7a:	4613      	mov	r3, r2
 8008c7c:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	4a06      	ldr	r2, [pc, #24]	@ (8008c9c <u8g2_DrawStr+0x30>)
 8008c82:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8008c84:	893a      	ldrh	r2, [r7, #8]
 8008c86:	8979      	ldrh	r1, [r7, #10]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	68f8      	ldr	r0, [r7, #12]
 8008c8c:	f7ff ff92 	bl	8008bb4 <u8g2_draw_string>
 8008c90:	4603      	mov	r3, r0
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	3710      	adds	r7, #16
 8008c96:	46bd      	mov	sp, r7
 8008c98:	bd80      	pop	{r7, pc}
 8008c9a:	bf00      	nop
 8008c9c:	080094bb 	.word	0x080094bb

08008ca0 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b083      	sub	sp, #12
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d05d      	beq.n	8008d6c <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f993 2081 	ldrsb.w	r2, [r3, #129]	@ 0x81
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f993 2082 	ldrsb.w	r2, [r3, #130]	@ 0x82
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d04d      	beq.n	8008d6e <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8008cd8:	2b01      	cmp	r3, #1
 8008cda:	d11c      	bne.n	8008d16 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f993 208e 	ldrsb.w	r2, [r3, #142]	@ 0x8e
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f993 3083 	ldrsb.w	r3, [r3, #131]	@ 0x83
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	da05      	bge.n	8008cf8 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f993 2083 	ldrsb.w	r2, [r3, #131]	@ 0x83
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f993 3084 	ldrsb.w	r3, [r3, #132]	@ 0x84
 8008d04:	429a      	cmp	r2, r3
 8008d06:	dd32      	ble.n	8008d6e <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f993 2084 	ldrsb.w	r2, [r3, #132]	@ 0x84
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8008d14:	e02b      	b.n	8008d6e <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f993 308e 	ldrsb.w	r3, [r3, #142]	@ 0x8e
 8008d1c:	461a      	mov	r2, r3
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8008d24:	4619      	mov	r1, r3
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8008d2c:	440b      	add	r3, r1
 8008d2e:	429a      	cmp	r2, r3
 8008d30:	da0d      	bge.n	8008d4e <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f993 307e 	ldrsb.w	r3, [r3, #126]	@ 0x7e
 8008d38:	b2da      	uxtb	r2, r3
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8008d40:	b2db      	uxtb	r3, r3
 8008d42:	4413      	add	r3, r2
 8008d44:	b2db      	uxtb	r3, r3
 8008d46:	b25a      	sxtb	r2, r3
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f883 208e 	strb.w	r2, [r3, #142]	@ 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	f993 208f 	ldrsb.w	r2, [r3, #143]	@ 0x8f
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f993 3080 	ldrsb.w	r3, [r3, #128]	@ 0x80
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	dd07      	ble.n	8008d6e <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	f993 2080 	ldrsb.w	r2, [r3, #128]	@ 0x80
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f883 208f 	strb.w	r2, [r3, #143]	@ 0x8f
 8008d6a:	e000      	b.n	8008d6e <u8g2_UpdateRefHeight+0xce>
    return;
 8008d6c:	bf00      	nop
  }  
}
 8008d6e:	370c      	adds	r7, #12
 8008d70:	46bd      	mov	sp, r7
 8008d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d76:	4770      	bx	lr

08008d78 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b083      	sub	sp, #12
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  return 0;
 8008d80:	2300      	movs	r3, #0
}
 8008d82:	4618      	mov	r0, r3
 8008d84:	370c      	adds	r7, #12
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr
	...

08008d90 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8008d90:	b480      	push	{r7}
 8008d92:	b083      	sub	sp, #12
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	4a04      	ldr	r2, [pc, #16]	@ (8008dac <u8g2_SetFontPosBaseline+0x1c>)
 8008d9c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008d9e:	bf00      	nop
 8008da0:	370c      	adds	r7, #12
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr
 8008daa:	bf00      	nop
 8008dac:	08008d79 	.word	0x08008d79

08008db0 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b082      	sub	sp, #8
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008dbe:	683a      	ldr	r2, [r7, #0]
 8008dc0:	429a      	cmp	r2, r3
 8008dc2:	d00b      	beq.n	8008ddc <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	683a      	ldr	r2, [r7, #0]
 8008dc8:	659a      	str	r2, [r3, #88]	@ 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	3374      	adds	r3, #116	@ 0x74
 8008dce:	6839      	ldr	r1, [r7, #0]
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	f7ff fa97 	bl	8008304 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f7ff ff62 	bl	8008ca0 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8008ddc:	bf00      	nop
 8008dde:	3708      	adds	r7, #8
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bd80      	pop	{r7, pc}

08008de4 <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 8008de4:	b480      	push	{r7}
 8008de6:	b087      	sub	sp, #28
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	60f8      	str	r0, [r7, #12]
 8008dec:	60b9      	str	r1, [r7, #8]
 8008dee:	4611      	mov	r1, r2
 8008df0:	461a      	mov	r2, r3
 8008df2:	460b      	mov	r3, r1
 8008df4:	80fb      	strh	r3, [r7, #6]
 8008df6:	4613      	mov	r3, r2
 8008df8:	80bb      	strh	r3, [r7, #4]
  u8g2_uint_t a = *ap;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	881b      	ldrh	r3, [r3, #0]
 8008dfe:	82fb      	strh	r3, [r7, #22]
  u8g2_uint_t b;
  b  = a;
 8008e00:	8afb      	ldrh	r3, [r7, #22]
 8008e02:	82bb      	strh	r3, [r7, #20]
  b += *len;
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	881a      	ldrh	r2, [r3, #0]
 8008e08:	8abb      	ldrh	r3, [r7, #20]
 8008e0a:	4413      	add	r3, r2
 8008e0c:	82bb      	strh	r3, [r7, #20]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8008e0e:	8afa      	ldrh	r2, [r7, #22]
 8008e10:	8abb      	ldrh	r3, [r7, #20]
 8008e12:	429a      	cmp	r2, r3
 8008e14:	d90b      	bls.n	8008e2e <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 8008e16:	8afa      	ldrh	r2, [r7, #22]
 8008e18:	88bb      	ldrh	r3, [r7, #4]
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d205      	bcs.n	8008e2a <u8g2_clip_intersection2+0x46>
    {
      b = d;
 8008e1e:	88bb      	ldrh	r3, [r7, #4]
 8008e20:	82bb      	strh	r3, [r7, #20]
      b--;
 8008e22:	8abb      	ldrh	r3, [r7, #20]
 8008e24:	3b01      	subs	r3, #1
 8008e26:	82bb      	strh	r3, [r7, #20]
 8008e28:	e001      	b.n	8008e2e <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 8008e2a:	88fb      	ldrh	r3, [r7, #6]
 8008e2c:	82fb      	strh	r3, [r7, #22]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8008e2e:	8afa      	ldrh	r2, [r7, #22]
 8008e30:	88bb      	ldrh	r3, [r7, #4]
 8008e32:	429a      	cmp	r2, r3
 8008e34:	d301      	bcc.n	8008e3a <u8g2_clip_intersection2+0x56>
    return 0;
 8008e36:	2300      	movs	r3, #0
 8008e38:	e01c      	b.n	8008e74 <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 8008e3a:	8aba      	ldrh	r2, [r7, #20]
 8008e3c:	88fb      	ldrh	r3, [r7, #6]
 8008e3e:	429a      	cmp	r2, r3
 8008e40:	d801      	bhi.n	8008e46 <u8g2_clip_intersection2+0x62>
    return 0;
 8008e42:	2300      	movs	r3, #0
 8008e44:	e016      	b.n	8008e74 <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 8008e46:	8afa      	ldrh	r2, [r7, #22]
 8008e48:	88fb      	ldrh	r3, [r7, #6]
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d201      	bcs.n	8008e52 <u8g2_clip_intersection2+0x6e>
    a = c;
 8008e4e:	88fb      	ldrh	r3, [r7, #6]
 8008e50:	82fb      	strh	r3, [r7, #22]
  if ( b > d )
 8008e52:	8aba      	ldrh	r2, [r7, #20]
 8008e54:	88bb      	ldrh	r3, [r7, #4]
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d901      	bls.n	8008e5e <u8g2_clip_intersection2+0x7a>
    b = d;
 8008e5a:	88bb      	ldrh	r3, [r7, #4]
 8008e5c:	82bb      	strh	r3, [r7, #20]
  
  *ap = a;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	8afa      	ldrh	r2, [r7, #22]
 8008e62:	801a      	strh	r2, [r3, #0]
  b -= a;
 8008e64:	8aba      	ldrh	r2, [r7, #20]
 8008e66:	8afb      	ldrh	r3, [r7, #22]
 8008e68:	1ad3      	subs	r3, r2, r3
 8008e6a:	82bb      	strh	r3, [r7, #20]
  *len = b;
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	8aba      	ldrh	r2, [r7, #20]
 8008e70:	801a      	strh	r2, [r3, #0]
  return 1;
 8008e72:	2301      	movs	r3, #1
}
 8008e74:	4618      	mov	r0, r3
 8008e76:	371c      	adds	r7, #28
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8008e80:	b590      	push	{r4, r7, lr}
 8008e82:	b087      	sub	sp, #28
 8008e84:	af02      	add	r7, sp, #8
 8008e86:	60f8      	str	r0, [r7, #12]
 8008e88:	4608      	mov	r0, r1
 8008e8a:	4611      	mov	r1, r2
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	4603      	mov	r3, r0
 8008e90:	817b      	strh	r3, [r7, #10]
 8008e92:	460b      	mov	r3, r1
 8008e94:	813b      	strh	r3, [r7, #8]
 8008e96:	4613      	mov	r3, r2
 8008e98:	80fb      	strh	r3, [r7, #6]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e9e:	893a      	ldrh	r2, [r7, #8]
 8008ea0:	1ad3      	subs	r3, r2, r3
 8008ea2:	813b      	strh	r3, [r7, #8]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8008ea8:	88f8      	ldrh	r0, [r7, #6]
 8008eaa:	893a      	ldrh	r2, [r7, #8]
 8008eac:	8979      	ldrh	r1, [r7, #10]
 8008eae:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008eb2:	9300      	str	r3, [sp, #0]
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	68f8      	ldr	r0, [r7, #12]
 8008eb8:	47a0      	blx	r4
}
 8008eba:	bf00      	nop
 8008ebc:	3714      	adds	r7, #20
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	bd90      	pop	{r4, r7, pc}

08008ec2 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8008ec2:	b590      	push	{r4, r7, lr}
 8008ec4:	b087      	sub	sp, #28
 8008ec6:	af02      	add	r7, sp, #8
 8008ec8:	60f8      	str	r0, [r7, #12]
 8008eca:	4608      	mov	r0, r1
 8008ecc:	4611      	mov	r1, r2
 8008ece:	461a      	mov	r2, r3
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	817b      	strh	r3, [r7, #10]
 8008ed4:	460b      	mov	r3, r1
 8008ed6:	813b      	strh	r3, [r7, #8]
 8008ed8:	4613      	mov	r3, r2
 8008eda:	80fb      	strh	r3, [r7, #6]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d075      	beq.n	8008fd2 <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 8008ee6:	88fb      	ldrh	r3, [r7, #6]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d072      	beq.n	8008fd2 <u8g2_DrawHVLine+0x110>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8008eec:	88fb      	ldrh	r3, [r7, #6]
 8008eee:	2b01      	cmp	r3, #1
 8008ef0:	d91a      	bls.n	8008f28 <u8g2_DrawHVLine+0x66>
      {
	if ( dir == 2 )
 8008ef2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008ef6:	2b02      	cmp	r3, #2
 8008ef8:	d109      	bne.n	8008f0e <u8g2_DrawHVLine+0x4c>
	{
	  x -= len;
 8008efa:	897a      	ldrh	r2, [r7, #10]
 8008efc:	88fb      	ldrh	r3, [r7, #6]
 8008efe:	1ad3      	subs	r3, r2, r3
 8008f00:	b29b      	uxth	r3, r3
 8008f02:	817b      	strh	r3, [r7, #10]
	  x++;
 8008f04:	897b      	ldrh	r3, [r7, #10]
 8008f06:	3301      	adds	r3, #1
 8008f08:	b29b      	uxth	r3, r3
 8008f0a:	817b      	strh	r3, [r7, #10]
 8008f0c:	e00c      	b.n	8008f28 <u8g2_DrawHVLine+0x66>
	}
	else if ( dir == 3 )
 8008f0e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008f12:	2b03      	cmp	r3, #3
 8008f14:	d108      	bne.n	8008f28 <u8g2_DrawHVLine+0x66>
	{
	  y -= len;
 8008f16:	893a      	ldrh	r2, [r7, #8]
 8008f18:	88fb      	ldrh	r3, [r7, #6]
 8008f1a:	1ad3      	subs	r3, r2, r3
 8008f1c:	b29b      	uxth	r3, r3
 8008f1e:	813b      	strh	r3, [r7, #8]
	  y++;
 8008f20:	893b      	ldrh	r3, [r7, #8]
 8008f22:	3301      	adds	r3, #1
 8008f24:	b29b      	uxth	r3, r3
 8008f26:	813b      	strh	r3, [r7, #8]
	}
      }
      dir &= 1;  
 8008f28:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008f2c:	f003 0301 	and.w	r3, r3, #1
 8008f30:	f887 3020 	strb.w	r3, [r7, #32]
      
      /* clip against the user window */
      if ( dir == 0 )
 8008f34:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d11a      	bne.n	8008f72 <u8g2_DrawHVLine+0xb0>
      {
	if ( y < u8g2->user_y0 )
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8008f42:	893b      	ldrh	r3, [r7, #8]
 8008f44:	429a      	cmp	r2, r3
 8008f46:	d83b      	bhi.n	8008fc0 <u8g2_DrawHVLine+0xfe>
	  return;
	if ( y >= u8g2->user_y1 )
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 8008f4e:	893b      	ldrh	r3, [r7, #8]
 8008f50:	429a      	cmp	r2, r3
 8008f52:	d937      	bls.n	8008fc4 <u8g2_DrawHVLine+0x102>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8008f60:	1db9      	adds	r1, r7, #6
 8008f62:	f107 000a 	add.w	r0, r7, #10
 8008f66:	f7ff ff3d 	bl	8008de4 <u8g2_clip_intersection2>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d11a      	bne.n	8008fa6 <u8g2_DrawHVLine+0xe4>
	  return;
 8008f70:	e02f      	b.n	8008fd2 <u8g2_DrawHVLine+0x110>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8008f78:	897b      	ldrh	r3, [r7, #10]
 8008f7a:	429a      	cmp	r2, r3
 8008f7c:	d824      	bhi.n	8008fc8 <u8g2_DrawHVLine+0x106>
	  return;
	if ( x >= u8g2->user_x1 )
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8008f84:	897b      	ldrh	r3, [r7, #10]
 8008f86:	429a      	cmp	r2, r3
 8008f88:	d920      	bls.n	8008fcc <u8g2_DrawHVLine+0x10a>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8008f96:	1db9      	adds	r1, r7, #6
 8008f98:	f107 0008 	add.w	r0, r7, #8
 8008f9c:	f7ff ff22 	bl	8008de4 <u8g2_clip_intersection2>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d014      	beq.n	8008fd0 <u8g2_DrawHVLine+0x10e>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008faa:	689c      	ldr	r4, [r3, #8]
 8008fac:	8979      	ldrh	r1, [r7, #10]
 8008fae:	893a      	ldrh	r2, [r7, #8]
 8008fb0:	88f8      	ldrh	r0, [r7, #6]
 8008fb2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008fb6:	9300      	str	r3, [sp, #0]
 8008fb8:	4603      	mov	r3, r0
 8008fba:	68f8      	ldr	r0, [r7, #12]
 8008fbc:	47a0      	blx	r4
 8008fbe:	e008      	b.n	8008fd2 <u8g2_DrawHVLine+0x110>
	  return;
 8008fc0:	bf00      	nop
 8008fc2:	e006      	b.n	8008fd2 <u8g2_DrawHVLine+0x110>
	  return;
 8008fc4:	bf00      	nop
 8008fc6:	e004      	b.n	8008fd2 <u8g2_DrawHVLine+0x110>
	  return;
 8008fc8:	bf00      	nop
 8008fca:	e002      	b.n	8008fd2 <u8g2_DrawHVLine+0x110>
	  return;
 8008fcc:	bf00      	nop
 8008fce:	e000      	b.n	8008fd2 <u8g2_DrawHVLine+0x110>
	  return;
 8008fd0:	bf00      	nop
    }
}
 8008fd2:	3714      	adds	r7, #20
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd90      	pop	{r4, r7, pc}

08008fd8 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8008fd8:	b490      	push	{r4, r7}
 8008fda:	b082      	sub	sp, #8
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	4604      	mov	r4, r0
 8008fe0:	4608      	mov	r0, r1
 8008fe2:	4611      	mov	r1, r2
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	4623      	mov	r3, r4
 8008fe8:	80fb      	strh	r3, [r7, #6]
 8008fea:	4603      	mov	r3, r0
 8008fec:	80bb      	strh	r3, [r7, #4]
 8008fee:	460b      	mov	r3, r1
 8008ff0:	807b      	strh	r3, [r7, #2]
 8008ff2:	4613      	mov	r3, r2
 8008ff4:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 8008ff6:	887a      	ldrh	r2, [r7, #2]
 8008ff8:	88bb      	ldrh	r3, [r7, #4]
 8008ffa:	429a      	cmp	r2, r3
 8008ffc:	d20d      	bcs.n	800901a <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8008ffe:	883a      	ldrh	r2, [r7, #0]
 8009000:	88fb      	ldrh	r3, [r7, #6]
 8009002:	429a      	cmp	r2, r3
 8009004:	d901      	bls.n	800900a <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8009006:	2301      	movs	r3, #1
 8009008:	e014      	b.n	8009034 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 800900a:	887a      	ldrh	r2, [r7, #2]
 800900c:	883b      	ldrh	r3, [r7, #0]
 800900e:	429a      	cmp	r2, r3
 8009010:	d901      	bls.n	8009016 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8009012:	2301      	movs	r3, #1
 8009014:	e00e      	b.n	8009034 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8009016:	2300      	movs	r3, #0
 8009018:	e00c      	b.n	8009034 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 800901a:	883a      	ldrh	r2, [r7, #0]
 800901c:	88fb      	ldrh	r3, [r7, #6]
 800901e:	429a      	cmp	r2, r3
 8009020:	d907      	bls.n	8009032 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8009022:	887a      	ldrh	r2, [r7, #2]
 8009024:	883b      	ldrh	r3, [r7, #0]
 8009026:	429a      	cmp	r2, r3
 8009028:	d901      	bls.n	800902e <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 800902a:	2301      	movs	r3, #1
 800902c:	e002      	b.n	8009034 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 800902e:	2300      	movs	r3, #0
 8009030:	e000      	b.n	8009034 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8009032:	2300      	movs	r3, #0
    }
  }
}
 8009034:	4618      	mov	r0, r3
 8009036:	3708      	adds	r7, #8
 8009038:	46bd      	mov	sp, r7
 800903a:	bc90      	pop	{r4, r7}
 800903c:	4770      	bx	lr

0800903e <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 800903e:	b580      	push	{r7, lr}
 8009040:	b084      	sub	sp, #16
 8009042:	af00      	add	r7, sp, #0
 8009044:	60f8      	str	r0, [r7, #12]
 8009046:	4608      	mov	r0, r1
 8009048:	4611      	mov	r1, r2
 800904a:	461a      	mov	r2, r3
 800904c:	4603      	mov	r3, r0
 800904e:	817b      	strh	r3, [r7, #10]
 8009050:	460b      	mov	r3, r1
 8009052:	813b      	strh	r3, [r7, #8]
 8009054:	4613      	mov	r3, r2
 8009056:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	f8b3 104e 	ldrh.w	r1, [r3, #78]	@ 0x4e
 8009064:	8b3b      	ldrh	r3, [r7, #24]
 8009066:	893a      	ldrh	r2, [r7, #8]
 8009068:	f7ff ffb6 	bl	8008fd8 <u8g2_is_intersection_decision_tree>
 800906c:	4603      	mov	r3, r0
 800906e:	2b00      	cmp	r3, #0
 8009070:	d101      	bne.n	8009076 <u8g2_IsIntersection+0x38>
    return 0; 
 8009072:	2300      	movs	r3, #0
 8009074:	e00a      	b.n	800908c <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 8009082:	88fb      	ldrh	r3, [r7, #6]
 8009084:	897a      	ldrh	r2, [r7, #10]
 8009086:	f7ff ffa7 	bl	8008fd8 <u8g2_is_intersection_decision_tree>
 800908a:	4603      	mov	r3, r0
}
 800908c:	4618      	mov	r0, r3
 800908e:	3710      	adds	r7, #16
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8009094:	b480      	push	{r7}
 8009096:	b089      	sub	sp, #36	@ 0x24
 8009098:	af00      	add	r7, sp, #0
 800909a:	60f8      	str	r0, [r7, #12]
 800909c:	4608      	mov	r0, r1
 800909e:	4611      	mov	r1, r2
 80090a0:	461a      	mov	r2, r3
 80090a2:	4603      	mov	r3, r0
 80090a4:	817b      	strh	r3, [r7, #10]
 80090a6:	460b      	mov	r3, r1
 80090a8:	813b      	strh	r3, [r7, #8]
 80090aa:	4613      	mov	r3, r2
 80090ac:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 80090ae:	893b      	ldrh	r3, [r7, #8]
 80090b0:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 80090b2:	7efb      	ldrb	r3, [r7, #27]
 80090b4:	f003 0307 	and.w	r3, r3, #7
 80090b8:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 80090ba:	2301      	movs	r3, #1
 80090bc:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 80090be:	7e3a      	ldrb	r2, [r7, #24]
 80090c0:	7efb      	ldrb	r3, [r7, #27]
 80090c2:	fa02 f303 	lsl.w	r3, r2, r3
 80090c6:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 80090c8:	2300      	movs	r3, #0
 80090ca:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 80090cc:	2300      	movs	r3, #0
 80090ce:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80090d6:	2b01      	cmp	r3, #1
 80090d8:	d801      	bhi.n	80090de <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 80090da:	7e3b      	ldrb	r3, [r7, #24]
 80090dc:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80090e4:	2b01      	cmp	r3, #1
 80090e6:	d001      	beq.n	80090ec <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 80090e8:	7e3b      	ldrb	r3, [r7, #24]
 80090ea:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 80090ec:	893b      	ldrh	r3, [r7, #8]
 80090ee:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 80090f0:	8afb      	ldrh	r3, [r7, #22]
 80090f2:	f023 0307 	bic.w	r3, r3, #7
 80090f6:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	7c1b      	ldrb	r3, [r3, #16]
 80090fe:	461a      	mov	r2, r3
 8009100:	8afb      	ldrh	r3, [r7, #22]
 8009102:	fb13 f302 	smulbb	r3, r3, r2
 8009106:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800910c:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 800910e:	8afb      	ldrh	r3, [r7, #22]
 8009110:	69fa      	ldr	r2, [r7, #28]
 8009112:	4413      	add	r3, r2
 8009114:	61fb      	str	r3, [r7, #28]
  ptr += x;
 8009116:	897b      	ldrh	r3, [r7, #10]
 8009118:	69fa      	ldr	r2, [r7, #28]
 800911a:	4413      	add	r3, r2
 800911c:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 800911e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009122:	2b00      	cmp	r3, #0
 8009124:	d117      	bne.n	8009156 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8009126:	69fb      	ldr	r3, [r7, #28]
 8009128:	781a      	ldrb	r2, [r3, #0]
 800912a:	7ebb      	ldrb	r3, [r7, #26]
 800912c:	4313      	orrs	r3, r2
 800912e:	b2da      	uxtb	r2, r3
 8009130:	69fb      	ldr	r3, [r7, #28]
 8009132:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8009134:	69fb      	ldr	r3, [r7, #28]
 8009136:	781a      	ldrb	r2, [r3, #0]
 8009138:	7e7b      	ldrb	r3, [r7, #25]
 800913a:	4053      	eors	r3, r2
 800913c:	b2da      	uxtb	r2, r3
 800913e:	69fb      	ldr	r3, [r7, #28]
 8009140:	701a      	strb	r2, [r3, #0]
	ptr++;
 8009142:	69fb      	ldr	r3, [r7, #28]
 8009144:	3301      	adds	r3, #1
 8009146:	61fb      	str	r3, [r7, #28]
	len--;
 8009148:	88fb      	ldrh	r3, [r7, #6]
 800914a:	3b01      	subs	r3, #1
 800914c:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 800914e:	88fb      	ldrh	r3, [r7, #6]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d1e8      	bne.n	8009126 <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8009154:	e038      	b.n	80091c8 <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 8009156:	69fb      	ldr	r3, [r7, #28]
 8009158:	781a      	ldrb	r2, [r3, #0]
 800915a:	7ebb      	ldrb	r3, [r7, #26]
 800915c:	4313      	orrs	r3, r2
 800915e:	b2da      	uxtb	r2, r3
 8009160:	69fb      	ldr	r3, [r7, #28]
 8009162:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8009164:	69fb      	ldr	r3, [r7, #28]
 8009166:	781a      	ldrb	r2, [r3, #0]
 8009168:	7e7b      	ldrb	r3, [r7, #25]
 800916a:	4053      	eors	r3, r2
 800916c:	b2da      	uxtb	r2, r3
 800916e:	69fb      	ldr	r3, [r7, #28]
 8009170:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8009172:	7efb      	ldrb	r3, [r7, #27]
 8009174:	3301      	adds	r3, #1
 8009176:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 8009178:	7efb      	ldrb	r3, [r7, #27]
 800917a:	f003 0307 	and.w	r3, r3, #7
 800917e:	76fb      	strb	r3, [r7, #27]
      len--;
 8009180:	88fb      	ldrh	r3, [r7, #6]
 8009182:	3b01      	subs	r3, #1
 8009184:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8009186:	7efb      	ldrb	r3, [r7, #27]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d114      	bne.n	80091b6 <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8009190:	461a      	mov	r2, r3
 8009192:	69fb      	ldr	r3, [r7, #28]
 8009194:	4413      	add	r3, r2
 8009196:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 800919e:	2b01      	cmp	r3, #1
 80091a0:	d801      	bhi.n	80091a6 <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 80091a2:	2301      	movs	r3, #1
 80091a4:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	f893 3092 	ldrb.w	r3, [r3, #146]	@ 0x92
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	d008      	beq.n	80091c2 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 80091b0:	2301      	movs	r3, #1
 80091b2:	767b      	strb	r3, [r7, #25]
 80091b4:	e005      	b.n	80091c2 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 80091b6:	7ebb      	ldrb	r3, [r7, #26]
 80091b8:	005b      	lsls	r3, r3, #1
 80091ba:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 80091bc:	7e7b      	ldrb	r3, [r7, #25]
 80091be:	005b      	lsls	r3, r3, #1
 80091c0:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 80091c2:	88fb      	ldrh	r3, [r7, #6]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d1c6      	bne.n	8009156 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 80091c8:	bf00      	nop
 80091ca:	3724      	adds	r7, #36	@ 0x24
 80091cc:	46bd      	mov	sp, r7
 80091ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d2:	4770      	bx	lr

080091d4 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b082      	sub	sp, #8
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2200      	movs	r2, #0
 80091e0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  u8g2->clip_y0 = 0;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2200      	movs	r2, #0
 80091e8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80091f2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80091fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  
  u8g2->cb->update_page_win(u8g2);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009204:	685b      	ldr	r3, [r3, #4]
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	4798      	blx	r3
}
 800920a:	bf00      	nop
 800920c:	3708      	adds	r7, #8
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}

08009212 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8009212:	b580      	push	{r7, lr}
 8009214:	b084      	sub	sp, #16
 8009216:	af00      	add	r7, sp, #0
 8009218:	60f8      	str	r0, [r7, #12]
 800921a:	60b9      	str	r1, [r7, #8]
 800921c:	603b      	str	r3, [r7, #0]
 800921e:	4613      	mov	r3, r2
 8009220:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	2200      	movs	r2, #0
 8009226:	659a      	str	r2, [r3, #88]	@ 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	683a      	ldr	r2, [r7, #0]
 800922c:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  u8g2->tile_buf_ptr = buf;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	68ba      	ldr	r2, [r7, #8]
 8009232:	635a      	str	r2, [r3, #52]	@ 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	79fa      	ldrb	r2, [r7, #7]
 8009238:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  
  u8g2->tile_curr_row = 0;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2200      	movs	r2, #0
 8009240:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	2200      	movs	r2, #0
 8009248:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
  u8g2->bitmap_transparency = 0;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	2200      	movs	r2, #0
 8009250:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	2200      	movs	r2, #0
 8009258:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
  u8g2->draw_color = 1;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2201      	movs	r2, #1
 8009260:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
  u8g2->is_auto_page_clear = 1;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	2201      	movs	r2, #1
 8009268:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
  
  u8g2->cb = u8g2_cb;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	69ba      	ldr	r2, [r7, #24]
 8009270:	631a      	str	r2, [r3, #48]	@ 0x30
  u8g2->cb->update_dimension(u8g2);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	68f8      	ldr	r0, [r7, #12]
 800927a:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 800927c:	68f8      	ldr	r0, [r7, #12]
 800927e:	f7ff ffa9 	bl	80091d4 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8009282:	68f8      	ldr	r0, [r7, #12]
 8009284:	f7ff fd84 	bl	8008d90 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	2200      	movs	r2, #0
 800928c:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
#endif
}
 8009290:	bf00      	nop
 8009292:	3710      	adds	r7, #16
 8009294:	46bd      	mov	sp, r7
 8009296:	bd80      	pop	{r7, pc}

08009298 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8009298:	b480      	push	{r7}
 800929a:	b085      	sub	sp, #20
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80092ac:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80092ae:	89fb      	ldrh	r3, [r7, #14]
 80092b0:	00db      	lsls	r3, r3, #3
 80092b2:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	89fa      	ldrh	r2, [r7, #14]
 80092b8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  
  t = display_info->tile_width;
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	7c1b      	ldrb	r3, [r3, #16]
 80092be:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 80092c0:	89fb      	ldrh	r3, [r7, #14]
 80092c2:	00db      	lsls	r3, r3, #3
 80092c4:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	89fa      	ldrh	r2, [r7, #14]
 80092ca:	875a      	strh	r2, [r3, #58]	@ 0x3a
  
  t = u8g2->tile_curr_row;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80092d2:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80092d4:	89fb      	ldrh	r3, [r7, #14]
 80092d6:	00db      	lsls	r3, r3, #3
 80092d8:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	89fa      	ldrh	r2, [r7, #14]
 80092de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  
  t = u8g2->tile_buf_height;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80092e6:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 80092e8:	89fb      	ldrh	r3, [r7, #14]
 80092ea:	687a      	ldr	r2, [r7, #4]
 80092ec:	f892 2039 	ldrb.w	r2, [r2, #57]	@ 0x39
 80092f0:	4413      	add	r3, r2
 80092f2:	68ba      	ldr	r2, [r7, #8]
 80092f4:	7c52      	ldrb	r2, [r2, #17]
 80092f6:	4293      	cmp	r3, r2
 80092f8:	dd07      	ble.n	800930a <u8g2_update_dimension_common+0x72>
    t = display_info->tile_height - u8g2->tile_curr_row;
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	7c5b      	ldrb	r3, [r3, #17]
 80092fe:	461a      	mov	r2, r3
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8009306:	1ad3      	subs	r3, r2, r3
 8009308:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 800930a:	89fb      	ldrh	r3, [r7, #14]
 800930c:	00db      	lsls	r3, r3, #3
 800930e:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
  u8g2->buf_y1 += t;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 800932c:	89fb      	ldrh	r3, [r7, #14]
 800932e:	4413      	add	r3, r2
 8009330:	b29a      	uxth	r2, r3
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	8a9a      	ldrh	r2, [r3, #20]
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  u8g2->height = display_info->pixel_height;
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	8ada      	ldrh	r2, [r3, #22]
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 800934c:	bf00      	nop
 800934e:	3714      	adds	r7, #20
 8009350:	46bd      	mov	sp, r7
 8009352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009356:	4770      	bx	lr

08009358 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b084      	sub	sp, #16
 800935c:	af02      	add	r7, sp, #8
 800935e:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f8b3 0052 	ldrh.w	r0, [r3, #82]	@ 0x52
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009378:	9300      	str	r3, [sp, #0]
 800937a:	4603      	mov	r3, r0
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f7ff fe5e 	bl	800903e <u8g2_IsIntersection>
 8009382:	4603      	mov	r3, r0
 8009384:	2b00      	cmp	r3, #0
 8009386:	d104      	bne.n	8009392 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2200      	movs	r2, #0
 800938c:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8009390:	e03b      	b.n	800940a <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2201      	movs	r2, #1
 8009396:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093a6:	429a      	cmp	r2, r3
 80093a8:	d205      	bcs.n	80093b6 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80093c2:	429a      	cmp	r2, r3
 80093c4:	d905      	bls.n	80093d2 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80093de:	429a      	cmp	r2, r3
 80093e0:	d205      	bcs.n	80093ee <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d905      	bls.n	800940a <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 800940a:	bf00      	nop
 800940c:	3708      	adds	r7, #8
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}

08009412 <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 8009412:	b580      	push	{r7, lr}
 8009414:	b082      	sub	sp, #8
 8009416:	af00      	add	r7, sp, #0
 8009418:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f7ff ff3c 	bl	8009298 <u8g2_update_dimension_common>
}
 8009420:	bf00      	nop
 8009422:	3708      	adds	r7, #8
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}

08009428 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b082      	sub	sp, #8
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2200      	movs	r2, #0
 8009434:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
  
  u8g2->user_y0 = u8g2->buf_y0;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  u8g2->user_y1 = u8g2->buf_y1;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 800945c:	6878      	ldr	r0, [r7, #4]
 800945e:	f7ff ff7b 	bl	8009358 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8009462:	bf00      	nop
 8009464:	3708      	adds	r7, #8
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}

0800946a <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800946a:	b580      	push	{r7, lr}
 800946c:	b086      	sub	sp, #24
 800946e:	af02      	add	r7, sp, #8
 8009470:	60f8      	str	r0, [r7, #12]
 8009472:	4608      	mov	r0, r1
 8009474:	4611      	mov	r1, r2
 8009476:	461a      	mov	r2, r3
 8009478:	4603      	mov	r3, r0
 800947a:	817b      	strh	r3, [r7, #10]
 800947c:	460b      	mov	r3, r1
 800947e:	813b      	strh	r3, [r7, #8]
 8009480:	4613      	mov	r3, r2
 8009482:	80fb      	strh	r3, [r7, #6]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 8009484:	88f8      	ldrh	r0, [r7, #6]
 8009486:	893a      	ldrh	r2, [r7, #8]
 8009488:	8979      	ldrh	r1, [r7, #10]
 800948a:	7e3b      	ldrb	r3, [r7, #24]
 800948c:	9300      	str	r3, [sp, #0]
 800948e:	4603      	mov	r3, r0
 8009490:	68f8      	ldr	r0, [r7, #12]
 8009492:	f7ff fcf5 	bl	8008e80 <u8g2_draw_hv_line_2dir>
}
 8009496:	bf00      	nop
 8009498:	3710      	adds	r7, #16
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}

0800949e <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 800949e:	b480      	push	{r7}
 80094a0:	b083      	sub	sp, #12
 80094a2:	af00      	add	r7, sp, #0
 80094a4:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2200      	movs	r2, #0
 80094aa:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 80094ae:	bf00      	nop
 80094b0:	370c      	adds	r7, #12
 80094b2:	46bd      	mov	sp, r7
 80094b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b8:	4770      	bx	lr

080094ba <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 80094ba:	b480      	push	{r7}
 80094bc:	b083      	sub	sp, #12
 80094be:	af00      	add	r7, sp, #0
 80094c0:	6078      	str	r0, [r7, #4]
 80094c2:	460b      	mov	r3, r1
 80094c4:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 80094c6:	78fb      	ldrb	r3, [r7, #3]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d002      	beq.n	80094d2 <u8x8_ascii_next+0x18>
 80094cc:	78fb      	ldrb	r3, [r7, #3]
 80094ce:	2b0a      	cmp	r3, #10
 80094d0:	d102      	bne.n	80094d8 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 80094d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80094d6:	e001      	b.n	80094dc <u8x8_ascii_next+0x22>
  return b;
 80094d8:	78fb      	ldrb	r3, [r7, #3]
 80094da:	b29b      	uxth	r3, r3
}
 80094dc:	4618      	mov	r0, r3
 80094de:	370c      	adds	r7, #12
 80094e0:	46bd      	mov	sp, r7
 80094e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e6:	4770      	bx	lr

080094e8 <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80094e8:	b590      	push	{r4, r7, lr}
 80094ea:	b085      	sub	sp, #20
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	60f8      	str	r0, [r7, #12]
 80094f0:	460b      	mov	r3, r1
 80094f2:	607a      	str	r2, [r7, #4]
 80094f4:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	691c      	ldr	r4, [r3, #16]
 80094fa:	7afa      	ldrb	r2, [r7, #11]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2117      	movs	r1, #23
 8009500:	68f8      	ldr	r0, [r7, #12]
 8009502:	47a0      	blx	r4
 8009504:	4603      	mov	r3, r0
}
 8009506:	4618      	mov	r0, r3
 8009508:	3714      	adds	r7, #20
 800950a:	46bd      	mov	sp, r7
 800950c:	bd90      	pop	{r4, r7, pc}

0800950e <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 800950e:	b580      	push	{r7, lr}
 8009510:	b082      	sub	sp, #8
 8009512:	af00      	add	r7, sp, #0
 8009514:	6078      	str	r0, [r7, #4]
 8009516:	460b      	mov	r3, r1
 8009518:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 800951a:	1cfb      	adds	r3, r7, #3
 800951c:	461a      	mov	r2, r3
 800951e:	2101      	movs	r1, #1
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f7ff ffe1 	bl	80094e8 <u8x8_byte_SendBytes>
 8009526:	4603      	mov	r3, r0
}
 8009528:	4618      	mov	r0, r3
 800952a:	3708      	adds	r7, #8
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}

08009530 <u8x8_byte_StartTransfer>:

uint8_t u8x8_byte_StartTransfer(u8x8_t *u8x8)
{
 8009530:	b590      	push	{r4, r7, lr}
 8009532:	b083      	sub	sp, #12
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_START_TRANSFER, 0, NULL);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	691c      	ldr	r4, [r3, #16]
 800953c:	2300      	movs	r3, #0
 800953e:	2200      	movs	r2, #0
 8009540:	2118      	movs	r1, #24
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	47a0      	blx	r4
 8009546:	4603      	mov	r3, r0
}
 8009548:	4618      	mov	r0, r3
 800954a:	370c      	adds	r7, #12
 800954c:	46bd      	mov	sp, r7
 800954e:	bd90      	pop	{r4, r7, pc}

08009550 <u8x8_byte_EndTransfer>:

uint8_t u8x8_byte_EndTransfer(u8x8_t *u8x8)
{
 8009550:	b590      	push	{r4, r7, lr}
 8009552:	b083      	sub	sp, #12
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_END_TRANSFER, 0, NULL);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	691c      	ldr	r4, [r3, #16]
 800955c:	2300      	movs	r3, #0
 800955e:	2200      	movs	r2, #0
 8009560:	2119      	movs	r1, #25
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	47a0      	blx	r4
 8009566:	4603      	mov	r3, r0
}
 8009568:	4618      	mov	r0, r3
 800956a:	370c      	adds	r7, #12
 800956c:	46bd      	mov	sp, r7
 800956e:	bd90      	pop	{r4, r7, pc}

08009570 <u8x8_cad_SendCmd>:
*/

#include "../u8g2/u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8009570:	b590      	push	{r4, r7, lr}
 8009572:	b083      	sub	sp, #12
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
 8009578:	460b      	mov	r3, r1
 800957a:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	68dc      	ldr	r4, [r3, #12]
 8009580:	78fa      	ldrb	r2, [r7, #3]
 8009582:	2300      	movs	r3, #0
 8009584:	2115      	movs	r1, #21
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	47a0      	blx	r4
 800958a:	4603      	mov	r3, r0
}
 800958c:	4618      	mov	r0, r3
 800958e:	370c      	adds	r7, #12
 8009590:	46bd      	mov	sp, r7
 8009592:	bd90      	pop	{r4, r7, pc}

08009594 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8009594:	b590      	push	{r4, r7, lr}
 8009596:	b083      	sub	sp, #12
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	460b      	mov	r3, r1
 800959e:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	68dc      	ldr	r4, [r3, #12]
 80095a4:	78fa      	ldrb	r2, [r7, #3]
 80095a6:	2300      	movs	r3, #0
 80095a8:	2116      	movs	r1, #22
 80095aa:	6878      	ldr	r0, [r7, #4]
 80095ac:	47a0      	blx	r4
 80095ae:	4603      	mov	r3, r0
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	370c      	adds	r7, #12
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bd90      	pop	{r4, r7, pc}

080095b8 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80095b8:	b590      	push	{r4, r7, lr}
 80095ba:	b085      	sub	sp, #20
 80095bc:	af00      	add	r7, sp, #0
 80095be:	60f8      	str	r0, [r7, #12]
 80095c0:	460b      	mov	r3, r1
 80095c2:	607a      	str	r2, [r7, #4]
 80095c4:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	68dc      	ldr	r4, [r3, #12]
 80095ca:	7afa      	ldrb	r2, [r7, #11]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2117      	movs	r1, #23
 80095d0:	68f8      	ldr	r0, [r7, #12]
 80095d2:	47a0      	blx	r4
 80095d4:	4603      	mov	r3, r0
}
 80095d6:	4618      	mov	r0, r3
 80095d8:	3714      	adds	r7, #20
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd90      	pop	{r4, r7, pc}

080095de <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 80095de:	b590      	push	{r4, r7, lr}
 80095e0:	b083      	sub	sp, #12
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	68dc      	ldr	r4, [r3, #12]
 80095ea:	2300      	movs	r3, #0
 80095ec:	2200      	movs	r2, #0
 80095ee:	2118      	movs	r1, #24
 80095f0:	6878      	ldr	r0, [r7, #4]
 80095f2:	47a0      	blx	r4
 80095f4:	4603      	mov	r3, r0
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	370c      	adds	r7, #12
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd90      	pop	{r4, r7, pc}

080095fe <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 80095fe:	b590      	push	{r4, r7, lr}
 8009600:	b083      	sub	sp, #12
 8009602:	af00      	add	r7, sp, #0
 8009604:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	68dc      	ldr	r4, [r3, #12]
 800960a:	2300      	movs	r3, #0
 800960c:	2200      	movs	r2, #0
 800960e:	2119      	movs	r1, #25
 8009610:	6878      	ldr	r0, [r7, #4]
 8009612:	47a0      	blx	r4
 8009614:	4603      	mov	r3, r0
}
 8009616:	4618      	mov	r0, r3
 8009618:	370c      	adds	r7, #12
 800961a:	46bd      	mov	sp, r7
 800961c:	bd90      	pop	{r4, r7, pc}

0800961e <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 800961e:	b590      	push	{r4, r7, lr}
 8009620:	b085      	sub	sp, #20
 8009622:	af00      	add	r7, sp, #0
 8009624:	6078      	str	r0, [r7, #4]
 8009626:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	781b      	ldrb	r3, [r3, #0]
 800962c:	73fb      	strb	r3, [r7, #15]
    data++;
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	3301      	adds	r3, #1
 8009632:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8009634:	7bfb      	ldrb	r3, [r7, #15]
 8009636:	2bfe      	cmp	r3, #254	@ 0xfe
 8009638:	d031      	beq.n	800969e <u8x8_cad_SendSequence+0x80>
 800963a:	2bfe      	cmp	r3, #254	@ 0xfe
 800963c:	dc3d      	bgt.n	80096ba <u8x8_cad_SendSequence+0x9c>
 800963e:	2b19      	cmp	r3, #25
 8009640:	dc3b      	bgt.n	80096ba <u8x8_cad_SendSequence+0x9c>
 8009642:	2b18      	cmp	r3, #24
 8009644:	da23      	bge.n	800968e <u8x8_cad_SendSequence+0x70>
 8009646:	2b16      	cmp	r3, #22
 8009648:	dc02      	bgt.n	8009650 <u8x8_cad_SendSequence+0x32>
 800964a:	2b15      	cmp	r3, #21
 800964c:	da03      	bge.n	8009656 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 800964e:	e034      	b.n	80096ba <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 8009650:	2b17      	cmp	r3, #23
 8009652:	d00e      	beq.n	8009672 <u8x8_cad_SendSequence+0x54>
	return;
 8009654:	e031      	b.n	80096ba <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	781b      	ldrb	r3, [r3, #0]
 800965a:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	68dc      	ldr	r4, [r3, #12]
 8009660:	7bba      	ldrb	r2, [r7, #14]
 8009662:	7bf9      	ldrb	r1, [r7, #15]
 8009664:	2300      	movs	r3, #0
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	47a0      	blx	r4
	  data++;
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	3301      	adds	r3, #1
 800966e:	603b      	str	r3, [r7, #0]
	  break;
 8009670:	e022      	b.n	80096b8 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8009678:	f107 030e 	add.w	r3, r7, #14
 800967c:	461a      	mov	r2, r3
 800967e:	2101      	movs	r1, #1
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f7ff ff99 	bl	80095b8 <u8x8_cad_SendData>
	  data++;
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	3301      	adds	r3, #1
 800968a:	603b      	str	r3, [r7, #0]
	  break;
 800968c:	e014      	b.n	80096b8 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	68dc      	ldr	r4, [r3, #12]
 8009692:	7bf9      	ldrb	r1, [r7, #15]
 8009694:	2300      	movs	r3, #0
 8009696:	2200      	movs	r2, #0
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	47a0      	blx	r4
	  break;
 800969c:	e00c      	b.n	80096b8 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	781b      	ldrb	r3, [r3, #0]
 80096a2:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 80096a4:	7bbb      	ldrb	r3, [r7, #14]
 80096a6:	461a      	mov	r2, r3
 80096a8:	2129      	movs	r1, #41	@ 0x29
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	f000 fa37 	bl	8009b1e <u8x8_gpio_call>
	  data++;
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	3301      	adds	r3, #1
 80096b4:	603b      	str	r3, [r7, #0]
	  break;
 80096b6:	bf00      	nop
    cmd = *data;
 80096b8:	e7b6      	b.n	8009628 <u8x8_cad_SendSequence+0xa>
	return;
 80096ba:	bf00      	nop
    }
  }
}
 80096bc:	3714      	adds	r7, #20
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd90      	pop	{r4, r7, pc}

080096c2 <u8x8_i2c_data_transfer>:
/* U8X8_MSG_BYTE_START_TRANSFER starts i2c transfer, U8X8_MSG_BYTE_END_TRANSFER stops transfer */
/* After transfer start, a full byte indicates command or data mode */

static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr) U8X8_NOINLINE;
static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr)
{
 80096c2:	b590      	push	{r4, r7, lr}
 80096c4:	b085      	sub	sp, #20
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	60f8      	str	r0, [r7, #12]
 80096ca:	460b      	mov	r3, r1
 80096cc:	607a      	str	r2, [r7, #4]
 80096ce:	72fb      	strb	r3, [r7, #11]
    u8x8_byte_StartTransfer(u8x8);    
 80096d0:	68f8      	ldr	r0, [r7, #12]
 80096d2:	f7ff ff2d 	bl	8009530 <u8x8_byte_StartTransfer>
    u8x8_byte_SendByte(u8x8, 0x040);
 80096d6:	2140      	movs	r1, #64	@ 0x40
 80096d8:	68f8      	ldr	r0, [r7, #12]
 80096da:	f7ff ff18 	bl	800950e <u8x8_byte_SendByte>
    u8x8->byte_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, arg_int, arg_ptr);
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	691c      	ldr	r4, [r3, #16]
 80096e2:	7afa      	ldrb	r2, [r7, #11]
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2117      	movs	r1, #23
 80096e8:	68f8      	ldr	r0, [r7, #12]
 80096ea:	47a0      	blx	r4
    u8x8_byte_EndTransfer(u8x8);
 80096ec:	68f8      	ldr	r0, [r7, #12]
 80096ee:	f7ff ff2f 	bl	8009550 <u8x8_byte_EndTransfer>
}
 80096f2:	bf00      	nop
 80096f4:	3714      	adds	r7, #20
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd90      	pop	{r4, r7, pc}
	...

080096fc <u8x8_cad_ssd13xx_fast_i2c>:
}


/* fast version with reduced data start/stops, issue 735 */
uint8_t u8x8_cad_ssd13xx_fast_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80096fc:	b590      	push	{r4, r7, lr}
 80096fe:	b087      	sub	sp, #28
 8009700:	af00      	add	r7, sp, #0
 8009702:	60f8      	str	r0, [r7, #12]
 8009704:	607b      	str	r3, [r7, #4]
 8009706:	460b      	mov	r3, r1
 8009708:	72fb      	strb	r3, [r7, #11]
 800970a:	4613      	mov	r3, r2
 800970c:	72bb      	strb	r3, [r7, #10]
  static uint8_t in_transfer = 0;
  uint8_t *p;
  switch(msg)
 800970e:	7afb      	ldrb	r3, [r7, #11]
 8009710:	3b14      	subs	r3, #20
 8009712:	2b05      	cmp	r3, #5
 8009714:	d86e      	bhi.n	80097f4 <u8x8_cad_ssd13xx_fast_i2c+0xf8>
 8009716:	a201      	add	r2, pc, #4	@ (adr r2, 800971c <u8x8_cad_ssd13xx_fast_i2c+0x20>)
 8009718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800971c:	080097b3 	.word	0x080097b3
 8009720:	08009735 	.word	0x08009735
 8009724:	08009763 	.word	0x08009763
 8009728:	0800976f 	.word	0x0800976f
 800972c:	080097d7 	.word	0x080097d7
 8009730:	080097df 	.word	0x080097df
  {
    case U8X8_MSG_CAD_SEND_CMD:
      /* improved version, takeover from ld7032 */
      /* assumes, that the args of a command is not longer than 31 bytes */
      /* speed improvement is about 4% compared to the classic version */
      if ( in_transfer != 0 )
 8009734:	4b33      	ldr	r3, [pc, #204]	@ (8009804 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8009736:	781b      	ldrb	r3, [r3, #0]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d002      	beq.n	8009742 <u8x8_cad_ssd13xx_fast_i2c+0x46>
	 u8x8_byte_EndTransfer(u8x8); 
 800973c:	68f8      	ldr	r0, [r7, #12]
 800973e:	f7ff ff07 	bl	8009550 <u8x8_byte_EndTransfer>
      
      u8x8_byte_StartTransfer(u8x8);
 8009742:	68f8      	ldr	r0, [r7, #12]
 8009744:	f7ff fef4 	bl	8009530 <u8x8_byte_StartTransfer>
      u8x8_byte_SendByte(u8x8, 0x000);	/* cmd byte for ssd13xx controller */
 8009748:	2100      	movs	r1, #0
 800974a:	68f8      	ldr	r0, [r7, #12]
 800974c:	f7ff fedf 	bl	800950e <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int);
 8009750:	7abb      	ldrb	r3, [r7, #10]
 8009752:	4619      	mov	r1, r3
 8009754:	68f8      	ldr	r0, [r7, #12]
 8009756:	f7ff feda 	bl	800950e <u8x8_byte_SendByte>
      in_transfer = 1;
 800975a:	4b2a      	ldr	r3, [pc, #168]	@ (8009804 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 800975c:	2201      	movs	r2, #1
 800975e:	701a      	strb	r2, [r3, #0]
	//   u8x8_byte_StartTransfer(u8x8);
	//   u8x8_byte_SendByte(u8x8, 0x000);	/* cmd byte for ssd13xx controller */
	//   in_transfer = 1;
	// }
	//u8x8_byte_SendByte(u8x8, arg_int);
      break;
 8009760:	e04a      	b.n	80097f8 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SendByte(u8x8, arg_int);
 8009762:	7abb      	ldrb	r3, [r7, #10]
 8009764:	4619      	mov	r1, r3
 8009766:	68f8      	ldr	r0, [r7, #12]
 8009768:	f7ff fed1 	bl	800950e <u8x8_byte_SendByte>
      break;      
 800976c:	e044      	b.n	80097f8 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_SEND_DATA:
      if ( in_transfer != 0 )
 800976e:	4b25      	ldr	r3, [pc, #148]	@ (8009804 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8009770:	781b      	ldrb	r3, [r3, #0]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d002      	beq.n	800977c <u8x8_cad_ssd13xx_fast_i2c+0x80>
	u8x8_byte_EndTransfer(u8x8); 
 8009776:	68f8      	ldr	r0, [r7, #12]
 8009778:	f7ff feea 	bl	8009550 <u8x8_byte_EndTransfer>
      /* smaller streams, 32 seems to be the limit... */
      /* I guess this is related to the size of the Wire buffers in Arduino */
      /* Unfortunately, this can not be handled in the byte level drivers, */
      /* so this is done here. Even further, only 24 bytes will be sent, */
      /* because there will be another byte (DC) required during the transfer */
      p = (uint8_t *)arg_ptr;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 8009780:	e00a      	b.n	8009798 <u8x8_cad_ssd13xx_fast_i2c+0x9c>
      {
	u8x8_i2c_data_transfer(u8x8, 24, p);
 8009782:	697a      	ldr	r2, [r7, #20]
 8009784:	2118      	movs	r1, #24
 8009786:	68f8      	ldr	r0, [r7, #12]
 8009788:	f7ff ff9b 	bl	80096c2 <u8x8_i2c_data_transfer>
	arg_int-=24;
 800978c:	7abb      	ldrb	r3, [r7, #10]
 800978e:	3b18      	subs	r3, #24
 8009790:	72bb      	strb	r3, [r7, #10]
	p+=24;
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	3318      	adds	r3, #24
 8009796:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 8009798:	7abb      	ldrb	r3, [r7, #10]
 800979a:	2b18      	cmp	r3, #24
 800979c:	d8f1      	bhi.n	8009782 <u8x8_cad_ssd13xx_fast_i2c+0x86>
      }
      u8x8_i2c_data_transfer(u8x8, arg_int, p);
 800979e:	7abb      	ldrb	r3, [r7, #10]
 80097a0:	697a      	ldr	r2, [r7, #20]
 80097a2:	4619      	mov	r1, r3
 80097a4:	68f8      	ldr	r0, [r7, #12]
 80097a6:	f7ff ff8c 	bl	80096c2 <u8x8_i2c_data_transfer>
      in_transfer = 0;
 80097aa:	4b16      	ldr	r3, [pc, #88]	@ (8009804 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 80097ac:	2200      	movs	r2, #0
 80097ae:	701a      	strb	r2, [r3, #0]
      break;
 80097b0:	e022      	b.n	80097f8 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_INIT:
      /* apply default i2c adr if required so that the start transfer msg can use this */
      if ( u8x8->i2c_address == 255 )
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80097b8:	2bff      	cmp	r3, #255	@ 0xff
 80097ba:	d103      	bne.n	80097c4 <u8x8_cad_ssd13xx_fast_i2c+0xc8>
	u8x8->i2c_address = 0x078;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	2278      	movs	r2, #120	@ 0x78
 80097c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	691c      	ldr	r4, [r3, #16]
 80097c8:	7aba      	ldrb	r2, [r7, #10]
 80097ca:	7af9      	ldrb	r1, [r7, #11]
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	68f8      	ldr	r0, [r7, #12]
 80097d0:	47a0      	blx	r4
 80097d2:	4603      	mov	r3, r0
 80097d4:	e011      	b.n	80097fa <u8x8_cad_ssd13xx_fast_i2c+0xfe>
    case U8X8_MSG_CAD_START_TRANSFER:
      in_transfer = 0;
 80097d6:	4b0b      	ldr	r3, [pc, #44]	@ (8009804 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 80097d8:	2200      	movs	r2, #0
 80097da:	701a      	strb	r2, [r3, #0]
      break;
 80097dc:	e00c      	b.n	80097f8 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_END_TRANSFER:
      if ( in_transfer != 0 )
 80097de:	4b09      	ldr	r3, [pc, #36]	@ (8009804 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 80097e0:	781b      	ldrb	r3, [r3, #0]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d002      	beq.n	80097ec <u8x8_cad_ssd13xx_fast_i2c+0xf0>
	u8x8_byte_EndTransfer(u8x8); 
 80097e6:	68f8      	ldr	r0, [r7, #12]
 80097e8:	f7ff feb2 	bl	8009550 <u8x8_byte_EndTransfer>
      in_transfer = 0;
 80097ec:	4b05      	ldr	r3, [pc, #20]	@ (8009804 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 80097ee:	2200      	movs	r2, #0
 80097f0:	701a      	strb	r2, [r3, #0]
      break;
 80097f2:	e001      	b.n	80097f8 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    default:
      return 0;
 80097f4:	2300      	movs	r3, #0
 80097f6:	e000      	b.n	80097fa <u8x8_cad_ssd13xx_fast_i2c+0xfe>
  }
  return 1;
 80097f8:	2301      	movs	r3, #1
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	371c      	adds	r7, #28
 80097fe:	46bd      	mov	sp, r7
 8009800:	bd90      	pop	{r4, r7, pc}
 8009802:	bf00      	nop
 8009804:	20000d14 	.word	0x20000d14

08009808 <u8x8_d_ssd1306_sh1106_generic>:
  U8X8_END_TRANSFER(),             	/* disable chip */
  U8X8_END()             			/* end of sequence */
};

static uint8_t u8x8_d_ssd1306_sh1106_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b086      	sub	sp, #24
 800980c:	af00      	add	r7, sp, #0
 800980e:	60f8      	str	r0, [r7, #12]
 8009810:	607b      	str	r3, [r7, #4]
 8009812:	460b      	mov	r3, r1
 8009814:	72fb      	strb	r3, [r7, #11]
 8009816:	4613      	mov	r3, r2
 8009818:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 800981a:	7afb      	ldrb	r3, [r7, #11]
 800981c:	3b0b      	subs	r3, #11
 800981e:	2b04      	cmp	r3, #4
 8009820:	f200 808a 	bhi.w	8009938 <u8x8_d_ssd1306_sh1106_generic+0x130>
 8009824:	a201      	add	r2, pc, #4	@ (adr r2, 800982c <u8x8_d_ssd1306_sh1106_generic+0x24>)
 8009826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800982a:	bf00      	nop
 800982c:	08009841 	.word	0x08009841
 8009830:	08009939 	.word	0x08009939
 8009834:	0800985b 	.word	0x0800985b
 8009838:	0800988d 	.word	0x0800988d
 800983c:	080098ad 	.word	0x080098ad
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8009840:	7abb      	ldrb	r3, [r7, #10]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d104      	bne.n	8009850 <u8x8_d_ssd1306_sh1106_generic+0x48>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave0_seq);
 8009846:	4940      	ldr	r1, [pc, #256]	@ (8009948 <u8x8_d_ssd1306_sh1106_generic+0x140>)
 8009848:	68f8      	ldr	r0, [r7, #12]
 800984a:	f7ff fee8 	bl	800961e <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
      break;
 800984e:	e075      	b.n	800993c <u8x8_d_ssd1306_sh1106_generic+0x134>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
 8009850:	493e      	ldr	r1, [pc, #248]	@ (800994c <u8x8_d_ssd1306_sh1106_generic+0x144>)
 8009852:	68f8      	ldr	r0, [r7, #12]
 8009854:	f7ff fee3 	bl	800961e <u8x8_cad_SendSequence>
      break;
 8009858:	e070      	b.n	800993c <u8x8_d_ssd1306_sh1106_generic+0x134>
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 800985a:	7abb      	ldrb	r3, [r7, #10]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d10a      	bne.n	8009876 <u8x8_d_ssd1306_sh1106_generic+0x6e>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip0_seq);
 8009860:	493b      	ldr	r1, [pc, #236]	@ (8009950 <u8x8_d_ssd1306_sh1106_generic+0x148>)
 8009862:	68f8      	ldr	r0, [r7, #12]
 8009864:	f7ff fedb 	bl	800961e <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	7c9a      	ldrb	r2, [r3, #18]
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 8009874:	e062      	b.n	800993c <u8x8_d_ssd1306_sh1106_generic+0x134>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
 8009876:	4937      	ldr	r1, [pc, #220]	@ (8009954 <u8x8_d_ssd1306_sh1106_generic+0x14c>)
 8009878:	68f8      	ldr	r0, [r7, #12]
 800987a:	f7ff fed0 	bl	800961e <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	7cda      	ldrb	r2, [r3, #19]
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
      break;
 800988a:	e057      	b.n	800993c <u8x8_d_ssd1306_sh1106_generic+0x134>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 800988c:	68f8      	ldr	r0, [r7, #12]
 800988e:	f7ff fea6 	bl	80095de <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 8009892:	2181      	movs	r1, #129	@ 0x81
 8009894:	68f8      	ldr	r0, [r7, #12]
 8009896:	f7ff fe6b 	bl	8009570 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1306 has range from 0 to 255 */
 800989a:	7abb      	ldrb	r3, [r7, #10]
 800989c:	4619      	mov	r1, r3
 800989e:	68f8      	ldr	r0, [r7, #12]
 80098a0:	f7ff fe78 	bl	8009594 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 80098a4:	68f8      	ldr	r0, [r7, #12]
 80098a6:	f7ff feaa 	bl	80095fe <u8x8_cad_EndTransfer>
      break;
 80098aa:	e047      	b.n	800993c <u8x8_d_ssd1306_sh1106_generic+0x134>
#endif
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 80098ac:	68f8      	ldr	r0, [r7, #12]
 80098ae:	f7ff fe96 	bl	80095de <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	795b      	ldrb	r3, [r3, #5]
 80098b6:	75fb      	strb	r3, [r7, #23]
      x *= 8;
 80098b8:	7dfb      	ldrb	r3, [r7, #23]
 80098ba:	00db      	lsls	r3, r3, #3
 80098bc:	75fb      	strb	r3, [r7, #23]
      x += u8x8->x_offset;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80098c4:	7dfb      	ldrb	r3, [r7, #23]
 80098c6:	4413      	add	r3, r2
 80098c8:	75fb      	strb	r3, [r7, #23]
    
      u8x8_cad_SendCmd(u8x8, 0x040 );	/* set line offset to 0 */
 80098ca:	2140      	movs	r1, #64	@ 0x40
 80098cc:	68f8      	ldr	r0, [r7, #12]
 80098ce:	f7ff fe4f 	bl	8009570 <u8x8_cad_SendCmd>
    
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 80098d2:	7dfb      	ldrb	r3, [r7, #23]
 80098d4:	091b      	lsrs	r3, r3, #4
 80098d6:	b2db      	uxtb	r3, r3
 80098d8:	f043 0310 	orr.w	r3, r3, #16
 80098dc:	b2db      	uxtb	r3, r3
 80098de:	4619      	mov	r1, r3
 80098e0:	68f8      	ldr	r0, [r7, #12]
 80098e2:	f7ff fe45 	bl	8009570 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, 0x000 | ((x&15)));					/* probably wrong, should be SendCmd */
 80098e6:	7dfb      	ldrb	r3, [r7, #23]
 80098e8:	f003 030f 	and.w	r3, r3, #15
 80098ec:	b2db      	uxtb	r3, r3
 80098ee:	4619      	mov	r1, r3
 80098f0:	68f8      	ldr	r0, [r7, #12]
 80098f2:	f7ff fe4f 	bl	8009594 <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));	/* probably wrong, should be SendCmd */
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	799b      	ldrb	r3, [r3, #6]
 80098fa:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 80098fe:	b2db      	uxtb	r3, r3
 8009900:	4619      	mov	r1, r3
 8009902:	68f8      	ldr	r0, [r7, #12]
 8009904:	f7ff fe46 	bl	8009594 <u8x8_cad_SendArg>

    
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	791b      	ldrb	r3, [r3, #4]
 800990c:	75bb      	strb	r3, [r7, #22]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8009914:	7dbb      	ldrb	r3, [r7, #22]
 8009916:	00db      	lsls	r3, r3, #3
 8009918:	b2db      	uxtb	r3, r3
 800991a:	693a      	ldr	r2, [r7, #16]
 800991c:	4619      	mov	r1, r3
 800991e:	68f8      	ldr	r0, [r7, #12]
 8009920:	f7ff fe4a 	bl	80095b8 <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 8009924:	7abb      	ldrb	r3, [r7, #10]
 8009926:	3b01      	subs	r3, #1
 8009928:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 800992a:	7abb      	ldrb	r3, [r7, #10]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d1eb      	bne.n	8009908 <u8x8_d_ssd1306_sh1106_generic+0x100>
      
      u8x8_cad_EndTransfer(u8x8);
 8009930:	68f8      	ldr	r0, [r7, #12]
 8009932:	f7ff fe64 	bl	80095fe <u8x8_cad_EndTransfer>
      break;
 8009936:	e001      	b.n	800993c <u8x8_d_ssd1306_sh1106_generic+0x134>
    default:
      return 0;
 8009938:	2300      	movs	r3, #0
 800993a:	e000      	b.n	800993e <u8x8_d_ssd1306_sh1106_generic+0x136>
  }
  return 1;
 800993c:	2301      	movs	r3, #1
}
 800993e:	4618      	mov	r0, r3
 8009940:	3718      	adds	r7, #24
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}
 8009946:	bf00      	nop
 8009948:	08019020 	.word	0x08019020
 800994c:	08019028 	.word	0x08019028
 8009950:	08019030 	.word	0x08019030
 8009954:	08019038 	.word	0x08019038

08009958 <u8x8_d_ssd1306_128x64_noname>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_ssd1306_128x64_noname(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b084      	sub	sp, #16
 800995c:	af00      	add	r7, sp, #0
 800995e:	60f8      	str	r0, [r7, #12]
 8009960:	607b      	str	r3, [r7, #4]
 8009962:	460b      	mov	r3, r1
 8009964:	72fb      	strb	r3, [r7, #11]
 8009966:	4613      	mov	r3, r2
 8009968:	72bb      	strb	r3, [r7, #10]
    
  if ( u8x8_d_ssd1306_sh1106_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 800996a:	7aba      	ldrb	r2, [r7, #10]
 800996c:	7af9      	ldrb	r1, [r7, #11]
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	68f8      	ldr	r0, [r7, #12]
 8009972:	f7ff ff49 	bl	8009808 <u8x8_d_ssd1306_sh1106_generic>
 8009976:	4603      	mov	r3, r0
 8009978:	2b00      	cmp	r3, #0
 800997a:	d001      	beq.n	8009980 <u8x8_d_ssd1306_128x64_noname+0x28>
    return 1;
 800997c:	2301      	movs	r3, #1
 800997e:	e014      	b.n	80099aa <u8x8_d_ssd1306_128x64_noname+0x52>
  
  switch(msg)
 8009980:	7afb      	ldrb	r3, [r7, #11]
 8009982:	2b09      	cmp	r3, #9
 8009984:	d009      	beq.n	800999a <u8x8_d_ssd1306_128x64_noname+0x42>
 8009986:	2b0a      	cmp	r3, #10
 8009988:	d10c      	bne.n	80099a4 <u8x8_d_ssd1306_128x64_noname+0x4c>
  {
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 800998a:	68f8      	ldr	r0, [r7, #12]
 800998c:	f000 f82a 	bl	80099e4 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
 8009990:	4908      	ldr	r1, [pc, #32]	@ (80099b4 <u8x8_d_ssd1306_128x64_noname+0x5c>)
 8009992:	68f8      	ldr	r0, [r7, #12]
 8009994:	f7ff fe43 	bl	800961e <u8x8_cad_SendSequence>
      break;
 8009998:	e006      	b.n	80099a8 <u8x8_d_ssd1306_128x64_noname+0x50>
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x64_noname_display_info);
 800999a:	4907      	ldr	r1, [pc, #28]	@ (80099b8 <u8x8_d_ssd1306_128x64_noname+0x60>)
 800999c:	68f8      	ldr	r0, [r7, #12]
 800999e:	f000 f80d 	bl	80099bc <u8x8_d_helper_display_setup_memory>
      break;
 80099a2:	e001      	b.n	80099a8 <u8x8_d_ssd1306_128x64_noname+0x50>
    default:
      return 0;
 80099a4:	2300      	movs	r3, #0
 80099a6:	e000      	b.n	80099aa <u8x8_d_ssd1306_128x64_noname+0x52>
  }
  return 1;
 80099a8:	2301      	movs	r3, #1
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3710      	adds	r7, #16
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}
 80099b2:	bf00      	nop
 80099b4:	08018fe8 	.word	0x08018fe8
 80099b8:	08019040 	.word	0x08019040

080099bc <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 80099bc:	b480      	push	{r7}
 80099be:	b083      	sub	sp, #12
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
 80099c4:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	683a      	ldr	r2, [r7, #0]
 80099ca:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	7c9a      	ldrb	r2, [r3, #18]
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 80099d8:	bf00      	nop
 80099da:	370c      	adds	r7, #12
 80099dc:	46bd      	mov	sp, r7
 80099de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e2:	4770      	bx	lr

080099e4 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 80099e4:	b590      	push	{r4, r7, lr}
 80099e6:	b083      	sub	sp, #12
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);             /* macro, which calls gpio_and_delay_cb with U8X8_MSG_GPIO_AND_DELAY_INIT */
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	695c      	ldr	r4, [r3, #20]
 80099f0:	2300      	movs	r3, #0
 80099f2:	2200      	movs	r2, #0
 80099f4:	2128      	movs	r1, #40	@ 0x28
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	68dc      	ldr	r4, [r3, #12]
 80099fe:	2300      	movs	r3, #0
 8009a00:	2200      	movs	r2, #0
 8009a02:	2114      	movs	r1, #20
 8009a04:	6878      	ldr	r0, [r7, #4]
 8009a06:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8009a08:	2201      	movs	r2, #1
 8009a0a:	214b      	movs	r1, #75	@ 0x4b
 8009a0c:	6878      	ldr	r0, [r7, #4]
 8009a0e:	f000 f886 	bl	8009b1e <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	791b      	ldrb	r3, [r3, #4]
 8009a18:	461a      	mov	r2, r3
 8009a1a:	2129      	movs	r1, #41	@ 0x29
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f000 f87e 	bl	8009b1e <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8009a22:	2200      	movs	r2, #0
 8009a24:	214b      	movs	r1, #75	@ 0x4b
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f000 f879 	bl	8009b1e <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	791b      	ldrb	r3, [r3, #4]
 8009a32:	461a      	mov	r2, r3
 8009a34:	2129      	movs	r1, #41	@ 0x29
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	f000 f871 	bl	8009b1e <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	214b      	movs	r1, #75	@ 0x4b
 8009a40:	6878      	ldr	r0, [r7, #4]
 8009a42:	f000 f86c 	bl	8009b1e <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	795b      	ldrb	r3, [r3, #5]
 8009a4c:	461a      	mov	r2, r3
 8009a4e:	2129      	movs	r1, #41	@ 0x29
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f000 f864 	bl	8009b1e <u8x8_gpio_call>
}    
 8009a56:	bf00      	nop
 8009a58:	370c      	adds	r7, #12
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	bd90      	pop	{r4, r7, pc}

08009a5e <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8009a5e:	b590      	push	{r4, r7, lr}
 8009a60:	b085      	sub	sp, #20
 8009a62:	af00      	add	r7, sp, #0
 8009a64:	6078      	str	r0, [r7, #4]
 8009a66:	4608      	mov	r0, r1
 8009a68:	4611      	mov	r1, r2
 8009a6a:	461a      	mov	r2, r3
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	70fb      	strb	r3, [r7, #3]
 8009a70:	460b      	mov	r3, r1
 8009a72:	70bb      	strb	r3, [r7, #2]
 8009a74:	4613      	mov	r3, r2
 8009a76:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8009a78:	78fb      	ldrb	r3, [r7, #3]
 8009a7a:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8009a7c:	78bb      	ldrb	r3, [r7, #2]
 8009a7e:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8009a80:	787b      	ldrb	r3, [r7, #1]
 8009a82:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8009a84:	6a3b      	ldr	r3, [r7, #32]
 8009a86:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	689c      	ldr	r4, [r3, #8]
 8009a8c:	f107 0308 	add.w	r3, r7, #8
 8009a90:	2201      	movs	r2, #1
 8009a92:	210f      	movs	r1, #15
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	47a0      	blx	r4
 8009a98:	4603      	mov	r3, r0
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	3714      	adds	r7, #20
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd90      	pop	{r4, r7, pc}

08009aa2 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8009aa2:	b590      	push	{r4, r7, lr}
 8009aa4:	b083      	sub	sp, #12
 8009aa6:	af00      	add	r7, sp, #0
 8009aa8:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	689c      	ldr	r4, [r3, #8]
 8009aae:	2300      	movs	r3, #0
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	2109      	movs	r1, #9
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	47a0      	blx	r4
}
 8009ab8:	bf00      	nop
 8009aba:	370c      	adds	r7, #12
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd90      	pop	{r4, r7, pc}

08009ac0 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8009ac0:	b590      	push	{r4, r7, lr}
 8009ac2:	b083      	sub	sp, #12
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	689c      	ldr	r4, [r3, #8]
 8009acc:	2300      	movs	r3, #0
 8009ace:	2200      	movs	r2, #0
 8009ad0:	210a      	movs	r1, #10
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 8009ad6:	bf00      	nop
 8009ad8:	370c      	adds	r7, #12
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd90      	pop	{r4, r7, pc}

08009ade <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8009ade:	b590      	push	{r4, r7, lr}
 8009ae0:	b083      	sub	sp, #12
 8009ae2:	af00      	add	r7, sp, #0
 8009ae4:	6078      	str	r0, [r7, #4]
 8009ae6:	460b      	mov	r3, r1
 8009ae8:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	689c      	ldr	r4, [r3, #8]
 8009aee:	78fa      	ldrb	r2, [r7, #3]
 8009af0:	2300      	movs	r3, #0
 8009af2:	210b      	movs	r1, #11
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	47a0      	blx	r4
}
 8009af8:	bf00      	nop
 8009afa:	370c      	adds	r7, #12
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd90      	pop	{r4, r7, pc}

08009b00 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8009b00:	b590      	push	{r4, r7, lr}
 8009b02:	b083      	sub	sp, #12
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	689c      	ldr	r4, [r3, #8]
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	2200      	movs	r2, #0
 8009b10:	2110      	movs	r1, #16
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	47a0      	blx	r4
}
 8009b16:	bf00      	nop
 8009b18:	370c      	adds	r7, #12
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd90      	pop	{r4, r7, pc}

08009b1e <u8x8_gpio_call>:

#include "../u8g2/u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8009b1e:	b590      	push	{r4, r7, lr}
 8009b20:	b083      	sub	sp, #12
 8009b22:	af00      	add	r7, sp, #0
 8009b24:	6078      	str	r0, [r7, #4]
 8009b26:	460b      	mov	r3, r1
 8009b28:	70fb      	strb	r3, [r7, #3]
 8009b2a:	4613      	mov	r3, r2
 8009b2c:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	695c      	ldr	r4, [r3, #20]
 8009b32:	78ba      	ldrb	r2, [r7, #2]
 8009b34:	78f9      	ldrb	r1, [r7, #3]
 8009b36:	2300      	movs	r3, #0
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	47a0      	blx	r4
}
 8009b3c:	bf00      	nop
 8009b3e:	370c      	adds	r7, #12
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd90      	pop	{r4, r7, pc}

08009b44 <u8x8_dummy_cb>:

#include "../u8g2/u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8009b44:	b480      	push	{r7}
 8009b46:	b085      	sub	sp, #20
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	60f8      	str	r0, [r7, #12]
 8009b4c:	607b      	str	r3, [r7, #4]
 8009b4e:	460b      	mov	r3, r1
 8009b50:	72fb      	strb	r3, [r7, #11]
 8009b52:	4613      	mov	r3, r2
 8009b54:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8009b56:	2300      	movs	r3, #0
}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	3714      	adds	r7, #20
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b62:	4770      	bx	lr

08009b64 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8009b64:	b480      	push	{r7}
 8009b66:	b083      	sub	sp, #12
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	4a11      	ldr	r2, [pc, #68]	@ (8009bbc <u8x8_SetupDefaults+0x58>)
 8009b76:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	4a10      	ldr	r2, [pc, #64]	@ (8009bbc <u8x8_SetupDefaults+0x58>)
 8009b7c:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	4a0e      	ldr	r2, [pc, #56]	@ (8009bbc <u8x8_SetupDefaults+0x58>)
 8009b82:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	4a0d      	ldr	r2, [pc, #52]	@ (8009bbc <u8x8_SetupDefaults+0x58>)
 8009b88:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2200      	movs	r2, #0
 8009b96:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	22ff      	movs	r2, #255	@ 0xff
 8009ba4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	22ff      	movs	r2, #255	@ 0xff
 8009bac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8009bb0:	bf00      	nop
 8009bb2:	370c      	adds	r7, #12
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bba:	4770      	bx	lr
 8009bbc:	08009b45 	.word	0x08009b45

08009bc0 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	60f8      	str	r0, [r7, #12]
 8009bc8:	60b9      	str	r1, [r7, #8]
 8009bca:	607a      	str	r2, [r7, #4]
 8009bcc:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8009bce:	68f8      	ldr	r0, [r7, #12]
 8009bd0:	f7ff ffc8 	bl	8009b64 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	68ba      	ldr	r2, [r7, #8]
 8009bd8:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	687a      	ldr	r2, [r7, #4]
 8009bde:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	683a      	ldr	r2, [r7, #0]
 8009be4:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	69ba      	ldr	r2, [r7, #24]
 8009bea:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8009bec:	68f8      	ldr	r0, [r7, #12]
 8009bee:	f7ff ff58 	bl	8009aa2 <u8x8_SetupMemory>
}
 8009bf2:	bf00      	nop
 8009bf4:	3710      	adds	r7, #16
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bd80      	pop	{r7, pc}
	...

08009bfc <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8009c02:	4b87      	ldr	r3, [pc, #540]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009c04:	22c0      	movs	r2, #192	@ 0xc0
 8009c06:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8009c08:	4b85      	ldr	r3, [pc, #532]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009c0a:	22a8      	movs	r2, #168	@ 0xa8
 8009c0c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 8009c0e:	4b84      	ldr	r3, [pc, #528]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009c10:	2200      	movs	r2, #0
 8009c12:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 120;
 8009c14:	4b82      	ldr	r3, [pc, #520]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009c16:	2278      	movs	r2, #120	@ 0x78
 8009c18:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8009c1a:	4b82      	ldr	r3, [pc, #520]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009c1c:	22ff      	movs	r2, #255	@ 0xff
 8009c1e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8009c20:	4b80      	ldr	r3, [pc, #512]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009c22:	22ff      	movs	r2, #255	@ 0xff
 8009c24:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8009c26:	4b7f      	ldr	r3, [pc, #508]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009c28:	22ff      	movs	r2, #255	@ 0xff
 8009c2a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8009c2c:	4b7d      	ldr	r3, [pc, #500]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009c2e:	2200      	movs	r2, #0
 8009c30:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8009c32:	4b7d      	ldr	r3, [pc, #500]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009c34:	22c0      	movs	r2, #192	@ 0xc0
 8009c36:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8009c38:	4b7b      	ldr	r3, [pc, #492]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009c3a:	22a8      	movs	r2, #168	@ 0xa8
 8009c3c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 8009c3e:	4b7a      	ldr	r3, [pc, #488]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009c40:	2200      	movs	r2, #0
 8009c42:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8009c44:	4b78      	ldr	r3, [pc, #480]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009c46:	2201      	movs	r2, #1
 8009c48:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack without RTOS */
  lwip_init();
 8009c4a:	f000 fd11 	bl	800a670 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8009c4e:	4b74      	ldr	r3, [pc, #464]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009c50:	781b      	ldrb	r3, [r3, #0]
 8009c52:	061a      	lsls	r2, r3, #24
 8009c54:	4b72      	ldr	r3, [pc, #456]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009c56:	785b      	ldrb	r3, [r3, #1]
 8009c58:	041b      	lsls	r3, r3, #16
 8009c5a:	431a      	orrs	r2, r3
 8009c5c:	4b70      	ldr	r3, [pc, #448]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009c5e:	789b      	ldrb	r3, [r3, #2]
 8009c60:	021b      	lsls	r3, r3, #8
 8009c62:	4313      	orrs	r3, r2
 8009c64:	4a6e      	ldr	r2, [pc, #440]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009c66:	78d2      	ldrb	r2, [r2, #3]
 8009c68:	4313      	orrs	r3, r2
 8009c6a:	061a      	lsls	r2, r3, #24
 8009c6c:	4b6c      	ldr	r3, [pc, #432]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009c6e:	781b      	ldrb	r3, [r3, #0]
 8009c70:	0619      	lsls	r1, r3, #24
 8009c72:	4b6b      	ldr	r3, [pc, #428]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009c74:	785b      	ldrb	r3, [r3, #1]
 8009c76:	041b      	lsls	r3, r3, #16
 8009c78:	4319      	orrs	r1, r3
 8009c7a:	4b69      	ldr	r3, [pc, #420]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009c7c:	789b      	ldrb	r3, [r3, #2]
 8009c7e:	021b      	lsls	r3, r3, #8
 8009c80:	430b      	orrs	r3, r1
 8009c82:	4967      	ldr	r1, [pc, #412]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009c84:	78c9      	ldrb	r1, [r1, #3]
 8009c86:	430b      	orrs	r3, r1
 8009c88:	021b      	lsls	r3, r3, #8
 8009c8a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009c8e:	431a      	orrs	r2, r3
 8009c90:	4b63      	ldr	r3, [pc, #396]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009c92:	781b      	ldrb	r3, [r3, #0]
 8009c94:	0619      	lsls	r1, r3, #24
 8009c96:	4b62      	ldr	r3, [pc, #392]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009c98:	785b      	ldrb	r3, [r3, #1]
 8009c9a:	041b      	lsls	r3, r3, #16
 8009c9c:	4319      	orrs	r1, r3
 8009c9e:	4b60      	ldr	r3, [pc, #384]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009ca0:	789b      	ldrb	r3, [r3, #2]
 8009ca2:	021b      	lsls	r3, r3, #8
 8009ca4:	430b      	orrs	r3, r1
 8009ca6:	495e      	ldr	r1, [pc, #376]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009ca8:	78c9      	ldrb	r1, [r1, #3]
 8009caa:	430b      	orrs	r3, r1
 8009cac:	0a1b      	lsrs	r3, r3, #8
 8009cae:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009cb2:	431a      	orrs	r2, r3
 8009cb4:	4b5a      	ldr	r3, [pc, #360]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009cb6:	781b      	ldrb	r3, [r3, #0]
 8009cb8:	0619      	lsls	r1, r3, #24
 8009cba:	4b59      	ldr	r3, [pc, #356]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009cbc:	785b      	ldrb	r3, [r3, #1]
 8009cbe:	041b      	lsls	r3, r3, #16
 8009cc0:	4319      	orrs	r1, r3
 8009cc2:	4b57      	ldr	r3, [pc, #348]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009cc4:	789b      	ldrb	r3, [r3, #2]
 8009cc6:	021b      	lsls	r3, r3, #8
 8009cc8:	430b      	orrs	r3, r1
 8009cca:	4955      	ldr	r1, [pc, #340]	@ (8009e20 <MX_LWIP_Init+0x224>)
 8009ccc:	78c9      	ldrb	r1, [r1, #3]
 8009cce:	430b      	orrs	r3, r1
 8009cd0:	0e1b      	lsrs	r3, r3, #24
 8009cd2:	4313      	orrs	r3, r2
 8009cd4:	4a55      	ldr	r2, [pc, #340]	@ (8009e2c <MX_LWIP_Init+0x230>)
 8009cd6:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8009cd8:	4b52      	ldr	r3, [pc, #328]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009cda:	781b      	ldrb	r3, [r3, #0]
 8009cdc:	061a      	lsls	r2, r3, #24
 8009cde:	4b51      	ldr	r3, [pc, #324]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009ce0:	785b      	ldrb	r3, [r3, #1]
 8009ce2:	041b      	lsls	r3, r3, #16
 8009ce4:	431a      	orrs	r2, r3
 8009ce6:	4b4f      	ldr	r3, [pc, #316]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009ce8:	789b      	ldrb	r3, [r3, #2]
 8009cea:	021b      	lsls	r3, r3, #8
 8009cec:	4313      	orrs	r3, r2
 8009cee:	4a4d      	ldr	r2, [pc, #308]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009cf0:	78d2      	ldrb	r2, [r2, #3]
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	061a      	lsls	r2, r3, #24
 8009cf6:	4b4b      	ldr	r3, [pc, #300]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009cf8:	781b      	ldrb	r3, [r3, #0]
 8009cfa:	0619      	lsls	r1, r3, #24
 8009cfc:	4b49      	ldr	r3, [pc, #292]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009cfe:	785b      	ldrb	r3, [r3, #1]
 8009d00:	041b      	lsls	r3, r3, #16
 8009d02:	4319      	orrs	r1, r3
 8009d04:	4b47      	ldr	r3, [pc, #284]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009d06:	789b      	ldrb	r3, [r3, #2]
 8009d08:	021b      	lsls	r3, r3, #8
 8009d0a:	430b      	orrs	r3, r1
 8009d0c:	4945      	ldr	r1, [pc, #276]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009d0e:	78c9      	ldrb	r1, [r1, #3]
 8009d10:	430b      	orrs	r3, r1
 8009d12:	021b      	lsls	r3, r3, #8
 8009d14:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009d18:	431a      	orrs	r2, r3
 8009d1a:	4b42      	ldr	r3, [pc, #264]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009d1c:	781b      	ldrb	r3, [r3, #0]
 8009d1e:	0619      	lsls	r1, r3, #24
 8009d20:	4b40      	ldr	r3, [pc, #256]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009d22:	785b      	ldrb	r3, [r3, #1]
 8009d24:	041b      	lsls	r3, r3, #16
 8009d26:	4319      	orrs	r1, r3
 8009d28:	4b3e      	ldr	r3, [pc, #248]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009d2a:	789b      	ldrb	r3, [r3, #2]
 8009d2c:	021b      	lsls	r3, r3, #8
 8009d2e:	430b      	orrs	r3, r1
 8009d30:	493c      	ldr	r1, [pc, #240]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009d32:	78c9      	ldrb	r1, [r1, #3]
 8009d34:	430b      	orrs	r3, r1
 8009d36:	0a1b      	lsrs	r3, r3, #8
 8009d38:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009d3c:	431a      	orrs	r2, r3
 8009d3e:	4b39      	ldr	r3, [pc, #228]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009d40:	781b      	ldrb	r3, [r3, #0]
 8009d42:	0619      	lsls	r1, r3, #24
 8009d44:	4b37      	ldr	r3, [pc, #220]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009d46:	785b      	ldrb	r3, [r3, #1]
 8009d48:	041b      	lsls	r3, r3, #16
 8009d4a:	4319      	orrs	r1, r3
 8009d4c:	4b35      	ldr	r3, [pc, #212]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009d4e:	789b      	ldrb	r3, [r3, #2]
 8009d50:	021b      	lsls	r3, r3, #8
 8009d52:	430b      	orrs	r3, r1
 8009d54:	4933      	ldr	r1, [pc, #204]	@ (8009e24 <MX_LWIP_Init+0x228>)
 8009d56:	78c9      	ldrb	r1, [r1, #3]
 8009d58:	430b      	orrs	r3, r1
 8009d5a:	0e1b      	lsrs	r3, r3, #24
 8009d5c:	4313      	orrs	r3, r2
 8009d5e:	4a34      	ldr	r2, [pc, #208]	@ (8009e30 <MX_LWIP_Init+0x234>)
 8009d60:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8009d62:	4b31      	ldr	r3, [pc, #196]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009d64:	781b      	ldrb	r3, [r3, #0]
 8009d66:	061a      	lsls	r2, r3, #24
 8009d68:	4b2f      	ldr	r3, [pc, #188]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009d6a:	785b      	ldrb	r3, [r3, #1]
 8009d6c:	041b      	lsls	r3, r3, #16
 8009d6e:	431a      	orrs	r2, r3
 8009d70:	4b2d      	ldr	r3, [pc, #180]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009d72:	789b      	ldrb	r3, [r3, #2]
 8009d74:	021b      	lsls	r3, r3, #8
 8009d76:	4313      	orrs	r3, r2
 8009d78:	4a2b      	ldr	r2, [pc, #172]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009d7a:	78d2      	ldrb	r2, [r2, #3]
 8009d7c:	4313      	orrs	r3, r2
 8009d7e:	061a      	lsls	r2, r3, #24
 8009d80:	4b29      	ldr	r3, [pc, #164]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	0619      	lsls	r1, r3, #24
 8009d86:	4b28      	ldr	r3, [pc, #160]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009d88:	785b      	ldrb	r3, [r3, #1]
 8009d8a:	041b      	lsls	r3, r3, #16
 8009d8c:	4319      	orrs	r1, r3
 8009d8e:	4b26      	ldr	r3, [pc, #152]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009d90:	789b      	ldrb	r3, [r3, #2]
 8009d92:	021b      	lsls	r3, r3, #8
 8009d94:	430b      	orrs	r3, r1
 8009d96:	4924      	ldr	r1, [pc, #144]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009d98:	78c9      	ldrb	r1, [r1, #3]
 8009d9a:	430b      	orrs	r3, r1
 8009d9c:	021b      	lsls	r3, r3, #8
 8009d9e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009da2:	431a      	orrs	r2, r3
 8009da4:	4b20      	ldr	r3, [pc, #128]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009da6:	781b      	ldrb	r3, [r3, #0]
 8009da8:	0619      	lsls	r1, r3, #24
 8009daa:	4b1f      	ldr	r3, [pc, #124]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009dac:	785b      	ldrb	r3, [r3, #1]
 8009dae:	041b      	lsls	r3, r3, #16
 8009db0:	4319      	orrs	r1, r3
 8009db2:	4b1d      	ldr	r3, [pc, #116]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009db4:	789b      	ldrb	r3, [r3, #2]
 8009db6:	021b      	lsls	r3, r3, #8
 8009db8:	430b      	orrs	r3, r1
 8009dba:	491b      	ldr	r1, [pc, #108]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009dbc:	78c9      	ldrb	r1, [r1, #3]
 8009dbe:	430b      	orrs	r3, r1
 8009dc0:	0a1b      	lsrs	r3, r3, #8
 8009dc2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009dc6:	431a      	orrs	r2, r3
 8009dc8:	4b17      	ldr	r3, [pc, #92]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009dca:	781b      	ldrb	r3, [r3, #0]
 8009dcc:	0619      	lsls	r1, r3, #24
 8009dce:	4b16      	ldr	r3, [pc, #88]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009dd0:	785b      	ldrb	r3, [r3, #1]
 8009dd2:	041b      	lsls	r3, r3, #16
 8009dd4:	4319      	orrs	r1, r3
 8009dd6:	4b14      	ldr	r3, [pc, #80]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009dd8:	789b      	ldrb	r3, [r3, #2]
 8009dda:	021b      	lsls	r3, r3, #8
 8009ddc:	430b      	orrs	r3, r1
 8009dde:	4912      	ldr	r1, [pc, #72]	@ (8009e28 <MX_LWIP_Init+0x22c>)
 8009de0:	78c9      	ldrb	r1, [r1, #3]
 8009de2:	430b      	orrs	r3, r1
 8009de4:	0e1b      	lsrs	r3, r3, #24
 8009de6:	4313      	orrs	r3, r2
 8009de8:	4a12      	ldr	r2, [pc, #72]	@ (8009e34 <MX_LWIP_Init+0x238>)
 8009dea:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 8009dec:	4b12      	ldr	r3, [pc, #72]	@ (8009e38 <MX_LWIP_Init+0x23c>)
 8009dee:	9302      	str	r3, [sp, #8]
 8009df0:	4b12      	ldr	r3, [pc, #72]	@ (8009e3c <MX_LWIP_Init+0x240>)
 8009df2:	9301      	str	r3, [sp, #4]
 8009df4:	2300      	movs	r3, #0
 8009df6:	9300      	str	r3, [sp, #0]
 8009df8:	4b0e      	ldr	r3, [pc, #56]	@ (8009e34 <MX_LWIP_Init+0x238>)
 8009dfa:	4a0d      	ldr	r2, [pc, #52]	@ (8009e30 <MX_LWIP_Init+0x234>)
 8009dfc:	490b      	ldr	r1, [pc, #44]	@ (8009e2c <MX_LWIP_Init+0x230>)
 8009dfe:	4810      	ldr	r0, [pc, #64]	@ (8009e40 <MX_LWIP_Init+0x244>)
 8009e00:	f001 f922 	bl	800b048 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8009e04:	480e      	ldr	r0, [pc, #56]	@ (8009e40 <MX_LWIP_Init+0x244>)
 8009e06:	f001 fad1 	bl	800b3ac <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8009e0a:	480d      	ldr	r0, [pc, #52]	@ (8009e40 <MX_LWIP_Init+0x244>)
 8009e0c:	f001 fade 	bl	800b3cc <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8009e10:	490c      	ldr	r1, [pc, #48]	@ (8009e44 <MX_LWIP_Init+0x248>)
 8009e12:	480b      	ldr	r0, [pc, #44]	@ (8009e40 <MX_LWIP_Init+0x244>)
 8009e14:	f001 fbdc 	bl	800b5d0 <netif_set_link_callback>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8009e18:	bf00      	nop
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd80      	pop	{r7, pc}
 8009e1e:	bf00      	nop
 8009e20:	20000d58 	.word	0x20000d58
 8009e24:	20000d5c 	.word	0x20000d5c
 8009e28:	20000d60 	.word	0x20000d60
 8009e2c:	20000d4c 	.word	0x20000d4c
 8009e30:	20000d50 	.word	0x20000d50
 8009e34:	20000d54 	.word	0x20000d54
 8009e38:	08014c71 	.word	0x08014c71
 8009e3c:	0800a16d 	.word	0x0800a16d
 8009e40:	20000d18 	.word	0x20000d18
 8009e44:	08009e49 	.word	0x08009e49

08009e48 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b083      	sub	sp, #12
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8009e50:	bf00      	nop
 8009e52:	370c      	adds	r7, #12
 8009e54:	46bd      	mov	sp, r7
 8009e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5a:	4770      	bx	lr

08009e5c <SCB_InvalidateDCache_by_Addr>:
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	b087      	sub	sp, #28
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
 8009e64:	6039      	str	r1, [r7, #0]
     int32_t op_size = dsize;
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8009e6e:	2320      	movs	r3, #32
 8009e70:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8009e72:	f3bf 8f4f 	dsb	sy
}
 8009e76:	bf00      	nop
    while (op_size > 0) {
 8009e78:	e00b      	b.n	8009e92 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 8009e7a:	4a0d      	ldr	r2, [pc, #52]	@ (8009eb0 <SCB_InvalidateDCache_by_Addr+0x54>)
 8009e7c:	693b      	ldr	r3, [r7, #16]
 8009e7e:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	693a      	ldr	r2, [r7, #16]
 8009e86:	4413      	add	r3, r2
 8009e88:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8009e8a:	697a      	ldr	r2, [r7, #20]
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	1ad3      	subs	r3, r2, r3
 8009e90:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8009e92:	697b      	ldr	r3, [r7, #20]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	dcf0      	bgt.n	8009e7a <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8009e98:	f3bf 8f4f 	dsb	sy
}
 8009e9c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009e9e:	f3bf 8f6f 	isb	sy
}
 8009ea2:	bf00      	nop
}
 8009ea4:	bf00      	nop
 8009ea6:	371c      	adds	r7, #28
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eae:	4770      	bx	lr
 8009eb0:	e000ed00 	.word	0xe000ed00

08009eb4 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b084      	sub	sp, #16
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	73fb      	strb	r3, [r7, #15]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8009ec0:	4b44      	ldr	r3, [pc, #272]	@ (8009fd4 <low_level_init+0x120>)
 8009ec2:	4a45      	ldr	r2, [pc, #276]	@ (8009fd8 <low_level_init+0x124>)
 8009ec4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 8009eca:	2380      	movs	r3, #128	@ 0x80
 8009ecc:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 8009ece:	23e1      	movs	r3, #225	@ 0xe1
 8009ed0:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 8009eda:	2300      	movs	r3, #0
 8009edc:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 8009ede:	4a3d      	ldr	r2, [pc, #244]	@ (8009fd4 <low_level_init+0x120>)
 8009ee0:	f107 0308 	add.w	r3, r7, #8
 8009ee4:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8009ee6:	4b3b      	ldr	r3, [pc, #236]	@ (8009fd4 <low_level_init+0x120>)
 8009ee8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8009eec:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8009eee:	4b39      	ldr	r3, [pc, #228]	@ (8009fd4 <low_level_init+0x120>)
 8009ef0:	4a3a      	ldr	r2, [pc, #232]	@ (8009fdc <low_level_init+0x128>)
 8009ef2:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8009ef4:	4b37      	ldr	r3, [pc, #220]	@ (8009fd4 <low_level_init+0x120>)
 8009ef6:	4a3a      	ldr	r2, [pc, #232]	@ (8009fe0 <low_level_init+0x12c>)
 8009ef8:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8009efa:	4b36      	ldr	r3, [pc, #216]	@ (8009fd4 <low_level_init+0x120>)
 8009efc:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8009f00:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8009f02:	4834      	ldr	r0, [pc, #208]	@ (8009fd4 <low_level_init+0x120>)
 8009f04:	f7f8 fe02 	bl	8002b0c <HAL_ETH_Init>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	73fb      	strb	r3, [r7, #15]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8009f0c:	2238      	movs	r2, #56	@ 0x38
 8009f0e:	2100      	movs	r1, #0
 8009f10:	4834      	ldr	r0, [pc, #208]	@ (8009fe4 <low_level_init+0x130>)
 8009f12:	f00b f9fc 	bl	801530e <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8009f16:	4b33      	ldr	r3, [pc, #204]	@ (8009fe4 <low_level_init+0x130>)
 8009f18:	2221      	movs	r2, #33	@ 0x21
 8009f1a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8009f1c:	4b31      	ldr	r3, [pc, #196]	@ (8009fe4 <low_level_init+0x130>)
 8009f1e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8009f22:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8009f24:	4b2f      	ldr	r3, [pc, #188]	@ (8009fe4 <low_level_init+0x130>)
 8009f26:	2200      	movs	r2, #0
 8009f28:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8009f2a:	482f      	ldr	r0, [pc, #188]	@ (8009fe8 <low_level_init+0x134>)
 8009f2c:	f000 ff54 	bl	800add8 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2206      	movs	r2, #6
 8009f34:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8009f38:	4b26      	ldr	r3, [pc, #152]	@ (8009fd4 <low_level_init+0x120>)
 8009f3a:	685b      	ldr	r3, [r3, #4]
 8009f3c:	781a      	ldrb	r2, [r3, #0]
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8009f44:	4b23      	ldr	r3, [pc, #140]	@ (8009fd4 <low_level_init+0x120>)
 8009f46:	685b      	ldr	r3, [r3, #4]
 8009f48:	785a      	ldrb	r2, [r3, #1]
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8009f50:	4b20      	ldr	r3, [pc, #128]	@ (8009fd4 <low_level_init+0x120>)
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	789a      	ldrb	r2, [r3, #2]
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8009f5c:	4b1d      	ldr	r3, [pc, #116]	@ (8009fd4 <low_level_init+0x120>)
 8009f5e:	685b      	ldr	r3, [r3, #4]
 8009f60:	78da      	ldrb	r2, [r3, #3]
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8009f68:	4b1a      	ldr	r3, [pc, #104]	@ (8009fd4 <low_level_init+0x120>)
 8009f6a:	685b      	ldr	r3, [r3, #4]
 8009f6c:	791a      	ldrb	r2, [r3, #4]
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8009f74:	4b17      	ldr	r3, [pc, #92]	@ (8009fd4 <low_level_init+0x120>)
 8009f76:	685b      	ldr	r3, [r3, #4]
 8009f78:	795a      	ldrb	r2, [r3, #5]
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8009f86:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8009f8e:	f043 030a 	orr.w	r3, r3, #10
 8009f92:	b2da      	uxtb	r2, r3
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8009f9a:	4914      	ldr	r1, [pc, #80]	@ (8009fec <low_level_init+0x138>)
 8009f9c:	4814      	ldr	r0, [pc, #80]	@ (8009ff0 <low_level_init+0x13c>)
 8009f9e:	f7f8 fac0 	bl	8002522 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8009fa2:	4813      	ldr	r0, [pc, #76]	@ (8009ff0 <low_level_init+0x13c>)
 8009fa4:	f7f8 faef 	bl	8002586 <LAN8742_Init>
 8009fa8:	4603      	mov	r3, r0
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d006      	beq.n	8009fbc <low_level_init+0x108>
  {
    netif_set_link_down(netif);
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f001 fade 	bl	800b570 <netif_set_link_down>
    netif_set_down(netif);
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f001 fa75 	bl	800b4a4 <netif_set_down>
 8009fba:	e008      	b.n	8009fce <low_level_init+0x11a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8009fbc:	7bfb      	ldrb	r3, [r7, #15]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d103      	bne.n	8009fca <low_level_init+0x116>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f000 fa28 	bl	800a418 <ethernet_link_check_state>
 8009fc8:	e001      	b.n	8009fce <low_level_init+0x11a>
  }
  else
  {
    Error_Handler();
 8009fca:	f7f7 ff51 	bl	8001e70 <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

}
 8009fce:	3710      	adds	r7, #16
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	bd80      	pop	{r7, pc}
 8009fd4:	200056f0 	.word	0x200056f0
 8009fd8:	40028000 	.word	0x40028000
 8009fdc:	20000128 	.word	0x20000128
 8009fe0:	20000088 	.word	0x20000088
 8009fe4:	200057a0 	.word	0x200057a0
 8009fe8:	08019058 	.word	0x08019058
 8009fec:	2000000c 	.word	0x2000000c
 8009ff0:	200057d8 	.word	0x200057d8

08009ff4 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b092      	sub	sp, #72	@ 0x48
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
 8009ffc:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8009ffe:	2300      	movs	r3, #0
 800a000:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800a002:	2300      	movs	r3, #0
 800a004:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800a006:	2300      	movs	r3, #0
 800a008:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800a00c:	f107 030c 	add.w	r3, r7, #12
 800a010:	2230      	movs	r2, #48	@ 0x30
 800a012:	2100      	movs	r1, #0
 800a014:	4618      	mov	r0, r3
 800a016:	f00b f97a 	bl	801530e <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800a01a:	f107 030c 	add.w	r3, r7, #12
 800a01e:	2230      	movs	r2, #48	@ 0x30
 800a020:	2100      	movs	r1, #0
 800a022:	4618      	mov	r0, r3
 800a024:	f00b f973 	bl	801530e <memset>

  for(q = p; q != NULL; q = q->next)
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a02c:	e045      	b.n	800a0ba <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800a02e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a030:	2b03      	cmp	r3, #3
 800a032:	d902      	bls.n	800a03a <low_level_output+0x46>
      return ERR_IF;
 800a034:	f06f 030b 	mvn.w	r3, #11
 800a038:	e055      	b.n	800a0e6 <low_level_output+0xf2>

    Txbuffer[i].buffer = q->payload;
 800a03a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a03c:	6859      	ldr	r1, [r3, #4]
 800a03e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a040:	4613      	mov	r3, r2
 800a042:	005b      	lsls	r3, r3, #1
 800a044:	4413      	add	r3, r2
 800a046:	009b      	lsls	r3, r3, #2
 800a048:	3348      	adds	r3, #72	@ 0x48
 800a04a:	443b      	add	r3, r7
 800a04c:	3b3c      	subs	r3, #60	@ 0x3c
 800a04e:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800a050:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a052:	895b      	ldrh	r3, [r3, #10]
 800a054:	4619      	mov	r1, r3
 800a056:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a058:	4613      	mov	r3, r2
 800a05a:	005b      	lsls	r3, r3, #1
 800a05c:	4413      	add	r3, r2
 800a05e:	009b      	lsls	r3, r3, #2
 800a060:	3348      	adds	r3, #72	@ 0x48
 800a062:	443b      	add	r3, r7
 800a064:	3b38      	subs	r3, #56	@ 0x38
 800a066:	6019      	str	r1, [r3, #0]

    if(i>0)
 800a068:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d011      	beq.n	800a092 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800a06e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a070:	1e5a      	subs	r2, r3, #1
 800a072:	f107 000c 	add.w	r0, r7, #12
 800a076:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a078:	460b      	mov	r3, r1
 800a07a:	005b      	lsls	r3, r3, #1
 800a07c:	440b      	add	r3, r1
 800a07e:	009b      	lsls	r3, r3, #2
 800a080:	18c1      	adds	r1, r0, r3
 800a082:	4613      	mov	r3, r2
 800a084:	005b      	lsls	r3, r3, #1
 800a086:	4413      	add	r3, r2
 800a088:	009b      	lsls	r3, r3, #2
 800a08a:	3348      	adds	r3, #72	@ 0x48
 800a08c:	443b      	add	r3, r7
 800a08e:	3b34      	subs	r3, #52	@ 0x34
 800a090:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800a092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d109      	bne.n	800a0ae <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800a09a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a09c:	4613      	mov	r3, r2
 800a09e:	005b      	lsls	r3, r3, #1
 800a0a0:	4413      	add	r3, r2
 800a0a2:	009b      	lsls	r3, r3, #2
 800a0a4:	3348      	adds	r3, #72	@ 0x48
 800a0a6:	443b      	add	r3, r7
 800a0a8:	3b34      	subs	r3, #52	@ 0x34
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	601a      	str	r2, [r3, #0]
    }

    i++;
 800a0ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0b0:	3301      	adds	r3, #1
 800a0b2:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800a0b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a0ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d1b6      	bne.n	800a02e <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	891b      	ldrh	r3, [r3, #8]
 800a0c4:	461a      	mov	r2, r3
 800a0c6:	4b0a      	ldr	r3, [pc, #40]	@ (800a0f0 <low_level_output+0xfc>)
 800a0c8:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800a0ca:	4a09      	ldr	r2, [pc, #36]	@ (800a0f0 <low_level_output+0xfc>)
 800a0cc:	f107 030c 	add.w	r3, r7, #12
 800a0d0:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800a0d2:	4a07      	ldr	r2, [pc, #28]	@ (800a0f0 <low_level_output+0xfc>)
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	6353      	str	r3, [r2, #52]	@ 0x34

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800a0d8:	2214      	movs	r2, #20
 800a0da:	4905      	ldr	r1, [pc, #20]	@ (800a0f0 <low_level_output+0xfc>)
 800a0dc:	4805      	ldr	r0, [pc, #20]	@ (800a0f4 <low_level_output+0x100>)
 800a0de:	f7f8 fe67 	bl	8002db0 <HAL_ETH_Transmit>

  return errval;
 800a0e2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	3748      	adds	r7, #72	@ 0x48
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	bd80      	pop	{r7, pc}
 800a0ee:	bf00      	nop
 800a0f0:	200057a0 	.word	0x200057a0
 800a0f4:	200056f0 	.word	0x200056f0

0800a0f8 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b084      	sub	sp, #16
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800a100:	2300      	movs	r3, #0
 800a102:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800a104:	4b07      	ldr	r3, [pc, #28]	@ (800a124 <low_level_input+0x2c>)
 800a106:	781b      	ldrb	r3, [r3, #0]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d105      	bne.n	800a118 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800a10c:	f107 030c 	add.w	r3, r7, #12
 800a110:	4619      	mov	r1, r3
 800a112:	4805      	ldr	r0, [pc, #20]	@ (800a128 <low_level_input+0x30>)
 800a114:	f7f8 fee0 	bl	8002ed8 <HAL_ETH_ReadData>
  }

  return p;
 800a118:	68fb      	ldr	r3, [r7, #12]
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	3710      	adds	r7, #16
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}
 800a122:	bf00      	nop
 800a124:	200056ec 	.word	0x200056ec
 800a128:	200056f0 	.word	0x200056f0

0800a12c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b084      	sub	sp, #16
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800a134:	2300      	movs	r3, #0
 800a136:	60fb      	str	r3, [r7, #12]

  do
  {
    p = low_level_input( netif );
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f7ff ffdd 	bl	800a0f8 <low_level_input>
 800a13e:	60f8      	str	r0, [r7, #12]
    if (p != NULL)
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d00a      	beq.n	800a15c <ethernetif_input+0x30>
    {
      if (netif->input( p, netif) != ERR_OK )
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	691b      	ldr	r3, [r3, #16]
 800a14a:	6879      	ldr	r1, [r7, #4]
 800a14c:	68f8      	ldr	r0, [r7, #12]
 800a14e:	4798      	blx	r3
 800a150:	4603      	mov	r3, r0
 800a152:	2b00      	cmp	r3, #0
 800a154:	d002      	beq.n	800a15c <ethernetif_input+0x30>
      {
        pbuf_free(p);
 800a156:	68f8      	ldr	r0, [r7, #12]
 800a158:	f001 fdba 	bl	800bcd0 <pbuf_free>
      }
    }
  } while(p!=NULL);
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d1ea      	bne.n	800a138 <ethernetif_input+0xc>
}
 800a162:	bf00      	nop
 800a164:	bf00      	nop
 800a166:	3710      	adds	r7, #16
 800a168:	46bd      	mov	sp, r7
 800a16a:	bd80      	pop	{r7, pc}

0800a16c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b082      	sub	sp, #8
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d106      	bne.n	800a188 <ethernetif_init+0x1c>
 800a17a:	4b0e      	ldr	r3, [pc, #56]	@ (800a1b4 <ethernetif_init+0x48>)
 800a17c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800a180:	490d      	ldr	r1, [pc, #52]	@ (800a1b8 <ethernetif_init+0x4c>)
 800a182:	480e      	ldr	r0, [pc, #56]	@ (800a1bc <ethernetif_init+0x50>)
 800a184:	f00b f824 	bl	80151d0 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2273      	movs	r2, #115	@ 0x73
 800a18c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2274      	movs	r2, #116	@ 0x74
 800a194:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	4a09      	ldr	r2, [pc, #36]	@ (800a1c0 <ethernetif_init+0x54>)
 800a19c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	4a08      	ldr	r2, [pc, #32]	@ (800a1c4 <ethernetif_init+0x58>)
 800a1a2:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800a1a4:	6878      	ldr	r0, [r7, #4]
 800a1a6:	f7ff fe85 	bl	8009eb4 <low_level_init>

  return ERR_OK;
 800a1aa:	2300      	movs	r3, #0
}
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	3708      	adds	r7, #8
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	bd80      	pop	{r7, pc}
 800a1b4:	08016300 	.word	0x08016300
 800a1b8:	0801631c 	.word	0x0801631c
 800a1bc:	0801632c 	.word	0x0801632c
 800a1c0:	08013009 	.word	0x08013009
 800a1c4:	08009ff5 	.word	0x08009ff5

0800a1c8 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b084      	sub	sp, #16
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800a1d4:	68f9      	ldr	r1, [r7, #12]
 800a1d6:	4807      	ldr	r0, [pc, #28]	@ (800a1f4 <pbuf_free_custom+0x2c>)
 800a1d8:	f000 fee0 	bl	800af9c <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800a1dc:	4b06      	ldr	r3, [pc, #24]	@ (800a1f8 <pbuf_free_custom+0x30>)
 800a1de:	781b      	ldrb	r3, [r3, #0]
 800a1e0:	2b01      	cmp	r3, #1
 800a1e2:	d102      	bne.n	800a1ea <pbuf_free_custom+0x22>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800a1e4:	4b04      	ldr	r3, [pc, #16]	@ (800a1f8 <pbuf_free_custom+0x30>)
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	701a      	strb	r2, [r3, #0]
  }
}
 800a1ea:	bf00      	nop
 800a1ec:	3710      	adds	r7, #16
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
 800a1f2:	bf00      	nop
 800a1f4:	08019058 	.word	0x08019058
 800a1f8:	200056ec 	.word	0x200056ec

0800a1fc <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a200:	f7f8 faf6 	bl	80027f0 <HAL_GetTick>
 800a204:	4603      	mov	r3, r0
}
 800a206:	4618      	mov	r0, r3
 800a208:	bd80      	pop	{r7, pc}
	...

0800a20c <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b08e      	sub	sp, #56	@ 0x38
 800a210:	af00      	add	r7, sp, #0
 800a212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a214:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a218:	2200      	movs	r2, #0
 800a21a:	601a      	str	r2, [r3, #0]
 800a21c:	605a      	str	r2, [r3, #4]
 800a21e:	609a      	str	r2, [r3, #8]
 800a220:	60da      	str	r2, [r3, #12]
 800a222:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	4a4e      	ldr	r2, [pc, #312]	@ (800a364 <HAL_ETH_MspInit+0x158>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	f040 8096 	bne.w	800a35c <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800a230:	4b4d      	ldr	r3, [pc, #308]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a234:	4a4c      	ldr	r2, [pc, #304]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a236:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a23a:	6313      	str	r3, [r2, #48]	@ 0x30
 800a23c:	4b4a      	ldr	r3, [pc, #296]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a23e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a240:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a244:	623b      	str	r3, [r7, #32]
 800a246:	6a3b      	ldr	r3, [r7, #32]
 800a248:	4b47      	ldr	r3, [pc, #284]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a24a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a24c:	4a46      	ldr	r2, [pc, #280]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a24e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a252:	6313      	str	r3, [r2, #48]	@ 0x30
 800a254:	4b44      	ldr	r3, [pc, #272]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a258:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a25c:	61fb      	str	r3, [r7, #28]
 800a25e:	69fb      	ldr	r3, [r7, #28]
 800a260:	4b41      	ldr	r3, [pc, #260]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a264:	4a40      	ldr	r2, [pc, #256]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a266:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a26a:	6313      	str	r3, [r2, #48]	@ 0x30
 800a26c:	4b3e      	ldr	r3, [pc, #248]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a26e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a270:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a274:	61bb      	str	r3, [r7, #24]
 800a276:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a278:	4b3b      	ldr	r3, [pc, #236]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a27a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a27c:	4a3a      	ldr	r2, [pc, #232]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a27e:	f043 0304 	orr.w	r3, r3, #4
 800a282:	6313      	str	r3, [r2, #48]	@ 0x30
 800a284:	4b38      	ldr	r3, [pc, #224]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a288:	f003 0304 	and.w	r3, r3, #4
 800a28c:	617b      	str	r3, [r7, #20]
 800a28e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a290:	4b35      	ldr	r3, [pc, #212]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a294:	4a34      	ldr	r2, [pc, #208]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a296:	f043 0301 	orr.w	r3, r3, #1
 800a29a:	6313      	str	r3, [r2, #48]	@ 0x30
 800a29c:	4b32      	ldr	r3, [pc, #200]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a29e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2a0:	f003 0301 	and.w	r3, r3, #1
 800a2a4:	613b      	str	r3, [r7, #16]
 800a2a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a2a8:	4b2f      	ldr	r3, [pc, #188]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a2aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2ac:	4a2e      	ldr	r2, [pc, #184]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a2ae:	f043 0302 	orr.w	r3, r3, #2
 800a2b2:	6313      	str	r3, [r2, #48]	@ 0x30
 800a2b4:	4b2c      	ldr	r3, [pc, #176]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a2b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2b8:	f003 0302 	and.w	r3, r3, #2
 800a2bc:	60fb      	str	r3, [r7, #12]
 800a2be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800a2c0:	4b29      	ldr	r3, [pc, #164]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a2c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2c4:	4a28      	ldr	r2, [pc, #160]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a2c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2ca:	6313      	str	r3, [r2, #48]	@ 0x30
 800a2cc:	4b26      	ldr	r3, [pc, #152]	@ (800a368 <HAL_ETH_MspInit+0x15c>)
 800a2ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2d4:	60bb      	str	r3, [r7, #8]
 800a2d6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800a2d8:	2332      	movs	r3, #50	@ 0x32
 800a2da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a2dc:	2302      	movs	r3, #2
 800a2de:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a2e4:	2303      	movs	r3, #3
 800a2e6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a2e8:	230b      	movs	r3, #11
 800a2ea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a2ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a2f0:	4619      	mov	r1, r3
 800a2f2:	481e      	ldr	r0, [pc, #120]	@ (800a36c <HAL_ETH_MspInit+0x160>)
 800a2f4:	f7f9 fd3c 	bl	8003d70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800a2f8:	2386      	movs	r3, #134	@ 0x86
 800a2fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a2fc:	2302      	movs	r3, #2
 800a2fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a300:	2300      	movs	r3, #0
 800a302:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a304:	2303      	movs	r3, #3
 800a306:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a308:	230b      	movs	r3, #11
 800a30a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a30c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a310:	4619      	mov	r1, r3
 800a312:	4817      	ldr	r0, [pc, #92]	@ (800a370 <HAL_ETH_MspInit+0x164>)
 800a314:	f7f9 fd2c 	bl	8003d70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800a318:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a31c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a31e:	2302      	movs	r3, #2
 800a320:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a322:	2300      	movs	r3, #0
 800a324:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a326:	2303      	movs	r3, #3
 800a328:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a32a:	230b      	movs	r3, #11
 800a32c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800a32e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a332:	4619      	mov	r1, r3
 800a334:	480f      	ldr	r0, [pc, #60]	@ (800a374 <HAL_ETH_MspInit+0x168>)
 800a336:	f7f9 fd1b 	bl	8003d70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800a33a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800a33e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a340:	2302      	movs	r3, #2
 800a342:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a344:	2300      	movs	r3, #0
 800a346:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a348:	2303      	movs	r3, #3
 800a34a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a34c:	230b      	movs	r3, #11
 800a34e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800a350:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a354:	4619      	mov	r1, r3
 800a356:	4808      	ldr	r0, [pc, #32]	@ (800a378 <HAL_ETH_MspInit+0x16c>)
 800a358:	f7f9 fd0a 	bl	8003d70 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800a35c:	bf00      	nop
 800a35e:	3738      	adds	r7, #56	@ 0x38
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}
 800a364:	40028000 	.word	0x40028000
 800a368:	40023800 	.word	0x40023800
 800a36c:	40020800 	.word	0x40020800
 800a370:	40020000 	.word	0x40020000
 800a374:	40020400 	.word	0x40020400
 800a378:	40021800 	.word	0x40021800

0800a37c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800a380:	4802      	ldr	r0, [pc, #8]	@ (800a38c <ETH_PHY_IO_Init+0x10>)
 800a382:	f7f9 f893 	bl	80034ac <HAL_ETH_SetMDIOClockRange>

  return 0;
 800a386:	2300      	movs	r3, #0
}
 800a388:	4618      	mov	r0, r3
 800a38a:	bd80      	pop	{r7, pc}
 800a38c:	200056f0 	.word	0x200056f0

0800a390 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800a390:	b480      	push	{r7}
 800a392:	af00      	add	r7, sp, #0
  return 0;
 800a394:	2300      	movs	r3, #0
}
 800a396:	4618      	mov	r0, r3
 800a398:	46bd      	mov	sp, r7
 800a39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39e:	4770      	bx	lr

0800a3a0 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b084      	sub	sp, #16
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	60f8      	str	r0, [r7, #12]
 800a3a8:	60b9      	str	r1, [r7, #8]
 800a3aa:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	68ba      	ldr	r2, [r7, #8]
 800a3b0:	68f9      	ldr	r1, [r7, #12]
 800a3b2:	4807      	ldr	r0, [pc, #28]	@ (800a3d0 <ETH_PHY_IO_ReadReg+0x30>)
 800a3b4:	f7f8 fed4 	bl	8003160 <HAL_ETH_ReadPHYRegister>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d002      	beq.n	800a3c4 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800a3be:	f04f 33ff 	mov.w	r3, #4294967295
 800a3c2:	e000      	b.n	800a3c6 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800a3c4:	2300      	movs	r3, #0
}
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	3710      	adds	r7, #16
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd80      	pop	{r7, pc}
 800a3ce:	bf00      	nop
 800a3d0:	200056f0 	.word	0x200056f0

0800a3d4 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b084      	sub	sp, #16
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	60f8      	str	r0, [r7, #12]
 800a3dc:	60b9      	str	r1, [r7, #8]
 800a3de:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	68ba      	ldr	r2, [r7, #8]
 800a3e4:	68f9      	ldr	r1, [r7, #12]
 800a3e6:	4807      	ldr	r0, [pc, #28]	@ (800a404 <ETH_PHY_IO_WriteReg+0x30>)
 800a3e8:	f7f8 ff05 	bl	80031f6 <HAL_ETH_WritePHYRegister>
 800a3ec:	4603      	mov	r3, r0
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d002      	beq.n	800a3f8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800a3f2:	f04f 33ff 	mov.w	r3, #4294967295
 800a3f6:	e000      	b.n	800a3fa <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800a3f8:	2300      	movs	r3, #0
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	3710      	adds	r7, #16
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}
 800a402:	bf00      	nop
 800a404:	200056f0 	.word	0x200056f0

0800a408 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a40c:	f7f8 f9f0 	bl	80027f0 <HAL_GetTick>
 800a410:	4603      	mov	r3, r0
}
 800a412:	4618      	mov	r0, r3
 800a414:	bd80      	pop	{r7, pc}
	...

0800a418 <ethernet_link_check_state>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b0a0      	sub	sp, #128	@ 0x80
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800a420:	f107 030c 	add.w	r3, r7, #12
 800a424:	2264      	movs	r2, #100	@ 0x64
 800a426:	2100      	movs	r1, #0
 800a428:	4618      	mov	r0, r3
 800a42a:	f00a ff70 	bl	801530e <memset>
  int32_t PHYLinkState = 0;
 800a42e:	2300      	movs	r3, #0
 800a430:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800a432:	2300      	movs	r3, #0
 800a434:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a436:	2300      	movs	r3, #0
 800a438:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a43a:	2300      	movs	r3, #0
 800a43c:	677b      	str	r3, [r7, #116]	@ 0x74

  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800a43e:	483a      	ldr	r0, [pc, #232]	@ (800a528 <ethernet_link_check_state+0x110>)
 800a440:	f7f8 f8ee 	bl	8002620 <LAN8742_GetLinkState>
 800a444:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a44c:	089b      	lsrs	r3, r3, #2
 800a44e:	f003 0301 	and.w	r3, r3, #1
 800a452:	b2db      	uxtb	r3, r3
 800a454:	2b00      	cmp	r3, #0
 800a456:	d00c      	beq.n	800a472 <ethernet_link_check_state+0x5a>
 800a458:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a45a:	2b01      	cmp	r3, #1
 800a45c:	dc09      	bgt.n	800a472 <ethernet_link_check_state+0x5a>
  {
    HAL_ETH_Stop(&heth);
 800a45e:	4833      	ldr	r0, [pc, #204]	@ (800a52c <ethernet_link_check_state+0x114>)
 800a460:	f7f8 fc4d 	bl	8002cfe <HAL_ETH_Stop>
    netif_set_down(netif);
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f001 f81d 	bl	800b4a4 <netif_set_down>
    netif_set_link_down(netif);
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f001 f880 	bl	800b570 <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 800a470:	e055      	b.n	800a51e <ethernet_link_check_state+0x106>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a478:	f003 0304 	and.w	r3, r3, #4
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d14e      	bne.n	800a51e <ethernet_link_check_state+0x106>
 800a480:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a482:	2b01      	cmp	r3, #1
 800a484:	dd4b      	ble.n	800a51e <ethernet_link_check_state+0x106>
    switch (PHYLinkState)
 800a486:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a488:	3b02      	subs	r3, #2
 800a48a:	2b03      	cmp	r3, #3
 800a48c:	d82a      	bhi.n	800a4e4 <ethernet_link_check_state+0xcc>
 800a48e:	a201      	add	r2, pc, #4	@ (adr r2, 800a494 <ethernet_link_check_state+0x7c>)
 800a490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a494:	0800a4a5 	.word	0x0800a4a5
 800a498:	0800a4b7 	.word	0x0800a4b7
 800a49c:	0800a4c7 	.word	0x0800a4c7
 800a4a0:	0800a4d7 	.word	0x0800a4d7
      duplex = ETH_FULLDUPLEX_MODE;
 800a4a4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a4a8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800a4aa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a4ae:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800a4b0:	2301      	movs	r3, #1
 800a4b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800a4b4:	e017      	b.n	800a4e6 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800a4ba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a4be:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800a4c0:	2301      	movs	r3, #1
 800a4c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800a4c4:	e00f      	b.n	800a4e6 <ethernet_link_check_state+0xce>
      duplex = ETH_FULLDUPLEX_MODE;
 800a4c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a4ca:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800a4d4:	e007      	b.n	800a4e6 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800a4da:	2300      	movs	r3, #0
 800a4dc:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800a4de:	2301      	movs	r3, #1
 800a4e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800a4e2:	e000      	b.n	800a4e6 <ethernet_link_check_state+0xce>
      break;
 800a4e4:	bf00      	nop
    if(linkchanged)
 800a4e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d018      	beq.n	800a51e <ethernet_link_check_state+0x106>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800a4ec:	f107 030c 	add.w	r3, r7, #12
 800a4f0:	4619      	mov	r1, r3
 800a4f2:	480e      	ldr	r0, [pc, #56]	@ (800a52c <ethernet_link_check_state+0x114>)
 800a4f4:	f7f8 fec8 	bl	8003288 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800a4f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a4fa:	627b      	str	r3, [r7, #36]	@ 0x24
      MACConf.Speed = speed;
 800a4fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a4fe:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800a500:	f107 030c 	add.w	r3, r7, #12
 800a504:	4619      	mov	r1, r3
 800a506:	4809      	ldr	r0, [pc, #36]	@ (800a52c <ethernet_link_check_state+0x114>)
 800a508:	f7f8 ffb5 	bl	8003476 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start(&heth);
 800a50c:	4807      	ldr	r0, [pc, #28]	@ (800a52c <ethernet_link_check_state+0x114>)
 800a50e:	f7f8 fb97 	bl	8002c40 <HAL_ETH_Start>
      netif_set_up(netif);
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f000 ff5a 	bl	800b3cc <netif_set_up>
      netif_set_link_up(netif);
 800a518:	6878      	ldr	r0, [r7, #4]
 800a51a:	f000 fff5 	bl	800b508 <netif_set_link_up>
}
 800a51e:	bf00      	nop
 800a520:	3780      	adds	r7, #128	@ 0x80
 800a522:	46bd      	mov	sp, r7
 800a524:	bd80      	pop	{r7, pc}
 800a526:	bf00      	nop
 800a528:	200057d8 	.word	0x200057d8
 800a52c:	200056f0 	.word	0x200056f0

0800a530 <HAL_ETH_RxAllocateCallback>:

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b086      	sub	sp, #24
 800a534:	af02      	add	r7, sp, #8
 800a536:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800a538:	4812      	ldr	r0, [pc, #72]	@ (800a584 <HAL_ETH_RxAllocateCallback+0x54>)
 800a53a:	f000 fcc1 	bl	800aec0 <memp_malloc_pool>
 800a53e:	60f8      	str	r0, [r7, #12]
  if (p)
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d014      	beq.n	800a570 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	f103 0220 	add.w	r2, r3, #32
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	4a0d      	ldr	r2, [pc, #52]	@ (800a588 <HAL_ETH_RxAllocateCallback+0x58>)
 800a554:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800a55e:	9201      	str	r2, [sp, #4]
 800a560:	9300      	str	r3, [sp, #0]
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	2241      	movs	r2, #65	@ 0x41
 800a566:	2100      	movs	r1, #0
 800a568:	2000      	movs	r0, #0
 800a56a:	f001 f9f7 	bl	800b95c <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800a56e:	e005      	b.n	800a57c <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800a570:	4b06      	ldr	r3, [pc, #24]	@ (800a58c <HAL_ETH_RxAllocateCallback+0x5c>)
 800a572:	2201      	movs	r2, #1
 800a574:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2200      	movs	r2, #0
 800a57a:	601a      	str	r2, [r3, #0]
}
 800a57c:	bf00      	nop
 800a57e:	3710      	adds	r7, #16
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}
 800a584:	08019058 	.word	0x08019058
 800a588:	0800a1c9 	.word	0x0800a1c9
 800a58c:	200056ec 	.word	0x200056ec

0800a590 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b088      	sub	sp, #32
 800a594:	af00      	add	r7, sp, #0
 800a596:	60f8      	str	r0, [r7, #12]
 800a598:	60b9      	str	r1, [r7, #8]
 800a59a:	607a      	str	r2, [r7, #4]
 800a59c:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800a5a2:	68bb      	ldr	r3, [r7, #8]
 800a5a4:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	3b20      	subs	r3, #32
 800a5ae:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800a5b0:	69fb      	ldr	r3, [r7, #28]
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800a5b6:	69fb      	ldr	r3, [r7, #28]
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800a5bc:	69fb      	ldr	r3, [r7, #28]
 800a5be:	887a      	ldrh	r2, [r7, #2]
 800a5c0:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800a5c2:	69bb      	ldr	r3, [r7, #24]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d103      	bne.n	800a5d2 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800a5ca:	69bb      	ldr	r3, [r7, #24]
 800a5cc:	69fa      	ldr	r2, [r7, #28]
 800a5ce:	601a      	str	r2, [r3, #0]
 800a5d0:	e003      	b.n	800a5da <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800a5d2:	697b      	ldr	r3, [r7, #20]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	69fa      	ldr	r2, [r7, #28]
 800a5d8:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	69fa      	ldr	r2, [r7, #28]
 800a5de:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800a5e0:	69bb      	ldr	r3, [r7, #24]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	61fb      	str	r3, [r7, #28]
 800a5e6:	e009      	b.n	800a5fc <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800a5e8:	69fb      	ldr	r3, [r7, #28]
 800a5ea:	891a      	ldrh	r2, [r3, #8]
 800a5ec:	887b      	ldrh	r3, [r7, #2]
 800a5ee:	4413      	add	r3, r2
 800a5f0:	b29a      	uxth	r2, r3
 800a5f2:	69fb      	ldr	r3, [r7, #28]
 800a5f4:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800a5f6:	69fb      	ldr	r3, [r7, #28]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	61fb      	str	r3, [r7, #28]
 800a5fc:	69fb      	ldr	r3, [r7, #28]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d1f2      	bne.n	800a5e8 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800a602:	887b      	ldrh	r3, [r7, #2]
 800a604:	4619      	mov	r1, r3
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f7ff fc28 	bl	8009e5c <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 800a60c:	bf00      	nop
 800a60e:	3720      	adds	r7, #32
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}

0800a614 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800a614:	b480      	push	{r7}
 800a616:	b083      	sub	sp, #12
 800a618:	af00      	add	r7, sp, #0
 800a61a:	4603      	mov	r3, r0
 800a61c:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800a61e:	88fb      	ldrh	r3, [r7, #6]
 800a620:	021b      	lsls	r3, r3, #8
 800a622:	b21a      	sxth	r2, r3
 800a624:	88fb      	ldrh	r3, [r7, #6]
 800a626:	0a1b      	lsrs	r3, r3, #8
 800a628:	b29b      	uxth	r3, r3
 800a62a:	b21b      	sxth	r3, r3
 800a62c:	4313      	orrs	r3, r2
 800a62e:	b21b      	sxth	r3, r3
 800a630:	b29b      	uxth	r3, r3
}
 800a632:	4618      	mov	r0, r3
 800a634:	370c      	adds	r7, #12
 800a636:	46bd      	mov	sp, r7
 800a638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63c:	4770      	bx	lr

0800a63e <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800a63e:	b480      	push	{r7}
 800a640:	b083      	sub	sp, #12
 800a642:	af00      	add	r7, sp, #0
 800a644:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	061a      	lsls	r2, r3, #24
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	021b      	lsls	r3, r3, #8
 800a64e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a652:	431a      	orrs	r2, r3
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	0a1b      	lsrs	r3, r3, #8
 800a658:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a65c:	431a      	orrs	r2, r3
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	0e1b      	lsrs	r3, r3, #24
 800a662:	4313      	orrs	r3, r2
}
 800a664:	4618      	mov	r0, r3
 800a666:	370c      	adds	r7, #12
 800a668:	46bd      	mov	sp, r7
 800a66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66e:	4770      	bx	lr

0800a670 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b082      	sub	sp, #8
 800a674:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800a676:	2300      	movs	r3, #0
 800a678:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800a67a:	f000 f8d5 	bl	800a828 <mem_init>
  memp_init();
 800a67e:	f000 fbdb 	bl	800ae38 <memp_init>
  pbuf_init();
  netif_init();
 800a682:	f000 fcd9 	bl	800b038 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800a686:	f007 feb9 	bl	80123fc <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800a68a:	f001 fdaf 	bl	800c1ec <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800a68e:	f007 fe2b 	bl	80122e8 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800a692:	bf00      	nop
 800a694:	3708      	adds	r7, #8
 800a696:	46bd      	mov	sp, r7
 800a698:	bd80      	pop	{r7, pc}
	...

0800a69c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800a69c:	b480      	push	{r7}
 800a69e:	b083      	sub	sp, #12
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800a6a6:	4b05      	ldr	r3, [pc, #20]	@ (800a6bc <ptr_to_mem+0x20>)
 800a6a8:	681a      	ldr	r2, [r3, #0]
 800a6aa:	88fb      	ldrh	r3, [r7, #6]
 800a6ac:	4413      	add	r3, r2
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	370c      	adds	r7, #12
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b8:	4770      	bx	lr
 800a6ba:	bf00      	nop
 800a6bc:	20006c24 	.word	0x20006c24

0800a6c0 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b083      	sub	sp, #12
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800a6c8:	4b05      	ldr	r3, [pc, #20]	@ (800a6e0 <mem_to_ptr+0x20>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	687a      	ldr	r2, [r7, #4]
 800a6ce:	1ad3      	subs	r3, r2, r3
 800a6d0:	b29b      	uxth	r3, r3
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	370c      	adds	r7, #12
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6dc:	4770      	bx	lr
 800a6de:	bf00      	nop
 800a6e0:	20006c24 	.word	0x20006c24

0800a6e4 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800a6e4:	b590      	push	{r4, r7, lr}
 800a6e6:	b085      	sub	sp, #20
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800a6ec:	4b45      	ldr	r3, [pc, #276]	@ (800a804 <plug_holes+0x120>)
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	687a      	ldr	r2, [r7, #4]
 800a6f2:	429a      	cmp	r2, r3
 800a6f4:	d206      	bcs.n	800a704 <plug_holes+0x20>
 800a6f6:	4b44      	ldr	r3, [pc, #272]	@ (800a808 <plug_holes+0x124>)
 800a6f8:	f240 12df 	movw	r2, #479	@ 0x1df
 800a6fc:	4943      	ldr	r1, [pc, #268]	@ (800a80c <plug_holes+0x128>)
 800a6fe:	4844      	ldr	r0, [pc, #272]	@ (800a810 <plug_holes+0x12c>)
 800a700:	f00a fd66 	bl	80151d0 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800a704:	4b43      	ldr	r3, [pc, #268]	@ (800a814 <plug_holes+0x130>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	687a      	ldr	r2, [r7, #4]
 800a70a:	429a      	cmp	r2, r3
 800a70c:	d306      	bcc.n	800a71c <plug_holes+0x38>
 800a70e:	4b3e      	ldr	r3, [pc, #248]	@ (800a808 <plug_holes+0x124>)
 800a710:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800a714:	4940      	ldr	r1, [pc, #256]	@ (800a818 <plug_holes+0x134>)
 800a716:	483e      	ldr	r0, [pc, #248]	@ (800a810 <plug_holes+0x12c>)
 800a718:	f00a fd5a 	bl	80151d0 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	791b      	ldrb	r3, [r3, #4]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d006      	beq.n	800a732 <plug_holes+0x4e>
 800a724:	4b38      	ldr	r3, [pc, #224]	@ (800a808 <plug_holes+0x124>)
 800a726:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800a72a:	493c      	ldr	r1, [pc, #240]	@ (800a81c <plug_holes+0x138>)
 800a72c:	4838      	ldr	r0, [pc, #224]	@ (800a810 <plug_holes+0x12c>)
 800a72e:	f00a fd4f 	bl	80151d0 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	881b      	ldrh	r3, [r3, #0]
 800a736:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a73a:	d906      	bls.n	800a74a <plug_holes+0x66>
 800a73c:	4b32      	ldr	r3, [pc, #200]	@ (800a808 <plug_holes+0x124>)
 800a73e:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800a742:	4937      	ldr	r1, [pc, #220]	@ (800a820 <plug_holes+0x13c>)
 800a744:	4832      	ldr	r0, [pc, #200]	@ (800a810 <plug_holes+0x12c>)
 800a746:	f00a fd43 	bl	80151d0 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	881b      	ldrh	r3, [r3, #0]
 800a74e:	4618      	mov	r0, r3
 800a750:	f7ff ffa4 	bl	800a69c <ptr_to_mem>
 800a754:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800a756:	687a      	ldr	r2, [r7, #4]
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	429a      	cmp	r2, r3
 800a75c:	d024      	beq.n	800a7a8 <plug_holes+0xc4>
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	791b      	ldrb	r3, [r3, #4]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d120      	bne.n	800a7a8 <plug_holes+0xc4>
 800a766:	4b2b      	ldr	r3, [pc, #172]	@ (800a814 <plug_holes+0x130>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	68fa      	ldr	r2, [r7, #12]
 800a76c:	429a      	cmp	r2, r3
 800a76e:	d01b      	beq.n	800a7a8 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800a770:	4b2c      	ldr	r3, [pc, #176]	@ (800a824 <plug_holes+0x140>)
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	68fa      	ldr	r2, [r7, #12]
 800a776:	429a      	cmp	r2, r3
 800a778:	d102      	bne.n	800a780 <plug_holes+0x9c>
      lfree = mem;
 800a77a:	4a2a      	ldr	r2, [pc, #168]	@ (800a824 <plug_holes+0x140>)
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	881a      	ldrh	r2, [r3, #0]
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	881b      	ldrh	r3, [r3, #0]
 800a78c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a790:	d00a      	beq.n	800a7a8 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	881b      	ldrh	r3, [r3, #0]
 800a796:	4618      	mov	r0, r3
 800a798:	f7ff ff80 	bl	800a69c <ptr_to_mem>
 800a79c:	4604      	mov	r4, r0
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	f7ff ff8e 	bl	800a6c0 <mem_to_ptr>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	885b      	ldrh	r3, [r3, #2]
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	f7ff ff75 	bl	800a69c <ptr_to_mem>
 800a7b2:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800a7b4:	68ba      	ldr	r2, [r7, #8]
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d01f      	beq.n	800a7fc <plug_holes+0x118>
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	791b      	ldrb	r3, [r3, #4]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d11b      	bne.n	800a7fc <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800a7c4:	4b17      	ldr	r3, [pc, #92]	@ (800a824 <plug_holes+0x140>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	687a      	ldr	r2, [r7, #4]
 800a7ca:	429a      	cmp	r2, r3
 800a7cc:	d102      	bne.n	800a7d4 <plug_holes+0xf0>
      lfree = pmem;
 800a7ce:	4a15      	ldr	r2, [pc, #84]	@ (800a824 <plug_holes+0x140>)
 800a7d0:	68bb      	ldr	r3, [r7, #8]
 800a7d2:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	881a      	ldrh	r2, [r3, #0]
 800a7d8:	68bb      	ldr	r3, [r7, #8]
 800a7da:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	881b      	ldrh	r3, [r3, #0]
 800a7e0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a7e4:	d00a      	beq.n	800a7fc <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	881b      	ldrh	r3, [r3, #0]
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f7ff ff56 	bl	800a69c <ptr_to_mem>
 800a7f0:	4604      	mov	r4, r0
 800a7f2:	68b8      	ldr	r0, [r7, #8]
 800a7f4:	f7ff ff64 	bl	800a6c0 <mem_to_ptr>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800a7fc:	bf00      	nop
 800a7fe:	3714      	adds	r7, #20
 800a800:	46bd      	mov	sp, r7
 800a802:	bd90      	pop	{r4, r7, pc}
 800a804:	20006c24 	.word	0x20006c24
 800a808:	08016354 	.word	0x08016354
 800a80c:	08016384 	.word	0x08016384
 800a810:	0801639c 	.word	0x0801639c
 800a814:	20006c28 	.word	0x20006c28
 800a818:	080163c4 	.word	0x080163c4
 800a81c:	080163e0 	.word	0x080163e0
 800a820:	080163fc 	.word	0x080163fc
 800a824:	20006c2c 	.word	0x20006c2c

0800a828 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b082      	sub	sp, #8
 800a82c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800a82e:	4b18      	ldr	r3, [pc, #96]	@ (800a890 <mem_init+0x68>)
 800a830:	3303      	adds	r3, #3
 800a832:	f023 0303 	bic.w	r3, r3, #3
 800a836:	461a      	mov	r2, r3
 800a838:	4b16      	ldr	r3, [pc, #88]	@ (800a894 <mem_init+0x6c>)
 800a83a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800a83c:	4b15      	ldr	r3, [pc, #84]	@ (800a894 <mem_init+0x6c>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 800a848:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	2200      	movs	r2, #0
 800a84e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	2200      	movs	r2, #0
 800a854:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800a856:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 800a85a:	f7ff ff1f 	bl	800a69c <ptr_to_mem>
 800a85e:	4603      	mov	r3, r0
 800a860:	4a0d      	ldr	r2, [pc, #52]	@ (800a898 <mem_init+0x70>)
 800a862:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800a864:	4b0c      	ldr	r3, [pc, #48]	@ (800a898 <mem_init+0x70>)
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	2201      	movs	r2, #1
 800a86a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800a86c:	4b0a      	ldr	r3, [pc, #40]	@ (800a898 <mem_init+0x70>)
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 800a874:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800a876:	4b08      	ldr	r3, [pc, #32]	@ (800a898 <mem_init+0x70>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 800a87e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800a880:	4b04      	ldr	r3, [pc, #16]	@ (800a894 <mem_init+0x6c>)
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	4a05      	ldr	r2, [pc, #20]	@ (800a89c <mem_init+0x74>)
 800a886:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800a888:	bf00      	nop
 800a88a:	3708      	adds	r7, #8
 800a88c:	46bd      	mov	sp, r7
 800a88e:	bd80      	pop	{r7, pc}
 800a890:	20005810 	.word	0x20005810
 800a894:	20006c24 	.word	0x20006c24
 800a898:	20006c28 	.word	0x20006c28
 800a89c:	20006c2c 	.word	0x20006c2c

0800a8a0 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b086      	sub	sp, #24
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	f7ff ff09 	bl	800a6c0 <mem_to_ptr>
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	881b      	ldrh	r3, [r3, #0]
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	f7ff fef0 	bl	800a69c <ptr_to_mem>
 800a8bc:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	885b      	ldrh	r3, [r3, #2]
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	f7ff feea 	bl	800a69c <ptr_to_mem>
 800a8c8:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	881b      	ldrh	r3, [r3, #0]
 800a8ce:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a8d2:	d818      	bhi.n	800a906 <mem_link_valid+0x66>
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	885b      	ldrh	r3, [r3, #2]
 800a8d8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a8dc:	d813      	bhi.n	800a906 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a8e2:	8afa      	ldrh	r2, [r7, #22]
 800a8e4:	429a      	cmp	r2, r3
 800a8e6:	d004      	beq.n	800a8f2 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	881b      	ldrh	r3, [r3, #0]
 800a8ec:	8afa      	ldrh	r2, [r7, #22]
 800a8ee:	429a      	cmp	r2, r3
 800a8f0:	d109      	bne.n	800a906 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a8f2:	4b08      	ldr	r3, [pc, #32]	@ (800a914 <mem_link_valid+0x74>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a8f6:	693a      	ldr	r2, [r7, #16]
 800a8f8:	429a      	cmp	r2, r3
 800a8fa:	d006      	beq.n	800a90a <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a8fc:	693b      	ldr	r3, [r7, #16]
 800a8fe:	885b      	ldrh	r3, [r3, #2]
 800a900:	8afa      	ldrh	r2, [r7, #22]
 800a902:	429a      	cmp	r2, r3
 800a904:	d001      	beq.n	800a90a <mem_link_valid+0x6a>
    return 0;
 800a906:	2300      	movs	r3, #0
 800a908:	e000      	b.n	800a90c <mem_link_valid+0x6c>
  }
  return 1;
 800a90a:	2301      	movs	r3, #1
}
 800a90c:	4618      	mov	r0, r3
 800a90e:	3718      	adds	r7, #24
 800a910:	46bd      	mov	sp, r7
 800a912:	bd80      	pop	{r7, pc}
 800a914:	20006c28 	.word	0x20006c28

0800a918 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b084      	sub	sp, #16
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d04c      	beq.n	800a9c0 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	f003 0303 	and.w	r3, r3, #3
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d007      	beq.n	800a940 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800a930:	4b25      	ldr	r3, [pc, #148]	@ (800a9c8 <mem_free+0xb0>)
 800a932:	f240 2273 	movw	r2, #627	@ 0x273
 800a936:	4925      	ldr	r1, [pc, #148]	@ (800a9cc <mem_free+0xb4>)
 800a938:	4825      	ldr	r0, [pc, #148]	@ (800a9d0 <mem_free+0xb8>)
 800a93a:	f00a fc49 	bl	80151d0 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800a93e:	e040      	b.n	800a9c2 <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	3b08      	subs	r3, #8
 800a944:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800a946:	4b23      	ldr	r3, [pc, #140]	@ (800a9d4 <mem_free+0xbc>)
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	68fa      	ldr	r2, [r7, #12]
 800a94c:	429a      	cmp	r2, r3
 800a94e:	d306      	bcc.n	800a95e <mem_free+0x46>
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	f103 020c 	add.w	r2, r3, #12
 800a956:	4b20      	ldr	r3, [pc, #128]	@ (800a9d8 <mem_free+0xc0>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	429a      	cmp	r2, r3
 800a95c:	d907      	bls.n	800a96e <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800a95e:	4b1a      	ldr	r3, [pc, #104]	@ (800a9c8 <mem_free+0xb0>)
 800a960:	f240 227f 	movw	r2, #639	@ 0x27f
 800a964:	491d      	ldr	r1, [pc, #116]	@ (800a9dc <mem_free+0xc4>)
 800a966:	481a      	ldr	r0, [pc, #104]	@ (800a9d0 <mem_free+0xb8>)
 800a968:	f00a fc32 	bl	80151d0 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800a96c:	e029      	b.n	800a9c2 <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	791b      	ldrb	r3, [r3, #4]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d107      	bne.n	800a986 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800a976:	4b14      	ldr	r3, [pc, #80]	@ (800a9c8 <mem_free+0xb0>)
 800a978:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800a97c:	4918      	ldr	r1, [pc, #96]	@ (800a9e0 <mem_free+0xc8>)
 800a97e:	4814      	ldr	r0, [pc, #80]	@ (800a9d0 <mem_free+0xb8>)
 800a980:	f00a fc26 	bl	80151d0 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800a984:	e01d      	b.n	800a9c2 <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800a986:	68f8      	ldr	r0, [r7, #12]
 800a988:	f7ff ff8a 	bl	800a8a0 <mem_link_valid>
 800a98c:	4603      	mov	r3, r0
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d107      	bne.n	800a9a2 <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800a992:	4b0d      	ldr	r3, [pc, #52]	@ (800a9c8 <mem_free+0xb0>)
 800a994:	f240 2295 	movw	r2, #661	@ 0x295
 800a998:	4912      	ldr	r1, [pc, #72]	@ (800a9e4 <mem_free+0xcc>)
 800a99a:	480d      	ldr	r0, [pc, #52]	@ (800a9d0 <mem_free+0xb8>)
 800a99c:	f00a fc18 	bl	80151d0 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800a9a0:	e00f      	b.n	800a9c2 <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800a9a8:	4b0f      	ldr	r3, [pc, #60]	@ (800a9e8 <mem_free+0xd0>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	68fa      	ldr	r2, [r7, #12]
 800a9ae:	429a      	cmp	r2, r3
 800a9b0:	d202      	bcs.n	800a9b8 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800a9b2:	4a0d      	ldr	r2, [pc, #52]	@ (800a9e8 <mem_free+0xd0>)
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800a9b8:	68f8      	ldr	r0, [r7, #12]
 800a9ba:	f7ff fe93 	bl	800a6e4 <plug_holes>
 800a9be:	e000      	b.n	800a9c2 <mem_free+0xaa>
    return;
 800a9c0:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800a9c2:	3710      	adds	r7, #16
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	bd80      	pop	{r7, pc}
 800a9c8:	08016354 	.word	0x08016354
 800a9cc:	08016428 	.word	0x08016428
 800a9d0:	0801639c 	.word	0x0801639c
 800a9d4:	20006c24 	.word	0x20006c24
 800a9d8:	20006c28 	.word	0x20006c28
 800a9dc:	0801644c 	.word	0x0801644c
 800a9e0:	08016468 	.word	0x08016468
 800a9e4:	08016490 	.word	0x08016490
 800a9e8:	20006c2c 	.word	0x20006c2c

0800a9ec <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	b088      	sub	sp, #32
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]
 800a9f4:	460b      	mov	r3, r1
 800a9f6:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800a9f8:	887b      	ldrh	r3, [r7, #2]
 800a9fa:	3303      	adds	r3, #3
 800a9fc:	b29b      	uxth	r3, r3
 800a9fe:	f023 0303 	bic.w	r3, r3, #3
 800aa02:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800aa04:	8bfb      	ldrh	r3, [r7, #30]
 800aa06:	2b0b      	cmp	r3, #11
 800aa08:	d801      	bhi.n	800aa0e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800aa0a:	230c      	movs	r3, #12
 800aa0c:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800aa0e:	8bfb      	ldrh	r3, [r7, #30]
 800aa10:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800aa14:	d803      	bhi.n	800aa1e <mem_trim+0x32>
 800aa16:	8bfa      	ldrh	r2, [r7, #30]
 800aa18:	887b      	ldrh	r3, [r7, #2]
 800aa1a:	429a      	cmp	r2, r3
 800aa1c:	d201      	bcs.n	800aa22 <mem_trim+0x36>
    return NULL;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	e0cc      	b.n	800abbc <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800aa22:	4b68      	ldr	r3, [pc, #416]	@ (800abc4 <mem_trim+0x1d8>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	687a      	ldr	r2, [r7, #4]
 800aa28:	429a      	cmp	r2, r3
 800aa2a:	d304      	bcc.n	800aa36 <mem_trim+0x4a>
 800aa2c:	4b66      	ldr	r3, [pc, #408]	@ (800abc8 <mem_trim+0x1dc>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	687a      	ldr	r2, [r7, #4]
 800aa32:	429a      	cmp	r2, r3
 800aa34:	d306      	bcc.n	800aa44 <mem_trim+0x58>
 800aa36:	4b65      	ldr	r3, [pc, #404]	@ (800abcc <mem_trim+0x1e0>)
 800aa38:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800aa3c:	4964      	ldr	r1, [pc, #400]	@ (800abd0 <mem_trim+0x1e4>)
 800aa3e:	4865      	ldr	r0, [pc, #404]	@ (800abd4 <mem_trim+0x1e8>)
 800aa40:	f00a fbc6 	bl	80151d0 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800aa44:	4b5f      	ldr	r3, [pc, #380]	@ (800abc4 <mem_trim+0x1d8>)
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	687a      	ldr	r2, [r7, #4]
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d304      	bcc.n	800aa58 <mem_trim+0x6c>
 800aa4e:	4b5e      	ldr	r3, [pc, #376]	@ (800abc8 <mem_trim+0x1dc>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	687a      	ldr	r2, [r7, #4]
 800aa54:	429a      	cmp	r2, r3
 800aa56:	d301      	bcc.n	800aa5c <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	e0af      	b.n	800abbc <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	3b08      	subs	r3, #8
 800aa60:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800aa62:	69b8      	ldr	r0, [r7, #24]
 800aa64:	f7ff fe2c 	bl	800a6c0 <mem_to_ptr>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800aa6c:	69bb      	ldr	r3, [r7, #24]
 800aa6e:	881a      	ldrh	r2, [r3, #0]
 800aa70:	8afb      	ldrh	r3, [r7, #22]
 800aa72:	1ad3      	subs	r3, r2, r3
 800aa74:	b29b      	uxth	r3, r3
 800aa76:	3b08      	subs	r3, #8
 800aa78:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800aa7a:	8bfa      	ldrh	r2, [r7, #30]
 800aa7c:	8abb      	ldrh	r3, [r7, #20]
 800aa7e:	429a      	cmp	r2, r3
 800aa80:	d906      	bls.n	800aa90 <mem_trim+0xa4>
 800aa82:	4b52      	ldr	r3, [pc, #328]	@ (800abcc <mem_trim+0x1e0>)
 800aa84:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800aa88:	4953      	ldr	r1, [pc, #332]	@ (800abd8 <mem_trim+0x1ec>)
 800aa8a:	4852      	ldr	r0, [pc, #328]	@ (800abd4 <mem_trim+0x1e8>)
 800aa8c:	f00a fba0 	bl	80151d0 <iprintf>
  if (newsize > size) {
 800aa90:	8bfa      	ldrh	r2, [r7, #30]
 800aa92:	8abb      	ldrh	r3, [r7, #20]
 800aa94:	429a      	cmp	r2, r3
 800aa96:	d901      	bls.n	800aa9c <mem_trim+0xb0>
    /* not supported */
    return NULL;
 800aa98:	2300      	movs	r3, #0
 800aa9a:	e08f      	b.n	800abbc <mem_trim+0x1d0>
  }
  if (newsize == size) {
 800aa9c:	8bfa      	ldrh	r2, [r7, #30]
 800aa9e:	8abb      	ldrh	r3, [r7, #20]
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d101      	bne.n	800aaa8 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	e089      	b.n	800abbc <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800aaa8:	69bb      	ldr	r3, [r7, #24]
 800aaaa:	881b      	ldrh	r3, [r3, #0]
 800aaac:	4618      	mov	r0, r3
 800aaae:	f7ff fdf5 	bl	800a69c <ptr_to_mem>
 800aab2:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800aab4:	693b      	ldr	r3, [r7, #16]
 800aab6:	791b      	ldrb	r3, [r3, #4]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d13f      	bne.n	800ab3c <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800aabc:	69bb      	ldr	r3, [r7, #24]
 800aabe:	881b      	ldrh	r3, [r3, #0]
 800aac0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800aac4:	d106      	bne.n	800aad4 <mem_trim+0xe8>
 800aac6:	4b41      	ldr	r3, [pc, #260]	@ (800abcc <mem_trim+0x1e0>)
 800aac8:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800aacc:	4943      	ldr	r1, [pc, #268]	@ (800abdc <mem_trim+0x1f0>)
 800aace:	4841      	ldr	r0, [pc, #260]	@ (800abd4 <mem_trim+0x1e8>)
 800aad0:	f00a fb7e 	bl	80151d0 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800aad4:	693b      	ldr	r3, [r7, #16]
 800aad6:	881b      	ldrh	r3, [r3, #0]
 800aad8:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800aada:	8afa      	ldrh	r2, [r7, #22]
 800aadc:	8bfb      	ldrh	r3, [r7, #30]
 800aade:	4413      	add	r3, r2
 800aae0:	b29b      	uxth	r3, r3
 800aae2:	3308      	adds	r3, #8
 800aae4:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800aae6:	4b3e      	ldr	r3, [pc, #248]	@ (800abe0 <mem_trim+0x1f4>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	693a      	ldr	r2, [r7, #16]
 800aaec:	429a      	cmp	r2, r3
 800aaee:	d106      	bne.n	800aafe <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 800aaf0:	89fb      	ldrh	r3, [r7, #14]
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	f7ff fdd2 	bl	800a69c <ptr_to_mem>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	4a39      	ldr	r2, [pc, #228]	@ (800abe0 <mem_trim+0x1f4>)
 800aafc:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800aafe:	89fb      	ldrh	r3, [r7, #14]
 800ab00:	4618      	mov	r0, r3
 800ab02:	f7ff fdcb 	bl	800a69c <ptr_to_mem>
 800ab06:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800ab08:	693b      	ldr	r3, [r7, #16]
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800ab0e:	693b      	ldr	r3, [r7, #16]
 800ab10:	89ba      	ldrh	r2, [r7, #12]
 800ab12:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800ab14:	693b      	ldr	r3, [r7, #16]
 800ab16:	8afa      	ldrh	r2, [r7, #22]
 800ab18:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800ab1a:	69bb      	ldr	r3, [r7, #24]
 800ab1c:	89fa      	ldrh	r2, [r7, #14]
 800ab1e:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800ab20:	693b      	ldr	r3, [r7, #16]
 800ab22:	881b      	ldrh	r3, [r3, #0]
 800ab24:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ab28:	d047      	beq.n	800abba <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800ab2a:	693b      	ldr	r3, [r7, #16]
 800ab2c:	881b      	ldrh	r3, [r3, #0]
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7ff fdb4 	bl	800a69c <ptr_to_mem>
 800ab34:	4602      	mov	r2, r0
 800ab36:	89fb      	ldrh	r3, [r7, #14]
 800ab38:	8053      	strh	r3, [r2, #2]
 800ab3a:	e03e      	b.n	800abba <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800ab3c:	8bfb      	ldrh	r3, [r7, #30]
 800ab3e:	f103 0214 	add.w	r2, r3, #20
 800ab42:	8abb      	ldrh	r3, [r7, #20]
 800ab44:	429a      	cmp	r2, r3
 800ab46:	d838      	bhi.n	800abba <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800ab48:	8afa      	ldrh	r2, [r7, #22]
 800ab4a:	8bfb      	ldrh	r3, [r7, #30]
 800ab4c:	4413      	add	r3, r2
 800ab4e:	b29b      	uxth	r3, r3
 800ab50:	3308      	adds	r3, #8
 800ab52:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800ab54:	69bb      	ldr	r3, [r7, #24]
 800ab56:	881b      	ldrh	r3, [r3, #0]
 800ab58:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ab5c:	d106      	bne.n	800ab6c <mem_trim+0x180>
 800ab5e:	4b1b      	ldr	r3, [pc, #108]	@ (800abcc <mem_trim+0x1e0>)
 800ab60:	f240 3216 	movw	r2, #790	@ 0x316
 800ab64:	491d      	ldr	r1, [pc, #116]	@ (800abdc <mem_trim+0x1f0>)
 800ab66:	481b      	ldr	r0, [pc, #108]	@ (800abd4 <mem_trim+0x1e8>)
 800ab68:	f00a fb32 	bl	80151d0 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800ab6c:	89fb      	ldrh	r3, [r7, #14]
 800ab6e:	4618      	mov	r0, r3
 800ab70:	f7ff fd94 	bl	800a69c <ptr_to_mem>
 800ab74:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800ab76:	4b1a      	ldr	r3, [pc, #104]	@ (800abe0 <mem_trim+0x1f4>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	693a      	ldr	r2, [r7, #16]
 800ab7c:	429a      	cmp	r2, r3
 800ab7e:	d202      	bcs.n	800ab86 <mem_trim+0x19a>
      lfree = mem2;
 800ab80:	4a17      	ldr	r2, [pc, #92]	@ (800abe0 <mem_trim+0x1f4>)
 800ab82:	693b      	ldr	r3, [r7, #16]
 800ab84:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800ab86:	693b      	ldr	r3, [r7, #16]
 800ab88:	2200      	movs	r2, #0
 800ab8a:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800ab8c:	69bb      	ldr	r3, [r7, #24]
 800ab8e:	881a      	ldrh	r2, [r3, #0]
 800ab90:	693b      	ldr	r3, [r7, #16]
 800ab92:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800ab94:	693b      	ldr	r3, [r7, #16]
 800ab96:	8afa      	ldrh	r2, [r7, #22]
 800ab98:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800ab9a:	69bb      	ldr	r3, [r7, #24]
 800ab9c:	89fa      	ldrh	r2, [r7, #14]
 800ab9e:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800aba0:	693b      	ldr	r3, [r7, #16]
 800aba2:	881b      	ldrh	r3, [r3, #0]
 800aba4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800aba8:	d007      	beq.n	800abba <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800abaa:	693b      	ldr	r3, [r7, #16]
 800abac:	881b      	ldrh	r3, [r3, #0]
 800abae:	4618      	mov	r0, r3
 800abb0:	f7ff fd74 	bl	800a69c <ptr_to_mem>
 800abb4:	4602      	mov	r2, r0
 800abb6:	89fb      	ldrh	r3, [r7, #14]
 800abb8:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800abba:	687b      	ldr	r3, [r7, #4]
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	3720      	adds	r7, #32
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}
 800abc4:	20006c24 	.word	0x20006c24
 800abc8:	20006c28 	.word	0x20006c28
 800abcc:	08016354 	.word	0x08016354
 800abd0:	080164c4 	.word	0x080164c4
 800abd4:	0801639c 	.word	0x0801639c
 800abd8:	080164dc 	.word	0x080164dc
 800abdc:	080164fc 	.word	0x080164fc
 800abe0:	20006c2c 	.word	0x20006c2c

0800abe4 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b088      	sub	sp, #32
 800abe8:	af00      	add	r7, sp, #0
 800abea:	4603      	mov	r3, r0
 800abec:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800abee:	88fb      	ldrh	r3, [r7, #6]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d101      	bne.n	800abf8 <mem_malloc+0x14>
    return NULL;
 800abf4:	2300      	movs	r3, #0
 800abf6:	e0d9      	b.n	800adac <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800abf8:	88fb      	ldrh	r3, [r7, #6]
 800abfa:	3303      	adds	r3, #3
 800abfc:	b29b      	uxth	r3, r3
 800abfe:	f023 0303 	bic.w	r3, r3, #3
 800ac02:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800ac04:	8bbb      	ldrh	r3, [r7, #28]
 800ac06:	2b0b      	cmp	r3, #11
 800ac08:	d801      	bhi.n	800ac0e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800ac0a:	230c      	movs	r3, #12
 800ac0c:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800ac0e:	8bbb      	ldrh	r3, [r7, #28]
 800ac10:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ac14:	d803      	bhi.n	800ac1e <mem_malloc+0x3a>
 800ac16:	8bba      	ldrh	r2, [r7, #28]
 800ac18:	88fb      	ldrh	r3, [r7, #6]
 800ac1a:	429a      	cmp	r2, r3
 800ac1c:	d201      	bcs.n	800ac22 <mem_malloc+0x3e>
    return NULL;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	e0c4      	b.n	800adac <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ac22:	4b64      	ldr	r3, [pc, #400]	@ (800adb4 <mem_malloc+0x1d0>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	4618      	mov	r0, r3
 800ac28:	f7ff fd4a 	bl	800a6c0 <mem_to_ptr>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	83fb      	strh	r3, [r7, #30]
 800ac30:	e0b4      	b.n	800ad9c <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800ac32:	8bfb      	ldrh	r3, [r7, #30]
 800ac34:	4618      	mov	r0, r3
 800ac36:	f7ff fd31 	bl	800a69c <ptr_to_mem>
 800ac3a:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800ac3c:	697b      	ldr	r3, [r7, #20]
 800ac3e:	791b      	ldrb	r3, [r3, #4]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	f040 80a4 	bne.w	800ad8e <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800ac46:	697b      	ldr	r3, [r7, #20]
 800ac48:	881b      	ldrh	r3, [r3, #0]
 800ac4a:	461a      	mov	r2, r3
 800ac4c:	8bfb      	ldrh	r3, [r7, #30]
 800ac4e:	1ad3      	subs	r3, r2, r3
 800ac50:	f1a3 0208 	sub.w	r2, r3, #8
 800ac54:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800ac56:	429a      	cmp	r2, r3
 800ac58:	f0c0 8099 	bcc.w	800ad8e <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800ac5c:	697b      	ldr	r3, [r7, #20]
 800ac5e:	881b      	ldrh	r3, [r3, #0]
 800ac60:	461a      	mov	r2, r3
 800ac62:	8bfb      	ldrh	r3, [r7, #30]
 800ac64:	1ad3      	subs	r3, r2, r3
 800ac66:	f1a3 0208 	sub.w	r2, r3, #8
 800ac6a:	8bbb      	ldrh	r3, [r7, #28]
 800ac6c:	3314      	adds	r3, #20
 800ac6e:	429a      	cmp	r2, r3
 800ac70:	d333      	bcc.n	800acda <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800ac72:	8bfa      	ldrh	r2, [r7, #30]
 800ac74:	8bbb      	ldrh	r3, [r7, #28]
 800ac76:	4413      	add	r3, r2
 800ac78:	b29b      	uxth	r3, r3
 800ac7a:	3308      	adds	r3, #8
 800ac7c:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800ac7e:	8a7b      	ldrh	r3, [r7, #18]
 800ac80:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ac84:	d106      	bne.n	800ac94 <mem_malloc+0xb0>
 800ac86:	4b4c      	ldr	r3, [pc, #304]	@ (800adb8 <mem_malloc+0x1d4>)
 800ac88:	f240 3287 	movw	r2, #903	@ 0x387
 800ac8c:	494b      	ldr	r1, [pc, #300]	@ (800adbc <mem_malloc+0x1d8>)
 800ac8e:	484c      	ldr	r0, [pc, #304]	@ (800adc0 <mem_malloc+0x1dc>)
 800ac90:	f00a fa9e 	bl	80151d0 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800ac94:	8a7b      	ldrh	r3, [r7, #18]
 800ac96:	4618      	mov	r0, r3
 800ac98:	f7ff fd00 	bl	800a69c <ptr_to_mem>
 800ac9c:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	2200      	movs	r2, #0
 800aca2:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800aca4:	697b      	ldr	r3, [r7, #20]
 800aca6:	881a      	ldrh	r2, [r3, #0]
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	8bfa      	ldrh	r2, [r7, #30]
 800acb0:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800acb2:	697b      	ldr	r3, [r7, #20]
 800acb4:	8a7a      	ldrh	r2, [r7, #18]
 800acb6:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800acb8:	697b      	ldr	r3, [r7, #20]
 800acba:	2201      	movs	r2, #1
 800acbc:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	881b      	ldrh	r3, [r3, #0]
 800acc2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800acc6:	d00b      	beq.n	800ace0 <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	881b      	ldrh	r3, [r3, #0]
 800accc:	4618      	mov	r0, r3
 800acce:	f7ff fce5 	bl	800a69c <ptr_to_mem>
 800acd2:	4602      	mov	r2, r0
 800acd4:	8a7b      	ldrh	r3, [r7, #18]
 800acd6:	8053      	strh	r3, [r2, #2]
 800acd8:	e002      	b.n	800ace0 <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	2201      	movs	r2, #1
 800acde:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800ace0:	4b34      	ldr	r3, [pc, #208]	@ (800adb4 <mem_malloc+0x1d0>)
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	697a      	ldr	r2, [r7, #20]
 800ace6:	429a      	cmp	r2, r3
 800ace8:	d127      	bne.n	800ad3a <mem_malloc+0x156>
          struct mem *cur = lfree;
 800acea:	4b32      	ldr	r3, [pc, #200]	@ (800adb4 <mem_malloc+0x1d0>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800acf0:	e005      	b.n	800acfe <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800acf2:	69bb      	ldr	r3, [r7, #24]
 800acf4:	881b      	ldrh	r3, [r3, #0]
 800acf6:	4618      	mov	r0, r3
 800acf8:	f7ff fcd0 	bl	800a69c <ptr_to_mem>
 800acfc:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800acfe:	69bb      	ldr	r3, [r7, #24]
 800ad00:	791b      	ldrb	r3, [r3, #4]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d004      	beq.n	800ad10 <mem_malloc+0x12c>
 800ad06:	4b2f      	ldr	r3, [pc, #188]	@ (800adc4 <mem_malloc+0x1e0>)
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	69ba      	ldr	r2, [r7, #24]
 800ad0c:	429a      	cmp	r2, r3
 800ad0e:	d1f0      	bne.n	800acf2 <mem_malloc+0x10e>
          }
          lfree = cur;
 800ad10:	4a28      	ldr	r2, [pc, #160]	@ (800adb4 <mem_malloc+0x1d0>)
 800ad12:	69bb      	ldr	r3, [r7, #24]
 800ad14:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800ad16:	4b27      	ldr	r3, [pc, #156]	@ (800adb4 <mem_malloc+0x1d0>)
 800ad18:	681a      	ldr	r2, [r3, #0]
 800ad1a:	4b2a      	ldr	r3, [pc, #168]	@ (800adc4 <mem_malloc+0x1e0>)
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	429a      	cmp	r2, r3
 800ad20:	d00b      	beq.n	800ad3a <mem_malloc+0x156>
 800ad22:	4b24      	ldr	r3, [pc, #144]	@ (800adb4 <mem_malloc+0x1d0>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	791b      	ldrb	r3, [r3, #4]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d006      	beq.n	800ad3a <mem_malloc+0x156>
 800ad2c:	4b22      	ldr	r3, [pc, #136]	@ (800adb8 <mem_malloc+0x1d4>)
 800ad2e:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800ad32:	4925      	ldr	r1, [pc, #148]	@ (800adc8 <mem_malloc+0x1e4>)
 800ad34:	4822      	ldr	r0, [pc, #136]	@ (800adc0 <mem_malloc+0x1dc>)
 800ad36:	f00a fa4b 	bl	80151d0 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800ad3a:	8bba      	ldrh	r2, [r7, #28]
 800ad3c:	697b      	ldr	r3, [r7, #20]
 800ad3e:	4413      	add	r3, r2
 800ad40:	3308      	adds	r3, #8
 800ad42:	4a20      	ldr	r2, [pc, #128]	@ (800adc4 <mem_malloc+0x1e0>)
 800ad44:	6812      	ldr	r2, [r2, #0]
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d906      	bls.n	800ad58 <mem_malloc+0x174>
 800ad4a:	4b1b      	ldr	r3, [pc, #108]	@ (800adb8 <mem_malloc+0x1d4>)
 800ad4c:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800ad50:	491e      	ldr	r1, [pc, #120]	@ (800adcc <mem_malloc+0x1e8>)
 800ad52:	481b      	ldr	r0, [pc, #108]	@ (800adc0 <mem_malloc+0x1dc>)
 800ad54:	f00a fa3c 	bl	80151d0 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	f003 0303 	and.w	r3, r3, #3
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d006      	beq.n	800ad70 <mem_malloc+0x18c>
 800ad62:	4b15      	ldr	r3, [pc, #84]	@ (800adb8 <mem_malloc+0x1d4>)
 800ad64:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800ad68:	4919      	ldr	r1, [pc, #100]	@ (800add0 <mem_malloc+0x1ec>)
 800ad6a:	4815      	ldr	r0, [pc, #84]	@ (800adc0 <mem_malloc+0x1dc>)
 800ad6c:	f00a fa30 	bl	80151d0 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800ad70:	697b      	ldr	r3, [r7, #20]
 800ad72:	f003 0303 	and.w	r3, r3, #3
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d006      	beq.n	800ad88 <mem_malloc+0x1a4>
 800ad7a:	4b0f      	ldr	r3, [pc, #60]	@ (800adb8 <mem_malloc+0x1d4>)
 800ad7c:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800ad80:	4914      	ldr	r1, [pc, #80]	@ (800add4 <mem_malloc+0x1f0>)
 800ad82:	480f      	ldr	r0, [pc, #60]	@ (800adc0 <mem_malloc+0x1dc>)
 800ad84:	f00a fa24 	bl	80151d0 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800ad88:	697b      	ldr	r3, [r7, #20]
 800ad8a:	3308      	adds	r3, #8
 800ad8c:	e00e      	b.n	800adac <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 800ad8e:	8bfb      	ldrh	r3, [r7, #30]
 800ad90:	4618      	mov	r0, r3
 800ad92:	f7ff fc83 	bl	800a69c <ptr_to_mem>
 800ad96:	4603      	mov	r3, r0
 800ad98:	881b      	ldrh	r3, [r3, #0]
 800ad9a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ad9c:	8bfa      	ldrh	r2, [r7, #30]
 800ad9e:	8bbb      	ldrh	r3, [r7, #28]
 800ada0:	f5c3 53a0 	rsb	r3, r3, #5120	@ 0x1400
 800ada4:	429a      	cmp	r2, r3
 800ada6:	f4ff af44 	bcc.w	800ac32 <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800adaa:	2300      	movs	r3, #0
}
 800adac:	4618      	mov	r0, r3
 800adae:	3720      	adds	r7, #32
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}
 800adb4:	20006c2c 	.word	0x20006c2c
 800adb8:	08016354 	.word	0x08016354
 800adbc:	080164fc 	.word	0x080164fc
 800adc0:	0801639c 	.word	0x0801639c
 800adc4:	20006c28 	.word	0x20006c28
 800adc8:	08016510 	.word	0x08016510
 800adcc:	0801652c 	.word	0x0801652c
 800add0:	0801655c 	.word	0x0801655c
 800add4:	0801658c 	.word	0x0801658c

0800add8 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800add8:	b480      	push	{r7}
 800adda:	b085      	sub	sp, #20
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	689b      	ldr	r3, [r3, #8]
 800ade4:	2200      	movs	r2, #0
 800ade6:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	685b      	ldr	r3, [r3, #4]
 800adec:	3303      	adds	r3, #3
 800adee:	f023 0303 	bic.w	r3, r3, #3
 800adf2:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800adf4:	2300      	movs	r3, #0
 800adf6:	60fb      	str	r3, [r7, #12]
 800adf8:	e011      	b.n	800ae1e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	689b      	ldr	r3, [r3, #8]
 800adfe:	681a      	ldr	r2, [r3, #0]
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	689b      	ldr	r3, [r3, #8]
 800ae08:	68ba      	ldr	r2, [r7, #8]
 800ae0a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	881b      	ldrh	r3, [r3, #0]
 800ae10:	461a      	mov	r2, r3
 800ae12:	68bb      	ldr	r3, [r7, #8]
 800ae14:	4413      	add	r3, r2
 800ae16:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	3301      	adds	r3, #1
 800ae1c:	60fb      	str	r3, [r7, #12]
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	885b      	ldrh	r3, [r3, #2]
 800ae22:	461a      	mov	r2, r3
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	4293      	cmp	r3, r2
 800ae28:	dbe7      	blt.n	800adfa <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800ae2a:	bf00      	nop
 800ae2c:	bf00      	nop
 800ae2e:	3714      	adds	r7, #20
 800ae30:	46bd      	mov	sp, r7
 800ae32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae36:	4770      	bx	lr

0800ae38 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b082      	sub	sp, #8
 800ae3c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ae3e:	2300      	movs	r3, #0
 800ae40:	80fb      	strh	r3, [r7, #6]
 800ae42:	e009      	b.n	800ae58 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800ae44:	88fb      	ldrh	r3, [r7, #6]
 800ae46:	4a08      	ldr	r2, [pc, #32]	@ (800ae68 <memp_init+0x30>)
 800ae48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	f7ff ffc3 	bl	800add8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ae52:	88fb      	ldrh	r3, [r7, #6]
 800ae54:	3301      	adds	r3, #1
 800ae56:	80fb      	strh	r3, [r7, #6]
 800ae58:	88fb      	ldrh	r3, [r7, #6]
 800ae5a:	2b08      	cmp	r3, #8
 800ae5c:	d9f2      	bls.n	800ae44 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800ae5e:	bf00      	nop
 800ae60:	bf00      	nop
 800ae62:	3708      	adds	r7, #8
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}
 800ae68:	080190d0 	.word	0x080190d0

0800ae6c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b084      	sub	sp, #16
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	689b      	ldr	r3, [r3, #8]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d012      	beq.n	800aea8 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	689b      	ldr	r3, [r3, #8]
 800ae86:	68fa      	ldr	r2, [r7, #12]
 800ae88:	6812      	ldr	r2, [r2, #0]
 800ae8a:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	f003 0303 	and.w	r3, r3, #3
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d006      	beq.n	800aea4 <do_memp_malloc_pool+0x38>
 800ae96:	4b07      	ldr	r3, [pc, #28]	@ (800aeb4 <do_memp_malloc_pool+0x48>)
 800ae98:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800ae9c:	4906      	ldr	r1, [pc, #24]	@ (800aeb8 <do_memp_malloc_pool+0x4c>)
 800ae9e:	4807      	ldr	r0, [pc, #28]	@ (800aebc <do_memp_malloc_pool+0x50>)
 800aea0:	f00a f996 	bl	80151d0 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	e000      	b.n	800aeaa <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800aea8:	2300      	movs	r3, #0
}
 800aeaa:	4618      	mov	r0, r3
 800aeac:	3710      	adds	r7, #16
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	bd80      	pop	{r7, pc}
 800aeb2:	bf00      	nop
 800aeb4:	080165b0 	.word	0x080165b0
 800aeb8:	080165e0 	.word	0x080165e0
 800aebc:	08016604 	.word	0x08016604

0800aec0 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b082      	sub	sp, #8
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d106      	bne.n	800aedc <memp_malloc_pool+0x1c>
 800aece:	4b0a      	ldr	r3, [pc, #40]	@ (800aef8 <memp_malloc_pool+0x38>)
 800aed0:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800aed4:	4909      	ldr	r1, [pc, #36]	@ (800aefc <memp_malloc_pool+0x3c>)
 800aed6:	480a      	ldr	r0, [pc, #40]	@ (800af00 <memp_malloc_pool+0x40>)
 800aed8:	f00a f97a 	bl	80151d0 <iprintf>
  if (desc == NULL) {
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d101      	bne.n	800aee6 <memp_malloc_pool+0x26>
    return NULL;
 800aee2:	2300      	movs	r3, #0
 800aee4:	e003      	b.n	800aeee <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800aee6:	6878      	ldr	r0, [r7, #4]
 800aee8:	f7ff ffc0 	bl	800ae6c <do_memp_malloc_pool>
 800aeec:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800aeee:	4618      	mov	r0, r3
 800aef0:	3708      	adds	r7, #8
 800aef2:	46bd      	mov	sp, r7
 800aef4:	bd80      	pop	{r7, pc}
 800aef6:	bf00      	nop
 800aef8:	080165b0 	.word	0x080165b0
 800aefc:	0801662c 	.word	0x0801662c
 800af00:	08016604 	.word	0x08016604

0800af04 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b084      	sub	sp, #16
 800af08:	af00      	add	r7, sp, #0
 800af0a:	4603      	mov	r3, r0
 800af0c:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800af0e:	79fb      	ldrb	r3, [r7, #7]
 800af10:	2b08      	cmp	r3, #8
 800af12:	d908      	bls.n	800af26 <memp_malloc+0x22>
 800af14:	4b0a      	ldr	r3, [pc, #40]	@ (800af40 <memp_malloc+0x3c>)
 800af16:	f240 1257 	movw	r2, #343	@ 0x157
 800af1a:	490a      	ldr	r1, [pc, #40]	@ (800af44 <memp_malloc+0x40>)
 800af1c:	480a      	ldr	r0, [pc, #40]	@ (800af48 <memp_malloc+0x44>)
 800af1e:	f00a f957 	bl	80151d0 <iprintf>
 800af22:	2300      	movs	r3, #0
 800af24:	e008      	b.n	800af38 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800af26:	79fb      	ldrb	r3, [r7, #7]
 800af28:	4a08      	ldr	r2, [pc, #32]	@ (800af4c <memp_malloc+0x48>)
 800af2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af2e:	4618      	mov	r0, r3
 800af30:	f7ff ff9c 	bl	800ae6c <do_memp_malloc_pool>
 800af34:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800af36:	68fb      	ldr	r3, [r7, #12]
}
 800af38:	4618      	mov	r0, r3
 800af3a:	3710      	adds	r7, #16
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}
 800af40:	080165b0 	.word	0x080165b0
 800af44:	08016640 	.word	0x08016640
 800af48:	08016604 	.word	0x08016604
 800af4c:	080190d0 	.word	0x080190d0

0800af50 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b084      	sub	sp, #16
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
 800af58:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	f003 0303 	and.w	r3, r3, #3
 800af60:	2b00      	cmp	r3, #0
 800af62:	d006      	beq.n	800af72 <do_memp_free_pool+0x22>
 800af64:	4b0a      	ldr	r3, [pc, #40]	@ (800af90 <do_memp_free_pool+0x40>)
 800af66:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800af6a:	490a      	ldr	r1, [pc, #40]	@ (800af94 <do_memp_free_pool+0x44>)
 800af6c:	480a      	ldr	r0, [pc, #40]	@ (800af98 <do_memp_free_pool+0x48>)
 800af6e:	f00a f92f 	bl	80151d0 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	689b      	ldr	r3, [r3, #8]
 800af7a:	681a      	ldr	r2, [r3, #0]
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	689b      	ldr	r3, [r3, #8]
 800af84:	68fa      	ldr	r2, [r7, #12]
 800af86:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800af88:	bf00      	nop
 800af8a:	3710      	adds	r7, #16
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}
 800af90:	080165b0 	.word	0x080165b0
 800af94:	08016660 	.word	0x08016660
 800af98:	08016604 	.word	0x08016604

0800af9c <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b082      	sub	sp, #8
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
 800afa4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d106      	bne.n	800afba <memp_free_pool+0x1e>
 800afac:	4b0a      	ldr	r3, [pc, #40]	@ (800afd8 <memp_free_pool+0x3c>)
 800afae:	f240 1295 	movw	r2, #405	@ 0x195
 800afb2:	490a      	ldr	r1, [pc, #40]	@ (800afdc <memp_free_pool+0x40>)
 800afb4:	480a      	ldr	r0, [pc, #40]	@ (800afe0 <memp_free_pool+0x44>)
 800afb6:	f00a f90b 	bl	80151d0 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d007      	beq.n	800afd0 <memp_free_pool+0x34>
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d004      	beq.n	800afd0 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800afc6:	6839      	ldr	r1, [r7, #0]
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	f7ff ffc1 	bl	800af50 <do_memp_free_pool>
 800afce:	e000      	b.n	800afd2 <memp_free_pool+0x36>
    return;
 800afd0:	bf00      	nop
}
 800afd2:	3708      	adds	r7, #8
 800afd4:	46bd      	mov	sp, r7
 800afd6:	bd80      	pop	{r7, pc}
 800afd8:	080165b0 	.word	0x080165b0
 800afdc:	0801662c 	.word	0x0801662c
 800afe0:	08016604 	.word	0x08016604

0800afe4 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b082      	sub	sp, #8
 800afe8:	af00      	add	r7, sp, #0
 800afea:	4603      	mov	r3, r0
 800afec:	6039      	str	r1, [r7, #0]
 800afee:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800aff0:	79fb      	ldrb	r3, [r7, #7]
 800aff2:	2b08      	cmp	r3, #8
 800aff4:	d907      	bls.n	800b006 <memp_free+0x22>
 800aff6:	4b0c      	ldr	r3, [pc, #48]	@ (800b028 <memp_free+0x44>)
 800aff8:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800affc:	490b      	ldr	r1, [pc, #44]	@ (800b02c <memp_free+0x48>)
 800affe:	480c      	ldr	r0, [pc, #48]	@ (800b030 <memp_free+0x4c>)
 800b000:	f00a f8e6 	bl	80151d0 <iprintf>
 800b004:	e00c      	b.n	800b020 <memp_free+0x3c>

  if (mem == NULL) {
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d008      	beq.n	800b01e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800b00c:	79fb      	ldrb	r3, [r7, #7]
 800b00e:	4a09      	ldr	r2, [pc, #36]	@ (800b034 <memp_free+0x50>)
 800b010:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b014:	6839      	ldr	r1, [r7, #0]
 800b016:	4618      	mov	r0, r3
 800b018:	f7ff ff9a 	bl	800af50 <do_memp_free_pool>
 800b01c:	e000      	b.n	800b020 <memp_free+0x3c>
    return;
 800b01e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800b020:	3708      	adds	r7, #8
 800b022:	46bd      	mov	sp, r7
 800b024:	bd80      	pop	{r7, pc}
 800b026:	bf00      	nop
 800b028:	080165b0 	.word	0x080165b0
 800b02c:	08016680 	.word	0x08016680
 800b030:	08016604 	.word	0x08016604
 800b034:	080190d0 	.word	0x080190d0

0800b038 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800b038:	b480      	push	{r7}
 800b03a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800b03c:	bf00      	nop
 800b03e:	46bd      	mov	sp, r7
 800b040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b044:	4770      	bx	lr
	...

0800b048 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b086      	sub	sp, #24
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	60f8      	str	r0, [r7, #12]
 800b050:	60b9      	str	r1, [r7, #8]
 800b052:	607a      	str	r2, [r7, #4]
 800b054:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d108      	bne.n	800b06e <netif_add+0x26>
 800b05c:	4b57      	ldr	r3, [pc, #348]	@ (800b1bc <netif_add+0x174>)
 800b05e:	f240 1227 	movw	r2, #295	@ 0x127
 800b062:	4957      	ldr	r1, [pc, #348]	@ (800b1c0 <netif_add+0x178>)
 800b064:	4857      	ldr	r0, [pc, #348]	@ (800b1c4 <netif_add+0x17c>)
 800b066:	f00a f8b3 	bl	80151d0 <iprintf>
 800b06a:	2300      	movs	r3, #0
 800b06c:	e0a2      	b.n	800b1b4 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800b06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b070:	2b00      	cmp	r3, #0
 800b072:	d108      	bne.n	800b086 <netif_add+0x3e>
 800b074:	4b51      	ldr	r3, [pc, #324]	@ (800b1bc <netif_add+0x174>)
 800b076:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800b07a:	4953      	ldr	r1, [pc, #332]	@ (800b1c8 <netif_add+0x180>)
 800b07c:	4851      	ldr	r0, [pc, #324]	@ (800b1c4 <netif_add+0x17c>)
 800b07e:	f00a f8a7 	bl	80151d0 <iprintf>
 800b082:	2300      	movs	r3, #0
 800b084:	e096      	b.n	800b1b4 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d101      	bne.n	800b090 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800b08c:	4b4f      	ldr	r3, [pc, #316]	@ (800b1cc <netif_add+0x184>)
 800b08e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d101      	bne.n	800b09a <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800b096:	4b4d      	ldr	r3, [pc, #308]	@ (800b1cc <netif_add+0x184>)
 800b098:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800b09a:	683b      	ldr	r3, [r7, #0]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d101      	bne.n	800b0a4 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800b0a0:	4b4a      	ldr	r3, [pc, #296]	@ (800b1cc <netif_add+0x184>)
 800b0a2:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	4a45      	ldr	r2, [pc, #276]	@ (800b1d0 <netif_add+0x188>)
 800b0ba:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	2200      	movs	r2, #0
 800b0c0:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	6a3a      	ldr	r2, [r7, #32]
 800b0d4:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800b0d6:	4b3f      	ldr	r3, [pc, #252]	@ (800b1d4 <netif_add+0x18c>)
 800b0d8:	781a      	ldrb	r2, [r3, #0]
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b0e4:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	687a      	ldr	r2, [r7, #4]
 800b0ea:	68b9      	ldr	r1, [r7, #8]
 800b0ec:	68f8      	ldr	r0, [r7, #12]
 800b0ee:	f000 f913 	bl	800b318 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800b0f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0f4:	68f8      	ldr	r0, [r7, #12]
 800b0f6:	4798      	blx	r3
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d001      	beq.n	800b102 <netif_add+0xba>
    return NULL;
 800b0fe:	2300      	movs	r3, #0
 800b100:	e058      	b.n	800b1b4 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b108:	2bff      	cmp	r3, #255	@ 0xff
 800b10a:	d103      	bne.n	800b114 <netif_add+0xcc>
        netif->num = 0;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	2200      	movs	r2, #0
 800b110:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800b114:	2300      	movs	r3, #0
 800b116:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800b118:	4b2f      	ldr	r3, [pc, #188]	@ (800b1d8 <netif_add+0x190>)
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	617b      	str	r3, [r7, #20]
 800b11e:	e02b      	b.n	800b178 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800b120:	697a      	ldr	r2, [r7, #20]
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	429a      	cmp	r2, r3
 800b126:	d106      	bne.n	800b136 <netif_add+0xee>
 800b128:	4b24      	ldr	r3, [pc, #144]	@ (800b1bc <netif_add+0x174>)
 800b12a:	f240 128b 	movw	r2, #395	@ 0x18b
 800b12e:	492b      	ldr	r1, [pc, #172]	@ (800b1dc <netif_add+0x194>)
 800b130:	4824      	ldr	r0, [pc, #144]	@ (800b1c4 <netif_add+0x17c>)
 800b132:	f00a f84d 	bl	80151d0 <iprintf>
        num_netifs++;
 800b136:	693b      	ldr	r3, [r7, #16]
 800b138:	3301      	adds	r3, #1
 800b13a:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800b13c:	693b      	ldr	r3, [r7, #16]
 800b13e:	2bff      	cmp	r3, #255	@ 0xff
 800b140:	dd06      	ble.n	800b150 <netif_add+0x108>
 800b142:	4b1e      	ldr	r3, [pc, #120]	@ (800b1bc <netif_add+0x174>)
 800b144:	f240 128d 	movw	r2, #397	@ 0x18d
 800b148:	4925      	ldr	r1, [pc, #148]	@ (800b1e0 <netif_add+0x198>)
 800b14a:	481e      	ldr	r0, [pc, #120]	@ (800b1c4 <netif_add+0x17c>)
 800b14c:	f00a f840 	bl	80151d0 <iprintf>
        if (netif2->num == netif->num) {
 800b150:	697b      	ldr	r3, [r7, #20]
 800b152:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b15c:	429a      	cmp	r2, r3
 800b15e:	d108      	bne.n	800b172 <netif_add+0x12a>
          netif->num++;
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b166:	3301      	adds	r3, #1
 800b168:	b2da      	uxtb	r2, r3
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800b170:	e005      	b.n	800b17e <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800b172:	697b      	ldr	r3, [r7, #20]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	617b      	str	r3, [r7, #20]
 800b178:	697b      	ldr	r3, [r7, #20]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d1d0      	bne.n	800b120 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d1be      	bne.n	800b102 <netif_add+0xba>
  }
  if (netif->num == 254) {
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b18a:	2bfe      	cmp	r3, #254	@ 0xfe
 800b18c:	d103      	bne.n	800b196 <netif_add+0x14e>
    netif_num = 0;
 800b18e:	4b11      	ldr	r3, [pc, #68]	@ (800b1d4 <netif_add+0x18c>)
 800b190:	2200      	movs	r2, #0
 800b192:	701a      	strb	r2, [r3, #0]
 800b194:	e006      	b.n	800b1a4 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b19c:	3301      	adds	r3, #1
 800b19e:	b2da      	uxtb	r2, r3
 800b1a0:	4b0c      	ldr	r3, [pc, #48]	@ (800b1d4 <netif_add+0x18c>)
 800b1a2:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800b1a4:	4b0c      	ldr	r3, [pc, #48]	@ (800b1d8 <netif_add+0x190>)
 800b1a6:	681a      	ldr	r2, [r3, #0]
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800b1ac:	4a0a      	ldr	r2, [pc, #40]	@ (800b1d8 <netif_add+0x190>)
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
}
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	3718      	adds	r7, #24
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	bd80      	pop	{r7, pc}
 800b1bc:	0801669c 	.word	0x0801669c
 800b1c0:	08016730 	.word	0x08016730
 800b1c4:	080166ec 	.word	0x080166ec
 800b1c8:	0801674c 	.word	0x0801674c
 800b1cc:	08019134 	.word	0x08019134
 800b1d0:	0800b5f3 	.word	0x0800b5f3
 800b1d4:	20009b24 	.word	0x20009b24
 800b1d8:	20009b1c 	.word	0x20009b1c
 800b1dc:	08016770 	.word	0x08016770
 800b1e0:	08016784 	.word	0x08016784

0800b1e4 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	b082      	sub	sp, #8
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
 800b1ec:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800b1ee:	6839      	ldr	r1, [r7, #0]
 800b1f0:	6878      	ldr	r0, [r7, #4]
 800b1f2:	f002 fd53 	bl	800dc9c <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800b1f6:	6839      	ldr	r1, [r7, #0]
 800b1f8:	6878      	ldr	r0, [r7, #4]
 800b1fa:	f007 fa89 	bl	8012710 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800b1fe:	bf00      	nop
 800b200:	3708      	adds	r7, #8
 800b202:	46bd      	mov	sp, r7
 800b204:	bd80      	pop	{r7, pc}
	...

0800b208 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b086      	sub	sp, #24
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	60f8      	str	r0, [r7, #12]
 800b210:	60b9      	str	r1, [r7, #8]
 800b212:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800b214:	68bb      	ldr	r3, [r7, #8]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d106      	bne.n	800b228 <netif_do_set_ipaddr+0x20>
 800b21a:	4b1d      	ldr	r3, [pc, #116]	@ (800b290 <netif_do_set_ipaddr+0x88>)
 800b21c:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800b220:	491c      	ldr	r1, [pc, #112]	@ (800b294 <netif_do_set_ipaddr+0x8c>)
 800b222:	481d      	ldr	r0, [pc, #116]	@ (800b298 <netif_do_set_ipaddr+0x90>)
 800b224:	f009 ffd4 	bl	80151d0 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d106      	bne.n	800b23c <netif_do_set_ipaddr+0x34>
 800b22e:	4b18      	ldr	r3, [pc, #96]	@ (800b290 <netif_do_set_ipaddr+0x88>)
 800b230:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800b234:	4917      	ldr	r1, [pc, #92]	@ (800b294 <netif_do_set_ipaddr+0x8c>)
 800b236:	4818      	ldr	r0, [pc, #96]	@ (800b298 <netif_do_set_ipaddr+0x90>)
 800b238:	f009 ffca 	bl	80151d0 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800b23c:	68bb      	ldr	r3, [r7, #8]
 800b23e:	681a      	ldr	r2, [r3, #0]
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	3304      	adds	r3, #4
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	429a      	cmp	r2, r3
 800b248:	d01c      	beq.n	800b284 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800b24a:	68bb      	ldr	r3, [r7, #8]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	3304      	adds	r3, #4
 800b254:	681a      	ldr	r2, [r3, #0]
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800b25a:	f107 0314 	add.w	r3, r7, #20
 800b25e:	4619      	mov	r1, r3
 800b260:	6878      	ldr	r0, [r7, #4]
 800b262:	f7ff ffbf 	bl	800b1e4 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800b266:	68bb      	ldr	r3, [r7, #8]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d002      	beq.n	800b272 <netif_do_set_ipaddr+0x6a>
 800b26c:	68bb      	ldr	r3, [r7, #8]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	e000      	b.n	800b274 <netif_do_set_ipaddr+0x6c>
 800b272:	2300      	movs	r3, #0
 800b274:	68fa      	ldr	r2, [r7, #12]
 800b276:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800b278:	2101      	movs	r1, #1
 800b27a:	68f8      	ldr	r0, [r7, #12]
 800b27c:	f000 f8d2 	bl	800b424 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800b280:	2301      	movs	r3, #1
 800b282:	e000      	b.n	800b286 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800b284:	2300      	movs	r3, #0
}
 800b286:	4618      	mov	r0, r3
 800b288:	3718      	adds	r7, #24
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}
 800b28e:	bf00      	nop
 800b290:	0801669c 	.word	0x0801669c
 800b294:	080167b4 	.word	0x080167b4
 800b298:	080166ec 	.word	0x080166ec

0800b29c <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b085      	sub	sp, #20
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	60f8      	str	r0, [r7, #12]
 800b2a4:	60b9      	str	r1, [r7, #8]
 800b2a6:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800b2a8:	68bb      	ldr	r3, [r7, #8]
 800b2aa:	681a      	ldr	r2, [r3, #0]
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	3308      	adds	r3, #8
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	429a      	cmp	r2, r3
 800b2b4:	d00a      	beq.n	800b2cc <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d002      	beq.n	800b2c2 <netif_do_set_netmask+0x26>
 800b2bc:	68bb      	ldr	r3, [r7, #8]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	e000      	b.n	800b2c4 <netif_do_set_netmask+0x28>
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	68fa      	ldr	r2, [r7, #12]
 800b2c6:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	e000      	b.n	800b2ce <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800b2cc:	2300      	movs	r3, #0
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3714      	adds	r7, #20
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d8:	4770      	bx	lr

0800b2da <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800b2da:	b480      	push	{r7}
 800b2dc:	b085      	sub	sp, #20
 800b2de:	af00      	add	r7, sp, #0
 800b2e0:	60f8      	str	r0, [r7, #12]
 800b2e2:	60b9      	str	r1, [r7, #8]
 800b2e4:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800b2e6:	68bb      	ldr	r3, [r7, #8]
 800b2e8:	681a      	ldr	r2, [r3, #0]
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	330c      	adds	r3, #12
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	429a      	cmp	r2, r3
 800b2f2:	d00a      	beq.n	800b30a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800b2f4:	68bb      	ldr	r3, [r7, #8]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d002      	beq.n	800b300 <netif_do_set_gw+0x26>
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	e000      	b.n	800b302 <netif_do_set_gw+0x28>
 800b300:	2300      	movs	r3, #0
 800b302:	68fa      	ldr	r2, [r7, #12]
 800b304:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800b306:	2301      	movs	r3, #1
 800b308:	e000      	b.n	800b30c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800b30a:	2300      	movs	r3, #0
}
 800b30c:	4618      	mov	r0, r3
 800b30e:	3714      	adds	r7, #20
 800b310:	46bd      	mov	sp, r7
 800b312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b316:	4770      	bx	lr

0800b318 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b088      	sub	sp, #32
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	60f8      	str	r0, [r7, #12]
 800b320:	60b9      	str	r1, [r7, #8]
 800b322:	607a      	str	r2, [r7, #4]
 800b324:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800b326:	2300      	movs	r3, #0
 800b328:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800b32a:	2300      	movs	r3, #0
 800b32c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d101      	bne.n	800b338 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800b334:	4b1c      	ldr	r3, [pc, #112]	@ (800b3a8 <netif_set_addr+0x90>)
 800b336:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d101      	bne.n	800b342 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800b33e:	4b1a      	ldr	r3, [pc, #104]	@ (800b3a8 <netif_set_addr+0x90>)
 800b340:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800b342:	683b      	ldr	r3, [r7, #0]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d101      	bne.n	800b34c <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800b348:	4b17      	ldr	r3, [pc, #92]	@ (800b3a8 <netif_set_addr+0x90>)
 800b34a:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d003      	beq.n	800b35a <netif_set_addr+0x42>
 800b352:	68bb      	ldr	r3, [r7, #8]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d101      	bne.n	800b35e <netif_set_addr+0x46>
 800b35a:	2301      	movs	r3, #1
 800b35c:	e000      	b.n	800b360 <netif_set_addr+0x48>
 800b35e:	2300      	movs	r3, #0
 800b360:	617b      	str	r3, [r7, #20]
  if (remove) {
 800b362:	697b      	ldr	r3, [r7, #20]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d006      	beq.n	800b376 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b368:	f107 0310 	add.w	r3, r7, #16
 800b36c:	461a      	mov	r2, r3
 800b36e:	68b9      	ldr	r1, [r7, #8]
 800b370:	68f8      	ldr	r0, [r7, #12]
 800b372:	f7ff ff49 	bl	800b208 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800b376:	69fa      	ldr	r2, [r7, #28]
 800b378:	6879      	ldr	r1, [r7, #4]
 800b37a:	68f8      	ldr	r0, [r7, #12]
 800b37c:	f7ff ff8e 	bl	800b29c <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800b380:	69ba      	ldr	r2, [r7, #24]
 800b382:	6839      	ldr	r1, [r7, #0]
 800b384:	68f8      	ldr	r0, [r7, #12]
 800b386:	f7ff ffa8 	bl	800b2da <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800b38a:	697b      	ldr	r3, [r7, #20]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d106      	bne.n	800b39e <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b390:	f107 0310 	add.w	r3, r7, #16
 800b394:	461a      	mov	r2, r3
 800b396:	68b9      	ldr	r1, [r7, #8]
 800b398:	68f8      	ldr	r0, [r7, #12]
 800b39a:	f7ff ff35 	bl	800b208 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800b39e:	bf00      	nop
 800b3a0:	3720      	adds	r7, #32
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd80      	pop	{r7, pc}
 800b3a6:	bf00      	nop
 800b3a8:	08019134 	.word	0x08019134

0800b3ac <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800b3ac:	b480      	push	{r7}
 800b3ae:	b083      	sub	sp, #12
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800b3b4:	4a04      	ldr	r2, [pc, #16]	@ (800b3c8 <netif_set_default+0x1c>)
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800b3ba:	bf00      	nop
 800b3bc:	370c      	adds	r7, #12
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c4:	4770      	bx	lr
 800b3c6:	bf00      	nop
 800b3c8:	20009b20 	.word	0x20009b20

0800b3cc <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b082      	sub	sp, #8
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d107      	bne.n	800b3ea <netif_set_up+0x1e>
 800b3da:	4b0f      	ldr	r3, [pc, #60]	@ (800b418 <netif_set_up+0x4c>)
 800b3dc:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800b3e0:	490e      	ldr	r1, [pc, #56]	@ (800b41c <netif_set_up+0x50>)
 800b3e2:	480f      	ldr	r0, [pc, #60]	@ (800b420 <netif_set_up+0x54>)
 800b3e4:	f009 fef4 	bl	80151d0 <iprintf>
 800b3e8:	e013      	b.n	800b412 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b3f0:	f003 0301 	and.w	r3, r3, #1
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d10c      	bne.n	800b412 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b3fe:	f043 0301 	orr.w	r3, r3, #1
 800b402:	b2da      	uxtb	r2, r3
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b40a:	2103      	movs	r1, #3
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	f000 f809 	bl	800b424 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800b412:	3708      	adds	r7, #8
 800b414:	46bd      	mov	sp, r7
 800b416:	bd80      	pop	{r7, pc}
 800b418:	0801669c 	.word	0x0801669c
 800b41c:	08016824 	.word	0x08016824
 800b420:	080166ec 	.word	0x080166ec

0800b424 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b082      	sub	sp, #8
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
 800b42c:	460b      	mov	r3, r1
 800b42e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d106      	bne.n	800b444 <netif_issue_reports+0x20>
 800b436:	4b18      	ldr	r3, [pc, #96]	@ (800b498 <netif_issue_reports+0x74>)
 800b438:	f240 326d 	movw	r2, #877	@ 0x36d
 800b43c:	4917      	ldr	r1, [pc, #92]	@ (800b49c <netif_issue_reports+0x78>)
 800b43e:	4818      	ldr	r0, [pc, #96]	@ (800b4a0 <netif_issue_reports+0x7c>)
 800b440:	f009 fec6 	bl	80151d0 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b44a:	f003 0304 	and.w	r3, r3, #4
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d01e      	beq.n	800b490 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b458:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d017      	beq.n	800b490 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b460:	78fb      	ldrb	r3, [r7, #3]
 800b462:	f003 0301 	and.w	r3, r3, #1
 800b466:	2b00      	cmp	r3, #0
 800b468:	d013      	beq.n	800b492 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	3304      	adds	r3, #4
 800b46e:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b470:	2b00      	cmp	r3, #0
 800b472:	d00e      	beq.n	800b492 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b47a:	f003 0308 	and.w	r3, r3, #8
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d007      	beq.n	800b492 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	3304      	adds	r3, #4
 800b486:	4619      	mov	r1, r3
 800b488:	6878      	ldr	r0, [r7, #4]
 800b48a:	f008 f8ab 	bl	80135e4 <etharp_request>
 800b48e:	e000      	b.n	800b492 <netif_issue_reports+0x6e>
    return;
 800b490:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800b492:	3708      	adds	r7, #8
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}
 800b498:	0801669c 	.word	0x0801669c
 800b49c:	08016840 	.word	0x08016840
 800b4a0:	080166ec 	.word	0x080166ec

0800b4a4 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	b082      	sub	sp, #8
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d107      	bne.n	800b4c2 <netif_set_down+0x1e>
 800b4b2:	4b12      	ldr	r3, [pc, #72]	@ (800b4fc <netif_set_down+0x58>)
 800b4b4:	f240 329b 	movw	r2, #923	@ 0x39b
 800b4b8:	4911      	ldr	r1, [pc, #68]	@ (800b500 <netif_set_down+0x5c>)
 800b4ba:	4812      	ldr	r0, [pc, #72]	@ (800b504 <netif_set_down+0x60>)
 800b4bc:	f009 fe88 	bl	80151d0 <iprintf>
 800b4c0:	e019      	b.n	800b4f6 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b4c8:	f003 0301 	and.w	r3, r3, #1
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d012      	beq.n	800b4f6 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b4d6:	f023 0301 	bic.w	r3, r3, #1
 800b4da:	b2da      	uxtb	r2, r3
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b4e8:	f003 0308 	and.w	r3, r3, #8
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d002      	beq.n	800b4f6 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800b4f0:	6878      	ldr	r0, [r7, #4]
 800b4f2:	f007 fc35 	bl	8012d60 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800b4f6:	3708      	adds	r7, #8
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	bd80      	pop	{r7, pc}
 800b4fc:	0801669c 	.word	0x0801669c
 800b500:	08016864 	.word	0x08016864
 800b504:	080166ec 	.word	0x080166ec

0800b508 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b082      	sub	sp, #8
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2b00      	cmp	r3, #0
 800b514:	d107      	bne.n	800b526 <netif_set_link_up+0x1e>
 800b516:	4b13      	ldr	r3, [pc, #76]	@ (800b564 <netif_set_link_up+0x5c>)
 800b518:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800b51c:	4912      	ldr	r1, [pc, #72]	@ (800b568 <netif_set_link_up+0x60>)
 800b51e:	4813      	ldr	r0, [pc, #76]	@ (800b56c <netif_set_link_up+0x64>)
 800b520:	f009 fe56 	bl	80151d0 <iprintf>
 800b524:	e01b      	b.n	800b55e <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b52c:	f003 0304 	and.w	r3, r3, #4
 800b530:	2b00      	cmp	r3, #0
 800b532:	d114      	bne.n	800b55e <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b53a:	f043 0304 	orr.w	r3, r3, #4
 800b53e:	b2da      	uxtb	r2, r3
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b546:	2103      	movs	r1, #3
 800b548:	6878      	ldr	r0, [r7, #4]
 800b54a:	f7ff ff6b 	bl	800b424 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	69db      	ldr	r3, [r3, #28]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d003      	beq.n	800b55e <netif_set_link_up+0x56>
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	69db      	ldr	r3, [r3, #28]
 800b55a:	6878      	ldr	r0, [r7, #4]
 800b55c:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800b55e:	3708      	adds	r7, #8
 800b560:	46bd      	mov	sp, r7
 800b562:	bd80      	pop	{r7, pc}
 800b564:	0801669c 	.word	0x0801669c
 800b568:	08016884 	.word	0x08016884
 800b56c:	080166ec 	.word	0x080166ec

0800b570 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b082      	sub	sp, #8
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d107      	bne.n	800b58e <netif_set_link_down+0x1e>
 800b57e:	4b11      	ldr	r3, [pc, #68]	@ (800b5c4 <netif_set_link_down+0x54>)
 800b580:	f240 4206 	movw	r2, #1030	@ 0x406
 800b584:	4910      	ldr	r1, [pc, #64]	@ (800b5c8 <netif_set_link_down+0x58>)
 800b586:	4811      	ldr	r0, [pc, #68]	@ (800b5cc <netif_set_link_down+0x5c>)
 800b588:	f009 fe22 	bl	80151d0 <iprintf>
 800b58c:	e017      	b.n	800b5be <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b594:	f003 0304 	and.w	r3, r3, #4
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d010      	beq.n	800b5be <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b5a2:	f023 0304 	bic.w	r3, r3, #4
 800b5a6:	b2da      	uxtb	r2, r3
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	69db      	ldr	r3, [r3, #28]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d003      	beq.n	800b5be <netif_set_link_down+0x4e>
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	69db      	ldr	r3, [r3, #28]
 800b5ba:	6878      	ldr	r0, [r7, #4]
 800b5bc:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800b5be:	3708      	adds	r7, #8
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	bd80      	pop	{r7, pc}
 800b5c4:	0801669c 	.word	0x0801669c
 800b5c8:	080168a8 	.word	0x080168a8
 800b5cc:	080166ec 	.word	0x080166ec

0800b5d0 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800b5d0:	b480      	push	{r7}
 800b5d2:	b083      	sub	sp, #12
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
 800b5d8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d002      	beq.n	800b5e6 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	683a      	ldr	r2, [r7, #0]
 800b5e4:	61da      	str	r2, [r3, #28]
  }
}
 800b5e6:	bf00      	nop
 800b5e8:	370c      	adds	r7, #12
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f0:	4770      	bx	lr

0800b5f2 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800b5f2:	b480      	push	{r7}
 800b5f4:	b085      	sub	sp, #20
 800b5f6:	af00      	add	r7, sp, #0
 800b5f8:	60f8      	str	r0, [r7, #12]
 800b5fa:	60b9      	str	r1, [r7, #8]
 800b5fc:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800b5fe:	f06f 030b 	mvn.w	r3, #11
}
 800b602:	4618      	mov	r0, r3
 800b604:	3714      	adds	r7, #20
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr
	...

0800b610 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800b610:	b480      	push	{r7}
 800b612:	b085      	sub	sp, #20
 800b614:	af00      	add	r7, sp, #0
 800b616:	4603      	mov	r3, r0
 800b618:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800b61a:	79fb      	ldrb	r3, [r7, #7]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d013      	beq.n	800b648 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800b620:	4b0d      	ldr	r3, [pc, #52]	@ (800b658 <netif_get_by_index+0x48>)
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	60fb      	str	r3, [r7, #12]
 800b626:	e00c      	b.n	800b642 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b62e:	3301      	adds	r3, #1
 800b630:	b2db      	uxtb	r3, r3
 800b632:	79fa      	ldrb	r2, [r7, #7]
 800b634:	429a      	cmp	r2, r3
 800b636:	d101      	bne.n	800b63c <netif_get_by_index+0x2c>
        return netif; /* found! */
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	e006      	b.n	800b64a <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	60fb      	str	r3, [r7, #12]
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d1ef      	bne.n	800b628 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800b648:	2300      	movs	r3, #0
}
 800b64a:	4618      	mov	r0, r3
 800b64c:	3714      	adds	r7, #20
 800b64e:	46bd      	mov	sp, r7
 800b650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b654:	4770      	bx	lr
 800b656:	bf00      	nop
 800b658:	20009b1c 	.word	0x20009b1c

0800b65c <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b082      	sub	sp, #8
 800b660:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800b662:	4b0c      	ldr	r3, [pc, #48]	@ (800b694 <pbuf_free_ooseq+0x38>)
 800b664:	2200      	movs	r2, #0
 800b666:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800b668:	4b0b      	ldr	r3, [pc, #44]	@ (800b698 <pbuf_free_ooseq+0x3c>)
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	607b      	str	r3, [r7, #4]
 800b66e:	e00a      	b.n	800b686 <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b674:	2b00      	cmp	r3, #0
 800b676:	d003      	beq.n	800b680 <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800b678:	6878      	ldr	r0, [r7, #4]
 800b67a:	f002 fb4d 	bl	800dd18 <tcp_free_ooseq>
      return;
 800b67e:	e005      	b.n	800b68c <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	68db      	ldr	r3, [r3, #12]
 800b684:	607b      	str	r3, [r7, #4]
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d1f1      	bne.n	800b670 <pbuf_free_ooseq+0x14>
    }
  }
}
 800b68c:	3708      	adds	r7, #8
 800b68e:	46bd      	mov	sp, r7
 800b690:	bd80      	pop	{r7, pc}
 800b692:	bf00      	nop
 800b694:	20009b25 	.word	0x20009b25
 800b698:	20009b34 	.word	0x20009b34

0800b69c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800b69c:	b480      	push	{r7}
 800b69e:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800b6a0:	4b03      	ldr	r3, [pc, #12]	@ (800b6b0 <pbuf_pool_is_empty+0x14>)
 800b6a2:	2201      	movs	r2, #1
 800b6a4:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800b6a6:	bf00      	nop
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ae:	4770      	bx	lr
 800b6b0:	20009b25 	.word	0x20009b25

0800b6b4 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800b6b4:	b480      	push	{r7}
 800b6b6:	b085      	sub	sp, #20
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	60f8      	str	r0, [r7, #12]
 800b6bc:	60b9      	str	r1, [r7, #8]
 800b6be:	4611      	mov	r1, r2
 800b6c0:	461a      	mov	r2, r3
 800b6c2:	460b      	mov	r3, r1
 800b6c4:	80fb      	strh	r3, [r7, #6]
 800b6c6:	4613      	mov	r3, r2
 800b6c8:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	68ba      	ldr	r2, [r7, #8]
 800b6d4:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	88fa      	ldrh	r2, [r7, #6]
 800b6da:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	88ba      	ldrh	r2, [r7, #4]
 800b6e0:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800b6e2:	8b3b      	ldrh	r3, [r7, #24]
 800b6e4:	b2da      	uxtb	r2, r3
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	7f3a      	ldrb	r2, [r7, #28]
 800b6ee:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	2201      	movs	r2, #1
 800b6f4:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	73da      	strb	r2, [r3, #15]
}
 800b6fc:	bf00      	nop
 800b6fe:	3714      	adds	r7, #20
 800b700:	46bd      	mov	sp, r7
 800b702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b706:	4770      	bx	lr

0800b708 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b08c      	sub	sp, #48	@ 0x30
 800b70c:	af02      	add	r7, sp, #8
 800b70e:	4603      	mov	r3, r0
 800b710:	71fb      	strb	r3, [r7, #7]
 800b712:	460b      	mov	r3, r1
 800b714:	80bb      	strh	r3, [r7, #4]
 800b716:	4613      	mov	r3, r2
 800b718:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800b71a:	79fb      	ldrb	r3, [r7, #7]
 800b71c:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800b71e:	887b      	ldrh	r3, [r7, #2]
 800b720:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800b724:	d07f      	beq.n	800b826 <pbuf_alloc+0x11e>
 800b726:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800b72a:	f300 80c8 	bgt.w	800b8be <pbuf_alloc+0x1b6>
 800b72e:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800b732:	d010      	beq.n	800b756 <pbuf_alloc+0x4e>
 800b734:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800b738:	f300 80c1 	bgt.w	800b8be <pbuf_alloc+0x1b6>
 800b73c:	2b01      	cmp	r3, #1
 800b73e:	d002      	beq.n	800b746 <pbuf_alloc+0x3e>
 800b740:	2b41      	cmp	r3, #65	@ 0x41
 800b742:	f040 80bc 	bne.w	800b8be <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800b746:	887a      	ldrh	r2, [r7, #2]
 800b748:	88bb      	ldrh	r3, [r7, #4]
 800b74a:	4619      	mov	r1, r3
 800b74c:	2000      	movs	r0, #0
 800b74e:	f000 f8d1 	bl	800b8f4 <pbuf_alloc_reference>
 800b752:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800b754:	e0bd      	b.n	800b8d2 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800b756:	2300      	movs	r3, #0
 800b758:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800b75a:	2300      	movs	r3, #0
 800b75c:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800b75e:	88bb      	ldrh	r3, [r7, #4]
 800b760:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800b762:	2008      	movs	r0, #8
 800b764:	f7ff fbce 	bl	800af04 <memp_malloc>
 800b768:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800b76a:	693b      	ldr	r3, [r7, #16]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d109      	bne.n	800b784 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800b770:	f7ff ff94 	bl	800b69c <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800b774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b776:	2b00      	cmp	r3, #0
 800b778:	d002      	beq.n	800b780 <pbuf_alloc+0x78>
            pbuf_free(p);
 800b77a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b77c:	f000 faa8 	bl	800bcd0 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800b780:	2300      	movs	r3, #0
 800b782:	e0a7      	b.n	800b8d4 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b784:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b786:	3303      	adds	r3, #3
 800b788:	b29b      	uxth	r3, r3
 800b78a:	f023 0303 	bic.w	r3, r3, #3
 800b78e:	b29b      	uxth	r3, r3
 800b790:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800b794:	b29b      	uxth	r3, r3
 800b796:	8b7a      	ldrh	r2, [r7, #26]
 800b798:	4293      	cmp	r3, r2
 800b79a:	bf28      	it	cs
 800b79c:	4613      	movcs	r3, r2
 800b79e:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800b7a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b7a2:	3310      	adds	r3, #16
 800b7a4:	693a      	ldr	r2, [r7, #16]
 800b7a6:	4413      	add	r3, r2
 800b7a8:	3303      	adds	r3, #3
 800b7aa:	f023 0303 	bic.w	r3, r3, #3
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	89f9      	ldrh	r1, [r7, #14]
 800b7b2:	8b7a      	ldrh	r2, [r7, #26]
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	9301      	str	r3, [sp, #4]
 800b7b8:	887b      	ldrh	r3, [r7, #2]
 800b7ba:	9300      	str	r3, [sp, #0]
 800b7bc:	460b      	mov	r3, r1
 800b7be:	4601      	mov	r1, r0
 800b7c0:	6938      	ldr	r0, [r7, #16]
 800b7c2:	f7ff ff77 	bl	800b6b4 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800b7c6:	693b      	ldr	r3, [r7, #16]
 800b7c8:	685b      	ldr	r3, [r3, #4]
 800b7ca:	f003 0303 	and.w	r3, r3, #3
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d006      	beq.n	800b7e0 <pbuf_alloc+0xd8>
 800b7d2:	4b42      	ldr	r3, [pc, #264]	@ (800b8dc <pbuf_alloc+0x1d4>)
 800b7d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b7d8:	4941      	ldr	r1, [pc, #260]	@ (800b8e0 <pbuf_alloc+0x1d8>)
 800b7da:	4842      	ldr	r0, [pc, #264]	@ (800b8e4 <pbuf_alloc+0x1dc>)
 800b7dc:	f009 fcf8 	bl	80151d0 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800b7e0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b7e2:	3303      	adds	r3, #3
 800b7e4:	f023 0303 	bic.w	r3, r3, #3
 800b7e8:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800b7ec:	d106      	bne.n	800b7fc <pbuf_alloc+0xf4>
 800b7ee:	4b3b      	ldr	r3, [pc, #236]	@ (800b8dc <pbuf_alloc+0x1d4>)
 800b7f0:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800b7f4:	493c      	ldr	r1, [pc, #240]	@ (800b8e8 <pbuf_alloc+0x1e0>)
 800b7f6:	483b      	ldr	r0, [pc, #236]	@ (800b8e4 <pbuf_alloc+0x1dc>)
 800b7f8:	f009 fcea 	bl	80151d0 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800b7fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d102      	bne.n	800b808 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800b802:	693b      	ldr	r3, [r7, #16]
 800b804:	627b      	str	r3, [r7, #36]	@ 0x24
 800b806:	e002      	b.n	800b80e <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800b808:	69fb      	ldr	r3, [r7, #28]
 800b80a:	693a      	ldr	r2, [r7, #16]
 800b80c:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800b80e:	693b      	ldr	r3, [r7, #16]
 800b810:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800b812:	8b7a      	ldrh	r2, [r7, #26]
 800b814:	89fb      	ldrh	r3, [r7, #14]
 800b816:	1ad3      	subs	r3, r2, r3
 800b818:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800b81a:	2300      	movs	r3, #0
 800b81c:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800b81e:	8b7b      	ldrh	r3, [r7, #26]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d19e      	bne.n	800b762 <pbuf_alloc+0x5a>
      break;
 800b824:	e055      	b.n	800b8d2 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800b826:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b828:	3303      	adds	r3, #3
 800b82a:	b29b      	uxth	r3, r3
 800b82c:	f023 0303 	bic.w	r3, r3, #3
 800b830:	b29a      	uxth	r2, r3
 800b832:	88bb      	ldrh	r3, [r7, #4]
 800b834:	3303      	adds	r3, #3
 800b836:	b29b      	uxth	r3, r3
 800b838:	f023 0303 	bic.w	r3, r3, #3
 800b83c:	b29b      	uxth	r3, r3
 800b83e:	4413      	add	r3, r2
 800b840:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800b842:	8b3b      	ldrh	r3, [r7, #24]
 800b844:	3310      	adds	r3, #16
 800b846:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800b848:	8b3a      	ldrh	r2, [r7, #24]
 800b84a:	88bb      	ldrh	r3, [r7, #4]
 800b84c:	3303      	adds	r3, #3
 800b84e:	f023 0303 	bic.w	r3, r3, #3
 800b852:	429a      	cmp	r2, r3
 800b854:	d306      	bcc.n	800b864 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800b856:	8afa      	ldrh	r2, [r7, #22]
 800b858:	88bb      	ldrh	r3, [r7, #4]
 800b85a:	3303      	adds	r3, #3
 800b85c:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800b860:	429a      	cmp	r2, r3
 800b862:	d201      	bcs.n	800b868 <pbuf_alloc+0x160>
        return NULL;
 800b864:	2300      	movs	r3, #0
 800b866:	e035      	b.n	800b8d4 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800b868:	8afb      	ldrh	r3, [r7, #22]
 800b86a:	4618      	mov	r0, r3
 800b86c:	f7ff f9ba 	bl	800abe4 <mem_malloc>
 800b870:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800b872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b874:	2b00      	cmp	r3, #0
 800b876:	d101      	bne.n	800b87c <pbuf_alloc+0x174>
        return NULL;
 800b878:	2300      	movs	r3, #0
 800b87a:	e02b      	b.n	800b8d4 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800b87c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b87e:	3310      	adds	r3, #16
 800b880:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b882:	4413      	add	r3, r2
 800b884:	3303      	adds	r3, #3
 800b886:	f023 0303 	bic.w	r3, r3, #3
 800b88a:	4618      	mov	r0, r3
 800b88c:	88b9      	ldrh	r1, [r7, #4]
 800b88e:	88ba      	ldrh	r2, [r7, #4]
 800b890:	2300      	movs	r3, #0
 800b892:	9301      	str	r3, [sp, #4]
 800b894:	887b      	ldrh	r3, [r7, #2]
 800b896:	9300      	str	r3, [sp, #0]
 800b898:	460b      	mov	r3, r1
 800b89a:	4601      	mov	r1, r0
 800b89c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b89e:	f7ff ff09 	bl	800b6b4 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800b8a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8a4:	685b      	ldr	r3, [r3, #4]
 800b8a6:	f003 0303 	and.w	r3, r3, #3
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d010      	beq.n	800b8d0 <pbuf_alloc+0x1c8>
 800b8ae:	4b0b      	ldr	r3, [pc, #44]	@ (800b8dc <pbuf_alloc+0x1d4>)
 800b8b0:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800b8b4:	490d      	ldr	r1, [pc, #52]	@ (800b8ec <pbuf_alloc+0x1e4>)
 800b8b6:	480b      	ldr	r0, [pc, #44]	@ (800b8e4 <pbuf_alloc+0x1dc>)
 800b8b8:	f009 fc8a 	bl	80151d0 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800b8bc:	e008      	b.n	800b8d0 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800b8be:	4b07      	ldr	r3, [pc, #28]	@ (800b8dc <pbuf_alloc+0x1d4>)
 800b8c0:	f240 1227 	movw	r2, #295	@ 0x127
 800b8c4:	490a      	ldr	r1, [pc, #40]	@ (800b8f0 <pbuf_alloc+0x1e8>)
 800b8c6:	4807      	ldr	r0, [pc, #28]	@ (800b8e4 <pbuf_alloc+0x1dc>)
 800b8c8:	f009 fc82 	bl	80151d0 <iprintf>
      return NULL;
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	e001      	b.n	800b8d4 <pbuf_alloc+0x1cc>
      break;
 800b8d0:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800b8d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	3728      	adds	r7, #40	@ 0x28
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	bd80      	pop	{r7, pc}
 800b8dc:	080168cc 	.word	0x080168cc
 800b8e0:	080168fc 	.word	0x080168fc
 800b8e4:	0801692c 	.word	0x0801692c
 800b8e8:	08016954 	.word	0x08016954
 800b8ec:	08016988 	.word	0x08016988
 800b8f0:	080169b4 	.word	0x080169b4

0800b8f4 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b086      	sub	sp, #24
 800b8f8:	af02      	add	r7, sp, #8
 800b8fa:	6078      	str	r0, [r7, #4]
 800b8fc:	460b      	mov	r3, r1
 800b8fe:	807b      	strh	r3, [r7, #2]
 800b900:	4613      	mov	r3, r2
 800b902:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800b904:	883b      	ldrh	r3, [r7, #0]
 800b906:	2b41      	cmp	r3, #65	@ 0x41
 800b908:	d009      	beq.n	800b91e <pbuf_alloc_reference+0x2a>
 800b90a:	883b      	ldrh	r3, [r7, #0]
 800b90c:	2b01      	cmp	r3, #1
 800b90e:	d006      	beq.n	800b91e <pbuf_alloc_reference+0x2a>
 800b910:	4b0f      	ldr	r3, [pc, #60]	@ (800b950 <pbuf_alloc_reference+0x5c>)
 800b912:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800b916:	490f      	ldr	r1, [pc, #60]	@ (800b954 <pbuf_alloc_reference+0x60>)
 800b918:	480f      	ldr	r0, [pc, #60]	@ (800b958 <pbuf_alloc_reference+0x64>)
 800b91a:	f009 fc59 	bl	80151d0 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800b91e:	2007      	movs	r0, #7
 800b920:	f7ff faf0 	bl	800af04 <memp_malloc>
 800b924:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d101      	bne.n	800b930 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800b92c:	2300      	movs	r3, #0
 800b92e:	e00b      	b.n	800b948 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800b930:	8879      	ldrh	r1, [r7, #2]
 800b932:	887a      	ldrh	r2, [r7, #2]
 800b934:	2300      	movs	r3, #0
 800b936:	9301      	str	r3, [sp, #4]
 800b938:	883b      	ldrh	r3, [r7, #0]
 800b93a:	9300      	str	r3, [sp, #0]
 800b93c:	460b      	mov	r3, r1
 800b93e:	6879      	ldr	r1, [r7, #4]
 800b940:	68f8      	ldr	r0, [r7, #12]
 800b942:	f7ff feb7 	bl	800b6b4 <pbuf_init_alloced_pbuf>
  return p;
 800b946:	68fb      	ldr	r3, [r7, #12]
}
 800b948:	4618      	mov	r0, r3
 800b94a:	3710      	adds	r7, #16
 800b94c:	46bd      	mov	sp, r7
 800b94e:	bd80      	pop	{r7, pc}
 800b950:	080168cc 	.word	0x080168cc
 800b954:	080169d0 	.word	0x080169d0
 800b958:	0801692c 	.word	0x0801692c

0800b95c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b088      	sub	sp, #32
 800b960:	af02      	add	r7, sp, #8
 800b962:	607b      	str	r3, [r7, #4]
 800b964:	4603      	mov	r3, r0
 800b966:	73fb      	strb	r3, [r7, #15]
 800b968:	460b      	mov	r3, r1
 800b96a:	81bb      	strh	r3, [r7, #12]
 800b96c:	4613      	mov	r3, r2
 800b96e:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800b970:	7bfb      	ldrb	r3, [r7, #15]
 800b972:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800b974:	8a7b      	ldrh	r3, [r7, #18]
 800b976:	3303      	adds	r3, #3
 800b978:	f023 0203 	bic.w	r2, r3, #3
 800b97c:	89bb      	ldrh	r3, [r7, #12]
 800b97e:	441a      	add	r2, r3
 800b980:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b982:	429a      	cmp	r2, r3
 800b984:	d901      	bls.n	800b98a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800b986:	2300      	movs	r3, #0
 800b988:	e018      	b.n	800b9bc <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800b98a:	6a3b      	ldr	r3, [r7, #32]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d007      	beq.n	800b9a0 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800b990:	8a7b      	ldrh	r3, [r7, #18]
 800b992:	3303      	adds	r3, #3
 800b994:	f023 0303 	bic.w	r3, r3, #3
 800b998:	6a3a      	ldr	r2, [r7, #32]
 800b99a:	4413      	add	r3, r2
 800b99c:	617b      	str	r3, [r7, #20]
 800b99e:	e001      	b.n	800b9a4 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	89b9      	ldrh	r1, [r7, #12]
 800b9a8:	89ba      	ldrh	r2, [r7, #12]
 800b9aa:	2302      	movs	r3, #2
 800b9ac:	9301      	str	r3, [sp, #4]
 800b9ae:	897b      	ldrh	r3, [r7, #10]
 800b9b0:	9300      	str	r3, [sp, #0]
 800b9b2:	460b      	mov	r3, r1
 800b9b4:	6979      	ldr	r1, [r7, #20]
 800b9b6:	f7ff fe7d 	bl	800b6b4 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800b9ba:	687b      	ldr	r3, [r7, #4]
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3718      	adds	r7, #24
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bd80      	pop	{r7, pc}

0800b9c4 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b084      	sub	sp, #16
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
 800b9cc:	460b      	mov	r3, r1
 800b9ce:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d106      	bne.n	800b9e4 <pbuf_realloc+0x20>
 800b9d6:	4b3a      	ldr	r3, [pc, #232]	@ (800bac0 <pbuf_realloc+0xfc>)
 800b9d8:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800b9dc:	4939      	ldr	r1, [pc, #228]	@ (800bac4 <pbuf_realloc+0x100>)
 800b9de:	483a      	ldr	r0, [pc, #232]	@ (800bac8 <pbuf_realloc+0x104>)
 800b9e0:	f009 fbf6 	bl	80151d0 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	891b      	ldrh	r3, [r3, #8]
 800b9e8:	887a      	ldrh	r2, [r7, #2]
 800b9ea:	429a      	cmp	r2, r3
 800b9ec:	d263      	bcs.n	800bab6 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	891a      	ldrh	r2, [r3, #8]
 800b9f2:	887b      	ldrh	r3, [r7, #2]
 800b9f4:	1ad3      	subs	r3, r2, r3
 800b9f6:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800b9f8:	887b      	ldrh	r3, [r7, #2]
 800b9fa:	817b      	strh	r3, [r7, #10]
  q = p;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800ba00:	e018      	b.n	800ba34 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	895b      	ldrh	r3, [r3, #10]
 800ba06:	897a      	ldrh	r2, [r7, #10]
 800ba08:	1ad3      	subs	r3, r2, r3
 800ba0a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	891a      	ldrh	r2, [r3, #8]
 800ba10:	893b      	ldrh	r3, [r7, #8]
 800ba12:	1ad3      	subs	r3, r2, r3
 800ba14:	b29a      	uxth	r2, r3
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d106      	bne.n	800ba34 <pbuf_realloc+0x70>
 800ba26:	4b26      	ldr	r3, [pc, #152]	@ (800bac0 <pbuf_realloc+0xfc>)
 800ba28:	f240 12af 	movw	r2, #431	@ 0x1af
 800ba2c:	4927      	ldr	r1, [pc, #156]	@ (800bacc <pbuf_realloc+0x108>)
 800ba2e:	4826      	ldr	r0, [pc, #152]	@ (800bac8 <pbuf_realloc+0x104>)
 800ba30:	f009 fbce 	bl	80151d0 <iprintf>
  while (rem_len > q->len) {
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	895b      	ldrh	r3, [r3, #10]
 800ba38:	897a      	ldrh	r2, [r7, #10]
 800ba3a:	429a      	cmp	r2, r3
 800ba3c:	d8e1      	bhi.n	800ba02 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	7b1b      	ldrb	r3, [r3, #12]
 800ba42:	f003 030f 	and.w	r3, r3, #15
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d121      	bne.n	800ba8e <pbuf_realloc+0xca>
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	895b      	ldrh	r3, [r3, #10]
 800ba4e:	897a      	ldrh	r2, [r7, #10]
 800ba50:	429a      	cmp	r2, r3
 800ba52:	d01c      	beq.n	800ba8e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	7b5b      	ldrb	r3, [r3, #13]
 800ba58:	f003 0302 	and.w	r3, r3, #2
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d116      	bne.n	800ba8e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	685a      	ldr	r2, [r3, #4]
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	1ad3      	subs	r3, r2, r3
 800ba68:	b29a      	uxth	r2, r3
 800ba6a:	897b      	ldrh	r3, [r7, #10]
 800ba6c:	4413      	add	r3, r2
 800ba6e:	b29b      	uxth	r3, r3
 800ba70:	4619      	mov	r1, r3
 800ba72:	68f8      	ldr	r0, [r7, #12]
 800ba74:	f7fe ffba 	bl	800a9ec <mem_trim>
 800ba78:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d106      	bne.n	800ba8e <pbuf_realloc+0xca>
 800ba80:	4b0f      	ldr	r3, [pc, #60]	@ (800bac0 <pbuf_realloc+0xfc>)
 800ba82:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800ba86:	4912      	ldr	r1, [pc, #72]	@ (800bad0 <pbuf_realloc+0x10c>)
 800ba88:	480f      	ldr	r0, [pc, #60]	@ (800bac8 <pbuf_realloc+0x104>)
 800ba8a:	f009 fba1 	bl	80151d0 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	897a      	ldrh	r2, [r7, #10]
 800ba92:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	895a      	ldrh	r2, [r3, #10]
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d004      	beq.n	800baae <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	4618      	mov	r0, r3
 800baaa:	f000 f911 	bl	800bcd0 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	2200      	movs	r2, #0
 800bab2:	601a      	str	r2, [r3, #0]
 800bab4:	e000      	b.n	800bab8 <pbuf_realloc+0xf4>
    return;
 800bab6:	bf00      	nop

}
 800bab8:	3710      	adds	r7, #16
 800baba:	46bd      	mov	sp, r7
 800babc:	bd80      	pop	{r7, pc}
 800babe:	bf00      	nop
 800bac0:	080168cc 	.word	0x080168cc
 800bac4:	080169e4 	.word	0x080169e4
 800bac8:	0801692c 	.word	0x0801692c
 800bacc:	080169fc 	.word	0x080169fc
 800bad0:	08016a14 	.word	0x08016a14

0800bad4 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b086      	sub	sp, #24
 800bad8:	af00      	add	r7, sp, #0
 800bada:	60f8      	str	r0, [r7, #12]
 800badc:	60b9      	str	r1, [r7, #8]
 800bade:	4613      	mov	r3, r2
 800bae0:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d106      	bne.n	800baf6 <pbuf_add_header_impl+0x22>
 800bae8:	4b2b      	ldr	r3, [pc, #172]	@ (800bb98 <pbuf_add_header_impl+0xc4>)
 800baea:	f240 12df 	movw	r2, #479	@ 0x1df
 800baee:	492b      	ldr	r1, [pc, #172]	@ (800bb9c <pbuf_add_header_impl+0xc8>)
 800baf0:	482b      	ldr	r0, [pc, #172]	@ (800bba0 <pbuf_add_header_impl+0xcc>)
 800baf2:	f009 fb6d 	bl	80151d0 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d003      	beq.n	800bb04 <pbuf_add_header_impl+0x30>
 800bafc:	68bb      	ldr	r3, [r7, #8]
 800bafe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb02:	d301      	bcc.n	800bb08 <pbuf_add_header_impl+0x34>
    return 1;
 800bb04:	2301      	movs	r3, #1
 800bb06:	e043      	b.n	800bb90 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d101      	bne.n	800bb12 <pbuf_add_header_impl+0x3e>
    return 0;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	e03e      	b.n	800bb90 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800bb12:	68bb      	ldr	r3, [r7, #8]
 800bb14:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	891a      	ldrh	r2, [r3, #8]
 800bb1a:	8a7b      	ldrh	r3, [r7, #18]
 800bb1c:	4413      	add	r3, r2
 800bb1e:	b29b      	uxth	r3, r3
 800bb20:	8a7a      	ldrh	r2, [r7, #18]
 800bb22:	429a      	cmp	r2, r3
 800bb24:	d901      	bls.n	800bb2a <pbuf_add_header_impl+0x56>
    return 1;
 800bb26:	2301      	movs	r3, #1
 800bb28:	e032      	b.n	800bb90 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	7b1b      	ldrb	r3, [r3, #12]
 800bb2e:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800bb30:	8a3b      	ldrh	r3, [r7, #16]
 800bb32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d00c      	beq.n	800bb54 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	685a      	ldr	r2, [r3, #4]
 800bb3e:	68bb      	ldr	r3, [r7, #8]
 800bb40:	425b      	negs	r3, r3
 800bb42:	4413      	add	r3, r2
 800bb44:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	3310      	adds	r3, #16
 800bb4a:	697a      	ldr	r2, [r7, #20]
 800bb4c:	429a      	cmp	r2, r3
 800bb4e:	d20d      	bcs.n	800bb6c <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800bb50:	2301      	movs	r3, #1
 800bb52:	e01d      	b.n	800bb90 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800bb54:	79fb      	ldrb	r3, [r7, #7]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d006      	beq.n	800bb68 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	685a      	ldr	r2, [r3, #4]
 800bb5e:	68bb      	ldr	r3, [r7, #8]
 800bb60:	425b      	negs	r3, r3
 800bb62:	4413      	add	r3, r2
 800bb64:	617b      	str	r3, [r7, #20]
 800bb66:	e001      	b.n	800bb6c <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800bb68:	2301      	movs	r3, #1
 800bb6a:	e011      	b.n	800bb90 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	697a      	ldr	r2, [r7, #20]
 800bb70:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	895a      	ldrh	r2, [r3, #10]
 800bb76:	8a7b      	ldrh	r3, [r7, #18]
 800bb78:	4413      	add	r3, r2
 800bb7a:	b29a      	uxth	r2, r3
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	891a      	ldrh	r2, [r3, #8]
 800bb84:	8a7b      	ldrh	r3, [r7, #18]
 800bb86:	4413      	add	r3, r2
 800bb88:	b29a      	uxth	r2, r3
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	811a      	strh	r2, [r3, #8]


  return 0;
 800bb8e:	2300      	movs	r3, #0
}
 800bb90:	4618      	mov	r0, r3
 800bb92:	3718      	adds	r7, #24
 800bb94:	46bd      	mov	sp, r7
 800bb96:	bd80      	pop	{r7, pc}
 800bb98:	080168cc 	.word	0x080168cc
 800bb9c:	08016a30 	.word	0x08016a30
 800bba0:	0801692c 	.word	0x0801692c

0800bba4 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b082      	sub	sp, #8
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	6078      	str	r0, [r7, #4]
 800bbac:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800bbae:	2200      	movs	r2, #0
 800bbb0:	6839      	ldr	r1, [r7, #0]
 800bbb2:	6878      	ldr	r0, [r7, #4]
 800bbb4:	f7ff ff8e 	bl	800bad4 <pbuf_add_header_impl>
 800bbb8:	4603      	mov	r3, r0
}
 800bbba:	4618      	mov	r0, r3
 800bbbc:	3708      	adds	r7, #8
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	bd80      	pop	{r7, pc}
	...

0800bbc4 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b084      	sub	sp, #16
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
 800bbcc:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d106      	bne.n	800bbe2 <pbuf_remove_header+0x1e>
 800bbd4:	4b20      	ldr	r3, [pc, #128]	@ (800bc58 <pbuf_remove_header+0x94>)
 800bbd6:	f240 224b 	movw	r2, #587	@ 0x24b
 800bbda:	4920      	ldr	r1, [pc, #128]	@ (800bc5c <pbuf_remove_header+0x98>)
 800bbdc:	4820      	ldr	r0, [pc, #128]	@ (800bc60 <pbuf_remove_header+0x9c>)
 800bbde:	f009 faf7 	bl	80151d0 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d003      	beq.n	800bbf0 <pbuf_remove_header+0x2c>
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bbee:	d301      	bcc.n	800bbf4 <pbuf_remove_header+0x30>
    return 1;
 800bbf0:	2301      	movs	r3, #1
 800bbf2:	e02c      	b.n	800bc4e <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d101      	bne.n	800bbfe <pbuf_remove_header+0x3a>
    return 0;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	e027      	b.n	800bc4e <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	895b      	ldrh	r3, [r3, #10]
 800bc06:	89fa      	ldrh	r2, [r7, #14]
 800bc08:	429a      	cmp	r2, r3
 800bc0a:	d908      	bls.n	800bc1e <pbuf_remove_header+0x5a>
 800bc0c:	4b12      	ldr	r3, [pc, #72]	@ (800bc58 <pbuf_remove_header+0x94>)
 800bc0e:	f240 2255 	movw	r2, #597	@ 0x255
 800bc12:	4914      	ldr	r1, [pc, #80]	@ (800bc64 <pbuf_remove_header+0xa0>)
 800bc14:	4812      	ldr	r0, [pc, #72]	@ (800bc60 <pbuf_remove_header+0x9c>)
 800bc16:	f009 fadb 	bl	80151d0 <iprintf>
 800bc1a:	2301      	movs	r3, #1
 800bc1c:	e017      	b.n	800bc4e <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	685b      	ldr	r3, [r3, #4]
 800bc22:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	685a      	ldr	r2, [r3, #4]
 800bc28:	683b      	ldr	r3, [r7, #0]
 800bc2a:	441a      	add	r2, r3
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	895a      	ldrh	r2, [r3, #10]
 800bc34:	89fb      	ldrh	r3, [r7, #14]
 800bc36:	1ad3      	subs	r3, r2, r3
 800bc38:	b29a      	uxth	r2, r3
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	891a      	ldrh	r2, [r3, #8]
 800bc42:	89fb      	ldrh	r3, [r7, #14]
 800bc44:	1ad3      	subs	r3, r2, r3
 800bc46:	b29a      	uxth	r2, r3
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800bc4c:	2300      	movs	r3, #0
}
 800bc4e:	4618      	mov	r0, r3
 800bc50:	3710      	adds	r7, #16
 800bc52:	46bd      	mov	sp, r7
 800bc54:	bd80      	pop	{r7, pc}
 800bc56:	bf00      	nop
 800bc58:	080168cc 	.word	0x080168cc
 800bc5c:	08016a30 	.word	0x08016a30
 800bc60:	0801692c 	.word	0x0801692c
 800bc64:	08016a3c 	.word	0x08016a3c

0800bc68 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b082      	sub	sp, #8
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	6078      	str	r0, [r7, #4]
 800bc70:	460b      	mov	r3, r1
 800bc72:	807b      	strh	r3, [r7, #2]
 800bc74:	4613      	mov	r3, r2
 800bc76:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800bc78:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	da08      	bge.n	800bc92 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800bc80:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bc84:	425b      	negs	r3, r3
 800bc86:	4619      	mov	r1, r3
 800bc88:	6878      	ldr	r0, [r7, #4]
 800bc8a:	f7ff ff9b 	bl	800bbc4 <pbuf_remove_header>
 800bc8e:	4603      	mov	r3, r0
 800bc90:	e007      	b.n	800bca2 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800bc92:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bc96:	787a      	ldrb	r2, [r7, #1]
 800bc98:	4619      	mov	r1, r3
 800bc9a:	6878      	ldr	r0, [r7, #4]
 800bc9c:	f7ff ff1a 	bl	800bad4 <pbuf_add_header_impl>
 800bca0:	4603      	mov	r3, r0
  }
}
 800bca2:	4618      	mov	r0, r3
 800bca4:	3708      	adds	r7, #8
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}

0800bcaa <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800bcaa:	b580      	push	{r7, lr}
 800bcac:	b082      	sub	sp, #8
 800bcae:	af00      	add	r7, sp, #0
 800bcb0:	6078      	str	r0, [r7, #4]
 800bcb2:	460b      	mov	r3, r1
 800bcb4:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800bcb6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bcba:	2201      	movs	r2, #1
 800bcbc:	4619      	mov	r1, r3
 800bcbe:	6878      	ldr	r0, [r7, #4]
 800bcc0:	f7ff ffd2 	bl	800bc68 <pbuf_header_impl>
 800bcc4:	4603      	mov	r3, r0
}
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	3708      	adds	r7, #8
 800bcca:	46bd      	mov	sp, r7
 800bccc:	bd80      	pop	{r7, pc}
	...

0800bcd0 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b086      	sub	sp, #24
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d10b      	bne.n	800bcf6 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d106      	bne.n	800bcf2 <pbuf_free+0x22>
 800bce4:	4b38      	ldr	r3, [pc, #224]	@ (800bdc8 <pbuf_free+0xf8>)
 800bce6:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800bcea:	4938      	ldr	r1, [pc, #224]	@ (800bdcc <pbuf_free+0xfc>)
 800bcec:	4838      	ldr	r0, [pc, #224]	@ (800bdd0 <pbuf_free+0x100>)
 800bcee:	f009 fa6f 	bl	80151d0 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	e063      	b.n	800bdbe <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800bcfa:	e05c      	b.n	800bdb6 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	7b9b      	ldrb	r3, [r3, #14]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d106      	bne.n	800bd12 <pbuf_free+0x42>
 800bd04:	4b30      	ldr	r3, [pc, #192]	@ (800bdc8 <pbuf_free+0xf8>)
 800bd06:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800bd0a:	4932      	ldr	r1, [pc, #200]	@ (800bdd4 <pbuf_free+0x104>)
 800bd0c:	4830      	ldr	r0, [pc, #192]	@ (800bdd0 <pbuf_free+0x100>)
 800bd0e:	f009 fa5f 	bl	80151d0 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	7b9b      	ldrb	r3, [r3, #14]
 800bd16:	3b01      	subs	r3, #1
 800bd18:	b2da      	uxtb	r2, r3
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	739a      	strb	r2, [r3, #14]
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	7b9b      	ldrb	r3, [r3, #14]
 800bd22:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800bd24:	7dbb      	ldrb	r3, [r7, #22]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d143      	bne.n	800bdb2 <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	7b1b      	ldrb	r3, [r3, #12]
 800bd34:	f003 030f 	and.w	r3, r3, #15
 800bd38:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	7b5b      	ldrb	r3, [r3, #13]
 800bd3e:	f003 0302 	and.w	r3, r3, #2
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d011      	beq.n	800bd6a <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800bd4a:	68bb      	ldr	r3, [r7, #8]
 800bd4c:	691b      	ldr	r3, [r3, #16]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d106      	bne.n	800bd60 <pbuf_free+0x90>
 800bd52:	4b1d      	ldr	r3, [pc, #116]	@ (800bdc8 <pbuf_free+0xf8>)
 800bd54:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800bd58:	491f      	ldr	r1, [pc, #124]	@ (800bdd8 <pbuf_free+0x108>)
 800bd5a:	481d      	ldr	r0, [pc, #116]	@ (800bdd0 <pbuf_free+0x100>)
 800bd5c:	f009 fa38 	bl	80151d0 <iprintf>
        pc->custom_free_function(p);
 800bd60:	68bb      	ldr	r3, [r7, #8]
 800bd62:	691b      	ldr	r3, [r3, #16]
 800bd64:	6878      	ldr	r0, [r7, #4]
 800bd66:	4798      	blx	r3
 800bd68:	e01d      	b.n	800bda6 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800bd6a:	7bfb      	ldrb	r3, [r7, #15]
 800bd6c:	2b02      	cmp	r3, #2
 800bd6e:	d104      	bne.n	800bd7a <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800bd70:	6879      	ldr	r1, [r7, #4]
 800bd72:	2008      	movs	r0, #8
 800bd74:	f7ff f936 	bl	800afe4 <memp_free>
 800bd78:	e015      	b.n	800bda6 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800bd7a:	7bfb      	ldrb	r3, [r7, #15]
 800bd7c:	2b01      	cmp	r3, #1
 800bd7e:	d104      	bne.n	800bd8a <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800bd80:	6879      	ldr	r1, [r7, #4]
 800bd82:	2007      	movs	r0, #7
 800bd84:	f7ff f92e 	bl	800afe4 <memp_free>
 800bd88:	e00d      	b.n	800bda6 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800bd8a:	7bfb      	ldrb	r3, [r7, #15]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d103      	bne.n	800bd98 <pbuf_free+0xc8>
          mem_free(p);
 800bd90:	6878      	ldr	r0, [r7, #4]
 800bd92:	f7fe fdc1 	bl	800a918 <mem_free>
 800bd96:	e006      	b.n	800bda6 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800bd98:	4b0b      	ldr	r3, [pc, #44]	@ (800bdc8 <pbuf_free+0xf8>)
 800bd9a:	f240 320f 	movw	r2, #783	@ 0x30f
 800bd9e:	490f      	ldr	r1, [pc, #60]	@ (800bddc <pbuf_free+0x10c>)
 800bda0:	480b      	ldr	r0, [pc, #44]	@ (800bdd0 <pbuf_free+0x100>)
 800bda2:	f009 fa15 	bl	80151d0 <iprintf>
        }
      }
      count++;
 800bda6:	7dfb      	ldrb	r3, [r7, #23]
 800bda8:	3301      	adds	r3, #1
 800bdaa:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800bdac:	693b      	ldr	r3, [r7, #16]
 800bdae:	607b      	str	r3, [r7, #4]
 800bdb0:	e001      	b.n	800bdb6 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d19f      	bne.n	800bcfc <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800bdbc:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	3718      	adds	r7, #24
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd80      	pop	{r7, pc}
 800bdc6:	bf00      	nop
 800bdc8:	080168cc 	.word	0x080168cc
 800bdcc:	08016a30 	.word	0x08016a30
 800bdd0:	0801692c 	.word	0x0801692c
 800bdd4:	08016a5c 	.word	0x08016a5c
 800bdd8:	08016a74 	.word	0x08016a74
 800bddc:	08016a98 	.word	0x08016a98

0800bde0 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800bde0:	b480      	push	{r7}
 800bde2:	b085      	sub	sp, #20
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800bde8:	2300      	movs	r3, #0
 800bdea:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800bdec:	e005      	b.n	800bdfa <pbuf_clen+0x1a>
    ++len;
 800bdee:	89fb      	ldrh	r3, [r7, #14]
 800bdf0:	3301      	adds	r3, #1
 800bdf2:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d1f6      	bne.n	800bdee <pbuf_clen+0xe>
  }
  return len;
 800be00:	89fb      	ldrh	r3, [r7, #14]
}
 800be02:	4618      	mov	r0, r3
 800be04:	3714      	adds	r7, #20
 800be06:	46bd      	mov	sp, r7
 800be08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0c:	4770      	bx	lr
	...

0800be10 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b082      	sub	sp, #8
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d010      	beq.n	800be40 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	7b9b      	ldrb	r3, [r3, #14]
 800be22:	3301      	adds	r3, #1
 800be24:	b2da      	uxtb	r2, r3
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	7b9b      	ldrb	r3, [r3, #14]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d106      	bne.n	800be40 <pbuf_ref+0x30>
 800be32:	4b05      	ldr	r3, [pc, #20]	@ (800be48 <pbuf_ref+0x38>)
 800be34:	f240 3242 	movw	r2, #834	@ 0x342
 800be38:	4904      	ldr	r1, [pc, #16]	@ (800be4c <pbuf_ref+0x3c>)
 800be3a:	4805      	ldr	r0, [pc, #20]	@ (800be50 <pbuf_ref+0x40>)
 800be3c:	f009 f9c8 	bl	80151d0 <iprintf>
  }
}
 800be40:	bf00      	nop
 800be42:	3708      	adds	r7, #8
 800be44:	46bd      	mov	sp, r7
 800be46:	bd80      	pop	{r7, pc}
 800be48:	080168cc 	.word	0x080168cc
 800be4c:	08016aac 	.word	0x08016aac
 800be50:	0801692c 	.word	0x0801692c

0800be54 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800be54:	b580      	push	{r7, lr}
 800be56:	b084      	sub	sp, #16
 800be58:	af00      	add	r7, sp, #0
 800be5a:	6078      	str	r0, [r7, #4]
 800be5c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d002      	beq.n	800be6a <pbuf_cat+0x16>
 800be64:	683b      	ldr	r3, [r7, #0]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d107      	bne.n	800be7a <pbuf_cat+0x26>
 800be6a:	4b20      	ldr	r3, [pc, #128]	@ (800beec <pbuf_cat+0x98>)
 800be6c:	f240 3259 	movw	r2, #857	@ 0x359
 800be70:	491f      	ldr	r1, [pc, #124]	@ (800bef0 <pbuf_cat+0x9c>)
 800be72:	4820      	ldr	r0, [pc, #128]	@ (800bef4 <pbuf_cat+0xa0>)
 800be74:	f009 f9ac 	bl	80151d0 <iprintf>
 800be78:	e034      	b.n	800bee4 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	60fb      	str	r3, [r7, #12]
 800be7e:	e00a      	b.n	800be96 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	891a      	ldrh	r2, [r3, #8]
 800be84:	683b      	ldr	r3, [r7, #0]
 800be86:	891b      	ldrh	r3, [r3, #8]
 800be88:	4413      	add	r3, r2
 800be8a:	b29a      	uxth	r2, r3
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	60fb      	str	r3, [r7, #12]
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d1f0      	bne.n	800be80 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	891a      	ldrh	r2, [r3, #8]
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	895b      	ldrh	r3, [r3, #10]
 800bea6:	429a      	cmp	r2, r3
 800bea8:	d006      	beq.n	800beb8 <pbuf_cat+0x64>
 800beaa:	4b10      	ldr	r3, [pc, #64]	@ (800beec <pbuf_cat+0x98>)
 800beac:	f240 3262 	movw	r2, #866	@ 0x362
 800beb0:	4911      	ldr	r1, [pc, #68]	@ (800bef8 <pbuf_cat+0xa4>)
 800beb2:	4810      	ldr	r0, [pc, #64]	@ (800bef4 <pbuf_cat+0xa0>)
 800beb4:	f009 f98c 	bl	80151d0 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d006      	beq.n	800bece <pbuf_cat+0x7a>
 800bec0:	4b0a      	ldr	r3, [pc, #40]	@ (800beec <pbuf_cat+0x98>)
 800bec2:	f240 3263 	movw	r2, #867	@ 0x363
 800bec6:	490d      	ldr	r1, [pc, #52]	@ (800befc <pbuf_cat+0xa8>)
 800bec8:	480a      	ldr	r0, [pc, #40]	@ (800bef4 <pbuf_cat+0xa0>)
 800beca:	f009 f981 	bl	80151d0 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	891a      	ldrh	r2, [r3, #8]
 800bed2:	683b      	ldr	r3, [r7, #0]
 800bed4:	891b      	ldrh	r3, [r3, #8]
 800bed6:	4413      	add	r3, r2
 800bed8:	b29a      	uxth	r2, r3
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	683a      	ldr	r2, [r7, #0]
 800bee2:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800bee4:	3710      	adds	r7, #16
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd80      	pop	{r7, pc}
 800beea:	bf00      	nop
 800beec:	080168cc 	.word	0x080168cc
 800bef0:	08016ac0 	.word	0x08016ac0
 800bef4:	0801692c 	.word	0x0801692c
 800bef8:	08016af8 	.word	0x08016af8
 800befc:	08016b28 	.word	0x08016b28

0800bf00 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	b086      	sub	sp, #24
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
 800bf08:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	617b      	str	r3, [r7, #20]
 800bf0e:	2300      	movs	r3, #0
 800bf10:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d008      	beq.n	800bf2a <pbuf_copy+0x2a>
 800bf18:	683b      	ldr	r3, [r7, #0]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d005      	beq.n	800bf2a <pbuf_copy+0x2a>
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	891a      	ldrh	r2, [r3, #8]
 800bf22:	683b      	ldr	r3, [r7, #0]
 800bf24:	891b      	ldrh	r3, [r3, #8]
 800bf26:	429a      	cmp	r2, r3
 800bf28:	d209      	bcs.n	800bf3e <pbuf_copy+0x3e>
 800bf2a:	4b57      	ldr	r3, [pc, #348]	@ (800c088 <pbuf_copy+0x188>)
 800bf2c:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800bf30:	4956      	ldr	r1, [pc, #344]	@ (800c08c <pbuf_copy+0x18c>)
 800bf32:	4857      	ldr	r0, [pc, #348]	@ (800c090 <pbuf_copy+0x190>)
 800bf34:	f009 f94c 	bl	80151d0 <iprintf>
 800bf38:	f06f 030f 	mvn.w	r3, #15
 800bf3c:	e09f      	b.n	800c07e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	895b      	ldrh	r3, [r3, #10]
 800bf42:	461a      	mov	r2, r3
 800bf44:	697b      	ldr	r3, [r7, #20]
 800bf46:	1ad2      	subs	r2, r2, r3
 800bf48:	683b      	ldr	r3, [r7, #0]
 800bf4a:	895b      	ldrh	r3, [r3, #10]
 800bf4c:	4619      	mov	r1, r3
 800bf4e:	693b      	ldr	r3, [r7, #16]
 800bf50:	1acb      	subs	r3, r1, r3
 800bf52:	429a      	cmp	r2, r3
 800bf54:	d306      	bcc.n	800bf64 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800bf56:	683b      	ldr	r3, [r7, #0]
 800bf58:	895b      	ldrh	r3, [r3, #10]
 800bf5a:	461a      	mov	r2, r3
 800bf5c:	693b      	ldr	r3, [r7, #16]
 800bf5e:	1ad3      	subs	r3, r2, r3
 800bf60:	60fb      	str	r3, [r7, #12]
 800bf62:	e005      	b.n	800bf70 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	895b      	ldrh	r3, [r3, #10]
 800bf68:	461a      	mov	r2, r3
 800bf6a:	697b      	ldr	r3, [r7, #20]
 800bf6c:	1ad3      	subs	r3, r2, r3
 800bf6e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	685a      	ldr	r2, [r3, #4]
 800bf74:	697b      	ldr	r3, [r7, #20]
 800bf76:	18d0      	adds	r0, r2, r3
 800bf78:	683b      	ldr	r3, [r7, #0]
 800bf7a:	685a      	ldr	r2, [r3, #4]
 800bf7c:	693b      	ldr	r3, [r7, #16]
 800bf7e:	4413      	add	r3, r2
 800bf80:	68fa      	ldr	r2, [r7, #12]
 800bf82:	4619      	mov	r1, r3
 800bf84:	f009 fa49 	bl	801541a <memcpy>
    offset_to += len;
 800bf88:	697a      	ldr	r2, [r7, #20]
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	4413      	add	r3, r2
 800bf8e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800bf90:	693a      	ldr	r2, [r7, #16]
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	4413      	add	r3, r2
 800bf96:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	895b      	ldrh	r3, [r3, #10]
 800bf9c:	461a      	mov	r2, r3
 800bf9e:	697b      	ldr	r3, [r7, #20]
 800bfa0:	4293      	cmp	r3, r2
 800bfa2:	d906      	bls.n	800bfb2 <pbuf_copy+0xb2>
 800bfa4:	4b38      	ldr	r3, [pc, #224]	@ (800c088 <pbuf_copy+0x188>)
 800bfa6:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800bfaa:	493a      	ldr	r1, [pc, #232]	@ (800c094 <pbuf_copy+0x194>)
 800bfac:	4838      	ldr	r0, [pc, #224]	@ (800c090 <pbuf_copy+0x190>)
 800bfae:	f009 f90f 	bl	80151d0 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800bfb2:	683b      	ldr	r3, [r7, #0]
 800bfb4:	895b      	ldrh	r3, [r3, #10]
 800bfb6:	461a      	mov	r2, r3
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	4293      	cmp	r3, r2
 800bfbc:	d906      	bls.n	800bfcc <pbuf_copy+0xcc>
 800bfbe:	4b32      	ldr	r3, [pc, #200]	@ (800c088 <pbuf_copy+0x188>)
 800bfc0:	f240 32da 	movw	r2, #986	@ 0x3da
 800bfc4:	4934      	ldr	r1, [pc, #208]	@ (800c098 <pbuf_copy+0x198>)
 800bfc6:	4832      	ldr	r0, [pc, #200]	@ (800c090 <pbuf_copy+0x190>)
 800bfc8:	f009 f902 	bl	80151d0 <iprintf>
    if (offset_from >= p_from->len) {
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	895b      	ldrh	r3, [r3, #10]
 800bfd0:	461a      	mov	r2, r3
 800bfd2:	693b      	ldr	r3, [r7, #16]
 800bfd4:	4293      	cmp	r3, r2
 800bfd6:	d304      	bcc.n	800bfe2 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800bfd8:	2300      	movs	r3, #0
 800bfda:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800bfdc:	683b      	ldr	r3, [r7, #0]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	895b      	ldrh	r3, [r3, #10]
 800bfe6:	461a      	mov	r2, r3
 800bfe8:	697b      	ldr	r3, [r7, #20]
 800bfea:	4293      	cmp	r3, r2
 800bfec:	d114      	bne.n	800c018 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800bfee:	2300      	movs	r3, #0
 800bff0:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d10c      	bne.n	800c018 <pbuf_copy+0x118>
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d009      	beq.n	800c018 <pbuf_copy+0x118>
 800c004:	4b20      	ldr	r3, [pc, #128]	@ (800c088 <pbuf_copy+0x188>)
 800c006:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800c00a:	4924      	ldr	r1, [pc, #144]	@ (800c09c <pbuf_copy+0x19c>)
 800c00c:	4820      	ldr	r0, [pc, #128]	@ (800c090 <pbuf_copy+0x190>)
 800c00e:	f009 f8df 	bl	80151d0 <iprintf>
 800c012:	f06f 030f 	mvn.w	r3, #15
 800c016:	e032      	b.n	800c07e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800c018:	683b      	ldr	r3, [r7, #0]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d013      	beq.n	800c046 <pbuf_copy+0x146>
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	895a      	ldrh	r2, [r3, #10]
 800c022:	683b      	ldr	r3, [r7, #0]
 800c024:	891b      	ldrh	r3, [r3, #8]
 800c026:	429a      	cmp	r2, r3
 800c028:	d10d      	bne.n	800c046 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c02a:	683b      	ldr	r3, [r7, #0]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d009      	beq.n	800c046 <pbuf_copy+0x146>
 800c032:	4b15      	ldr	r3, [pc, #84]	@ (800c088 <pbuf_copy+0x188>)
 800c034:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800c038:	4919      	ldr	r1, [pc, #100]	@ (800c0a0 <pbuf_copy+0x1a0>)
 800c03a:	4815      	ldr	r0, [pc, #84]	@ (800c090 <pbuf_copy+0x190>)
 800c03c:	f009 f8c8 	bl	80151d0 <iprintf>
 800c040:	f06f 0305 	mvn.w	r3, #5
 800c044:	e01b      	b.n	800c07e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d013      	beq.n	800c074 <pbuf_copy+0x174>
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	895a      	ldrh	r2, [r3, #10]
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	891b      	ldrh	r3, [r3, #8]
 800c054:	429a      	cmp	r2, r3
 800c056:	d10d      	bne.n	800c074 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d009      	beq.n	800c074 <pbuf_copy+0x174>
 800c060:	4b09      	ldr	r3, [pc, #36]	@ (800c088 <pbuf_copy+0x188>)
 800c062:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800c066:	490e      	ldr	r1, [pc, #56]	@ (800c0a0 <pbuf_copy+0x1a0>)
 800c068:	4809      	ldr	r0, [pc, #36]	@ (800c090 <pbuf_copy+0x190>)
 800c06a:	f009 f8b1 	bl	80151d0 <iprintf>
 800c06e:	f06f 0305 	mvn.w	r3, #5
 800c072:	e004      	b.n	800c07e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	2b00      	cmp	r3, #0
 800c078:	f47f af61 	bne.w	800bf3e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800c07c:	2300      	movs	r3, #0
}
 800c07e:	4618      	mov	r0, r3
 800c080:	3718      	adds	r7, #24
 800c082:	46bd      	mov	sp, r7
 800c084:	bd80      	pop	{r7, pc}
 800c086:	bf00      	nop
 800c088:	080168cc 	.word	0x080168cc
 800c08c:	08016b74 	.word	0x08016b74
 800c090:	0801692c 	.word	0x0801692c
 800c094:	08016ba4 	.word	0x08016ba4
 800c098:	08016bbc 	.word	0x08016bbc
 800c09c:	08016bd8 	.word	0x08016bd8
 800c0a0:	08016be8 	.word	0x08016be8

0800c0a4 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	b088      	sub	sp, #32
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	60f8      	str	r0, [r7, #12]
 800c0ac:	60b9      	str	r1, [r7, #8]
 800c0ae:	4611      	mov	r1, r2
 800c0b0:	461a      	mov	r2, r3
 800c0b2:	460b      	mov	r3, r1
 800c0b4:	80fb      	strh	r3, [r7, #6]
 800c0b6:	4613      	mov	r3, r2
 800c0b8:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800c0be:	2300      	movs	r3, #0
 800c0c0:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d108      	bne.n	800c0da <pbuf_copy_partial+0x36>
 800c0c8:	4b2b      	ldr	r3, [pc, #172]	@ (800c178 <pbuf_copy_partial+0xd4>)
 800c0ca:	f240 420a 	movw	r2, #1034	@ 0x40a
 800c0ce:	492b      	ldr	r1, [pc, #172]	@ (800c17c <pbuf_copy_partial+0xd8>)
 800c0d0:	482b      	ldr	r0, [pc, #172]	@ (800c180 <pbuf_copy_partial+0xdc>)
 800c0d2:	f009 f87d 	bl	80151d0 <iprintf>
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	e04a      	b.n	800c170 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d108      	bne.n	800c0f2 <pbuf_copy_partial+0x4e>
 800c0e0:	4b25      	ldr	r3, [pc, #148]	@ (800c178 <pbuf_copy_partial+0xd4>)
 800c0e2:	f240 420b 	movw	r2, #1035	@ 0x40b
 800c0e6:	4927      	ldr	r1, [pc, #156]	@ (800c184 <pbuf_copy_partial+0xe0>)
 800c0e8:	4825      	ldr	r0, [pc, #148]	@ (800c180 <pbuf_copy_partial+0xdc>)
 800c0ea:	f009 f871 	bl	80151d0 <iprintf>
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	e03e      	b.n	800c170 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	61fb      	str	r3, [r7, #28]
 800c0f6:	e034      	b.n	800c162 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800c0f8:	88bb      	ldrh	r3, [r7, #4]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d00a      	beq.n	800c114 <pbuf_copy_partial+0x70>
 800c0fe:	69fb      	ldr	r3, [r7, #28]
 800c100:	895b      	ldrh	r3, [r3, #10]
 800c102:	88ba      	ldrh	r2, [r7, #4]
 800c104:	429a      	cmp	r2, r3
 800c106:	d305      	bcc.n	800c114 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800c108:	69fb      	ldr	r3, [r7, #28]
 800c10a:	895b      	ldrh	r3, [r3, #10]
 800c10c:	88ba      	ldrh	r2, [r7, #4]
 800c10e:	1ad3      	subs	r3, r2, r3
 800c110:	80bb      	strh	r3, [r7, #4]
 800c112:	e023      	b.n	800c15c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800c114:	69fb      	ldr	r3, [r7, #28]
 800c116:	895a      	ldrh	r2, [r3, #10]
 800c118:	88bb      	ldrh	r3, [r7, #4]
 800c11a:	1ad3      	subs	r3, r2, r3
 800c11c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800c11e:	8b3a      	ldrh	r2, [r7, #24]
 800c120:	88fb      	ldrh	r3, [r7, #6]
 800c122:	429a      	cmp	r2, r3
 800c124:	d901      	bls.n	800c12a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800c126:	88fb      	ldrh	r3, [r7, #6]
 800c128:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800c12a:	8b7b      	ldrh	r3, [r7, #26]
 800c12c:	68ba      	ldr	r2, [r7, #8]
 800c12e:	18d0      	adds	r0, r2, r3
 800c130:	69fb      	ldr	r3, [r7, #28]
 800c132:	685a      	ldr	r2, [r3, #4]
 800c134:	88bb      	ldrh	r3, [r7, #4]
 800c136:	4413      	add	r3, r2
 800c138:	8b3a      	ldrh	r2, [r7, #24]
 800c13a:	4619      	mov	r1, r3
 800c13c:	f009 f96d 	bl	801541a <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800c140:	8afa      	ldrh	r2, [r7, #22]
 800c142:	8b3b      	ldrh	r3, [r7, #24]
 800c144:	4413      	add	r3, r2
 800c146:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800c148:	8b7a      	ldrh	r2, [r7, #26]
 800c14a:	8b3b      	ldrh	r3, [r7, #24]
 800c14c:	4413      	add	r3, r2
 800c14e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800c150:	88fa      	ldrh	r2, [r7, #6]
 800c152:	8b3b      	ldrh	r3, [r7, #24]
 800c154:	1ad3      	subs	r3, r2, r3
 800c156:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800c158:	2300      	movs	r3, #0
 800c15a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800c15c:	69fb      	ldr	r3, [r7, #28]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	61fb      	str	r3, [r7, #28]
 800c162:	88fb      	ldrh	r3, [r7, #6]
 800c164:	2b00      	cmp	r3, #0
 800c166:	d002      	beq.n	800c16e <pbuf_copy_partial+0xca>
 800c168:	69fb      	ldr	r3, [r7, #28]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d1c4      	bne.n	800c0f8 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800c16e:	8afb      	ldrh	r3, [r7, #22]
}
 800c170:	4618      	mov	r0, r3
 800c172:	3720      	adds	r7, #32
 800c174:	46bd      	mov	sp, r7
 800c176:	bd80      	pop	{r7, pc}
 800c178:	080168cc 	.word	0x080168cc
 800c17c:	08016c14 	.word	0x08016c14
 800c180:	0801692c 	.word	0x0801692c
 800c184:	08016c34 	.word	0x08016c34

0800c188 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b084      	sub	sp, #16
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	4603      	mov	r3, r0
 800c190:	603a      	str	r2, [r7, #0]
 800c192:	71fb      	strb	r3, [r7, #7]
 800c194:	460b      	mov	r3, r1
 800c196:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	8919      	ldrh	r1, [r3, #8]
 800c19c:	88ba      	ldrh	r2, [r7, #4]
 800c19e:	79fb      	ldrb	r3, [r7, #7]
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	f7ff fab1 	bl	800b708 <pbuf_alloc>
 800c1a6:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d101      	bne.n	800c1b2 <pbuf_clone+0x2a>
    return NULL;
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	e011      	b.n	800c1d6 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800c1b2:	6839      	ldr	r1, [r7, #0]
 800c1b4:	68f8      	ldr	r0, [r7, #12]
 800c1b6:	f7ff fea3 	bl	800bf00 <pbuf_copy>
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800c1be:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d006      	beq.n	800c1d4 <pbuf_clone+0x4c>
 800c1c6:	4b06      	ldr	r3, [pc, #24]	@ (800c1e0 <pbuf_clone+0x58>)
 800c1c8:	f240 5224 	movw	r2, #1316	@ 0x524
 800c1cc:	4905      	ldr	r1, [pc, #20]	@ (800c1e4 <pbuf_clone+0x5c>)
 800c1ce:	4806      	ldr	r0, [pc, #24]	@ (800c1e8 <pbuf_clone+0x60>)
 800c1d0:	f008 fffe 	bl	80151d0 <iprintf>
  return q;
 800c1d4:	68fb      	ldr	r3, [r7, #12]
}
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	3710      	adds	r7, #16
 800c1da:	46bd      	mov	sp, r7
 800c1dc:	bd80      	pop	{r7, pc}
 800c1de:	bf00      	nop
 800c1e0:	080168cc 	.word	0x080168cc
 800c1e4:	08016d40 	.word	0x08016d40
 800c1e8:	0801692c 	.word	0x0801692c

0800c1ec <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800c1ec:	b580      	push	{r7, lr}
 800c1ee:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800c1f0:	f008 feee 	bl	8014fd0 <rand>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	b29b      	uxth	r3, r3
 800c1f8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800c1fc:	b29b      	uxth	r3, r3
 800c1fe:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800c202:	b29a      	uxth	r2, r3
 800c204:	4b01      	ldr	r3, [pc, #4]	@ (800c20c <tcp_init+0x20>)
 800c206:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800c208:	bf00      	nop
 800c20a:	bd80      	pop	{r7, pc}
 800c20c:	20000020 	.word	0x20000020

0800c210 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b082      	sub	sp, #8
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	7d1b      	ldrb	r3, [r3, #20]
 800c21c:	2b01      	cmp	r3, #1
 800c21e:	d105      	bne.n	800c22c <tcp_free+0x1c>
 800c220:	4b06      	ldr	r3, [pc, #24]	@ (800c23c <tcp_free+0x2c>)
 800c222:	22d4      	movs	r2, #212	@ 0xd4
 800c224:	4906      	ldr	r1, [pc, #24]	@ (800c240 <tcp_free+0x30>)
 800c226:	4807      	ldr	r0, [pc, #28]	@ (800c244 <tcp_free+0x34>)
 800c228:	f008 ffd2 	bl	80151d0 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800c22c:	6879      	ldr	r1, [r7, #4]
 800c22e:	2001      	movs	r0, #1
 800c230:	f7fe fed8 	bl	800afe4 <memp_free>
}
 800c234:	bf00      	nop
 800c236:	3708      	adds	r7, #8
 800c238:	46bd      	mov	sp, r7
 800c23a:	bd80      	pop	{r7, pc}
 800c23c:	08016dcc 	.word	0x08016dcc
 800c240:	08016dfc 	.word	0x08016dfc
 800c244:	08016e10 	.word	0x08016e10

0800c248 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b082      	sub	sp, #8
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	7d1b      	ldrb	r3, [r3, #20]
 800c254:	2b01      	cmp	r3, #1
 800c256:	d105      	bne.n	800c264 <tcp_free_listen+0x1c>
 800c258:	4b06      	ldr	r3, [pc, #24]	@ (800c274 <tcp_free_listen+0x2c>)
 800c25a:	22df      	movs	r2, #223	@ 0xdf
 800c25c:	4906      	ldr	r1, [pc, #24]	@ (800c278 <tcp_free_listen+0x30>)
 800c25e:	4807      	ldr	r0, [pc, #28]	@ (800c27c <tcp_free_listen+0x34>)
 800c260:	f008 ffb6 	bl	80151d0 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800c264:	6879      	ldr	r1, [r7, #4]
 800c266:	2002      	movs	r0, #2
 800c268:	f7fe febc 	bl	800afe4 <memp_free>
}
 800c26c:	bf00      	nop
 800c26e:	3708      	adds	r7, #8
 800c270:	46bd      	mov	sp, r7
 800c272:	bd80      	pop	{r7, pc}
 800c274:	08016dcc 	.word	0x08016dcc
 800c278:	08016e38 	.word	0x08016e38
 800c27c:	08016e10 	.word	0x08016e10

0800c280 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800c280:	b580      	push	{r7, lr}
 800c282:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800c284:	f001 f802 	bl	800d28c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800c288:	4b07      	ldr	r3, [pc, #28]	@ (800c2a8 <tcp_tmr+0x28>)
 800c28a:	781b      	ldrb	r3, [r3, #0]
 800c28c:	3301      	adds	r3, #1
 800c28e:	b2da      	uxtb	r2, r3
 800c290:	4b05      	ldr	r3, [pc, #20]	@ (800c2a8 <tcp_tmr+0x28>)
 800c292:	701a      	strb	r2, [r3, #0]
 800c294:	4b04      	ldr	r3, [pc, #16]	@ (800c2a8 <tcp_tmr+0x28>)
 800c296:	781b      	ldrb	r3, [r3, #0]
 800c298:	f003 0301 	and.w	r3, r3, #1
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d001      	beq.n	800c2a4 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800c2a0:	f000 fcb2 	bl	800cc08 <tcp_slowtmr>
  }
}
 800c2a4:	bf00      	nop
 800c2a6:	bd80      	pop	{r7, pc}
 800c2a8:	20009b3d 	.word	0x20009b3d

0800c2ac <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b084      	sub	sp, #16
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
 800c2b4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800c2b6:	683b      	ldr	r3, [r7, #0]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d105      	bne.n	800c2c8 <tcp_remove_listener+0x1c>
 800c2bc:	4b0d      	ldr	r3, [pc, #52]	@ (800c2f4 <tcp_remove_listener+0x48>)
 800c2be:	22ff      	movs	r2, #255	@ 0xff
 800c2c0:	490d      	ldr	r1, [pc, #52]	@ (800c2f8 <tcp_remove_listener+0x4c>)
 800c2c2:	480e      	ldr	r0, [pc, #56]	@ (800c2fc <tcp_remove_listener+0x50>)
 800c2c4:	f008 ff84 	bl	80151d0 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	60fb      	str	r3, [r7, #12]
 800c2cc:	e00a      	b.n	800c2e4 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c2d2:	683a      	ldr	r2, [r7, #0]
 800c2d4:	429a      	cmp	r2, r3
 800c2d6:	d102      	bne.n	800c2de <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	2200      	movs	r2, #0
 800c2dc:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	68db      	ldr	r3, [r3, #12]
 800c2e2:	60fb      	str	r3, [r7, #12]
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d1f1      	bne.n	800c2ce <tcp_remove_listener+0x22>
    }
  }
}
 800c2ea:	bf00      	nop
 800c2ec:	bf00      	nop
 800c2ee:	3710      	adds	r7, #16
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	bd80      	pop	{r7, pc}
 800c2f4:	08016dcc 	.word	0x08016dcc
 800c2f8:	08016e54 	.word	0x08016e54
 800c2fc:	08016e10 	.word	0x08016e10

0800c300 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800c300:	b580      	push	{r7, lr}
 800c302:	b084      	sub	sp, #16
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d106      	bne.n	800c31c <tcp_listen_closed+0x1c>
 800c30e:	4b14      	ldr	r3, [pc, #80]	@ (800c360 <tcp_listen_closed+0x60>)
 800c310:	f240 1211 	movw	r2, #273	@ 0x111
 800c314:	4913      	ldr	r1, [pc, #76]	@ (800c364 <tcp_listen_closed+0x64>)
 800c316:	4814      	ldr	r0, [pc, #80]	@ (800c368 <tcp_listen_closed+0x68>)
 800c318:	f008 ff5a 	bl	80151d0 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	7d1b      	ldrb	r3, [r3, #20]
 800c320:	2b01      	cmp	r3, #1
 800c322:	d006      	beq.n	800c332 <tcp_listen_closed+0x32>
 800c324:	4b0e      	ldr	r3, [pc, #56]	@ (800c360 <tcp_listen_closed+0x60>)
 800c326:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800c32a:	4910      	ldr	r1, [pc, #64]	@ (800c36c <tcp_listen_closed+0x6c>)
 800c32c:	480e      	ldr	r0, [pc, #56]	@ (800c368 <tcp_listen_closed+0x68>)
 800c32e:	f008 ff4f 	bl	80151d0 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800c332:	2301      	movs	r3, #1
 800c334:	60fb      	str	r3, [r7, #12]
 800c336:	e00b      	b.n	800c350 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800c338:	4a0d      	ldr	r2, [pc, #52]	@ (800c370 <tcp_listen_closed+0x70>)
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	6879      	ldr	r1, [r7, #4]
 800c344:	4618      	mov	r0, r3
 800c346:	f7ff ffb1 	bl	800c2ac <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	3301      	adds	r3, #1
 800c34e:	60fb      	str	r3, [r7, #12]
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	2b03      	cmp	r3, #3
 800c354:	d9f0      	bls.n	800c338 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800c356:	bf00      	nop
 800c358:	bf00      	nop
 800c35a:	3710      	adds	r7, #16
 800c35c:	46bd      	mov	sp, r7
 800c35e:	bd80      	pop	{r7, pc}
 800c360:	08016dcc 	.word	0x08016dcc
 800c364:	08016e7c 	.word	0x08016e7c
 800c368:	08016e10 	.word	0x08016e10
 800c36c:	08016e88 	.word	0x08016e88
 800c370:	0801910c 	.word	0x0801910c

0800c374 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800c374:	b5b0      	push	{r4, r5, r7, lr}
 800c376:	b088      	sub	sp, #32
 800c378:	af04      	add	r7, sp, #16
 800c37a:	6078      	str	r0, [r7, #4]
 800c37c:	460b      	mov	r3, r1
 800c37e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d106      	bne.n	800c394 <tcp_close_shutdown+0x20>
 800c386:	4b63      	ldr	r3, [pc, #396]	@ (800c514 <tcp_close_shutdown+0x1a0>)
 800c388:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800c38c:	4962      	ldr	r1, [pc, #392]	@ (800c518 <tcp_close_shutdown+0x1a4>)
 800c38e:	4863      	ldr	r0, [pc, #396]	@ (800c51c <tcp_close_shutdown+0x1a8>)
 800c390:	f008 ff1e 	bl	80151d0 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800c394:	78fb      	ldrb	r3, [r7, #3]
 800c396:	2b00      	cmp	r3, #0
 800c398:	d066      	beq.n	800c468 <tcp_close_shutdown+0xf4>
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	7d1b      	ldrb	r3, [r3, #20]
 800c39e:	2b04      	cmp	r3, #4
 800c3a0:	d003      	beq.n	800c3aa <tcp_close_shutdown+0x36>
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	7d1b      	ldrb	r3, [r3, #20]
 800c3a6:	2b07      	cmp	r3, #7
 800c3a8:	d15e      	bne.n	800c468 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d104      	bne.n	800c3bc <tcp_close_shutdown+0x48>
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c3b6:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800c3ba:	d055      	beq.n	800c468 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	8b5b      	ldrh	r3, [r3, #26]
 800c3c0:	f003 0310 	and.w	r3, r3, #16
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d106      	bne.n	800c3d6 <tcp_close_shutdown+0x62>
 800c3c8:	4b52      	ldr	r3, [pc, #328]	@ (800c514 <tcp_close_shutdown+0x1a0>)
 800c3ca:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800c3ce:	4954      	ldr	r1, [pc, #336]	@ (800c520 <tcp_close_shutdown+0x1ac>)
 800c3d0:	4852      	ldr	r0, [pc, #328]	@ (800c51c <tcp_close_shutdown+0x1a8>)
 800c3d2:	f008 fefd 	bl	80151d0 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800c3de:	687d      	ldr	r5, [r7, #4]
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	3304      	adds	r3, #4
 800c3e4:	687a      	ldr	r2, [r7, #4]
 800c3e6:	8ad2      	ldrh	r2, [r2, #22]
 800c3e8:	6879      	ldr	r1, [r7, #4]
 800c3ea:	8b09      	ldrh	r1, [r1, #24]
 800c3ec:	9102      	str	r1, [sp, #8]
 800c3ee:	9201      	str	r2, [sp, #4]
 800c3f0:	9300      	str	r3, [sp, #0]
 800c3f2:	462b      	mov	r3, r5
 800c3f4:	4622      	mov	r2, r4
 800c3f6:	4601      	mov	r1, r0
 800c3f8:	6878      	ldr	r0, [r7, #4]
 800c3fa:	f005 fcf3 	bl	8011de4 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800c3fe:	6878      	ldr	r0, [r7, #4]
 800c400:	f001 fad6 	bl	800d9b0 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800c404:	4b47      	ldr	r3, [pc, #284]	@ (800c524 <tcp_close_shutdown+0x1b0>)
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	687a      	ldr	r2, [r7, #4]
 800c40a:	429a      	cmp	r2, r3
 800c40c:	d105      	bne.n	800c41a <tcp_close_shutdown+0xa6>
 800c40e:	4b45      	ldr	r3, [pc, #276]	@ (800c524 <tcp_close_shutdown+0x1b0>)
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	68db      	ldr	r3, [r3, #12]
 800c414:	4a43      	ldr	r2, [pc, #268]	@ (800c524 <tcp_close_shutdown+0x1b0>)
 800c416:	6013      	str	r3, [r2, #0]
 800c418:	e013      	b.n	800c442 <tcp_close_shutdown+0xce>
 800c41a:	4b42      	ldr	r3, [pc, #264]	@ (800c524 <tcp_close_shutdown+0x1b0>)
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	60fb      	str	r3, [r7, #12]
 800c420:	e00c      	b.n	800c43c <tcp_close_shutdown+0xc8>
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	68db      	ldr	r3, [r3, #12]
 800c426:	687a      	ldr	r2, [r7, #4]
 800c428:	429a      	cmp	r2, r3
 800c42a:	d104      	bne.n	800c436 <tcp_close_shutdown+0xc2>
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	68da      	ldr	r2, [r3, #12]
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	60da      	str	r2, [r3, #12]
 800c434:	e005      	b.n	800c442 <tcp_close_shutdown+0xce>
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	68db      	ldr	r3, [r3, #12]
 800c43a:	60fb      	str	r3, [r7, #12]
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d1ef      	bne.n	800c422 <tcp_close_shutdown+0xae>
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	2200      	movs	r2, #0
 800c446:	60da      	str	r2, [r3, #12]
 800c448:	4b37      	ldr	r3, [pc, #220]	@ (800c528 <tcp_close_shutdown+0x1b4>)
 800c44a:	2201      	movs	r2, #1
 800c44c:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800c44e:	4b37      	ldr	r3, [pc, #220]	@ (800c52c <tcp_close_shutdown+0x1b8>)
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	687a      	ldr	r2, [r7, #4]
 800c454:	429a      	cmp	r2, r3
 800c456:	d102      	bne.n	800c45e <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800c458:	f003 ff6a 	bl	8010330 <tcp_trigger_input_pcb_close>
 800c45c:	e002      	b.n	800c464 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800c45e:	6878      	ldr	r0, [r7, #4]
 800c460:	f7ff fed6 	bl	800c210 <tcp_free>
      }
      return ERR_OK;
 800c464:	2300      	movs	r3, #0
 800c466:	e050      	b.n	800c50a <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	7d1b      	ldrb	r3, [r3, #20]
 800c46c:	2b02      	cmp	r3, #2
 800c46e:	d03b      	beq.n	800c4e8 <tcp_close_shutdown+0x174>
 800c470:	2b02      	cmp	r3, #2
 800c472:	dc44      	bgt.n	800c4fe <tcp_close_shutdown+0x18a>
 800c474:	2b00      	cmp	r3, #0
 800c476:	d002      	beq.n	800c47e <tcp_close_shutdown+0x10a>
 800c478:	2b01      	cmp	r3, #1
 800c47a:	d02a      	beq.n	800c4d2 <tcp_close_shutdown+0x15e>
 800c47c:	e03f      	b.n	800c4fe <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	8adb      	ldrh	r3, [r3, #22]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d021      	beq.n	800c4ca <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800c486:	4b2a      	ldr	r3, [pc, #168]	@ (800c530 <tcp_close_shutdown+0x1bc>)
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	687a      	ldr	r2, [r7, #4]
 800c48c:	429a      	cmp	r2, r3
 800c48e:	d105      	bne.n	800c49c <tcp_close_shutdown+0x128>
 800c490:	4b27      	ldr	r3, [pc, #156]	@ (800c530 <tcp_close_shutdown+0x1bc>)
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	68db      	ldr	r3, [r3, #12]
 800c496:	4a26      	ldr	r2, [pc, #152]	@ (800c530 <tcp_close_shutdown+0x1bc>)
 800c498:	6013      	str	r3, [r2, #0]
 800c49a:	e013      	b.n	800c4c4 <tcp_close_shutdown+0x150>
 800c49c:	4b24      	ldr	r3, [pc, #144]	@ (800c530 <tcp_close_shutdown+0x1bc>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	60bb      	str	r3, [r7, #8]
 800c4a2:	e00c      	b.n	800c4be <tcp_close_shutdown+0x14a>
 800c4a4:	68bb      	ldr	r3, [r7, #8]
 800c4a6:	68db      	ldr	r3, [r3, #12]
 800c4a8:	687a      	ldr	r2, [r7, #4]
 800c4aa:	429a      	cmp	r2, r3
 800c4ac:	d104      	bne.n	800c4b8 <tcp_close_shutdown+0x144>
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	68da      	ldr	r2, [r3, #12]
 800c4b2:	68bb      	ldr	r3, [r7, #8]
 800c4b4:	60da      	str	r2, [r3, #12]
 800c4b6:	e005      	b.n	800c4c4 <tcp_close_shutdown+0x150>
 800c4b8:	68bb      	ldr	r3, [r7, #8]
 800c4ba:	68db      	ldr	r3, [r3, #12]
 800c4bc:	60bb      	str	r3, [r7, #8]
 800c4be:	68bb      	ldr	r3, [r7, #8]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d1ef      	bne.n	800c4a4 <tcp_close_shutdown+0x130>
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	2200      	movs	r2, #0
 800c4c8:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800c4ca:	6878      	ldr	r0, [r7, #4]
 800c4cc:	f7ff fea0 	bl	800c210 <tcp_free>
      break;
 800c4d0:	e01a      	b.n	800c508 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800c4d2:	6878      	ldr	r0, [r7, #4]
 800c4d4:	f7ff ff14 	bl	800c300 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800c4d8:	6879      	ldr	r1, [r7, #4]
 800c4da:	4816      	ldr	r0, [pc, #88]	@ (800c534 <tcp_close_shutdown+0x1c0>)
 800c4dc:	f001 fab8 	bl	800da50 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800c4e0:	6878      	ldr	r0, [r7, #4]
 800c4e2:	f7ff feb1 	bl	800c248 <tcp_free_listen>
      break;
 800c4e6:	e00f      	b.n	800c508 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800c4e8:	6879      	ldr	r1, [r7, #4]
 800c4ea:	480e      	ldr	r0, [pc, #56]	@ (800c524 <tcp_close_shutdown+0x1b0>)
 800c4ec:	f001 fab0 	bl	800da50 <tcp_pcb_remove>
 800c4f0:	4b0d      	ldr	r3, [pc, #52]	@ (800c528 <tcp_close_shutdown+0x1b4>)
 800c4f2:	2201      	movs	r2, #1
 800c4f4:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800c4f6:	6878      	ldr	r0, [r7, #4]
 800c4f8:	f7ff fe8a 	bl	800c210 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800c4fc:	e004      	b.n	800c508 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	f000 f81a 	bl	800c538 <tcp_close_shutdown_fin>
 800c504:	4603      	mov	r3, r0
 800c506:	e000      	b.n	800c50a <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800c508:	2300      	movs	r3, #0
}
 800c50a:	4618      	mov	r0, r3
 800c50c:	3710      	adds	r7, #16
 800c50e:	46bd      	mov	sp, r7
 800c510:	bdb0      	pop	{r4, r5, r7, pc}
 800c512:	bf00      	nop
 800c514:	08016dcc 	.word	0x08016dcc
 800c518:	08016ea0 	.word	0x08016ea0
 800c51c:	08016e10 	.word	0x08016e10
 800c520:	08016ec0 	.word	0x08016ec0
 800c524:	20009b34 	.word	0x20009b34
 800c528:	20009b3c 	.word	0x20009b3c
 800c52c:	20009b74 	.word	0x20009b74
 800c530:	20009b2c 	.word	0x20009b2c
 800c534:	20009b30 	.word	0x20009b30

0800c538 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b084      	sub	sp, #16
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d106      	bne.n	800c554 <tcp_close_shutdown_fin+0x1c>
 800c546:	4b2e      	ldr	r3, [pc, #184]	@ (800c600 <tcp_close_shutdown_fin+0xc8>)
 800c548:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800c54c:	492d      	ldr	r1, [pc, #180]	@ (800c604 <tcp_close_shutdown_fin+0xcc>)
 800c54e:	482e      	ldr	r0, [pc, #184]	@ (800c608 <tcp_close_shutdown_fin+0xd0>)
 800c550:	f008 fe3e 	bl	80151d0 <iprintf>

  switch (pcb->state) {
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	7d1b      	ldrb	r3, [r3, #20]
 800c558:	2b07      	cmp	r3, #7
 800c55a:	d020      	beq.n	800c59e <tcp_close_shutdown_fin+0x66>
 800c55c:	2b07      	cmp	r3, #7
 800c55e:	dc2b      	bgt.n	800c5b8 <tcp_close_shutdown_fin+0x80>
 800c560:	2b03      	cmp	r3, #3
 800c562:	d002      	beq.n	800c56a <tcp_close_shutdown_fin+0x32>
 800c564:	2b04      	cmp	r3, #4
 800c566:	d00d      	beq.n	800c584 <tcp_close_shutdown_fin+0x4c>
 800c568:	e026      	b.n	800c5b8 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800c56a:	6878      	ldr	r0, [r7, #4]
 800c56c:	f004 fd48 	bl	8011000 <tcp_send_fin>
 800c570:	4603      	mov	r3, r0
 800c572:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800c574:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d11f      	bne.n	800c5bc <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	2205      	movs	r2, #5
 800c580:	751a      	strb	r2, [r3, #20]
      }
      break;
 800c582:	e01b      	b.n	800c5bc <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800c584:	6878      	ldr	r0, [r7, #4]
 800c586:	f004 fd3b 	bl	8011000 <tcp_send_fin>
 800c58a:	4603      	mov	r3, r0
 800c58c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800c58e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d114      	bne.n	800c5c0 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	2205      	movs	r2, #5
 800c59a:	751a      	strb	r2, [r3, #20]
      }
      break;
 800c59c:	e010      	b.n	800c5c0 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800c59e:	6878      	ldr	r0, [r7, #4]
 800c5a0:	f004 fd2e 	bl	8011000 <tcp_send_fin>
 800c5a4:	4603      	mov	r3, r0
 800c5a6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800c5a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d109      	bne.n	800c5c4 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	2209      	movs	r2, #9
 800c5b4:	751a      	strb	r2, [r3, #20]
      }
      break;
 800c5b6:	e005      	b.n	800c5c4 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	e01c      	b.n	800c5f6 <tcp_close_shutdown_fin+0xbe>
      break;
 800c5bc:	bf00      	nop
 800c5be:	e002      	b.n	800c5c6 <tcp_close_shutdown_fin+0x8e>
      break;
 800c5c0:	bf00      	nop
 800c5c2:	e000      	b.n	800c5c6 <tcp_close_shutdown_fin+0x8e>
      break;
 800c5c4:	bf00      	nop
  }

  if (err == ERR_OK) {
 800c5c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d103      	bne.n	800c5d6 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800c5ce:	6878      	ldr	r0, [r7, #4]
 800c5d0:	f004 fe54 	bl	801127c <tcp_output>
 800c5d4:	e00d      	b.n	800c5f2 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800c5d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c5da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5de:	d108      	bne.n	800c5f2 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	8b5b      	ldrh	r3, [r3, #26]
 800c5e4:	f043 0308 	orr.w	r3, r3, #8
 800c5e8:	b29a      	uxth	r2, r3
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	e001      	b.n	800c5f6 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800c5f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	3710      	adds	r7, #16
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd80      	pop	{r7, pc}
 800c5fe:	bf00      	nop
 800c600:	08016dcc 	.word	0x08016dcc
 800c604:	08016e7c 	.word	0x08016e7c
 800c608:	08016e10 	.word	0x08016e10

0800c60c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800c60c:	b580      	push	{r7, lr}
 800c60e:	b082      	sub	sp, #8
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d109      	bne.n	800c62e <tcp_close+0x22>
 800c61a:	4b0f      	ldr	r3, [pc, #60]	@ (800c658 <tcp_close+0x4c>)
 800c61c:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800c620:	490e      	ldr	r1, [pc, #56]	@ (800c65c <tcp_close+0x50>)
 800c622:	480f      	ldr	r0, [pc, #60]	@ (800c660 <tcp_close+0x54>)
 800c624:	f008 fdd4 	bl	80151d0 <iprintf>
 800c628:	f06f 030f 	mvn.w	r3, #15
 800c62c:	e00f      	b.n	800c64e <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	7d1b      	ldrb	r3, [r3, #20]
 800c632:	2b01      	cmp	r3, #1
 800c634:	d006      	beq.n	800c644 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	8b5b      	ldrh	r3, [r3, #26]
 800c63a:	f043 0310 	orr.w	r3, r3, #16
 800c63e:	b29a      	uxth	r2, r3
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800c644:	2101      	movs	r1, #1
 800c646:	6878      	ldr	r0, [r7, #4]
 800c648:	f7ff fe94 	bl	800c374 <tcp_close_shutdown>
 800c64c:	4603      	mov	r3, r0
}
 800c64e:	4618      	mov	r0, r3
 800c650:	3708      	adds	r7, #8
 800c652:	46bd      	mov	sp, r7
 800c654:	bd80      	pop	{r7, pc}
 800c656:	bf00      	nop
 800c658:	08016dcc 	.word	0x08016dcc
 800c65c:	08016edc 	.word	0x08016edc
 800c660:	08016e10 	.word	0x08016e10

0800c664 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b08e      	sub	sp, #56	@ 0x38
 800c668:	af04      	add	r7, sp, #16
 800c66a:	6078      	str	r0, [r7, #4]
 800c66c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d107      	bne.n	800c684 <tcp_abandon+0x20>
 800c674:	4b52      	ldr	r3, [pc, #328]	@ (800c7c0 <tcp_abandon+0x15c>)
 800c676:	f240 223d 	movw	r2, #573	@ 0x23d
 800c67a:	4952      	ldr	r1, [pc, #328]	@ (800c7c4 <tcp_abandon+0x160>)
 800c67c:	4852      	ldr	r0, [pc, #328]	@ (800c7c8 <tcp_abandon+0x164>)
 800c67e:	f008 fda7 	bl	80151d0 <iprintf>
 800c682:	e099      	b.n	800c7b8 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	7d1b      	ldrb	r3, [r3, #20]
 800c688:	2b01      	cmp	r3, #1
 800c68a:	d106      	bne.n	800c69a <tcp_abandon+0x36>
 800c68c:	4b4c      	ldr	r3, [pc, #304]	@ (800c7c0 <tcp_abandon+0x15c>)
 800c68e:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800c692:	494e      	ldr	r1, [pc, #312]	@ (800c7cc <tcp_abandon+0x168>)
 800c694:	484c      	ldr	r0, [pc, #304]	@ (800c7c8 <tcp_abandon+0x164>)
 800c696:	f008 fd9b 	bl	80151d0 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	7d1b      	ldrb	r3, [r3, #20]
 800c69e:	2b0a      	cmp	r3, #10
 800c6a0:	d107      	bne.n	800c6b2 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800c6a2:	6879      	ldr	r1, [r7, #4]
 800c6a4:	484a      	ldr	r0, [pc, #296]	@ (800c7d0 <tcp_abandon+0x16c>)
 800c6a6:	f001 f9d3 	bl	800da50 <tcp_pcb_remove>
    tcp_free(pcb);
 800c6aa:	6878      	ldr	r0, [r7, #4]
 800c6ac:	f7ff fdb0 	bl	800c210 <tcp_free>
 800c6b0:	e082      	b.n	800c7b8 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800c6b2:	2300      	movs	r3, #0
 800c6b4:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 800c6b6:	2300      	movs	r3, #0
 800c6b8:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c6be:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6c4:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6cc:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	691b      	ldr	r3, [r3, #16]
 800c6d2:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	7d1b      	ldrb	r3, [r3, #20]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d126      	bne.n	800c72a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	8adb      	ldrh	r3, [r3, #22]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d02e      	beq.n	800c742 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800c6e4:	4b3b      	ldr	r3, [pc, #236]	@ (800c7d4 <tcp_abandon+0x170>)
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	687a      	ldr	r2, [r7, #4]
 800c6ea:	429a      	cmp	r2, r3
 800c6ec:	d105      	bne.n	800c6fa <tcp_abandon+0x96>
 800c6ee:	4b39      	ldr	r3, [pc, #228]	@ (800c7d4 <tcp_abandon+0x170>)
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	68db      	ldr	r3, [r3, #12]
 800c6f4:	4a37      	ldr	r2, [pc, #220]	@ (800c7d4 <tcp_abandon+0x170>)
 800c6f6:	6013      	str	r3, [r2, #0]
 800c6f8:	e013      	b.n	800c722 <tcp_abandon+0xbe>
 800c6fa:	4b36      	ldr	r3, [pc, #216]	@ (800c7d4 <tcp_abandon+0x170>)
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	61fb      	str	r3, [r7, #28]
 800c700:	e00c      	b.n	800c71c <tcp_abandon+0xb8>
 800c702:	69fb      	ldr	r3, [r7, #28]
 800c704:	68db      	ldr	r3, [r3, #12]
 800c706:	687a      	ldr	r2, [r7, #4]
 800c708:	429a      	cmp	r2, r3
 800c70a:	d104      	bne.n	800c716 <tcp_abandon+0xb2>
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	68da      	ldr	r2, [r3, #12]
 800c710:	69fb      	ldr	r3, [r7, #28]
 800c712:	60da      	str	r2, [r3, #12]
 800c714:	e005      	b.n	800c722 <tcp_abandon+0xbe>
 800c716:	69fb      	ldr	r3, [r7, #28]
 800c718:	68db      	ldr	r3, [r3, #12]
 800c71a:	61fb      	str	r3, [r7, #28]
 800c71c:	69fb      	ldr	r3, [r7, #28]
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d1ef      	bne.n	800c702 <tcp_abandon+0x9e>
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	2200      	movs	r2, #0
 800c726:	60da      	str	r2, [r3, #12]
 800c728:	e00b      	b.n	800c742 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800c72a:	683b      	ldr	r3, [r7, #0]
 800c72c:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	8adb      	ldrh	r3, [r3, #22]
 800c732:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800c734:	6879      	ldr	r1, [r7, #4]
 800c736:	4828      	ldr	r0, [pc, #160]	@ (800c7d8 <tcp_abandon+0x174>)
 800c738:	f001 f98a 	bl	800da50 <tcp_pcb_remove>
 800c73c:	4b27      	ldr	r3, [pc, #156]	@ (800c7dc <tcp_abandon+0x178>)
 800c73e:	2201      	movs	r2, #1
 800c740:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c746:	2b00      	cmp	r3, #0
 800c748:	d004      	beq.n	800c754 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c74e:	4618      	mov	r0, r3
 800c750:	f000 fe7c 	bl	800d44c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d004      	beq.n	800c766 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c760:	4618      	mov	r0, r3
 800c762:	f000 fe73 	bl	800d44c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d004      	beq.n	800c778 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c772:	4618      	mov	r0, r3
 800c774:	f000 fe6a 	bl	800d44c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800c778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d00e      	beq.n	800c79c <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800c77e:	6879      	ldr	r1, [r7, #4]
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	3304      	adds	r3, #4
 800c784:	687a      	ldr	r2, [r7, #4]
 800c786:	8b12      	ldrh	r2, [r2, #24]
 800c788:	9202      	str	r2, [sp, #8]
 800c78a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800c78c:	9201      	str	r2, [sp, #4]
 800c78e:	9300      	str	r3, [sp, #0]
 800c790:	460b      	mov	r3, r1
 800c792:	697a      	ldr	r2, [r7, #20]
 800c794:	69b9      	ldr	r1, [r7, #24]
 800c796:	6878      	ldr	r0, [r7, #4]
 800c798:	f005 fb24 	bl	8011de4 <tcp_rst>
    }
    last_state = pcb->state;
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	7d1b      	ldrb	r3, [r3, #20]
 800c7a0:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800c7a2:	6878      	ldr	r0, [r7, #4]
 800c7a4:	f7ff fd34 	bl	800c210 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800c7a8:	693b      	ldr	r3, [r7, #16]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d004      	beq.n	800c7b8 <tcp_abandon+0x154>
 800c7ae:	693b      	ldr	r3, [r7, #16]
 800c7b0:	f06f 010c 	mvn.w	r1, #12
 800c7b4:	68f8      	ldr	r0, [r7, #12]
 800c7b6:	4798      	blx	r3
  }
}
 800c7b8:	3728      	adds	r7, #40	@ 0x28
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	bd80      	pop	{r7, pc}
 800c7be:	bf00      	nop
 800c7c0:	08016dcc 	.word	0x08016dcc
 800c7c4:	08016f10 	.word	0x08016f10
 800c7c8:	08016e10 	.word	0x08016e10
 800c7cc:	08016f2c 	.word	0x08016f2c
 800c7d0:	20009b38 	.word	0x20009b38
 800c7d4:	20009b2c 	.word	0x20009b2c
 800c7d8:	20009b34 	.word	0x20009b34
 800c7dc:	20009b3c 	.word	0x20009b3c

0800c7e0 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800c7e0:	b580      	push	{r7, lr}
 800c7e2:	b082      	sub	sp, #8
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800c7e8:	2101      	movs	r1, #1
 800c7ea:	6878      	ldr	r0, [r7, #4]
 800c7ec:	f7ff ff3a 	bl	800c664 <tcp_abandon>
}
 800c7f0:	bf00      	nop
 800c7f2:	3708      	adds	r7, #8
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	bd80      	pop	{r7, pc}

0800c7f8 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b084      	sub	sp, #16
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d106      	bne.n	800c814 <tcp_update_rcv_ann_wnd+0x1c>
 800c806:	4b25      	ldr	r3, [pc, #148]	@ (800c89c <tcp_update_rcv_ann_wnd+0xa4>)
 800c808:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800c80c:	4924      	ldr	r1, [pc, #144]	@ (800c8a0 <tcp_update_rcv_ann_wnd+0xa8>)
 800c80e:	4825      	ldr	r0, [pc, #148]	@ (800c8a4 <tcp_update_rcv_ann_wnd+0xac>)
 800c810:	f008 fcde 	bl	80151d0 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c818:	687a      	ldr	r2, [r7, #4]
 800c81a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800c81c:	4413      	add	r3, r2
 800c81e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c824:	687a      	ldr	r2, [r7, #4]
 800c826:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 800c828:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 800c82c:	bf28      	it	cs
 800c82e:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 800c832:	b292      	uxth	r2, r2
 800c834:	4413      	add	r3, r2
 800c836:	68fa      	ldr	r2, [r7, #12]
 800c838:	1ad3      	subs	r3, r2, r3
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	db08      	blt.n	800c850 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c84a:	68fa      	ldr	r2, [r7, #12]
 800c84c:	1ad3      	subs	r3, r2, r3
 800c84e:	e020      	b.n	800c892 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c858:	1ad3      	subs	r3, r2, r3
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	dd03      	ble.n	800c866 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	2200      	movs	r2, #0
 800c862:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800c864:	e014      	b.n	800c890 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c86e:	1ad3      	subs	r3, r2, r3
 800c870:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800c872:	68bb      	ldr	r3, [r7, #8]
 800c874:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c878:	d306      	bcc.n	800c888 <tcp_update_rcv_ann_wnd+0x90>
 800c87a:	4b08      	ldr	r3, [pc, #32]	@ (800c89c <tcp_update_rcv_ann_wnd+0xa4>)
 800c87c:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800c880:	4909      	ldr	r1, [pc, #36]	@ (800c8a8 <tcp_update_rcv_ann_wnd+0xb0>)
 800c882:	4808      	ldr	r0, [pc, #32]	@ (800c8a4 <tcp_update_rcv_ann_wnd+0xac>)
 800c884:	f008 fca4 	bl	80151d0 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800c888:	68bb      	ldr	r3, [r7, #8]
 800c88a:	b29a      	uxth	r2, r3
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 800c890:	2300      	movs	r3, #0
  }
}
 800c892:	4618      	mov	r0, r3
 800c894:	3710      	adds	r7, #16
 800c896:	46bd      	mov	sp, r7
 800c898:	bd80      	pop	{r7, pc}
 800c89a:	bf00      	nop
 800c89c:	08016dcc 	.word	0x08016dcc
 800c8a0:	08017028 	.word	0x08017028
 800c8a4:	08016e10 	.word	0x08016e10
 800c8a8:	0801704c 	.word	0x0801704c

0800c8ac <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b084      	sub	sp, #16
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]
 800c8b4:	460b      	mov	r3, r1
 800c8b6:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d107      	bne.n	800c8ce <tcp_recved+0x22>
 800c8be:	4b1f      	ldr	r3, [pc, #124]	@ (800c93c <tcp_recved+0x90>)
 800c8c0:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800c8c4:	491e      	ldr	r1, [pc, #120]	@ (800c940 <tcp_recved+0x94>)
 800c8c6:	481f      	ldr	r0, [pc, #124]	@ (800c944 <tcp_recved+0x98>)
 800c8c8:	f008 fc82 	bl	80151d0 <iprintf>
 800c8cc:	e032      	b.n	800c934 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	7d1b      	ldrb	r3, [r3, #20]
 800c8d2:	2b01      	cmp	r3, #1
 800c8d4:	d106      	bne.n	800c8e4 <tcp_recved+0x38>
 800c8d6:	4b19      	ldr	r3, [pc, #100]	@ (800c93c <tcp_recved+0x90>)
 800c8d8:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800c8dc:	491a      	ldr	r1, [pc, #104]	@ (800c948 <tcp_recved+0x9c>)
 800c8de:	4819      	ldr	r0, [pc, #100]	@ (800c944 <tcp_recved+0x98>)
 800c8e0:	f008 fc76 	bl	80151d0 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800c8e8:	887b      	ldrh	r3, [r7, #2]
 800c8ea:	4413      	add	r3, r2
 800c8ec:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800c8ee:	89fb      	ldrh	r3, [r7, #14]
 800c8f0:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800c8f4:	d804      	bhi.n	800c900 <tcp_recved+0x54>
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c8fa:	89fa      	ldrh	r2, [r7, #14]
 800c8fc:	429a      	cmp	r2, r3
 800c8fe:	d204      	bcs.n	800c90a <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800c906:	851a      	strh	r2, [r3, #40]	@ 0x28
 800c908:	e002      	b.n	800c910 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	89fa      	ldrh	r2, [r7, #14]
 800c90e:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800c910:	6878      	ldr	r0, [r7, #4]
 800c912:	f7ff ff71 	bl	800c7f8 <tcp_update_rcv_ann_wnd>
 800c916:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800c91e:	d309      	bcc.n	800c934 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	8b5b      	ldrh	r3, [r3, #26]
 800c924:	f043 0302 	orr.w	r3, r3, #2
 800c928:	b29a      	uxth	r2, r3
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800c92e:	6878      	ldr	r0, [r7, #4]
 800c930:	f004 fca4 	bl	801127c <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800c934:	3710      	adds	r7, #16
 800c936:	46bd      	mov	sp, r7
 800c938:	bd80      	pop	{r7, pc}
 800c93a:	bf00      	nop
 800c93c:	08016dcc 	.word	0x08016dcc
 800c940:	08017068 	.word	0x08017068
 800c944:	08016e10 	.word	0x08016e10
 800c948:	08017080 	.word	0x08017080

0800c94c <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 800c94c:	b480      	push	{r7}
 800c94e:	b083      	sub	sp, #12
 800c950:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 800c952:	2300      	movs	r3, #0
 800c954:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 800c956:	4b1e      	ldr	r3, [pc, #120]	@ (800c9d0 <tcp_new_port+0x84>)
 800c958:	881b      	ldrh	r3, [r3, #0]
 800c95a:	3301      	adds	r3, #1
 800c95c:	b29a      	uxth	r2, r3
 800c95e:	4b1c      	ldr	r3, [pc, #112]	@ (800c9d0 <tcp_new_port+0x84>)
 800c960:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 800c962:	4b1b      	ldr	r3, [pc, #108]	@ (800c9d0 <tcp_new_port+0x84>)
 800c964:	881b      	ldrh	r3, [r3, #0]
 800c966:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c96a:	4293      	cmp	r3, r2
 800c96c:	d103      	bne.n	800c976 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800c96e:	4b18      	ldr	r3, [pc, #96]	@ (800c9d0 <tcp_new_port+0x84>)
 800c970:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800c974:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800c976:	2300      	movs	r3, #0
 800c978:	71fb      	strb	r3, [r7, #7]
 800c97a:	e01e      	b.n	800c9ba <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800c97c:	79fb      	ldrb	r3, [r7, #7]
 800c97e:	4a15      	ldr	r2, [pc, #84]	@ (800c9d4 <tcp_new_port+0x88>)
 800c980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	603b      	str	r3, [r7, #0]
 800c988:	e011      	b.n	800c9ae <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 800c98a:	683b      	ldr	r3, [r7, #0]
 800c98c:	8ada      	ldrh	r2, [r3, #22]
 800c98e:	4b10      	ldr	r3, [pc, #64]	@ (800c9d0 <tcp_new_port+0x84>)
 800c990:	881b      	ldrh	r3, [r3, #0]
 800c992:	429a      	cmp	r2, r3
 800c994:	d108      	bne.n	800c9a8 <tcp_new_port+0x5c>
        n++;
 800c996:	88bb      	ldrh	r3, [r7, #4]
 800c998:	3301      	adds	r3, #1
 800c99a:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 800c99c:	88bb      	ldrh	r3, [r7, #4]
 800c99e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c9a2:	d3d8      	bcc.n	800c956 <tcp_new_port+0xa>
          return 0;
 800c9a4:	2300      	movs	r3, #0
 800c9a6:	e00d      	b.n	800c9c4 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800c9a8:	683b      	ldr	r3, [r7, #0]
 800c9aa:	68db      	ldr	r3, [r3, #12]
 800c9ac:	603b      	str	r3, [r7, #0]
 800c9ae:	683b      	ldr	r3, [r7, #0]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d1ea      	bne.n	800c98a <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800c9b4:	79fb      	ldrb	r3, [r7, #7]
 800c9b6:	3301      	adds	r3, #1
 800c9b8:	71fb      	strb	r3, [r7, #7]
 800c9ba:	79fb      	ldrb	r3, [r7, #7]
 800c9bc:	2b03      	cmp	r3, #3
 800c9be:	d9dd      	bls.n	800c97c <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 800c9c0:	4b03      	ldr	r3, [pc, #12]	@ (800c9d0 <tcp_new_port+0x84>)
 800c9c2:	881b      	ldrh	r3, [r3, #0]
}
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	370c      	adds	r7, #12
 800c9c8:	46bd      	mov	sp, r7
 800c9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ce:	4770      	bx	lr
 800c9d0:	20000020 	.word	0x20000020
 800c9d4:	0801910c 	.word	0x0801910c

0800c9d8 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	b08a      	sub	sp, #40	@ 0x28
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	60f8      	str	r0, [r7, #12]
 800c9e0:	60b9      	str	r1, [r7, #8]
 800c9e2:	603b      	str	r3, [r7, #0]
 800c9e4:	4613      	mov	r3, r2
 800c9e6:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	627b      	str	r3, [r7, #36]	@ 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d109      	bne.n	800ca06 <tcp_connect+0x2e>
 800c9f2:	4b7d      	ldr	r3, [pc, #500]	@ (800cbe8 <tcp_connect+0x210>)
 800c9f4:	f240 4235 	movw	r2, #1077	@ 0x435
 800c9f8:	497c      	ldr	r1, [pc, #496]	@ (800cbec <tcp_connect+0x214>)
 800c9fa:	487d      	ldr	r0, [pc, #500]	@ (800cbf0 <tcp_connect+0x218>)
 800c9fc:	f008 fbe8 	bl	80151d0 <iprintf>
 800ca00:	f06f 030f 	mvn.w	r3, #15
 800ca04:	e0ec      	b.n	800cbe0 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d109      	bne.n	800ca20 <tcp_connect+0x48>
 800ca0c:	4b76      	ldr	r3, [pc, #472]	@ (800cbe8 <tcp_connect+0x210>)
 800ca0e:	f240 4236 	movw	r2, #1078	@ 0x436
 800ca12:	4978      	ldr	r1, [pc, #480]	@ (800cbf4 <tcp_connect+0x21c>)
 800ca14:	4876      	ldr	r0, [pc, #472]	@ (800cbf0 <tcp_connect+0x218>)
 800ca16:	f008 fbdb 	bl	80151d0 <iprintf>
 800ca1a:	f06f 030f 	mvn.w	r3, #15
 800ca1e:	e0df      	b.n	800cbe0 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	7d1b      	ldrb	r3, [r3, #20]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d009      	beq.n	800ca3c <tcp_connect+0x64>
 800ca28:	4b6f      	ldr	r3, [pc, #444]	@ (800cbe8 <tcp_connect+0x210>)
 800ca2a:	f44f 6287 	mov.w	r2, #1080	@ 0x438
 800ca2e:	4972      	ldr	r1, [pc, #456]	@ (800cbf8 <tcp_connect+0x220>)
 800ca30:	486f      	ldr	r0, [pc, #444]	@ (800cbf0 <tcp_connect+0x218>)
 800ca32:	f008 fbcd 	bl	80151d0 <iprintf>
 800ca36:	f06f 0309 	mvn.w	r3, #9
 800ca3a:	e0d1      	b.n	800cbe0 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d002      	beq.n	800ca48 <tcp_connect+0x70>
 800ca42:	68bb      	ldr	r3, [r7, #8]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	e000      	b.n	800ca4a <tcp_connect+0x72>
 800ca48:	2300      	movs	r3, #0
 800ca4a:	68fa      	ldr	r2, [r7, #12]
 800ca4c:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	88fa      	ldrh	r2, [r7, #6]
 800ca52:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	7a1b      	ldrb	r3, [r3, #8]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d006      	beq.n	800ca6a <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	7a1b      	ldrb	r3, [r3, #8]
 800ca60:	4618      	mov	r0, r3
 800ca62:	f7fe fdd5 	bl	800b610 <netif_get_by_index>
 800ca66:	6278      	str	r0, [r7, #36]	@ 0x24
 800ca68:	e005      	b.n	800ca76 <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	3304      	adds	r3, #4
 800ca6e:	4618      	mov	r0, r3
 800ca70:	f006 ff58 	bl	8013924 <ip4_route>
 800ca74:	6278      	str	r0, [r7, #36]	@ 0x24
  }
  if (netif == NULL) {
 800ca76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d102      	bne.n	800ca82 <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 800ca7c:	f06f 0303 	mvn.w	r3, #3
 800ca80:	e0ae      	b.n	800cbe0 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d003      	beq.n	800ca90 <tcp_connect+0xb8>
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d111      	bne.n	800cab4 <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 800ca90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d002      	beq.n	800ca9c <tcp_connect+0xc4>
 800ca96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca98:	3304      	adds	r3, #4
 800ca9a:	e000      	b.n	800ca9e <tcp_connect+0xc6>
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 800caa0:	69fb      	ldr	r3, [r7, #28]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d102      	bne.n	800caac <tcp_connect+0xd4>
      return ERR_RTE;
 800caa6:	f06f 0303 	mvn.w	r3, #3
 800caaa:	e099      	b.n	800cbe0 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 800caac:	69fb      	ldr	r3, [r7, #28]
 800caae:	681a      	ldr	r2, [r3, #0]
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	8adb      	ldrh	r3, [r3, #22]
 800cab8:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	8adb      	ldrh	r3, [r3, #22]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d10c      	bne.n	800cadc <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 800cac2:	f7ff ff43 	bl	800c94c <tcp_new_port>
 800cac6:	4603      	mov	r3, r0
 800cac8:	461a      	mov	r2, r3
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	8adb      	ldrh	r3, [r3, #22]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d102      	bne.n	800cadc <tcp_connect+0x104>
      return ERR_BUF;
 800cad6:	f06f 0301 	mvn.w	r3, #1
 800cada:	e081      	b.n	800cbe0 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 800cadc:	68f8      	ldr	r0, [r7, #12]
 800cade:	f001 f84b 	bl	800db78 <tcp_next_iss>
 800cae2:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	2200      	movs	r2, #0
 800cae8:	625a      	str	r2, [r3, #36]	@ 0x24
  pcb->snd_nxt = iss;
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	697a      	ldr	r2, [r7, #20]
 800caee:	651a      	str	r2, [r3, #80]	@ 0x50
  pcb->lastack = iss - 1;
 800caf0:	697b      	ldr	r3, [r7, #20]
 800caf2:	1e5a      	subs	r2, r3, #1
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	645a      	str	r2, [r3, #68]	@ 0x44
  pcb->snd_wl2 = iss - 1;
 800caf8:	697b      	ldr	r3, [r7, #20]
 800cafa:	1e5a      	subs	r2, r3, #1
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	659a      	str	r2, [r3, #88]	@ 0x58
  pcb->snd_lbb = iss - 1;
 800cb00:	697b      	ldr	r3, [r7, #20]
 800cb02:	1e5a      	subs	r2, r3, #1
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800cb0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	851a      	strh	r2, [r3, #40]	@ 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  pcb->snd_wnd = TCP_WND;
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800cb26:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800cb30:	865a      	strh	r2, [r3, #50]	@ 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	8e58      	ldrh	r0, [r3, #50]	@ 0x32
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	3304      	adds	r3, #4
 800cb3a:	461a      	mov	r2, r3
 800cb3c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cb3e:	f001 f841 	bl	800dbc4 <tcp_eff_send_mss_netif>
 800cb42:	4603      	mov	r3, r0
 800cb44:	461a      	mov	r2, r3
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	2201      	movs	r2, #1
 800cb4e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	683a      	ldr	r2, [r7, #0]
 800cb56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 800cb5a:	2102      	movs	r1, #2
 800cb5c:	68f8      	ldr	r0, [r7, #12]
 800cb5e:	f004 fa9f 	bl	80110a0 <tcp_enqueue_flags>
 800cb62:	4603      	mov	r3, r0
 800cb64:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 800cb66:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d136      	bne.n	800cbdc <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	2202      	movs	r2, #2
 800cb72:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 800cb74:	8b7b      	ldrh	r3, [r7, #26]
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d021      	beq.n	800cbbe <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 800cb7a:	4b20      	ldr	r3, [pc, #128]	@ (800cbfc <tcp_connect+0x224>)
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	68fa      	ldr	r2, [r7, #12]
 800cb80:	429a      	cmp	r2, r3
 800cb82:	d105      	bne.n	800cb90 <tcp_connect+0x1b8>
 800cb84:	4b1d      	ldr	r3, [pc, #116]	@ (800cbfc <tcp_connect+0x224>)
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	68db      	ldr	r3, [r3, #12]
 800cb8a:	4a1c      	ldr	r2, [pc, #112]	@ (800cbfc <tcp_connect+0x224>)
 800cb8c:	6013      	str	r3, [r2, #0]
 800cb8e:	e013      	b.n	800cbb8 <tcp_connect+0x1e0>
 800cb90:	4b1a      	ldr	r3, [pc, #104]	@ (800cbfc <tcp_connect+0x224>)
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	623b      	str	r3, [r7, #32]
 800cb96:	e00c      	b.n	800cbb2 <tcp_connect+0x1da>
 800cb98:	6a3b      	ldr	r3, [r7, #32]
 800cb9a:	68db      	ldr	r3, [r3, #12]
 800cb9c:	68fa      	ldr	r2, [r7, #12]
 800cb9e:	429a      	cmp	r2, r3
 800cba0:	d104      	bne.n	800cbac <tcp_connect+0x1d4>
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	68da      	ldr	r2, [r3, #12]
 800cba6:	6a3b      	ldr	r3, [r7, #32]
 800cba8:	60da      	str	r2, [r3, #12]
 800cbaa:	e005      	b.n	800cbb8 <tcp_connect+0x1e0>
 800cbac:	6a3b      	ldr	r3, [r7, #32]
 800cbae:	68db      	ldr	r3, [r3, #12]
 800cbb0:	623b      	str	r3, [r7, #32]
 800cbb2:	6a3b      	ldr	r3, [r7, #32]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d1ef      	bne.n	800cb98 <tcp_connect+0x1c0>
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	2200      	movs	r2, #0
 800cbbc:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 800cbbe:	4b10      	ldr	r3, [pc, #64]	@ (800cc00 <tcp_connect+0x228>)
 800cbc0:	681a      	ldr	r2, [r3, #0]
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	60da      	str	r2, [r3, #12]
 800cbc6:	4a0e      	ldr	r2, [pc, #56]	@ (800cc00 <tcp_connect+0x228>)
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	6013      	str	r3, [r2, #0]
 800cbcc:	f005 facc 	bl	8012168 <tcp_timer_needed>
 800cbd0:	4b0c      	ldr	r3, [pc, #48]	@ (800cc04 <tcp_connect+0x22c>)
 800cbd2:	2201      	movs	r2, #1
 800cbd4:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 800cbd6:	68f8      	ldr	r0, [r7, #12]
 800cbd8:	f004 fb50 	bl	801127c <tcp_output>
  }
  return ret;
 800cbdc:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	3728      	adds	r7, #40	@ 0x28
 800cbe4:	46bd      	mov	sp, r7
 800cbe6:	bd80      	pop	{r7, pc}
 800cbe8:	08016dcc 	.word	0x08016dcc
 800cbec:	080170a8 	.word	0x080170a8
 800cbf0:	08016e10 	.word	0x08016e10
 800cbf4:	080170c4 	.word	0x080170c4
 800cbf8:	080170e0 	.word	0x080170e0
 800cbfc:	20009b2c 	.word	0x20009b2c
 800cc00:	20009b34 	.word	0x20009b34
 800cc04:	20009b3c 	.word	0x20009b3c

0800cc08 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800cc08:	b5b0      	push	{r4, r5, r7, lr}
 800cc0a:	b090      	sub	sp, #64	@ 0x40
 800cc0c:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800cc0e:	2300      	movs	r3, #0
 800cc10:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 800cc14:	4b95      	ldr	r3, [pc, #596]	@ (800ce6c <tcp_slowtmr+0x264>)
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	3301      	adds	r3, #1
 800cc1a:	4a94      	ldr	r2, [pc, #592]	@ (800ce6c <tcp_slowtmr+0x264>)
 800cc1c:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800cc1e:	4b94      	ldr	r3, [pc, #592]	@ (800ce70 <tcp_slowtmr+0x268>)
 800cc20:	781b      	ldrb	r3, [r3, #0]
 800cc22:	3301      	adds	r3, #1
 800cc24:	b2da      	uxtb	r2, r3
 800cc26:	4b92      	ldr	r3, [pc, #584]	@ (800ce70 <tcp_slowtmr+0x268>)
 800cc28:	701a      	strb	r2, [r3, #0]
 800cc2a:	e000      	b.n	800cc2e <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 800cc2c:	bf00      	nop
  prev = NULL;
 800cc2e:	2300      	movs	r3, #0
 800cc30:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 800cc32:	4b90      	ldr	r3, [pc, #576]	@ (800ce74 <tcp_slowtmr+0x26c>)
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800cc38:	e29d      	b.n	800d176 <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800cc3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc3c:	7d1b      	ldrb	r3, [r3, #20]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d106      	bne.n	800cc50 <tcp_slowtmr+0x48>
 800cc42:	4b8d      	ldr	r3, [pc, #564]	@ (800ce78 <tcp_slowtmr+0x270>)
 800cc44:	f240 42be 	movw	r2, #1214	@ 0x4be
 800cc48:	498c      	ldr	r1, [pc, #560]	@ (800ce7c <tcp_slowtmr+0x274>)
 800cc4a:	488d      	ldr	r0, [pc, #564]	@ (800ce80 <tcp_slowtmr+0x278>)
 800cc4c:	f008 fac0 	bl	80151d0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800cc50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc52:	7d1b      	ldrb	r3, [r3, #20]
 800cc54:	2b01      	cmp	r3, #1
 800cc56:	d106      	bne.n	800cc66 <tcp_slowtmr+0x5e>
 800cc58:	4b87      	ldr	r3, [pc, #540]	@ (800ce78 <tcp_slowtmr+0x270>)
 800cc5a:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800cc5e:	4989      	ldr	r1, [pc, #548]	@ (800ce84 <tcp_slowtmr+0x27c>)
 800cc60:	4887      	ldr	r0, [pc, #540]	@ (800ce80 <tcp_slowtmr+0x278>)
 800cc62:	f008 fab5 	bl	80151d0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800cc66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc68:	7d1b      	ldrb	r3, [r3, #20]
 800cc6a:	2b0a      	cmp	r3, #10
 800cc6c:	d106      	bne.n	800cc7c <tcp_slowtmr+0x74>
 800cc6e:	4b82      	ldr	r3, [pc, #520]	@ (800ce78 <tcp_slowtmr+0x270>)
 800cc70:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800cc74:	4984      	ldr	r1, [pc, #528]	@ (800ce88 <tcp_slowtmr+0x280>)
 800cc76:	4882      	ldr	r0, [pc, #520]	@ (800ce80 <tcp_slowtmr+0x278>)
 800cc78:	f008 faaa 	bl	80151d0 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800cc7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc7e:	7f9a      	ldrb	r2, [r3, #30]
 800cc80:	4b7b      	ldr	r3, [pc, #492]	@ (800ce70 <tcp_slowtmr+0x268>)
 800cc82:	781b      	ldrb	r3, [r3, #0]
 800cc84:	429a      	cmp	r2, r3
 800cc86:	d105      	bne.n	800cc94 <tcp_slowtmr+0x8c>
      prev = pcb;
 800cc88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc8a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800cc8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc8e:	68db      	ldr	r3, [r3, #12]
 800cc90:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 800cc92:	e270      	b.n	800d176 <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 800cc94:	4b76      	ldr	r3, [pc, #472]	@ (800ce70 <tcp_slowtmr+0x268>)
 800cc96:	781a      	ldrb	r2, [r3, #0]
 800cc98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc9a:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 800cca2:	2300      	movs	r3, #0
 800cca4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800cca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccaa:	7d1b      	ldrb	r3, [r3, #20]
 800ccac:	2b02      	cmp	r3, #2
 800ccae:	d10a      	bne.n	800ccc6 <tcp_slowtmr+0xbe>
 800ccb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccb2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ccb6:	2b05      	cmp	r3, #5
 800ccb8:	d905      	bls.n	800ccc6 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800ccba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ccbe:	3301      	adds	r3, #1
 800ccc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ccc4:	e11e      	b.n	800cf04 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800ccc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccc8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cccc:	2b0b      	cmp	r3, #11
 800ccce:	d905      	bls.n	800ccdc <tcp_slowtmr+0xd4>
      ++pcb_remove;
 800ccd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ccd4:	3301      	adds	r3, #1
 800ccd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ccda:	e113      	b.n	800cf04 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 800ccdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccde:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d075      	beq.n	800cdd2 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800cce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cce8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d006      	beq.n	800ccfc <tcp_slowtmr+0xf4>
 800ccee:	4b62      	ldr	r3, [pc, #392]	@ (800ce78 <tcp_slowtmr+0x270>)
 800ccf0:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800ccf4:	4965      	ldr	r1, [pc, #404]	@ (800ce8c <tcp_slowtmr+0x284>)
 800ccf6:	4862      	ldr	r0, [pc, #392]	@ (800ce80 <tcp_slowtmr+0x278>)
 800ccf8:	f008 fa6a 	bl	80151d0 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800ccfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d106      	bne.n	800cd12 <tcp_slowtmr+0x10a>
 800cd04:	4b5c      	ldr	r3, [pc, #368]	@ (800ce78 <tcp_slowtmr+0x270>)
 800cd06:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800cd0a:	4961      	ldr	r1, [pc, #388]	@ (800ce90 <tcp_slowtmr+0x288>)
 800cd0c:	485c      	ldr	r0, [pc, #368]	@ (800ce80 <tcp_slowtmr+0x278>)
 800cd0e:	f008 fa5f 	bl	80151d0 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800cd12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd14:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800cd18:	2b0b      	cmp	r3, #11
 800cd1a:	d905      	bls.n	800cd28 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 800cd1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cd20:	3301      	adds	r3, #1
 800cd22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cd26:	e0ed      	b.n	800cf04 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800cd28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd2a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800cd2e:	3b01      	subs	r3, #1
 800cd30:	4a58      	ldr	r2, [pc, #352]	@ (800ce94 <tcp_slowtmr+0x28c>)
 800cd32:	5cd3      	ldrb	r3, [r2, r3]
 800cd34:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800cd36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd38:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800cd3c:	7c7a      	ldrb	r2, [r7, #17]
 800cd3e:	429a      	cmp	r2, r3
 800cd40:	d907      	bls.n	800cd52 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 800cd42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd44:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800cd48:	3301      	adds	r3, #1
 800cd4a:	b2da      	uxtb	r2, r3
 800cd4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd4e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800cd52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd54:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800cd58:	7c7a      	ldrb	r2, [r7, #17]
 800cd5a:	429a      	cmp	r2, r3
 800cd5c:	f200 80d2 	bhi.w	800cf04 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 800cd60:	2301      	movs	r3, #1
 800cd62:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 800cd64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd66:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d108      	bne.n	800cd80 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800cd6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cd70:	f005 f92c 	bl	8011fcc <tcp_zero_window_probe>
 800cd74:	4603      	mov	r3, r0
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d014      	beq.n	800cda4 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	623b      	str	r3, [r7, #32]
 800cd7e:	e011      	b.n	800cda4 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800cd80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd82:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cd86:	4619      	mov	r1, r3
 800cd88:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cd8a:	f003 fff1 	bl	8010d70 <tcp_split_unsent_seg>
 800cd8e:	4603      	mov	r3, r0
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d107      	bne.n	800cda4 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 800cd94:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cd96:	f004 fa71 	bl	801127c <tcp_output>
 800cd9a:	4603      	mov	r3, r0
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d101      	bne.n	800cda4 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 800cda0:	2300      	movs	r3, #0
 800cda2:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 800cda4:	6a3b      	ldr	r3, [r7, #32]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	f000 80ac 	beq.w	800cf04 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 800cdac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdae:	2200      	movs	r2, #0
 800cdb0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800cdb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdb6:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800cdba:	2b06      	cmp	r3, #6
 800cdbc:	f200 80a2 	bhi.w	800cf04 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 800cdc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdc2:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800cdc6:	3301      	adds	r3, #1
 800cdc8:	b2da      	uxtb	r2, r3
 800cdca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdcc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 800cdd0:	e098      	b.n	800cf04 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800cdd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdd4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	db0f      	blt.n	800cdfc <tcp_slowtmr+0x1f4>
 800cddc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdde:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800cde2:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800cde6:	4293      	cmp	r3, r2
 800cde8:	d008      	beq.n	800cdfc <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 800cdea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdec:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800cdf0:	b29b      	uxth	r3, r3
 800cdf2:	3301      	adds	r3, #1
 800cdf4:	b29b      	uxth	r3, r3
 800cdf6:	b21a      	sxth	r2, r3
 800cdf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdfa:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800cdfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdfe:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 800ce02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce04:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800ce08:	429a      	cmp	r2, r3
 800ce0a:	db7b      	blt.n	800cf04 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800ce0c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ce0e:	f004 fd29 	bl	8011864 <tcp_rexmit_rto_prepare>
 800ce12:	4603      	mov	r3, r0
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d007      	beq.n	800ce28 <tcp_slowtmr+0x220>
 800ce18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d171      	bne.n	800cf04 <tcp_slowtmr+0x2fc>
 800ce20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d06d      	beq.n	800cf04 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 800ce28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce2a:	7d1b      	ldrb	r3, [r3, #20]
 800ce2c:	2b02      	cmp	r3, #2
 800ce2e:	d03a      	beq.n	800cea6 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800ce30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce32:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ce36:	2b0c      	cmp	r3, #12
 800ce38:	bf28      	it	cs
 800ce3a:	230c      	movcs	r3, #12
 800ce3c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800ce3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce40:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800ce44:	10db      	asrs	r3, r3, #3
 800ce46:	b21b      	sxth	r3, r3
 800ce48:	461a      	mov	r2, r3
 800ce4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce4c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800ce50:	4413      	add	r3, r2
 800ce52:	7efa      	ldrb	r2, [r7, #27]
 800ce54:	4910      	ldr	r1, [pc, #64]	@ (800ce98 <tcp_slowtmr+0x290>)
 800ce56:	5c8a      	ldrb	r2, [r1, r2]
 800ce58:	4093      	lsls	r3, r2
 800ce5a:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800ce5c:	697b      	ldr	r3, [r7, #20]
 800ce5e:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800ce62:	4293      	cmp	r3, r2
 800ce64:	dc1a      	bgt.n	800ce9c <tcp_slowtmr+0x294>
 800ce66:	697b      	ldr	r3, [r7, #20]
 800ce68:	b21a      	sxth	r2, r3
 800ce6a:	e019      	b.n	800cea0 <tcp_slowtmr+0x298>
 800ce6c:	20009b28 	.word	0x20009b28
 800ce70:	20009b3e 	.word	0x20009b3e
 800ce74:	20009b34 	.word	0x20009b34
 800ce78:	08016dcc 	.word	0x08016dcc
 800ce7c:	08017110 	.word	0x08017110
 800ce80:	08016e10 	.word	0x08016e10
 800ce84:	0801713c 	.word	0x0801713c
 800ce88:	08017168 	.word	0x08017168
 800ce8c:	08017198 	.word	0x08017198
 800ce90:	080171cc 	.word	0x080171cc
 800ce94:	08019104 	.word	0x08019104
 800ce98:	080190f4 	.word	0x080190f4
 800ce9c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800cea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cea2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 800cea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cea8:	2200      	movs	r2, #0
 800ceaa:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800ceac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ceae:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800ceb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ceb4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800ceb8:	4293      	cmp	r3, r2
 800ceba:	bf28      	it	cs
 800cebc:	4613      	movcs	r3, r2
 800cebe:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800cec0:	8a7b      	ldrh	r3, [r7, #18]
 800cec2:	085b      	lsrs	r3, r3, #1
 800cec4:	b29a      	uxth	r2, r3
 800cec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cec8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800cecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cece:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800ced2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ced4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ced6:	005b      	lsls	r3, r3, #1
 800ced8:	b29b      	uxth	r3, r3
 800ceda:	429a      	cmp	r2, r3
 800cedc:	d206      	bcs.n	800ceec <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800cede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cee0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800cee2:	005b      	lsls	r3, r3, #1
 800cee4:	b29a      	uxth	r2, r3
 800cee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cee8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 800ceec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ceee:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800cef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cef2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 800cef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cef8:	2200      	movs	r2, #0
 800cefa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800cefe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cf00:	f004 fd20 	bl	8011944 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800cf04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf06:	7d1b      	ldrb	r3, [r3, #20]
 800cf08:	2b06      	cmp	r3, #6
 800cf0a:	d111      	bne.n	800cf30 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 800cf0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf0e:	8b5b      	ldrh	r3, [r3, #26]
 800cf10:	f003 0310 	and.w	r3, r3, #16
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d00b      	beq.n	800cf30 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cf18:	4b9c      	ldr	r3, [pc, #624]	@ (800d18c <tcp_slowtmr+0x584>)
 800cf1a:	681a      	ldr	r2, [r3, #0]
 800cf1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf1e:	6a1b      	ldr	r3, [r3, #32]
 800cf20:	1ad3      	subs	r3, r2, r3
 800cf22:	2b28      	cmp	r3, #40	@ 0x28
 800cf24:	d904      	bls.n	800cf30 <tcp_slowtmr+0x328>
          ++pcb_remove;
 800cf26:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cf2a:	3301      	adds	r3, #1
 800cf2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800cf30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf32:	7a5b      	ldrb	r3, [r3, #9]
 800cf34:	f003 0308 	and.w	r3, r3, #8
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d04a      	beq.n	800cfd2 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800cf3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf3e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800cf40:	2b04      	cmp	r3, #4
 800cf42:	d003      	beq.n	800cf4c <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 800cf44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf46:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800cf48:	2b07      	cmp	r3, #7
 800cf4a:	d142      	bne.n	800cfd2 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cf4c:	4b8f      	ldr	r3, [pc, #572]	@ (800d18c <tcp_slowtmr+0x584>)
 800cf4e:	681a      	ldr	r2, [r3, #0]
 800cf50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf52:	6a1b      	ldr	r3, [r3, #32]
 800cf54:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800cf56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf58:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800cf5c:	4b8c      	ldr	r3, [pc, #560]	@ (800d190 <tcp_slowtmr+0x588>)
 800cf5e:	440b      	add	r3, r1
 800cf60:	498c      	ldr	r1, [pc, #560]	@ (800d194 <tcp_slowtmr+0x58c>)
 800cf62:	fba1 1303 	umull	r1, r3, r1, r3
 800cf66:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cf68:	429a      	cmp	r2, r3
 800cf6a:	d90a      	bls.n	800cf82 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 800cf6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cf70:	3301      	adds	r3, #1
 800cf72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 800cf76:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cf7a:	3301      	adds	r3, #1
 800cf7c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800cf80:	e027      	b.n	800cfd2 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cf82:	4b82      	ldr	r3, [pc, #520]	@ (800d18c <tcp_slowtmr+0x584>)
 800cf84:	681a      	ldr	r2, [r3, #0]
 800cf86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf88:	6a1b      	ldr	r3, [r3, #32]
 800cf8a:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800cf8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf8e:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800cf92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf94:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800cf98:	4618      	mov	r0, r3
 800cf9a:	4b7f      	ldr	r3, [pc, #508]	@ (800d198 <tcp_slowtmr+0x590>)
 800cf9c:	fb00 f303 	mul.w	r3, r0, r3
 800cfa0:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800cfa2:	497c      	ldr	r1, [pc, #496]	@ (800d194 <tcp_slowtmr+0x58c>)
 800cfa4:	fba1 1303 	umull	r1, r3, r1, r3
 800cfa8:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cfaa:	429a      	cmp	r2, r3
 800cfac:	d911      	bls.n	800cfd2 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800cfae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cfb0:	f004 ffcc 	bl	8011f4c <tcp_keepalive>
 800cfb4:	4603      	mov	r3, r0
 800cfb6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 800cfba:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d107      	bne.n	800cfd2 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800cfc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfc4:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800cfc8:	3301      	adds	r3, #1
 800cfca:	b2da      	uxtb	r2, r3
 800cfcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfce:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 800cfd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d011      	beq.n	800cffe <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800cfda:	4b6c      	ldr	r3, [pc, #432]	@ (800d18c <tcp_slowtmr+0x584>)
 800cfdc:	681a      	ldr	r2, [r3, #0]
 800cfde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfe0:	6a1b      	ldr	r3, [r3, #32]
 800cfe2:	1ad2      	subs	r2, r2, r3
 800cfe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfe6:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800cfea:	4619      	mov	r1, r3
 800cfec:	460b      	mov	r3, r1
 800cfee:	005b      	lsls	r3, r3, #1
 800cff0:	440b      	add	r3, r1
 800cff2:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800cff4:	429a      	cmp	r2, r3
 800cff6:	d302      	bcc.n	800cffe <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 800cff8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cffa:	f000 fe8d 	bl	800dd18 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 800cffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d000:	7d1b      	ldrb	r3, [r3, #20]
 800d002:	2b03      	cmp	r3, #3
 800d004:	d10b      	bne.n	800d01e <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d006:	4b61      	ldr	r3, [pc, #388]	@ (800d18c <tcp_slowtmr+0x584>)
 800d008:	681a      	ldr	r2, [r3, #0]
 800d00a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d00c:	6a1b      	ldr	r3, [r3, #32]
 800d00e:	1ad3      	subs	r3, r2, r3
 800d010:	2b28      	cmp	r3, #40	@ 0x28
 800d012:	d904      	bls.n	800d01e <tcp_slowtmr+0x416>
        ++pcb_remove;
 800d014:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d018:	3301      	adds	r3, #1
 800d01a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 800d01e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d020:	7d1b      	ldrb	r3, [r3, #20]
 800d022:	2b09      	cmp	r3, #9
 800d024:	d10b      	bne.n	800d03e <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800d026:	4b59      	ldr	r3, [pc, #356]	@ (800d18c <tcp_slowtmr+0x584>)
 800d028:	681a      	ldr	r2, [r3, #0]
 800d02a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d02c:	6a1b      	ldr	r3, [r3, #32]
 800d02e:	1ad3      	subs	r3, r2, r3
 800d030:	2bf0      	cmp	r3, #240	@ 0xf0
 800d032:	d904      	bls.n	800d03e <tcp_slowtmr+0x436>
        ++pcb_remove;
 800d034:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d038:	3301      	adds	r3, #1
 800d03a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 800d03e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d042:	2b00      	cmp	r3, #0
 800d044:	d060      	beq.n	800d108 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 800d046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d048:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d04c:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 800d04e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d050:	f000 fcae 	bl	800d9b0 <tcp_pcb_purge>
      if (prev != NULL) {
 800d054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d056:	2b00      	cmp	r3, #0
 800d058:	d010      	beq.n	800d07c <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800d05a:	4b50      	ldr	r3, [pc, #320]	@ (800d19c <tcp_slowtmr+0x594>)
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d060:	429a      	cmp	r2, r3
 800d062:	d106      	bne.n	800d072 <tcp_slowtmr+0x46a>
 800d064:	4b4e      	ldr	r3, [pc, #312]	@ (800d1a0 <tcp_slowtmr+0x598>)
 800d066:	f240 526d 	movw	r2, #1389	@ 0x56d
 800d06a:	494e      	ldr	r1, [pc, #312]	@ (800d1a4 <tcp_slowtmr+0x59c>)
 800d06c:	484e      	ldr	r0, [pc, #312]	@ (800d1a8 <tcp_slowtmr+0x5a0>)
 800d06e:	f008 f8af 	bl	80151d0 <iprintf>
        prev->next = pcb->next;
 800d072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d074:	68da      	ldr	r2, [r3, #12]
 800d076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d078:	60da      	str	r2, [r3, #12]
 800d07a:	e00f      	b.n	800d09c <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800d07c:	4b47      	ldr	r3, [pc, #284]	@ (800d19c <tcp_slowtmr+0x594>)
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d082:	429a      	cmp	r2, r3
 800d084:	d006      	beq.n	800d094 <tcp_slowtmr+0x48c>
 800d086:	4b46      	ldr	r3, [pc, #280]	@ (800d1a0 <tcp_slowtmr+0x598>)
 800d088:	f240 5271 	movw	r2, #1393	@ 0x571
 800d08c:	4947      	ldr	r1, [pc, #284]	@ (800d1ac <tcp_slowtmr+0x5a4>)
 800d08e:	4846      	ldr	r0, [pc, #280]	@ (800d1a8 <tcp_slowtmr+0x5a0>)
 800d090:	f008 f89e 	bl	80151d0 <iprintf>
        tcp_active_pcbs = pcb->next;
 800d094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d096:	68db      	ldr	r3, [r3, #12]
 800d098:	4a40      	ldr	r2, [pc, #256]	@ (800d19c <tcp_slowtmr+0x594>)
 800d09a:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 800d09c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d013      	beq.n	800d0cc <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800d0a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0a6:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800d0a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0aa:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800d0ac:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 800d0ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0b0:	3304      	adds	r3, #4
 800d0b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d0b4:	8ad2      	ldrh	r2, [r2, #22]
 800d0b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d0b8:	8b09      	ldrh	r1, [r1, #24]
 800d0ba:	9102      	str	r1, [sp, #8]
 800d0bc:	9201      	str	r2, [sp, #4]
 800d0be:	9300      	str	r3, [sp, #0]
 800d0c0:	462b      	mov	r3, r5
 800d0c2:	4622      	mov	r2, r4
 800d0c4:	4601      	mov	r1, r0
 800d0c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d0c8:	f004 fe8c 	bl	8011de4 <tcp_rst>
      err_arg = pcb->callback_arg;
 800d0cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0ce:	691b      	ldr	r3, [r3, #16]
 800d0d0:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800d0d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0d4:	7d1b      	ldrb	r3, [r3, #20]
 800d0d6:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800d0d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0da:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800d0dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0de:	68db      	ldr	r3, [r3, #12]
 800d0e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800d0e2:	6838      	ldr	r0, [r7, #0]
 800d0e4:	f7ff f894 	bl	800c210 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800d0e8:	4b31      	ldr	r3, [pc, #196]	@ (800d1b0 <tcp_slowtmr+0x5a8>)
 800d0ea:	2200      	movs	r2, #0
 800d0ec:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d004      	beq.n	800d0fe <tcp_slowtmr+0x4f6>
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	f06f 010c 	mvn.w	r1, #12
 800d0fa:	68b8      	ldr	r0, [r7, #8]
 800d0fc:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800d0fe:	4b2c      	ldr	r3, [pc, #176]	@ (800d1b0 <tcp_slowtmr+0x5a8>)
 800d100:	781b      	ldrb	r3, [r3, #0]
 800d102:	2b00      	cmp	r3, #0
 800d104:	d037      	beq.n	800d176 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800d106:	e592      	b.n	800cc2e <tcp_slowtmr+0x26>
      prev = pcb;
 800d108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d10a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800d10c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d10e:	68db      	ldr	r3, [r3, #12]
 800d110:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 800d112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d114:	7f1b      	ldrb	r3, [r3, #28]
 800d116:	3301      	adds	r3, #1
 800d118:	b2da      	uxtb	r2, r3
 800d11a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d11c:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800d11e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d120:	7f1a      	ldrb	r2, [r3, #28]
 800d122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d124:	7f5b      	ldrb	r3, [r3, #29]
 800d126:	429a      	cmp	r2, r3
 800d128:	d325      	bcc.n	800d176 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800d12a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d12c:	2200      	movs	r2, #0
 800d12e:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 800d130:	4b1f      	ldr	r3, [pc, #124]	@ (800d1b0 <tcp_slowtmr+0x5a8>)
 800d132:	2200      	movs	r2, #0
 800d134:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800d136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d138:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d00b      	beq.n	800d158 <tcp_slowtmr+0x550>
 800d140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d142:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d146:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d148:	6912      	ldr	r2, [r2, #16]
 800d14a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d14c:	4610      	mov	r0, r2
 800d14e:	4798      	blx	r3
 800d150:	4603      	mov	r3, r0
 800d152:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800d156:	e002      	b.n	800d15e <tcp_slowtmr+0x556>
 800d158:	2300      	movs	r3, #0
 800d15a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 800d15e:	4b14      	ldr	r3, [pc, #80]	@ (800d1b0 <tcp_slowtmr+0x5a8>)
 800d160:	781b      	ldrb	r3, [r3, #0]
 800d162:	2b00      	cmp	r3, #0
 800d164:	f47f ad62 	bne.w	800cc2c <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800d168:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d102      	bne.n	800d176 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800d170:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d172:	f004 f883 	bl	801127c <tcp_output>
  while (pcb != NULL) {
 800d176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d178:	2b00      	cmp	r3, #0
 800d17a:	f47f ad5e 	bne.w	800cc3a <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800d17e:	2300      	movs	r3, #0
 800d180:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 800d182:	4b0c      	ldr	r3, [pc, #48]	@ (800d1b4 <tcp_slowtmr+0x5ac>)
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800d188:	e069      	b.n	800d25e <tcp_slowtmr+0x656>
 800d18a:	bf00      	nop
 800d18c:	20009b28 	.word	0x20009b28
 800d190:	000a4cb8 	.word	0x000a4cb8
 800d194:	10624dd3 	.word	0x10624dd3
 800d198:	000124f8 	.word	0x000124f8
 800d19c:	20009b34 	.word	0x20009b34
 800d1a0:	08016dcc 	.word	0x08016dcc
 800d1a4:	08017204 	.word	0x08017204
 800d1a8:	08016e10 	.word	0x08016e10
 800d1ac:	08017230 	.word	0x08017230
 800d1b0:	20009b3c 	.word	0x20009b3c
 800d1b4:	20009b38 	.word	0x20009b38
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800d1b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1ba:	7d1b      	ldrb	r3, [r3, #20]
 800d1bc:	2b0a      	cmp	r3, #10
 800d1be:	d006      	beq.n	800d1ce <tcp_slowtmr+0x5c6>
 800d1c0:	4b2b      	ldr	r3, [pc, #172]	@ (800d270 <tcp_slowtmr+0x668>)
 800d1c2:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800d1c6:	492b      	ldr	r1, [pc, #172]	@ (800d274 <tcp_slowtmr+0x66c>)
 800d1c8:	482b      	ldr	r0, [pc, #172]	@ (800d278 <tcp_slowtmr+0x670>)
 800d1ca:	f008 f801 	bl	80151d0 <iprintf>
    pcb_remove = 0;
 800d1ce:	2300      	movs	r3, #0
 800d1d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800d1d4:	4b29      	ldr	r3, [pc, #164]	@ (800d27c <tcp_slowtmr+0x674>)
 800d1d6:	681a      	ldr	r2, [r3, #0]
 800d1d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1da:	6a1b      	ldr	r3, [r3, #32]
 800d1dc:	1ad3      	subs	r3, r2, r3
 800d1de:	2bf0      	cmp	r3, #240	@ 0xf0
 800d1e0:	d904      	bls.n	800d1ec <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 800d1e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d1e6:	3301      	adds	r3, #1
 800d1e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800d1ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d02f      	beq.n	800d254 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800d1f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d1f6:	f000 fbdb 	bl	800d9b0 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800d1fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d010      	beq.n	800d222 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800d200:	4b1f      	ldr	r3, [pc, #124]	@ (800d280 <tcp_slowtmr+0x678>)
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d206:	429a      	cmp	r2, r3
 800d208:	d106      	bne.n	800d218 <tcp_slowtmr+0x610>
 800d20a:	4b19      	ldr	r3, [pc, #100]	@ (800d270 <tcp_slowtmr+0x668>)
 800d20c:	f240 52af 	movw	r2, #1455	@ 0x5af
 800d210:	491c      	ldr	r1, [pc, #112]	@ (800d284 <tcp_slowtmr+0x67c>)
 800d212:	4819      	ldr	r0, [pc, #100]	@ (800d278 <tcp_slowtmr+0x670>)
 800d214:	f007 ffdc 	bl	80151d0 <iprintf>
        prev->next = pcb->next;
 800d218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d21a:	68da      	ldr	r2, [r3, #12]
 800d21c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d21e:	60da      	str	r2, [r3, #12]
 800d220:	e00f      	b.n	800d242 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800d222:	4b17      	ldr	r3, [pc, #92]	@ (800d280 <tcp_slowtmr+0x678>)
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d228:	429a      	cmp	r2, r3
 800d22a:	d006      	beq.n	800d23a <tcp_slowtmr+0x632>
 800d22c:	4b10      	ldr	r3, [pc, #64]	@ (800d270 <tcp_slowtmr+0x668>)
 800d22e:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800d232:	4915      	ldr	r1, [pc, #84]	@ (800d288 <tcp_slowtmr+0x680>)
 800d234:	4810      	ldr	r0, [pc, #64]	@ (800d278 <tcp_slowtmr+0x670>)
 800d236:	f007 ffcb 	bl	80151d0 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800d23a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d23c:	68db      	ldr	r3, [r3, #12]
 800d23e:	4a10      	ldr	r2, [pc, #64]	@ (800d280 <tcp_slowtmr+0x678>)
 800d240:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800d242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d244:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800d246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d248:	68db      	ldr	r3, [r3, #12]
 800d24a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800d24c:	69f8      	ldr	r0, [r7, #28]
 800d24e:	f7fe ffdf 	bl	800c210 <tcp_free>
 800d252:	e004      	b.n	800d25e <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 800d254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d256:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800d258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d25a:	68db      	ldr	r3, [r3, #12]
 800d25c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800d25e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d260:	2b00      	cmp	r3, #0
 800d262:	d1a9      	bne.n	800d1b8 <tcp_slowtmr+0x5b0>
    }
  }
}
 800d264:	bf00      	nop
 800d266:	bf00      	nop
 800d268:	3730      	adds	r7, #48	@ 0x30
 800d26a:	46bd      	mov	sp, r7
 800d26c:	bdb0      	pop	{r4, r5, r7, pc}
 800d26e:	bf00      	nop
 800d270:	08016dcc 	.word	0x08016dcc
 800d274:	0801725c 	.word	0x0801725c
 800d278:	08016e10 	.word	0x08016e10
 800d27c:	20009b28 	.word	0x20009b28
 800d280:	20009b38 	.word	0x20009b38
 800d284:	0801728c 	.word	0x0801728c
 800d288:	080172b4 	.word	0x080172b4

0800d28c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800d28c:	b580      	push	{r7, lr}
 800d28e:	b082      	sub	sp, #8
 800d290:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800d292:	4b2d      	ldr	r3, [pc, #180]	@ (800d348 <tcp_fasttmr+0xbc>)
 800d294:	781b      	ldrb	r3, [r3, #0]
 800d296:	3301      	adds	r3, #1
 800d298:	b2da      	uxtb	r2, r3
 800d29a:	4b2b      	ldr	r3, [pc, #172]	@ (800d348 <tcp_fasttmr+0xbc>)
 800d29c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800d29e:	4b2b      	ldr	r3, [pc, #172]	@ (800d34c <tcp_fasttmr+0xc0>)
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800d2a4:	e048      	b.n	800d338 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	7f9a      	ldrb	r2, [r3, #30]
 800d2aa:	4b27      	ldr	r3, [pc, #156]	@ (800d348 <tcp_fasttmr+0xbc>)
 800d2ac:	781b      	ldrb	r3, [r3, #0]
 800d2ae:	429a      	cmp	r2, r3
 800d2b0:	d03f      	beq.n	800d332 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800d2b2:	4b25      	ldr	r3, [pc, #148]	@ (800d348 <tcp_fasttmr+0xbc>)
 800d2b4:	781a      	ldrb	r2, [r3, #0]
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	8b5b      	ldrh	r3, [r3, #26]
 800d2be:	f003 0301 	and.w	r3, r3, #1
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d010      	beq.n	800d2e8 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	8b5b      	ldrh	r3, [r3, #26]
 800d2ca:	f043 0302 	orr.w	r3, r3, #2
 800d2ce:	b29a      	uxth	r2, r3
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800d2d4:	6878      	ldr	r0, [r7, #4]
 800d2d6:	f003 ffd1 	bl	801127c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	8b5b      	ldrh	r3, [r3, #26]
 800d2de:	f023 0303 	bic.w	r3, r3, #3
 800d2e2:	b29a      	uxth	r2, r3
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	8b5b      	ldrh	r3, [r3, #26]
 800d2ec:	f003 0308 	and.w	r3, r3, #8
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d009      	beq.n	800d308 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	8b5b      	ldrh	r3, [r3, #26]
 800d2f8:	f023 0308 	bic.w	r3, r3, #8
 800d2fc:	b29a      	uxth	r2, r3
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800d302:	6878      	ldr	r0, [r7, #4]
 800d304:	f7ff f918 	bl	800c538 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	68db      	ldr	r3, [r3, #12]
 800d30c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d312:	2b00      	cmp	r3, #0
 800d314:	d00a      	beq.n	800d32c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800d316:	4b0e      	ldr	r3, [pc, #56]	@ (800d350 <tcp_fasttmr+0xc4>)
 800d318:	2200      	movs	r2, #0
 800d31a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800d31c:	6878      	ldr	r0, [r7, #4]
 800d31e:	f000 f819 	bl	800d354 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800d322:	4b0b      	ldr	r3, [pc, #44]	@ (800d350 <tcp_fasttmr+0xc4>)
 800d324:	781b      	ldrb	r3, [r3, #0]
 800d326:	2b00      	cmp	r3, #0
 800d328:	d000      	beq.n	800d32c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800d32a:	e7b8      	b.n	800d29e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800d32c:	683b      	ldr	r3, [r7, #0]
 800d32e:	607b      	str	r3, [r7, #4]
 800d330:	e002      	b.n	800d338 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	68db      	ldr	r3, [r3, #12]
 800d336:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d1b3      	bne.n	800d2a6 <tcp_fasttmr+0x1a>
    }
  }
}
 800d33e:	bf00      	nop
 800d340:	bf00      	nop
 800d342:	3708      	adds	r7, #8
 800d344:	46bd      	mov	sp, r7
 800d346:	bd80      	pop	{r7, pc}
 800d348:	20009b3e 	.word	0x20009b3e
 800d34c:	20009b34 	.word	0x20009b34
 800d350:	20009b3c 	.word	0x20009b3c

0800d354 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800d354:	b590      	push	{r4, r7, lr}
 800d356:	b085      	sub	sp, #20
 800d358:	af00      	add	r7, sp, #0
 800d35a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d109      	bne.n	800d376 <tcp_process_refused_data+0x22>
 800d362:	4b37      	ldr	r3, [pc, #220]	@ (800d440 <tcp_process_refused_data+0xec>)
 800d364:	f240 6209 	movw	r2, #1545	@ 0x609
 800d368:	4936      	ldr	r1, [pc, #216]	@ (800d444 <tcp_process_refused_data+0xf0>)
 800d36a:	4837      	ldr	r0, [pc, #220]	@ (800d448 <tcp_process_refused_data+0xf4>)
 800d36c:	f007 ff30 	bl	80151d0 <iprintf>
 800d370:	f06f 030f 	mvn.w	r3, #15
 800d374:	e060      	b.n	800d438 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d37a:	7b5b      	ldrb	r3, [r3, #13]
 800d37c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d382:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	2200      	movs	r2, #0
 800d388:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d390:	2b00      	cmp	r3, #0
 800d392:	d00b      	beq.n	800d3ac <tcp_process_refused_data+0x58>
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	6918      	ldr	r0, [r3, #16]
 800d39e:	2300      	movs	r3, #0
 800d3a0:	68ba      	ldr	r2, [r7, #8]
 800d3a2:	6879      	ldr	r1, [r7, #4]
 800d3a4:	47a0      	blx	r4
 800d3a6:	4603      	mov	r3, r0
 800d3a8:	73fb      	strb	r3, [r7, #15]
 800d3aa:	e007      	b.n	800d3bc <tcp_process_refused_data+0x68>
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	68ba      	ldr	r2, [r7, #8]
 800d3b0:	6879      	ldr	r1, [r7, #4]
 800d3b2:	2000      	movs	r0, #0
 800d3b4:	f000 f8a4 	bl	800d500 <tcp_recv_null>
 800d3b8:	4603      	mov	r3, r0
 800d3ba:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800d3bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d12a      	bne.n	800d41a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800d3c4:	7bbb      	ldrb	r3, [r7, #14]
 800d3c6:	f003 0320 	and.w	r3, r3, #32
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d033      	beq.n	800d436 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d3d2:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800d3d6:	d005      	beq.n	800d3e4 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d3dc:	3301      	adds	r3, #1
 800d3de:	b29a      	uxth	r2, r3
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d00b      	beq.n	800d406 <tcp_process_refused_data+0xb2>
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	6918      	ldr	r0, [r3, #16]
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	2200      	movs	r2, #0
 800d3fc:	6879      	ldr	r1, [r7, #4]
 800d3fe:	47a0      	blx	r4
 800d400:	4603      	mov	r3, r0
 800d402:	73fb      	strb	r3, [r7, #15]
 800d404:	e001      	b.n	800d40a <tcp_process_refused_data+0xb6>
 800d406:	2300      	movs	r3, #0
 800d408:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800d40a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d40e:	f113 0f0d 	cmn.w	r3, #13
 800d412:	d110      	bne.n	800d436 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800d414:	f06f 030c 	mvn.w	r3, #12
 800d418:	e00e      	b.n	800d438 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800d41a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d41e:	f113 0f0d 	cmn.w	r3, #13
 800d422:	d102      	bne.n	800d42a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800d424:	f06f 030c 	mvn.w	r3, #12
 800d428:	e006      	b.n	800d438 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	68ba      	ldr	r2, [r7, #8]
 800d42e:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 800d430:	f06f 0304 	mvn.w	r3, #4
 800d434:	e000      	b.n	800d438 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800d436:	2300      	movs	r3, #0
}
 800d438:	4618      	mov	r0, r3
 800d43a:	3714      	adds	r7, #20
 800d43c:	46bd      	mov	sp, r7
 800d43e:	bd90      	pop	{r4, r7, pc}
 800d440:	08016dcc 	.word	0x08016dcc
 800d444:	080172dc 	.word	0x080172dc
 800d448:	08016e10 	.word	0x08016e10

0800d44c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800d44c:	b580      	push	{r7, lr}
 800d44e:	b084      	sub	sp, #16
 800d450:	af00      	add	r7, sp, #0
 800d452:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800d454:	e007      	b.n	800d466 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800d45c:	6878      	ldr	r0, [r7, #4]
 800d45e:	f000 f80a 	bl	800d476 <tcp_seg_free>
    seg = next;
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d1f4      	bne.n	800d456 <tcp_segs_free+0xa>
  }
}
 800d46c:	bf00      	nop
 800d46e:	bf00      	nop
 800d470:	3710      	adds	r7, #16
 800d472:	46bd      	mov	sp, r7
 800d474:	bd80      	pop	{r7, pc}

0800d476 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800d476:	b580      	push	{r7, lr}
 800d478:	b082      	sub	sp, #8
 800d47a:	af00      	add	r7, sp, #0
 800d47c:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d00c      	beq.n	800d49e <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	685b      	ldr	r3, [r3, #4]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d004      	beq.n	800d496 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	685b      	ldr	r3, [r3, #4]
 800d490:	4618      	mov	r0, r3
 800d492:	f7fe fc1d 	bl	800bcd0 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800d496:	6879      	ldr	r1, [r7, #4]
 800d498:	2003      	movs	r0, #3
 800d49a:	f7fd fda3 	bl	800afe4 <memp_free>
  }
}
 800d49e:	bf00      	nop
 800d4a0:	3708      	adds	r7, #8
 800d4a2:	46bd      	mov	sp, r7
 800d4a4:	bd80      	pop	{r7, pc}
	...

0800d4a8 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800d4a8:	b580      	push	{r7, lr}
 800d4aa:	b084      	sub	sp, #16
 800d4ac:	af00      	add	r7, sp, #0
 800d4ae:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d106      	bne.n	800d4c4 <tcp_seg_copy+0x1c>
 800d4b6:	4b0f      	ldr	r3, [pc, #60]	@ (800d4f4 <tcp_seg_copy+0x4c>)
 800d4b8:	f240 6282 	movw	r2, #1666	@ 0x682
 800d4bc:	490e      	ldr	r1, [pc, #56]	@ (800d4f8 <tcp_seg_copy+0x50>)
 800d4be:	480f      	ldr	r0, [pc, #60]	@ (800d4fc <tcp_seg_copy+0x54>)
 800d4c0:	f007 fe86 	bl	80151d0 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800d4c4:	2003      	movs	r0, #3
 800d4c6:	f7fd fd1d 	bl	800af04 <memp_malloc>
 800d4ca:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d101      	bne.n	800d4d6 <tcp_seg_copy+0x2e>
    return NULL;
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	e00a      	b.n	800d4ec <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800d4d6:	2210      	movs	r2, #16
 800d4d8:	6879      	ldr	r1, [r7, #4]
 800d4da:	68f8      	ldr	r0, [r7, #12]
 800d4dc:	f007 ff9d 	bl	801541a <memcpy>
  pbuf_ref(cseg->p);
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	685b      	ldr	r3, [r3, #4]
 800d4e4:	4618      	mov	r0, r3
 800d4e6:	f7fe fc93 	bl	800be10 <pbuf_ref>
  return cseg;
 800d4ea:	68fb      	ldr	r3, [r7, #12]
}
 800d4ec:	4618      	mov	r0, r3
 800d4ee:	3710      	adds	r7, #16
 800d4f0:	46bd      	mov	sp, r7
 800d4f2:	bd80      	pop	{r7, pc}
 800d4f4:	08016dcc 	.word	0x08016dcc
 800d4f8:	08017320 	.word	0x08017320
 800d4fc:	08016e10 	.word	0x08016e10

0800d500 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800d500:	b580      	push	{r7, lr}
 800d502:	b084      	sub	sp, #16
 800d504:	af00      	add	r7, sp, #0
 800d506:	60f8      	str	r0, [r7, #12]
 800d508:	60b9      	str	r1, [r7, #8]
 800d50a:	607a      	str	r2, [r7, #4]
 800d50c:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800d50e:	68bb      	ldr	r3, [r7, #8]
 800d510:	2b00      	cmp	r3, #0
 800d512:	d109      	bne.n	800d528 <tcp_recv_null+0x28>
 800d514:	4b12      	ldr	r3, [pc, #72]	@ (800d560 <tcp_recv_null+0x60>)
 800d516:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800d51a:	4912      	ldr	r1, [pc, #72]	@ (800d564 <tcp_recv_null+0x64>)
 800d51c:	4812      	ldr	r0, [pc, #72]	@ (800d568 <tcp_recv_null+0x68>)
 800d51e:	f007 fe57 	bl	80151d0 <iprintf>
 800d522:	f06f 030f 	mvn.w	r3, #15
 800d526:	e016      	b.n	800d556 <tcp_recv_null+0x56>

  if (p != NULL) {
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d009      	beq.n	800d542 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	891b      	ldrh	r3, [r3, #8]
 800d532:	4619      	mov	r1, r3
 800d534:	68b8      	ldr	r0, [r7, #8]
 800d536:	f7ff f9b9 	bl	800c8ac <tcp_recved>
    pbuf_free(p);
 800d53a:	6878      	ldr	r0, [r7, #4]
 800d53c:	f7fe fbc8 	bl	800bcd0 <pbuf_free>
 800d540:	e008      	b.n	800d554 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800d542:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d104      	bne.n	800d554 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800d54a:	68b8      	ldr	r0, [r7, #8]
 800d54c:	f7ff f85e 	bl	800c60c <tcp_close>
 800d550:	4603      	mov	r3, r0
 800d552:	e000      	b.n	800d556 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800d554:	2300      	movs	r3, #0
}
 800d556:	4618      	mov	r0, r3
 800d558:	3710      	adds	r7, #16
 800d55a:	46bd      	mov	sp, r7
 800d55c:	bd80      	pop	{r7, pc}
 800d55e:	bf00      	nop
 800d560:	08016dcc 	.word	0x08016dcc
 800d564:	0801733c 	.word	0x0801733c
 800d568:	08016e10 	.word	0x08016e10

0800d56c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800d56c:	b580      	push	{r7, lr}
 800d56e:	b086      	sub	sp, #24
 800d570:	af00      	add	r7, sp, #0
 800d572:	4603      	mov	r3, r0
 800d574:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800d576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	db01      	blt.n	800d582 <tcp_kill_prio+0x16>
 800d57e:	79fb      	ldrb	r3, [r7, #7]
 800d580:	e000      	b.n	800d584 <tcp_kill_prio+0x18>
 800d582:	237f      	movs	r3, #127	@ 0x7f
 800d584:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800d586:	7afb      	ldrb	r3, [r7, #11]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d034      	beq.n	800d5f6 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800d58c:	7afb      	ldrb	r3, [r7, #11]
 800d58e:	3b01      	subs	r3, #1
 800d590:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800d592:	2300      	movs	r3, #0
 800d594:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800d596:	2300      	movs	r3, #0
 800d598:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d59a:	4b19      	ldr	r3, [pc, #100]	@ (800d600 <tcp_kill_prio+0x94>)
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	617b      	str	r3, [r7, #20]
 800d5a0:	e01f      	b.n	800d5e2 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800d5a2:	697b      	ldr	r3, [r7, #20]
 800d5a4:	7d5b      	ldrb	r3, [r3, #21]
 800d5a6:	7afa      	ldrb	r2, [r7, #11]
 800d5a8:	429a      	cmp	r2, r3
 800d5aa:	d80c      	bhi.n	800d5c6 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800d5ac:	697b      	ldr	r3, [r7, #20]
 800d5ae:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800d5b0:	7afa      	ldrb	r2, [r7, #11]
 800d5b2:	429a      	cmp	r2, r3
 800d5b4:	d112      	bne.n	800d5dc <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800d5b6:	4b13      	ldr	r3, [pc, #76]	@ (800d604 <tcp_kill_prio+0x98>)
 800d5b8:	681a      	ldr	r2, [r3, #0]
 800d5ba:	697b      	ldr	r3, [r7, #20]
 800d5bc:	6a1b      	ldr	r3, [r3, #32]
 800d5be:	1ad3      	subs	r3, r2, r3
 800d5c0:	68fa      	ldr	r2, [r7, #12]
 800d5c2:	429a      	cmp	r2, r3
 800d5c4:	d80a      	bhi.n	800d5dc <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800d5c6:	4b0f      	ldr	r3, [pc, #60]	@ (800d604 <tcp_kill_prio+0x98>)
 800d5c8:	681a      	ldr	r2, [r3, #0]
 800d5ca:	697b      	ldr	r3, [r7, #20]
 800d5cc:	6a1b      	ldr	r3, [r3, #32]
 800d5ce:	1ad3      	subs	r3, r2, r3
 800d5d0:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800d5d2:	697b      	ldr	r3, [r7, #20]
 800d5d4:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800d5d6:	697b      	ldr	r3, [r7, #20]
 800d5d8:	7d5b      	ldrb	r3, [r3, #21]
 800d5da:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d5dc:	697b      	ldr	r3, [r7, #20]
 800d5de:	68db      	ldr	r3, [r3, #12]
 800d5e0:	617b      	str	r3, [r7, #20]
 800d5e2:	697b      	ldr	r3, [r7, #20]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d1dc      	bne.n	800d5a2 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800d5e8:	693b      	ldr	r3, [r7, #16]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d004      	beq.n	800d5f8 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800d5ee:	6938      	ldr	r0, [r7, #16]
 800d5f0:	f7ff f8f6 	bl	800c7e0 <tcp_abort>
 800d5f4:	e000      	b.n	800d5f8 <tcp_kill_prio+0x8c>
    return;
 800d5f6:	bf00      	nop
  }
}
 800d5f8:	3718      	adds	r7, #24
 800d5fa:	46bd      	mov	sp, r7
 800d5fc:	bd80      	pop	{r7, pc}
 800d5fe:	bf00      	nop
 800d600:	20009b34 	.word	0x20009b34
 800d604:	20009b28 	.word	0x20009b28

0800d608 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800d608:	b580      	push	{r7, lr}
 800d60a:	b086      	sub	sp, #24
 800d60c:	af00      	add	r7, sp, #0
 800d60e:	4603      	mov	r3, r0
 800d610:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800d612:	79fb      	ldrb	r3, [r7, #7]
 800d614:	2b08      	cmp	r3, #8
 800d616:	d009      	beq.n	800d62c <tcp_kill_state+0x24>
 800d618:	79fb      	ldrb	r3, [r7, #7]
 800d61a:	2b09      	cmp	r3, #9
 800d61c:	d006      	beq.n	800d62c <tcp_kill_state+0x24>
 800d61e:	4b1a      	ldr	r3, [pc, #104]	@ (800d688 <tcp_kill_state+0x80>)
 800d620:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 800d624:	4919      	ldr	r1, [pc, #100]	@ (800d68c <tcp_kill_state+0x84>)
 800d626:	481a      	ldr	r0, [pc, #104]	@ (800d690 <tcp_kill_state+0x88>)
 800d628:	f007 fdd2 	bl	80151d0 <iprintf>

  inactivity = 0;
 800d62c:	2300      	movs	r3, #0
 800d62e:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800d630:	2300      	movs	r3, #0
 800d632:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d634:	4b17      	ldr	r3, [pc, #92]	@ (800d694 <tcp_kill_state+0x8c>)
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	617b      	str	r3, [r7, #20]
 800d63a:	e017      	b.n	800d66c <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800d63c:	697b      	ldr	r3, [r7, #20]
 800d63e:	7d1b      	ldrb	r3, [r3, #20]
 800d640:	79fa      	ldrb	r2, [r7, #7]
 800d642:	429a      	cmp	r2, r3
 800d644:	d10f      	bne.n	800d666 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800d646:	4b14      	ldr	r3, [pc, #80]	@ (800d698 <tcp_kill_state+0x90>)
 800d648:	681a      	ldr	r2, [r3, #0]
 800d64a:	697b      	ldr	r3, [r7, #20]
 800d64c:	6a1b      	ldr	r3, [r3, #32]
 800d64e:	1ad3      	subs	r3, r2, r3
 800d650:	68fa      	ldr	r2, [r7, #12]
 800d652:	429a      	cmp	r2, r3
 800d654:	d807      	bhi.n	800d666 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800d656:	4b10      	ldr	r3, [pc, #64]	@ (800d698 <tcp_kill_state+0x90>)
 800d658:	681a      	ldr	r2, [r3, #0]
 800d65a:	697b      	ldr	r3, [r7, #20]
 800d65c:	6a1b      	ldr	r3, [r3, #32]
 800d65e:	1ad3      	subs	r3, r2, r3
 800d660:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800d662:	697b      	ldr	r3, [r7, #20]
 800d664:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d666:	697b      	ldr	r3, [r7, #20]
 800d668:	68db      	ldr	r3, [r3, #12]
 800d66a:	617b      	str	r3, [r7, #20]
 800d66c:	697b      	ldr	r3, [r7, #20]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d1e4      	bne.n	800d63c <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800d672:	693b      	ldr	r3, [r7, #16]
 800d674:	2b00      	cmp	r3, #0
 800d676:	d003      	beq.n	800d680 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800d678:	2100      	movs	r1, #0
 800d67a:	6938      	ldr	r0, [r7, #16]
 800d67c:	f7fe fff2 	bl	800c664 <tcp_abandon>
  }
}
 800d680:	bf00      	nop
 800d682:	3718      	adds	r7, #24
 800d684:	46bd      	mov	sp, r7
 800d686:	bd80      	pop	{r7, pc}
 800d688:	08016dcc 	.word	0x08016dcc
 800d68c:	08017358 	.word	0x08017358
 800d690:	08016e10 	.word	0x08016e10
 800d694:	20009b34 	.word	0x20009b34
 800d698:	20009b28 	.word	0x20009b28

0800d69c <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800d69c:	b580      	push	{r7, lr}
 800d69e:	b084      	sub	sp, #16
 800d6a0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800d6aa:	4b12      	ldr	r3, [pc, #72]	@ (800d6f4 <tcp_kill_timewait+0x58>)
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	60fb      	str	r3, [r7, #12]
 800d6b0:	e012      	b.n	800d6d8 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800d6b2:	4b11      	ldr	r3, [pc, #68]	@ (800d6f8 <tcp_kill_timewait+0x5c>)
 800d6b4:	681a      	ldr	r2, [r3, #0]
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	6a1b      	ldr	r3, [r3, #32]
 800d6ba:	1ad3      	subs	r3, r2, r3
 800d6bc:	687a      	ldr	r2, [r7, #4]
 800d6be:	429a      	cmp	r2, r3
 800d6c0:	d807      	bhi.n	800d6d2 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800d6c2:	4b0d      	ldr	r3, [pc, #52]	@ (800d6f8 <tcp_kill_timewait+0x5c>)
 800d6c4:	681a      	ldr	r2, [r3, #0]
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	6a1b      	ldr	r3, [r3, #32]
 800d6ca:	1ad3      	subs	r3, r2, r3
 800d6cc:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	68db      	ldr	r3, [r3, #12]
 800d6d6:	60fb      	str	r3, [r7, #12]
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d1e9      	bne.n	800d6b2 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800d6de:	68bb      	ldr	r3, [r7, #8]
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d002      	beq.n	800d6ea <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800d6e4:	68b8      	ldr	r0, [r7, #8]
 800d6e6:	f7ff f87b 	bl	800c7e0 <tcp_abort>
  }
}
 800d6ea:	bf00      	nop
 800d6ec:	3710      	adds	r7, #16
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	bd80      	pop	{r7, pc}
 800d6f2:	bf00      	nop
 800d6f4:	20009b38 	.word	0x20009b38
 800d6f8:	20009b28 	.word	0x20009b28

0800d6fc <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b082      	sub	sp, #8
 800d700:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800d702:	4b10      	ldr	r3, [pc, #64]	@ (800d744 <tcp_handle_closepend+0x48>)
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800d708:	e014      	b.n	800d734 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	68db      	ldr	r3, [r3, #12]
 800d70e:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	8b5b      	ldrh	r3, [r3, #26]
 800d714:	f003 0308 	and.w	r3, r3, #8
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d009      	beq.n	800d730 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	8b5b      	ldrh	r3, [r3, #26]
 800d720:	f023 0308 	bic.w	r3, r3, #8
 800d724:	b29a      	uxth	r2, r3
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800d72a:	6878      	ldr	r0, [r7, #4]
 800d72c:	f7fe ff04 	bl	800c538 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d1e7      	bne.n	800d70a <tcp_handle_closepend+0xe>
  }
}
 800d73a:	bf00      	nop
 800d73c:	bf00      	nop
 800d73e:	3708      	adds	r7, #8
 800d740:	46bd      	mov	sp, r7
 800d742:	bd80      	pop	{r7, pc}
 800d744:	20009b34 	.word	0x20009b34

0800d748 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800d748:	b580      	push	{r7, lr}
 800d74a:	b084      	sub	sp, #16
 800d74c:	af00      	add	r7, sp, #0
 800d74e:	4603      	mov	r3, r0
 800d750:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d752:	2001      	movs	r0, #1
 800d754:	f7fd fbd6 	bl	800af04 <memp_malloc>
 800d758:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d126      	bne.n	800d7ae <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800d760:	f7ff ffcc 	bl	800d6fc <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800d764:	f7ff ff9a 	bl	800d69c <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d768:	2001      	movs	r0, #1
 800d76a:	f7fd fbcb 	bl	800af04 <memp_malloc>
 800d76e:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d11b      	bne.n	800d7ae <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800d776:	2009      	movs	r0, #9
 800d778:	f7ff ff46 	bl	800d608 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d77c:	2001      	movs	r0, #1
 800d77e:	f7fd fbc1 	bl	800af04 <memp_malloc>
 800d782:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	2b00      	cmp	r3, #0
 800d788:	d111      	bne.n	800d7ae <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800d78a:	2008      	movs	r0, #8
 800d78c:	f7ff ff3c 	bl	800d608 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d790:	2001      	movs	r0, #1
 800d792:	f7fd fbb7 	bl	800af04 <memp_malloc>
 800d796:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d107      	bne.n	800d7ae <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800d79e:	79fb      	ldrb	r3, [r7, #7]
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	f7ff fee3 	bl	800d56c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d7a6:	2001      	movs	r0, #1
 800d7a8:	f7fd fbac 	bl	800af04 <memp_malloc>
 800d7ac:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d03f      	beq.n	800d834 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800d7b4:	229c      	movs	r2, #156	@ 0x9c
 800d7b6:	2100      	movs	r1, #0
 800d7b8:	68f8      	ldr	r0, [r7, #12]
 800d7ba:	f007 fda8 	bl	801530e <memset>
    pcb->prio = prio;
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	79fa      	ldrb	r2, [r7, #7]
 800d7c2:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800d7ca:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800d7d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	22ff      	movs	r2, #255	@ 0xff
 800d7e2:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800d7ea:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	2206      	movs	r2, #6
 800d7f0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	2206      	movs	r2, #6
 800d7f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d800:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	2201      	movs	r2, #1
 800d806:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 800d80a:	4b0d      	ldr	r3, [pc, #52]	@ (800d840 <tcp_alloc+0xf8>)
 800d80c:	681a      	ldr	r2, [r3, #0]
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800d812:	4b0c      	ldr	r3, [pc, #48]	@ (800d844 <tcp_alloc+0xfc>)
 800d814:	781a      	ldrb	r2, [r3, #0]
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800d820:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	4a08      	ldr	r2, [pc, #32]	@ (800d848 <tcp_alloc+0x100>)
 800d828:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	4a07      	ldr	r2, [pc, #28]	@ (800d84c <tcp_alloc+0x104>)
 800d830:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800d834:	68fb      	ldr	r3, [r7, #12]
}
 800d836:	4618      	mov	r0, r3
 800d838:	3710      	adds	r7, #16
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}
 800d83e:	bf00      	nop
 800d840:	20009b28 	.word	0x20009b28
 800d844:	20009b3e 	.word	0x20009b3e
 800d848:	0800d501 	.word	0x0800d501
 800d84c:	006ddd00 	.word	0x006ddd00

0800d850 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 800d850:	b580      	push	{r7, lr}
 800d852:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 800d854:	2040      	movs	r0, #64	@ 0x40
 800d856:	f7ff ff77 	bl	800d748 <tcp_alloc>
 800d85a:	4603      	mov	r3, r0
}
 800d85c:	4618      	mov	r0, r3
 800d85e:	bd80      	pop	{r7, pc}

0800d860 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 800d860:	b480      	push	{r7}
 800d862:	b083      	sub	sp, #12
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
 800d868:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d002      	beq.n	800d876 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	683a      	ldr	r2, [r7, #0]
 800d874:	611a      	str	r2, [r3, #16]
  }
}
 800d876:	bf00      	nop
 800d878:	370c      	adds	r7, #12
 800d87a:	46bd      	mov	sp, r7
 800d87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d880:	4770      	bx	lr
	...

0800d884 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 800d884:	b580      	push	{r7, lr}
 800d886:	b082      	sub	sp, #8
 800d888:	af00      	add	r7, sp, #0
 800d88a:	6078      	str	r0, [r7, #4]
 800d88c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	2b00      	cmp	r3, #0
 800d892:	d00e      	beq.n	800d8b2 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	7d1b      	ldrb	r3, [r3, #20]
 800d898:	2b01      	cmp	r3, #1
 800d89a:	d106      	bne.n	800d8aa <tcp_recv+0x26>
 800d89c:	4b07      	ldr	r3, [pc, #28]	@ (800d8bc <tcp_recv+0x38>)
 800d89e:	f240 72df 	movw	r2, #2015	@ 0x7df
 800d8a2:	4907      	ldr	r1, [pc, #28]	@ (800d8c0 <tcp_recv+0x3c>)
 800d8a4:	4807      	ldr	r0, [pc, #28]	@ (800d8c4 <tcp_recv+0x40>)
 800d8a6:	f007 fc93 	bl	80151d0 <iprintf>
    pcb->recv = recv;
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	683a      	ldr	r2, [r7, #0]
 800d8ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 800d8b2:	bf00      	nop
 800d8b4:	3708      	adds	r7, #8
 800d8b6:	46bd      	mov	sp, r7
 800d8b8:	bd80      	pop	{r7, pc}
 800d8ba:	bf00      	nop
 800d8bc:	08016dcc 	.word	0x08016dcc
 800d8c0:	08017368 	.word	0x08017368
 800d8c4:	08016e10 	.word	0x08016e10

0800d8c8 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 800d8c8:	b580      	push	{r7, lr}
 800d8ca:	b082      	sub	sp, #8
 800d8cc:	af00      	add	r7, sp, #0
 800d8ce:	6078      	str	r0, [r7, #4]
 800d8d0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d00e      	beq.n	800d8f6 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	7d1b      	ldrb	r3, [r3, #20]
 800d8dc:	2b01      	cmp	r3, #1
 800d8de:	d106      	bne.n	800d8ee <tcp_sent+0x26>
 800d8e0:	4b07      	ldr	r3, [pc, #28]	@ (800d900 <tcp_sent+0x38>)
 800d8e2:	f240 72f3 	movw	r2, #2035	@ 0x7f3
 800d8e6:	4907      	ldr	r1, [pc, #28]	@ (800d904 <tcp_sent+0x3c>)
 800d8e8:	4807      	ldr	r0, [pc, #28]	@ (800d908 <tcp_sent+0x40>)
 800d8ea:	f007 fc71 	bl	80151d0 <iprintf>
    pcb->sent = sent;
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	683a      	ldr	r2, [r7, #0]
 800d8f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }
}
 800d8f6:	bf00      	nop
 800d8f8:	3708      	adds	r7, #8
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	bd80      	pop	{r7, pc}
 800d8fe:	bf00      	nop
 800d900:	08016dcc 	.word	0x08016dcc
 800d904:	08017390 	.word	0x08017390
 800d908:	08016e10 	.word	0x08016e10

0800d90c <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b082      	sub	sp, #8
 800d910:	af00      	add	r7, sp, #0
 800d912:	6078      	str	r0, [r7, #4]
 800d914:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d00e      	beq.n	800d93a <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	7d1b      	ldrb	r3, [r3, #20]
 800d920:	2b01      	cmp	r3, #1
 800d922:	d106      	bne.n	800d932 <tcp_err+0x26>
 800d924:	4b07      	ldr	r3, [pc, #28]	@ (800d944 <tcp_err+0x38>)
 800d926:	f640 020d 	movw	r2, #2061	@ 0x80d
 800d92a:	4907      	ldr	r1, [pc, #28]	@ (800d948 <tcp_err+0x3c>)
 800d92c:	4807      	ldr	r0, [pc, #28]	@ (800d94c <tcp_err+0x40>)
 800d92e:	f007 fc4f 	bl	80151d0 <iprintf>
    pcb->errf = err;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	683a      	ldr	r2, [r7, #0]
 800d936:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }
}
 800d93a:	bf00      	nop
 800d93c:	3708      	adds	r7, #8
 800d93e:	46bd      	mov	sp, r7
 800d940:	bd80      	pop	{r7, pc}
 800d942:	bf00      	nop
 800d944:	08016dcc 	.word	0x08016dcc
 800d948:	080173b8 	.word	0x080173b8
 800d94c:	08016e10 	.word	0x08016e10

0800d950 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 800d950:	b580      	push	{r7, lr}
 800d952:	b084      	sub	sp, #16
 800d954:	af00      	add	r7, sp, #0
 800d956:	60f8      	str	r0, [r7, #12]
 800d958:	60b9      	str	r1, [r7, #8]
 800d95a:	4613      	mov	r3, r2
 800d95c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	2b00      	cmp	r3, #0
 800d962:	d107      	bne.n	800d974 <tcp_poll+0x24>
 800d964:	4b0e      	ldr	r3, [pc, #56]	@ (800d9a0 <tcp_poll+0x50>)
 800d966:	f640 023d 	movw	r2, #2109	@ 0x83d
 800d96a:	490e      	ldr	r1, [pc, #56]	@ (800d9a4 <tcp_poll+0x54>)
 800d96c:	480e      	ldr	r0, [pc, #56]	@ (800d9a8 <tcp_poll+0x58>)
 800d96e:	f007 fc2f 	bl	80151d0 <iprintf>
 800d972:	e011      	b.n	800d998 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	7d1b      	ldrb	r3, [r3, #20]
 800d978:	2b01      	cmp	r3, #1
 800d97a:	d106      	bne.n	800d98a <tcp_poll+0x3a>
 800d97c:	4b08      	ldr	r3, [pc, #32]	@ (800d9a0 <tcp_poll+0x50>)
 800d97e:	f640 023e 	movw	r2, #2110	@ 0x83e
 800d982:	490a      	ldr	r1, [pc, #40]	@ (800d9ac <tcp_poll+0x5c>)
 800d984:	4808      	ldr	r0, [pc, #32]	@ (800d9a8 <tcp_poll+0x58>)
 800d986:	f007 fc23 	bl	80151d0 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	68ba      	ldr	r2, [r7, #8]
 800d98e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	79fa      	ldrb	r2, [r7, #7]
 800d996:	775a      	strb	r2, [r3, #29]
}
 800d998:	3710      	adds	r7, #16
 800d99a:	46bd      	mov	sp, r7
 800d99c:	bd80      	pop	{r7, pc}
 800d99e:	bf00      	nop
 800d9a0:	08016dcc 	.word	0x08016dcc
 800d9a4:	080173e0 	.word	0x080173e0
 800d9a8:	08016e10 	.word	0x08016e10
 800d9ac:	080173f8 	.word	0x080173f8

0800d9b0 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b082      	sub	sp, #8
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d107      	bne.n	800d9ce <tcp_pcb_purge+0x1e>
 800d9be:	4b21      	ldr	r3, [pc, #132]	@ (800da44 <tcp_pcb_purge+0x94>)
 800d9c0:	f640 0251 	movw	r2, #2129	@ 0x851
 800d9c4:	4920      	ldr	r1, [pc, #128]	@ (800da48 <tcp_pcb_purge+0x98>)
 800d9c6:	4821      	ldr	r0, [pc, #132]	@ (800da4c <tcp_pcb_purge+0x9c>)
 800d9c8:	f007 fc02 	bl	80151d0 <iprintf>
 800d9cc:	e037      	b.n	800da3e <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	7d1b      	ldrb	r3, [r3, #20]
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	d033      	beq.n	800da3e <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800d9da:	2b0a      	cmp	r3, #10
 800d9dc:	d02f      	beq.n	800da3e <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800d9e2:	2b01      	cmp	r3, #1
 800d9e4:	d02b      	beq.n	800da3e <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d007      	beq.n	800d9fe <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d9f2:	4618      	mov	r0, r3
 800d9f4:	f7fe f96c 	bl	800bcd0 <pbuf_free>
      pcb->refused_data = NULL;
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	2200      	movs	r2, #0
 800d9fc:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800da02:	2b00      	cmp	r3, #0
 800da04:	d002      	beq.n	800da0c <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800da06:	6878      	ldr	r0, [r7, #4]
 800da08:	f000 f986 	bl	800dd18 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800da12:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da18:	4618      	mov	r0, r3
 800da1a:	f7ff fd17 	bl	800d44c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800da22:	4618      	mov	r0, r3
 800da24:	f7ff fd12 	bl	800d44c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	2200      	movs	r2, #0
 800da2c:	66da      	str	r2, [r3, #108]	@ 0x6c
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	2200      	movs	r2, #0
 800da3a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800da3e:	3708      	adds	r7, #8
 800da40:	46bd      	mov	sp, r7
 800da42:	bd80      	pop	{r7, pc}
 800da44:	08016dcc 	.word	0x08016dcc
 800da48:	08017418 	.word	0x08017418
 800da4c:	08016e10 	.word	0x08016e10

0800da50 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800da50:	b580      	push	{r7, lr}
 800da52:	b084      	sub	sp, #16
 800da54:	af00      	add	r7, sp, #0
 800da56:	6078      	str	r0, [r7, #4]
 800da58:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d106      	bne.n	800da6e <tcp_pcb_remove+0x1e>
 800da60:	4b3e      	ldr	r3, [pc, #248]	@ (800db5c <tcp_pcb_remove+0x10c>)
 800da62:	f640 0283 	movw	r2, #2179	@ 0x883
 800da66:	493e      	ldr	r1, [pc, #248]	@ (800db60 <tcp_pcb_remove+0x110>)
 800da68:	483e      	ldr	r0, [pc, #248]	@ (800db64 <tcp_pcb_remove+0x114>)
 800da6a:	f007 fbb1 	bl	80151d0 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	2b00      	cmp	r3, #0
 800da72:	d106      	bne.n	800da82 <tcp_pcb_remove+0x32>
 800da74:	4b39      	ldr	r3, [pc, #228]	@ (800db5c <tcp_pcb_remove+0x10c>)
 800da76:	f640 0284 	movw	r2, #2180	@ 0x884
 800da7a:	493b      	ldr	r1, [pc, #236]	@ (800db68 <tcp_pcb_remove+0x118>)
 800da7c:	4839      	ldr	r0, [pc, #228]	@ (800db64 <tcp_pcb_remove+0x114>)
 800da7e:	f007 fba7 	bl	80151d0 <iprintf>

  TCP_RMV(pcblist, pcb);
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	683a      	ldr	r2, [r7, #0]
 800da88:	429a      	cmp	r2, r3
 800da8a:	d105      	bne.n	800da98 <tcp_pcb_remove+0x48>
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	68da      	ldr	r2, [r3, #12]
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	601a      	str	r2, [r3, #0]
 800da96:	e013      	b.n	800dac0 <tcp_pcb_remove+0x70>
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	60fb      	str	r3, [r7, #12]
 800da9e:	e00c      	b.n	800daba <tcp_pcb_remove+0x6a>
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	68db      	ldr	r3, [r3, #12]
 800daa4:	683a      	ldr	r2, [r7, #0]
 800daa6:	429a      	cmp	r2, r3
 800daa8:	d104      	bne.n	800dab4 <tcp_pcb_remove+0x64>
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	68da      	ldr	r2, [r3, #12]
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	60da      	str	r2, [r3, #12]
 800dab2:	e005      	b.n	800dac0 <tcp_pcb_remove+0x70>
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	68db      	ldr	r3, [r3, #12]
 800dab8:	60fb      	str	r3, [r7, #12]
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d1ef      	bne.n	800daa0 <tcp_pcb_remove+0x50>
 800dac0:	683b      	ldr	r3, [r7, #0]
 800dac2:	2200      	movs	r2, #0
 800dac4:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800dac6:	6838      	ldr	r0, [r7, #0]
 800dac8:	f7ff ff72 	bl	800d9b0 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800dacc:	683b      	ldr	r3, [r7, #0]
 800dace:	7d1b      	ldrb	r3, [r3, #20]
 800dad0:	2b0a      	cmp	r3, #10
 800dad2:	d013      	beq.n	800dafc <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800dad4:	683b      	ldr	r3, [r7, #0]
 800dad6:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800dad8:	2b01      	cmp	r3, #1
 800dada:	d00f      	beq.n	800dafc <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	8b5b      	ldrh	r3, [r3, #26]
 800dae0:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d009      	beq.n	800dafc <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800dae8:	683b      	ldr	r3, [r7, #0]
 800daea:	8b5b      	ldrh	r3, [r3, #26]
 800daec:	f043 0302 	orr.w	r3, r3, #2
 800daf0:	b29a      	uxth	r2, r3
 800daf2:	683b      	ldr	r3, [r7, #0]
 800daf4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800daf6:	6838      	ldr	r0, [r7, #0]
 800daf8:	f003 fbc0 	bl	801127c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	7d1b      	ldrb	r3, [r3, #20]
 800db00:	2b01      	cmp	r3, #1
 800db02:	d020      	beq.n	800db46 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800db04:	683b      	ldr	r3, [r7, #0]
 800db06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d006      	beq.n	800db1a <tcp_pcb_remove+0xca>
 800db0c:	4b13      	ldr	r3, [pc, #76]	@ (800db5c <tcp_pcb_remove+0x10c>)
 800db0e:	f640 0293 	movw	r2, #2195	@ 0x893
 800db12:	4916      	ldr	r1, [pc, #88]	@ (800db6c <tcp_pcb_remove+0x11c>)
 800db14:	4813      	ldr	r0, [pc, #76]	@ (800db64 <tcp_pcb_remove+0x114>)
 800db16:	f007 fb5b 	bl	80151d0 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800db1a:	683b      	ldr	r3, [r7, #0]
 800db1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d006      	beq.n	800db30 <tcp_pcb_remove+0xe0>
 800db22:	4b0e      	ldr	r3, [pc, #56]	@ (800db5c <tcp_pcb_remove+0x10c>)
 800db24:	f640 0294 	movw	r2, #2196	@ 0x894
 800db28:	4911      	ldr	r1, [pc, #68]	@ (800db70 <tcp_pcb_remove+0x120>)
 800db2a:	480e      	ldr	r0, [pc, #56]	@ (800db64 <tcp_pcb_remove+0x114>)
 800db2c:	f007 fb50 	bl	80151d0 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800db30:	683b      	ldr	r3, [r7, #0]
 800db32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800db34:	2b00      	cmp	r3, #0
 800db36:	d006      	beq.n	800db46 <tcp_pcb_remove+0xf6>
 800db38:	4b08      	ldr	r3, [pc, #32]	@ (800db5c <tcp_pcb_remove+0x10c>)
 800db3a:	f640 0296 	movw	r2, #2198	@ 0x896
 800db3e:	490d      	ldr	r1, [pc, #52]	@ (800db74 <tcp_pcb_remove+0x124>)
 800db40:	4808      	ldr	r0, [pc, #32]	@ (800db64 <tcp_pcb_remove+0x114>)
 800db42:	f007 fb45 	bl	80151d0 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800db46:	683b      	ldr	r3, [r7, #0]
 800db48:	2200      	movs	r2, #0
 800db4a:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800db4c:	683b      	ldr	r3, [r7, #0]
 800db4e:	2200      	movs	r2, #0
 800db50:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800db52:	bf00      	nop
 800db54:	3710      	adds	r7, #16
 800db56:	46bd      	mov	sp, r7
 800db58:	bd80      	pop	{r7, pc}
 800db5a:	bf00      	nop
 800db5c:	08016dcc 	.word	0x08016dcc
 800db60:	08017434 	.word	0x08017434
 800db64:	08016e10 	.word	0x08016e10
 800db68:	08017450 	.word	0x08017450
 800db6c:	08017470 	.word	0x08017470
 800db70:	08017488 	.word	0x08017488
 800db74:	080174a4 	.word	0x080174a4

0800db78 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800db78:	b580      	push	{r7, lr}
 800db7a:	b082      	sub	sp, #8
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	2b00      	cmp	r3, #0
 800db84:	d106      	bne.n	800db94 <tcp_next_iss+0x1c>
 800db86:	4b0a      	ldr	r3, [pc, #40]	@ (800dbb0 <tcp_next_iss+0x38>)
 800db88:	f640 02af 	movw	r2, #2223	@ 0x8af
 800db8c:	4909      	ldr	r1, [pc, #36]	@ (800dbb4 <tcp_next_iss+0x3c>)
 800db8e:	480a      	ldr	r0, [pc, #40]	@ (800dbb8 <tcp_next_iss+0x40>)
 800db90:	f007 fb1e 	bl	80151d0 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800db94:	4b09      	ldr	r3, [pc, #36]	@ (800dbbc <tcp_next_iss+0x44>)
 800db96:	681a      	ldr	r2, [r3, #0]
 800db98:	4b09      	ldr	r3, [pc, #36]	@ (800dbc0 <tcp_next_iss+0x48>)
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	4413      	add	r3, r2
 800db9e:	4a07      	ldr	r2, [pc, #28]	@ (800dbbc <tcp_next_iss+0x44>)
 800dba0:	6013      	str	r3, [r2, #0]
  return iss;
 800dba2:	4b06      	ldr	r3, [pc, #24]	@ (800dbbc <tcp_next_iss+0x44>)
 800dba4:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800dba6:	4618      	mov	r0, r3
 800dba8:	3708      	adds	r7, #8
 800dbaa:	46bd      	mov	sp, r7
 800dbac:	bd80      	pop	{r7, pc}
 800dbae:	bf00      	nop
 800dbb0:	08016dcc 	.word	0x08016dcc
 800dbb4:	080174bc 	.word	0x080174bc
 800dbb8:	08016e10 	.word	0x08016e10
 800dbbc:	20000024 	.word	0x20000024
 800dbc0:	20009b28 	.word	0x20009b28

0800dbc4 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800dbc4:	b580      	push	{r7, lr}
 800dbc6:	b086      	sub	sp, #24
 800dbc8:	af00      	add	r7, sp, #0
 800dbca:	4603      	mov	r3, r0
 800dbcc:	60b9      	str	r1, [r7, #8]
 800dbce:	607a      	str	r2, [r7, #4]
 800dbd0:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d106      	bne.n	800dbe6 <tcp_eff_send_mss_netif+0x22>
 800dbd8:	4b14      	ldr	r3, [pc, #80]	@ (800dc2c <tcp_eff_send_mss_netif+0x68>)
 800dbda:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 800dbde:	4914      	ldr	r1, [pc, #80]	@ (800dc30 <tcp_eff_send_mss_netif+0x6c>)
 800dbe0:	4814      	ldr	r0, [pc, #80]	@ (800dc34 <tcp_eff_send_mss_netif+0x70>)
 800dbe2:	f007 faf5 	bl	80151d0 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800dbe6:	68bb      	ldr	r3, [r7, #8]
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d101      	bne.n	800dbf0 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800dbec:	89fb      	ldrh	r3, [r7, #14]
 800dbee:	e019      	b.n	800dc24 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800dbf0:	68bb      	ldr	r3, [r7, #8]
 800dbf2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800dbf4:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800dbf6:	8afb      	ldrh	r3, [r7, #22]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d012      	beq.n	800dc22 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800dbfc:	2328      	movs	r3, #40	@ 0x28
 800dbfe:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800dc00:	8afa      	ldrh	r2, [r7, #22]
 800dc02:	8abb      	ldrh	r3, [r7, #20]
 800dc04:	429a      	cmp	r2, r3
 800dc06:	d904      	bls.n	800dc12 <tcp_eff_send_mss_netif+0x4e>
 800dc08:	8afa      	ldrh	r2, [r7, #22]
 800dc0a:	8abb      	ldrh	r3, [r7, #20]
 800dc0c:	1ad3      	subs	r3, r2, r3
 800dc0e:	b29b      	uxth	r3, r3
 800dc10:	e000      	b.n	800dc14 <tcp_eff_send_mss_netif+0x50>
 800dc12:	2300      	movs	r3, #0
 800dc14:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800dc16:	8a7a      	ldrh	r2, [r7, #18]
 800dc18:	89fb      	ldrh	r3, [r7, #14]
 800dc1a:	4293      	cmp	r3, r2
 800dc1c:	bf28      	it	cs
 800dc1e:	4613      	movcs	r3, r2
 800dc20:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800dc22:	89fb      	ldrh	r3, [r7, #14]
}
 800dc24:	4618      	mov	r0, r3
 800dc26:	3718      	adds	r7, #24
 800dc28:	46bd      	mov	sp, r7
 800dc2a:	bd80      	pop	{r7, pc}
 800dc2c:	08016dcc 	.word	0x08016dcc
 800dc30:	080174d8 	.word	0x080174d8
 800dc34:	08016e10 	.word	0x08016e10

0800dc38 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800dc38:	b580      	push	{r7, lr}
 800dc3a:	b084      	sub	sp, #16
 800dc3c:	af00      	add	r7, sp, #0
 800dc3e:	6078      	str	r0, [r7, #4]
 800dc40:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800dc42:	683b      	ldr	r3, [r7, #0]
 800dc44:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d119      	bne.n	800dc80 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800dc4c:	4b10      	ldr	r3, [pc, #64]	@ (800dc90 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800dc4e:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800dc52:	4910      	ldr	r1, [pc, #64]	@ (800dc94 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800dc54:	4810      	ldr	r0, [pc, #64]	@ (800dc98 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800dc56:	f007 fabb 	bl	80151d0 <iprintf>

  while (pcb != NULL) {
 800dc5a:	e011      	b.n	800dc80 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	681a      	ldr	r2, [r3, #0]
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	429a      	cmp	r2, r3
 800dc66:	d108      	bne.n	800dc7a <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	68db      	ldr	r3, [r3, #12]
 800dc6c:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800dc6e:	68f8      	ldr	r0, [r7, #12]
 800dc70:	f7fe fdb6 	bl	800c7e0 <tcp_abort>
      pcb = next;
 800dc74:	68bb      	ldr	r3, [r7, #8]
 800dc76:	60fb      	str	r3, [r7, #12]
 800dc78:	e002      	b.n	800dc80 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	68db      	ldr	r3, [r3, #12]
 800dc7e:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d1ea      	bne.n	800dc5c <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800dc86:	bf00      	nop
 800dc88:	bf00      	nop
 800dc8a:	3710      	adds	r7, #16
 800dc8c:	46bd      	mov	sp, r7
 800dc8e:	bd80      	pop	{r7, pc}
 800dc90:	08016dcc 	.word	0x08016dcc
 800dc94:	08017500 	.word	0x08017500
 800dc98:	08016e10 	.word	0x08016e10

0800dc9c <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800dc9c:	b580      	push	{r7, lr}
 800dc9e:	b084      	sub	sp, #16
 800dca0:	af00      	add	r7, sp, #0
 800dca2:	6078      	str	r0, [r7, #4]
 800dca4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d02a      	beq.n	800dd02 <tcp_netif_ip_addr_changed+0x66>
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d026      	beq.n	800dd02 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800dcb4:	4b15      	ldr	r3, [pc, #84]	@ (800dd0c <tcp_netif_ip_addr_changed+0x70>)
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	4619      	mov	r1, r3
 800dcba:	6878      	ldr	r0, [r7, #4]
 800dcbc:	f7ff ffbc 	bl	800dc38 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800dcc0:	4b13      	ldr	r3, [pc, #76]	@ (800dd10 <tcp_netif_ip_addr_changed+0x74>)
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	4619      	mov	r1, r3
 800dcc6:	6878      	ldr	r0, [r7, #4]
 800dcc8:	f7ff ffb6 	bl	800dc38 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800dccc:	683b      	ldr	r3, [r7, #0]
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d017      	beq.n	800dd02 <tcp_netif_ip_addr_changed+0x66>
 800dcd2:	683b      	ldr	r3, [r7, #0]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d013      	beq.n	800dd02 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800dcda:	4b0e      	ldr	r3, [pc, #56]	@ (800dd14 <tcp_netif_ip_addr_changed+0x78>)
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	60fb      	str	r3, [r7, #12]
 800dce0:	e00c      	b.n	800dcfc <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	681a      	ldr	r2, [r3, #0]
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	429a      	cmp	r2, r3
 800dcec:	d103      	bne.n	800dcf6 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800dcee:	683b      	ldr	r3, [r7, #0]
 800dcf0:	681a      	ldr	r2, [r3, #0]
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	68db      	ldr	r3, [r3, #12]
 800dcfa:	60fb      	str	r3, [r7, #12]
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d1ef      	bne.n	800dce2 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800dd02:	bf00      	nop
 800dd04:	3710      	adds	r7, #16
 800dd06:	46bd      	mov	sp, r7
 800dd08:	bd80      	pop	{r7, pc}
 800dd0a:	bf00      	nop
 800dd0c:	20009b34 	.word	0x20009b34
 800dd10:	20009b2c 	.word	0x20009b2c
 800dd14:	20009b30 	.word	0x20009b30

0800dd18 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	b082      	sub	sp, #8
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d007      	beq.n	800dd38 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	f7ff fb8d 	bl	800d44c <tcp_segs_free>
    pcb->ooseq = NULL;
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	2200      	movs	r2, #0
 800dd36:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800dd38:	bf00      	nop
 800dd3a:	3708      	adds	r7, #8
 800dd3c:	46bd      	mov	sp, r7
 800dd3e:	bd80      	pop	{r7, pc}

0800dd40 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800dd40:	b590      	push	{r4, r7, lr}
 800dd42:	b08d      	sub	sp, #52	@ 0x34
 800dd44:	af04      	add	r7, sp, #16
 800dd46:	6078      	str	r0, [r7, #4]
 800dd48:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d105      	bne.n	800dd5c <tcp_input+0x1c>
 800dd50:	4b9b      	ldr	r3, [pc, #620]	@ (800dfc0 <tcp_input+0x280>)
 800dd52:	2283      	movs	r2, #131	@ 0x83
 800dd54:	499b      	ldr	r1, [pc, #620]	@ (800dfc4 <tcp_input+0x284>)
 800dd56:	489c      	ldr	r0, [pc, #624]	@ (800dfc8 <tcp_input+0x288>)
 800dd58:	f007 fa3a 	bl	80151d0 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	685b      	ldr	r3, [r3, #4]
 800dd60:	4a9a      	ldr	r2, [pc, #616]	@ (800dfcc <tcp_input+0x28c>)
 800dd62:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	895b      	ldrh	r3, [r3, #10]
 800dd68:	2b13      	cmp	r3, #19
 800dd6a:	f240 83d1 	bls.w	800e510 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800dd6e:	4b98      	ldr	r3, [pc, #608]	@ (800dfd0 <tcp_input+0x290>)
 800dd70:	695b      	ldr	r3, [r3, #20]
 800dd72:	4a97      	ldr	r2, [pc, #604]	@ (800dfd0 <tcp_input+0x290>)
 800dd74:	6812      	ldr	r2, [r2, #0]
 800dd76:	4611      	mov	r1, r2
 800dd78:	4618      	mov	r0, r3
 800dd7a:	f006 f869 	bl	8013e50 <ip4_addr_isbroadcast_u32>
 800dd7e:	4603      	mov	r3, r0
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	f040 83c7 	bne.w	800e514 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800dd86:	4b92      	ldr	r3, [pc, #584]	@ (800dfd0 <tcp_input+0x290>)
 800dd88:	695b      	ldr	r3, [r3, #20]
 800dd8a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800dd8e:	2be0      	cmp	r3, #224	@ 0xe0
 800dd90:	f000 83c0 	beq.w	800e514 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800dd94:	4b8d      	ldr	r3, [pc, #564]	@ (800dfcc <tcp_input+0x28c>)
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	899b      	ldrh	r3, [r3, #12]
 800dd9a:	b29b      	uxth	r3, r3
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	f7fc fc39 	bl	800a614 <lwip_htons>
 800dda2:	4603      	mov	r3, r0
 800dda4:	0b1b      	lsrs	r3, r3, #12
 800dda6:	b29b      	uxth	r3, r3
 800dda8:	b2db      	uxtb	r3, r3
 800ddaa:	009b      	lsls	r3, r3, #2
 800ddac:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800ddae:	7cbb      	ldrb	r3, [r7, #18]
 800ddb0:	2b13      	cmp	r3, #19
 800ddb2:	f240 83b1 	bls.w	800e518 <tcp_input+0x7d8>
 800ddb6:	7cbb      	ldrb	r3, [r7, #18]
 800ddb8:	b29a      	uxth	r2, r3
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	891b      	ldrh	r3, [r3, #8]
 800ddbe:	429a      	cmp	r2, r3
 800ddc0:	f200 83aa 	bhi.w	800e518 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800ddc4:	7cbb      	ldrb	r3, [r7, #18]
 800ddc6:	b29b      	uxth	r3, r3
 800ddc8:	3b14      	subs	r3, #20
 800ddca:	b29a      	uxth	r2, r3
 800ddcc:	4b81      	ldr	r3, [pc, #516]	@ (800dfd4 <tcp_input+0x294>)
 800ddce:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800ddd0:	4b81      	ldr	r3, [pc, #516]	@ (800dfd8 <tcp_input+0x298>)
 800ddd2:	2200      	movs	r2, #0
 800ddd4:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	895a      	ldrh	r2, [r3, #10]
 800ddda:	7cbb      	ldrb	r3, [r7, #18]
 800dddc:	b29b      	uxth	r3, r3
 800ddde:	429a      	cmp	r2, r3
 800dde0:	d309      	bcc.n	800ddf6 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800dde2:	4b7c      	ldr	r3, [pc, #496]	@ (800dfd4 <tcp_input+0x294>)
 800dde4:	881a      	ldrh	r2, [r3, #0]
 800dde6:	4b7d      	ldr	r3, [pc, #500]	@ (800dfdc <tcp_input+0x29c>)
 800dde8:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800ddea:	7cbb      	ldrb	r3, [r7, #18]
 800ddec:	4619      	mov	r1, r3
 800ddee:	6878      	ldr	r0, [r7, #4]
 800ddf0:	f7fd fee8 	bl	800bbc4 <pbuf_remove_header>
 800ddf4:	e04e      	b.n	800de94 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d105      	bne.n	800de0a <tcp_input+0xca>
 800ddfe:	4b70      	ldr	r3, [pc, #448]	@ (800dfc0 <tcp_input+0x280>)
 800de00:	22c2      	movs	r2, #194	@ 0xc2
 800de02:	4977      	ldr	r1, [pc, #476]	@ (800dfe0 <tcp_input+0x2a0>)
 800de04:	4870      	ldr	r0, [pc, #448]	@ (800dfc8 <tcp_input+0x288>)
 800de06:	f007 f9e3 	bl	80151d0 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800de0a:	2114      	movs	r1, #20
 800de0c:	6878      	ldr	r0, [r7, #4]
 800de0e:	f7fd fed9 	bl	800bbc4 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	895a      	ldrh	r2, [r3, #10]
 800de16:	4b71      	ldr	r3, [pc, #452]	@ (800dfdc <tcp_input+0x29c>)
 800de18:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800de1a:	4b6e      	ldr	r3, [pc, #440]	@ (800dfd4 <tcp_input+0x294>)
 800de1c:	881a      	ldrh	r2, [r3, #0]
 800de1e:	4b6f      	ldr	r3, [pc, #444]	@ (800dfdc <tcp_input+0x29c>)
 800de20:	881b      	ldrh	r3, [r3, #0]
 800de22:	1ad3      	subs	r3, r2, r3
 800de24:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800de26:	4b6d      	ldr	r3, [pc, #436]	@ (800dfdc <tcp_input+0x29c>)
 800de28:	881b      	ldrh	r3, [r3, #0]
 800de2a:	4619      	mov	r1, r3
 800de2c:	6878      	ldr	r0, [r7, #4]
 800de2e:	f7fd fec9 	bl	800bbc4 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	895b      	ldrh	r3, [r3, #10]
 800de38:	8a3a      	ldrh	r2, [r7, #16]
 800de3a:	429a      	cmp	r2, r3
 800de3c:	f200 836e 	bhi.w	800e51c <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	685b      	ldr	r3, [r3, #4]
 800de46:	4a64      	ldr	r2, [pc, #400]	@ (800dfd8 <tcp_input+0x298>)
 800de48:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	8a3a      	ldrh	r2, [r7, #16]
 800de50:	4611      	mov	r1, r2
 800de52:	4618      	mov	r0, r3
 800de54:	f7fd feb6 	bl	800bbc4 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	891a      	ldrh	r2, [r3, #8]
 800de5c:	8a3b      	ldrh	r3, [r7, #16]
 800de5e:	1ad3      	subs	r3, r2, r3
 800de60:	b29a      	uxth	r2, r3
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	895b      	ldrh	r3, [r3, #10]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d005      	beq.n	800de7a <tcp_input+0x13a>
 800de6e:	4b54      	ldr	r3, [pc, #336]	@ (800dfc0 <tcp_input+0x280>)
 800de70:	22df      	movs	r2, #223	@ 0xdf
 800de72:	495c      	ldr	r1, [pc, #368]	@ (800dfe4 <tcp_input+0x2a4>)
 800de74:	4854      	ldr	r0, [pc, #336]	@ (800dfc8 <tcp_input+0x288>)
 800de76:	f007 f9ab 	bl	80151d0 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	891a      	ldrh	r2, [r3, #8]
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	891b      	ldrh	r3, [r3, #8]
 800de84:	429a      	cmp	r2, r3
 800de86:	d005      	beq.n	800de94 <tcp_input+0x154>
 800de88:	4b4d      	ldr	r3, [pc, #308]	@ (800dfc0 <tcp_input+0x280>)
 800de8a:	22e0      	movs	r2, #224	@ 0xe0
 800de8c:	4956      	ldr	r1, [pc, #344]	@ (800dfe8 <tcp_input+0x2a8>)
 800de8e:	484e      	ldr	r0, [pc, #312]	@ (800dfc8 <tcp_input+0x288>)
 800de90:	f007 f99e 	bl	80151d0 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800de94:	4b4d      	ldr	r3, [pc, #308]	@ (800dfcc <tcp_input+0x28c>)
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	881b      	ldrh	r3, [r3, #0]
 800de9a:	b29b      	uxth	r3, r3
 800de9c:	4a4b      	ldr	r2, [pc, #300]	@ (800dfcc <tcp_input+0x28c>)
 800de9e:	6814      	ldr	r4, [r2, #0]
 800dea0:	4618      	mov	r0, r3
 800dea2:	f7fc fbb7 	bl	800a614 <lwip_htons>
 800dea6:	4603      	mov	r3, r0
 800dea8:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800deaa:	4b48      	ldr	r3, [pc, #288]	@ (800dfcc <tcp_input+0x28c>)
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	885b      	ldrh	r3, [r3, #2]
 800deb0:	b29b      	uxth	r3, r3
 800deb2:	4a46      	ldr	r2, [pc, #280]	@ (800dfcc <tcp_input+0x28c>)
 800deb4:	6814      	ldr	r4, [r2, #0]
 800deb6:	4618      	mov	r0, r3
 800deb8:	f7fc fbac 	bl	800a614 <lwip_htons>
 800debc:	4603      	mov	r3, r0
 800debe:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800dec0:	4b42      	ldr	r3, [pc, #264]	@ (800dfcc <tcp_input+0x28c>)
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	685b      	ldr	r3, [r3, #4]
 800dec6:	4a41      	ldr	r2, [pc, #260]	@ (800dfcc <tcp_input+0x28c>)
 800dec8:	6814      	ldr	r4, [r2, #0]
 800deca:	4618      	mov	r0, r3
 800decc:	f7fc fbb7 	bl	800a63e <lwip_htonl>
 800ded0:	4603      	mov	r3, r0
 800ded2:	6063      	str	r3, [r4, #4]
 800ded4:	6863      	ldr	r3, [r4, #4]
 800ded6:	4a45      	ldr	r2, [pc, #276]	@ (800dfec <tcp_input+0x2ac>)
 800ded8:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800deda:	4b3c      	ldr	r3, [pc, #240]	@ (800dfcc <tcp_input+0x28c>)
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	689b      	ldr	r3, [r3, #8]
 800dee0:	4a3a      	ldr	r2, [pc, #232]	@ (800dfcc <tcp_input+0x28c>)
 800dee2:	6814      	ldr	r4, [r2, #0]
 800dee4:	4618      	mov	r0, r3
 800dee6:	f7fc fbaa 	bl	800a63e <lwip_htonl>
 800deea:	4603      	mov	r3, r0
 800deec:	60a3      	str	r3, [r4, #8]
 800deee:	68a3      	ldr	r3, [r4, #8]
 800def0:	4a3f      	ldr	r2, [pc, #252]	@ (800dff0 <tcp_input+0x2b0>)
 800def2:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800def4:	4b35      	ldr	r3, [pc, #212]	@ (800dfcc <tcp_input+0x28c>)
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	89db      	ldrh	r3, [r3, #14]
 800defa:	b29b      	uxth	r3, r3
 800defc:	4a33      	ldr	r2, [pc, #204]	@ (800dfcc <tcp_input+0x28c>)
 800defe:	6814      	ldr	r4, [r2, #0]
 800df00:	4618      	mov	r0, r3
 800df02:	f7fc fb87 	bl	800a614 <lwip_htons>
 800df06:	4603      	mov	r3, r0
 800df08:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800df0a:	4b30      	ldr	r3, [pc, #192]	@ (800dfcc <tcp_input+0x28c>)
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	899b      	ldrh	r3, [r3, #12]
 800df10:	b29b      	uxth	r3, r3
 800df12:	4618      	mov	r0, r3
 800df14:	f7fc fb7e 	bl	800a614 <lwip_htons>
 800df18:	4603      	mov	r3, r0
 800df1a:	b2db      	uxtb	r3, r3
 800df1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800df20:	b2da      	uxtb	r2, r3
 800df22:	4b34      	ldr	r3, [pc, #208]	@ (800dff4 <tcp_input+0x2b4>)
 800df24:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	891a      	ldrh	r2, [r3, #8]
 800df2a:	4b33      	ldr	r3, [pc, #204]	@ (800dff8 <tcp_input+0x2b8>)
 800df2c:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800df2e:	4b31      	ldr	r3, [pc, #196]	@ (800dff4 <tcp_input+0x2b4>)
 800df30:	781b      	ldrb	r3, [r3, #0]
 800df32:	f003 0303 	and.w	r3, r3, #3
 800df36:	2b00      	cmp	r3, #0
 800df38:	d00c      	beq.n	800df54 <tcp_input+0x214>
    tcplen++;
 800df3a:	4b2f      	ldr	r3, [pc, #188]	@ (800dff8 <tcp_input+0x2b8>)
 800df3c:	881b      	ldrh	r3, [r3, #0]
 800df3e:	3301      	adds	r3, #1
 800df40:	b29a      	uxth	r2, r3
 800df42:	4b2d      	ldr	r3, [pc, #180]	@ (800dff8 <tcp_input+0x2b8>)
 800df44:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	891a      	ldrh	r2, [r3, #8]
 800df4a:	4b2b      	ldr	r3, [pc, #172]	@ (800dff8 <tcp_input+0x2b8>)
 800df4c:	881b      	ldrh	r3, [r3, #0]
 800df4e:	429a      	cmp	r2, r3
 800df50:	f200 82e6 	bhi.w	800e520 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800df54:	2300      	movs	r3, #0
 800df56:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800df58:	4b28      	ldr	r3, [pc, #160]	@ (800dffc <tcp_input+0x2bc>)
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	61fb      	str	r3, [r7, #28]
 800df5e:	e09d      	b.n	800e09c <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800df60:	69fb      	ldr	r3, [r7, #28]
 800df62:	7d1b      	ldrb	r3, [r3, #20]
 800df64:	2b00      	cmp	r3, #0
 800df66:	d105      	bne.n	800df74 <tcp_input+0x234>
 800df68:	4b15      	ldr	r3, [pc, #84]	@ (800dfc0 <tcp_input+0x280>)
 800df6a:	22fb      	movs	r2, #251	@ 0xfb
 800df6c:	4924      	ldr	r1, [pc, #144]	@ (800e000 <tcp_input+0x2c0>)
 800df6e:	4816      	ldr	r0, [pc, #88]	@ (800dfc8 <tcp_input+0x288>)
 800df70:	f007 f92e 	bl	80151d0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800df74:	69fb      	ldr	r3, [r7, #28]
 800df76:	7d1b      	ldrb	r3, [r3, #20]
 800df78:	2b0a      	cmp	r3, #10
 800df7a:	d105      	bne.n	800df88 <tcp_input+0x248>
 800df7c:	4b10      	ldr	r3, [pc, #64]	@ (800dfc0 <tcp_input+0x280>)
 800df7e:	22fc      	movs	r2, #252	@ 0xfc
 800df80:	4920      	ldr	r1, [pc, #128]	@ (800e004 <tcp_input+0x2c4>)
 800df82:	4811      	ldr	r0, [pc, #68]	@ (800dfc8 <tcp_input+0x288>)
 800df84:	f007 f924 	bl	80151d0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800df88:	69fb      	ldr	r3, [r7, #28]
 800df8a:	7d1b      	ldrb	r3, [r3, #20]
 800df8c:	2b01      	cmp	r3, #1
 800df8e:	d105      	bne.n	800df9c <tcp_input+0x25c>
 800df90:	4b0b      	ldr	r3, [pc, #44]	@ (800dfc0 <tcp_input+0x280>)
 800df92:	22fd      	movs	r2, #253	@ 0xfd
 800df94:	491c      	ldr	r1, [pc, #112]	@ (800e008 <tcp_input+0x2c8>)
 800df96:	480c      	ldr	r0, [pc, #48]	@ (800dfc8 <tcp_input+0x288>)
 800df98:	f007 f91a 	bl	80151d0 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800df9c:	69fb      	ldr	r3, [r7, #28]
 800df9e:	7a1b      	ldrb	r3, [r3, #8]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d033      	beq.n	800e00c <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800dfa4:	69fb      	ldr	r3, [r7, #28]
 800dfa6:	7a1a      	ldrb	r2, [r3, #8]
 800dfa8:	4b09      	ldr	r3, [pc, #36]	@ (800dfd0 <tcp_input+0x290>)
 800dfaa:	685b      	ldr	r3, [r3, #4]
 800dfac:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800dfb0:	3301      	adds	r3, #1
 800dfb2:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800dfb4:	429a      	cmp	r2, r3
 800dfb6:	d029      	beq.n	800e00c <tcp_input+0x2cc>
      prev = pcb;
 800dfb8:	69fb      	ldr	r3, [r7, #28]
 800dfba:	61bb      	str	r3, [r7, #24]
      continue;
 800dfbc:	e06b      	b.n	800e096 <tcp_input+0x356>
 800dfbe:	bf00      	nop
 800dfc0:	08017534 	.word	0x08017534
 800dfc4:	08017568 	.word	0x08017568
 800dfc8:	08017580 	.word	0x08017580
 800dfcc:	20009b50 	.word	0x20009b50
 800dfd0:	200057f8 	.word	0x200057f8
 800dfd4:	20009b54 	.word	0x20009b54
 800dfd8:	20009b58 	.word	0x20009b58
 800dfdc:	20009b56 	.word	0x20009b56
 800dfe0:	080175a8 	.word	0x080175a8
 800dfe4:	080175b8 	.word	0x080175b8
 800dfe8:	080175c4 	.word	0x080175c4
 800dfec:	20009b60 	.word	0x20009b60
 800dff0:	20009b64 	.word	0x20009b64
 800dff4:	20009b6c 	.word	0x20009b6c
 800dff8:	20009b6a 	.word	0x20009b6a
 800dffc:	20009b34 	.word	0x20009b34
 800e000:	080175e4 	.word	0x080175e4
 800e004:	0801760c 	.word	0x0801760c
 800e008:	08017638 	.word	0x08017638
    }

    if (pcb->remote_port == tcphdr->src &&
 800e00c:	69fb      	ldr	r3, [r7, #28]
 800e00e:	8b1a      	ldrh	r2, [r3, #24]
 800e010:	4b72      	ldr	r3, [pc, #456]	@ (800e1dc <tcp_input+0x49c>)
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	881b      	ldrh	r3, [r3, #0]
 800e016:	b29b      	uxth	r3, r3
 800e018:	429a      	cmp	r2, r3
 800e01a:	d13a      	bne.n	800e092 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800e01c:	69fb      	ldr	r3, [r7, #28]
 800e01e:	8ada      	ldrh	r2, [r3, #22]
 800e020:	4b6e      	ldr	r3, [pc, #440]	@ (800e1dc <tcp_input+0x49c>)
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	885b      	ldrh	r3, [r3, #2]
 800e026:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800e028:	429a      	cmp	r2, r3
 800e02a:	d132      	bne.n	800e092 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e02c:	69fb      	ldr	r3, [r7, #28]
 800e02e:	685a      	ldr	r2, [r3, #4]
 800e030:	4b6b      	ldr	r3, [pc, #428]	@ (800e1e0 <tcp_input+0x4a0>)
 800e032:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800e034:	429a      	cmp	r2, r3
 800e036:	d12c      	bne.n	800e092 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e038:	69fb      	ldr	r3, [r7, #28]
 800e03a:	681a      	ldr	r2, [r3, #0]
 800e03c:	4b68      	ldr	r3, [pc, #416]	@ (800e1e0 <tcp_input+0x4a0>)
 800e03e:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e040:	429a      	cmp	r2, r3
 800e042:	d126      	bne.n	800e092 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800e044:	69fb      	ldr	r3, [r7, #28]
 800e046:	68db      	ldr	r3, [r3, #12]
 800e048:	69fa      	ldr	r2, [r7, #28]
 800e04a:	429a      	cmp	r2, r3
 800e04c:	d106      	bne.n	800e05c <tcp_input+0x31c>
 800e04e:	4b65      	ldr	r3, [pc, #404]	@ (800e1e4 <tcp_input+0x4a4>)
 800e050:	f240 120d 	movw	r2, #269	@ 0x10d
 800e054:	4964      	ldr	r1, [pc, #400]	@ (800e1e8 <tcp_input+0x4a8>)
 800e056:	4865      	ldr	r0, [pc, #404]	@ (800e1ec <tcp_input+0x4ac>)
 800e058:	f007 f8ba 	bl	80151d0 <iprintf>
      if (prev != NULL) {
 800e05c:	69bb      	ldr	r3, [r7, #24]
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d00a      	beq.n	800e078 <tcp_input+0x338>
        prev->next = pcb->next;
 800e062:	69fb      	ldr	r3, [r7, #28]
 800e064:	68da      	ldr	r2, [r3, #12]
 800e066:	69bb      	ldr	r3, [r7, #24]
 800e068:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800e06a:	4b61      	ldr	r3, [pc, #388]	@ (800e1f0 <tcp_input+0x4b0>)
 800e06c:	681a      	ldr	r2, [r3, #0]
 800e06e:	69fb      	ldr	r3, [r7, #28]
 800e070:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800e072:	4a5f      	ldr	r2, [pc, #380]	@ (800e1f0 <tcp_input+0x4b0>)
 800e074:	69fb      	ldr	r3, [r7, #28]
 800e076:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800e078:	69fb      	ldr	r3, [r7, #28]
 800e07a:	68db      	ldr	r3, [r3, #12]
 800e07c:	69fa      	ldr	r2, [r7, #28]
 800e07e:	429a      	cmp	r2, r3
 800e080:	d111      	bne.n	800e0a6 <tcp_input+0x366>
 800e082:	4b58      	ldr	r3, [pc, #352]	@ (800e1e4 <tcp_input+0x4a4>)
 800e084:	f240 1215 	movw	r2, #277	@ 0x115
 800e088:	495a      	ldr	r1, [pc, #360]	@ (800e1f4 <tcp_input+0x4b4>)
 800e08a:	4858      	ldr	r0, [pc, #352]	@ (800e1ec <tcp_input+0x4ac>)
 800e08c:	f007 f8a0 	bl	80151d0 <iprintf>
      break;
 800e090:	e009      	b.n	800e0a6 <tcp_input+0x366>
    }
    prev = pcb;
 800e092:	69fb      	ldr	r3, [r7, #28]
 800e094:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e096:	69fb      	ldr	r3, [r7, #28]
 800e098:	68db      	ldr	r3, [r3, #12]
 800e09a:	61fb      	str	r3, [r7, #28]
 800e09c:	69fb      	ldr	r3, [r7, #28]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	f47f af5e 	bne.w	800df60 <tcp_input+0x220>
 800e0a4:	e000      	b.n	800e0a8 <tcp_input+0x368>
      break;
 800e0a6:	bf00      	nop
  }

  if (pcb == NULL) {
 800e0a8:	69fb      	ldr	r3, [r7, #28]
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	f040 80aa 	bne.w	800e204 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e0b0:	4b51      	ldr	r3, [pc, #324]	@ (800e1f8 <tcp_input+0x4b8>)
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	61fb      	str	r3, [r7, #28]
 800e0b6:	e03f      	b.n	800e138 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e0b8:	69fb      	ldr	r3, [r7, #28]
 800e0ba:	7d1b      	ldrb	r3, [r3, #20]
 800e0bc:	2b0a      	cmp	r3, #10
 800e0be:	d006      	beq.n	800e0ce <tcp_input+0x38e>
 800e0c0:	4b48      	ldr	r3, [pc, #288]	@ (800e1e4 <tcp_input+0x4a4>)
 800e0c2:	f240 121f 	movw	r2, #287	@ 0x11f
 800e0c6:	494d      	ldr	r1, [pc, #308]	@ (800e1fc <tcp_input+0x4bc>)
 800e0c8:	4848      	ldr	r0, [pc, #288]	@ (800e1ec <tcp_input+0x4ac>)
 800e0ca:	f007 f881 	bl	80151d0 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e0ce:	69fb      	ldr	r3, [r7, #28]
 800e0d0:	7a1b      	ldrb	r3, [r3, #8]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d009      	beq.n	800e0ea <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e0d6:	69fb      	ldr	r3, [r7, #28]
 800e0d8:	7a1a      	ldrb	r2, [r3, #8]
 800e0da:	4b41      	ldr	r3, [pc, #260]	@ (800e1e0 <tcp_input+0x4a0>)
 800e0dc:	685b      	ldr	r3, [r3, #4]
 800e0de:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e0e2:	3301      	adds	r3, #1
 800e0e4:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e0e6:	429a      	cmp	r2, r3
 800e0e8:	d122      	bne.n	800e130 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800e0ea:	69fb      	ldr	r3, [r7, #28]
 800e0ec:	8b1a      	ldrh	r2, [r3, #24]
 800e0ee:	4b3b      	ldr	r3, [pc, #236]	@ (800e1dc <tcp_input+0x49c>)
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	881b      	ldrh	r3, [r3, #0]
 800e0f4:	b29b      	uxth	r3, r3
 800e0f6:	429a      	cmp	r2, r3
 800e0f8:	d11b      	bne.n	800e132 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800e0fa:	69fb      	ldr	r3, [r7, #28]
 800e0fc:	8ada      	ldrh	r2, [r3, #22]
 800e0fe:	4b37      	ldr	r3, [pc, #220]	@ (800e1dc <tcp_input+0x49c>)
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	885b      	ldrh	r3, [r3, #2]
 800e104:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800e106:	429a      	cmp	r2, r3
 800e108:	d113      	bne.n	800e132 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e10a:	69fb      	ldr	r3, [r7, #28]
 800e10c:	685a      	ldr	r2, [r3, #4]
 800e10e:	4b34      	ldr	r3, [pc, #208]	@ (800e1e0 <tcp_input+0x4a0>)
 800e110:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800e112:	429a      	cmp	r2, r3
 800e114:	d10d      	bne.n	800e132 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e116:	69fb      	ldr	r3, [r7, #28]
 800e118:	681a      	ldr	r2, [r3, #0]
 800e11a:	4b31      	ldr	r3, [pc, #196]	@ (800e1e0 <tcp_input+0x4a0>)
 800e11c:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e11e:	429a      	cmp	r2, r3
 800e120:	d107      	bne.n	800e132 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800e122:	69f8      	ldr	r0, [r7, #28]
 800e124:	f000 fb56 	bl	800e7d4 <tcp_timewait_input>
        }
        pbuf_free(p);
 800e128:	6878      	ldr	r0, [r7, #4]
 800e12a:	f7fd fdd1 	bl	800bcd0 <pbuf_free>
        return;
 800e12e:	e1fd      	b.n	800e52c <tcp_input+0x7ec>
        continue;
 800e130:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e132:	69fb      	ldr	r3, [r7, #28]
 800e134:	68db      	ldr	r3, [r3, #12]
 800e136:	61fb      	str	r3, [r7, #28]
 800e138:	69fb      	ldr	r3, [r7, #28]
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d1bc      	bne.n	800e0b8 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800e13e:	2300      	movs	r3, #0
 800e140:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e142:	4b2f      	ldr	r3, [pc, #188]	@ (800e200 <tcp_input+0x4c0>)
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	617b      	str	r3, [r7, #20]
 800e148:	e02a      	b.n	800e1a0 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e14a:	697b      	ldr	r3, [r7, #20]
 800e14c:	7a1b      	ldrb	r3, [r3, #8]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d00c      	beq.n	800e16c <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e152:	697b      	ldr	r3, [r7, #20]
 800e154:	7a1a      	ldrb	r2, [r3, #8]
 800e156:	4b22      	ldr	r3, [pc, #136]	@ (800e1e0 <tcp_input+0x4a0>)
 800e158:	685b      	ldr	r3, [r3, #4]
 800e15a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e15e:	3301      	adds	r3, #1
 800e160:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e162:	429a      	cmp	r2, r3
 800e164:	d002      	beq.n	800e16c <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800e166:	697b      	ldr	r3, [r7, #20]
 800e168:	61bb      	str	r3, [r7, #24]
        continue;
 800e16a:	e016      	b.n	800e19a <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800e16c:	697b      	ldr	r3, [r7, #20]
 800e16e:	8ada      	ldrh	r2, [r3, #22]
 800e170:	4b1a      	ldr	r3, [pc, #104]	@ (800e1dc <tcp_input+0x49c>)
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	885b      	ldrh	r3, [r3, #2]
 800e176:	b29b      	uxth	r3, r3
 800e178:	429a      	cmp	r2, r3
 800e17a:	d10c      	bne.n	800e196 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800e17c:	697b      	ldr	r3, [r7, #20]
 800e17e:	681a      	ldr	r2, [r3, #0]
 800e180:	4b17      	ldr	r3, [pc, #92]	@ (800e1e0 <tcp_input+0x4a0>)
 800e182:	695b      	ldr	r3, [r3, #20]
 800e184:	429a      	cmp	r2, r3
 800e186:	d00f      	beq.n	800e1a8 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800e188:	697b      	ldr	r3, [r7, #20]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d00d      	beq.n	800e1aa <tcp_input+0x46a>
 800e18e:	697b      	ldr	r3, [r7, #20]
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	2b00      	cmp	r3, #0
 800e194:	d009      	beq.n	800e1aa <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800e196:	697b      	ldr	r3, [r7, #20]
 800e198:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e19a:	697b      	ldr	r3, [r7, #20]
 800e19c:	68db      	ldr	r3, [r3, #12]
 800e19e:	617b      	str	r3, [r7, #20]
 800e1a0:	697b      	ldr	r3, [r7, #20]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d1d1      	bne.n	800e14a <tcp_input+0x40a>
 800e1a6:	e000      	b.n	800e1aa <tcp_input+0x46a>
            break;
 800e1a8:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800e1aa:	697b      	ldr	r3, [r7, #20]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d029      	beq.n	800e204 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800e1b0:	69bb      	ldr	r3, [r7, #24]
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d00a      	beq.n	800e1cc <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800e1b6:	697b      	ldr	r3, [r7, #20]
 800e1b8:	68da      	ldr	r2, [r3, #12]
 800e1ba:	69bb      	ldr	r3, [r7, #24]
 800e1bc:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800e1be:	4b10      	ldr	r3, [pc, #64]	@ (800e200 <tcp_input+0x4c0>)
 800e1c0:	681a      	ldr	r2, [r3, #0]
 800e1c2:	697b      	ldr	r3, [r7, #20]
 800e1c4:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800e1c6:	4a0e      	ldr	r2, [pc, #56]	@ (800e200 <tcp_input+0x4c0>)
 800e1c8:	697b      	ldr	r3, [r7, #20]
 800e1ca:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800e1cc:	6978      	ldr	r0, [r7, #20]
 800e1ce:	f000 fa03 	bl	800e5d8 <tcp_listen_input>
      }
      pbuf_free(p);
 800e1d2:	6878      	ldr	r0, [r7, #4]
 800e1d4:	f7fd fd7c 	bl	800bcd0 <pbuf_free>
      return;
 800e1d8:	e1a8      	b.n	800e52c <tcp_input+0x7ec>
 800e1da:	bf00      	nop
 800e1dc:	20009b50 	.word	0x20009b50
 800e1e0:	200057f8 	.word	0x200057f8
 800e1e4:	08017534 	.word	0x08017534
 800e1e8:	08017660 	.word	0x08017660
 800e1ec:	08017580 	.word	0x08017580
 800e1f0:	20009b34 	.word	0x20009b34
 800e1f4:	0801768c 	.word	0x0801768c
 800e1f8:	20009b38 	.word	0x20009b38
 800e1fc:	080176b8 	.word	0x080176b8
 800e200:	20009b30 	.word	0x20009b30
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800e204:	69fb      	ldr	r3, [r7, #28]
 800e206:	2b00      	cmp	r3, #0
 800e208:	f000 8158 	beq.w	800e4bc <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800e20c:	4b95      	ldr	r3, [pc, #596]	@ (800e464 <tcp_input+0x724>)
 800e20e:	2200      	movs	r2, #0
 800e210:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	891a      	ldrh	r2, [r3, #8]
 800e216:	4b93      	ldr	r3, [pc, #588]	@ (800e464 <tcp_input+0x724>)
 800e218:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800e21a:	4a92      	ldr	r2, [pc, #584]	@ (800e464 <tcp_input+0x724>)
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800e220:	4b91      	ldr	r3, [pc, #580]	@ (800e468 <tcp_input+0x728>)
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	4a8f      	ldr	r2, [pc, #572]	@ (800e464 <tcp_input+0x724>)
 800e226:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800e228:	4b90      	ldr	r3, [pc, #576]	@ (800e46c <tcp_input+0x72c>)
 800e22a:	2200      	movs	r2, #0
 800e22c:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800e22e:	4b90      	ldr	r3, [pc, #576]	@ (800e470 <tcp_input+0x730>)
 800e230:	2200      	movs	r2, #0
 800e232:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800e234:	4b8f      	ldr	r3, [pc, #572]	@ (800e474 <tcp_input+0x734>)
 800e236:	2200      	movs	r2, #0
 800e238:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800e23a:	4b8f      	ldr	r3, [pc, #572]	@ (800e478 <tcp_input+0x738>)
 800e23c:	781b      	ldrb	r3, [r3, #0]
 800e23e:	f003 0308 	and.w	r3, r3, #8
 800e242:	2b00      	cmp	r3, #0
 800e244:	d006      	beq.n	800e254 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	7b5b      	ldrb	r3, [r3, #13]
 800e24a:	f043 0301 	orr.w	r3, r3, #1
 800e24e:	b2da      	uxtb	r2, r3
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800e254:	69fb      	ldr	r3, [r7, #28]
 800e256:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d017      	beq.n	800e28c <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e25c:	69f8      	ldr	r0, [r7, #28]
 800e25e:	f7ff f879 	bl	800d354 <tcp_process_refused_data>
 800e262:	4603      	mov	r3, r0
 800e264:	f113 0f0d 	cmn.w	r3, #13
 800e268:	d007      	beq.n	800e27a <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e26a:	69fb      	ldr	r3, [r7, #28]
 800e26c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d00c      	beq.n	800e28c <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e272:	4b82      	ldr	r3, [pc, #520]	@ (800e47c <tcp_input+0x73c>)
 800e274:	881b      	ldrh	r3, [r3, #0]
 800e276:	2b00      	cmp	r3, #0
 800e278:	d008      	beq.n	800e28c <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800e27a:	69fb      	ldr	r3, [r7, #28]
 800e27c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e27e:	2b00      	cmp	r3, #0
 800e280:	f040 80e3 	bne.w	800e44a <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800e284:	69f8      	ldr	r0, [r7, #28]
 800e286:	f003 fdff 	bl	8011e88 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800e28a:	e0de      	b.n	800e44a <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 800e28c:	4a7c      	ldr	r2, [pc, #496]	@ (800e480 <tcp_input+0x740>)
 800e28e:	69fb      	ldr	r3, [r7, #28]
 800e290:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800e292:	69f8      	ldr	r0, [r7, #28]
 800e294:	f000 fb18 	bl	800e8c8 <tcp_process>
 800e298:	4603      	mov	r3, r0
 800e29a:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800e29c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e2a0:	f113 0f0d 	cmn.w	r3, #13
 800e2a4:	f000 80d3 	beq.w	800e44e <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 800e2a8:	4b71      	ldr	r3, [pc, #452]	@ (800e470 <tcp_input+0x730>)
 800e2aa:	781b      	ldrb	r3, [r3, #0]
 800e2ac:	f003 0308 	and.w	r3, r3, #8
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d015      	beq.n	800e2e0 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800e2b4:	69fb      	ldr	r3, [r7, #28]
 800e2b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d008      	beq.n	800e2d0 <tcp_input+0x590>
 800e2be:	69fb      	ldr	r3, [r7, #28]
 800e2c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e2c4:	69fa      	ldr	r2, [r7, #28]
 800e2c6:	6912      	ldr	r2, [r2, #16]
 800e2c8:	f06f 010d 	mvn.w	r1, #13
 800e2cc:	4610      	mov	r0, r2
 800e2ce:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800e2d0:	69f9      	ldr	r1, [r7, #28]
 800e2d2:	486c      	ldr	r0, [pc, #432]	@ (800e484 <tcp_input+0x744>)
 800e2d4:	f7ff fbbc 	bl	800da50 <tcp_pcb_remove>
        tcp_free(pcb);
 800e2d8:	69f8      	ldr	r0, [r7, #28]
 800e2da:	f7fd ff99 	bl	800c210 <tcp_free>
 800e2de:	e0da      	b.n	800e496 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 800e2e0:	2300      	movs	r3, #0
 800e2e2:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800e2e4:	4b63      	ldr	r3, [pc, #396]	@ (800e474 <tcp_input+0x734>)
 800e2e6:	881b      	ldrh	r3, [r3, #0]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d01d      	beq.n	800e328 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800e2ec:	4b61      	ldr	r3, [pc, #388]	@ (800e474 <tcp_input+0x734>)
 800e2ee:	881b      	ldrh	r3, [r3, #0]
 800e2f0:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800e2f2:	69fb      	ldr	r3, [r7, #28]
 800e2f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d00a      	beq.n	800e312 <tcp_input+0x5d2>
 800e2fc:	69fb      	ldr	r3, [r7, #28]
 800e2fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e302:	69fa      	ldr	r2, [r7, #28]
 800e304:	6910      	ldr	r0, [r2, #16]
 800e306:	89fa      	ldrh	r2, [r7, #14]
 800e308:	69f9      	ldr	r1, [r7, #28]
 800e30a:	4798      	blx	r3
 800e30c:	4603      	mov	r3, r0
 800e30e:	74fb      	strb	r3, [r7, #19]
 800e310:	e001      	b.n	800e316 <tcp_input+0x5d6>
 800e312:	2300      	movs	r3, #0
 800e314:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800e316:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e31a:	f113 0f0d 	cmn.w	r3, #13
 800e31e:	f000 8098 	beq.w	800e452 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 800e322:	4b54      	ldr	r3, [pc, #336]	@ (800e474 <tcp_input+0x734>)
 800e324:	2200      	movs	r2, #0
 800e326:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800e328:	69f8      	ldr	r0, [r7, #28]
 800e32a:	f000 f915 	bl	800e558 <tcp_input_delayed_close>
 800e32e:	4603      	mov	r3, r0
 800e330:	2b00      	cmp	r3, #0
 800e332:	f040 8090 	bne.w	800e456 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800e336:	4b4d      	ldr	r3, [pc, #308]	@ (800e46c <tcp_input+0x72c>)
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d041      	beq.n	800e3c2 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800e33e:	69fb      	ldr	r3, [r7, #28]
 800e340:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e342:	2b00      	cmp	r3, #0
 800e344:	d006      	beq.n	800e354 <tcp_input+0x614>
 800e346:	4b50      	ldr	r3, [pc, #320]	@ (800e488 <tcp_input+0x748>)
 800e348:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800e34c:	494f      	ldr	r1, [pc, #316]	@ (800e48c <tcp_input+0x74c>)
 800e34e:	4850      	ldr	r0, [pc, #320]	@ (800e490 <tcp_input+0x750>)
 800e350:	f006 ff3e 	bl	80151d0 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800e354:	69fb      	ldr	r3, [r7, #28]
 800e356:	8b5b      	ldrh	r3, [r3, #26]
 800e358:	f003 0310 	and.w	r3, r3, #16
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d008      	beq.n	800e372 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800e360:	4b42      	ldr	r3, [pc, #264]	@ (800e46c <tcp_input+0x72c>)
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	4618      	mov	r0, r3
 800e366:	f7fd fcb3 	bl	800bcd0 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800e36a:	69f8      	ldr	r0, [r7, #28]
 800e36c:	f7fe fa38 	bl	800c7e0 <tcp_abort>
            goto aborted;
 800e370:	e091      	b.n	800e496 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800e372:	69fb      	ldr	r3, [r7, #28]
 800e374:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d00c      	beq.n	800e396 <tcp_input+0x656>
 800e37c:	69fb      	ldr	r3, [r7, #28]
 800e37e:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800e382:	69fb      	ldr	r3, [r7, #28]
 800e384:	6918      	ldr	r0, [r3, #16]
 800e386:	4b39      	ldr	r3, [pc, #228]	@ (800e46c <tcp_input+0x72c>)
 800e388:	681a      	ldr	r2, [r3, #0]
 800e38a:	2300      	movs	r3, #0
 800e38c:	69f9      	ldr	r1, [r7, #28]
 800e38e:	47a0      	blx	r4
 800e390:	4603      	mov	r3, r0
 800e392:	74fb      	strb	r3, [r7, #19]
 800e394:	e008      	b.n	800e3a8 <tcp_input+0x668>
 800e396:	4b35      	ldr	r3, [pc, #212]	@ (800e46c <tcp_input+0x72c>)
 800e398:	681a      	ldr	r2, [r3, #0]
 800e39a:	2300      	movs	r3, #0
 800e39c:	69f9      	ldr	r1, [r7, #28]
 800e39e:	2000      	movs	r0, #0
 800e3a0:	f7ff f8ae 	bl	800d500 <tcp_recv_null>
 800e3a4:	4603      	mov	r3, r0
 800e3a6:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800e3a8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e3ac:	f113 0f0d 	cmn.w	r3, #13
 800e3b0:	d053      	beq.n	800e45a <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800e3b2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d003      	beq.n	800e3c2 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800e3ba:	4b2c      	ldr	r3, [pc, #176]	@ (800e46c <tcp_input+0x72c>)
 800e3bc:	681a      	ldr	r2, [r3, #0]
 800e3be:	69fb      	ldr	r3, [r7, #28]
 800e3c0:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800e3c2:	4b2b      	ldr	r3, [pc, #172]	@ (800e470 <tcp_input+0x730>)
 800e3c4:	781b      	ldrb	r3, [r3, #0]
 800e3c6:	f003 0320 	and.w	r3, r3, #32
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d030      	beq.n	800e430 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 800e3ce:	69fb      	ldr	r3, [r7, #28]
 800e3d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d009      	beq.n	800e3ea <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800e3d6:	69fb      	ldr	r3, [r7, #28]
 800e3d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e3da:	7b5a      	ldrb	r2, [r3, #13]
 800e3dc:	69fb      	ldr	r3, [r7, #28]
 800e3de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e3e0:	f042 0220 	orr.w	r2, r2, #32
 800e3e4:	b2d2      	uxtb	r2, r2
 800e3e6:	735a      	strb	r2, [r3, #13]
 800e3e8:	e022      	b.n	800e430 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e3ea:	69fb      	ldr	r3, [r7, #28]
 800e3ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e3ee:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800e3f2:	d005      	beq.n	800e400 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 800e3f4:	69fb      	ldr	r3, [r7, #28]
 800e3f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e3f8:	3301      	adds	r3, #1
 800e3fa:	b29a      	uxth	r2, r3
 800e3fc:	69fb      	ldr	r3, [r7, #28]
 800e3fe:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800e400:	69fb      	ldr	r3, [r7, #28]
 800e402:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e406:	2b00      	cmp	r3, #0
 800e408:	d00b      	beq.n	800e422 <tcp_input+0x6e2>
 800e40a:	69fb      	ldr	r3, [r7, #28]
 800e40c:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800e410:	69fb      	ldr	r3, [r7, #28]
 800e412:	6918      	ldr	r0, [r3, #16]
 800e414:	2300      	movs	r3, #0
 800e416:	2200      	movs	r2, #0
 800e418:	69f9      	ldr	r1, [r7, #28]
 800e41a:	47a0      	blx	r4
 800e41c:	4603      	mov	r3, r0
 800e41e:	74fb      	strb	r3, [r7, #19]
 800e420:	e001      	b.n	800e426 <tcp_input+0x6e6>
 800e422:	2300      	movs	r3, #0
 800e424:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800e426:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e42a:	f113 0f0d 	cmn.w	r3, #13
 800e42e:	d016      	beq.n	800e45e <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800e430:	4b13      	ldr	r3, [pc, #76]	@ (800e480 <tcp_input+0x740>)
 800e432:	2200      	movs	r2, #0
 800e434:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800e436:	69f8      	ldr	r0, [r7, #28]
 800e438:	f000 f88e 	bl	800e558 <tcp_input_delayed_close>
 800e43c:	4603      	mov	r3, r0
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d128      	bne.n	800e494 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800e442:	69f8      	ldr	r0, [r7, #28]
 800e444:	f002 ff1a 	bl	801127c <tcp_output>
 800e448:	e025      	b.n	800e496 <tcp_input+0x756>
        goto aborted;
 800e44a:	bf00      	nop
 800e44c:	e023      	b.n	800e496 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800e44e:	bf00      	nop
 800e450:	e021      	b.n	800e496 <tcp_input+0x756>
              goto aborted;
 800e452:	bf00      	nop
 800e454:	e01f      	b.n	800e496 <tcp_input+0x756>
          goto aborted;
 800e456:	bf00      	nop
 800e458:	e01d      	b.n	800e496 <tcp_input+0x756>
            goto aborted;
 800e45a:	bf00      	nop
 800e45c:	e01b      	b.n	800e496 <tcp_input+0x756>
              goto aborted;
 800e45e:	bf00      	nop
 800e460:	e019      	b.n	800e496 <tcp_input+0x756>
 800e462:	bf00      	nop
 800e464:	20009b40 	.word	0x20009b40
 800e468:	20009b50 	.word	0x20009b50
 800e46c:	20009b70 	.word	0x20009b70
 800e470:	20009b6d 	.word	0x20009b6d
 800e474:	20009b68 	.word	0x20009b68
 800e478:	20009b6c 	.word	0x20009b6c
 800e47c:	20009b6a 	.word	0x20009b6a
 800e480:	20009b74 	.word	0x20009b74
 800e484:	20009b34 	.word	0x20009b34
 800e488:	08017534 	.word	0x08017534
 800e48c:	080176e8 	.word	0x080176e8
 800e490:	08017580 	.word	0x08017580
          goto aborted;
 800e494:	bf00      	nop
    tcp_input_pcb = NULL;
 800e496:	4b27      	ldr	r3, [pc, #156]	@ (800e534 <tcp_input+0x7f4>)
 800e498:	2200      	movs	r2, #0
 800e49a:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800e49c:	4b26      	ldr	r3, [pc, #152]	@ (800e538 <tcp_input+0x7f8>)
 800e49e:	2200      	movs	r2, #0
 800e4a0:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800e4a2:	4b26      	ldr	r3, [pc, #152]	@ (800e53c <tcp_input+0x7fc>)
 800e4a4:	685b      	ldr	r3, [r3, #4]
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d03f      	beq.n	800e52a <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 800e4aa:	4b24      	ldr	r3, [pc, #144]	@ (800e53c <tcp_input+0x7fc>)
 800e4ac:	685b      	ldr	r3, [r3, #4]
 800e4ae:	4618      	mov	r0, r3
 800e4b0:	f7fd fc0e 	bl	800bcd0 <pbuf_free>
      inseg.p = NULL;
 800e4b4:	4b21      	ldr	r3, [pc, #132]	@ (800e53c <tcp_input+0x7fc>)
 800e4b6:	2200      	movs	r2, #0
 800e4b8:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800e4ba:	e036      	b.n	800e52a <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800e4bc:	4b20      	ldr	r3, [pc, #128]	@ (800e540 <tcp_input+0x800>)
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	899b      	ldrh	r3, [r3, #12]
 800e4c2:	b29b      	uxth	r3, r3
 800e4c4:	4618      	mov	r0, r3
 800e4c6:	f7fc f8a5 	bl	800a614 <lwip_htons>
 800e4ca:	4603      	mov	r3, r0
 800e4cc:	b2db      	uxtb	r3, r3
 800e4ce:	f003 0304 	and.w	r3, r3, #4
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d118      	bne.n	800e508 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e4d6:	4b1b      	ldr	r3, [pc, #108]	@ (800e544 <tcp_input+0x804>)
 800e4d8:	6819      	ldr	r1, [r3, #0]
 800e4da:	4b1b      	ldr	r3, [pc, #108]	@ (800e548 <tcp_input+0x808>)
 800e4dc:	881b      	ldrh	r3, [r3, #0]
 800e4de:	461a      	mov	r2, r3
 800e4e0:	4b1a      	ldr	r3, [pc, #104]	@ (800e54c <tcp_input+0x80c>)
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e4e6:	4b16      	ldr	r3, [pc, #88]	@ (800e540 <tcp_input+0x800>)
 800e4e8:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e4ea:	885b      	ldrh	r3, [r3, #2]
 800e4ec:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e4ee:	4a14      	ldr	r2, [pc, #80]	@ (800e540 <tcp_input+0x800>)
 800e4f0:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e4f2:	8812      	ldrh	r2, [r2, #0]
 800e4f4:	b292      	uxth	r2, r2
 800e4f6:	9202      	str	r2, [sp, #8]
 800e4f8:	9301      	str	r3, [sp, #4]
 800e4fa:	4b15      	ldr	r3, [pc, #84]	@ (800e550 <tcp_input+0x810>)
 800e4fc:	9300      	str	r3, [sp, #0]
 800e4fe:	4b15      	ldr	r3, [pc, #84]	@ (800e554 <tcp_input+0x814>)
 800e500:	4602      	mov	r2, r0
 800e502:	2000      	movs	r0, #0
 800e504:	f003 fc6e 	bl	8011de4 <tcp_rst>
    pbuf_free(p);
 800e508:	6878      	ldr	r0, [r7, #4]
 800e50a:	f7fd fbe1 	bl	800bcd0 <pbuf_free>
  return;
 800e50e:	e00c      	b.n	800e52a <tcp_input+0x7ea>
    goto dropped;
 800e510:	bf00      	nop
 800e512:	e006      	b.n	800e522 <tcp_input+0x7e2>
    goto dropped;
 800e514:	bf00      	nop
 800e516:	e004      	b.n	800e522 <tcp_input+0x7e2>
    goto dropped;
 800e518:	bf00      	nop
 800e51a:	e002      	b.n	800e522 <tcp_input+0x7e2>
      goto dropped;
 800e51c:	bf00      	nop
 800e51e:	e000      	b.n	800e522 <tcp_input+0x7e2>
      goto dropped;
 800e520:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800e522:	6878      	ldr	r0, [r7, #4]
 800e524:	f7fd fbd4 	bl	800bcd0 <pbuf_free>
 800e528:	e000      	b.n	800e52c <tcp_input+0x7ec>
  return;
 800e52a:	bf00      	nop
}
 800e52c:	3724      	adds	r7, #36	@ 0x24
 800e52e:	46bd      	mov	sp, r7
 800e530:	bd90      	pop	{r4, r7, pc}
 800e532:	bf00      	nop
 800e534:	20009b74 	.word	0x20009b74
 800e538:	20009b70 	.word	0x20009b70
 800e53c:	20009b40 	.word	0x20009b40
 800e540:	20009b50 	.word	0x20009b50
 800e544:	20009b64 	.word	0x20009b64
 800e548:	20009b6a 	.word	0x20009b6a
 800e54c:	20009b60 	.word	0x20009b60
 800e550:	20005808 	.word	0x20005808
 800e554:	2000580c 	.word	0x2000580c

0800e558 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800e558:	b580      	push	{r7, lr}
 800e55a:	b082      	sub	sp, #8
 800e55c:	af00      	add	r7, sp, #0
 800e55e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	2b00      	cmp	r3, #0
 800e564:	d106      	bne.n	800e574 <tcp_input_delayed_close+0x1c>
 800e566:	4b17      	ldr	r3, [pc, #92]	@ (800e5c4 <tcp_input_delayed_close+0x6c>)
 800e568:	f240 225a 	movw	r2, #602	@ 0x25a
 800e56c:	4916      	ldr	r1, [pc, #88]	@ (800e5c8 <tcp_input_delayed_close+0x70>)
 800e56e:	4817      	ldr	r0, [pc, #92]	@ (800e5cc <tcp_input_delayed_close+0x74>)
 800e570:	f006 fe2e 	bl	80151d0 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800e574:	4b16      	ldr	r3, [pc, #88]	@ (800e5d0 <tcp_input_delayed_close+0x78>)
 800e576:	781b      	ldrb	r3, [r3, #0]
 800e578:	f003 0310 	and.w	r3, r3, #16
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d01c      	beq.n	800e5ba <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	8b5b      	ldrh	r3, [r3, #26]
 800e584:	f003 0310 	and.w	r3, r3, #16
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d10d      	bne.n	800e5a8 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e592:	2b00      	cmp	r3, #0
 800e594:	d008      	beq.n	800e5a8 <tcp_input_delayed_close+0x50>
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e59c:	687a      	ldr	r2, [r7, #4]
 800e59e:	6912      	ldr	r2, [r2, #16]
 800e5a0:	f06f 010e 	mvn.w	r1, #14
 800e5a4:	4610      	mov	r0, r2
 800e5a6:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800e5a8:	6879      	ldr	r1, [r7, #4]
 800e5aa:	480a      	ldr	r0, [pc, #40]	@ (800e5d4 <tcp_input_delayed_close+0x7c>)
 800e5ac:	f7ff fa50 	bl	800da50 <tcp_pcb_remove>
    tcp_free(pcb);
 800e5b0:	6878      	ldr	r0, [r7, #4]
 800e5b2:	f7fd fe2d 	bl	800c210 <tcp_free>
    return 1;
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	e000      	b.n	800e5bc <tcp_input_delayed_close+0x64>
  }
  return 0;
 800e5ba:	2300      	movs	r3, #0
}
 800e5bc:	4618      	mov	r0, r3
 800e5be:	3708      	adds	r7, #8
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	bd80      	pop	{r7, pc}
 800e5c4:	08017534 	.word	0x08017534
 800e5c8:	08017704 	.word	0x08017704
 800e5cc:	08017580 	.word	0x08017580
 800e5d0:	20009b6d 	.word	0x20009b6d
 800e5d4:	20009b34 	.word	0x20009b34

0800e5d8 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800e5d8:	b590      	push	{r4, r7, lr}
 800e5da:	b08b      	sub	sp, #44	@ 0x2c
 800e5dc:	af04      	add	r7, sp, #16
 800e5de:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800e5e0:	4b6f      	ldr	r3, [pc, #444]	@ (800e7a0 <tcp_listen_input+0x1c8>)
 800e5e2:	781b      	ldrb	r3, [r3, #0]
 800e5e4:	f003 0304 	and.w	r3, r3, #4
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	f040 80d2 	bne.w	800e792 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d106      	bne.n	800e602 <tcp_listen_input+0x2a>
 800e5f4:	4b6b      	ldr	r3, [pc, #428]	@ (800e7a4 <tcp_listen_input+0x1cc>)
 800e5f6:	f240 2281 	movw	r2, #641	@ 0x281
 800e5fa:	496b      	ldr	r1, [pc, #428]	@ (800e7a8 <tcp_listen_input+0x1d0>)
 800e5fc:	486b      	ldr	r0, [pc, #428]	@ (800e7ac <tcp_listen_input+0x1d4>)
 800e5fe:	f006 fde7 	bl	80151d0 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800e602:	4b67      	ldr	r3, [pc, #412]	@ (800e7a0 <tcp_listen_input+0x1c8>)
 800e604:	781b      	ldrb	r3, [r3, #0]
 800e606:	f003 0310 	and.w	r3, r3, #16
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d019      	beq.n	800e642 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e60e:	4b68      	ldr	r3, [pc, #416]	@ (800e7b0 <tcp_listen_input+0x1d8>)
 800e610:	6819      	ldr	r1, [r3, #0]
 800e612:	4b68      	ldr	r3, [pc, #416]	@ (800e7b4 <tcp_listen_input+0x1dc>)
 800e614:	881b      	ldrh	r3, [r3, #0]
 800e616:	461a      	mov	r2, r3
 800e618:	4b67      	ldr	r3, [pc, #412]	@ (800e7b8 <tcp_listen_input+0x1e0>)
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e61e:	4b67      	ldr	r3, [pc, #412]	@ (800e7bc <tcp_listen_input+0x1e4>)
 800e620:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e622:	885b      	ldrh	r3, [r3, #2]
 800e624:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e626:	4a65      	ldr	r2, [pc, #404]	@ (800e7bc <tcp_listen_input+0x1e4>)
 800e628:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e62a:	8812      	ldrh	r2, [r2, #0]
 800e62c:	b292      	uxth	r2, r2
 800e62e:	9202      	str	r2, [sp, #8]
 800e630:	9301      	str	r3, [sp, #4]
 800e632:	4b63      	ldr	r3, [pc, #396]	@ (800e7c0 <tcp_listen_input+0x1e8>)
 800e634:	9300      	str	r3, [sp, #0]
 800e636:	4b63      	ldr	r3, [pc, #396]	@ (800e7c4 <tcp_listen_input+0x1ec>)
 800e638:	4602      	mov	r2, r0
 800e63a:	6878      	ldr	r0, [r7, #4]
 800e63c:	f003 fbd2 	bl	8011de4 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800e640:	e0a9      	b.n	800e796 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800e642:	4b57      	ldr	r3, [pc, #348]	@ (800e7a0 <tcp_listen_input+0x1c8>)
 800e644:	781b      	ldrb	r3, [r3, #0]
 800e646:	f003 0302 	and.w	r3, r3, #2
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	f000 80a3 	beq.w	800e796 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	7d5b      	ldrb	r3, [r3, #21]
 800e654:	4618      	mov	r0, r3
 800e656:	f7ff f877 	bl	800d748 <tcp_alloc>
 800e65a:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800e65c:	697b      	ldr	r3, [r7, #20]
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d111      	bne.n	800e686 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	699b      	ldr	r3, [r3, #24]
 800e666:	2b00      	cmp	r3, #0
 800e668:	d00a      	beq.n	800e680 <tcp_listen_input+0xa8>
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	699b      	ldr	r3, [r3, #24]
 800e66e:	687a      	ldr	r2, [r7, #4]
 800e670:	6910      	ldr	r0, [r2, #16]
 800e672:	f04f 32ff 	mov.w	r2, #4294967295
 800e676:	2100      	movs	r1, #0
 800e678:	4798      	blx	r3
 800e67a:	4603      	mov	r3, r0
 800e67c:	73bb      	strb	r3, [r7, #14]
      return;
 800e67e:	e08b      	b.n	800e798 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800e680:	23f0      	movs	r3, #240	@ 0xf0
 800e682:	73bb      	strb	r3, [r7, #14]
      return;
 800e684:	e088      	b.n	800e798 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800e686:	4b50      	ldr	r3, [pc, #320]	@ (800e7c8 <tcp_listen_input+0x1f0>)
 800e688:	695a      	ldr	r2, [r3, #20]
 800e68a:	697b      	ldr	r3, [r7, #20]
 800e68c:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800e68e:	4b4e      	ldr	r3, [pc, #312]	@ (800e7c8 <tcp_listen_input+0x1f0>)
 800e690:	691a      	ldr	r2, [r3, #16]
 800e692:	697b      	ldr	r3, [r7, #20]
 800e694:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	8ada      	ldrh	r2, [r3, #22]
 800e69a:	697b      	ldr	r3, [r7, #20]
 800e69c:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800e69e:	4b47      	ldr	r3, [pc, #284]	@ (800e7bc <tcp_listen_input+0x1e4>)
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	881b      	ldrh	r3, [r3, #0]
 800e6a4:	b29a      	uxth	r2, r3
 800e6a6:	697b      	ldr	r3, [r7, #20]
 800e6a8:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800e6aa:	697b      	ldr	r3, [r7, #20]
 800e6ac:	2203      	movs	r2, #3
 800e6ae:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800e6b0:	4b41      	ldr	r3, [pc, #260]	@ (800e7b8 <tcp_listen_input+0x1e0>)
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	1c5a      	adds	r2, r3, #1
 800e6b6:	697b      	ldr	r3, [r7, #20]
 800e6b8:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800e6ba:	697b      	ldr	r3, [r7, #20]
 800e6bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e6be:	697b      	ldr	r3, [r7, #20]
 800e6c0:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 800e6c2:	6978      	ldr	r0, [r7, #20]
 800e6c4:	f7ff fa58 	bl	800db78 <tcp_next_iss>
 800e6c8:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800e6ca:	697b      	ldr	r3, [r7, #20]
 800e6cc:	693a      	ldr	r2, [r7, #16]
 800e6ce:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 800e6d0:	697b      	ldr	r3, [r7, #20]
 800e6d2:	693a      	ldr	r2, [r7, #16]
 800e6d4:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 800e6d6:	697b      	ldr	r3, [r7, #20]
 800e6d8:	693a      	ldr	r2, [r7, #16]
 800e6da:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800e6dc:	697b      	ldr	r3, [r7, #20]
 800e6de:	693a      	ldr	r2, [r7, #16]
 800e6e0:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800e6e2:	4b35      	ldr	r3, [pc, #212]	@ (800e7b8 <tcp_listen_input+0x1e0>)
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	1e5a      	subs	r2, r3, #1
 800e6e8:	697b      	ldr	r3, [r7, #20]
 800e6ea:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	691a      	ldr	r2, [r3, #16]
 800e6f0:	697b      	ldr	r3, [r7, #20]
 800e6f2:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800e6f4:	697b      	ldr	r3, [r7, #20]
 800e6f6:	687a      	ldr	r2, [r7, #4]
 800e6f8:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	7a5b      	ldrb	r3, [r3, #9]
 800e6fe:	f003 030c 	and.w	r3, r3, #12
 800e702:	b2da      	uxtb	r2, r3
 800e704:	697b      	ldr	r3, [r7, #20]
 800e706:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	7a1a      	ldrb	r2, [r3, #8]
 800e70c:	697b      	ldr	r3, [r7, #20]
 800e70e:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800e710:	4b2e      	ldr	r3, [pc, #184]	@ (800e7cc <tcp_listen_input+0x1f4>)
 800e712:	681a      	ldr	r2, [r3, #0]
 800e714:	697b      	ldr	r3, [r7, #20]
 800e716:	60da      	str	r2, [r3, #12]
 800e718:	4a2c      	ldr	r2, [pc, #176]	@ (800e7cc <tcp_listen_input+0x1f4>)
 800e71a:	697b      	ldr	r3, [r7, #20]
 800e71c:	6013      	str	r3, [r2, #0]
 800e71e:	f003 fd23 	bl	8012168 <tcp_timer_needed>
 800e722:	4b2b      	ldr	r3, [pc, #172]	@ (800e7d0 <tcp_listen_input+0x1f8>)
 800e724:	2201      	movs	r2, #1
 800e726:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800e728:	6978      	ldr	r0, [r7, #20]
 800e72a:	f001 fd8b 	bl	8010244 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800e72e:	4b23      	ldr	r3, [pc, #140]	@ (800e7bc <tcp_listen_input+0x1e4>)
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	89db      	ldrh	r3, [r3, #14]
 800e734:	b29a      	uxth	r2, r3
 800e736:	697b      	ldr	r3, [r7, #20]
 800e738:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800e73c:	697b      	ldr	r3, [r7, #20]
 800e73e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800e742:	697b      	ldr	r3, [r7, #20]
 800e744:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800e748:	697b      	ldr	r3, [r7, #20]
 800e74a:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800e74c:	697b      	ldr	r3, [r7, #20]
 800e74e:	3304      	adds	r3, #4
 800e750:	4618      	mov	r0, r3
 800e752:	f005 f8e7 	bl	8013924 <ip4_route>
 800e756:	4601      	mov	r1, r0
 800e758:	697b      	ldr	r3, [r7, #20]
 800e75a:	3304      	adds	r3, #4
 800e75c:	461a      	mov	r2, r3
 800e75e:	4620      	mov	r0, r4
 800e760:	f7ff fa30 	bl	800dbc4 <tcp_eff_send_mss_netif>
 800e764:	4603      	mov	r3, r0
 800e766:	461a      	mov	r2, r3
 800e768:	697b      	ldr	r3, [r7, #20]
 800e76a:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800e76c:	2112      	movs	r1, #18
 800e76e:	6978      	ldr	r0, [r7, #20]
 800e770:	f002 fc96 	bl	80110a0 <tcp_enqueue_flags>
 800e774:	4603      	mov	r3, r0
 800e776:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800e778:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d004      	beq.n	800e78a <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800e780:	2100      	movs	r1, #0
 800e782:	6978      	ldr	r0, [r7, #20]
 800e784:	f7fd ff6e 	bl	800c664 <tcp_abandon>
      return;
 800e788:	e006      	b.n	800e798 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800e78a:	6978      	ldr	r0, [r7, #20]
 800e78c:	f002 fd76 	bl	801127c <tcp_output>
  return;
 800e790:	e001      	b.n	800e796 <tcp_listen_input+0x1be>
    return;
 800e792:	bf00      	nop
 800e794:	e000      	b.n	800e798 <tcp_listen_input+0x1c0>
  return;
 800e796:	bf00      	nop
}
 800e798:	371c      	adds	r7, #28
 800e79a:	46bd      	mov	sp, r7
 800e79c:	bd90      	pop	{r4, r7, pc}
 800e79e:	bf00      	nop
 800e7a0:	20009b6c 	.word	0x20009b6c
 800e7a4:	08017534 	.word	0x08017534
 800e7a8:	0801772c 	.word	0x0801772c
 800e7ac:	08017580 	.word	0x08017580
 800e7b0:	20009b64 	.word	0x20009b64
 800e7b4:	20009b6a 	.word	0x20009b6a
 800e7b8:	20009b60 	.word	0x20009b60
 800e7bc:	20009b50 	.word	0x20009b50
 800e7c0:	20005808 	.word	0x20005808
 800e7c4:	2000580c 	.word	0x2000580c
 800e7c8:	200057f8 	.word	0x200057f8
 800e7cc:	20009b34 	.word	0x20009b34
 800e7d0:	20009b3c 	.word	0x20009b3c

0800e7d4 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800e7d4:	b580      	push	{r7, lr}
 800e7d6:	b086      	sub	sp, #24
 800e7d8:	af04      	add	r7, sp, #16
 800e7da:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800e7dc:	4b2f      	ldr	r3, [pc, #188]	@ (800e89c <tcp_timewait_input+0xc8>)
 800e7de:	781b      	ldrb	r3, [r3, #0]
 800e7e0:	f003 0304 	and.w	r3, r3, #4
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d153      	bne.n	800e890 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d106      	bne.n	800e7fc <tcp_timewait_input+0x28>
 800e7ee:	4b2c      	ldr	r3, [pc, #176]	@ (800e8a0 <tcp_timewait_input+0xcc>)
 800e7f0:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800e7f4:	492b      	ldr	r1, [pc, #172]	@ (800e8a4 <tcp_timewait_input+0xd0>)
 800e7f6:	482c      	ldr	r0, [pc, #176]	@ (800e8a8 <tcp_timewait_input+0xd4>)
 800e7f8:	f006 fcea 	bl	80151d0 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800e7fc:	4b27      	ldr	r3, [pc, #156]	@ (800e89c <tcp_timewait_input+0xc8>)
 800e7fe:	781b      	ldrb	r3, [r3, #0]
 800e800:	f003 0302 	and.w	r3, r3, #2
 800e804:	2b00      	cmp	r3, #0
 800e806:	d02a      	beq.n	800e85e <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800e808:	4b28      	ldr	r3, [pc, #160]	@ (800e8ac <tcp_timewait_input+0xd8>)
 800e80a:	681a      	ldr	r2, [r3, #0]
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e810:	1ad3      	subs	r3, r2, r3
 800e812:	2b00      	cmp	r3, #0
 800e814:	db2d      	blt.n	800e872 <tcp_timewait_input+0x9e>
 800e816:	4b25      	ldr	r3, [pc, #148]	@ (800e8ac <tcp_timewait_input+0xd8>)
 800e818:	681a      	ldr	r2, [r3, #0]
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e81e:	6879      	ldr	r1, [r7, #4]
 800e820:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800e822:	440b      	add	r3, r1
 800e824:	1ad3      	subs	r3, r2, r3
 800e826:	2b00      	cmp	r3, #0
 800e828:	dc23      	bgt.n	800e872 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e82a:	4b21      	ldr	r3, [pc, #132]	@ (800e8b0 <tcp_timewait_input+0xdc>)
 800e82c:	6819      	ldr	r1, [r3, #0]
 800e82e:	4b21      	ldr	r3, [pc, #132]	@ (800e8b4 <tcp_timewait_input+0xe0>)
 800e830:	881b      	ldrh	r3, [r3, #0]
 800e832:	461a      	mov	r2, r3
 800e834:	4b1d      	ldr	r3, [pc, #116]	@ (800e8ac <tcp_timewait_input+0xd8>)
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e83a:	4b1f      	ldr	r3, [pc, #124]	@ (800e8b8 <tcp_timewait_input+0xe4>)
 800e83c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e83e:	885b      	ldrh	r3, [r3, #2]
 800e840:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e842:	4a1d      	ldr	r2, [pc, #116]	@ (800e8b8 <tcp_timewait_input+0xe4>)
 800e844:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e846:	8812      	ldrh	r2, [r2, #0]
 800e848:	b292      	uxth	r2, r2
 800e84a:	9202      	str	r2, [sp, #8]
 800e84c:	9301      	str	r3, [sp, #4]
 800e84e:	4b1b      	ldr	r3, [pc, #108]	@ (800e8bc <tcp_timewait_input+0xe8>)
 800e850:	9300      	str	r3, [sp, #0]
 800e852:	4b1b      	ldr	r3, [pc, #108]	@ (800e8c0 <tcp_timewait_input+0xec>)
 800e854:	4602      	mov	r2, r0
 800e856:	6878      	ldr	r0, [r7, #4]
 800e858:	f003 fac4 	bl	8011de4 <tcp_rst>
      return;
 800e85c:	e01b      	b.n	800e896 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800e85e:	4b0f      	ldr	r3, [pc, #60]	@ (800e89c <tcp_timewait_input+0xc8>)
 800e860:	781b      	ldrb	r3, [r3, #0]
 800e862:	f003 0301 	and.w	r3, r3, #1
 800e866:	2b00      	cmp	r3, #0
 800e868:	d003      	beq.n	800e872 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800e86a:	4b16      	ldr	r3, [pc, #88]	@ (800e8c4 <tcp_timewait_input+0xf0>)
 800e86c:	681a      	ldr	r2, [r3, #0]
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800e872:	4b10      	ldr	r3, [pc, #64]	@ (800e8b4 <tcp_timewait_input+0xe0>)
 800e874:	881b      	ldrh	r3, [r3, #0]
 800e876:	2b00      	cmp	r3, #0
 800e878:	d00c      	beq.n	800e894 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	8b5b      	ldrh	r3, [r3, #26]
 800e87e:	f043 0302 	orr.w	r3, r3, #2
 800e882:	b29a      	uxth	r2, r3
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800e888:	6878      	ldr	r0, [r7, #4]
 800e88a:	f002 fcf7 	bl	801127c <tcp_output>
  }
  return;
 800e88e:	e001      	b.n	800e894 <tcp_timewait_input+0xc0>
    return;
 800e890:	bf00      	nop
 800e892:	e000      	b.n	800e896 <tcp_timewait_input+0xc2>
  return;
 800e894:	bf00      	nop
}
 800e896:	3708      	adds	r7, #8
 800e898:	46bd      	mov	sp, r7
 800e89a:	bd80      	pop	{r7, pc}
 800e89c:	20009b6c 	.word	0x20009b6c
 800e8a0:	08017534 	.word	0x08017534
 800e8a4:	0801774c 	.word	0x0801774c
 800e8a8:	08017580 	.word	0x08017580
 800e8ac:	20009b60 	.word	0x20009b60
 800e8b0:	20009b64 	.word	0x20009b64
 800e8b4:	20009b6a 	.word	0x20009b6a
 800e8b8:	20009b50 	.word	0x20009b50
 800e8bc:	20005808 	.word	0x20005808
 800e8c0:	2000580c 	.word	0x2000580c
 800e8c4:	20009b28 	.word	0x20009b28

0800e8c8 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800e8c8:	b590      	push	{r4, r7, lr}
 800e8ca:	b08d      	sub	sp, #52	@ 0x34
 800e8cc:	af04      	add	r7, sp, #16
 800e8ce:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800e8d4:	2300      	movs	r3, #0
 800e8d6:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d106      	bne.n	800e8ec <tcp_process+0x24>
 800e8de:	4b9d      	ldr	r3, [pc, #628]	@ (800eb54 <tcp_process+0x28c>)
 800e8e0:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800e8e4:	499c      	ldr	r1, [pc, #624]	@ (800eb58 <tcp_process+0x290>)
 800e8e6:	489d      	ldr	r0, [pc, #628]	@ (800eb5c <tcp_process+0x294>)
 800e8e8:	f006 fc72 	bl	80151d0 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800e8ec:	4b9c      	ldr	r3, [pc, #624]	@ (800eb60 <tcp_process+0x298>)
 800e8ee:	781b      	ldrb	r3, [r3, #0]
 800e8f0:	f003 0304 	and.w	r3, r3, #4
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d04e      	beq.n	800e996 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	7d1b      	ldrb	r3, [r3, #20]
 800e8fc:	2b02      	cmp	r3, #2
 800e8fe:	d108      	bne.n	800e912 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e904:	4b97      	ldr	r3, [pc, #604]	@ (800eb64 <tcp_process+0x29c>)
 800e906:	681b      	ldr	r3, [r3, #0]
 800e908:	429a      	cmp	r2, r3
 800e90a:	d123      	bne.n	800e954 <tcp_process+0x8c>
        acceptable = 1;
 800e90c:	2301      	movs	r3, #1
 800e90e:	76fb      	strb	r3, [r7, #27]
 800e910:	e020      	b.n	800e954 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e916:	4b94      	ldr	r3, [pc, #592]	@ (800eb68 <tcp_process+0x2a0>)
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	429a      	cmp	r2, r3
 800e91c:	d102      	bne.n	800e924 <tcp_process+0x5c>
        acceptable = 1;
 800e91e:	2301      	movs	r3, #1
 800e920:	76fb      	strb	r3, [r7, #27]
 800e922:	e017      	b.n	800e954 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800e924:	4b90      	ldr	r3, [pc, #576]	@ (800eb68 <tcp_process+0x2a0>)
 800e926:	681a      	ldr	r2, [r3, #0]
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e92c:	1ad3      	subs	r3, r2, r3
 800e92e:	2b00      	cmp	r3, #0
 800e930:	db10      	blt.n	800e954 <tcp_process+0x8c>
 800e932:	4b8d      	ldr	r3, [pc, #564]	@ (800eb68 <tcp_process+0x2a0>)
 800e934:	681a      	ldr	r2, [r3, #0]
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e93a:	6879      	ldr	r1, [r7, #4]
 800e93c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800e93e:	440b      	add	r3, r1
 800e940:	1ad3      	subs	r3, r2, r3
 800e942:	2b00      	cmp	r3, #0
 800e944:	dc06      	bgt.n	800e954 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	8b5b      	ldrh	r3, [r3, #26]
 800e94a:	f043 0302 	orr.w	r3, r3, #2
 800e94e:	b29a      	uxth	r2, r3
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800e954:	7efb      	ldrb	r3, [r7, #27]
 800e956:	2b00      	cmp	r3, #0
 800e958:	d01b      	beq.n	800e992 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	7d1b      	ldrb	r3, [r3, #20]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d106      	bne.n	800e970 <tcp_process+0xa8>
 800e962:	4b7c      	ldr	r3, [pc, #496]	@ (800eb54 <tcp_process+0x28c>)
 800e964:	f44f 724e 	mov.w	r2, #824	@ 0x338
 800e968:	4980      	ldr	r1, [pc, #512]	@ (800eb6c <tcp_process+0x2a4>)
 800e96a:	487c      	ldr	r0, [pc, #496]	@ (800eb5c <tcp_process+0x294>)
 800e96c:	f006 fc30 	bl	80151d0 <iprintf>
      recv_flags |= TF_RESET;
 800e970:	4b7f      	ldr	r3, [pc, #508]	@ (800eb70 <tcp_process+0x2a8>)
 800e972:	781b      	ldrb	r3, [r3, #0]
 800e974:	f043 0308 	orr.w	r3, r3, #8
 800e978:	b2da      	uxtb	r2, r3
 800e97a:	4b7d      	ldr	r3, [pc, #500]	@ (800eb70 <tcp_process+0x2a8>)
 800e97c:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	8b5b      	ldrh	r3, [r3, #26]
 800e982:	f023 0301 	bic.w	r3, r3, #1
 800e986:	b29a      	uxth	r2, r3
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800e98c:	f06f 030d 	mvn.w	r3, #13
 800e990:	e37a      	b.n	800f088 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800e992:	2300      	movs	r3, #0
 800e994:	e378      	b.n	800f088 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800e996:	4b72      	ldr	r3, [pc, #456]	@ (800eb60 <tcp_process+0x298>)
 800e998:	781b      	ldrb	r3, [r3, #0]
 800e99a:	f003 0302 	and.w	r3, r3, #2
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d010      	beq.n	800e9c4 <tcp_process+0xfc>
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	7d1b      	ldrb	r3, [r3, #20]
 800e9a6:	2b02      	cmp	r3, #2
 800e9a8:	d00c      	beq.n	800e9c4 <tcp_process+0xfc>
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	7d1b      	ldrb	r3, [r3, #20]
 800e9ae:	2b03      	cmp	r3, #3
 800e9b0:	d008      	beq.n	800e9c4 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	8b5b      	ldrh	r3, [r3, #26]
 800e9b6:	f043 0302 	orr.w	r3, r3, #2
 800e9ba:	b29a      	uxth	r2, r3
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800e9c0:	2300      	movs	r3, #0
 800e9c2:	e361      	b.n	800f088 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	8b5b      	ldrh	r3, [r3, #26]
 800e9c8:	f003 0310 	and.w	r3, r3, #16
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d103      	bne.n	800e9d8 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800e9d0:	4b68      	ldr	r3, [pc, #416]	@ (800eb74 <tcp_process+0x2ac>)
 800e9d2:	681a      	ldr	r2, [r3, #0]
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	2200      	movs	r2, #0
 800e9dc:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	2200      	movs	r2, #0
 800e9e4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 800e9e8:	6878      	ldr	r0, [r7, #4]
 800e9ea:	f001 fc2b 	bl	8010244 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	7d1b      	ldrb	r3, [r3, #20]
 800e9f2:	3b02      	subs	r3, #2
 800e9f4:	2b07      	cmp	r3, #7
 800e9f6:	f200 8337 	bhi.w	800f068 <tcp_process+0x7a0>
 800e9fa:	a201      	add	r2, pc, #4	@ (adr r2, 800ea00 <tcp_process+0x138>)
 800e9fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea00:	0800ea21 	.word	0x0800ea21
 800ea04:	0800ec51 	.word	0x0800ec51
 800ea08:	0800edc9 	.word	0x0800edc9
 800ea0c:	0800edf3 	.word	0x0800edf3
 800ea10:	0800ef17 	.word	0x0800ef17
 800ea14:	0800edc9 	.word	0x0800edc9
 800ea18:	0800efa3 	.word	0x0800efa3
 800ea1c:	0800f033 	.word	0x0800f033
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800ea20:	4b4f      	ldr	r3, [pc, #316]	@ (800eb60 <tcp_process+0x298>)
 800ea22:	781b      	ldrb	r3, [r3, #0]
 800ea24:	f003 0310 	and.w	r3, r3, #16
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	f000 80e4 	beq.w	800ebf6 <tcp_process+0x32e>
 800ea2e:	4b4c      	ldr	r3, [pc, #304]	@ (800eb60 <tcp_process+0x298>)
 800ea30:	781b      	ldrb	r3, [r3, #0]
 800ea32:	f003 0302 	and.w	r3, r3, #2
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	f000 80dd 	beq.w	800ebf6 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ea40:	1c5a      	adds	r2, r3, #1
 800ea42:	4b48      	ldr	r3, [pc, #288]	@ (800eb64 <tcp_process+0x29c>)
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	429a      	cmp	r2, r3
 800ea48:	f040 80d5 	bne.w	800ebf6 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800ea4c:	4b46      	ldr	r3, [pc, #280]	@ (800eb68 <tcp_process+0x2a0>)
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	1c5a      	adds	r2, r3, #1
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 800ea5e:	4b41      	ldr	r3, [pc, #260]	@ (800eb64 <tcp_process+0x29c>)
 800ea60:	681a      	ldr	r2, [r3, #0]
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800ea66:	4b44      	ldr	r3, [pc, #272]	@ (800eb78 <tcp_process+0x2b0>)
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	89db      	ldrh	r3, [r3, #14]
 800ea6c:	b29a      	uxth	r2, r3
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800ea80:	4b39      	ldr	r3, [pc, #228]	@ (800eb68 <tcp_process+0x2a0>)
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	1e5a      	subs	r2, r3, #1
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	2204      	movs	r2, #4
 800ea8e:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	3304      	adds	r3, #4
 800ea98:	4618      	mov	r0, r3
 800ea9a:	f004 ff43 	bl	8013924 <ip4_route>
 800ea9e:	4601      	mov	r1, r0
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	3304      	adds	r3, #4
 800eaa4:	461a      	mov	r2, r3
 800eaa6:	4620      	mov	r0, r4
 800eaa8:	f7ff f88c 	bl	800dbc4 <tcp_eff_send_mss_netif>
 800eaac:	4603      	mov	r3, r0
 800eaae:	461a      	mov	r2, r3
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800eab8:	009a      	lsls	r2, r3, #2
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800eabe:	005b      	lsls	r3, r3, #1
 800eac0:	f241 111c 	movw	r1, #4380	@ 0x111c
 800eac4:	428b      	cmp	r3, r1
 800eac6:	bf38      	it	cc
 800eac8:	460b      	movcc	r3, r1
 800eaca:	429a      	cmp	r2, r3
 800eacc:	d204      	bcs.n	800ead8 <tcp_process+0x210>
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ead2:	009b      	lsls	r3, r3, #2
 800ead4:	b29b      	uxth	r3, r3
 800ead6:	e00d      	b.n	800eaf4 <tcp_process+0x22c>
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800eadc:	005b      	lsls	r3, r3, #1
 800eade:	f241 121c 	movw	r2, #4380	@ 0x111c
 800eae2:	4293      	cmp	r3, r2
 800eae4:	d904      	bls.n	800eaf0 <tcp_process+0x228>
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800eaea:	005b      	lsls	r3, r3, #1
 800eaec:	b29b      	uxth	r3, r3
 800eaee:	e001      	b.n	800eaf4 <tcp_process+0x22c>
 800eaf0:	f241 131c 	movw	r3, #4380	@ 0x111c
 800eaf4:	687a      	ldr	r2, [r7, #4]
 800eaf6:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d106      	bne.n	800eb12 <tcp_process+0x24a>
 800eb04:	4b13      	ldr	r3, [pc, #76]	@ (800eb54 <tcp_process+0x28c>)
 800eb06:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 800eb0a:	491c      	ldr	r1, [pc, #112]	@ (800eb7c <tcp_process+0x2b4>)
 800eb0c:	4813      	ldr	r0, [pc, #76]	@ (800eb5c <tcp_process+0x294>)
 800eb0e:	f006 fb5f 	bl	80151d0 <iprintf>
        --pcb->snd_queuelen;
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800eb18:	3b01      	subs	r3, #1
 800eb1a:	b29a      	uxth	r2, r3
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eb26:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800eb28:	69fb      	ldr	r3, [r7, #28]
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d12a      	bne.n	800eb84 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eb32:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800eb34:	69fb      	ldr	r3, [r7, #28]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d106      	bne.n	800eb48 <tcp_process+0x280>
 800eb3a:	4b06      	ldr	r3, [pc, #24]	@ (800eb54 <tcp_process+0x28c>)
 800eb3c:	f44f 725d 	mov.w	r2, #884	@ 0x374
 800eb40:	490f      	ldr	r1, [pc, #60]	@ (800eb80 <tcp_process+0x2b8>)
 800eb42:	4806      	ldr	r0, [pc, #24]	@ (800eb5c <tcp_process+0x294>)
 800eb44:	f006 fb44 	bl	80151d0 <iprintf>
          pcb->unsent = rseg->next;
 800eb48:	69fb      	ldr	r3, [r7, #28]
 800eb4a:	681a      	ldr	r2, [r3, #0]
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	66da      	str	r2, [r3, #108]	@ 0x6c
 800eb50:	e01c      	b.n	800eb8c <tcp_process+0x2c4>
 800eb52:	bf00      	nop
 800eb54:	08017534 	.word	0x08017534
 800eb58:	0801776c 	.word	0x0801776c
 800eb5c:	08017580 	.word	0x08017580
 800eb60:	20009b6c 	.word	0x20009b6c
 800eb64:	20009b64 	.word	0x20009b64
 800eb68:	20009b60 	.word	0x20009b60
 800eb6c:	08017788 	.word	0x08017788
 800eb70:	20009b6d 	.word	0x20009b6d
 800eb74:	20009b28 	.word	0x20009b28
 800eb78:	20009b50 	.word	0x20009b50
 800eb7c:	080177a8 	.word	0x080177a8
 800eb80:	080177c0 	.word	0x080177c0
        } else {
          pcb->unacked = rseg->next;
 800eb84:	69fb      	ldr	r3, [r7, #28]
 800eb86:	681a      	ldr	r2, [r3, #0]
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 800eb8c:	69f8      	ldr	r0, [r7, #28]
 800eb8e:	f7fe fc72 	bl	800d476 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d104      	bne.n	800eba4 <tcp_process+0x2dc>
          pcb->rtime = -1;
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800eba0:	861a      	strh	r2, [r3, #48]	@ 0x30
 800eba2:	e006      	b.n	800ebb2 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	2200      	movs	r2, #0
 800eba8:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	2200      	movs	r2, #0
 800ebae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d00a      	beq.n	800ebd2 <tcp_process+0x30a>
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ebc2:	687a      	ldr	r2, [r7, #4]
 800ebc4:	6910      	ldr	r0, [r2, #16]
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	6879      	ldr	r1, [r7, #4]
 800ebca:	4798      	blx	r3
 800ebcc:	4603      	mov	r3, r0
 800ebce:	76bb      	strb	r3, [r7, #26]
 800ebd0:	e001      	b.n	800ebd6 <tcp_process+0x30e>
 800ebd2:	2300      	movs	r3, #0
 800ebd4:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800ebd6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ebda:	f113 0f0d 	cmn.w	r3, #13
 800ebde:	d102      	bne.n	800ebe6 <tcp_process+0x31e>
          return ERR_ABRT;
 800ebe0:	f06f 030c 	mvn.w	r3, #12
 800ebe4:	e250      	b.n	800f088 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	8b5b      	ldrh	r3, [r3, #26]
 800ebea:	f043 0302 	orr.w	r3, r3, #2
 800ebee:	b29a      	uxth	r2, r3
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800ebf4:	e23a      	b.n	800f06c <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800ebf6:	4b98      	ldr	r3, [pc, #608]	@ (800ee58 <tcp_process+0x590>)
 800ebf8:	781b      	ldrb	r3, [r3, #0]
 800ebfa:	f003 0310 	and.w	r3, r3, #16
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	f000 8234 	beq.w	800f06c <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ec04:	4b95      	ldr	r3, [pc, #596]	@ (800ee5c <tcp_process+0x594>)
 800ec06:	6819      	ldr	r1, [r3, #0]
 800ec08:	4b95      	ldr	r3, [pc, #596]	@ (800ee60 <tcp_process+0x598>)
 800ec0a:	881b      	ldrh	r3, [r3, #0]
 800ec0c:	461a      	mov	r2, r3
 800ec0e:	4b95      	ldr	r3, [pc, #596]	@ (800ee64 <tcp_process+0x59c>)
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ec14:	4b94      	ldr	r3, [pc, #592]	@ (800ee68 <tcp_process+0x5a0>)
 800ec16:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ec18:	885b      	ldrh	r3, [r3, #2]
 800ec1a:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ec1c:	4a92      	ldr	r2, [pc, #584]	@ (800ee68 <tcp_process+0x5a0>)
 800ec1e:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ec20:	8812      	ldrh	r2, [r2, #0]
 800ec22:	b292      	uxth	r2, r2
 800ec24:	9202      	str	r2, [sp, #8]
 800ec26:	9301      	str	r3, [sp, #4]
 800ec28:	4b90      	ldr	r3, [pc, #576]	@ (800ee6c <tcp_process+0x5a4>)
 800ec2a:	9300      	str	r3, [sp, #0]
 800ec2c:	4b90      	ldr	r3, [pc, #576]	@ (800ee70 <tcp_process+0x5a8>)
 800ec2e:	4602      	mov	r2, r0
 800ec30:	6878      	ldr	r0, [r7, #4]
 800ec32:	f003 f8d7 	bl	8011de4 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ec3c:	2b05      	cmp	r3, #5
 800ec3e:	f200 8215 	bhi.w	800f06c <tcp_process+0x7a4>
          pcb->rtime = 0;
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	2200      	movs	r2, #0
 800ec46:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 800ec48:	6878      	ldr	r0, [r7, #4]
 800ec4a:	f002 fea3 	bl	8011994 <tcp_rexmit_rto>
      break;
 800ec4e:	e20d      	b.n	800f06c <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800ec50:	4b81      	ldr	r3, [pc, #516]	@ (800ee58 <tcp_process+0x590>)
 800ec52:	781b      	ldrb	r3, [r3, #0]
 800ec54:	f003 0310 	and.w	r3, r3, #16
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	f000 80a1 	beq.w	800eda0 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800ec5e:	4b7f      	ldr	r3, [pc, #508]	@ (800ee5c <tcp_process+0x594>)
 800ec60:	681a      	ldr	r2, [r3, #0]
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ec66:	1ad3      	subs	r3, r2, r3
 800ec68:	3b01      	subs	r3, #1
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	db7e      	blt.n	800ed6c <tcp_process+0x4a4>
 800ec6e:	4b7b      	ldr	r3, [pc, #492]	@ (800ee5c <tcp_process+0x594>)
 800ec70:	681a      	ldr	r2, [r3, #0]
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ec76:	1ad3      	subs	r3, r2, r3
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	dc77      	bgt.n	800ed6c <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	2204      	movs	r2, #4
 800ec80:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d102      	bne.n	800ec90 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800ec8a:	23fa      	movs	r3, #250	@ 0xfa
 800ec8c:	76bb      	strb	r3, [r7, #26]
 800ec8e:	e01d      	b.n	800eccc <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ec94:	699b      	ldr	r3, [r3, #24]
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d106      	bne.n	800eca8 <tcp_process+0x3e0>
 800ec9a:	4b76      	ldr	r3, [pc, #472]	@ (800ee74 <tcp_process+0x5ac>)
 800ec9c:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 800eca0:	4975      	ldr	r1, [pc, #468]	@ (800ee78 <tcp_process+0x5b0>)
 800eca2:	4876      	ldr	r0, [pc, #472]	@ (800ee7c <tcp_process+0x5b4>)
 800eca4:	f006 fa94 	bl	80151d0 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ecac:	699b      	ldr	r3, [r3, #24]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d00a      	beq.n	800ecc8 <tcp_process+0x400>
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ecb6:	699b      	ldr	r3, [r3, #24]
 800ecb8:	687a      	ldr	r2, [r7, #4]
 800ecba:	6910      	ldr	r0, [r2, #16]
 800ecbc:	2200      	movs	r2, #0
 800ecbe:	6879      	ldr	r1, [r7, #4]
 800ecc0:	4798      	blx	r3
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	76bb      	strb	r3, [r7, #26]
 800ecc6:	e001      	b.n	800eccc <tcp_process+0x404>
 800ecc8:	23f0      	movs	r3, #240	@ 0xf0
 800ecca:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800eccc:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d00a      	beq.n	800ecea <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800ecd4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ecd8:	f113 0f0d 	cmn.w	r3, #13
 800ecdc:	d002      	beq.n	800ece4 <tcp_process+0x41c>
              tcp_abort(pcb);
 800ecde:	6878      	ldr	r0, [r7, #4]
 800ece0:	f7fd fd7e 	bl	800c7e0 <tcp_abort>
            }
            return ERR_ABRT;
 800ece4:	f06f 030c 	mvn.w	r3, #12
 800ece8:	e1ce      	b.n	800f088 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800ecea:	6878      	ldr	r0, [r7, #4]
 800ecec:	f000 fae0 	bl	800f2b0 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800ecf0:	4b63      	ldr	r3, [pc, #396]	@ (800ee80 <tcp_process+0x5b8>)
 800ecf2:	881b      	ldrh	r3, [r3, #0]
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d005      	beq.n	800ed04 <tcp_process+0x43c>
            recv_acked--;
 800ecf8:	4b61      	ldr	r3, [pc, #388]	@ (800ee80 <tcp_process+0x5b8>)
 800ecfa:	881b      	ldrh	r3, [r3, #0]
 800ecfc:	3b01      	subs	r3, #1
 800ecfe:	b29a      	uxth	r2, r3
 800ed00:	4b5f      	ldr	r3, [pc, #380]	@ (800ee80 <tcp_process+0x5b8>)
 800ed02:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ed08:	009a      	lsls	r2, r3, #2
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ed0e:	005b      	lsls	r3, r3, #1
 800ed10:	f241 111c 	movw	r1, #4380	@ 0x111c
 800ed14:	428b      	cmp	r3, r1
 800ed16:	bf38      	it	cc
 800ed18:	460b      	movcc	r3, r1
 800ed1a:	429a      	cmp	r2, r3
 800ed1c:	d204      	bcs.n	800ed28 <tcp_process+0x460>
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ed22:	009b      	lsls	r3, r3, #2
 800ed24:	b29b      	uxth	r3, r3
 800ed26:	e00d      	b.n	800ed44 <tcp_process+0x47c>
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ed2c:	005b      	lsls	r3, r3, #1
 800ed2e:	f241 121c 	movw	r2, #4380	@ 0x111c
 800ed32:	4293      	cmp	r3, r2
 800ed34:	d904      	bls.n	800ed40 <tcp_process+0x478>
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ed3a:	005b      	lsls	r3, r3, #1
 800ed3c:	b29b      	uxth	r3, r3
 800ed3e:	e001      	b.n	800ed44 <tcp_process+0x47c>
 800ed40:	f241 131c 	movw	r3, #4380	@ 0x111c
 800ed44:	687a      	ldr	r2, [r7, #4]
 800ed46:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800ed4a:	4b4e      	ldr	r3, [pc, #312]	@ (800ee84 <tcp_process+0x5bc>)
 800ed4c:	781b      	ldrb	r3, [r3, #0]
 800ed4e:	f003 0320 	and.w	r3, r3, #32
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d037      	beq.n	800edc6 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	8b5b      	ldrh	r3, [r3, #26]
 800ed5a:	f043 0302 	orr.w	r3, r3, #2
 800ed5e:	b29a      	uxth	r2, r3
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	2207      	movs	r2, #7
 800ed68:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800ed6a:	e02c      	b.n	800edc6 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ed6c:	4b3b      	ldr	r3, [pc, #236]	@ (800ee5c <tcp_process+0x594>)
 800ed6e:	6819      	ldr	r1, [r3, #0]
 800ed70:	4b3b      	ldr	r3, [pc, #236]	@ (800ee60 <tcp_process+0x598>)
 800ed72:	881b      	ldrh	r3, [r3, #0]
 800ed74:	461a      	mov	r2, r3
 800ed76:	4b3b      	ldr	r3, [pc, #236]	@ (800ee64 <tcp_process+0x59c>)
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ed7c:	4b3a      	ldr	r3, [pc, #232]	@ (800ee68 <tcp_process+0x5a0>)
 800ed7e:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ed80:	885b      	ldrh	r3, [r3, #2]
 800ed82:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ed84:	4a38      	ldr	r2, [pc, #224]	@ (800ee68 <tcp_process+0x5a0>)
 800ed86:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ed88:	8812      	ldrh	r2, [r2, #0]
 800ed8a:	b292      	uxth	r2, r2
 800ed8c:	9202      	str	r2, [sp, #8]
 800ed8e:	9301      	str	r3, [sp, #4]
 800ed90:	4b36      	ldr	r3, [pc, #216]	@ (800ee6c <tcp_process+0x5a4>)
 800ed92:	9300      	str	r3, [sp, #0]
 800ed94:	4b36      	ldr	r3, [pc, #216]	@ (800ee70 <tcp_process+0x5a8>)
 800ed96:	4602      	mov	r2, r0
 800ed98:	6878      	ldr	r0, [r7, #4]
 800ed9a:	f003 f823 	bl	8011de4 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800ed9e:	e167      	b.n	800f070 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800eda0:	4b2d      	ldr	r3, [pc, #180]	@ (800ee58 <tcp_process+0x590>)
 800eda2:	781b      	ldrb	r3, [r3, #0]
 800eda4:	f003 0302 	and.w	r3, r3, #2
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	f000 8161 	beq.w	800f070 <tcp_process+0x7a8>
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edb2:	1e5a      	subs	r2, r3, #1
 800edb4:	4b2b      	ldr	r3, [pc, #172]	@ (800ee64 <tcp_process+0x59c>)
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	429a      	cmp	r2, r3
 800edba:	f040 8159 	bne.w	800f070 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800edbe:	6878      	ldr	r0, [r7, #4]
 800edc0:	f002 fe0a 	bl	80119d8 <tcp_rexmit>
      break;
 800edc4:	e154      	b.n	800f070 <tcp_process+0x7a8>
 800edc6:	e153      	b.n	800f070 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800edc8:	6878      	ldr	r0, [r7, #4]
 800edca:	f000 fa71 	bl	800f2b0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800edce:	4b2d      	ldr	r3, [pc, #180]	@ (800ee84 <tcp_process+0x5bc>)
 800edd0:	781b      	ldrb	r3, [r3, #0]
 800edd2:	f003 0320 	and.w	r3, r3, #32
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	f000 814c 	beq.w	800f074 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	8b5b      	ldrh	r3, [r3, #26]
 800ede0:	f043 0302 	orr.w	r3, r3, #2
 800ede4:	b29a      	uxth	r2, r3
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	2207      	movs	r2, #7
 800edee:	751a      	strb	r2, [r3, #20]
      }
      break;
 800edf0:	e140      	b.n	800f074 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800edf2:	6878      	ldr	r0, [r7, #4]
 800edf4:	f000 fa5c 	bl	800f2b0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800edf8:	4b22      	ldr	r3, [pc, #136]	@ (800ee84 <tcp_process+0x5bc>)
 800edfa:	781b      	ldrb	r3, [r3, #0]
 800edfc:	f003 0320 	and.w	r3, r3, #32
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d071      	beq.n	800eee8 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800ee04:	4b14      	ldr	r3, [pc, #80]	@ (800ee58 <tcp_process+0x590>)
 800ee06:	781b      	ldrb	r3, [r3, #0]
 800ee08:	f003 0310 	and.w	r3, r3, #16
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d060      	beq.n	800eed2 <tcp_process+0x60a>
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ee14:	4b11      	ldr	r3, [pc, #68]	@ (800ee5c <tcp_process+0x594>)
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	429a      	cmp	r2, r3
 800ee1a:	d15a      	bne.n	800eed2 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d156      	bne.n	800eed2 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	8b5b      	ldrh	r3, [r3, #26]
 800ee28:	f043 0302 	orr.w	r3, r3, #2
 800ee2c:	b29a      	uxth	r2, r3
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800ee32:	6878      	ldr	r0, [r7, #4]
 800ee34:	f7fe fdbc 	bl	800d9b0 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800ee38:	4b13      	ldr	r3, [pc, #76]	@ (800ee88 <tcp_process+0x5c0>)
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	687a      	ldr	r2, [r7, #4]
 800ee3e:	429a      	cmp	r2, r3
 800ee40:	d105      	bne.n	800ee4e <tcp_process+0x586>
 800ee42:	4b11      	ldr	r3, [pc, #68]	@ (800ee88 <tcp_process+0x5c0>)
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	68db      	ldr	r3, [r3, #12]
 800ee48:	4a0f      	ldr	r2, [pc, #60]	@ (800ee88 <tcp_process+0x5c0>)
 800ee4a:	6013      	str	r3, [r2, #0]
 800ee4c:	e02e      	b.n	800eeac <tcp_process+0x5e4>
 800ee4e:	4b0e      	ldr	r3, [pc, #56]	@ (800ee88 <tcp_process+0x5c0>)
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	617b      	str	r3, [r7, #20]
 800ee54:	e027      	b.n	800eea6 <tcp_process+0x5de>
 800ee56:	bf00      	nop
 800ee58:	20009b6c 	.word	0x20009b6c
 800ee5c:	20009b64 	.word	0x20009b64
 800ee60:	20009b6a 	.word	0x20009b6a
 800ee64:	20009b60 	.word	0x20009b60
 800ee68:	20009b50 	.word	0x20009b50
 800ee6c:	20005808 	.word	0x20005808
 800ee70:	2000580c 	.word	0x2000580c
 800ee74:	08017534 	.word	0x08017534
 800ee78:	080177d4 	.word	0x080177d4
 800ee7c:	08017580 	.word	0x08017580
 800ee80:	20009b68 	.word	0x20009b68
 800ee84:	20009b6d 	.word	0x20009b6d
 800ee88:	20009b34 	.word	0x20009b34
 800ee8c:	697b      	ldr	r3, [r7, #20]
 800ee8e:	68db      	ldr	r3, [r3, #12]
 800ee90:	687a      	ldr	r2, [r7, #4]
 800ee92:	429a      	cmp	r2, r3
 800ee94:	d104      	bne.n	800eea0 <tcp_process+0x5d8>
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	68da      	ldr	r2, [r3, #12]
 800ee9a:	697b      	ldr	r3, [r7, #20]
 800ee9c:	60da      	str	r2, [r3, #12]
 800ee9e:	e005      	b.n	800eeac <tcp_process+0x5e4>
 800eea0:	697b      	ldr	r3, [r7, #20]
 800eea2:	68db      	ldr	r3, [r3, #12]
 800eea4:	617b      	str	r3, [r7, #20]
 800eea6:	697b      	ldr	r3, [r7, #20]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d1ef      	bne.n	800ee8c <tcp_process+0x5c4>
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	2200      	movs	r2, #0
 800eeb0:	60da      	str	r2, [r3, #12]
 800eeb2:	4b77      	ldr	r3, [pc, #476]	@ (800f090 <tcp_process+0x7c8>)
 800eeb4:	2201      	movs	r2, #1
 800eeb6:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	220a      	movs	r2, #10
 800eebc:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800eebe:	4b75      	ldr	r3, [pc, #468]	@ (800f094 <tcp_process+0x7cc>)
 800eec0:	681a      	ldr	r2, [r3, #0]
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	60da      	str	r2, [r3, #12]
 800eec6:	4a73      	ldr	r2, [pc, #460]	@ (800f094 <tcp_process+0x7cc>)
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	6013      	str	r3, [r2, #0]
 800eecc:	f003 f94c 	bl	8012168 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800eed0:	e0d2      	b.n	800f078 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	8b5b      	ldrh	r3, [r3, #26]
 800eed6:	f043 0302 	orr.w	r3, r3, #2
 800eeda:	b29a      	uxth	r2, r3
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	2208      	movs	r2, #8
 800eee4:	751a      	strb	r2, [r3, #20]
      break;
 800eee6:	e0c7      	b.n	800f078 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800eee8:	4b6b      	ldr	r3, [pc, #428]	@ (800f098 <tcp_process+0x7d0>)
 800eeea:	781b      	ldrb	r3, [r3, #0]
 800eeec:	f003 0310 	and.w	r3, r3, #16
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	f000 80c1 	beq.w	800f078 <tcp_process+0x7b0>
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800eefa:	4b68      	ldr	r3, [pc, #416]	@ (800f09c <tcp_process+0x7d4>)
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	429a      	cmp	r2, r3
 800ef00:	f040 80ba 	bne.w	800f078 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	f040 80b5 	bne.w	800f078 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	2206      	movs	r2, #6
 800ef12:	751a      	strb	r2, [r3, #20]
      break;
 800ef14:	e0b0      	b.n	800f078 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800ef16:	6878      	ldr	r0, [r7, #4]
 800ef18:	f000 f9ca 	bl	800f2b0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800ef1c:	4b60      	ldr	r3, [pc, #384]	@ (800f0a0 <tcp_process+0x7d8>)
 800ef1e:	781b      	ldrb	r3, [r3, #0]
 800ef20:	f003 0320 	and.w	r3, r3, #32
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	f000 80a9 	beq.w	800f07c <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	8b5b      	ldrh	r3, [r3, #26]
 800ef2e:	f043 0302 	orr.w	r3, r3, #2
 800ef32:	b29a      	uxth	r2, r3
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800ef38:	6878      	ldr	r0, [r7, #4]
 800ef3a:	f7fe fd39 	bl	800d9b0 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800ef3e:	4b59      	ldr	r3, [pc, #356]	@ (800f0a4 <tcp_process+0x7dc>)
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	687a      	ldr	r2, [r7, #4]
 800ef44:	429a      	cmp	r2, r3
 800ef46:	d105      	bne.n	800ef54 <tcp_process+0x68c>
 800ef48:	4b56      	ldr	r3, [pc, #344]	@ (800f0a4 <tcp_process+0x7dc>)
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	68db      	ldr	r3, [r3, #12]
 800ef4e:	4a55      	ldr	r2, [pc, #340]	@ (800f0a4 <tcp_process+0x7dc>)
 800ef50:	6013      	str	r3, [r2, #0]
 800ef52:	e013      	b.n	800ef7c <tcp_process+0x6b4>
 800ef54:	4b53      	ldr	r3, [pc, #332]	@ (800f0a4 <tcp_process+0x7dc>)
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	613b      	str	r3, [r7, #16]
 800ef5a:	e00c      	b.n	800ef76 <tcp_process+0x6ae>
 800ef5c:	693b      	ldr	r3, [r7, #16]
 800ef5e:	68db      	ldr	r3, [r3, #12]
 800ef60:	687a      	ldr	r2, [r7, #4]
 800ef62:	429a      	cmp	r2, r3
 800ef64:	d104      	bne.n	800ef70 <tcp_process+0x6a8>
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	68da      	ldr	r2, [r3, #12]
 800ef6a:	693b      	ldr	r3, [r7, #16]
 800ef6c:	60da      	str	r2, [r3, #12]
 800ef6e:	e005      	b.n	800ef7c <tcp_process+0x6b4>
 800ef70:	693b      	ldr	r3, [r7, #16]
 800ef72:	68db      	ldr	r3, [r3, #12]
 800ef74:	613b      	str	r3, [r7, #16]
 800ef76:	693b      	ldr	r3, [r7, #16]
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d1ef      	bne.n	800ef5c <tcp_process+0x694>
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	2200      	movs	r2, #0
 800ef80:	60da      	str	r2, [r3, #12]
 800ef82:	4b43      	ldr	r3, [pc, #268]	@ (800f090 <tcp_process+0x7c8>)
 800ef84:	2201      	movs	r2, #1
 800ef86:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	220a      	movs	r2, #10
 800ef8c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800ef8e:	4b41      	ldr	r3, [pc, #260]	@ (800f094 <tcp_process+0x7cc>)
 800ef90:	681a      	ldr	r2, [r3, #0]
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	60da      	str	r2, [r3, #12]
 800ef96:	4a3f      	ldr	r2, [pc, #252]	@ (800f094 <tcp_process+0x7cc>)
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	6013      	str	r3, [r2, #0]
 800ef9c:	f003 f8e4 	bl	8012168 <tcp_timer_needed>
      }
      break;
 800efa0:	e06c      	b.n	800f07c <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800efa2:	6878      	ldr	r0, [r7, #4]
 800efa4:	f000 f984 	bl	800f2b0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800efa8:	4b3b      	ldr	r3, [pc, #236]	@ (800f098 <tcp_process+0x7d0>)
 800efaa:	781b      	ldrb	r3, [r3, #0]
 800efac:	f003 0310 	and.w	r3, r3, #16
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d065      	beq.n	800f080 <tcp_process+0x7b8>
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800efb8:	4b38      	ldr	r3, [pc, #224]	@ (800f09c <tcp_process+0x7d4>)
 800efba:	681b      	ldr	r3, [r3, #0]
 800efbc:	429a      	cmp	r2, r3
 800efbe:	d15f      	bne.n	800f080 <tcp_process+0x7b8>
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d15b      	bne.n	800f080 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800efc8:	6878      	ldr	r0, [r7, #4]
 800efca:	f7fe fcf1 	bl	800d9b0 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800efce:	4b35      	ldr	r3, [pc, #212]	@ (800f0a4 <tcp_process+0x7dc>)
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	687a      	ldr	r2, [r7, #4]
 800efd4:	429a      	cmp	r2, r3
 800efd6:	d105      	bne.n	800efe4 <tcp_process+0x71c>
 800efd8:	4b32      	ldr	r3, [pc, #200]	@ (800f0a4 <tcp_process+0x7dc>)
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	68db      	ldr	r3, [r3, #12]
 800efde:	4a31      	ldr	r2, [pc, #196]	@ (800f0a4 <tcp_process+0x7dc>)
 800efe0:	6013      	str	r3, [r2, #0]
 800efe2:	e013      	b.n	800f00c <tcp_process+0x744>
 800efe4:	4b2f      	ldr	r3, [pc, #188]	@ (800f0a4 <tcp_process+0x7dc>)
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	60fb      	str	r3, [r7, #12]
 800efea:	e00c      	b.n	800f006 <tcp_process+0x73e>
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	68db      	ldr	r3, [r3, #12]
 800eff0:	687a      	ldr	r2, [r7, #4]
 800eff2:	429a      	cmp	r2, r3
 800eff4:	d104      	bne.n	800f000 <tcp_process+0x738>
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	68da      	ldr	r2, [r3, #12]
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	60da      	str	r2, [r3, #12]
 800effe:	e005      	b.n	800f00c <tcp_process+0x744>
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	68db      	ldr	r3, [r3, #12]
 800f004:	60fb      	str	r3, [r7, #12]
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d1ef      	bne.n	800efec <tcp_process+0x724>
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	2200      	movs	r2, #0
 800f010:	60da      	str	r2, [r3, #12]
 800f012:	4b1f      	ldr	r3, [pc, #124]	@ (800f090 <tcp_process+0x7c8>)
 800f014:	2201      	movs	r2, #1
 800f016:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	220a      	movs	r2, #10
 800f01c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800f01e:	4b1d      	ldr	r3, [pc, #116]	@ (800f094 <tcp_process+0x7cc>)
 800f020:	681a      	ldr	r2, [r3, #0]
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	60da      	str	r2, [r3, #12]
 800f026:	4a1b      	ldr	r2, [pc, #108]	@ (800f094 <tcp_process+0x7cc>)
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	6013      	str	r3, [r2, #0]
 800f02c:	f003 f89c 	bl	8012168 <tcp_timer_needed>
      }
      break;
 800f030:	e026      	b.n	800f080 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800f032:	6878      	ldr	r0, [r7, #4]
 800f034:	f000 f93c 	bl	800f2b0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800f038:	4b17      	ldr	r3, [pc, #92]	@ (800f098 <tcp_process+0x7d0>)
 800f03a:	781b      	ldrb	r3, [r3, #0]
 800f03c:	f003 0310 	and.w	r3, r3, #16
 800f040:	2b00      	cmp	r3, #0
 800f042:	d01f      	beq.n	800f084 <tcp_process+0x7bc>
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f048:	4b14      	ldr	r3, [pc, #80]	@ (800f09c <tcp_process+0x7d4>)
 800f04a:	681b      	ldr	r3, [r3, #0]
 800f04c:	429a      	cmp	r2, r3
 800f04e:	d119      	bne.n	800f084 <tcp_process+0x7bc>
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f054:	2b00      	cmp	r3, #0
 800f056:	d115      	bne.n	800f084 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800f058:	4b11      	ldr	r3, [pc, #68]	@ (800f0a0 <tcp_process+0x7d8>)
 800f05a:	781b      	ldrb	r3, [r3, #0]
 800f05c:	f043 0310 	orr.w	r3, r3, #16
 800f060:	b2da      	uxtb	r2, r3
 800f062:	4b0f      	ldr	r3, [pc, #60]	@ (800f0a0 <tcp_process+0x7d8>)
 800f064:	701a      	strb	r2, [r3, #0]
      }
      break;
 800f066:	e00d      	b.n	800f084 <tcp_process+0x7bc>
    default:
      break;
 800f068:	bf00      	nop
 800f06a:	e00c      	b.n	800f086 <tcp_process+0x7be>
      break;
 800f06c:	bf00      	nop
 800f06e:	e00a      	b.n	800f086 <tcp_process+0x7be>
      break;
 800f070:	bf00      	nop
 800f072:	e008      	b.n	800f086 <tcp_process+0x7be>
      break;
 800f074:	bf00      	nop
 800f076:	e006      	b.n	800f086 <tcp_process+0x7be>
      break;
 800f078:	bf00      	nop
 800f07a:	e004      	b.n	800f086 <tcp_process+0x7be>
      break;
 800f07c:	bf00      	nop
 800f07e:	e002      	b.n	800f086 <tcp_process+0x7be>
      break;
 800f080:	bf00      	nop
 800f082:	e000      	b.n	800f086 <tcp_process+0x7be>
      break;
 800f084:	bf00      	nop
  }
  return ERR_OK;
 800f086:	2300      	movs	r3, #0
}
 800f088:	4618      	mov	r0, r3
 800f08a:	3724      	adds	r7, #36	@ 0x24
 800f08c:	46bd      	mov	sp, r7
 800f08e:	bd90      	pop	{r4, r7, pc}
 800f090:	20009b3c 	.word	0x20009b3c
 800f094:	20009b38 	.word	0x20009b38
 800f098:	20009b6c 	.word	0x20009b6c
 800f09c:	20009b64 	.word	0x20009b64
 800f0a0:	20009b6d 	.word	0x20009b6d
 800f0a4:	20009b34 	.word	0x20009b34

0800f0a8 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800f0a8:	b590      	push	{r4, r7, lr}
 800f0aa:	b085      	sub	sp, #20
 800f0ac:	af00      	add	r7, sp, #0
 800f0ae:	6078      	str	r0, [r7, #4]
 800f0b0:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d106      	bne.n	800f0c6 <tcp_oos_insert_segment+0x1e>
 800f0b8:	4b3b      	ldr	r3, [pc, #236]	@ (800f1a8 <tcp_oos_insert_segment+0x100>)
 800f0ba:	f240 421f 	movw	r2, #1055	@ 0x41f
 800f0be:	493b      	ldr	r1, [pc, #236]	@ (800f1ac <tcp_oos_insert_segment+0x104>)
 800f0c0:	483b      	ldr	r0, [pc, #236]	@ (800f1b0 <tcp_oos_insert_segment+0x108>)
 800f0c2:	f006 f885 	bl	80151d0 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	68db      	ldr	r3, [r3, #12]
 800f0ca:	899b      	ldrh	r3, [r3, #12]
 800f0cc:	b29b      	uxth	r3, r3
 800f0ce:	4618      	mov	r0, r3
 800f0d0:	f7fb faa0 	bl	800a614 <lwip_htons>
 800f0d4:	4603      	mov	r3, r0
 800f0d6:	b2db      	uxtb	r3, r3
 800f0d8:	f003 0301 	and.w	r3, r3, #1
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d028      	beq.n	800f132 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800f0e0:	6838      	ldr	r0, [r7, #0]
 800f0e2:	f7fe f9b3 	bl	800d44c <tcp_segs_free>
    next = NULL;
 800f0e6:	2300      	movs	r3, #0
 800f0e8:	603b      	str	r3, [r7, #0]
 800f0ea:	e056      	b.n	800f19a <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800f0ec:	683b      	ldr	r3, [r7, #0]
 800f0ee:	68db      	ldr	r3, [r3, #12]
 800f0f0:	899b      	ldrh	r3, [r3, #12]
 800f0f2:	b29b      	uxth	r3, r3
 800f0f4:	4618      	mov	r0, r3
 800f0f6:	f7fb fa8d 	bl	800a614 <lwip_htons>
 800f0fa:	4603      	mov	r3, r0
 800f0fc:	b2db      	uxtb	r3, r3
 800f0fe:	f003 0301 	and.w	r3, r3, #1
 800f102:	2b00      	cmp	r3, #0
 800f104:	d00d      	beq.n	800f122 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	68db      	ldr	r3, [r3, #12]
 800f10a:	899b      	ldrh	r3, [r3, #12]
 800f10c:	b29c      	uxth	r4, r3
 800f10e:	2001      	movs	r0, #1
 800f110:	f7fb fa80 	bl	800a614 <lwip_htons>
 800f114:	4603      	mov	r3, r0
 800f116:	461a      	mov	r2, r3
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	68db      	ldr	r3, [r3, #12]
 800f11c:	4322      	orrs	r2, r4
 800f11e:	b292      	uxth	r2, r2
 800f120:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800f122:	683b      	ldr	r3, [r7, #0]
 800f124:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800f126:	683b      	ldr	r3, [r7, #0]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800f12c:	68f8      	ldr	r0, [r7, #12]
 800f12e:	f7fe f9a2 	bl	800d476 <tcp_seg_free>
    while (next &&
 800f132:	683b      	ldr	r3, [r7, #0]
 800f134:	2b00      	cmp	r3, #0
 800f136:	d00e      	beq.n	800f156 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	891b      	ldrh	r3, [r3, #8]
 800f13c:	461a      	mov	r2, r3
 800f13e:	4b1d      	ldr	r3, [pc, #116]	@ (800f1b4 <tcp_oos_insert_segment+0x10c>)
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	441a      	add	r2, r3
 800f144:	683b      	ldr	r3, [r7, #0]
 800f146:	68db      	ldr	r3, [r3, #12]
 800f148:	685b      	ldr	r3, [r3, #4]
 800f14a:	6839      	ldr	r1, [r7, #0]
 800f14c:	8909      	ldrh	r1, [r1, #8]
 800f14e:	440b      	add	r3, r1
 800f150:	1ad3      	subs	r3, r2, r3
    while (next &&
 800f152:	2b00      	cmp	r3, #0
 800f154:	daca      	bge.n	800f0ec <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800f156:	683b      	ldr	r3, [r7, #0]
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d01e      	beq.n	800f19a <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	891b      	ldrh	r3, [r3, #8]
 800f160:	461a      	mov	r2, r3
 800f162:	4b14      	ldr	r3, [pc, #80]	@ (800f1b4 <tcp_oos_insert_segment+0x10c>)
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	441a      	add	r2, r3
 800f168:	683b      	ldr	r3, [r7, #0]
 800f16a:	68db      	ldr	r3, [r3, #12]
 800f16c:	685b      	ldr	r3, [r3, #4]
 800f16e:	1ad3      	subs	r3, r2, r3
    if (next &&
 800f170:	2b00      	cmp	r3, #0
 800f172:	dd12      	ble.n	800f19a <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800f174:	683b      	ldr	r3, [r7, #0]
 800f176:	68db      	ldr	r3, [r3, #12]
 800f178:	685b      	ldr	r3, [r3, #4]
 800f17a:	b29a      	uxth	r2, r3
 800f17c:	4b0d      	ldr	r3, [pc, #52]	@ (800f1b4 <tcp_oos_insert_segment+0x10c>)
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	b29b      	uxth	r3, r3
 800f182:	1ad3      	subs	r3, r2, r3
 800f184:	b29a      	uxth	r2, r3
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	685a      	ldr	r2, [r3, #4]
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	891b      	ldrh	r3, [r3, #8]
 800f192:	4619      	mov	r1, r3
 800f194:	4610      	mov	r0, r2
 800f196:	f7fc fc15 	bl	800b9c4 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	683a      	ldr	r2, [r7, #0]
 800f19e:	601a      	str	r2, [r3, #0]
}
 800f1a0:	bf00      	nop
 800f1a2:	3714      	adds	r7, #20
 800f1a4:	46bd      	mov	sp, r7
 800f1a6:	bd90      	pop	{r4, r7, pc}
 800f1a8:	08017534 	.word	0x08017534
 800f1ac:	080177f4 	.word	0x080177f4
 800f1b0:	08017580 	.word	0x08017580
 800f1b4:	20009b60 	.word	0x20009b60

0800f1b8 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 800f1b8:	b5b0      	push	{r4, r5, r7, lr}
 800f1ba:	b086      	sub	sp, #24
 800f1bc:	af00      	add	r7, sp, #0
 800f1be:	60f8      	str	r0, [r7, #12]
 800f1c0:	60b9      	str	r1, [r7, #8]
 800f1c2:	607a      	str	r2, [r7, #4]
 800f1c4:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800f1c6:	e03e      	b.n	800f246 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 800f1c8:	68bb      	ldr	r3, [r7, #8]
 800f1ca:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 800f1cc:	68bb      	ldr	r3, [r7, #8]
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 800f1d2:	697b      	ldr	r3, [r7, #20]
 800f1d4:	685b      	ldr	r3, [r3, #4]
 800f1d6:	4618      	mov	r0, r3
 800f1d8:	f7fc fe02 	bl	800bde0 <pbuf_clen>
 800f1dc:	4603      	mov	r3, r0
 800f1de:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f1e6:	8a7a      	ldrh	r2, [r7, #18]
 800f1e8:	429a      	cmp	r2, r3
 800f1ea:	d906      	bls.n	800f1fa <tcp_free_acked_segments+0x42>
 800f1ec:	4b2a      	ldr	r3, [pc, #168]	@ (800f298 <tcp_free_acked_segments+0xe0>)
 800f1ee:	f240 4257 	movw	r2, #1111	@ 0x457
 800f1f2:	492a      	ldr	r1, [pc, #168]	@ (800f29c <tcp_free_acked_segments+0xe4>)
 800f1f4:	482a      	ldr	r0, [pc, #168]	@ (800f2a0 <tcp_free_acked_segments+0xe8>)
 800f1f6:	f005 ffeb 	bl	80151d0 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 800f200:	8a7b      	ldrh	r3, [r7, #18]
 800f202:	1ad3      	subs	r3, r2, r3
 800f204:	b29a      	uxth	r2, r3
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800f20c:	697b      	ldr	r3, [r7, #20]
 800f20e:	891a      	ldrh	r2, [r3, #8]
 800f210:	4b24      	ldr	r3, [pc, #144]	@ (800f2a4 <tcp_free_acked_segments+0xec>)
 800f212:	881b      	ldrh	r3, [r3, #0]
 800f214:	4413      	add	r3, r2
 800f216:	b29a      	uxth	r2, r3
 800f218:	4b22      	ldr	r3, [pc, #136]	@ (800f2a4 <tcp_free_acked_segments+0xec>)
 800f21a:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 800f21c:	6978      	ldr	r0, [r7, #20]
 800f21e:	f7fe f92a 	bl	800d476 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d00c      	beq.n	800f246 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800f22c:	68bb      	ldr	r3, [r7, #8]
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d109      	bne.n	800f246 <tcp_free_acked_segments+0x8e>
 800f232:	683b      	ldr	r3, [r7, #0]
 800f234:	2b00      	cmp	r3, #0
 800f236:	d106      	bne.n	800f246 <tcp_free_acked_segments+0x8e>
 800f238:	4b17      	ldr	r3, [pc, #92]	@ (800f298 <tcp_free_acked_segments+0xe0>)
 800f23a:	f240 4261 	movw	r2, #1121	@ 0x461
 800f23e:	491a      	ldr	r1, [pc, #104]	@ (800f2a8 <tcp_free_acked_segments+0xf0>)
 800f240:	4817      	ldr	r0, [pc, #92]	@ (800f2a0 <tcp_free_acked_segments+0xe8>)
 800f242:	f005 ffc5 	bl	80151d0 <iprintf>
  while (seg_list != NULL &&
 800f246:	68bb      	ldr	r3, [r7, #8]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d020      	beq.n	800f28e <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800f24c:	68bb      	ldr	r3, [r7, #8]
 800f24e:	68db      	ldr	r3, [r3, #12]
 800f250:	685b      	ldr	r3, [r3, #4]
 800f252:	4618      	mov	r0, r3
 800f254:	f7fb f9f3 	bl	800a63e <lwip_htonl>
 800f258:	4604      	mov	r4, r0
 800f25a:	68bb      	ldr	r3, [r7, #8]
 800f25c:	891b      	ldrh	r3, [r3, #8]
 800f25e:	461d      	mov	r5, r3
 800f260:	68bb      	ldr	r3, [r7, #8]
 800f262:	68db      	ldr	r3, [r3, #12]
 800f264:	899b      	ldrh	r3, [r3, #12]
 800f266:	b29b      	uxth	r3, r3
 800f268:	4618      	mov	r0, r3
 800f26a:	f7fb f9d3 	bl	800a614 <lwip_htons>
 800f26e:	4603      	mov	r3, r0
 800f270:	b2db      	uxtb	r3, r3
 800f272:	f003 0303 	and.w	r3, r3, #3
 800f276:	2b00      	cmp	r3, #0
 800f278:	d001      	beq.n	800f27e <tcp_free_acked_segments+0xc6>
 800f27a:	2301      	movs	r3, #1
 800f27c:	e000      	b.n	800f280 <tcp_free_acked_segments+0xc8>
 800f27e:	2300      	movs	r3, #0
 800f280:	442b      	add	r3, r5
 800f282:	18e2      	adds	r2, r4, r3
 800f284:	4b09      	ldr	r3, [pc, #36]	@ (800f2ac <tcp_free_acked_segments+0xf4>)
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	dd9c      	ble.n	800f1c8 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 800f28e:	68bb      	ldr	r3, [r7, #8]
}
 800f290:	4618      	mov	r0, r3
 800f292:	3718      	adds	r7, #24
 800f294:	46bd      	mov	sp, r7
 800f296:	bdb0      	pop	{r4, r5, r7, pc}
 800f298:	08017534 	.word	0x08017534
 800f29c:	0801781c 	.word	0x0801781c
 800f2a0:	08017580 	.word	0x08017580
 800f2a4:	20009b68 	.word	0x20009b68
 800f2a8:	08017844 	.word	0x08017844
 800f2ac:	20009b64 	.word	0x20009b64

0800f2b0 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800f2b0:	b5b0      	push	{r4, r5, r7, lr}
 800f2b2:	b094      	sub	sp, #80	@ 0x50
 800f2b4:	af00      	add	r7, sp, #0
 800f2b6:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 800f2b8:	2300      	movs	r3, #0
 800f2ba:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d106      	bne.n	800f2d0 <tcp_receive+0x20>
 800f2c2:	4b91      	ldr	r3, [pc, #580]	@ (800f508 <tcp_receive+0x258>)
 800f2c4:	f240 427b 	movw	r2, #1147	@ 0x47b
 800f2c8:	4990      	ldr	r1, [pc, #576]	@ (800f50c <tcp_receive+0x25c>)
 800f2ca:	4891      	ldr	r0, [pc, #580]	@ (800f510 <tcp_receive+0x260>)
 800f2cc:	f005 ff80 	bl	80151d0 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	7d1b      	ldrb	r3, [r3, #20]
 800f2d4:	2b03      	cmp	r3, #3
 800f2d6:	d806      	bhi.n	800f2e6 <tcp_receive+0x36>
 800f2d8:	4b8b      	ldr	r3, [pc, #556]	@ (800f508 <tcp_receive+0x258>)
 800f2da:	f240 427c 	movw	r2, #1148	@ 0x47c
 800f2de:	498d      	ldr	r1, [pc, #564]	@ (800f514 <tcp_receive+0x264>)
 800f2e0:	488b      	ldr	r0, [pc, #556]	@ (800f510 <tcp_receive+0x260>)
 800f2e2:	f005 ff75 	bl	80151d0 <iprintf>

  if (flags & TCP_ACK) {
 800f2e6:	4b8c      	ldr	r3, [pc, #560]	@ (800f518 <tcp_receive+0x268>)
 800f2e8:	781b      	ldrb	r3, [r3, #0]
 800f2ea:	f003 0310 	and.w	r3, r3, #16
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	f000 8264 	beq.w	800f7bc <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f2fa:	461a      	mov	r2, r3
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f300:	4413      	add	r3, r2
 800f302:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f308:	4b84      	ldr	r3, [pc, #528]	@ (800f51c <tcp_receive+0x26c>)
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	1ad3      	subs	r3, r2, r3
 800f30e:	2b00      	cmp	r3, #0
 800f310:	db1b      	blt.n	800f34a <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f316:	4b81      	ldr	r3, [pc, #516]	@ (800f51c <tcp_receive+0x26c>)
 800f318:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800f31a:	429a      	cmp	r2, r3
 800f31c:	d106      	bne.n	800f32c <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800f322:	4b7f      	ldr	r3, [pc, #508]	@ (800f520 <tcp_receive+0x270>)
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	1ad3      	subs	r3, r2, r3
 800f328:	2b00      	cmp	r3, #0
 800f32a:	db0e      	blt.n	800f34a <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800f330:	4b7b      	ldr	r3, [pc, #492]	@ (800f520 <tcp_receive+0x270>)
 800f332:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f334:	429a      	cmp	r2, r3
 800f336:	d125      	bne.n	800f384 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800f338:	4b7a      	ldr	r3, [pc, #488]	@ (800f524 <tcp_receive+0x274>)
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	89db      	ldrh	r3, [r3, #14]
 800f33e:	b29a      	uxth	r2, r3
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f346:	429a      	cmp	r2, r3
 800f348:	d91c      	bls.n	800f384 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800f34a:	4b76      	ldr	r3, [pc, #472]	@ (800f524 <tcp_receive+0x274>)
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	89db      	ldrh	r3, [r3, #14]
 800f350:	b29a      	uxth	r2, r3
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f364:	429a      	cmp	r2, r3
 800f366:	d205      	bcs.n	800f374 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 800f374:	4b69      	ldr	r3, [pc, #420]	@ (800f51c <tcp_receive+0x26c>)
 800f376:	681a      	ldr	r2, [r3, #0]
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 800f37c:	4b68      	ldr	r3, [pc, #416]	@ (800f520 <tcp_receive+0x270>)
 800f37e:	681a      	ldr	r2, [r3, #0]
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800f384:	4b66      	ldr	r3, [pc, #408]	@ (800f520 <tcp_receive+0x270>)
 800f386:	681a      	ldr	r2, [r3, #0]
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f38c:	1ad3      	subs	r3, r2, r3
 800f38e:	2b00      	cmp	r3, #0
 800f390:	dc58      	bgt.n	800f444 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 800f392:	4b65      	ldr	r3, [pc, #404]	@ (800f528 <tcp_receive+0x278>)
 800f394:	881b      	ldrh	r3, [r3, #0]
 800f396:	2b00      	cmp	r3, #0
 800f398:	d14b      	bne.n	800f432 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f39e:	687a      	ldr	r2, [r7, #4]
 800f3a0:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 800f3a4:	4413      	add	r3, r2
 800f3a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f3a8:	429a      	cmp	r2, r3
 800f3aa:	d142      	bne.n	800f432 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	db3d      	blt.n	800f432 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f3ba:	4b59      	ldr	r3, [pc, #356]	@ (800f520 <tcp_receive+0x270>)
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	429a      	cmp	r2, r3
 800f3c0:	d137      	bne.n	800f432 <tcp_receive+0x182>
              found_dupack = 1;
 800f3c2:	2301      	movs	r3, #1
 800f3c4:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800f3cc:	2bff      	cmp	r3, #255	@ 0xff
 800f3ce:	d007      	beq.n	800f3e0 <tcp_receive+0x130>
                ++pcb->dupacks;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800f3d6:	3301      	adds	r3, #1
 800f3d8:	b2da      	uxtb	r2, r3
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800f3e6:	2b03      	cmp	r3, #3
 800f3e8:	d91b      	bls.n	800f422 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f3f4:	4413      	add	r3, r2
 800f3f6:	b29a      	uxth	r2, r3
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800f3fe:	429a      	cmp	r2, r3
 800f400:	d30a      	bcc.n	800f418 <tcp_receive+0x168>
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f40c:	4413      	add	r3, r2
 800f40e:	b29a      	uxth	r2, r3
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800f416:	e004      	b.n	800f422 <tcp_receive+0x172>
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f41e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800f428:	2b02      	cmp	r3, #2
 800f42a:	d902      	bls.n	800f432 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 800f42c:	6878      	ldr	r0, [r7, #4]
 800f42e:	f002 fb3f 	bl	8011ab0 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800f432:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f434:	2b00      	cmp	r3, #0
 800f436:	f040 8161 	bne.w	800f6fc <tcp_receive+0x44c>
        pcb->dupacks = 0;
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	2200      	movs	r2, #0
 800f43e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f442:	e15b      	b.n	800f6fc <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f444:	4b36      	ldr	r3, [pc, #216]	@ (800f520 <tcp_receive+0x270>)
 800f446:	681a      	ldr	r2, [r3, #0]
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f44c:	1ad3      	subs	r3, r2, r3
 800f44e:	3b01      	subs	r3, #1
 800f450:	2b00      	cmp	r3, #0
 800f452:	f2c0 814e 	blt.w	800f6f2 <tcp_receive+0x442>
 800f456:	4b32      	ldr	r3, [pc, #200]	@ (800f520 <tcp_receive+0x270>)
 800f458:	681a      	ldr	r2, [r3, #0]
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f45e:	1ad3      	subs	r3, r2, r3
 800f460:	2b00      	cmp	r3, #0
 800f462:	f300 8146 	bgt.w	800f6f2 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	8b5b      	ldrh	r3, [r3, #26]
 800f46a:	f003 0304 	and.w	r3, r3, #4
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d010      	beq.n	800f494 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	8b5b      	ldrh	r3, [r3, #26]
 800f476:	f023 0304 	bic.w	r3, r3, #4
 800f47a:	b29a      	uxth	r2, r3
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	2200      	movs	r2, #0
 800f490:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	2200      	movs	r2, #0
 800f498:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800f4a2:	10db      	asrs	r3, r3, #3
 800f4a4:	b21b      	sxth	r3, r3
 800f4a6:	b29a      	uxth	r2, r3
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800f4ae:	b29b      	uxth	r3, r3
 800f4b0:	4413      	add	r3, r2
 800f4b2:	b29b      	uxth	r3, r3
 800f4b4:	b21a      	sxth	r2, r3
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800f4bc:	4b18      	ldr	r3, [pc, #96]	@ (800f520 <tcp_receive+0x270>)
 800f4be:	681b      	ldr	r3, [r3, #0]
 800f4c0:	b29a      	uxth	r2, r3
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f4c6:	b29b      	uxth	r3, r3
 800f4c8:	1ad3      	subs	r3, r2, r3
 800f4ca:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	2200      	movs	r2, #0
 800f4d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 800f4d4:	4b12      	ldr	r3, [pc, #72]	@ (800f520 <tcp_receive+0x270>)
 800f4d6:	681a      	ldr	r2, [r3, #0]
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	7d1b      	ldrb	r3, [r3, #20]
 800f4e0:	2b03      	cmp	r3, #3
 800f4e2:	f240 8097 	bls.w	800f614 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 800f4f2:	429a      	cmp	r2, r3
 800f4f4:	d245      	bcs.n	800f582 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	8b5b      	ldrh	r3, [r3, #26]
 800f4fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d014      	beq.n	800f52c <tcp_receive+0x27c>
 800f502:	2301      	movs	r3, #1
 800f504:	e013      	b.n	800f52e <tcp_receive+0x27e>
 800f506:	bf00      	nop
 800f508:	08017534 	.word	0x08017534
 800f50c:	08017864 	.word	0x08017864
 800f510:	08017580 	.word	0x08017580
 800f514:	08017880 	.word	0x08017880
 800f518:	20009b6c 	.word	0x20009b6c
 800f51c:	20009b60 	.word	0x20009b60
 800f520:	20009b64 	.word	0x20009b64
 800f524:	20009b50 	.word	0x20009b50
 800f528:	20009b6a 	.word	0x20009b6a
 800f52c:	2302      	movs	r3, #2
 800f52e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800f532:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800f536:	b29a      	uxth	r2, r3
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f53c:	fb12 f303 	smulbb	r3, r2, r3
 800f540:	b29b      	uxth	r3, r3
 800f542:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800f544:	4293      	cmp	r3, r2
 800f546:	bf28      	it	cs
 800f548:	4613      	movcs	r3, r2
 800f54a:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800f552:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f554:	4413      	add	r3, r2
 800f556:	b29a      	uxth	r2, r3
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800f55e:	429a      	cmp	r2, r3
 800f560:	d309      	bcc.n	800f576 <tcp_receive+0x2c6>
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800f568:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f56a:	4413      	add	r3, r2
 800f56c:	b29a      	uxth	r2, r3
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800f574:	e04e      	b.n	800f614 <tcp_receive+0x364>
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f57c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800f580:	e048      	b.n	800f614 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800f588:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800f58a:	4413      	add	r3, r2
 800f58c:	b29a      	uxth	r2, r3
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f594:	429a      	cmp	r2, r3
 800f596:	d309      	bcc.n	800f5ac <tcp_receive+0x2fc>
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800f59e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800f5a0:	4413      	add	r3, r2
 800f5a2:	b29a      	uxth	r2, r3
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800f5aa:	e004      	b.n	800f5b6 <tcp_receive+0x306>
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f5b2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800f5c2:	429a      	cmp	r2, r3
 800f5c4:	d326      	bcc.n	800f614 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800f5d2:	1ad3      	subs	r3, r2, r3
 800f5d4:	b29a      	uxth	r2, r3
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f5e6:	4413      	add	r3, r2
 800f5e8:	b29a      	uxth	r2, r3
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800f5f0:	429a      	cmp	r2, r3
 800f5f2:	d30a      	bcc.n	800f60a <tcp_receive+0x35a>
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f5fe:	4413      	add	r3, r2
 800f600:	b29a      	uxth	r2, r3
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800f608:	e004      	b.n	800f614 <tcp_receive+0x364>
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f610:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f61c:	4a98      	ldr	r2, [pc, #608]	@ (800f880 <tcp_receive+0x5d0>)
 800f61e:	6878      	ldr	r0, [r7, #4]
 800f620:	f7ff fdca 	bl	800f1b8 <tcp_free_acked_segments>
 800f624:	4602      	mov	r2, r0
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f632:	4a94      	ldr	r2, [pc, #592]	@ (800f884 <tcp_receive+0x5d4>)
 800f634:	6878      	ldr	r0, [r7, #4]
 800f636:	f7ff fdbf 	bl	800f1b8 <tcp_free_acked_segments>
 800f63a:	4602      	mov	r2, r0
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f644:	2b00      	cmp	r3, #0
 800f646:	d104      	bne.n	800f652 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f64e:	861a      	strh	r2, [r3, #48]	@ 0x30
 800f650:	e002      	b.n	800f658 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	2200      	movs	r2, #0
 800f656:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	2200      	movs	r2, #0
 800f65c:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f662:	2b00      	cmp	r3, #0
 800f664:	d103      	bne.n	800f66e <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	2200      	movs	r2, #0
 800f66a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 800f674:	4b84      	ldr	r3, [pc, #528]	@ (800f888 <tcp_receive+0x5d8>)
 800f676:	881b      	ldrh	r3, [r3, #0]
 800f678:	4413      	add	r3, r2
 800f67a:	b29a      	uxth	r2, r3
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	8b5b      	ldrh	r3, [r3, #26]
 800f686:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d035      	beq.n	800f6fa <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f692:	2b00      	cmp	r3, #0
 800f694:	d118      	bne.n	800f6c8 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d00c      	beq.n	800f6b8 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f6a6:	68db      	ldr	r3, [r3, #12]
 800f6a8:	685b      	ldr	r3, [r3, #4]
 800f6aa:	4618      	mov	r0, r3
 800f6ac:	f7fa ffc7 	bl	800a63e <lwip_htonl>
 800f6b0:	4603      	mov	r3, r0
 800f6b2:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	dc20      	bgt.n	800f6fa <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	8b5b      	ldrh	r3, [r3, #26]
 800f6bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f6c0:	b29a      	uxth	r2, r3
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f6c6:	e018      	b.n	800f6fa <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f6d0:	68db      	ldr	r3, [r3, #12]
 800f6d2:	685b      	ldr	r3, [r3, #4]
 800f6d4:	4618      	mov	r0, r3
 800f6d6:	f7fa ffb2 	bl	800a63e <lwip_htonl>
 800f6da:	4603      	mov	r3, r0
 800f6dc:	1ae3      	subs	r3, r4, r3
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	dc0b      	bgt.n	800f6fa <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	8b5b      	ldrh	r3, [r3, #26]
 800f6e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f6ea:	b29a      	uxth	r2, r3
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f6f0:	e003      	b.n	800f6fa <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800f6f2:	6878      	ldr	r0, [r7, #4]
 800f6f4:	f002 fbc8 	bl	8011e88 <tcp_send_empty_ack>
 800f6f8:	e000      	b.n	800f6fc <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f6fa:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f700:	2b00      	cmp	r3, #0
 800f702:	d05b      	beq.n	800f7bc <tcp_receive+0x50c>
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f708:	4b60      	ldr	r3, [pc, #384]	@ (800f88c <tcp_receive+0x5dc>)
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	1ad3      	subs	r3, r2, r3
 800f70e:	2b00      	cmp	r3, #0
 800f710:	da54      	bge.n	800f7bc <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800f712:	4b5f      	ldr	r3, [pc, #380]	@ (800f890 <tcp_receive+0x5e0>)
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	b29a      	uxth	r2, r3
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f71c:	b29b      	uxth	r3, r3
 800f71e:	1ad3      	subs	r3, r2, r3
 800f720:	b29b      	uxth	r3, r3
 800f722:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 800f726:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800f730:	10db      	asrs	r3, r3, #3
 800f732:	b21b      	sxth	r3, r3
 800f734:	b29b      	uxth	r3, r3
 800f736:	1ad3      	subs	r3, r2, r3
 800f738:	b29b      	uxth	r3, r3
 800f73a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800f744:	b29a      	uxth	r2, r3
 800f746:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800f74a:	4413      	add	r3, r2
 800f74c:	b29b      	uxth	r3, r3
 800f74e:	b21a      	sxth	r2, r3
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 800f754:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 800f758:	2b00      	cmp	r3, #0
 800f75a:	da05      	bge.n	800f768 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 800f75c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800f760:	425b      	negs	r3, r3
 800f762:	b29b      	uxth	r3, r3
 800f764:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 800f768:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800f772:	109b      	asrs	r3, r3, #2
 800f774:	b21b      	sxth	r3, r3
 800f776:	b29b      	uxth	r3, r3
 800f778:	1ad3      	subs	r3, r2, r3
 800f77a:	b29b      	uxth	r3, r3
 800f77c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800f786:	b29a      	uxth	r2, r3
 800f788:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800f78c:	4413      	add	r3, r2
 800f78e:	b29b      	uxth	r3, r3
 800f790:	b21a      	sxth	r2, r3
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800f79c:	10db      	asrs	r3, r3, #3
 800f79e:	b21b      	sxth	r3, r3
 800f7a0:	b29a      	uxth	r2, r3
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800f7a8:	b29b      	uxth	r3, r3
 800f7aa:	4413      	add	r3, r2
 800f7ac:	b29b      	uxth	r3, r3
 800f7ae:	b21a      	sxth	r2, r3
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800f7bc:	4b35      	ldr	r3, [pc, #212]	@ (800f894 <tcp_receive+0x5e4>)
 800f7be:	881b      	ldrh	r3, [r3, #0]
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	f000 84df 	beq.w	8010184 <tcp_receive+0xed4>
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	7d1b      	ldrb	r3, [r3, #20]
 800f7ca:	2b06      	cmp	r3, #6
 800f7cc:	f200 84da 	bhi.w	8010184 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f7d4:	4b30      	ldr	r3, [pc, #192]	@ (800f898 <tcp_receive+0x5e8>)
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	1ad3      	subs	r3, r2, r3
 800f7da:	3b01      	subs	r3, #1
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	f2c0 808f 	blt.w	800f900 <tcp_receive+0x650>
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f7e6:	4b2b      	ldr	r3, [pc, #172]	@ (800f894 <tcp_receive+0x5e4>)
 800f7e8:	881b      	ldrh	r3, [r3, #0]
 800f7ea:	4619      	mov	r1, r3
 800f7ec:	4b2a      	ldr	r3, [pc, #168]	@ (800f898 <tcp_receive+0x5e8>)
 800f7ee:	681b      	ldr	r3, [r3, #0]
 800f7f0:	440b      	add	r3, r1
 800f7f2:	1ad3      	subs	r3, r2, r3
 800f7f4:	3301      	adds	r3, #1
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	f300 8082 	bgt.w	800f900 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800f7fc:	4b27      	ldr	r3, [pc, #156]	@ (800f89c <tcp_receive+0x5ec>)
 800f7fe:	685b      	ldr	r3, [r3, #4]
 800f800:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f806:	4b24      	ldr	r3, [pc, #144]	@ (800f898 <tcp_receive+0x5e8>)
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	1ad3      	subs	r3, r2, r3
 800f80c:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800f80e:	4b23      	ldr	r3, [pc, #140]	@ (800f89c <tcp_receive+0x5ec>)
 800f810:	685b      	ldr	r3, [r3, #4]
 800f812:	2b00      	cmp	r3, #0
 800f814:	d106      	bne.n	800f824 <tcp_receive+0x574>
 800f816:	4b22      	ldr	r3, [pc, #136]	@ (800f8a0 <tcp_receive+0x5f0>)
 800f818:	f240 5294 	movw	r2, #1428	@ 0x594
 800f81c:	4921      	ldr	r1, [pc, #132]	@ (800f8a4 <tcp_receive+0x5f4>)
 800f81e:	4822      	ldr	r0, [pc, #136]	@ (800f8a8 <tcp_receive+0x5f8>)
 800f820:	f005 fcd6 	bl	80151d0 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800f824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f826:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800f82a:	4293      	cmp	r3, r2
 800f82c:	d906      	bls.n	800f83c <tcp_receive+0x58c>
 800f82e:	4b1c      	ldr	r3, [pc, #112]	@ (800f8a0 <tcp_receive+0x5f0>)
 800f830:	f240 5295 	movw	r2, #1429	@ 0x595
 800f834:	491d      	ldr	r1, [pc, #116]	@ (800f8ac <tcp_receive+0x5fc>)
 800f836:	481c      	ldr	r0, [pc, #112]	@ (800f8a8 <tcp_receive+0x5f8>)
 800f838:	f005 fcca 	bl	80151d0 <iprintf>
      off = (u16_t)off32;
 800f83c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f83e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800f842:	4b16      	ldr	r3, [pc, #88]	@ (800f89c <tcp_receive+0x5ec>)
 800f844:	685b      	ldr	r3, [r3, #4]
 800f846:	891b      	ldrh	r3, [r3, #8]
 800f848:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800f84c:	429a      	cmp	r2, r3
 800f84e:	d906      	bls.n	800f85e <tcp_receive+0x5ae>
 800f850:	4b13      	ldr	r3, [pc, #76]	@ (800f8a0 <tcp_receive+0x5f0>)
 800f852:	f240 5297 	movw	r2, #1431	@ 0x597
 800f856:	4916      	ldr	r1, [pc, #88]	@ (800f8b0 <tcp_receive+0x600>)
 800f858:	4813      	ldr	r0, [pc, #76]	@ (800f8a8 <tcp_receive+0x5f8>)
 800f85a:	f005 fcb9 	bl	80151d0 <iprintf>
      inseg.len -= off;
 800f85e:	4b0f      	ldr	r3, [pc, #60]	@ (800f89c <tcp_receive+0x5ec>)
 800f860:	891a      	ldrh	r2, [r3, #8]
 800f862:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800f866:	1ad3      	subs	r3, r2, r3
 800f868:	b29a      	uxth	r2, r3
 800f86a:	4b0c      	ldr	r3, [pc, #48]	@ (800f89c <tcp_receive+0x5ec>)
 800f86c:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800f86e:	4b0b      	ldr	r3, [pc, #44]	@ (800f89c <tcp_receive+0x5ec>)
 800f870:	685b      	ldr	r3, [r3, #4]
 800f872:	891a      	ldrh	r2, [r3, #8]
 800f874:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800f878:	1ad3      	subs	r3, r2, r3
 800f87a:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 800f87c:	e02a      	b.n	800f8d4 <tcp_receive+0x624>
 800f87e:	bf00      	nop
 800f880:	0801789c 	.word	0x0801789c
 800f884:	080178a4 	.word	0x080178a4
 800f888:	20009b68 	.word	0x20009b68
 800f88c:	20009b64 	.word	0x20009b64
 800f890:	20009b28 	.word	0x20009b28
 800f894:	20009b6a 	.word	0x20009b6a
 800f898:	20009b60 	.word	0x20009b60
 800f89c:	20009b40 	.word	0x20009b40
 800f8a0:	08017534 	.word	0x08017534
 800f8a4:	080178ac 	.word	0x080178ac
 800f8a8:	08017580 	.word	0x08017580
 800f8ac:	080178bc 	.word	0x080178bc
 800f8b0:	080178cc 	.word	0x080178cc
        off -= p->len;
 800f8b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f8b6:	895b      	ldrh	r3, [r3, #10]
 800f8b8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800f8bc:	1ad3      	subs	r3, r2, r3
 800f8be:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 800f8c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f8c4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800f8c6:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 800f8c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f8ca:	2200      	movs	r2, #0
 800f8cc:	815a      	strh	r2, [r3, #10]
        p = p->next;
 800f8ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 800f8d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f8d6:	895b      	ldrh	r3, [r3, #10]
 800f8d8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800f8dc:	429a      	cmp	r2, r3
 800f8de:	d8e9      	bhi.n	800f8b4 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 800f8e0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800f8e4:	4619      	mov	r1, r3
 800f8e6:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800f8e8:	f7fc f96c 	bl	800bbc4 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8f0:	4a90      	ldr	r2, [pc, #576]	@ (800fb34 <tcp_receive+0x884>)
 800f8f2:	6013      	str	r3, [r2, #0]
 800f8f4:	4b90      	ldr	r3, [pc, #576]	@ (800fb38 <tcp_receive+0x888>)
 800f8f6:	68db      	ldr	r3, [r3, #12]
 800f8f8:	4a8e      	ldr	r2, [pc, #568]	@ (800fb34 <tcp_receive+0x884>)
 800f8fa:	6812      	ldr	r2, [r2, #0]
 800f8fc:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800f8fe:	e00d      	b.n	800f91c <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800f900:	4b8c      	ldr	r3, [pc, #560]	@ (800fb34 <tcp_receive+0x884>)
 800f902:	681a      	ldr	r2, [r3, #0]
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f908:	1ad3      	subs	r3, r2, r3
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	da06      	bge.n	800f91c <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	8b5b      	ldrh	r3, [r3, #26]
 800f912:	f043 0302 	orr.w	r3, r3, #2
 800f916:	b29a      	uxth	r2, r3
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800f91c:	4b85      	ldr	r3, [pc, #532]	@ (800fb34 <tcp_receive+0x884>)
 800f91e:	681a      	ldr	r2, [r3, #0]
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f924:	1ad3      	subs	r3, r2, r3
 800f926:	2b00      	cmp	r3, #0
 800f928:	f2c0 8427 	blt.w	801017a <tcp_receive+0xeca>
 800f92c:	4b81      	ldr	r3, [pc, #516]	@ (800fb34 <tcp_receive+0x884>)
 800f92e:	681a      	ldr	r2, [r3, #0]
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f934:	6879      	ldr	r1, [r7, #4]
 800f936:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800f938:	440b      	add	r3, r1
 800f93a:	1ad3      	subs	r3, r2, r3
 800f93c:	3301      	adds	r3, #1
 800f93e:	2b00      	cmp	r3, #0
 800f940:	f300 841b 	bgt.w	801017a <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f948:	4b7a      	ldr	r3, [pc, #488]	@ (800fb34 <tcp_receive+0x884>)
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	429a      	cmp	r2, r3
 800f94e:	f040 8298 	bne.w	800fe82 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 800f952:	4b79      	ldr	r3, [pc, #484]	@ (800fb38 <tcp_receive+0x888>)
 800f954:	891c      	ldrh	r4, [r3, #8]
 800f956:	4b78      	ldr	r3, [pc, #480]	@ (800fb38 <tcp_receive+0x888>)
 800f958:	68db      	ldr	r3, [r3, #12]
 800f95a:	899b      	ldrh	r3, [r3, #12]
 800f95c:	b29b      	uxth	r3, r3
 800f95e:	4618      	mov	r0, r3
 800f960:	f7fa fe58 	bl	800a614 <lwip_htons>
 800f964:	4603      	mov	r3, r0
 800f966:	b2db      	uxtb	r3, r3
 800f968:	f003 0303 	and.w	r3, r3, #3
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d001      	beq.n	800f974 <tcp_receive+0x6c4>
 800f970:	2301      	movs	r3, #1
 800f972:	e000      	b.n	800f976 <tcp_receive+0x6c6>
 800f974:	2300      	movs	r3, #0
 800f976:	4423      	add	r3, r4
 800f978:	b29a      	uxth	r2, r3
 800f97a:	4b70      	ldr	r3, [pc, #448]	@ (800fb3c <tcp_receive+0x88c>)
 800f97c:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800f982:	4b6e      	ldr	r3, [pc, #440]	@ (800fb3c <tcp_receive+0x88c>)
 800f984:	881b      	ldrh	r3, [r3, #0]
 800f986:	429a      	cmp	r2, r3
 800f988:	d274      	bcs.n	800fa74 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800f98a:	4b6b      	ldr	r3, [pc, #428]	@ (800fb38 <tcp_receive+0x888>)
 800f98c:	68db      	ldr	r3, [r3, #12]
 800f98e:	899b      	ldrh	r3, [r3, #12]
 800f990:	b29b      	uxth	r3, r3
 800f992:	4618      	mov	r0, r3
 800f994:	f7fa fe3e 	bl	800a614 <lwip_htons>
 800f998:	4603      	mov	r3, r0
 800f99a:	b2db      	uxtb	r3, r3
 800f99c:	f003 0301 	and.w	r3, r3, #1
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d01e      	beq.n	800f9e2 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800f9a4:	4b64      	ldr	r3, [pc, #400]	@ (800fb38 <tcp_receive+0x888>)
 800f9a6:	68db      	ldr	r3, [r3, #12]
 800f9a8:	899b      	ldrh	r3, [r3, #12]
 800f9aa:	b29b      	uxth	r3, r3
 800f9ac:	b21b      	sxth	r3, r3
 800f9ae:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800f9b2:	b21c      	sxth	r4, r3
 800f9b4:	4b60      	ldr	r3, [pc, #384]	@ (800fb38 <tcp_receive+0x888>)
 800f9b6:	68db      	ldr	r3, [r3, #12]
 800f9b8:	899b      	ldrh	r3, [r3, #12]
 800f9ba:	b29b      	uxth	r3, r3
 800f9bc:	4618      	mov	r0, r3
 800f9be:	f7fa fe29 	bl	800a614 <lwip_htons>
 800f9c2:	4603      	mov	r3, r0
 800f9c4:	b2db      	uxtb	r3, r3
 800f9c6:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800f9ca:	b29b      	uxth	r3, r3
 800f9cc:	4618      	mov	r0, r3
 800f9ce:	f7fa fe21 	bl	800a614 <lwip_htons>
 800f9d2:	4603      	mov	r3, r0
 800f9d4:	b21b      	sxth	r3, r3
 800f9d6:	4323      	orrs	r3, r4
 800f9d8:	b21a      	sxth	r2, r3
 800f9da:	4b57      	ldr	r3, [pc, #348]	@ (800fb38 <tcp_receive+0x888>)
 800f9dc:	68db      	ldr	r3, [r3, #12]
 800f9de:	b292      	uxth	r2, r2
 800f9e0:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800f9e6:	4b54      	ldr	r3, [pc, #336]	@ (800fb38 <tcp_receive+0x888>)
 800f9e8:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800f9ea:	4b53      	ldr	r3, [pc, #332]	@ (800fb38 <tcp_receive+0x888>)
 800f9ec:	68db      	ldr	r3, [r3, #12]
 800f9ee:	899b      	ldrh	r3, [r3, #12]
 800f9f0:	b29b      	uxth	r3, r3
 800f9f2:	4618      	mov	r0, r3
 800f9f4:	f7fa fe0e 	bl	800a614 <lwip_htons>
 800f9f8:	4603      	mov	r3, r0
 800f9fa:	b2db      	uxtb	r3, r3
 800f9fc:	f003 0302 	and.w	r3, r3, #2
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	d005      	beq.n	800fa10 <tcp_receive+0x760>
            inseg.len -= 1;
 800fa04:	4b4c      	ldr	r3, [pc, #304]	@ (800fb38 <tcp_receive+0x888>)
 800fa06:	891b      	ldrh	r3, [r3, #8]
 800fa08:	3b01      	subs	r3, #1
 800fa0a:	b29a      	uxth	r2, r3
 800fa0c:	4b4a      	ldr	r3, [pc, #296]	@ (800fb38 <tcp_receive+0x888>)
 800fa0e:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 800fa10:	4b49      	ldr	r3, [pc, #292]	@ (800fb38 <tcp_receive+0x888>)
 800fa12:	685b      	ldr	r3, [r3, #4]
 800fa14:	4a48      	ldr	r2, [pc, #288]	@ (800fb38 <tcp_receive+0x888>)
 800fa16:	8912      	ldrh	r2, [r2, #8]
 800fa18:	4611      	mov	r1, r2
 800fa1a:	4618      	mov	r0, r3
 800fa1c:	f7fb ffd2 	bl	800b9c4 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800fa20:	4b45      	ldr	r3, [pc, #276]	@ (800fb38 <tcp_receive+0x888>)
 800fa22:	891c      	ldrh	r4, [r3, #8]
 800fa24:	4b44      	ldr	r3, [pc, #272]	@ (800fb38 <tcp_receive+0x888>)
 800fa26:	68db      	ldr	r3, [r3, #12]
 800fa28:	899b      	ldrh	r3, [r3, #12]
 800fa2a:	b29b      	uxth	r3, r3
 800fa2c:	4618      	mov	r0, r3
 800fa2e:	f7fa fdf1 	bl	800a614 <lwip_htons>
 800fa32:	4603      	mov	r3, r0
 800fa34:	b2db      	uxtb	r3, r3
 800fa36:	f003 0303 	and.w	r3, r3, #3
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d001      	beq.n	800fa42 <tcp_receive+0x792>
 800fa3e:	2301      	movs	r3, #1
 800fa40:	e000      	b.n	800fa44 <tcp_receive+0x794>
 800fa42:	2300      	movs	r3, #0
 800fa44:	4423      	add	r3, r4
 800fa46:	b29a      	uxth	r2, r3
 800fa48:	4b3c      	ldr	r3, [pc, #240]	@ (800fb3c <tcp_receive+0x88c>)
 800fa4a:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800fa4c:	4b3b      	ldr	r3, [pc, #236]	@ (800fb3c <tcp_receive+0x88c>)
 800fa4e:	881b      	ldrh	r3, [r3, #0]
 800fa50:	461a      	mov	r2, r3
 800fa52:	4b38      	ldr	r3, [pc, #224]	@ (800fb34 <tcp_receive+0x884>)
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	441a      	add	r2, r3
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa5c:	6879      	ldr	r1, [r7, #4]
 800fa5e:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800fa60:	440b      	add	r3, r1
 800fa62:	429a      	cmp	r2, r3
 800fa64:	d006      	beq.n	800fa74 <tcp_receive+0x7c4>
 800fa66:	4b36      	ldr	r3, [pc, #216]	@ (800fb40 <tcp_receive+0x890>)
 800fa68:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800fa6c:	4935      	ldr	r1, [pc, #212]	@ (800fb44 <tcp_receive+0x894>)
 800fa6e:	4836      	ldr	r0, [pc, #216]	@ (800fb48 <tcp_receive+0x898>)
 800fa70:	f005 fbae 	bl	80151d0 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	f000 80e6 	beq.w	800fc4a <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800fa7e:	4b2e      	ldr	r3, [pc, #184]	@ (800fb38 <tcp_receive+0x888>)
 800fa80:	68db      	ldr	r3, [r3, #12]
 800fa82:	899b      	ldrh	r3, [r3, #12]
 800fa84:	b29b      	uxth	r3, r3
 800fa86:	4618      	mov	r0, r3
 800fa88:	f7fa fdc4 	bl	800a614 <lwip_htons>
 800fa8c:	4603      	mov	r3, r0
 800fa8e:	b2db      	uxtb	r3, r3
 800fa90:	f003 0301 	and.w	r3, r3, #1
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	d010      	beq.n	800faba <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 800fa98:	e00a      	b.n	800fab0 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fa9e:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800faa4:	681a      	ldr	r2, [r3, #0]
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 800faaa:	68f8      	ldr	r0, [r7, #12]
 800faac:	f7fd fce3 	bl	800d476 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	d1f0      	bne.n	800fa9a <tcp_receive+0x7ea>
 800fab8:	e0c7      	b.n	800fc4a <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fabe:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 800fac0:	e051      	b.n	800fb66 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800fac2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fac4:	68db      	ldr	r3, [r3, #12]
 800fac6:	899b      	ldrh	r3, [r3, #12]
 800fac8:	b29b      	uxth	r3, r3
 800faca:	4618      	mov	r0, r3
 800facc:	f7fa fda2 	bl	800a614 <lwip_htons>
 800fad0:	4603      	mov	r3, r0
 800fad2:	b2db      	uxtb	r3, r3
 800fad4:	f003 0301 	and.w	r3, r3, #1
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d03c      	beq.n	800fb56 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800fadc:	4b16      	ldr	r3, [pc, #88]	@ (800fb38 <tcp_receive+0x888>)
 800fade:	68db      	ldr	r3, [r3, #12]
 800fae0:	899b      	ldrh	r3, [r3, #12]
 800fae2:	b29b      	uxth	r3, r3
 800fae4:	4618      	mov	r0, r3
 800fae6:	f7fa fd95 	bl	800a614 <lwip_htons>
 800faea:	4603      	mov	r3, r0
 800faec:	b2db      	uxtb	r3, r3
 800faee:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d12f      	bne.n	800fb56 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800faf6:	4b10      	ldr	r3, [pc, #64]	@ (800fb38 <tcp_receive+0x888>)
 800faf8:	68db      	ldr	r3, [r3, #12]
 800fafa:	899b      	ldrh	r3, [r3, #12]
 800fafc:	b29c      	uxth	r4, r3
 800fafe:	2001      	movs	r0, #1
 800fb00:	f7fa fd88 	bl	800a614 <lwip_htons>
 800fb04:	4603      	mov	r3, r0
 800fb06:	461a      	mov	r2, r3
 800fb08:	4b0b      	ldr	r3, [pc, #44]	@ (800fb38 <tcp_receive+0x888>)
 800fb0a:	68db      	ldr	r3, [r3, #12]
 800fb0c:	4322      	orrs	r2, r4
 800fb0e:	b292      	uxth	r2, r2
 800fb10:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800fb12:	4b09      	ldr	r3, [pc, #36]	@ (800fb38 <tcp_receive+0x888>)
 800fb14:	891c      	ldrh	r4, [r3, #8]
 800fb16:	4b08      	ldr	r3, [pc, #32]	@ (800fb38 <tcp_receive+0x888>)
 800fb18:	68db      	ldr	r3, [r3, #12]
 800fb1a:	899b      	ldrh	r3, [r3, #12]
 800fb1c:	b29b      	uxth	r3, r3
 800fb1e:	4618      	mov	r0, r3
 800fb20:	f7fa fd78 	bl	800a614 <lwip_htons>
 800fb24:	4603      	mov	r3, r0
 800fb26:	b2db      	uxtb	r3, r3
 800fb28:	f003 0303 	and.w	r3, r3, #3
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	d00d      	beq.n	800fb4c <tcp_receive+0x89c>
 800fb30:	2301      	movs	r3, #1
 800fb32:	e00c      	b.n	800fb4e <tcp_receive+0x89e>
 800fb34:	20009b60 	.word	0x20009b60
 800fb38:	20009b40 	.word	0x20009b40
 800fb3c:	20009b6a 	.word	0x20009b6a
 800fb40:	08017534 	.word	0x08017534
 800fb44:	080178dc 	.word	0x080178dc
 800fb48:	08017580 	.word	0x08017580
 800fb4c:	2300      	movs	r3, #0
 800fb4e:	4423      	add	r3, r4
 800fb50:	b29a      	uxth	r2, r3
 800fb52:	4b98      	ldr	r3, [pc, #608]	@ (800fdb4 <tcp_receive+0xb04>)
 800fb54:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 800fb56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb58:	613b      	str	r3, [r7, #16]
              next = next->next;
 800fb5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 800fb60:	6938      	ldr	r0, [r7, #16]
 800fb62:	f7fd fc88 	bl	800d476 <tcp_seg_free>
            while (next &&
 800fb66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d00e      	beq.n	800fb8a <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800fb6c:	4b91      	ldr	r3, [pc, #580]	@ (800fdb4 <tcp_receive+0xb04>)
 800fb6e:	881b      	ldrh	r3, [r3, #0]
 800fb70:	461a      	mov	r2, r3
 800fb72:	4b91      	ldr	r3, [pc, #580]	@ (800fdb8 <tcp_receive+0xb08>)
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	441a      	add	r2, r3
 800fb78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb7a:	68db      	ldr	r3, [r3, #12]
 800fb7c:	685b      	ldr	r3, [r3, #4]
 800fb7e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fb80:	8909      	ldrh	r1, [r1, #8]
 800fb82:	440b      	add	r3, r1
 800fb84:	1ad3      	subs	r3, r2, r3
            while (next &&
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	da9b      	bge.n	800fac2 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 800fb8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d059      	beq.n	800fc44 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 800fb90:	4b88      	ldr	r3, [pc, #544]	@ (800fdb4 <tcp_receive+0xb04>)
 800fb92:	881b      	ldrh	r3, [r3, #0]
 800fb94:	461a      	mov	r2, r3
 800fb96:	4b88      	ldr	r3, [pc, #544]	@ (800fdb8 <tcp_receive+0xb08>)
 800fb98:	681b      	ldr	r3, [r3, #0]
 800fb9a:	441a      	add	r2, r3
 800fb9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb9e:	68db      	ldr	r3, [r3, #12]
 800fba0:	685b      	ldr	r3, [r3, #4]
 800fba2:	1ad3      	subs	r3, r2, r3
            if (next &&
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	dd4d      	ble.n	800fc44 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800fba8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fbaa:	68db      	ldr	r3, [r3, #12]
 800fbac:	685b      	ldr	r3, [r3, #4]
 800fbae:	b29a      	uxth	r2, r3
 800fbb0:	4b81      	ldr	r3, [pc, #516]	@ (800fdb8 <tcp_receive+0xb08>)
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	b29b      	uxth	r3, r3
 800fbb6:	1ad3      	subs	r3, r2, r3
 800fbb8:	b29a      	uxth	r2, r3
 800fbba:	4b80      	ldr	r3, [pc, #512]	@ (800fdbc <tcp_receive+0xb0c>)
 800fbbc:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800fbbe:	4b7f      	ldr	r3, [pc, #508]	@ (800fdbc <tcp_receive+0xb0c>)
 800fbc0:	68db      	ldr	r3, [r3, #12]
 800fbc2:	899b      	ldrh	r3, [r3, #12]
 800fbc4:	b29b      	uxth	r3, r3
 800fbc6:	4618      	mov	r0, r3
 800fbc8:	f7fa fd24 	bl	800a614 <lwip_htons>
 800fbcc:	4603      	mov	r3, r0
 800fbce:	b2db      	uxtb	r3, r3
 800fbd0:	f003 0302 	and.w	r3, r3, #2
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d005      	beq.n	800fbe4 <tcp_receive+0x934>
                inseg.len -= 1;
 800fbd8:	4b78      	ldr	r3, [pc, #480]	@ (800fdbc <tcp_receive+0xb0c>)
 800fbda:	891b      	ldrh	r3, [r3, #8]
 800fbdc:	3b01      	subs	r3, #1
 800fbde:	b29a      	uxth	r2, r3
 800fbe0:	4b76      	ldr	r3, [pc, #472]	@ (800fdbc <tcp_receive+0xb0c>)
 800fbe2:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 800fbe4:	4b75      	ldr	r3, [pc, #468]	@ (800fdbc <tcp_receive+0xb0c>)
 800fbe6:	685b      	ldr	r3, [r3, #4]
 800fbe8:	4a74      	ldr	r2, [pc, #464]	@ (800fdbc <tcp_receive+0xb0c>)
 800fbea:	8912      	ldrh	r2, [r2, #8]
 800fbec:	4611      	mov	r1, r2
 800fbee:	4618      	mov	r0, r3
 800fbf0:	f7fb fee8 	bl	800b9c4 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800fbf4:	4b71      	ldr	r3, [pc, #452]	@ (800fdbc <tcp_receive+0xb0c>)
 800fbf6:	891c      	ldrh	r4, [r3, #8]
 800fbf8:	4b70      	ldr	r3, [pc, #448]	@ (800fdbc <tcp_receive+0xb0c>)
 800fbfa:	68db      	ldr	r3, [r3, #12]
 800fbfc:	899b      	ldrh	r3, [r3, #12]
 800fbfe:	b29b      	uxth	r3, r3
 800fc00:	4618      	mov	r0, r3
 800fc02:	f7fa fd07 	bl	800a614 <lwip_htons>
 800fc06:	4603      	mov	r3, r0
 800fc08:	b2db      	uxtb	r3, r3
 800fc0a:	f003 0303 	and.w	r3, r3, #3
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d001      	beq.n	800fc16 <tcp_receive+0x966>
 800fc12:	2301      	movs	r3, #1
 800fc14:	e000      	b.n	800fc18 <tcp_receive+0x968>
 800fc16:	2300      	movs	r3, #0
 800fc18:	4423      	add	r3, r4
 800fc1a:	b29a      	uxth	r2, r3
 800fc1c:	4b65      	ldr	r3, [pc, #404]	@ (800fdb4 <tcp_receive+0xb04>)
 800fc1e:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800fc20:	4b64      	ldr	r3, [pc, #400]	@ (800fdb4 <tcp_receive+0xb04>)
 800fc22:	881b      	ldrh	r3, [r3, #0]
 800fc24:	461a      	mov	r2, r3
 800fc26:	4b64      	ldr	r3, [pc, #400]	@ (800fdb8 <tcp_receive+0xb08>)
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	441a      	add	r2, r3
 800fc2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc2e:	68db      	ldr	r3, [r3, #12]
 800fc30:	685b      	ldr	r3, [r3, #4]
 800fc32:	429a      	cmp	r2, r3
 800fc34:	d006      	beq.n	800fc44 <tcp_receive+0x994>
 800fc36:	4b62      	ldr	r3, [pc, #392]	@ (800fdc0 <tcp_receive+0xb10>)
 800fc38:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 800fc3c:	4961      	ldr	r1, [pc, #388]	@ (800fdc4 <tcp_receive+0xb14>)
 800fc3e:	4862      	ldr	r0, [pc, #392]	@ (800fdc8 <tcp_receive+0xb18>)
 800fc40:	f005 fac6 	bl	80151d0 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800fc48:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 800fc4a:	4b5a      	ldr	r3, [pc, #360]	@ (800fdb4 <tcp_receive+0xb04>)
 800fc4c:	881b      	ldrh	r3, [r3, #0]
 800fc4e:	461a      	mov	r2, r3
 800fc50:	4b59      	ldr	r3, [pc, #356]	@ (800fdb8 <tcp_receive+0xb08>)
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	441a      	add	r2, r3
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800fc5e:	4b55      	ldr	r3, [pc, #340]	@ (800fdb4 <tcp_receive+0xb04>)
 800fc60:	881b      	ldrh	r3, [r3, #0]
 800fc62:	429a      	cmp	r2, r3
 800fc64:	d206      	bcs.n	800fc74 <tcp_receive+0x9c4>
 800fc66:	4b56      	ldr	r3, [pc, #344]	@ (800fdc0 <tcp_receive+0xb10>)
 800fc68:	f240 6207 	movw	r2, #1543	@ 0x607
 800fc6c:	4957      	ldr	r1, [pc, #348]	@ (800fdcc <tcp_receive+0xb1c>)
 800fc6e:	4856      	ldr	r0, [pc, #344]	@ (800fdc8 <tcp_receive+0xb18>)
 800fc70:	f005 faae 	bl	80151d0 <iprintf>
        pcb->rcv_wnd -= tcplen;
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800fc78:	4b4e      	ldr	r3, [pc, #312]	@ (800fdb4 <tcp_receive+0xb04>)
 800fc7a:	881b      	ldrh	r3, [r3, #0]
 800fc7c:	1ad3      	subs	r3, r2, r3
 800fc7e:	b29a      	uxth	r2, r3
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 800fc84:	6878      	ldr	r0, [r7, #4]
 800fc86:	f7fc fdb7 	bl	800c7f8 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 800fc8a:	4b4c      	ldr	r3, [pc, #304]	@ (800fdbc <tcp_receive+0xb0c>)
 800fc8c:	685b      	ldr	r3, [r3, #4]
 800fc8e:	891b      	ldrh	r3, [r3, #8]
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d006      	beq.n	800fca2 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 800fc94:	4b49      	ldr	r3, [pc, #292]	@ (800fdbc <tcp_receive+0xb0c>)
 800fc96:	685b      	ldr	r3, [r3, #4]
 800fc98:	4a4d      	ldr	r2, [pc, #308]	@ (800fdd0 <tcp_receive+0xb20>)
 800fc9a:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 800fc9c:	4b47      	ldr	r3, [pc, #284]	@ (800fdbc <tcp_receive+0xb0c>)
 800fc9e:	2200      	movs	r2, #0
 800fca0:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800fca2:	4b46      	ldr	r3, [pc, #280]	@ (800fdbc <tcp_receive+0xb0c>)
 800fca4:	68db      	ldr	r3, [r3, #12]
 800fca6:	899b      	ldrh	r3, [r3, #12]
 800fca8:	b29b      	uxth	r3, r3
 800fcaa:	4618      	mov	r0, r3
 800fcac:	f7fa fcb2 	bl	800a614 <lwip_htons>
 800fcb0:	4603      	mov	r3, r0
 800fcb2:	b2db      	uxtb	r3, r3
 800fcb4:	f003 0301 	and.w	r3, r3, #1
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	f000 80b8 	beq.w	800fe2e <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 800fcbe:	4b45      	ldr	r3, [pc, #276]	@ (800fdd4 <tcp_receive+0xb24>)
 800fcc0:	781b      	ldrb	r3, [r3, #0]
 800fcc2:	f043 0320 	orr.w	r3, r3, #32
 800fcc6:	b2da      	uxtb	r2, r3
 800fcc8:	4b42      	ldr	r3, [pc, #264]	@ (800fdd4 <tcp_receive+0xb24>)
 800fcca:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 800fccc:	e0af      	b.n	800fe2e <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fcd2:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fcd8:	68db      	ldr	r3, [r3, #12]
 800fcda:	685b      	ldr	r3, [r3, #4]
 800fcdc:	4a36      	ldr	r2, [pc, #216]	@ (800fdb8 <tcp_receive+0xb08>)
 800fcde:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800fce0:	68bb      	ldr	r3, [r7, #8]
 800fce2:	891b      	ldrh	r3, [r3, #8]
 800fce4:	461c      	mov	r4, r3
 800fce6:	68bb      	ldr	r3, [r7, #8]
 800fce8:	68db      	ldr	r3, [r3, #12]
 800fcea:	899b      	ldrh	r3, [r3, #12]
 800fcec:	b29b      	uxth	r3, r3
 800fcee:	4618      	mov	r0, r3
 800fcf0:	f7fa fc90 	bl	800a614 <lwip_htons>
 800fcf4:	4603      	mov	r3, r0
 800fcf6:	b2db      	uxtb	r3, r3
 800fcf8:	f003 0303 	and.w	r3, r3, #3
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d001      	beq.n	800fd04 <tcp_receive+0xa54>
 800fd00:	2301      	movs	r3, #1
 800fd02:	e000      	b.n	800fd06 <tcp_receive+0xa56>
 800fd04:	2300      	movs	r3, #0
 800fd06:	191a      	adds	r2, r3, r4
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd0c:	441a      	add	r2, r3
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fd16:	461c      	mov	r4, r3
 800fd18:	68bb      	ldr	r3, [r7, #8]
 800fd1a:	891b      	ldrh	r3, [r3, #8]
 800fd1c:	461d      	mov	r5, r3
 800fd1e:	68bb      	ldr	r3, [r7, #8]
 800fd20:	68db      	ldr	r3, [r3, #12]
 800fd22:	899b      	ldrh	r3, [r3, #12]
 800fd24:	b29b      	uxth	r3, r3
 800fd26:	4618      	mov	r0, r3
 800fd28:	f7fa fc74 	bl	800a614 <lwip_htons>
 800fd2c:	4603      	mov	r3, r0
 800fd2e:	b2db      	uxtb	r3, r3
 800fd30:	f003 0303 	and.w	r3, r3, #3
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d001      	beq.n	800fd3c <tcp_receive+0xa8c>
 800fd38:	2301      	movs	r3, #1
 800fd3a:	e000      	b.n	800fd3e <tcp_receive+0xa8e>
 800fd3c:	2300      	movs	r3, #0
 800fd3e:	442b      	add	r3, r5
 800fd40:	429c      	cmp	r4, r3
 800fd42:	d206      	bcs.n	800fd52 <tcp_receive+0xaa2>
 800fd44:	4b1e      	ldr	r3, [pc, #120]	@ (800fdc0 <tcp_receive+0xb10>)
 800fd46:	f240 622b 	movw	r2, #1579	@ 0x62b
 800fd4a:	4923      	ldr	r1, [pc, #140]	@ (800fdd8 <tcp_receive+0xb28>)
 800fd4c:	481e      	ldr	r0, [pc, #120]	@ (800fdc8 <tcp_receive+0xb18>)
 800fd4e:	f005 fa3f 	bl	80151d0 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800fd52:	68bb      	ldr	r3, [r7, #8]
 800fd54:	891b      	ldrh	r3, [r3, #8]
 800fd56:	461c      	mov	r4, r3
 800fd58:	68bb      	ldr	r3, [r7, #8]
 800fd5a:	68db      	ldr	r3, [r3, #12]
 800fd5c:	899b      	ldrh	r3, [r3, #12]
 800fd5e:	b29b      	uxth	r3, r3
 800fd60:	4618      	mov	r0, r3
 800fd62:	f7fa fc57 	bl	800a614 <lwip_htons>
 800fd66:	4603      	mov	r3, r0
 800fd68:	b2db      	uxtb	r3, r3
 800fd6a:	f003 0303 	and.w	r3, r3, #3
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d001      	beq.n	800fd76 <tcp_receive+0xac6>
 800fd72:	2301      	movs	r3, #1
 800fd74:	e000      	b.n	800fd78 <tcp_receive+0xac8>
 800fd76:	2300      	movs	r3, #0
 800fd78:	1919      	adds	r1, r3, r4
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800fd7e:	b28b      	uxth	r3, r1
 800fd80:	1ad3      	subs	r3, r2, r3
 800fd82:	b29a      	uxth	r2, r3
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 800fd88:	6878      	ldr	r0, [r7, #4]
 800fd8a:	f7fc fd35 	bl	800c7f8 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 800fd8e:	68bb      	ldr	r3, [r7, #8]
 800fd90:	685b      	ldr	r3, [r3, #4]
 800fd92:	891b      	ldrh	r3, [r3, #8]
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d028      	beq.n	800fdea <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 800fd98:	4b0d      	ldr	r3, [pc, #52]	@ (800fdd0 <tcp_receive+0xb20>)
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	d01d      	beq.n	800fddc <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 800fda0:	4b0b      	ldr	r3, [pc, #44]	@ (800fdd0 <tcp_receive+0xb20>)
 800fda2:	681a      	ldr	r2, [r3, #0]
 800fda4:	68bb      	ldr	r3, [r7, #8]
 800fda6:	685b      	ldr	r3, [r3, #4]
 800fda8:	4619      	mov	r1, r3
 800fdaa:	4610      	mov	r0, r2
 800fdac:	f7fc f852 	bl	800be54 <pbuf_cat>
 800fdb0:	e018      	b.n	800fde4 <tcp_receive+0xb34>
 800fdb2:	bf00      	nop
 800fdb4:	20009b6a 	.word	0x20009b6a
 800fdb8:	20009b60 	.word	0x20009b60
 800fdbc:	20009b40 	.word	0x20009b40
 800fdc0:	08017534 	.word	0x08017534
 800fdc4:	08017914 	.word	0x08017914
 800fdc8:	08017580 	.word	0x08017580
 800fdcc:	08017950 	.word	0x08017950
 800fdd0:	20009b70 	.word	0x20009b70
 800fdd4:	20009b6d 	.word	0x20009b6d
 800fdd8:	08017970 	.word	0x08017970
            } else {
              recv_data = cseg->p;
 800fddc:	68bb      	ldr	r3, [r7, #8]
 800fdde:	685b      	ldr	r3, [r3, #4]
 800fde0:	4a70      	ldr	r2, [pc, #448]	@ (800ffa4 <tcp_receive+0xcf4>)
 800fde2:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 800fde4:	68bb      	ldr	r3, [r7, #8]
 800fde6:	2200      	movs	r2, #0
 800fde8:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800fdea:	68bb      	ldr	r3, [r7, #8]
 800fdec:	68db      	ldr	r3, [r3, #12]
 800fdee:	899b      	ldrh	r3, [r3, #12]
 800fdf0:	b29b      	uxth	r3, r3
 800fdf2:	4618      	mov	r0, r3
 800fdf4:	f7fa fc0e 	bl	800a614 <lwip_htons>
 800fdf8:	4603      	mov	r3, r0
 800fdfa:	b2db      	uxtb	r3, r3
 800fdfc:	f003 0301 	and.w	r3, r3, #1
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d00d      	beq.n	800fe20 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 800fe04:	4b68      	ldr	r3, [pc, #416]	@ (800ffa8 <tcp_receive+0xcf8>)
 800fe06:	781b      	ldrb	r3, [r3, #0]
 800fe08:	f043 0320 	orr.w	r3, r3, #32
 800fe0c:	b2da      	uxtb	r2, r3
 800fe0e:	4b66      	ldr	r3, [pc, #408]	@ (800ffa8 <tcp_receive+0xcf8>)
 800fe10:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	7d1b      	ldrb	r3, [r3, #20]
 800fe16:	2b04      	cmp	r3, #4
 800fe18:	d102      	bne.n	800fe20 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	2207      	movs	r2, #7
 800fe1e:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 800fe20:	68bb      	ldr	r3, [r7, #8]
 800fe22:	681a      	ldr	r2, [r3, #0]
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 800fe28:	68b8      	ldr	r0, [r7, #8]
 800fe2a:	f7fd fb24 	bl	800d476 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d008      	beq.n	800fe48 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fe3a:	68db      	ldr	r3, [r3, #12]
 800fe3c:	685a      	ldr	r2, [r3, #4]
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 800fe42:	429a      	cmp	r2, r3
 800fe44:	f43f af43 	beq.w	800fcce <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	8b5b      	ldrh	r3, [r3, #26]
 800fe4c:	f003 0301 	and.w	r3, r3, #1
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d00e      	beq.n	800fe72 <tcp_receive+0xbc2>
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	8b5b      	ldrh	r3, [r3, #26]
 800fe58:	f023 0301 	bic.w	r3, r3, #1
 800fe5c:	b29a      	uxth	r2, r3
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	835a      	strh	r2, [r3, #26]
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	8b5b      	ldrh	r3, [r3, #26]
 800fe66:	f043 0302 	orr.w	r3, r3, #2
 800fe6a:	b29a      	uxth	r2, r3
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800fe70:	e187      	b.n	8010182 <tcp_receive+0xed2>
        tcp_ack(pcb);
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	8b5b      	ldrh	r3, [r3, #26]
 800fe76:	f043 0301 	orr.w	r3, r3, #1
 800fe7a:	b29a      	uxth	r2, r3
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800fe80:	e17f      	b.n	8010182 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d106      	bne.n	800fe98 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800fe8a:	4848      	ldr	r0, [pc, #288]	@ (800ffac <tcp_receive+0xcfc>)
 800fe8c:	f7fd fb0c 	bl	800d4a8 <tcp_seg_copy>
 800fe90:	4602      	mov	r2, r0
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	675a      	str	r2, [r3, #116]	@ 0x74
 800fe96:	e16c      	b.n	8010172 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 800fe98:	2300      	movs	r3, #0
 800fe9a:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fea0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fea2:	e156      	b.n	8010152 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 800fea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fea6:	68db      	ldr	r3, [r3, #12]
 800fea8:	685a      	ldr	r2, [r3, #4]
 800feaa:	4b41      	ldr	r3, [pc, #260]	@ (800ffb0 <tcp_receive+0xd00>)
 800feac:	681b      	ldr	r3, [r3, #0]
 800feae:	429a      	cmp	r2, r3
 800feb0:	d11d      	bne.n	800feee <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 800feb2:	4b3e      	ldr	r3, [pc, #248]	@ (800ffac <tcp_receive+0xcfc>)
 800feb4:	891a      	ldrh	r2, [r3, #8]
 800feb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800feb8:	891b      	ldrh	r3, [r3, #8]
 800feba:	429a      	cmp	r2, r3
 800febc:	f240 814e 	bls.w	801015c <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800fec0:	483a      	ldr	r0, [pc, #232]	@ (800ffac <tcp_receive+0xcfc>)
 800fec2:	f7fd faf1 	bl	800d4a8 <tcp_seg_copy>
 800fec6:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 800fec8:	697b      	ldr	r3, [r7, #20]
 800feca:	2b00      	cmp	r3, #0
 800fecc:	f000 8148 	beq.w	8010160 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 800fed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	d003      	beq.n	800fede <tcp_receive+0xc2e>
                    prev->next = cseg;
 800fed6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fed8:	697a      	ldr	r2, [r7, #20]
 800feda:	601a      	str	r2, [r3, #0]
 800fedc:	e002      	b.n	800fee4 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	697a      	ldr	r2, [r7, #20]
 800fee2:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 800fee4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800fee6:	6978      	ldr	r0, [r7, #20]
 800fee8:	f7ff f8de 	bl	800f0a8 <tcp_oos_insert_segment>
                }
                break;
 800feec:	e138      	b.n	8010160 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 800feee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d117      	bne.n	800ff24 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800fef4:	4b2e      	ldr	r3, [pc, #184]	@ (800ffb0 <tcp_receive+0xd00>)
 800fef6:	681a      	ldr	r2, [r3, #0]
 800fef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fefa:	68db      	ldr	r3, [r3, #12]
 800fefc:	685b      	ldr	r3, [r3, #4]
 800fefe:	1ad3      	subs	r3, r2, r3
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	da57      	bge.n	800ffb4 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800ff04:	4829      	ldr	r0, [pc, #164]	@ (800ffac <tcp_receive+0xcfc>)
 800ff06:	f7fd facf 	bl	800d4a8 <tcp_seg_copy>
 800ff0a:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 800ff0c:	69bb      	ldr	r3, [r7, #24]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	f000 8128 	beq.w	8010164 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	69ba      	ldr	r2, [r7, #24]
 800ff18:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 800ff1a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ff1c:	69b8      	ldr	r0, [r7, #24]
 800ff1e:	f7ff f8c3 	bl	800f0a8 <tcp_oos_insert_segment>
                  }
                  break;
 800ff22:	e11f      	b.n	8010164 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800ff24:	4b22      	ldr	r3, [pc, #136]	@ (800ffb0 <tcp_receive+0xd00>)
 800ff26:	681a      	ldr	r2, [r3, #0]
 800ff28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff2a:	68db      	ldr	r3, [r3, #12]
 800ff2c:	685b      	ldr	r3, [r3, #4]
 800ff2e:	1ad3      	subs	r3, r2, r3
 800ff30:	3b01      	subs	r3, #1
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	db3e      	blt.n	800ffb4 <tcp_receive+0xd04>
 800ff36:	4b1e      	ldr	r3, [pc, #120]	@ (800ffb0 <tcp_receive+0xd00>)
 800ff38:	681a      	ldr	r2, [r3, #0]
 800ff3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff3c:	68db      	ldr	r3, [r3, #12]
 800ff3e:	685b      	ldr	r3, [r3, #4]
 800ff40:	1ad3      	subs	r3, r2, r3
 800ff42:	3301      	adds	r3, #1
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	dc35      	bgt.n	800ffb4 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800ff48:	4818      	ldr	r0, [pc, #96]	@ (800ffac <tcp_receive+0xcfc>)
 800ff4a:	f7fd faad 	bl	800d4a8 <tcp_seg_copy>
 800ff4e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 800ff50:	69fb      	ldr	r3, [r7, #28]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	f000 8108 	beq.w	8010168 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800ff58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff5a:	68db      	ldr	r3, [r3, #12]
 800ff5c:	685b      	ldr	r3, [r3, #4]
 800ff5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ff60:	8912      	ldrh	r2, [r2, #8]
 800ff62:	441a      	add	r2, r3
 800ff64:	4b12      	ldr	r3, [pc, #72]	@ (800ffb0 <tcp_receive+0xd00>)
 800ff66:	681b      	ldr	r3, [r3, #0]
 800ff68:	1ad3      	subs	r3, r2, r3
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	dd12      	ble.n	800ff94 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800ff6e:	4b10      	ldr	r3, [pc, #64]	@ (800ffb0 <tcp_receive+0xd00>)
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	b29a      	uxth	r2, r3
 800ff74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff76:	68db      	ldr	r3, [r3, #12]
 800ff78:	685b      	ldr	r3, [r3, #4]
 800ff7a:	b29b      	uxth	r3, r3
 800ff7c:	1ad3      	subs	r3, r2, r3
 800ff7e:	b29a      	uxth	r2, r3
 800ff80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff82:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 800ff84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff86:	685a      	ldr	r2, [r3, #4]
 800ff88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff8a:	891b      	ldrh	r3, [r3, #8]
 800ff8c:	4619      	mov	r1, r3
 800ff8e:	4610      	mov	r0, r2
 800ff90:	f7fb fd18 	bl	800b9c4 <pbuf_realloc>
                    }
                    prev->next = cseg;
 800ff94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff96:	69fa      	ldr	r2, [r7, #28]
 800ff98:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 800ff9a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ff9c:	69f8      	ldr	r0, [r7, #28]
 800ff9e:	f7ff f883 	bl	800f0a8 <tcp_oos_insert_segment>
                  }
                  break;
 800ffa2:	e0e1      	b.n	8010168 <tcp_receive+0xeb8>
 800ffa4:	20009b70 	.word	0x20009b70
 800ffa8:	20009b6d 	.word	0x20009b6d
 800ffac:	20009b40 	.word	0x20009b40
 800ffb0:	20009b60 	.word	0x20009b60
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 800ffb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ffb6:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 800ffb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	f040 80c5 	bne.w	801014c <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800ffc2:	4b7f      	ldr	r3, [pc, #508]	@ (80101c0 <tcp_receive+0xf10>)
 800ffc4:	681a      	ldr	r2, [r3, #0]
 800ffc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ffc8:	68db      	ldr	r3, [r3, #12]
 800ffca:	685b      	ldr	r3, [r3, #4]
 800ffcc:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	f340 80bc 	ble.w	801014c <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800ffd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ffd6:	68db      	ldr	r3, [r3, #12]
 800ffd8:	899b      	ldrh	r3, [r3, #12]
 800ffda:	b29b      	uxth	r3, r3
 800ffdc:	4618      	mov	r0, r3
 800ffde:	f7fa fb19 	bl	800a614 <lwip_htons>
 800ffe2:	4603      	mov	r3, r0
 800ffe4:	b2db      	uxtb	r3, r3
 800ffe6:	f003 0301 	and.w	r3, r3, #1
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	f040 80be 	bne.w	801016c <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 800fff0:	4874      	ldr	r0, [pc, #464]	@ (80101c4 <tcp_receive+0xf14>)
 800fff2:	f7fd fa59 	bl	800d4a8 <tcp_seg_copy>
 800fff6:	4602      	mov	r2, r0
 800fff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fffa:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 800fffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	2b00      	cmp	r3, #0
 8010002:	f000 80b5 	beq.w	8010170 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8010006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010008:	68db      	ldr	r3, [r3, #12]
 801000a:	685b      	ldr	r3, [r3, #4]
 801000c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801000e:	8912      	ldrh	r2, [r2, #8]
 8010010:	441a      	add	r2, r3
 8010012:	4b6b      	ldr	r3, [pc, #428]	@ (80101c0 <tcp_receive+0xf10>)
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	1ad3      	subs	r3, r2, r3
 8010018:	2b00      	cmp	r3, #0
 801001a:	dd12      	ble.n	8010042 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801001c:	4b68      	ldr	r3, [pc, #416]	@ (80101c0 <tcp_receive+0xf10>)
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	b29a      	uxth	r2, r3
 8010022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010024:	68db      	ldr	r3, [r3, #12]
 8010026:	685b      	ldr	r3, [r3, #4]
 8010028:	b29b      	uxth	r3, r3
 801002a:	1ad3      	subs	r3, r2, r3
 801002c:	b29a      	uxth	r2, r3
 801002e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010030:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8010032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010034:	685a      	ldr	r2, [r3, #4]
 8010036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010038:	891b      	ldrh	r3, [r3, #8]
 801003a:	4619      	mov	r1, r3
 801003c:	4610      	mov	r0, r2
 801003e:	f7fb fcc1 	bl	800b9c4 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8010042:	4b61      	ldr	r3, [pc, #388]	@ (80101c8 <tcp_receive+0xf18>)
 8010044:	881b      	ldrh	r3, [r3, #0]
 8010046:	461a      	mov	r2, r3
 8010048:	4b5d      	ldr	r3, [pc, #372]	@ (80101c0 <tcp_receive+0xf10>)
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	441a      	add	r2, r3
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010052:	6879      	ldr	r1, [r7, #4]
 8010054:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010056:	440b      	add	r3, r1
 8010058:	1ad3      	subs	r3, r2, r3
 801005a:	2b00      	cmp	r3, #0
 801005c:	f340 8088 	ble.w	8010170 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8010060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	68db      	ldr	r3, [r3, #12]
 8010066:	899b      	ldrh	r3, [r3, #12]
 8010068:	b29b      	uxth	r3, r3
 801006a:	4618      	mov	r0, r3
 801006c:	f7fa fad2 	bl	800a614 <lwip_htons>
 8010070:	4603      	mov	r3, r0
 8010072:	b2db      	uxtb	r3, r3
 8010074:	f003 0301 	and.w	r3, r3, #1
 8010078:	2b00      	cmp	r3, #0
 801007a:	d021      	beq.n	80100c0 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801007c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	68db      	ldr	r3, [r3, #12]
 8010082:	899b      	ldrh	r3, [r3, #12]
 8010084:	b29b      	uxth	r3, r3
 8010086:	b21b      	sxth	r3, r3
 8010088:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801008c:	b21c      	sxth	r4, r3
 801008e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	68db      	ldr	r3, [r3, #12]
 8010094:	899b      	ldrh	r3, [r3, #12]
 8010096:	b29b      	uxth	r3, r3
 8010098:	4618      	mov	r0, r3
 801009a:	f7fa fabb 	bl	800a614 <lwip_htons>
 801009e:	4603      	mov	r3, r0
 80100a0:	b2db      	uxtb	r3, r3
 80100a2:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80100a6:	b29b      	uxth	r3, r3
 80100a8:	4618      	mov	r0, r3
 80100aa:	f7fa fab3 	bl	800a614 <lwip_htons>
 80100ae:	4603      	mov	r3, r0
 80100b0:	b21b      	sxth	r3, r3
 80100b2:	4323      	orrs	r3, r4
 80100b4:	b21a      	sxth	r2, r3
 80100b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	68db      	ldr	r3, [r3, #12]
 80100bc:	b292      	uxth	r2, r2
 80100be:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100c4:	b29a      	uxth	r2, r3
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80100ca:	4413      	add	r3, r2
 80100cc:	b299      	uxth	r1, r3
 80100ce:	4b3c      	ldr	r3, [pc, #240]	@ (80101c0 <tcp_receive+0xf10>)
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	b29a      	uxth	r2, r3
 80100d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100d6:	681b      	ldr	r3, [r3, #0]
 80100d8:	1a8a      	subs	r2, r1, r2
 80100da:	b292      	uxth	r2, r2
 80100dc:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80100de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	685a      	ldr	r2, [r3, #4]
 80100e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100e6:	681b      	ldr	r3, [r3, #0]
 80100e8:	891b      	ldrh	r3, [r3, #8]
 80100ea:	4619      	mov	r1, r3
 80100ec:	4610      	mov	r0, r2
 80100ee:	f7fb fc69 	bl	800b9c4 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80100f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	891c      	ldrh	r4, [r3, #8]
 80100f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	68db      	ldr	r3, [r3, #12]
 80100fe:	899b      	ldrh	r3, [r3, #12]
 8010100:	b29b      	uxth	r3, r3
 8010102:	4618      	mov	r0, r3
 8010104:	f7fa fa86 	bl	800a614 <lwip_htons>
 8010108:	4603      	mov	r3, r0
 801010a:	b2db      	uxtb	r3, r3
 801010c:	f003 0303 	and.w	r3, r3, #3
 8010110:	2b00      	cmp	r3, #0
 8010112:	d001      	beq.n	8010118 <tcp_receive+0xe68>
 8010114:	2301      	movs	r3, #1
 8010116:	e000      	b.n	801011a <tcp_receive+0xe6a>
 8010118:	2300      	movs	r3, #0
 801011a:	4423      	add	r3, r4
 801011c:	b29a      	uxth	r2, r3
 801011e:	4b2a      	ldr	r3, [pc, #168]	@ (80101c8 <tcp_receive+0xf18>)
 8010120:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010122:	4b29      	ldr	r3, [pc, #164]	@ (80101c8 <tcp_receive+0xf18>)
 8010124:	881b      	ldrh	r3, [r3, #0]
 8010126:	461a      	mov	r2, r3
 8010128:	4b25      	ldr	r3, [pc, #148]	@ (80101c0 <tcp_receive+0xf10>)
 801012a:	681b      	ldr	r3, [r3, #0]
 801012c:	441a      	add	r2, r3
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010132:	6879      	ldr	r1, [r7, #4]
 8010134:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010136:	440b      	add	r3, r1
 8010138:	429a      	cmp	r2, r3
 801013a:	d019      	beq.n	8010170 <tcp_receive+0xec0>
 801013c:	4b23      	ldr	r3, [pc, #140]	@ (80101cc <tcp_receive+0xf1c>)
 801013e:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 8010142:	4923      	ldr	r1, [pc, #140]	@ (80101d0 <tcp_receive+0xf20>)
 8010144:	4823      	ldr	r0, [pc, #140]	@ (80101d4 <tcp_receive+0xf24>)
 8010146:	f005 f843 	bl	80151d0 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801014a:	e011      	b.n	8010170 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801014c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801014e:	681b      	ldr	r3, [r3, #0]
 8010150:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010154:	2b00      	cmp	r3, #0
 8010156:	f47f aea5 	bne.w	800fea4 <tcp_receive+0xbf4>
 801015a:	e00a      	b.n	8010172 <tcp_receive+0xec2>
                break;
 801015c:	bf00      	nop
 801015e:	e008      	b.n	8010172 <tcp_receive+0xec2>
                break;
 8010160:	bf00      	nop
 8010162:	e006      	b.n	8010172 <tcp_receive+0xec2>
                  break;
 8010164:	bf00      	nop
 8010166:	e004      	b.n	8010172 <tcp_receive+0xec2>
                  break;
 8010168:	bf00      	nop
 801016a:	e002      	b.n	8010172 <tcp_receive+0xec2>
                  break;
 801016c:	bf00      	nop
 801016e:	e000      	b.n	8010172 <tcp_receive+0xec2>
                break;
 8010170:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8010172:	6878      	ldr	r0, [r7, #4]
 8010174:	f001 fe88 	bl	8011e88 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8010178:	e003      	b.n	8010182 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801017a:	6878      	ldr	r0, [r7, #4]
 801017c:	f001 fe84 	bl	8011e88 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010180:	e01a      	b.n	80101b8 <tcp_receive+0xf08>
 8010182:	e019      	b.n	80101b8 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8010184:	4b0e      	ldr	r3, [pc, #56]	@ (80101c0 <tcp_receive+0xf10>)
 8010186:	681a      	ldr	r2, [r3, #0]
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801018c:	1ad3      	subs	r3, r2, r3
 801018e:	2b00      	cmp	r3, #0
 8010190:	db0a      	blt.n	80101a8 <tcp_receive+0xef8>
 8010192:	4b0b      	ldr	r3, [pc, #44]	@ (80101c0 <tcp_receive+0xf10>)
 8010194:	681a      	ldr	r2, [r3, #0]
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801019a:	6879      	ldr	r1, [r7, #4]
 801019c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801019e:	440b      	add	r3, r1
 80101a0:	1ad3      	subs	r3, r2, r3
 80101a2:	3301      	adds	r3, #1
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	dd07      	ble.n	80101b8 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	8b5b      	ldrh	r3, [r3, #26]
 80101ac:	f043 0302 	orr.w	r3, r3, #2
 80101b0:	b29a      	uxth	r2, r3
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80101b6:	e7ff      	b.n	80101b8 <tcp_receive+0xf08>
 80101b8:	bf00      	nop
 80101ba:	3750      	adds	r7, #80	@ 0x50
 80101bc:	46bd      	mov	sp, r7
 80101be:	bdb0      	pop	{r4, r5, r7, pc}
 80101c0:	20009b60 	.word	0x20009b60
 80101c4:	20009b40 	.word	0x20009b40
 80101c8:	20009b6a 	.word	0x20009b6a
 80101cc:	08017534 	.word	0x08017534
 80101d0:	080178dc 	.word	0x080178dc
 80101d4:	08017580 	.word	0x08017580

080101d8 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80101d8:	b480      	push	{r7}
 80101da:	b083      	sub	sp, #12
 80101dc:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80101de:	4b15      	ldr	r3, [pc, #84]	@ (8010234 <tcp_get_next_optbyte+0x5c>)
 80101e0:	881b      	ldrh	r3, [r3, #0]
 80101e2:	1c5a      	adds	r2, r3, #1
 80101e4:	b291      	uxth	r1, r2
 80101e6:	4a13      	ldr	r2, [pc, #76]	@ (8010234 <tcp_get_next_optbyte+0x5c>)
 80101e8:	8011      	strh	r1, [r2, #0]
 80101ea:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80101ec:	4b12      	ldr	r3, [pc, #72]	@ (8010238 <tcp_get_next_optbyte+0x60>)
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d004      	beq.n	80101fe <tcp_get_next_optbyte+0x26>
 80101f4:	4b11      	ldr	r3, [pc, #68]	@ (801023c <tcp_get_next_optbyte+0x64>)
 80101f6:	881b      	ldrh	r3, [r3, #0]
 80101f8:	88fa      	ldrh	r2, [r7, #6]
 80101fa:	429a      	cmp	r2, r3
 80101fc:	d208      	bcs.n	8010210 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80101fe:	4b10      	ldr	r3, [pc, #64]	@ (8010240 <tcp_get_next_optbyte+0x68>)
 8010200:	681b      	ldr	r3, [r3, #0]
 8010202:	3314      	adds	r3, #20
 8010204:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8010206:	88fb      	ldrh	r3, [r7, #6]
 8010208:	683a      	ldr	r2, [r7, #0]
 801020a:	4413      	add	r3, r2
 801020c:	781b      	ldrb	r3, [r3, #0]
 801020e:	e00b      	b.n	8010228 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8010210:	88fb      	ldrh	r3, [r7, #6]
 8010212:	b2da      	uxtb	r2, r3
 8010214:	4b09      	ldr	r3, [pc, #36]	@ (801023c <tcp_get_next_optbyte+0x64>)
 8010216:	881b      	ldrh	r3, [r3, #0]
 8010218:	b2db      	uxtb	r3, r3
 801021a:	1ad3      	subs	r3, r2, r3
 801021c:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801021e:	4b06      	ldr	r3, [pc, #24]	@ (8010238 <tcp_get_next_optbyte+0x60>)
 8010220:	681a      	ldr	r2, [r3, #0]
 8010222:	797b      	ldrb	r3, [r7, #5]
 8010224:	4413      	add	r3, r2
 8010226:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010228:	4618      	mov	r0, r3
 801022a:	370c      	adds	r7, #12
 801022c:	46bd      	mov	sp, r7
 801022e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010232:	4770      	bx	lr
 8010234:	20009b5c 	.word	0x20009b5c
 8010238:	20009b58 	.word	0x20009b58
 801023c:	20009b56 	.word	0x20009b56
 8010240:	20009b50 	.word	0x20009b50

08010244 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8010244:	b580      	push	{r7, lr}
 8010246:	b084      	sub	sp, #16
 8010248:	af00      	add	r7, sp, #0
 801024a:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	2b00      	cmp	r3, #0
 8010250:	d106      	bne.n	8010260 <tcp_parseopt+0x1c>
 8010252:	4b32      	ldr	r3, [pc, #200]	@ (801031c <tcp_parseopt+0xd8>)
 8010254:	f240 727d 	movw	r2, #1917	@ 0x77d
 8010258:	4931      	ldr	r1, [pc, #196]	@ (8010320 <tcp_parseopt+0xdc>)
 801025a:	4832      	ldr	r0, [pc, #200]	@ (8010324 <tcp_parseopt+0xe0>)
 801025c:	f004 ffb8 	bl	80151d0 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8010260:	4b31      	ldr	r3, [pc, #196]	@ (8010328 <tcp_parseopt+0xe4>)
 8010262:	881b      	ldrh	r3, [r3, #0]
 8010264:	2b00      	cmp	r3, #0
 8010266:	d056      	beq.n	8010316 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8010268:	4b30      	ldr	r3, [pc, #192]	@ (801032c <tcp_parseopt+0xe8>)
 801026a:	2200      	movs	r2, #0
 801026c:	801a      	strh	r2, [r3, #0]
 801026e:	e046      	b.n	80102fe <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8010270:	f7ff ffb2 	bl	80101d8 <tcp_get_next_optbyte>
 8010274:	4603      	mov	r3, r0
 8010276:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8010278:	7bfb      	ldrb	r3, [r7, #15]
 801027a:	2b02      	cmp	r3, #2
 801027c:	d006      	beq.n	801028c <tcp_parseopt+0x48>
 801027e:	2b02      	cmp	r3, #2
 8010280:	dc2a      	bgt.n	80102d8 <tcp_parseopt+0x94>
 8010282:	2b00      	cmp	r3, #0
 8010284:	d042      	beq.n	801030c <tcp_parseopt+0xc8>
 8010286:	2b01      	cmp	r3, #1
 8010288:	d038      	beq.n	80102fc <tcp_parseopt+0xb8>
 801028a:	e025      	b.n	80102d8 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801028c:	f7ff ffa4 	bl	80101d8 <tcp_get_next_optbyte>
 8010290:	4603      	mov	r3, r0
 8010292:	2b04      	cmp	r3, #4
 8010294:	d13c      	bne.n	8010310 <tcp_parseopt+0xcc>
 8010296:	4b25      	ldr	r3, [pc, #148]	@ (801032c <tcp_parseopt+0xe8>)
 8010298:	881b      	ldrh	r3, [r3, #0]
 801029a:	3301      	adds	r3, #1
 801029c:	4a22      	ldr	r2, [pc, #136]	@ (8010328 <tcp_parseopt+0xe4>)
 801029e:	8812      	ldrh	r2, [r2, #0]
 80102a0:	4293      	cmp	r3, r2
 80102a2:	da35      	bge.n	8010310 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80102a4:	f7ff ff98 	bl	80101d8 <tcp_get_next_optbyte>
 80102a8:	4603      	mov	r3, r0
 80102aa:	021b      	lsls	r3, r3, #8
 80102ac:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80102ae:	f7ff ff93 	bl	80101d8 <tcp_get_next_optbyte>
 80102b2:	4603      	mov	r3, r0
 80102b4:	461a      	mov	r2, r3
 80102b6:	89bb      	ldrh	r3, [r7, #12]
 80102b8:	4313      	orrs	r3, r2
 80102ba:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80102bc:	89bb      	ldrh	r3, [r7, #12]
 80102be:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 80102c2:	d804      	bhi.n	80102ce <tcp_parseopt+0x8a>
 80102c4:	89bb      	ldrh	r3, [r7, #12]
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d001      	beq.n	80102ce <tcp_parseopt+0x8a>
 80102ca:	89ba      	ldrh	r2, [r7, #12]
 80102cc:	e001      	b.n	80102d2 <tcp_parseopt+0x8e>
 80102ce:	f44f 7206 	mov.w	r2, #536	@ 0x218
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 80102d6:	e012      	b.n	80102fe <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80102d8:	f7ff ff7e 	bl	80101d8 <tcp_get_next_optbyte>
 80102dc:	4603      	mov	r3, r0
 80102de:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80102e0:	7afb      	ldrb	r3, [r7, #11]
 80102e2:	2b01      	cmp	r3, #1
 80102e4:	d916      	bls.n	8010314 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 80102e6:	7afb      	ldrb	r3, [r7, #11]
 80102e8:	b29a      	uxth	r2, r3
 80102ea:	4b10      	ldr	r3, [pc, #64]	@ (801032c <tcp_parseopt+0xe8>)
 80102ec:	881b      	ldrh	r3, [r3, #0]
 80102ee:	4413      	add	r3, r2
 80102f0:	b29b      	uxth	r3, r3
 80102f2:	3b02      	subs	r3, #2
 80102f4:	b29a      	uxth	r2, r3
 80102f6:	4b0d      	ldr	r3, [pc, #52]	@ (801032c <tcp_parseopt+0xe8>)
 80102f8:	801a      	strh	r2, [r3, #0]
 80102fa:	e000      	b.n	80102fe <tcp_parseopt+0xba>
          break;
 80102fc:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80102fe:	4b0b      	ldr	r3, [pc, #44]	@ (801032c <tcp_parseopt+0xe8>)
 8010300:	881a      	ldrh	r2, [r3, #0]
 8010302:	4b09      	ldr	r3, [pc, #36]	@ (8010328 <tcp_parseopt+0xe4>)
 8010304:	881b      	ldrh	r3, [r3, #0]
 8010306:	429a      	cmp	r2, r3
 8010308:	d3b2      	bcc.n	8010270 <tcp_parseopt+0x2c>
 801030a:	e004      	b.n	8010316 <tcp_parseopt+0xd2>
          return;
 801030c:	bf00      	nop
 801030e:	e002      	b.n	8010316 <tcp_parseopt+0xd2>
            return;
 8010310:	bf00      	nop
 8010312:	e000      	b.n	8010316 <tcp_parseopt+0xd2>
            return;
 8010314:	bf00      	nop
      }
    }
  }
}
 8010316:	3710      	adds	r7, #16
 8010318:	46bd      	mov	sp, r7
 801031a:	bd80      	pop	{r7, pc}
 801031c:	08017534 	.word	0x08017534
 8010320:	08017998 	.word	0x08017998
 8010324:	08017580 	.word	0x08017580
 8010328:	20009b54 	.word	0x20009b54
 801032c:	20009b5c 	.word	0x20009b5c

08010330 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8010330:	b480      	push	{r7}
 8010332:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8010334:	4b05      	ldr	r3, [pc, #20]	@ (801034c <tcp_trigger_input_pcb_close+0x1c>)
 8010336:	781b      	ldrb	r3, [r3, #0]
 8010338:	f043 0310 	orr.w	r3, r3, #16
 801033c:	b2da      	uxtb	r2, r3
 801033e:	4b03      	ldr	r3, [pc, #12]	@ (801034c <tcp_trigger_input_pcb_close+0x1c>)
 8010340:	701a      	strb	r2, [r3, #0]
}
 8010342:	bf00      	nop
 8010344:	46bd      	mov	sp, r7
 8010346:	f85d 7b04 	ldr.w	r7, [sp], #4
 801034a:	4770      	bx	lr
 801034c:	20009b6d 	.word	0x20009b6d

08010350 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8010350:	b580      	push	{r7, lr}
 8010352:	b084      	sub	sp, #16
 8010354:	af00      	add	r7, sp, #0
 8010356:	60f8      	str	r0, [r7, #12]
 8010358:	60b9      	str	r1, [r7, #8]
 801035a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801035c:	68fb      	ldr	r3, [r7, #12]
 801035e:	2b00      	cmp	r3, #0
 8010360:	d00a      	beq.n	8010378 <tcp_route+0x28>
 8010362:	68fb      	ldr	r3, [r7, #12]
 8010364:	7a1b      	ldrb	r3, [r3, #8]
 8010366:	2b00      	cmp	r3, #0
 8010368:	d006      	beq.n	8010378 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801036a:	68fb      	ldr	r3, [r7, #12]
 801036c:	7a1b      	ldrb	r3, [r3, #8]
 801036e:	4618      	mov	r0, r3
 8010370:	f7fb f94e 	bl	800b610 <netif_get_by_index>
 8010374:	4603      	mov	r3, r0
 8010376:	e003      	b.n	8010380 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8010378:	6878      	ldr	r0, [r7, #4]
 801037a:	f003 fad3 	bl	8013924 <ip4_route>
 801037e:	4603      	mov	r3, r0
  }
}
 8010380:	4618      	mov	r0, r3
 8010382:	3710      	adds	r7, #16
 8010384:	46bd      	mov	sp, r7
 8010386:	bd80      	pop	{r7, pc}

08010388 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8010388:	b590      	push	{r4, r7, lr}
 801038a:	b087      	sub	sp, #28
 801038c:	af00      	add	r7, sp, #0
 801038e:	60f8      	str	r0, [r7, #12]
 8010390:	60b9      	str	r1, [r7, #8]
 8010392:	603b      	str	r3, [r7, #0]
 8010394:	4613      	mov	r3, r2
 8010396:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8010398:	68fb      	ldr	r3, [r7, #12]
 801039a:	2b00      	cmp	r3, #0
 801039c:	d105      	bne.n	80103aa <tcp_create_segment+0x22>
 801039e:	4b43      	ldr	r3, [pc, #268]	@ (80104ac <tcp_create_segment+0x124>)
 80103a0:	22a3      	movs	r2, #163	@ 0xa3
 80103a2:	4943      	ldr	r1, [pc, #268]	@ (80104b0 <tcp_create_segment+0x128>)
 80103a4:	4843      	ldr	r0, [pc, #268]	@ (80104b4 <tcp_create_segment+0x12c>)
 80103a6:	f004 ff13 	bl	80151d0 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80103aa:	68bb      	ldr	r3, [r7, #8]
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d105      	bne.n	80103bc <tcp_create_segment+0x34>
 80103b0:	4b3e      	ldr	r3, [pc, #248]	@ (80104ac <tcp_create_segment+0x124>)
 80103b2:	22a4      	movs	r2, #164	@ 0xa4
 80103b4:	4940      	ldr	r1, [pc, #256]	@ (80104b8 <tcp_create_segment+0x130>)
 80103b6:	483f      	ldr	r0, [pc, #252]	@ (80104b4 <tcp_create_segment+0x12c>)
 80103b8:	f004 ff0a 	bl	80151d0 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80103bc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80103c0:	009b      	lsls	r3, r3, #2
 80103c2:	b2db      	uxtb	r3, r3
 80103c4:	f003 0304 	and.w	r3, r3, #4
 80103c8:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80103ca:	2003      	movs	r0, #3
 80103cc:	f7fa fd9a 	bl	800af04 <memp_malloc>
 80103d0:	6138      	str	r0, [r7, #16]
 80103d2:	693b      	ldr	r3, [r7, #16]
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d104      	bne.n	80103e2 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80103d8:	68b8      	ldr	r0, [r7, #8]
 80103da:	f7fb fc79 	bl	800bcd0 <pbuf_free>
    return NULL;
 80103de:	2300      	movs	r3, #0
 80103e0:	e060      	b.n	80104a4 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 80103e2:	693b      	ldr	r3, [r7, #16]
 80103e4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80103e8:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 80103ea:	693b      	ldr	r3, [r7, #16]
 80103ec:	2200      	movs	r2, #0
 80103ee:	601a      	str	r2, [r3, #0]
  seg->p = p;
 80103f0:	693b      	ldr	r3, [r7, #16]
 80103f2:	68ba      	ldr	r2, [r7, #8]
 80103f4:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80103f6:	68bb      	ldr	r3, [r7, #8]
 80103f8:	891a      	ldrh	r2, [r3, #8]
 80103fa:	7dfb      	ldrb	r3, [r7, #23]
 80103fc:	b29b      	uxth	r3, r3
 80103fe:	429a      	cmp	r2, r3
 8010400:	d205      	bcs.n	801040e <tcp_create_segment+0x86>
 8010402:	4b2a      	ldr	r3, [pc, #168]	@ (80104ac <tcp_create_segment+0x124>)
 8010404:	22b0      	movs	r2, #176	@ 0xb0
 8010406:	492d      	ldr	r1, [pc, #180]	@ (80104bc <tcp_create_segment+0x134>)
 8010408:	482a      	ldr	r0, [pc, #168]	@ (80104b4 <tcp_create_segment+0x12c>)
 801040a:	f004 fee1 	bl	80151d0 <iprintf>
  seg->len = p->tot_len - optlen;
 801040e:	68bb      	ldr	r3, [r7, #8]
 8010410:	891a      	ldrh	r2, [r3, #8]
 8010412:	7dfb      	ldrb	r3, [r7, #23]
 8010414:	b29b      	uxth	r3, r3
 8010416:	1ad3      	subs	r3, r2, r3
 8010418:	b29a      	uxth	r2, r3
 801041a:	693b      	ldr	r3, [r7, #16]
 801041c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801041e:	2114      	movs	r1, #20
 8010420:	68b8      	ldr	r0, [r7, #8]
 8010422:	f7fb fbbf 	bl	800bba4 <pbuf_add_header>
 8010426:	4603      	mov	r3, r0
 8010428:	2b00      	cmp	r3, #0
 801042a:	d004      	beq.n	8010436 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801042c:	6938      	ldr	r0, [r7, #16]
 801042e:	f7fd f822 	bl	800d476 <tcp_seg_free>
    return NULL;
 8010432:	2300      	movs	r3, #0
 8010434:	e036      	b.n	80104a4 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8010436:	693b      	ldr	r3, [r7, #16]
 8010438:	685b      	ldr	r3, [r3, #4]
 801043a:	685a      	ldr	r2, [r3, #4]
 801043c:	693b      	ldr	r3, [r7, #16]
 801043e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8010440:	68fb      	ldr	r3, [r7, #12]
 8010442:	8ada      	ldrh	r2, [r3, #22]
 8010444:	693b      	ldr	r3, [r7, #16]
 8010446:	68dc      	ldr	r4, [r3, #12]
 8010448:	4610      	mov	r0, r2
 801044a:	f7fa f8e3 	bl	800a614 <lwip_htons>
 801044e:	4603      	mov	r3, r0
 8010450:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8010452:	68fb      	ldr	r3, [r7, #12]
 8010454:	8b1a      	ldrh	r2, [r3, #24]
 8010456:	693b      	ldr	r3, [r7, #16]
 8010458:	68dc      	ldr	r4, [r3, #12]
 801045a:	4610      	mov	r0, r2
 801045c:	f7fa f8da 	bl	800a614 <lwip_htons>
 8010460:	4603      	mov	r3, r0
 8010462:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8010464:	693b      	ldr	r3, [r7, #16]
 8010466:	68dc      	ldr	r4, [r3, #12]
 8010468:	6838      	ldr	r0, [r7, #0]
 801046a:	f7fa f8e8 	bl	800a63e <lwip_htonl>
 801046e:	4603      	mov	r3, r0
 8010470:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8010472:	7dfb      	ldrb	r3, [r7, #23]
 8010474:	089b      	lsrs	r3, r3, #2
 8010476:	b2db      	uxtb	r3, r3
 8010478:	3305      	adds	r3, #5
 801047a:	b29b      	uxth	r3, r3
 801047c:	031b      	lsls	r3, r3, #12
 801047e:	b29a      	uxth	r2, r3
 8010480:	79fb      	ldrb	r3, [r7, #7]
 8010482:	b29b      	uxth	r3, r3
 8010484:	4313      	orrs	r3, r2
 8010486:	b29a      	uxth	r2, r3
 8010488:	693b      	ldr	r3, [r7, #16]
 801048a:	68dc      	ldr	r4, [r3, #12]
 801048c:	4610      	mov	r0, r2
 801048e:	f7fa f8c1 	bl	800a614 <lwip_htons>
 8010492:	4603      	mov	r3, r0
 8010494:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8010496:	693b      	ldr	r3, [r7, #16]
 8010498:	68db      	ldr	r3, [r3, #12]
 801049a:	2200      	movs	r2, #0
 801049c:	749a      	strb	r2, [r3, #18]
 801049e:	2200      	movs	r2, #0
 80104a0:	74da      	strb	r2, [r3, #19]
  return seg;
 80104a2:	693b      	ldr	r3, [r7, #16]
}
 80104a4:	4618      	mov	r0, r3
 80104a6:	371c      	adds	r7, #28
 80104a8:	46bd      	mov	sp, r7
 80104aa:	bd90      	pop	{r4, r7, pc}
 80104ac:	080179b4 	.word	0x080179b4
 80104b0:	080179e8 	.word	0x080179e8
 80104b4:	08017a08 	.word	0x08017a08
 80104b8:	08017a30 	.word	0x08017a30
 80104bc:	08017a54 	.word	0x08017a54

080104c0 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 80104c0:	b580      	push	{r7, lr}
 80104c2:	b086      	sub	sp, #24
 80104c4:	af00      	add	r7, sp, #0
 80104c6:	607b      	str	r3, [r7, #4]
 80104c8:	4603      	mov	r3, r0
 80104ca:	73fb      	strb	r3, [r7, #15]
 80104cc:	460b      	mov	r3, r1
 80104ce:	81bb      	strh	r3, [r7, #12]
 80104d0:	4613      	mov	r3, r2
 80104d2:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 80104d4:	89bb      	ldrh	r3, [r7, #12]
 80104d6:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d105      	bne.n	80104ea <tcp_pbuf_prealloc+0x2a>
 80104de:	4b30      	ldr	r3, [pc, #192]	@ (80105a0 <tcp_pbuf_prealloc+0xe0>)
 80104e0:	22e8      	movs	r2, #232	@ 0xe8
 80104e2:	4930      	ldr	r1, [pc, #192]	@ (80105a4 <tcp_pbuf_prealloc+0xe4>)
 80104e4:	4830      	ldr	r0, [pc, #192]	@ (80105a8 <tcp_pbuf_prealloc+0xe8>)
 80104e6:	f004 fe73 	bl	80151d0 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 80104ea:	6a3b      	ldr	r3, [r7, #32]
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d105      	bne.n	80104fc <tcp_pbuf_prealloc+0x3c>
 80104f0:	4b2b      	ldr	r3, [pc, #172]	@ (80105a0 <tcp_pbuf_prealloc+0xe0>)
 80104f2:	22e9      	movs	r2, #233	@ 0xe9
 80104f4:	492d      	ldr	r1, [pc, #180]	@ (80105ac <tcp_pbuf_prealloc+0xec>)
 80104f6:	482c      	ldr	r0, [pc, #176]	@ (80105a8 <tcp_pbuf_prealloc+0xe8>)
 80104f8:	f004 fe6a 	bl	80151d0 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80104fc:	89ba      	ldrh	r2, [r7, #12]
 80104fe:	897b      	ldrh	r3, [r7, #10]
 8010500:	429a      	cmp	r2, r3
 8010502:	d221      	bcs.n	8010548 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8010504:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8010508:	f003 0302 	and.w	r3, r3, #2
 801050c:	2b00      	cmp	r3, #0
 801050e:	d111      	bne.n	8010534 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8010510:	6a3b      	ldr	r3, [r7, #32]
 8010512:	8b5b      	ldrh	r3, [r3, #26]
 8010514:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8010518:	2b00      	cmp	r3, #0
 801051a:	d115      	bne.n	8010548 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 801051c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010520:	2b00      	cmp	r3, #0
 8010522:	d007      	beq.n	8010534 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8010524:	6a3b      	ldr	r3, [r7, #32]
 8010526:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 8010528:	2b00      	cmp	r3, #0
 801052a:	d103      	bne.n	8010534 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 801052c:	6a3b      	ldr	r3, [r7, #32]
 801052e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 8010530:	2b00      	cmp	r3, #0
 8010532:	d009      	beq.n	8010548 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8010534:	89bb      	ldrh	r3, [r7, #12]
 8010536:	f203 231b 	addw	r3, r3, #539	@ 0x21b
 801053a:	f023 0203 	bic.w	r2, r3, #3
 801053e:	897b      	ldrh	r3, [r7, #10]
 8010540:	4293      	cmp	r3, r2
 8010542:	bf28      	it	cs
 8010544:	4613      	movcs	r3, r2
 8010546:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8010548:	8af9      	ldrh	r1, [r7, #22]
 801054a:	7bfb      	ldrb	r3, [r7, #15]
 801054c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010550:	4618      	mov	r0, r3
 8010552:	f7fb f8d9 	bl	800b708 <pbuf_alloc>
 8010556:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8010558:	693b      	ldr	r3, [r7, #16]
 801055a:	2b00      	cmp	r3, #0
 801055c:	d101      	bne.n	8010562 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 801055e:	2300      	movs	r3, #0
 8010560:	e019      	b.n	8010596 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8010562:	693b      	ldr	r3, [r7, #16]
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	2b00      	cmp	r3, #0
 8010568:	d006      	beq.n	8010578 <tcp_pbuf_prealloc+0xb8>
 801056a:	4b0d      	ldr	r3, [pc, #52]	@ (80105a0 <tcp_pbuf_prealloc+0xe0>)
 801056c:	f240 120b 	movw	r2, #267	@ 0x10b
 8010570:	490f      	ldr	r1, [pc, #60]	@ (80105b0 <tcp_pbuf_prealloc+0xf0>)
 8010572:	480d      	ldr	r0, [pc, #52]	@ (80105a8 <tcp_pbuf_prealloc+0xe8>)
 8010574:	f004 fe2c 	bl	80151d0 <iprintf>
  *oversize = p->len - length;
 8010578:	693b      	ldr	r3, [r7, #16]
 801057a:	895a      	ldrh	r2, [r3, #10]
 801057c:	89bb      	ldrh	r3, [r7, #12]
 801057e:	1ad3      	subs	r3, r2, r3
 8010580:	b29a      	uxth	r2, r3
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8010586:	693b      	ldr	r3, [r7, #16]
 8010588:	89ba      	ldrh	r2, [r7, #12]
 801058a:	811a      	strh	r2, [r3, #8]
 801058c:	693b      	ldr	r3, [r7, #16]
 801058e:	891a      	ldrh	r2, [r3, #8]
 8010590:	693b      	ldr	r3, [r7, #16]
 8010592:	815a      	strh	r2, [r3, #10]
  return p;
 8010594:	693b      	ldr	r3, [r7, #16]
}
 8010596:	4618      	mov	r0, r3
 8010598:	3718      	adds	r7, #24
 801059a:	46bd      	mov	sp, r7
 801059c:	bd80      	pop	{r7, pc}
 801059e:	bf00      	nop
 80105a0:	080179b4 	.word	0x080179b4
 80105a4:	08017a6c 	.word	0x08017a6c
 80105a8:	08017a08 	.word	0x08017a08
 80105ac:	08017a90 	.word	0x08017a90
 80105b0:	08017ab0 	.word	0x08017ab0

080105b4 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 80105b4:	b580      	push	{r7, lr}
 80105b6:	b082      	sub	sp, #8
 80105b8:	af00      	add	r7, sp, #0
 80105ba:	6078      	str	r0, [r7, #4]
 80105bc:	460b      	mov	r3, r1
 80105be:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	d106      	bne.n	80105d4 <tcp_write_checks+0x20>
 80105c6:	4b33      	ldr	r3, [pc, #204]	@ (8010694 <tcp_write_checks+0xe0>)
 80105c8:	f240 1233 	movw	r2, #307	@ 0x133
 80105cc:	4932      	ldr	r1, [pc, #200]	@ (8010698 <tcp_write_checks+0xe4>)
 80105ce:	4833      	ldr	r0, [pc, #204]	@ (801069c <tcp_write_checks+0xe8>)
 80105d0:	f004 fdfe 	bl	80151d0 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	7d1b      	ldrb	r3, [r3, #20]
 80105d8:	2b04      	cmp	r3, #4
 80105da:	d00e      	beq.n	80105fa <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 80105e0:	2b07      	cmp	r3, #7
 80105e2:	d00a      	beq.n	80105fa <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 80105e8:	2b02      	cmp	r3, #2
 80105ea:	d006      	beq.n	80105fa <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 80105f0:	2b03      	cmp	r3, #3
 80105f2:	d002      	beq.n	80105fa <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 80105f4:	f06f 030a 	mvn.w	r3, #10
 80105f8:	e048      	b.n	801068c <tcp_write_checks+0xd8>
  } else if (len == 0) {
 80105fa:	887b      	ldrh	r3, [r7, #2]
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d101      	bne.n	8010604 <tcp_write_checks+0x50>
    return ERR_OK;
 8010600:	2300      	movs	r3, #0
 8010602:	e043      	b.n	801068c <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801060a:	887a      	ldrh	r2, [r7, #2]
 801060c:	429a      	cmp	r2, r3
 801060e:	d909      	bls.n	8010624 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	8b5b      	ldrh	r3, [r3, #26]
 8010614:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010618:	b29a      	uxth	r2, r3
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 801061e:	f04f 33ff 	mov.w	r3, #4294967295
 8010622:	e033      	b.n	801068c <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801062a:	2b08      	cmp	r3, #8
 801062c:	d909      	bls.n	8010642 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	8b5b      	ldrh	r3, [r3, #26]
 8010632:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010636:	b29a      	uxth	r2, r3
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 801063c:	f04f 33ff 	mov.w	r3, #4294967295
 8010640:	e024      	b.n	801068c <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010648:	2b00      	cmp	r3, #0
 801064a:	d00f      	beq.n	801066c <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010650:	2b00      	cmp	r3, #0
 8010652:	d11a      	bne.n	801068a <tcp_write_checks+0xd6>
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010658:	2b00      	cmp	r3, #0
 801065a:	d116      	bne.n	801068a <tcp_write_checks+0xd6>
 801065c:	4b0d      	ldr	r3, [pc, #52]	@ (8010694 <tcp_write_checks+0xe0>)
 801065e:	f240 1255 	movw	r2, #341	@ 0x155
 8010662:	490f      	ldr	r1, [pc, #60]	@ (80106a0 <tcp_write_checks+0xec>)
 8010664:	480d      	ldr	r0, [pc, #52]	@ (801069c <tcp_write_checks+0xe8>)
 8010666:	f004 fdb3 	bl	80151d0 <iprintf>
 801066a:	e00e      	b.n	801068a <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010670:	2b00      	cmp	r3, #0
 8010672:	d103      	bne.n	801067c <tcp_write_checks+0xc8>
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010678:	2b00      	cmp	r3, #0
 801067a:	d006      	beq.n	801068a <tcp_write_checks+0xd6>
 801067c:	4b05      	ldr	r3, [pc, #20]	@ (8010694 <tcp_write_checks+0xe0>)
 801067e:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 8010682:	4908      	ldr	r1, [pc, #32]	@ (80106a4 <tcp_write_checks+0xf0>)
 8010684:	4805      	ldr	r0, [pc, #20]	@ (801069c <tcp_write_checks+0xe8>)
 8010686:	f004 fda3 	bl	80151d0 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 801068a:	2300      	movs	r3, #0
}
 801068c:	4618      	mov	r0, r3
 801068e:	3708      	adds	r7, #8
 8010690:	46bd      	mov	sp, r7
 8010692:	bd80      	pop	{r7, pc}
 8010694:	080179b4 	.word	0x080179b4
 8010698:	08017ac4 	.word	0x08017ac4
 801069c:	08017a08 	.word	0x08017a08
 80106a0:	08017ae4 	.word	0x08017ae4
 80106a4:	08017b20 	.word	0x08017b20

080106a8 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 80106a8:	b590      	push	{r4, r7, lr}
 80106aa:	b09b      	sub	sp, #108	@ 0x6c
 80106ac:	af04      	add	r7, sp, #16
 80106ae:	60f8      	str	r0, [r7, #12]
 80106b0:	60b9      	str	r1, [r7, #8]
 80106b2:	4611      	mov	r1, r2
 80106b4:	461a      	mov	r2, r3
 80106b6:	460b      	mov	r3, r1
 80106b8:	80fb      	strh	r3, [r7, #6]
 80106ba:	4613      	mov	r3, r2
 80106bc:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 80106be:	2300      	movs	r3, #0
 80106c0:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 80106c2:	2300      	movs	r3, #0
 80106c4:	653b      	str	r3, [r7, #80]	@ 0x50
 80106c6:	2300      	movs	r3, #0
 80106c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80106ca:	2300      	movs	r3, #0
 80106cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80106ce:	2300      	movs	r3, #0
 80106d0:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 80106d2:	2300      	movs	r3, #0
 80106d4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 80106d8:	2300      	movs	r3, #0
 80106da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 80106de:	2300      	movs	r3, #0
 80106e0:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 80106e2:	2300      	movs	r3, #0
 80106e4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 80106e6:	2300      	movs	r3, #0
 80106e8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d109      	bne.n	8010704 <tcp_write+0x5c>
 80106f0:	4ba4      	ldr	r3, [pc, #656]	@ (8010984 <tcp_write+0x2dc>)
 80106f2:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 80106f6:	49a4      	ldr	r1, [pc, #656]	@ (8010988 <tcp_write+0x2e0>)
 80106f8:	48a4      	ldr	r0, [pc, #656]	@ (801098c <tcp_write+0x2e4>)
 80106fa:	f004 fd69 	bl	80151d0 <iprintf>
 80106fe:	f06f 030f 	mvn.w	r3, #15
 8010702:	e32a      	b.n	8010d5a <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801070a:	085b      	lsrs	r3, r3, #1
 801070c:	b29a      	uxth	r2, r3
 801070e:	68fb      	ldr	r3, [r7, #12]
 8010710:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010712:	4293      	cmp	r3, r2
 8010714:	bf28      	it	cs
 8010716:	4613      	movcs	r3, r2
 8010718:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 801071a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801071c:	2b00      	cmp	r3, #0
 801071e:	d102      	bne.n	8010726 <tcp_write+0x7e>
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010724:	e000      	b.n	8010728 <tcp_write+0x80>
 8010726:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010728:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801072a:	68bb      	ldr	r3, [r7, #8]
 801072c:	2b00      	cmp	r3, #0
 801072e:	d109      	bne.n	8010744 <tcp_write+0x9c>
 8010730:	4b94      	ldr	r3, [pc, #592]	@ (8010984 <tcp_write+0x2dc>)
 8010732:	f240 12ad 	movw	r2, #429	@ 0x1ad
 8010736:	4996      	ldr	r1, [pc, #600]	@ (8010990 <tcp_write+0x2e8>)
 8010738:	4894      	ldr	r0, [pc, #592]	@ (801098c <tcp_write+0x2e4>)
 801073a:	f004 fd49 	bl	80151d0 <iprintf>
 801073e:	f06f 030f 	mvn.w	r3, #15
 8010742:	e30a      	b.n	8010d5a <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8010744:	88fb      	ldrh	r3, [r7, #6]
 8010746:	4619      	mov	r1, r3
 8010748:	68f8      	ldr	r0, [r7, #12]
 801074a:	f7ff ff33 	bl	80105b4 <tcp_write_checks>
 801074e:	4603      	mov	r3, r0
 8010750:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 8010754:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8010758:	2b00      	cmp	r3, #0
 801075a:	d002      	beq.n	8010762 <tcp_write+0xba>
    return err;
 801075c:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8010760:	e2fb      	b.n	8010d5a <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010768:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801076c:	2300      	movs	r3, #0
 801076e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010776:	2b00      	cmp	r3, #0
 8010778:	f000 80f6 	beq.w	8010968 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010780:	653b      	str	r3, [r7, #80]	@ 0x50
 8010782:	e002      	b.n	801078a <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8010784:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801078a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801078c:	681b      	ldr	r3, [r3, #0]
 801078e:	2b00      	cmp	r3, #0
 8010790:	d1f8      	bne.n	8010784 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8010792:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010794:	7a9b      	ldrb	r3, [r3, #10]
 8010796:	009b      	lsls	r3, r3, #2
 8010798:	b29b      	uxth	r3, r3
 801079a:	f003 0304 	and.w	r3, r3, #4
 801079e:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 80107a0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80107a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80107a4:	891b      	ldrh	r3, [r3, #8]
 80107a6:	4619      	mov	r1, r3
 80107a8:	8c3b      	ldrh	r3, [r7, #32]
 80107aa:	440b      	add	r3, r1
 80107ac:	429a      	cmp	r2, r3
 80107ae:	da06      	bge.n	80107be <tcp_write+0x116>
 80107b0:	4b74      	ldr	r3, [pc, #464]	@ (8010984 <tcp_write+0x2dc>)
 80107b2:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 80107b6:	4977      	ldr	r1, [pc, #476]	@ (8010994 <tcp_write+0x2ec>)
 80107b8:	4874      	ldr	r0, [pc, #464]	@ (801098c <tcp_write+0x2e4>)
 80107ba:	f004 fd09 	bl	80151d0 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 80107be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80107c0:	891a      	ldrh	r2, [r3, #8]
 80107c2:	8c3b      	ldrh	r3, [r7, #32]
 80107c4:	4413      	add	r3, r2
 80107c6:	b29b      	uxth	r3, r3
 80107c8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80107ca:	1ad3      	subs	r3, r2, r3
 80107cc:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80107d4:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 80107d6:	8a7b      	ldrh	r3, [r7, #18]
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d026      	beq.n	801082a <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 80107dc:	8a7b      	ldrh	r3, [r7, #18]
 80107de:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80107e0:	429a      	cmp	r2, r3
 80107e2:	d206      	bcs.n	80107f2 <tcp_write+0x14a>
 80107e4:	4b67      	ldr	r3, [pc, #412]	@ (8010984 <tcp_write+0x2dc>)
 80107e6:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 80107ea:	496b      	ldr	r1, [pc, #428]	@ (8010998 <tcp_write+0x2f0>)
 80107ec:	4867      	ldr	r0, [pc, #412]	@ (801098c <tcp_write+0x2e4>)
 80107ee:	f004 fcef 	bl	80151d0 <iprintf>
      seg = last_unsent;
 80107f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80107f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80107f6:	8a7b      	ldrh	r3, [r7, #18]
 80107f8:	88fa      	ldrh	r2, [r7, #6]
 80107fa:	4293      	cmp	r3, r2
 80107fc:	bf28      	it	cs
 80107fe:	4613      	movcs	r3, r2
 8010800:	b29b      	uxth	r3, r3
 8010802:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8010804:	4293      	cmp	r3, r2
 8010806:	bf28      	it	cs
 8010808:	4613      	movcs	r3, r2
 801080a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 801080c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010810:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010812:	4413      	add	r3, r2
 8010814:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 8010818:	8a7a      	ldrh	r2, [r7, #18]
 801081a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801081c:	1ad3      	subs	r3, r2, r3
 801081e:	b29b      	uxth	r3, r3
 8010820:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8010822:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8010824:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010826:	1ad3      	subs	r3, r2, r3
 8010828:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801082a:	8a7b      	ldrh	r3, [r7, #18]
 801082c:	2b00      	cmp	r3, #0
 801082e:	d00b      	beq.n	8010848 <tcp_write+0x1a0>
 8010830:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010834:	88fb      	ldrh	r3, [r7, #6]
 8010836:	429a      	cmp	r2, r3
 8010838:	d006      	beq.n	8010848 <tcp_write+0x1a0>
 801083a:	4b52      	ldr	r3, [pc, #328]	@ (8010984 <tcp_write+0x2dc>)
 801083c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010840:	4956      	ldr	r1, [pc, #344]	@ (801099c <tcp_write+0x2f4>)
 8010842:	4852      	ldr	r0, [pc, #328]	@ (801098c <tcp_write+0x2e4>)
 8010844:	f004 fcc4 	bl	80151d0 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8010848:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801084c:	88fb      	ldrh	r3, [r7, #6]
 801084e:	429a      	cmp	r2, r3
 8010850:	f080 8167 	bcs.w	8010b22 <tcp_write+0x47a>
 8010854:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8010856:	2b00      	cmp	r3, #0
 8010858:	f000 8163 	beq.w	8010b22 <tcp_write+0x47a>
 801085c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801085e:	891b      	ldrh	r3, [r3, #8]
 8010860:	2b00      	cmp	r3, #0
 8010862:	f000 815e 	beq.w	8010b22 <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8010866:	88fa      	ldrh	r2, [r7, #6]
 8010868:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801086c:	1ad2      	subs	r2, r2, r3
 801086e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8010870:	4293      	cmp	r3, r2
 8010872:	bfa8      	it	ge
 8010874:	4613      	movge	r3, r2
 8010876:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8010878:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801087a:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801087c:	797b      	ldrb	r3, [r7, #5]
 801087e:	f003 0301 	and.w	r3, r3, #1
 8010882:	2b00      	cmp	r3, #0
 8010884:	d027      	beq.n	80108d6 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8010886:	f107 0012 	add.w	r0, r7, #18
 801088a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801088c:	8bf9      	ldrh	r1, [r7, #30]
 801088e:	2301      	movs	r3, #1
 8010890:	9302      	str	r3, [sp, #8]
 8010892:	797b      	ldrb	r3, [r7, #5]
 8010894:	9301      	str	r3, [sp, #4]
 8010896:	68fb      	ldr	r3, [r7, #12]
 8010898:	9300      	str	r3, [sp, #0]
 801089a:	4603      	mov	r3, r0
 801089c:	2000      	movs	r0, #0
 801089e:	f7ff fe0f 	bl	80104c0 <tcp_pbuf_prealloc>
 80108a2:	6578      	str	r0, [r7, #84]	@ 0x54
 80108a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	f000 8225 	beq.w	8010cf6 <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 80108ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80108ae:	6858      	ldr	r0, [r3, #4]
 80108b0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80108b4:	68ba      	ldr	r2, [r7, #8]
 80108b6:	4413      	add	r3, r2
 80108b8:	8bfa      	ldrh	r2, [r7, #30]
 80108ba:	4619      	mov	r1, r3
 80108bc:	f004 fdad 	bl	801541a <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 80108c0:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80108c2:	f7fb fa8d 	bl	800bde0 <pbuf_clen>
 80108c6:	4603      	mov	r3, r0
 80108c8:	461a      	mov	r2, r3
 80108ca:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80108ce:	4413      	add	r3, r2
 80108d0:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80108d4:	e041      	b.n	801095a <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 80108d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80108d8:	685b      	ldr	r3, [r3, #4]
 80108da:	637b      	str	r3, [r7, #52]	@ 0x34
 80108dc:	e002      	b.n	80108e4 <tcp_write+0x23c>
 80108de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108e0:	681b      	ldr	r3, [r3, #0]
 80108e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80108e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d1f8      	bne.n	80108de <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80108ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108ee:	7b1b      	ldrb	r3, [r3, #12]
 80108f0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d115      	bne.n	8010924 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 80108f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108fa:	685b      	ldr	r3, [r3, #4]
 80108fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80108fe:	8952      	ldrh	r2, [r2, #10]
 8010900:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8010902:	68ba      	ldr	r2, [r7, #8]
 8010904:	429a      	cmp	r2, r3
 8010906:	d10d      	bne.n	8010924 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8010908:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801090c:	2b00      	cmp	r3, #0
 801090e:	d006      	beq.n	801091e <tcp_write+0x276>
 8010910:	4b1c      	ldr	r3, [pc, #112]	@ (8010984 <tcp_write+0x2dc>)
 8010912:	f240 2231 	movw	r2, #561	@ 0x231
 8010916:	4922      	ldr	r1, [pc, #136]	@ (80109a0 <tcp_write+0x2f8>)
 8010918:	481c      	ldr	r0, [pc, #112]	@ (801098c <tcp_write+0x2e4>)
 801091a:	f004 fc59 	bl	80151d0 <iprintf>
          extendlen = seglen;
 801091e:	8bfb      	ldrh	r3, [r7, #30]
 8010920:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8010922:	e01a      	b.n	801095a <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8010924:	8bfb      	ldrh	r3, [r7, #30]
 8010926:	2201      	movs	r2, #1
 8010928:	4619      	mov	r1, r3
 801092a:	2000      	movs	r0, #0
 801092c:	f7fa feec 	bl	800b708 <pbuf_alloc>
 8010930:	6578      	str	r0, [r7, #84]	@ 0x54
 8010932:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010934:	2b00      	cmp	r3, #0
 8010936:	f000 81e0 	beq.w	8010cfa <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801093a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801093e:	68ba      	ldr	r2, [r7, #8]
 8010940:	441a      	add	r2, r3
 8010942:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010944:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8010946:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8010948:	f7fb fa4a 	bl	800bde0 <pbuf_clen>
 801094c:	4603      	mov	r3, r0
 801094e:	461a      	mov	r2, r3
 8010950:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8010954:	4413      	add	r3, r2
 8010956:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 801095a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801095e:	8bfb      	ldrh	r3, [r7, #30]
 8010960:	4413      	add	r3, r2
 8010962:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8010966:	e0dc      	b.n	8010b22 <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8010968:	68fb      	ldr	r3, [r7, #12]
 801096a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801096e:	2b00      	cmp	r3, #0
 8010970:	f000 80d7 	beq.w	8010b22 <tcp_write+0x47a>
 8010974:	4b03      	ldr	r3, [pc, #12]	@ (8010984 <tcp_write+0x2dc>)
 8010976:	f240 224a 	movw	r2, #586	@ 0x24a
 801097a:	490a      	ldr	r1, [pc, #40]	@ (80109a4 <tcp_write+0x2fc>)
 801097c:	4803      	ldr	r0, [pc, #12]	@ (801098c <tcp_write+0x2e4>)
 801097e:	f004 fc27 	bl	80151d0 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8010982:	e0ce      	b.n	8010b22 <tcp_write+0x47a>
 8010984:	080179b4 	.word	0x080179b4
 8010988:	08017b54 	.word	0x08017b54
 801098c:	08017a08 	.word	0x08017a08
 8010990:	08017b6c 	.word	0x08017b6c
 8010994:	08017ba0 	.word	0x08017ba0
 8010998:	08017bb8 	.word	0x08017bb8
 801099c:	08017bd8 	.word	0x08017bd8
 80109a0:	08017bf8 	.word	0x08017bf8
 80109a4:	08017c24 	.word	0x08017c24
    struct pbuf *p;
    u16_t left = len - pos;
 80109a8:	88fa      	ldrh	r2, [r7, #6]
 80109aa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80109ae:	1ad3      	subs	r3, r2, r3
 80109b0:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 80109b2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80109b6:	b29b      	uxth	r3, r3
 80109b8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80109ba:	1ad3      	subs	r3, r2, r3
 80109bc:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 80109be:	8b7a      	ldrh	r2, [r7, #26]
 80109c0:	8bbb      	ldrh	r3, [r7, #28]
 80109c2:	4293      	cmp	r3, r2
 80109c4:	bf28      	it	cs
 80109c6:	4613      	movcs	r3, r2
 80109c8:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 80109ca:	797b      	ldrb	r3, [r7, #5]
 80109cc:	f003 0301 	and.w	r3, r3, #1
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	d036      	beq.n	8010a42 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 80109d4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80109d8:	b29a      	uxth	r2, r3
 80109da:	8b3b      	ldrh	r3, [r7, #24]
 80109dc:	4413      	add	r3, r2
 80109de:	b299      	uxth	r1, r3
 80109e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	bf0c      	ite	eq
 80109e6:	2301      	moveq	r3, #1
 80109e8:	2300      	movne	r3, #0
 80109ea:	b2db      	uxtb	r3, r3
 80109ec:	f107 0012 	add.w	r0, r7, #18
 80109f0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80109f2:	9302      	str	r3, [sp, #8]
 80109f4:	797b      	ldrb	r3, [r7, #5]
 80109f6:	9301      	str	r3, [sp, #4]
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	9300      	str	r3, [sp, #0]
 80109fc:	4603      	mov	r3, r0
 80109fe:	2036      	movs	r0, #54	@ 0x36
 8010a00:	f7ff fd5e 	bl	80104c0 <tcp_pbuf_prealloc>
 8010a04:	6338      	str	r0, [r7, #48]	@ 0x30
 8010a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	f000 8178 	beq.w	8010cfe <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8010a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a10:	895b      	ldrh	r3, [r3, #10]
 8010a12:	8b3a      	ldrh	r2, [r7, #24]
 8010a14:	429a      	cmp	r2, r3
 8010a16:	d906      	bls.n	8010a26 <tcp_write+0x37e>
 8010a18:	4b8c      	ldr	r3, [pc, #560]	@ (8010c4c <tcp_write+0x5a4>)
 8010a1a:	f240 2266 	movw	r2, #614	@ 0x266
 8010a1e:	498c      	ldr	r1, [pc, #560]	@ (8010c50 <tcp_write+0x5a8>)
 8010a20:	488c      	ldr	r0, [pc, #560]	@ (8010c54 <tcp_write+0x5ac>)
 8010a22:	f004 fbd5 	bl	80151d0 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8010a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a28:	685a      	ldr	r2, [r3, #4]
 8010a2a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8010a2e:	18d0      	adds	r0, r2, r3
 8010a30:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010a34:	68ba      	ldr	r2, [r7, #8]
 8010a36:	4413      	add	r3, r2
 8010a38:	8b3a      	ldrh	r2, [r7, #24]
 8010a3a:	4619      	mov	r1, r3
 8010a3c:	f004 fced 	bl	801541a <memcpy>
 8010a40:	e02f      	b.n	8010aa2 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8010a42:	8a7b      	ldrh	r3, [r7, #18]
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d006      	beq.n	8010a56 <tcp_write+0x3ae>
 8010a48:	4b80      	ldr	r3, [pc, #512]	@ (8010c4c <tcp_write+0x5a4>)
 8010a4a:	f240 2271 	movw	r2, #625	@ 0x271
 8010a4e:	4982      	ldr	r1, [pc, #520]	@ (8010c58 <tcp_write+0x5b0>)
 8010a50:	4880      	ldr	r0, [pc, #512]	@ (8010c54 <tcp_write+0x5ac>)
 8010a52:	f004 fbbd 	bl	80151d0 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8010a56:	8b3b      	ldrh	r3, [r7, #24]
 8010a58:	2201      	movs	r2, #1
 8010a5a:	4619      	mov	r1, r3
 8010a5c:	2036      	movs	r0, #54	@ 0x36
 8010a5e:	f7fa fe53 	bl	800b708 <pbuf_alloc>
 8010a62:	6178      	str	r0, [r7, #20]
 8010a64:	697b      	ldr	r3, [r7, #20]
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	f000 814b 	beq.w	8010d02 <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8010a6c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010a70:	68ba      	ldr	r2, [r7, #8]
 8010a72:	441a      	add	r2, r3
 8010a74:	697b      	ldr	r3, [r7, #20]
 8010a76:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8010a78:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8010a7c:	b29b      	uxth	r3, r3
 8010a7e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010a82:	4619      	mov	r1, r3
 8010a84:	2036      	movs	r0, #54	@ 0x36
 8010a86:	f7fa fe3f 	bl	800b708 <pbuf_alloc>
 8010a8a:	6338      	str	r0, [r7, #48]	@ 0x30
 8010a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d103      	bne.n	8010a9a <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8010a92:	6978      	ldr	r0, [r7, #20]
 8010a94:	f7fb f91c 	bl	800bcd0 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8010a98:	e136      	b.n	8010d08 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8010a9a:	6979      	ldr	r1, [r7, #20]
 8010a9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010a9e:	f7fb f9d9 	bl	800be54 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8010aa2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010aa4:	f7fb f99c 	bl	800bde0 <pbuf_clen>
 8010aa8:	4603      	mov	r3, r0
 8010aaa:	461a      	mov	r2, r3
 8010aac:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8010ab0:	4413      	add	r3, r2
 8010ab2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8010ab6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8010aba:	2b09      	cmp	r3, #9
 8010abc:	d903      	bls.n	8010ac6 <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8010abe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010ac0:	f7fb f906 	bl	800bcd0 <pbuf_free>
      goto memerr;
 8010ac4:	e120      	b.n	8010d08 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8010ac6:	68fb      	ldr	r3, [r7, #12]
 8010ac8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010aca:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010ace:	441a      	add	r2, r3
 8010ad0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010ad4:	9300      	str	r3, [sp, #0]
 8010ad6:	4613      	mov	r3, r2
 8010ad8:	2200      	movs	r2, #0
 8010ada:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010adc:	68f8      	ldr	r0, [r7, #12]
 8010ade:	f7ff fc53 	bl	8010388 <tcp_create_segment>
 8010ae2:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8010ae4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	f000 810d 	beq.w	8010d06 <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8010aec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d102      	bne.n	8010af8 <tcp_write+0x450>
      queue = seg;
 8010af2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010af4:	647b      	str	r3, [r7, #68]	@ 0x44
 8010af6:	e00c      	b.n	8010b12 <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8010af8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d106      	bne.n	8010b0c <tcp_write+0x464>
 8010afe:	4b53      	ldr	r3, [pc, #332]	@ (8010c4c <tcp_write+0x5a4>)
 8010b00:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8010b04:	4955      	ldr	r1, [pc, #340]	@ (8010c5c <tcp_write+0x5b4>)
 8010b06:	4853      	ldr	r0, [pc, #332]	@ (8010c54 <tcp_write+0x5ac>)
 8010b08:	f004 fb62 	bl	80151d0 <iprintf>
      prev_seg->next = seg;
 8010b0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010b0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010b10:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8010b12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010b14:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8010b16:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010b1a:	8b3b      	ldrh	r3, [r7, #24]
 8010b1c:	4413      	add	r3, r2
 8010b1e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 8010b22:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010b26:	88fb      	ldrh	r3, [r7, #6]
 8010b28:	429a      	cmp	r2, r3
 8010b2a:	f4ff af3d 	bcc.w	80109a8 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8010b2e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d02c      	beq.n	8010b8e <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8010b34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010b36:	685b      	ldr	r3, [r3, #4]
 8010b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010b3a:	e01e      	b.n	8010b7a <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8010b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b3e:	891a      	ldrh	r2, [r3, #8]
 8010b40:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010b42:	4413      	add	r3, r2
 8010b44:	b29a      	uxth	r2, r3
 8010b46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b48:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8010b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b4c:	681b      	ldr	r3, [r3, #0]
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d110      	bne.n	8010b74 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8010b52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b54:	685b      	ldr	r3, [r3, #4]
 8010b56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010b58:	8952      	ldrh	r2, [r2, #10]
 8010b5a:	4413      	add	r3, r2
 8010b5c:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8010b5e:	68b9      	ldr	r1, [r7, #8]
 8010b60:	4618      	mov	r0, r3
 8010b62:	f004 fc5a 	bl	801541a <memcpy>
        p->len += oversize_used;
 8010b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b68:	895a      	ldrh	r2, [r3, #10]
 8010b6a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010b6c:	4413      	add	r3, r2
 8010b6e:	b29a      	uxth	r2, r3
 8010b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b72:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8010b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b76:	681b      	ldr	r3, [r3, #0]
 8010b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	d1dd      	bne.n	8010b3c <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8010b80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010b82:	891a      	ldrh	r2, [r3, #8]
 8010b84:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010b86:	4413      	add	r3, r2
 8010b88:	b29a      	uxth	r2, r3
 8010b8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010b8c:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8010b8e:	8a7a      	ldrh	r2, [r7, #18]
 8010b90:	68fb      	ldr	r3, [r7, #12]
 8010b92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8010b96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d018      	beq.n	8010bce <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8010b9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	d106      	bne.n	8010bb0 <tcp_write+0x508>
 8010ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8010c4c <tcp_write+0x5a4>)
 8010ba4:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 8010ba8:	492d      	ldr	r1, [pc, #180]	@ (8010c60 <tcp_write+0x5b8>)
 8010baa:	482a      	ldr	r0, [pc, #168]	@ (8010c54 <tcp_write+0x5ac>)
 8010bac:	f004 fb10 	bl	80151d0 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8010bb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010bb2:	685b      	ldr	r3, [r3, #4]
 8010bb4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010bb6:	4618      	mov	r0, r3
 8010bb8:	f7fb f94c 	bl	800be54 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8010bbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010bbe:	891a      	ldrh	r2, [r3, #8]
 8010bc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010bc2:	891b      	ldrh	r3, [r3, #8]
 8010bc4:	4413      	add	r3, r2
 8010bc6:	b29a      	uxth	r2, r3
 8010bc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010bca:	811a      	strh	r2, [r3, #8]
 8010bcc:	e037      	b.n	8010c3e <tcp_write+0x596>
  } else if (extendlen > 0) {
 8010bce:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d034      	beq.n	8010c3e <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8010bd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d003      	beq.n	8010be2 <tcp_write+0x53a>
 8010bda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010bdc:	685b      	ldr	r3, [r3, #4]
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d106      	bne.n	8010bf0 <tcp_write+0x548>
 8010be2:	4b1a      	ldr	r3, [pc, #104]	@ (8010c4c <tcp_write+0x5a4>)
 8010be4:	f240 22e6 	movw	r2, #742	@ 0x2e6
 8010be8:	491e      	ldr	r1, [pc, #120]	@ (8010c64 <tcp_write+0x5bc>)
 8010bea:	481a      	ldr	r0, [pc, #104]	@ (8010c54 <tcp_write+0x5ac>)
 8010bec:	f004 faf0 	bl	80151d0 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8010bf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010bf2:	685b      	ldr	r3, [r3, #4]
 8010bf4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010bf6:	e009      	b.n	8010c0c <tcp_write+0x564>
      p->tot_len += extendlen;
 8010bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bfa:	891a      	ldrh	r2, [r3, #8]
 8010bfc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010bfe:	4413      	add	r3, r2
 8010c00:	b29a      	uxth	r2, r3
 8010c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c04:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8010c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c08:	681b      	ldr	r3, [r3, #0]
 8010c0a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d1f1      	bne.n	8010bf8 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8010c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c16:	891a      	ldrh	r2, [r3, #8]
 8010c18:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010c1a:	4413      	add	r3, r2
 8010c1c:	b29a      	uxth	r2, r3
 8010c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c20:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8010c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c24:	895a      	ldrh	r2, [r3, #10]
 8010c26:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010c28:	4413      	add	r3, r2
 8010c2a:	b29a      	uxth	r2, r3
 8010c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c2e:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8010c30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c32:	891a      	ldrh	r2, [r3, #8]
 8010c34:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010c36:	4413      	add	r3, r2
 8010c38:	b29a      	uxth	r2, r3
 8010c3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c3c:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8010c3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d111      	bne.n	8010c68 <tcp_write+0x5c0>
    pcb->unsent = queue;
 8010c44:	68fb      	ldr	r3, [r7, #12]
 8010c46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010c48:	66da      	str	r2, [r3, #108]	@ 0x6c
 8010c4a:	e010      	b.n	8010c6e <tcp_write+0x5c6>
 8010c4c:	080179b4 	.word	0x080179b4
 8010c50:	08017c54 	.word	0x08017c54
 8010c54:	08017a08 	.word	0x08017a08
 8010c58:	08017c94 	.word	0x08017c94
 8010c5c:	08017ca4 	.word	0x08017ca4
 8010c60:	08017cb8 	.word	0x08017cb8
 8010c64:	08017cf0 	.word	0x08017cf0
  } else {
    last_unsent->next = queue;
 8010c68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010c6c:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010c72:	88fb      	ldrh	r3, [r7, #6]
 8010c74:	441a      	add	r2, r3
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 8010c7a:	68fb      	ldr	r3, [r7, #12]
 8010c7c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8010c80:	88fb      	ldrh	r3, [r7, #6]
 8010c82:	1ad3      	subs	r3, r2, r3
 8010c84:	b29a      	uxth	r2, r3
 8010c86:	68fb      	ldr	r3, [r7, #12]
 8010c88:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8010c92:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8010c96:	68fb      	ldr	r3, [r7, #12]
 8010c98:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d00e      	beq.n	8010cbe <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d10a      	bne.n	8010cbe <tcp_write+0x616>
 8010ca8:	68fb      	ldr	r3, [r7, #12]
 8010caa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	d106      	bne.n	8010cbe <tcp_write+0x616>
 8010cb0:	4b2c      	ldr	r3, [pc, #176]	@ (8010d64 <tcp_write+0x6bc>)
 8010cb2:	f240 3212 	movw	r2, #786	@ 0x312
 8010cb6:	492c      	ldr	r1, [pc, #176]	@ (8010d68 <tcp_write+0x6c0>)
 8010cb8:	482c      	ldr	r0, [pc, #176]	@ (8010d6c <tcp_write+0x6c4>)
 8010cba:	f004 fa89 	bl	80151d0 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8010cbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d016      	beq.n	8010cf2 <tcp_write+0x64a>
 8010cc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010cc6:	68db      	ldr	r3, [r3, #12]
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d012      	beq.n	8010cf2 <tcp_write+0x64a>
 8010ccc:	797b      	ldrb	r3, [r7, #5]
 8010cce:	f003 0302 	and.w	r3, r3, #2
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d10d      	bne.n	8010cf2 <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8010cd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010cd8:	68db      	ldr	r3, [r3, #12]
 8010cda:	899b      	ldrh	r3, [r3, #12]
 8010cdc:	b29c      	uxth	r4, r3
 8010cde:	2008      	movs	r0, #8
 8010ce0:	f7f9 fc98 	bl	800a614 <lwip_htons>
 8010ce4:	4603      	mov	r3, r0
 8010ce6:	461a      	mov	r2, r3
 8010ce8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010cea:	68db      	ldr	r3, [r3, #12]
 8010cec:	4322      	orrs	r2, r4
 8010cee:	b292      	uxth	r2, r2
 8010cf0:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8010cf2:	2300      	movs	r3, #0
 8010cf4:	e031      	b.n	8010d5a <tcp_write+0x6b2>
          goto memerr;
 8010cf6:	bf00      	nop
 8010cf8:	e006      	b.n	8010d08 <tcp_write+0x660>
            goto memerr;
 8010cfa:	bf00      	nop
 8010cfc:	e004      	b.n	8010d08 <tcp_write+0x660>
        goto memerr;
 8010cfe:	bf00      	nop
 8010d00:	e002      	b.n	8010d08 <tcp_write+0x660>
        goto memerr;
 8010d02:	bf00      	nop
 8010d04:	e000      	b.n	8010d08 <tcp_write+0x660>
      goto memerr;
 8010d06:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010d08:	68fb      	ldr	r3, [r7, #12]
 8010d0a:	8b5b      	ldrh	r3, [r3, #26]
 8010d0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d10:	b29a      	uxth	r2, r3
 8010d12:	68fb      	ldr	r3, [r7, #12]
 8010d14:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8010d16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d002      	beq.n	8010d22 <tcp_write+0x67a>
    pbuf_free(concat_p);
 8010d1c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8010d1e:	f7fa ffd7 	bl	800bcd0 <pbuf_free>
  }
  if (queue != NULL) {
 8010d22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d002      	beq.n	8010d2e <tcp_write+0x686>
    tcp_segs_free(queue);
 8010d28:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8010d2a:	f7fc fb8f 	bl	800d44c <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8010d2e:	68fb      	ldr	r3, [r7, #12]
 8010d30:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d00e      	beq.n	8010d56 <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	d10a      	bne.n	8010d56 <tcp_write+0x6ae>
 8010d40:	68fb      	ldr	r3, [r7, #12]
 8010d42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	d106      	bne.n	8010d56 <tcp_write+0x6ae>
 8010d48:	4b06      	ldr	r3, [pc, #24]	@ (8010d64 <tcp_write+0x6bc>)
 8010d4a:	f240 3227 	movw	r2, #807	@ 0x327
 8010d4e:	4906      	ldr	r1, [pc, #24]	@ (8010d68 <tcp_write+0x6c0>)
 8010d50:	4806      	ldr	r0, [pc, #24]	@ (8010d6c <tcp_write+0x6c4>)
 8010d52:	f004 fa3d 	bl	80151d0 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8010d56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010d5a:	4618      	mov	r0, r3
 8010d5c:	375c      	adds	r7, #92	@ 0x5c
 8010d5e:	46bd      	mov	sp, r7
 8010d60:	bd90      	pop	{r4, r7, pc}
 8010d62:	bf00      	nop
 8010d64:	080179b4 	.word	0x080179b4
 8010d68:	08017d28 	.word	0x08017d28
 8010d6c:	08017a08 	.word	0x08017a08

08010d70 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8010d70:	b590      	push	{r4, r7, lr}
 8010d72:	b08b      	sub	sp, #44	@ 0x2c
 8010d74:	af02      	add	r7, sp, #8
 8010d76:	6078      	str	r0, [r7, #4]
 8010d78:	460b      	mov	r3, r1
 8010d7a:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8010d7c:	2300      	movs	r3, #0
 8010d7e:	61fb      	str	r3, [r7, #28]
 8010d80:	2300      	movs	r3, #0
 8010d82:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8010d84:	2300      	movs	r3, #0
 8010d86:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	2b00      	cmp	r3, #0
 8010d8c:	d106      	bne.n	8010d9c <tcp_split_unsent_seg+0x2c>
 8010d8e:	4b95      	ldr	r3, [pc, #596]	@ (8010fe4 <tcp_split_unsent_seg+0x274>)
 8010d90:	f240 324b 	movw	r2, #843	@ 0x34b
 8010d94:	4994      	ldr	r1, [pc, #592]	@ (8010fe8 <tcp_split_unsent_seg+0x278>)
 8010d96:	4895      	ldr	r0, [pc, #596]	@ (8010fec <tcp_split_unsent_seg+0x27c>)
 8010d98:	f004 fa1a 	bl	80151d0 <iprintf>

  useg = pcb->unsent;
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010da0:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8010da2:	697b      	ldr	r3, [r7, #20]
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d102      	bne.n	8010dae <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8010da8:	f04f 33ff 	mov.w	r3, #4294967295
 8010dac:	e116      	b.n	8010fdc <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8010dae:	887b      	ldrh	r3, [r7, #2]
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	d109      	bne.n	8010dc8 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8010db4:	4b8b      	ldr	r3, [pc, #556]	@ (8010fe4 <tcp_split_unsent_seg+0x274>)
 8010db6:	f240 3253 	movw	r2, #851	@ 0x353
 8010dba:	498d      	ldr	r1, [pc, #564]	@ (8010ff0 <tcp_split_unsent_seg+0x280>)
 8010dbc:	488b      	ldr	r0, [pc, #556]	@ (8010fec <tcp_split_unsent_seg+0x27c>)
 8010dbe:	f004 fa07 	bl	80151d0 <iprintf>
    return ERR_VAL;
 8010dc2:	f06f 0305 	mvn.w	r3, #5
 8010dc6:	e109      	b.n	8010fdc <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8010dc8:	697b      	ldr	r3, [r7, #20]
 8010dca:	891b      	ldrh	r3, [r3, #8]
 8010dcc:	887a      	ldrh	r2, [r7, #2]
 8010dce:	429a      	cmp	r2, r3
 8010dd0:	d301      	bcc.n	8010dd6 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8010dd2:	2300      	movs	r3, #0
 8010dd4:	e102      	b.n	8010fdc <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010dda:	887a      	ldrh	r2, [r7, #2]
 8010ddc:	429a      	cmp	r2, r3
 8010dde:	d906      	bls.n	8010dee <tcp_split_unsent_seg+0x7e>
 8010de0:	4b80      	ldr	r3, [pc, #512]	@ (8010fe4 <tcp_split_unsent_seg+0x274>)
 8010de2:	f240 325b 	movw	r2, #859	@ 0x35b
 8010de6:	4983      	ldr	r1, [pc, #524]	@ (8010ff4 <tcp_split_unsent_seg+0x284>)
 8010de8:	4880      	ldr	r0, [pc, #512]	@ (8010fec <tcp_split_unsent_seg+0x27c>)
 8010dea:	f004 f9f1 	bl	80151d0 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8010dee:	697b      	ldr	r3, [r7, #20]
 8010df0:	891b      	ldrh	r3, [r3, #8]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d106      	bne.n	8010e04 <tcp_split_unsent_seg+0x94>
 8010df6:	4b7b      	ldr	r3, [pc, #492]	@ (8010fe4 <tcp_split_unsent_seg+0x274>)
 8010df8:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8010dfc:	497e      	ldr	r1, [pc, #504]	@ (8010ff8 <tcp_split_unsent_seg+0x288>)
 8010dfe:	487b      	ldr	r0, [pc, #492]	@ (8010fec <tcp_split_unsent_seg+0x27c>)
 8010e00:	f004 f9e6 	bl	80151d0 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8010e04:	697b      	ldr	r3, [r7, #20]
 8010e06:	7a9b      	ldrb	r3, [r3, #10]
 8010e08:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8010e0a:	7bfb      	ldrb	r3, [r7, #15]
 8010e0c:	009b      	lsls	r3, r3, #2
 8010e0e:	b2db      	uxtb	r3, r3
 8010e10:	f003 0304 	and.w	r3, r3, #4
 8010e14:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8010e16:	697b      	ldr	r3, [r7, #20]
 8010e18:	891a      	ldrh	r2, [r3, #8]
 8010e1a:	887b      	ldrh	r3, [r7, #2]
 8010e1c:	1ad3      	subs	r3, r2, r3
 8010e1e:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8010e20:	7bbb      	ldrb	r3, [r7, #14]
 8010e22:	b29a      	uxth	r2, r3
 8010e24:	89bb      	ldrh	r3, [r7, #12]
 8010e26:	4413      	add	r3, r2
 8010e28:	b29b      	uxth	r3, r3
 8010e2a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010e2e:	4619      	mov	r1, r3
 8010e30:	2036      	movs	r0, #54	@ 0x36
 8010e32:	f7fa fc69 	bl	800b708 <pbuf_alloc>
 8010e36:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8010e38:	693b      	ldr	r3, [r7, #16]
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	f000 80b7 	beq.w	8010fae <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8010e40:	697b      	ldr	r3, [r7, #20]
 8010e42:	685b      	ldr	r3, [r3, #4]
 8010e44:	891a      	ldrh	r2, [r3, #8]
 8010e46:	697b      	ldr	r3, [r7, #20]
 8010e48:	891b      	ldrh	r3, [r3, #8]
 8010e4a:	1ad3      	subs	r3, r2, r3
 8010e4c:	b29a      	uxth	r2, r3
 8010e4e:	887b      	ldrh	r3, [r7, #2]
 8010e50:	4413      	add	r3, r2
 8010e52:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8010e54:	697b      	ldr	r3, [r7, #20]
 8010e56:	6858      	ldr	r0, [r3, #4]
 8010e58:	693b      	ldr	r3, [r7, #16]
 8010e5a:	685a      	ldr	r2, [r3, #4]
 8010e5c:	7bbb      	ldrb	r3, [r7, #14]
 8010e5e:	18d1      	adds	r1, r2, r3
 8010e60:	897b      	ldrh	r3, [r7, #10]
 8010e62:	89ba      	ldrh	r2, [r7, #12]
 8010e64:	f7fb f91e 	bl	800c0a4 <pbuf_copy_partial>
 8010e68:	4603      	mov	r3, r0
 8010e6a:	461a      	mov	r2, r3
 8010e6c:	89bb      	ldrh	r3, [r7, #12]
 8010e6e:	4293      	cmp	r3, r2
 8010e70:	f040 809f 	bne.w	8010fb2 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8010e74:	697b      	ldr	r3, [r7, #20]
 8010e76:	68db      	ldr	r3, [r3, #12]
 8010e78:	899b      	ldrh	r3, [r3, #12]
 8010e7a:	b29b      	uxth	r3, r3
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	f7f9 fbc9 	bl	800a614 <lwip_htons>
 8010e82:	4603      	mov	r3, r0
 8010e84:	b2db      	uxtb	r3, r3
 8010e86:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010e8a:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8010e8c:	2300      	movs	r3, #0
 8010e8e:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8010e90:	7efb      	ldrb	r3, [r7, #27]
 8010e92:	f003 0308 	and.w	r3, r3, #8
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	d007      	beq.n	8010eaa <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8010e9a:	7efb      	ldrb	r3, [r7, #27]
 8010e9c:	f023 0308 	bic.w	r3, r3, #8
 8010ea0:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8010ea2:	7ebb      	ldrb	r3, [r7, #26]
 8010ea4:	f043 0308 	orr.w	r3, r3, #8
 8010ea8:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8010eaa:	7efb      	ldrb	r3, [r7, #27]
 8010eac:	f003 0301 	and.w	r3, r3, #1
 8010eb0:	2b00      	cmp	r3, #0
 8010eb2:	d007      	beq.n	8010ec4 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8010eb4:	7efb      	ldrb	r3, [r7, #27]
 8010eb6:	f023 0301 	bic.w	r3, r3, #1
 8010eba:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8010ebc:	7ebb      	ldrb	r3, [r7, #26]
 8010ebe:	f043 0301 	orr.w	r3, r3, #1
 8010ec2:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8010ec4:	697b      	ldr	r3, [r7, #20]
 8010ec6:	68db      	ldr	r3, [r3, #12]
 8010ec8:	685b      	ldr	r3, [r3, #4]
 8010eca:	4618      	mov	r0, r3
 8010ecc:	f7f9 fbb7 	bl	800a63e <lwip_htonl>
 8010ed0:	4602      	mov	r2, r0
 8010ed2:	887b      	ldrh	r3, [r7, #2]
 8010ed4:	18d1      	adds	r1, r2, r3
 8010ed6:	7eba      	ldrb	r2, [r7, #26]
 8010ed8:	7bfb      	ldrb	r3, [r7, #15]
 8010eda:	9300      	str	r3, [sp, #0]
 8010edc:	460b      	mov	r3, r1
 8010ede:	6939      	ldr	r1, [r7, #16]
 8010ee0:	6878      	ldr	r0, [r7, #4]
 8010ee2:	f7ff fa51 	bl	8010388 <tcp_create_segment>
 8010ee6:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8010ee8:	69fb      	ldr	r3, [r7, #28]
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d063      	beq.n	8010fb6 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8010eee:	697b      	ldr	r3, [r7, #20]
 8010ef0:	685b      	ldr	r3, [r3, #4]
 8010ef2:	4618      	mov	r0, r3
 8010ef4:	f7fa ff74 	bl	800bde0 <pbuf_clen>
 8010ef8:	4603      	mov	r3, r0
 8010efa:	461a      	mov	r2, r3
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010f02:	1a9b      	subs	r3, r3, r2
 8010f04:	b29a      	uxth	r2, r3
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8010f0c:	697b      	ldr	r3, [r7, #20]
 8010f0e:	6858      	ldr	r0, [r3, #4]
 8010f10:	697b      	ldr	r3, [r7, #20]
 8010f12:	685b      	ldr	r3, [r3, #4]
 8010f14:	891a      	ldrh	r2, [r3, #8]
 8010f16:	89bb      	ldrh	r3, [r7, #12]
 8010f18:	1ad3      	subs	r3, r2, r3
 8010f1a:	b29b      	uxth	r3, r3
 8010f1c:	4619      	mov	r1, r3
 8010f1e:	f7fa fd51 	bl	800b9c4 <pbuf_realloc>
  useg->len -= remainder;
 8010f22:	697b      	ldr	r3, [r7, #20]
 8010f24:	891a      	ldrh	r2, [r3, #8]
 8010f26:	89bb      	ldrh	r3, [r7, #12]
 8010f28:	1ad3      	subs	r3, r2, r3
 8010f2a:	b29a      	uxth	r2, r3
 8010f2c:	697b      	ldr	r3, [r7, #20]
 8010f2e:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8010f30:	697b      	ldr	r3, [r7, #20]
 8010f32:	68db      	ldr	r3, [r3, #12]
 8010f34:	899b      	ldrh	r3, [r3, #12]
 8010f36:	b29c      	uxth	r4, r3
 8010f38:	7efb      	ldrb	r3, [r7, #27]
 8010f3a:	b29b      	uxth	r3, r3
 8010f3c:	4618      	mov	r0, r3
 8010f3e:	f7f9 fb69 	bl	800a614 <lwip_htons>
 8010f42:	4603      	mov	r3, r0
 8010f44:	461a      	mov	r2, r3
 8010f46:	697b      	ldr	r3, [r7, #20]
 8010f48:	68db      	ldr	r3, [r3, #12]
 8010f4a:	4322      	orrs	r2, r4
 8010f4c:	b292      	uxth	r2, r2
 8010f4e:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8010f50:	697b      	ldr	r3, [r7, #20]
 8010f52:	685b      	ldr	r3, [r3, #4]
 8010f54:	4618      	mov	r0, r3
 8010f56:	f7fa ff43 	bl	800bde0 <pbuf_clen>
 8010f5a:	4603      	mov	r3, r0
 8010f5c:	461a      	mov	r2, r3
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010f64:	4413      	add	r3, r2
 8010f66:	b29a      	uxth	r2, r3
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8010f6e:	69fb      	ldr	r3, [r7, #28]
 8010f70:	685b      	ldr	r3, [r3, #4]
 8010f72:	4618      	mov	r0, r3
 8010f74:	f7fa ff34 	bl	800bde0 <pbuf_clen>
 8010f78:	4603      	mov	r3, r0
 8010f7a:	461a      	mov	r2, r3
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010f82:	4413      	add	r3, r2
 8010f84:	b29a      	uxth	r2, r3
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8010f8c:	697b      	ldr	r3, [r7, #20]
 8010f8e:	681a      	ldr	r2, [r3, #0]
 8010f90:	69fb      	ldr	r3, [r7, #28]
 8010f92:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8010f94:	697b      	ldr	r3, [r7, #20]
 8010f96:	69fa      	ldr	r2, [r7, #28]
 8010f98:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8010f9a:	69fb      	ldr	r3, [r7, #28]
 8010f9c:	681b      	ldr	r3, [r3, #0]
 8010f9e:	2b00      	cmp	r3, #0
 8010fa0:	d103      	bne.n	8010faa <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	2200      	movs	r2, #0
 8010fa6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8010faa:	2300      	movs	r3, #0
 8010fac:	e016      	b.n	8010fdc <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8010fae:	bf00      	nop
 8010fb0:	e002      	b.n	8010fb8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8010fb2:	bf00      	nop
 8010fb4:	e000      	b.n	8010fb8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8010fb6:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8010fb8:	69fb      	ldr	r3, [r7, #28]
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d006      	beq.n	8010fcc <tcp_split_unsent_seg+0x25c>
 8010fbe:	4b09      	ldr	r3, [pc, #36]	@ (8010fe4 <tcp_split_unsent_seg+0x274>)
 8010fc0:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8010fc4:	490d      	ldr	r1, [pc, #52]	@ (8010ffc <tcp_split_unsent_seg+0x28c>)
 8010fc6:	4809      	ldr	r0, [pc, #36]	@ (8010fec <tcp_split_unsent_seg+0x27c>)
 8010fc8:	f004 f902 	bl	80151d0 <iprintf>
  if (p != NULL) {
 8010fcc:	693b      	ldr	r3, [r7, #16]
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d002      	beq.n	8010fd8 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8010fd2:	6938      	ldr	r0, [r7, #16]
 8010fd4:	f7fa fe7c 	bl	800bcd0 <pbuf_free>
  }

  return ERR_MEM;
 8010fd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010fdc:	4618      	mov	r0, r3
 8010fde:	3724      	adds	r7, #36	@ 0x24
 8010fe0:	46bd      	mov	sp, r7
 8010fe2:	bd90      	pop	{r4, r7, pc}
 8010fe4:	080179b4 	.word	0x080179b4
 8010fe8:	08017d48 	.word	0x08017d48
 8010fec:	08017a08 	.word	0x08017a08
 8010ff0:	08017d6c 	.word	0x08017d6c
 8010ff4:	08017d90 	.word	0x08017d90
 8010ff8:	08017da0 	.word	0x08017da0
 8010ffc:	08017db0 	.word	0x08017db0

08011000 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8011000:	b590      	push	{r4, r7, lr}
 8011002:	b085      	sub	sp, #20
 8011004:	af00      	add	r7, sp, #0
 8011006:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	2b00      	cmp	r3, #0
 801100c:	d106      	bne.n	801101c <tcp_send_fin+0x1c>
 801100e:	4b21      	ldr	r3, [pc, #132]	@ (8011094 <tcp_send_fin+0x94>)
 8011010:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8011014:	4920      	ldr	r1, [pc, #128]	@ (8011098 <tcp_send_fin+0x98>)
 8011016:	4821      	ldr	r0, [pc, #132]	@ (801109c <tcp_send_fin+0x9c>)
 8011018:	f004 f8da 	bl	80151d0 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011020:	2b00      	cmp	r3, #0
 8011022:	d02e      	beq.n	8011082 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011028:	60fb      	str	r3, [r7, #12]
 801102a:	e002      	b.n	8011032 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801102c:	68fb      	ldr	r3, [r7, #12]
 801102e:	681b      	ldr	r3, [r3, #0]
 8011030:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011032:	68fb      	ldr	r3, [r7, #12]
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	2b00      	cmp	r3, #0
 8011038:	d1f8      	bne.n	801102c <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801103a:	68fb      	ldr	r3, [r7, #12]
 801103c:	68db      	ldr	r3, [r3, #12]
 801103e:	899b      	ldrh	r3, [r3, #12]
 8011040:	b29b      	uxth	r3, r3
 8011042:	4618      	mov	r0, r3
 8011044:	f7f9 fae6 	bl	800a614 <lwip_htons>
 8011048:	4603      	mov	r3, r0
 801104a:	b2db      	uxtb	r3, r3
 801104c:	f003 0307 	and.w	r3, r3, #7
 8011050:	2b00      	cmp	r3, #0
 8011052:	d116      	bne.n	8011082 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8011054:	68fb      	ldr	r3, [r7, #12]
 8011056:	68db      	ldr	r3, [r3, #12]
 8011058:	899b      	ldrh	r3, [r3, #12]
 801105a:	b29c      	uxth	r4, r3
 801105c:	2001      	movs	r0, #1
 801105e:	f7f9 fad9 	bl	800a614 <lwip_htons>
 8011062:	4603      	mov	r3, r0
 8011064:	461a      	mov	r2, r3
 8011066:	68fb      	ldr	r3, [r7, #12]
 8011068:	68db      	ldr	r3, [r3, #12]
 801106a:	4322      	orrs	r2, r4
 801106c:	b292      	uxth	r2, r2
 801106e:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	8b5b      	ldrh	r3, [r3, #26]
 8011074:	f043 0320 	orr.w	r3, r3, #32
 8011078:	b29a      	uxth	r2, r3
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801107e:	2300      	movs	r3, #0
 8011080:	e004      	b.n	801108c <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8011082:	2101      	movs	r1, #1
 8011084:	6878      	ldr	r0, [r7, #4]
 8011086:	f000 f80b 	bl	80110a0 <tcp_enqueue_flags>
 801108a:	4603      	mov	r3, r0
}
 801108c:	4618      	mov	r0, r3
 801108e:	3714      	adds	r7, #20
 8011090:	46bd      	mov	sp, r7
 8011092:	bd90      	pop	{r4, r7, pc}
 8011094:	080179b4 	.word	0x080179b4
 8011098:	08017dbc 	.word	0x08017dbc
 801109c:	08017a08 	.word	0x08017a08

080110a0 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 80110a0:	b580      	push	{r7, lr}
 80110a2:	b08a      	sub	sp, #40	@ 0x28
 80110a4:	af02      	add	r7, sp, #8
 80110a6:	6078      	str	r0, [r7, #4]
 80110a8:	460b      	mov	r3, r1
 80110aa:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 80110ac:	2300      	movs	r3, #0
 80110ae:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 80110b0:	2300      	movs	r3, #0
 80110b2:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80110b4:	78fb      	ldrb	r3, [r7, #3]
 80110b6:	f003 0303 	and.w	r3, r3, #3
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	d106      	bne.n	80110cc <tcp_enqueue_flags+0x2c>
 80110be:	4b67      	ldr	r3, [pc, #412]	@ (801125c <tcp_enqueue_flags+0x1bc>)
 80110c0:	f240 4211 	movw	r2, #1041	@ 0x411
 80110c4:	4966      	ldr	r1, [pc, #408]	@ (8011260 <tcp_enqueue_flags+0x1c0>)
 80110c6:	4867      	ldr	r0, [pc, #412]	@ (8011264 <tcp_enqueue_flags+0x1c4>)
 80110c8:	f004 f882 	bl	80151d0 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	2b00      	cmp	r3, #0
 80110d0:	d106      	bne.n	80110e0 <tcp_enqueue_flags+0x40>
 80110d2:	4b62      	ldr	r3, [pc, #392]	@ (801125c <tcp_enqueue_flags+0x1bc>)
 80110d4:	f240 4213 	movw	r2, #1043	@ 0x413
 80110d8:	4963      	ldr	r1, [pc, #396]	@ (8011268 <tcp_enqueue_flags+0x1c8>)
 80110da:	4862      	ldr	r0, [pc, #392]	@ (8011264 <tcp_enqueue_flags+0x1c4>)
 80110dc:	f004 f878 	bl	80151d0 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 80110e0:	78fb      	ldrb	r3, [r7, #3]
 80110e2:	f003 0302 	and.w	r3, r3, #2
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d001      	beq.n	80110ee <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 80110ea:	2301      	movs	r3, #1
 80110ec:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80110ee:	7ffb      	ldrb	r3, [r7, #31]
 80110f0:	009b      	lsls	r3, r3, #2
 80110f2:	b2db      	uxtb	r3, r3
 80110f4:	f003 0304 	and.w	r3, r3, #4
 80110f8:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80110fa:	7dfb      	ldrb	r3, [r7, #23]
 80110fc:	b29b      	uxth	r3, r3
 80110fe:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011102:	4619      	mov	r1, r3
 8011104:	2036      	movs	r0, #54	@ 0x36
 8011106:	f7fa faff 	bl	800b708 <pbuf_alloc>
 801110a:	6138      	str	r0, [r7, #16]
 801110c:	693b      	ldr	r3, [r7, #16]
 801110e:	2b00      	cmp	r3, #0
 8011110:	d109      	bne.n	8011126 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011112:	687b      	ldr	r3, [r7, #4]
 8011114:	8b5b      	ldrh	r3, [r3, #26]
 8011116:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801111a:	b29a      	uxth	r2, r3
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8011120:	f04f 33ff 	mov.w	r3, #4294967295
 8011124:	e095      	b.n	8011252 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8011126:	693b      	ldr	r3, [r7, #16]
 8011128:	895a      	ldrh	r2, [r3, #10]
 801112a:	7dfb      	ldrb	r3, [r7, #23]
 801112c:	b29b      	uxth	r3, r3
 801112e:	429a      	cmp	r2, r3
 8011130:	d206      	bcs.n	8011140 <tcp_enqueue_flags+0xa0>
 8011132:	4b4a      	ldr	r3, [pc, #296]	@ (801125c <tcp_enqueue_flags+0x1bc>)
 8011134:	f240 4239 	movw	r2, #1081	@ 0x439
 8011138:	494c      	ldr	r1, [pc, #304]	@ (801126c <tcp_enqueue_flags+0x1cc>)
 801113a:	484a      	ldr	r0, [pc, #296]	@ (8011264 <tcp_enqueue_flags+0x1c4>)
 801113c:	f004 f848 	bl	80151d0 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8011144:	78fa      	ldrb	r2, [r7, #3]
 8011146:	7ffb      	ldrb	r3, [r7, #31]
 8011148:	9300      	str	r3, [sp, #0]
 801114a:	460b      	mov	r3, r1
 801114c:	6939      	ldr	r1, [r7, #16]
 801114e:	6878      	ldr	r0, [r7, #4]
 8011150:	f7ff f91a 	bl	8010388 <tcp_create_segment>
 8011154:	60f8      	str	r0, [r7, #12]
 8011156:	68fb      	ldr	r3, [r7, #12]
 8011158:	2b00      	cmp	r3, #0
 801115a:	d109      	bne.n	8011170 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	8b5b      	ldrh	r3, [r3, #26]
 8011160:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011164:	b29a      	uxth	r2, r3
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801116a:	f04f 33ff 	mov.w	r3, #4294967295
 801116e:	e070      	b.n	8011252 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8011170:	68fb      	ldr	r3, [r7, #12]
 8011172:	68db      	ldr	r3, [r3, #12]
 8011174:	f003 0303 	and.w	r3, r3, #3
 8011178:	2b00      	cmp	r3, #0
 801117a:	d006      	beq.n	801118a <tcp_enqueue_flags+0xea>
 801117c:	4b37      	ldr	r3, [pc, #220]	@ (801125c <tcp_enqueue_flags+0x1bc>)
 801117e:	f240 4242 	movw	r2, #1090	@ 0x442
 8011182:	493b      	ldr	r1, [pc, #236]	@ (8011270 <tcp_enqueue_flags+0x1d0>)
 8011184:	4837      	ldr	r0, [pc, #220]	@ (8011264 <tcp_enqueue_flags+0x1c4>)
 8011186:	f004 f823 	bl	80151d0 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801118a:	68fb      	ldr	r3, [r7, #12]
 801118c:	891b      	ldrh	r3, [r3, #8]
 801118e:	2b00      	cmp	r3, #0
 8011190:	d006      	beq.n	80111a0 <tcp_enqueue_flags+0x100>
 8011192:	4b32      	ldr	r3, [pc, #200]	@ (801125c <tcp_enqueue_flags+0x1bc>)
 8011194:	f240 4243 	movw	r2, #1091	@ 0x443
 8011198:	4936      	ldr	r1, [pc, #216]	@ (8011274 <tcp_enqueue_flags+0x1d4>)
 801119a:	4832      	ldr	r0, [pc, #200]	@ (8011264 <tcp_enqueue_flags+0x1c4>)
 801119c:	f004 f818 	bl	80151d0 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d103      	bne.n	80111b0 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	68fa      	ldr	r2, [r7, #12]
 80111ac:	66da      	str	r2, [r3, #108]	@ 0x6c
 80111ae:	e00d      	b.n	80111cc <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80111b4:	61bb      	str	r3, [r7, #24]
 80111b6:	e002      	b.n	80111be <tcp_enqueue_flags+0x11e>
 80111b8:	69bb      	ldr	r3, [r7, #24]
 80111ba:	681b      	ldr	r3, [r3, #0]
 80111bc:	61bb      	str	r3, [r7, #24]
 80111be:	69bb      	ldr	r3, [r7, #24]
 80111c0:	681b      	ldr	r3, [r3, #0]
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d1f8      	bne.n	80111b8 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 80111c6:	69bb      	ldr	r3, [r7, #24]
 80111c8:	68fa      	ldr	r2, [r7, #12]
 80111ca:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	2200      	movs	r2, #0
 80111d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80111d4:	78fb      	ldrb	r3, [r7, #3]
 80111d6:	f003 0302 	and.w	r3, r3, #2
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d104      	bne.n	80111e8 <tcp_enqueue_flags+0x148>
 80111de:	78fb      	ldrb	r3, [r7, #3]
 80111e0:	f003 0301 	and.w	r3, r3, #1
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d004      	beq.n	80111f2 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80111ec:	1c5a      	adds	r2, r3, #1
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80111f2:	78fb      	ldrb	r3, [r7, #3]
 80111f4:	f003 0301 	and.w	r3, r3, #1
 80111f8:	2b00      	cmp	r3, #0
 80111fa:	d006      	beq.n	801120a <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	8b5b      	ldrh	r3, [r3, #26]
 8011200:	f043 0320 	orr.w	r3, r3, #32
 8011204:	b29a      	uxth	r2, r3
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	685b      	ldr	r3, [r3, #4]
 801120e:	4618      	mov	r0, r3
 8011210:	f7fa fde6 	bl	800bde0 <pbuf_clen>
 8011214:	4603      	mov	r3, r0
 8011216:	461a      	mov	r2, r3
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801121e:	4413      	add	r3, r2
 8011220:	b29a      	uxth	r2, r3
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801122e:	2b00      	cmp	r3, #0
 8011230:	d00e      	beq.n	8011250 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011236:	2b00      	cmp	r3, #0
 8011238:	d10a      	bne.n	8011250 <tcp_enqueue_flags+0x1b0>
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801123e:	2b00      	cmp	r3, #0
 8011240:	d106      	bne.n	8011250 <tcp_enqueue_flags+0x1b0>
 8011242:	4b06      	ldr	r3, [pc, #24]	@ (801125c <tcp_enqueue_flags+0x1bc>)
 8011244:	f240 4265 	movw	r2, #1125	@ 0x465
 8011248:	490b      	ldr	r1, [pc, #44]	@ (8011278 <tcp_enqueue_flags+0x1d8>)
 801124a:	4806      	ldr	r0, [pc, #24]	@ (8011264 <tcp_enqueue_flags+0x1c4>)
 801124c:	f003 ffc0 	bl	80151d0 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8011250:	2300      	movs	r3, #0
}
 8011252:	4618      	mov	r0, r3
 8011254:	3720      	adds	r7, #32
 8011256:	46bd      	mov	sp, r7
 8011258:	bd80      	pop	{r7, pc}
 801125a:	bf00      	nop
 801125c:	080179b4 	.word	0x080179b4
 8011260:	08017dd8 	.word	0x08017dd8
 8011264:	08017a08 	.word	0x08017a08
 8011268:	08017e30 	.word	0x08017e30
 801126c:	08017e50 	.word	0x08017e50
 8011270:	08017e8c 	.word	0x08017e8c
 8011274:	08017ea4 	.word	0x08017ea4
 8011278:	08017ed0 	.word	0x08017ed0

0801127c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801127c:	b5b0      	push	{r4, r5, r7, lr}
 801127e:	b08a      	sub	sp, #40	@ 0x28
 8011280:	af00      	add	r7, sp, #0
 8011282:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	2b00      	cmp	r3, #0
 8011288:	d106      	bne.n	8011298 <tcp_output+0x1c>
 801128a:	4b8a      	ldr	r3, [pc, #552]	@ (80114b4 <tcp_output+0x238>)
 801128c:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8011290:	4989      	ldr	r1, [pc, #548]	@ (80114b8 <tcp_output+0x23c>)
 8011292:	488a      	ldr	r0, [pc, #552]	@ (80114bc <tcp_output+0x240>)
 8011294:	f003 ff9c 	bl	80151d0 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	7d1b      	ldrb	r3, [r3, #20]
 801129c:	2b01      	cmp	r3, #1
 801129e:	d106      	bne.n	80112ae <tcp_output+0x32>
 80112a0:	4b84      	ldr	r3, [pc, #528]	@ (80114b4 <tcp_output+0x238>)
 80112a2:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 80112a6:	4986      	ldr	r1, [pc, #536]	@ (80114c0 <tcp_output+0x244>)
 80112a8:	4884      	ldr	r0, [pc, #528]	@ (80114bc <tcp_output+0x240>)
 80112aa:	f003 ff91 	bl	80151d0 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80112ae:	4b85      	ldr	r3, [pc, #532]	@ (80114c4 <tcp_output+0x248>)
 80112b0:	681b      	ldr	r3, [r3, #0]
 80112b2:	687a      	ldr	r2, [r7, #4]
 80112b4:	429a      	cmp	r2, r3
 80112b6:	d101      	bne.n	80112bc <tcp_output+0x40>
    return ERR_OK;
 80112b8:	2300      	movs	r3, #0
 80112ba:	e1ce      	b.n	801165a <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80112c8:	4293      	cmp	r3, r2
 80112ca:	bf28      	it	cs
 80112cc:	4613      	movcs	r3, r2
 80112ce:	b29b      	uxth	r3, r3
 80112d0:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80112d6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 80112d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d10b      	bne.n	80112f6 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	8b5b      	ldrh	r3, [r3, #26]
 80112e2:	f003 0302 	and.w	r3, r3, #2
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	f000 81aa 	beq.w	8011640 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80112ec:	6878      	ldr	r0, [r7, #4]
 80112ee:	f000 fdcb 	bl	8011e88 <tcp_send_empty_ack>
 80112f2:	4603      	mov	r3, r0
 80112f4:	e1b1      	b.n	801165a <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80112f6:	6879      	ldr	r1, [r7, #4]
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	3304      	adds	r3, #4
 80112fc:	461a      	mov	r2, r3
 80112fe:	6878      	ldr	r0, [r7, #4]
 8011300:	f7ff f826 	bl	8010350 <tcp_route>
 8011304:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8011306:	697b      	ldr	r3, [r7, #20]
 8011308:	2b00      	cmp	r3, #0
 801130a:	d102      	bne.n	8011312 <tcp_output+0x96>
    return ERR_RTE;
 801130c:	f06f 0303 	mvn.w	r3, #3
 8011310:	e1a3      	b.n	801165a <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	2b00      	cmp	r3, #0
 8011316:	d003      	beq.n	8011320 <tcp_output+0xa4>
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	681b      	ldr	r3, [r3, #0]
 801131c:	2b00      	cmp	r3, #0
 801131e:	d111      	bne.n	8011344 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8011320:	697b      	ldr	r3, [r7, #20]
 8011322:	2b00      	cmp	r3, #0
 8011324:	d002      	beq.n	801132c <tcp_output+0xb0>
 8011326:	697b      	ldr	r3, [r7, #20]
 8011328:	3304      	adds	r3, #4
 801132a:	e000      	b.n	801132e <tcp_output+0xb2>
 801132c:	2300      	movs	r3, #0
 801132e:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8011330:	693b      	ldr	r3, [r7, #16]
 8011332:	2b00      	cmp	r3, #0
 8011334:	d102      	bne.n	801133c <tcp_output+0xc0>
      return ERR_RTE;
 8011336:	f06f 0303 	mvn.w	r3, #3
 801133a:	e18e      	b.n	801165a <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801133c:	693b      	ldr	r3, [r7, #16]
 801133e:	681a      	ldr	r2, [r3, #0]
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8011344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011346:	68db      	ldr	r3, [r3, #12]
 8011348:	685b      	ldr	r3, [r3, #4]
 801134a:	4618      	mov	r0, r3
 801134c:	f7f9 f977 	bl	800a63e <lwip_htonl>
 8011350:	4602      	mov	r2, r0
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011356:	1ad3      	subs	r3, r2, r3
 8011358:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801135a:	8912      	ldrh	r2, [r2, #8]
 801135c:	4413      	add	r3, r2
 801135e:	69ba      	ldr	r2, [r7, #24]
 8011360:	429a      	cmp	r2, r3
 8011362:	d227      	bcs.n	80113b4 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801136a:	461a      	mov	r2, r3
 801136c:	69bb      	ldr	r3, [r7, #24]
 801136e:	4293      	cmp	r3, r2
 8011370:	d114      	bne.n	801139c <tcp_output+0x120>
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011376:	2b00      	cmp	r3, #0
 8011378:	d110      	bne.n	801139c <tcp_output+0x120>
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8011380:	2b00      	cmp	r3, #0
 8011382:	d10b      	bne.n	801139c <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	2200      	movs	r2, #0
 8011388:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	2201      	movs	r2, #1
 8011390:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	2200      	movs	r2, #0
 8011398:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	8b5b      	ldrh	r3, [r3, #26]
 80113a0:	f003 0302 	and.w	r3, r3, #2
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	f000 814d 	beq.w	8011644 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 80113aa:	6878      	ldr	r0, [r7, #4]
 80113ac:	f000 fd6c 	bl	8011e88 <tcp_send_empty_ack>
 80113b0:	4603      	mov	r3, r0
 80113b2:	e152      	b.n	801165a <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	2200      	movs	r2, #0
 80113b8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80113c0:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80113c2:	6a3b      	ldr	r3, [r7, #32]
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	f000 811c 	beq.w	8011602 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 80113ca:	e002      	b.n	80113d2 <tcp_output+0x156>
 80113cc:	6a3b      	ldr	r3, [r7, #32]
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	623b      	str	r3, [r7, #32]
 80113d2:	6a3b      	ldr	r3, [r7, #32]
 80113d4:	681b      	ldr	r3, [r3, #0]
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d1f8      	bne.n	80113cc <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 80113da:	e112      	b.n	8011602 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80113dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113de:	68db      	ldr	r3, [r3, #12]
 80113e0:	899b      	ldrh	r3, [r3, #12]
 80113e2:	b29b      	uxth	r3, r3
 80113e4:	4618      	mov	r0, r3
 80113e6:	f7f9 f915 	bl	800a614 <lwip_htons>
 80113ea:	4603      	mov	r3, r0
 80113ec:	b2db      	uxtb	r3, r3
 80113ee:	f003 0304 	and.w	r3, r3, #4
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d006      	beq.n	8011404 <tcp_output+0x188>
 80113f6:	4b2f      	ldr	r3, [pc, #188]	@ (80114b4 <tcp_output+0x238>)
 80113f8:	f240 5236 	movw	r2, #1334	@ 0x536
 80113fc:	4932      	ldr	r1, [pc, #200]	@ (80114c8 <tcp_output+0x24c>)
 80113fe:	482f      	ldr	r0, [pc, #188]	@ (80114bc <tcp_output+0x240>)
 8011400:	f003 fee6 	bl	80151d0 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011408:	2b00      	cmp	r3, #0
 801140a:	d01f      	beq.n	801144c <tcp_output+0x1d0>
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	8b5b      	ldrh	r3, [r3, #26]
 8011410:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8011414:	2b00      	cmp	r3, #0
 8011416:	d119      	bne.n	801144c <tcp_output+0x1d0>
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801141c:	2b00      	cmp	r3, #0
 801141e:	d00b      	beq.n	8011438 <tcp_output+0x1bc>
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011424:	681b      	ldr	r3, [r3, #0]
 8011426:	2b00      	cmp	r3, #0
 8011428:	d110      	bne.n	801144c <tcp_output+0x1d0>
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801142e:	891a      	ldrh	r2, [r3, #8]
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011434:	429a      	cmp	r2, r3
 8011436:	d209      	bcs.n	801144c <tcp_output+0x1d0>
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801143e:	2b00      	cmp	r3, #0
 8011440:	d004      	beq.n	801144c <tcp_output+0x1d0>
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011448:	2b08      	cmp	r3, #8
 801144a:	d901      	bls.n	8011450 <tcp_output+0x1d4>
 801144c:	2301      	movs	r3, #1
 801144e:	e000      	b.n	8011452 <tcp_output+0x1d6>
 8011450:	2300      	movs	r3, #0
 8011452:	2b00      	cmp	r3, #0
 8011454:	d106      	bne.n	8011464 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	8b5b      	ldrh	r3, [r3, #26]
 801145a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801145e:	2b00      	cmp	r3, #0
 8011460:	f000 80e4 	beq.w	801162c <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	7d1b      	ldrb	r3, [r3, #20]
 8011468:	2b02      	cmp	r3, #2
 801146a:	d00d      	beq.n	8011488 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801146c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801146e:	68db      	ldr	r3, [r3, #12]
 8011470:	899b      	ldrh	r3, [r3, #12]
 8011472:	b29c      	uxth	r4, r3
 8011474:	2010      	movs	r0, #16
 8011476:	f7f9 f8cd 	bl	800a614 <lwip_htons>
 801147a:	4603      	mov	r3, r0
 801147c:	461a      	mov	r2, r3
 801147e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011480:	68db      	ldr	r3, [r3, #12]
 8011482:	4322      	orrs	r2, r4
 8011484:	b292      	uxth	r2, r2
 8011486:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8011488:	697a      	ldr	r2, [r7, #20]
 801148a:	6879      	ldr	r1, [r7, #4]
 801148c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801148e:	f000 f909 	bl	80116a4 <tcp_output_segment>
 8011492:	4603      	mov	r3, r0
 8011494:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8011496:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801149a:	2b00      	cmp	r3, #0
 801149c:	d016      	beq.n	80114cc <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	8b5b      	ldrh	r3, [r3, #26]
 80114a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114a6:	b29a      	uxth	r2, r3
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	835a      	strh	r2, [r3, #26]
      return err;
 80114ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80114b0:	e0d3      	b.n	801165a <tcp_output+0x3de>
 80114b2:	bf00      	nop
 80114b4:	080179b4 	.word	0x080179b4
 80114b8:	08017ef8 	.word	0x08017ef8
 80114bc:	08017a08 	.word	0x08017a08
 80114c0:	08017f10 	.word	0x08017f10
 80114c4:	20009b74 	.word	0x20009b74
 80114c8:	08017f38 	.word	0x08017f38
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 80114cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114ce:	681a      	ldr	r2, [r3, #0]
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	7d1b      	ldrb	r3, [r3, #20]
 80114d8:	2b02      	cmp	r3, #2
 80114da:	d006      	beq.n	80114ea <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	8b5b      	ldrh	r3, [r3, #26]
 80114e0:	f023 0303 	bic.w	r3, r3, #3
 80114e4:	b29a      	uxth	r2, r3
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80114ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114ec:	68db      	ldr	r3, [r3, #12]
 80114ee:	685b      	ldr	r3, [r3, #4]
 80114f0:	4618      	mov	r0, r3
 80114f2:	f7f9 f8a4 	bl	800a63e <lwip_htonl>
 80114f6:	4604      	mov	r4, r0
 80114f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114fa:	891b      	ldrh	r3, [r3, #8]
 80114fc:	461d      	mov	r5, r3
 80114fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011500:	68db      	ldr	r3, [r3, #12]
 8011502:	899b      	ldrh	r3, [r3, #12]
 8011504:	b29b      	uxth	r3, r3
 8011506:	4618      	mov	r0, r3
 8011508:	f7f9 f884 	bl	800a614 <lwip_htons>
 801150c:	4603      	mov	r3, r0
 801150e:	b2db      	uxtb	r3, r3
 8011510:	f003 0303 	and.w	r3, r3, #3
 8011514:	2b00      	cmp	r3, #0
 8011516:	d001      	beq.n	801151c <tcp_output+0x2a0>
 8011518:	2301      	movs	r3, #1
 801151a:	e000      	b.n	801151e <tcp_output+0x2a2>
 801151c:	2300      	movs	r3, #0
 801151e:	442b      	add	r3, r5
 8011520:	4423      	add	r3, r4
 8011522:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011528:	68bb      	ldr	r3, [r7, #8]
 801152a:	1ad3      	subs	r3, r2, r3
 801152c:	2b00      	cmp	r3, #0
 801152e:	da02      	bge.n	8011536 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	68ba      	ldr	r2, [r7, #8]
 8011534:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8011536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011538:	891b      	ldrh	r3, [r3, #8]
 801153a:	461c      	mov	r4, r3
 801153c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801153e:	68db      	ldr	r3, [r3, #12]
 8011540:	899b      	ldrh	r3, [r3, #12]
 8011542:	b29b      	uxth	r3, r3
 8011544:	4618      	mov	r0, r3
 8011546:	f7f9 f865 	bl	800a614 <lwip_htons>
 801154a:	4603      	mov	r3, r0
 801154c:	b2db      	uxtb	r3, r3
 801154e:	f003 0303 	and.w	r3, r3, #3
 8011552:	2b00      	cmp	r3, #0
 8011554:	d001      	beq.n	801155a <tcp_output+0x2de>
 8011556:	2301      	movs	r3, #1
 8011558:	e000      	b.n	801155c <tcp_output+0x2e0>
 801155a:	2300      	movs	r3, #0
 801155c:	4423      	add	r3, r4
 801155e:	2b00      	cmp	r3, #0
 8011560:	d049      	beq.n	80115f6 <tcp_output+0x37a>
      seg->next = NULL;
 8011562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011564:	2200      	movs	r2, #0
 8011566:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801156c:	2b00      	cmp	r3, #0
 801156e:	d105      	bne.n	801157c <tcp_output+0x300>
        pcb->unacked = seg;
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011574:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 8011576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011578:	623b      	str	r3, [r7, #32]
 801157a:	e03f      	b.n	80115fc <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801157c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801157e:	68db      	ldr	r3, [r3, #12]
 8011580:	685b      	ldr	r3, [r3, #4]
 8011582:	4618      	mov	r0, r3
 8011584:	f7f9 f85b 	bl	800a63e <lwip_htonl>
 8011588:	4604      	mov	r4, r0
 801158a:	6a3b      	ldr	r3, [r7, #32]
 801158c:	68db      	ldr	r3, [r3, #12]
 801158e:	685b      	ldr	r3, [r3, #4]
 8011590:	4618      	mov	r0, r3
 8011592:	f7f9 f854 	bl	800a63e <lwip_htonl>
 8011596:	4603      	mov	r3, r0
 8011598:	1ae3      	subs	r3, r4, r3
 801159a:	2b00      	cmp	r3, #0
 801159c:	da24      	bge.n	80115e8 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	3370      	adds	r3, #112	@ 0x70
 80115a2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80115a4:	e002      	b.n	80115ac <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80115a6:	69fb      	ldr	r3, [r7, #28]
 80115a8:	681b      	ldr	r3, [r3, #0]
 80115aa:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80115ac:	69fb      	ldr	r3, [r7, #28]
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d011      	beq.n	80115d8 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80115b4:	69fb      	ldr	r3, [r7, #28]
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	68db      	ldr	r3, [r3, #12]
 80115ba:	685b      	ldr	r3, [r3, #4]
 80115bc:	4618      	mov	r0, r3
 80115be:	f7f9 f83e 	bl	800a63e <lwip_htonl>
 80115c2:	4604      	mov	r4, r0
 80115c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115c6:	68db      	ldr	r3, [r3, #12]
 80115c8:	685b      	ldr	r3, [r3, #4]
 80115ca:	4618      	mov	r0, r3
 80115cc:	f7f9 f837 	bl	800a63e <lwip_htonl>
 80115d0:	4603      	mov	r3, r0
 80115d2:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	dbe6      	blt.n	80115a6 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 80115d8:	69fb      	ldr	r3, [r7, #28]
 80115da:	681a      	ldr	r2, [r3, #0]
 80115dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115de:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80115e0:	69fb      	ldr	r3, [r7, #28]
 80115e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80115e4:	601a      	str	r2, [r3, #0]
 80115e6:	e009      	b.n	80115fc <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80115e8:	6a3b      	ldr	r3, [r7, #32]
 80115ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80115ec:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80115ee:	6a3b      	ldr	r3, [r7, #32]
 80115f0:	681b      	ldr	r3, [r3, #0]
 80115f2:	623b      	str	r3, [r7, #32]
 80115f4:	e002      	b.n	80115fc <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80115f6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80115f8:	f7fb ff3d 	bl	800d476 <tcp_seg_free>
    }
    seg = pcb->unsent;
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011600:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 8011602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011604:	2b00      	cmp	r3, #0
 8011606:	d012      	beq.n	801162e <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8011608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801160a:	68db      	ldr	r3, [r3, #12]
 801160c:	685b      	ldr	r3, [r3, #4]
 801160e:	4618      	mov	r0, r3
 8011610:	f7f9 f815 	bl	800a63e <lwip_htonl>
 8011614:	4602      	mov	r2, r0
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801161a:	1ad3      	subs	r3, r2, r3
 801161c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801161e:	8912      	ldrh	r2, [r2, #8]
 8011620:	4413      	add	r3, r2
  while (seg != NULL &&
 8011622:	69ba      	ldr	r2, [r7, #24]
 8011624:	429a      	cmp	r2, r3
 8011626:	f4bf aed9 	bcs.w	80113dc <tcp_output+0x160>
 801162a:	e000      	b.n	801162e <tcp_output+0x3b2>
      break;
 801162c:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011632:	2b00      	cmp	r3, #0
 8011634:	d108      	bne.n	8011648 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	2200      	movs	r2, #0
 801163a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801163e:	e004      	b.n	801164a <tcp_output+0x3ce>
    goto output_done;
 8011640:	bf00      	nop
 8011642:	e002      	b.n	801164a <tcp_output+0x3ce>
    goto output_done;
 8011644:	bf00      	nop
 8011646:	e000      	b.n	801164a <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8011648:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	8b5b      	ldrh	r3, [r3, #26]
 801164e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011652:	b29a      	uxth	r2, r3
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8011658:	2300      	movs	r3, #0
}
 801165a:	4618      	mov	r0, r3
 801165c:	3728      	adds	r7, #40	@ 0x28
 801165e:	46bd      	mov	sp, r7
 8011660:	bdb0      	pop	{r4, r5, r7, pc}
 8011662:	bf00      	nop

08011664 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8011664:	b580      	push	{r7, lr}
 8011666:	b082      	sub	sp, #8
 8011668:	af00      	add	r7, sp, #0
 801166a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	2b00      	cmp	r3, #0
 8011670:	d106      	bne.n	8011680 <tcp_output_segment_busy+0x1c>
 8011672:	4b09      	ldr	r3, [pc, #36]	@ (8011698 <tcp_output_segment_busy+0x34>)
 8011674:	f240 529a 	movw	r2, #1434	@ 0x59a
 8011678:	4908      	ldr	r1, [pc, #32]	@ (801169c <tcp_output_segment_busy+0x38>)
 801167a:	4809      	ldr	r0, [pc, #36]	@ (80116a0 <tcp_output_segment_busy+0x3c>)
 801167c:	f003 fda8 	bl	80151d0 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	685b      	ldr	r3, [r3, #4]
 8011684:	7b9b      	ldrb	r3, [r3, #14]
 8011686:	2b01      	cmp	r3, #1
 8011688:	d001      	beq.n	801168e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801168a:	2301      	movs	r3, #1
 801168c:	e000      	b.n	8011690 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801168e:	2300      	movs	r3, #0
}
 8011690:	4618      	mov	r0, r3
 8011692:	3708      	adds	r7, #8
 8011694:	46bd      	mov	sp, r7
 8011696:	bd80      	pop	{r7, pc}
 8011698:	080179b4 	.word	0x080179b4
 801169c:	08017f50 	.word	0x08017f50
 80116a0:	08017a08 	.word	0x08017a08

080116a4 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80116a4:	b5b0      	push	{r4, r5, r7, lr}
 80116a6:	b08c      	sub	sp, #48	@ 0x30
 80116a8:	af04      	add	r7, sp, #16
 80116aa:	60f8      	str	r0, [r7, #12]
 80116ac:	60b9      	str	r1, [r7, #8]
 80116ae:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 80116b0:	68fb      	ldr	r3, [r7, #12]
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d106      	bne.n	80116c4 <tcp_output_segment+0x20>
 80116b6:	4b64      	ldr	r3, [pc, #400]	@ (8011848 <tcp_output_segment+0x1a4>)
 80116b8:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 80116bc:	4963      	ldr	r1, [pc, #396]	@ (801184c <tcp_output_segment+0x1a8>)
 80116be:	4864      	ldr	r0, [pc, #400]	@ (8011850 <tcp_output_segment+0x1ac>)
 80116c0:	f003 fd86 	bl	80151d0 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80116c4:	68bb      	ldr	r3, [r7, #8]
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d106      	bne.n	80116d8 <tcp_output_segment+0x34>
 80116ca:	4b5f      	ldr	r3, [pc, #380]	@ (8011848 <tcp_output_segment+0x1a4>)
 80116cc:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 80116d0:	4960      	ldr	r1, [pc, #384]	@ (8011854 <tcp_output_segment+0x1b0>)
 80116d2:	485f      	ldr	r0, [pc, #380]	@ (8011850 <tcp_output_segment+0x1ac>)
 80116d4:	f003 fd7c 	bl	80151d0 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d106      	bne.n	80116ec <tcp_output_segment+0x48>
 80116de:	4b5a      	ldr	r3, [pc, #360]	@ (8011848 <tcp_output_segment+0x1a4>)
 80116e0:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 80116e4:	495c      	ldr	r1, [pc, #368]	@ (8011858 <tcp_output_segment+0x1b4>)
 80116e6:	485a      	ldr	r0, [pc, #360]	@ (8011850 <tcp_output_segment+0x1ac>)
 80116e8:	f003 fd72 	bl	80151d0 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80116ec:	68f8      	ldr	r0, [r7, #12]
 80116ee:	f7ff ffb9 	bl	8011664 <tcp_output_segment_busy>
 80116f2:	4603      	mov	r3, r0
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d001      	beq.n	80116fc <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80116f8:	2300      	movs	r3, #0
 80116fa:	e0a1      	b.n	8011840 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80116fc:	68bb      	ldr	r3, [r7, #8]
 80116fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011700:	68fb      	ldr	r3, [r7, #12]
 8011702:	68dc      	ldr	r4, [r3, #12]
 8011704:	4610      	mov	r0, r2
 8011706:	f7f8 ff9a 	bl	800a63e <lwip_htonl>
 801170a:	4603      	mov	r3, r0
 801170c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801170e:	68bb      	ldr	r3, [r7, #8]
 8011710:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8011712:	68fb      	ldr	r3, [r7, #12]
 8011714:	68dc      	ldr	r4, [r3, #12]
 8011716:	4610      	mov	r0, r2
 8011718:	f7f8 ff7c 	bl	800a614 <lwip_htons>
 801171c:	4603      	mov	r3, r0
 801171e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8011720:	68bb      	ldr	r3, [r7, #8]
 8011722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011724:	68ba      	ldr	r2, [r7, #8]
 8011726:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8011728:	441a      	add	r2, r3
 801172a:	68bb      	ldr	r3, [r7, #8]
 801172c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801172e:	68fb      	ldr	r3, [r7, #12]
 8011730:	68db      	ldr	r3, [r3, #12]
 8011732:	3314      	adds	r3, #20
 8011734:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	7a9b      	ldrb	r3, [r3, #10]
 801173a:	f003 0301 	and.w	r3, r3, #1
 801173e:	2b00      	cmp	r3, #0
 8011740:	d015      	beq.n	801176e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8011742:	68bb      	ldr	r3, [r7, #8]
 8011744:	3304      	adds	r3, #4
 8011746:	461a      	mov	r2, r3
 8011748:	6879      	ldr	r1, [r7, #4]
 801174a:	f44f 7006 	mov.w	r0, #536	@ 0x218
 801174e:	f7fc fa39 	bl	800dbc4 <tcp_eff_send_mss_netif>
 8011752:	4603      	mov	r3, r0
 8011754:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8011756:	8b7b      	ldrh	r3, [r7, #26]
 8011758:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 801175c:	4618      	mov	r0, r3
 801175e:	f7f8 ff6e 	bl	800a63e <lwip_htonl>
 8011762:	4602      	mov	r2, r0
 8011764:	69fb      	ldr	r3, [r7, #28]
 8011766:	601a      	str	r2, [r3, #0]
    opts += 1;
 8011768:	69fb      	ldr	r3, [r7, #28]
 801176a:	3304      	adds	r3, #4
 801176c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801176e:	68bb      	ldr	r3, [r7, #8]
 8011770:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8011774:	2b00      	cmp	r3, #0
 8011776:	da02      	bge.n	801177e <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8011778:	68bb      	ldr	r3, [r7, #8]
 801177a:	2200      	movs	r2, #0
 801177c:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 801177e:	68bb      	ldr	r3, [r7, #8]
 8011780:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011782:	2b00      	cmp	r3, #0
 8011784:	d10c      	bne.n	80117a0 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8011786:	4b35      	ldr	r3, [pc, #212]	@ (801185c <tcp_output_segment+0x1b8>)
 8011788:	681a      	ldr	r2, [r3, #0]
 801178a:	68bb      	ldr	r3, [r7, #8]
 801178c:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801178e:	68fb      	ldr	r3, [r7, #12]
 8011790:	68db      	ldr	r3, [r3, #12]
 8011792:	685b      	ldr	r3, [r3, #4]
 8011794:	4618      	mov	r0, r3
 8011796:	f7f8 ff52 	bl	800a63e <lwip_htonl>
 801179a:	4602      	mov	r2, r0
 801179c:	68bb      	ldr	r3, [r7, #8]
 801179e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80117a0:	68fb      	ldr	r3, [r7, #12]
 80117a2:	68da      	ldr	r2, [r3, #12]
 80117a4:	68fb      	ldr	r3, [r7, #12]
 80117a6:	685b      	ldr	r3, [r3, #4]
 80117a8:	685b      	ldr	r3, [r3, #4]
 80117aa:	1ad3      	subs	r3, r2, r3
 80117ac:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80117ae:	68fb      	ldr	r3, [r7, #12]
 80117b0:	685b      	ldr	r3, [r3, #4]
 80117b2:	8959      	ldrh	r1, [r3, #10]
 80117b4:	68fb      	ldr	r3, [r7, #12]
 80117b6:	685b      	ldr	r3, [r3, #4]
 80117b8:	8b3a      	ldrh	r2, [r7, #24]
 80117ba:	1a8a      	subs	r2, r1, r2
 80117bc:	b292      	uxth	r2, r2
 80117be:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80117c0:	68fb      	ldr	r3, [r7, #12]
 80117c2:	685b      	ldr	r3, [r3, #4]
 80117c4:	8919      	ldrh	r1, [r3, #8]
 80117c6:	68fb      	ldr	r3, [r7, #12]
 80117c8:	685b      	ldr	r3, [r3, #4]
 80117ca:	8b3a      	ldrh	r2, [r7, #24]
 80117cc:	1a8a      	subs	r2, r1, r2
 80117ce:	b292      	uxth	r2, r2
 80117d0:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80117d2:	68fb      	ldr	r3, [r7, #12]
 80117d4:	685b      	ldr	r3, [r3, #4]
 80117d6:	68fa      	ldr	r2, [r7, #12]
 80117d8:	68d2      	ldr	r2, [r2, #12]
 80117da:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80117dc:	68fb      	ldr	r3, [r7, #12]
 80117de:	68db      	ldr	r3, [r3, #12]
 80117e0:	2200      	movs	r2, #0
 80117e2:	741a      	strb	r2, [r3, #16]
 80117e4:	2200      	movs	r2, #0
 80117e6:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80117e8:	68fb      	ldr	r3, [r7, #12]
 80117ea:	68da      	ldr	r2, [r3, #12]
 80117ec:	68fb      	ldr	r3, [r7, #12]
 80117ee:	7a9b      	ldrb	r3, [r3, #10]
 80117f0:	f003 0301 	and.w	r3, r3, #1
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d001      	beq.n	80117fc <tcp_output_segment+0x158>
 80117f8:	2318      	movs	r3, #24
 80117fa:	e000      	b.n	80117fe <tcp_output_segment+0x15a>
 80117fc:	2314      	movs	r3, #20
 80117fe:	4413      	add	r3, r2
 8011800:	69fa      	ldr	r2, [r7, #28]
 8011802:	429a      	cmp	r2, r3
 8011804:	d006      	beq.n	8011814 <tcp_output_segment+0x170>
 8011806:	4b10      	ldr	r3, [pc, #64]	@ (8011848 <tcp_output_segment+0x1a4>)
 8011808:	f240 621c 	movw	r2, #1564	@ 0x61c
 801180c:	4914      	ldr	r1, [pc, #80]	@ (8011860 <tcp_output_segment+0x1bc>)
 801180e:	4810      	ldr	r0, [pc, #64]	@ (8011850 <tcp_output_segment+0x1ac>)
 8011810:	f003 fcde 	bl	80151d0 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8011814:	68fb      	ldr	r3, [r7, #12]
 8011816:	6858      	ldr	r0, [r3, #4]
 8011818:	68b9      	ldr	r1, [r7, #8]
 801181a:	68bb      	ldr	r3, [r7, #8]
 801181c:	1d1c      	adds	r4, r3, #4
 801181e:	68bb      	ldr	r3, [r7, #8]
 8011820:	7add      	ldrb	r5, [r3, #11]
 8011822:	68bb      	ldr	r3, [r7, #8]
 8011824:	7a9b      	ldrb	r3, [r3, #10]
 8011826:	687a      	ldr	r2, [r7, #4]
 8011828:	9202      	str	r2, [sp, #8]
 801182a:	2206      	movs	r2, #6
 801182c:	9201      	str	r2, [sp, #4]
 801182e:	9300      	str	r3, [sp, #0]
 8011830:	462b      	mov	r3, r5
 8011832:	4622      	mov	r2, r4
 8011834:	f002 fa34 	bl	8013ca0 <ip4_output_if>
 8011838:	4603      	mov	r3, r0
 801183a:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801183c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011840:	4618      	mov	r0, r3
 8011842:	3720      	adds	r7, #32
 8011844:	46bd      	mov	sp, r7
 8011846:	bdb0      	pop	{r4, r5, r7, pc}
 8011848:	080179b4 	.word	0x080179b4
 801184c:	08017f78 	.word	0x08017f78
 8011850:	08017a08 	.word	0x08017a08
 8011854:	08017f98 	.word	0x08017f98
 8011858:	08017fb8 	.word	0x08017fb8
 801185c:	20009b28 	.word	0x20009b28
 8011860:	08017fdc 	.word	0x08017fdc

08011864 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8011864:	b5b0      	push	{r4, r5, r7, lr}
 8011866:	b084      	sub	sp, #16
 8011868:	af00      	add	r7, sp, #0
 801186a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	2b00      	cmp	r3, #0
 8011870:	d106      	bne.n	8011880 <tcp_rexmit_rto_prepare+0x1c>
 8011872:	4b31      	ldr	r3, [pc, #196]	@ (8011938 <tcp_rexmit_rto_prepare+0xd4>)
 8011874:	f240 6263 	movw	r2, #1635	@ 0x663
 8011878:	4930      	ldr	r1, [pc, #192]	@ (801193c <tcp_rexmit_rto_prepare+0xd8>)
 801187a:	4831      	ldr	r0, [pc, #196]	@ (8011940 <tcp_rexmit_rto_prepare+0xdc>)
 801187c:	f003 fca8 	bl	80151d0 <iprintf>

  if (pcb->unacked == NULL) {
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011884:	2b00      	cmp	r3, #0
 8011886:	d102      	bne.n	801188e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8011888:	f06f 0305 	mvn.w	r3, #5
 801188c:	e050      	b.n	8011930 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011892:	60fb      	str	r3, [r7, #12]
 8011894:	e00b      	b.n	80118ae <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8011896:	68f8      	ldr	r0, [r7, #12]
 8011898:	f7ff fee4 	bl	8011664 <tcp_output_segment_busy>
 801189c:	4603      	mov	r3, r0
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d002      	beq.n	80118a8 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 80118a2:	f06f 0305 	mvn.w	r3, #5
 80118a6:	e043      	b.n	8011930 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	681b      	ldr	r3, [r3, #0]
 80118ac:	60fb      	str	r3, [r7, #12]
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	681b      	ldr	r3, [r3, #0]
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d1ef      	bne.n	8011896 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80118b6:	68f8      	ldr	r0, [r7, #12]
 80118b8:	f7ff fed4 	bl	8011664 <tcp_output_segment_busy>
 80118bc:	4603      	mov	r3, r0
 80118be:	2b00      	cmp	r3, #0
 80118c0:	d002      	beq.n	80118c8 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80118c2:	f06f 0305 	mvn.w	r3, #5
 80118c6:	e033      	b.n	8011930 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80118c8:	687b      	ldr	r3, [r7, #4]
 80118ca:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	2200      	movs	r2, #0
 80118dc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	8b5b      	ldrh	r3, [r3, #26]
 80118e2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80118e6:	b29a      	uxth	r2, r3
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80118ec:	68fb      	ldr	r3, [r7, #12]
 80118ee:	68db      	ldr	r3, [r3, #12]
 80118f0:	685b      	ldr	r3, [r3, #4]
 80118f2:	4618      	mov	r0, r3
 80118f4:	f7f8 fea3 	bl	800a63e <lwip_htonl>
 80118f8:	4604      	mov	r4, r0
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	891b      	ldrh	r3, [r3, #8]
 80118fe:	461d      	mov	r5, r3
 8011900:	68fb      	ldr	r3, [r7, #12]
 8011902:	68db      	ldr	r3, [r3, #12]
 8011904:	899b      	ldrh	r3, [r3, #12]
 8011906:	b29b      	uxth	r3, r3
 8011908:	4618      	mov	r0, r3
 801190a:	f7f8 fe83 	bl	800a614 <lwip_htons>
 801190e:	4603      	mov	r3, r0
 8011910:	b2db      	uxtb	r3, r3
 8011912:	f003 0303 	and.w	r3, r3, #3
 8011916:	2b00      	cmp	r3, #0
 8011918:	d001      	beq.n	801191e <tcp_rexmit_rto_prepare+0xba>
 801191a:	2301      	movs	r3, #1
 801191c:	e000      	b.n	8011920 <tcp_rexmit_rto_prepare+0xbc>
 801191e:	2300      	movs	r3, #0
 8011920:	442b      	add	r3, r5
 8011922:	18e2      	adds	r2, r4, r3
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	2200      	movs	r2, #0
 801192c:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 801192e:	2300      	movs	r3, #0
}
 8011930:	4618      	mov	r0, r3
 8011932:	3710      	adds	r7, #16
 8011934:	46bd      	mov	sp, r7
 8011936:	bdb0      	pop	{r4, r5, r7, pc}
 8011938:	080179b4 	.word	0x080179b4
 801193c:	08017ff0 	.word	0x08017ff0
 8011940:	08017a08 	.word	0x08017a08

08011944 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8011944:	b580      	push	{r7, lr}
 8011946:	b082      	sub	sp, #8
 8011948:	af00      	add	r7, sp, #0
 801194a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	2b00      	cmp	r3, #0
 8011950:	d106      	bne.n	8011960 <tcp_rexmit_rto_commit+0x1c>
 8011952:	4b0d      	ldr	r3, [pc, #52]	@ (8011988 <tcp_rexmit_rto_commit+0x44>)
 8011954:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8011958:	490c      	ldr	r1, [pc, #48]	@ (801198c <tcp_rexmit_rto_commit+0x48>)
 801195a:	480d      	ldr	r0, [pc, #52]	@ (8011990 <tcp_rexmit_rto_commit+0x4c>)
 801195c:	f003 fc38 	bl	80151d0 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011966:	2bff      	cmp	r3, #255	@ 0xff
 8011968:	d007      	beq.n	801197a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011970:	3301      	adds	r3, #1
 8011972:	b2da      	uxtb	r2, r3
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801197a:	6878      	ldr	r0, [r7, #4]
 801197c:	f7ff fc7e 	bl	801127c <tcp_output>
}
 8011980:	bf00      	nop
 8011982:	3708      	adds	r7, #8
 8011984:	46bd      	mov	sp, r7
 8011986:	bd80      	pop	{r7, pc}
 8011988:	080179b4 	.word	0x080179b4
 801198c:	08018014 	.word	0x08018014
 8011990:	08017a08 	.word	0x08017a08

08011994 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8011994:	b580      	push	{r7, lr}
 8011996:	b082      	sub	sp, #8
 8011998:	af00      	add	r7, sp, #0
 801199a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d106      	bne.n	80119b0 <tcp_rexmit_rto+0x1c>
 80119a2:	4b0a      	ldr	r3, [pc, #40]	@ (80119cc <tcp_rexmit_rto+0x38>)
 80119a4:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 80119a8:	4909      	ldr	r1, [pc, #36]	@ (80119d0 <tcp_rexmit_rto+0x3c>)
 80119aa:	480a      	ldr	r0, [pc, #40]	@ (80119d4 <tcp_rexmit_rto+0x40>)
 80119ac:	f003 fc10 	bl	80151d0 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80119b0:	6878      	ldr	r0, [r7, #4]
 80119b2:	f7ff ff57 	bl	8011864 <tcp_rexmit_rto_prepare>
 80119b6:	4603      	mov	r3, r0
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d102      	bne.n	80119c2 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80119bc:	6878      	ldr	r0, [r7, #4]
 80119be:	f7ff ffc1 	bl	8011944 <tcp_rexmit_rto_commit>
  }
}
 80119c2:	bf00      	nop
 80119c4:	3708      	adds	r7, #8
 80119c6:	46bd      	mov	sp, r7
 80119c8:	bd80      	pop	{r7, pc}
 80119ca:	bf00      	nop
 80119cc:	080179b4 	.word	0x080179b4
 80119d0:	08018038 	.word	0x08018038
 80119d4:	08017a08 	.word	0x08017a08

080119d8 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 80119d8:	b590      	push	{r4, r7, lr}
 80119da:	b085      	sub	sp, #20
 80119dc:	af00      	add	r7, sp, #0
 80119de:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d106      	bne.n	80119f4 <tcp_rexmit+0x1c>
 80119e6:	4b2f      	ldr	r3, [pc, #188]	@ (8011aa4 <tcp_rexmit+0xcc>)
 80119e8:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 80119ec:	492e      	ldr	r1, [pc, #184]	@ (8011aa8 <tcp_rexmit+0xd0>)
 80119ee:	482f      	ldr	r0, [pc, #188]	@ (8011aac <tcp_rexmit+0xd4>)
 80119f0:	f003 fbee 	bl	80151d0 <iprintf>

  if (pcb->unacked == NULL) {
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d102      	bne.n	8011a02 <tcp_rexmit+0x2a>
    return ERR_VAL;
 80119fc:	f06f 0305 	mvn.w	r3, #5
 8011a00:	e04c      	b.n	8011a9c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011a06:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8011a08:	68b8      	ldr	r0, [r7, #8]
 8011a0a:	f7ff fe2b 	bl	8011664 <tcp_output_segment_busy>
 8011a0e:	4603      	mov	r3, r0
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d002      	beq.n	8011a1a <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8011a14:	f06f 0305 	mvn.w	r3, #5
 8011a18:	e040      	b.n	8011a9c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8011a1a:	68bb      	ldr	r3, [r7, #8]
 8011a1c:	681a      	ldr	r2, [r3, #0]
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	336c      	adds	r3, #108	@ 0x6c
 8011a26:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8011a28:	e002      	b.n	8011a30 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8011a2a:	68fb      	ldr	r3, [r7, #12]
 8011a2c:	681b      	ldr	r3, [r3, #0]
 8011a2e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8011a30:	68fb      	ldr	r3, [r7, #12]
 8011a32:	681b      	ldr	r3, [r3, #0]
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	d011      	beq.n	8011a5c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8011a38:	68fb      	ldr	r3, [r7, #12]
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	68db      	ldr	r3, [r3, #12]
 8011a3e:	685b      	ldr	r3, [r3, #4]
 8011a40:	4618      	mov	r0, r3
 8011a42:	f7f8 fdfc 	bl	800a63e <lwip_htonl>
 8011a46:	4604      	mov	r4, r0
 8011a48:	68bb      	ldr	r3, [r7, #8]
 8011a4a:	68db      	ldr	r3, [r3, #12]
 8011a4c:	685b      	ldr	r3, [r3, #4]
 8011a4e:	4618      	mov	r0, r3
 8011a50:	f7f8 fdf5 	bl	800a63e <lwip_htonl>
 8011a54:	4603      	mov	r3, r0
 8011a56:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	dbe6      	blt.n	8011a2a <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8011a5c:	68fb      	ldr	r3, [r7, #12]
 8011a5e:	681a      	ldr	r2, [r3, #0]
 8011a60:	68bb      	ldr	r3, [r7, #8]
 8011a62:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8011a64:	68fb      	ldr	r3, [r7, #12]
 8011a66:	68ba      	ldr	r2, [r7, #8]
 8011a68:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8011a6a:	68bb      	ldr	r3, [r7, #8]
 8011a6c:	681b      	ldr	r3, [r3, #0]
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d103      	bne.n	8011a7a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	2200      	movs	r2, #0
 8011a76:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011a80:	2bff      	cmp	r3, #255	@ 0xff
 8011a82:	d007      	beq.n	8011a94 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011a8a:	3301      	adds	r3, #1
 8011a8c:	b2da      	uxtb	r2, r3
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	2200      	movs	r2, #0
 8011a98:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8011a9a:	2300      	movs	r3, #0
}
 8011a9c:	4618      	mov	r0, r3
 8011a9e:	3714      	adds	r7, #20
 8011aa0:	46bd      	mov	sp, r7
 8011aa2:	bd90      	pop	{r4, r7, pc}
 8011aa4:	080179b4 	.word	0x080179b4
 8011aa8:	08018054 	.word	0x08018054
 8011aac:	08017a08 	.word	0x08017a08

08011ab0 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8011ab0:	b580      	push	{r7, lr}
 8011ab2:	b082      	sub	sp, #8
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	d106      	bne.n	8011acc <tcp_rexmit_fast+0x1c>
 8011abe:	4b2a      	ldr	r3, [pc, #168]	@ (8011b68 <tcp_rexmit_fast+0xb8>)
 8011ac0:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8011ac4:	4929      	ldr	r1, [pc, #164]	@ (8011b6c <tcp_rexmit_fast+0xbc>)
 8011ac6:	482a      	ldr	r0, [pc, #168]	@ (8011b70 <tcp_rexmit_fast+0xc0>)
 8011ac8:	f003 fb82 	bl	80151d0 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d045      	beq.n	8011b60 <tcp_rexmit_fast+0xb0>
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	8b5b      	ldrh	r3, [r3, #26]
 8011ad8:	f003 0304 	and.w	r3, r3, #4
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	d13f      	bne.n	8011b60 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8011ae0:	6878      	ldr	r0, [r7, #4]
 8011ae2:	f7ff ff79 	bl	80119d8 <tcp_rexmit>
 8011ae6:	4603      	mov	r3, r0
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d139      	bne.n	8011b60 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8011af8:	4293      	cmp	r3, r2
 8011afa:	bf28      	it	cs
 8011afc:	4613      	movcs	r3, r2
 8011afe:	b29b      	uxth	r3, r3
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	da00      	bge.n	8011b06 <tcp_rexmit_fast+0x56>
 8011b04:	3301      	adds	r3, #1
 8011b06:	105b      	asrs	r3, r3, #1
 8011b08:	b29a      	uxth	r2, r3
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8011b16:	461a      	mov	r2, r3
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011b1c:	005b      	lsls	r3, r3, #1
 8011b1e:	429a      	cmp	r2, r3
 8011b20:	d206      	bcs.n	8011b30 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011b26:	005b      	lsls	r3, r3, #1
 8011b28:	b29a      	uxth	r2, r3
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011b3a:	4619      	mov	r1, r3
 8011b3c:	0049      	lsls	r1, r1, #1
 8011b3e:	440b      	add	r3, r1
 8011b40:	b29b      	uxth	r3, r3
 8011b42:	4413      	add	r3, r2
 8011b44:	b29a      	uxth	r2, r3
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	8b5b      	ldrh	r3, [r3, #26]
 8011b50:	f043 0304 	orr.w	r3, r3, #4
 8011b54:	b29a      	uxth	r2, r3
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	2200      	movs	r2, #0
 8011b5e:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8011b60:	bf00      	nop
 8011b62:	3708      	adds	r7, #8
 8011b64:	46bd      	mov	sp, r7
 8011b66:	bd80      	pop	{r7, pc}
 8011b68:	080179b4 	.word	0x080179b4
 8011b6c:	0801806c 	.word	0x0801806c
 8011b70:	08017a08 	.word	0x08017a08

08011b74 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8011b74:	b580      	push	{r7, lr}
 8011b76:	b086      	sub	sp, #24
 8011b78:	af00      	add	r7, sp, #0
 8011b7a:	60f8      	str	r0, [r7, #12]
 8011b7c:	607b      	str	r3, [r7, #4]
 8011b7e:	460b      	mov	r3, r1
 8011b80:	817b      	strh	r3, [r7, #10]
 8011b82:	4613      	mov	r3, r2
 8011b84:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8011b86:	897a      	ldrh	r2, [r7, #10]
 8011b88:	893b      	ldrh	r3, [r7, #8]
 8011b8a:	4413      	add	r3, r2
 8011b8c:	b29b      	uxth	r3, r3
 8011b8e:	3314      	adds	r3, #20
 8011b90:	b29b      	uxth	r3, r3
 8011b92:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011b96:	4619      	mov	r1, r3
 8011b98:	2022      	movs	r0, #34	@ 0x22
 8011b9a:	f7f9 fdb5 	bl	800b708 <pbuf_alloc>
 8011b9e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8011ba0:	697b      	ldr	r3, [r7, #20]
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	d04d      	beq.n	8011c42 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8011ba6:	897b      	ldrh	r3, [r7, #10]
 8011ba8:	3313      	adds	r3, #19
 8011baa:	697a      	ldr	r2, [r7, #20]
 8011bac:	8952      	ldrh	r2, [r2, #10]
 8011bae:	4293      	cmp	r3, r2
 8011bb0:	db06      	blt.n	8011bc0 <tcp_output_alloc_header_common+0x4c>
 8011bb2:	4b26      	ldr	r3, [pc, #152]	@ (8011c4c <tcp_output_alloc_header_common+0xd8>)
 8011bb4:	f240 7223 	movw	r2, #1827	@ 0x723
 8011bb8:	4925      	ldr	r1, [pc, #148]	@ (8011c50 <tcp_output_alloc_header_common+0xdc>)
 8011bba:	4826      	ldr	r0, [pc, #152]	@ (8011c54 <tcp_output_alloc_header_common+0xe0>)
 8011bbc:	f003 fb08 	bl	80151d0 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8011bc0:	697b      	ldr	r3, [r7, #20]
 8011bc2:	685b      	ldr	r3, [r3, #4]
 8011bc4:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8011bc6:	8c3b      	ldrh	r3, [r7, #32]
 8011bc8:	4618      	mov	r0, r3
 8011bca:	f7f8 fd23 	bl	800a614 <lwip_htons>
 8011bce:	4603      	mov	r3, r0
 8011bd0:	461a      	mov	r2, r3
 8011bd2:	693b      	ldr	r3, [r7, #16]
 8011bd4:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8011bd6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011bd8:	4618      	mov	r0, r3
 8011bda:	f7f8 fd1b 	bl	800a614 <lwip_htons>
 8011bde:	4603      	mov	r3, r0
 8011be0:	461a      	mov	r2, r3
 8011be2:	693b      	ldr	r3, [r7, #16]
 8011be4:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8011be6:	693b      	ldr	r3, [r7, #16]
 8011be8:	687a      	ldr	r2, [r7, #4]
 8011bea:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8011bec:	68f8      	ldr	r0, [r7, #12]
 8011bee:	f7f8 fd26 	bl	800a63e <lwip_htonl>
 8011bf2:	4602      	mov	r2, r0
 8011bf4:	693b      	ldr	r3, [r7, #16]
 8011bf6:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8011bf8:	897b      	ldrh	r3, [r7, #10]
 8011bfa:	089b      	lsrs	r3, r3, #2
 8011bfc:	b29b      	uxth	r3, r3
 8011bfe:	3305      	adds	r3, #5
 8011c00:	b29b      	uxth	r3, r3
 8011c02:	031b      	lsls	r3, r3, #12
 8011c04:	b29a      	uxth	r2, r3
 8011c06:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011c0a:	b29b      	uxth	r3, r3
 8011c0c:	4313      	orrs	r3, r2
 8011c0e:	b29b      	uxth	r3, r3
 8011c10:	4618      	mov	r0, r3
 8011c12:	f7f8 fcff 	bl	800a614 <lwip_htons>
 8011c16:	4603      	mov	r3, r0
 8011c18:	461a      	mov	r2, r3
 8011c1a:	693b      	ldr	r3, [r7, #16]
 8011c1c:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8011c1e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011c20:	4618      	mov	r0, r3
 8011c22:	f7f8 fcf7 	bl	800a614 <lwip_htons>
 8011c26:	4603      	mov	r3, r0
 8011c28:	461a      	mov	r2, r3
 8011c2a:	693b      	ldr	r3, [r7, #16]
 8011c2c:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8011c2e:	693b      	ldr	r3, [r7, #16]
 8011c30:	2200      	movs	r2, #0
 8011c32:	741a      	strb	r2, [r3, #16]
 8011c34:	2200      	movs	r2, #0
 8011c36:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8011c38:	693b      	ldr	r3, [r7, #16]
 8011c3a:	2200      	movs	r2, #0
 8011c3c:	749a      	strb	r2, [r3, #18]
 8011c3e:	2200      	movs	r2, #0
 8011c40:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8011c42:	697b      	ldr	r3, [r7, #20]
}
 8011c44:	4618      	mov	r0, r3
 8011c46:	3718      	adds	r7, #24
 8011c48:	46bd      	mov	sp, r7
 8011c4a:	bd80      	pop	{r7, pc}
 8011c4c:	080179b4 	.word	0x080179b4
 8011c50:	0801808c 	.word	0x0801808c
 8011c54:	08017a08 	.word	0x08017a08

08011c58 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8011c58:	b5b0      	push	{r4, r5, r7, lr}
 8011c5a:	b08a      	sub	sp, #40	@ 0x28
 8011c5c:	af04      	add	r7, sp, #16
 8011c5e:	60f8      	str	r0, [r7, #12]
 8011c60:	607b      	str	r3, [r7, #4]
 8011c62:	460b      	mov	r3, r1
 8011c64:	817b      	strh	r3, [r7, #10]
 8011c66:	4613      	mov	r3, r2
 8011c68:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8011c6a:	68fb      	ldr	r3, [r7, #12]
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d106      	bne.n	8011c7e <tcp_output_alloc_header+0x26>
 8011c70:	4b15      	ldr	r3, [pc, #84]	@ (8011cc8 <tcp_output_alloc_header+0x70>)
 8011c72:	f240 7242 	movw	r2, #1858	@ 0x742
 8011c76:	4915      	ldr	r1, [pc, #84]	@ (8011ccc <tcp_output_alloc_header+0x74>)
 8011c78:	4815      	ldr	r0, [pc, #84]	@ (8011cd0 <tcp_output_alloc_header+0x78>)
 8011c7a:	f003 faa9 	bl	80151d0 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8011c7e:	68fb      	ldr	r3, [r7, #12]
 8011c80:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	8adb      	ldrh	r3, [r3, #22]
 8011c86:	68fa      	ldr	r2, [r7, #12]
 8011c88:	8b12      	ldrh	r2, [r2, #24]
 8011c8a:	68f9      	ldr	r1, [r7, #12]
 8011c8c:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8011c8e:	893d      	ldrh	r5, [r7, #8]
 8011c90:	897c      	ldrh	r4, [r7, #10]
 8011c92:	9103      	str	r1, [sp, #12]
 8011c94:	2110      	movs	r1, #16
 8011c96:	9102      	str	r1, [sp, #8]
 8011c98:	9201      	str	r2, [sp, #4]
 8011c9a:	9300      	str	r3, [sp, #0]
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	462a      	mov	r2, r5
 8011ca0:	4621      	mov	r1, r4
 8011ca2:	f7ff ff67 	bl	8011b74 <tcp_output_alloc_header_common>
 8011ca6:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8011ca8:	697b      	ldr	r3, [r7, #20]
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	d006      	beq.n	8011cbc <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8011cae:	68fb      	ldr	r3, [r7, #12]
 8011cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011cb2:	68fa      	ldr	r2, [r7, #12]
 8011cb4:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8011cb6:	441a      	add	r2, r3
 8011cb8:	68fb      	ldr	r3, [r7, #12]
 8011cba:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8011cbc:	697b      	ldr	r3, [r7, #20]
}
 8011cbe:	4618      	mov	r0, r3
 8011cc0:	3718      	adds	r7, #24
 8011cc2:	46bd      	mov	sp, r7
 8011cc4:	bdb0      	pop	{r4, r5, r7, pc}
 8011cc6:	bf00      	nop
 8011cc8:	080179b4 	.word	0x080179b4
 8011ccc:	080180bc 	.word	0x080180bc
 8011cd0:	08017a08 	.word	0x08017a08

08011cd4 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8011cd4:	b580      	push	{r7, lr}
 8011cd6:	b088      	sub	sp, #32
 8011cd8:	af00      	add	r7, sp, #0
 8011cda:	60f8      	str	r0, [r7, #12]
 8011cdc:	60b9      	str	r1, [r7, #8]
 8011cde:	4611      	mov	r1, r2
 8011ce0:	461a      	mov	r2, r3
 8011ce2:	460b      	mov	r3, r1
 8011ce4:	71fb      	strb	r3, [r7, #7]
 8011ce6:	4613      	mov	r3, r2
 8011ce8:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8011cea:	2300      	movs	r3, #0
 8011cec:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8011cee:	68bb      	ldr	r3, [r7, #8]
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d106      	bne.n	8011d02 <tcp_output_fill_options+0x2e>
 8011cf4:	4b12      	ldr	r3, [pc, #72]	@ (8011d40 <tcp_output_fill_options+0x6c>)
 8011cf6:	f240 7256 	movw	r2, #1878	@ 0x756
 8011cfa:	4912      	ldr	r1, [pc, #72]	@ (8011d44 <tcp_output_fill_options+0x70>)
 8011cfc:	4812      	ldr	r0, [pc, #72]	@ (8011d48 <tcp_output_fill_options+0x74>)
 8011cfe:	f003 fa67 	bl	80151d0 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8011d02:	68bb      	ldr	r3, [r7, #8]
 8011d04:	685b      	ldr	r3, [r3, #4]
 8011d06:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8011d08:	69bb      	ldr	r3, [r7, #24]
 8011d0a:	3314      	adds	r3, #20
 8011d0c:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8011d0e:	8bfb      	ldrh	r3, [r7, #30]
 8011d10:	009b      	lsls	r3, r3, #2
 8011d12:	461a      	mov	r2, r3
 8011d14:	79fb      	ldrb	r3, [r7, #7]
 8011d16:	009b      	lsls	r3, r3, #2
 8011d18:	f003 0304 	and.w	r3, r3, #4
 8011d1c:	4413      	add	r3, r2
 8011d1e:	3314      	adds	r3, #20
 8011d20:	69ba      	ldr	r2, [r7, #24]
 8011d22:	4413      	add	r3, r2
 8011d24:	697a      	ldr	r2, [r7, #20]
 8011d26:	429a      	cmp	r2, r3
 8011d28:	d006      	beq.n	8011d38 <tcp_output_fill_options+0x64>
 8011d2a:	4b05      	ldr	r3, [pc, #20]	@ (8011d40 <tcp_output_fill_options+0x6c>)
 8011d2c:	f240 7275 	movw	r2, #1909	@ 0x775
 8011d30:	4906      	ldr	r1, [pc, #24]	@ (8011d4c <tcp_output_fill_options+0x78>)
 8011d32:	4805      	ldr	r0, [pc, #20]	@ (8011d48 <tcp_output_fill_options+0x74>)
 8011d34:	f003 fa4c 	bl	80151d0 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8011d38:	bf00      	nop
 8011d3a:	3720      	adds	r7, #32
 8011d3c:	46bd      	mov	sp, r7
 8011d3e:	bd80      	pop	{r7, pc}
 8011d40:	080179b4 	.word	0x080179b4
 8011d44:	080180e4 	.word	0x080180e4
 8011d48:	08017a08 	.word	0x08017a08
 8011d4c:	08017fdc 	.word	0x08017fdc

08011d50 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8011d50:	b580      	push	{r7, lr}
 8011d52:	b08a      	sub	sp, #40	@ 0x28
 8011d54:	af04      	add	r7, sp, #16
 8011d56:	60f8      	str	r0, [r7, #12]
 8011d58:	60b9      	str	r1, [r7, #8]
 8011d5a:	607a      	str	r2, [r7, #4]
 8011d5c:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8011d5e:	68bb      	ldr	r3, [r7, #8]
 8011d60:	2b00      	cmp	r3, #0
 8011d62:	d106      	bne.n	8011d72 <tcp_output_control_segment+0x22>
 8011d64:	4b1c      	ldr	r3, [pc, #112]	@ (8011dd8 <tcp_output_control_segment+0x88>)
 8011d66:	f240 7287 	movw	r2, #1927	@ 0x787
 8011d6a:	491c      	ldr	r1, [pc, #112]	@ (8011ddc <tcp_output_control_segment+0x8c>)
 8011d6c:	481c      	ldr	r0, [pc, #112]	@ (8011de0 <tcp_output_control_segment+0x90>)
 8011d6e:	f003 fa2f 	bl	80151d0 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8011d72:	683a      	ldr	r2, [r7, #0]
 8011d74:	6879      	ldr	r1, [r7, #4]
 8011d76:	68f8      	ldr	r0, [r7, #12]
 8011d78:	f7fe faea 	bl	8010350 <tcp_route>
 8011d7c:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8011d7e:	693b      	ldr	r3, [r7, #16]
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d102      	bne.n	8011d8a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8011d84:	23fc      	movs	r3, #252	@ 0xfc
 8011d86:	75fb      	strb	r3, [r7, #23]
 8011d88:	e01c      	b.n	8011dc4 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8011d8a:	68fb      	ldr	r3, [r7, #12]
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d006      	beq.n	8011d9e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8011d90:	68fb      	ldr	r3, [r7, #12]
 8011d92:	7adb      	ldrb	r3, [r3, #11]
 8011d94:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8011d96:	68fb      	ldr	r3, [r7, #12]
 8011d98:	7a9b      	ldrb	r3, [r3, #10]
 8011d9a:	757b      	strb	r3, [r7, #21]
 8011d9c:	e003      	b.n	8011da6 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8011d9e:	23ff      	movs	r3, #255	@ 0xff
 8011da0:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8011da2:	2300      	movs	r3, #0
 8011da4:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8011da6:	7dba      	ldrb	r2, [r7, #22]
 8011da8:	693b      	ldr	r3, [r7, #16]
 8011daa:	9302      	str	r3, [sp, #8]
 8011dac:	2306      	movs	r3, #6
 8011dae:	9301      	str	r3, [sp, #4]
 8011db0:	7d7b      	ldrb	r3, [r7, #21]
 8011db2:	9300      	str	r3, [sp, #0]
 8011db4:	4613      	mov	r3, r2
 8011db6:	683a      	ldr	r2, [r7, #0]
 8011db8:	6879      	ldr	r1, [r7, #4]
 8011dba:	68b8      	ldr	r0, [r7, #8]
 8011dbc:	f001 ff70 	bl	8013ca0 <ip4_output_if>
 8011dc0:	4603      	mov	r3, r0
 8011dc2:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8011dc4:	68b8      	ldr	r0, [r7, #8]
 8011dc6:	f7f9 ff83 	bl	800bcd0 <pbuf_free>
  return err;
 8011dca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011dce:	4618      	mov	r0, r3
 8011dd0:	3718      	adds	r7, #24
 8011dd2:	46bd      	mov	sp, r7
 8011dd4:	bd80      	pop	{r7, pc}
 8011dd6:	bf00      	nop
 8011dd8:	080179b4 	.word	0x080179b4
 8011ddc:	0801810c 	.word	0x0801810c
 8011de0:	08017a08 	.word	0x08017a08

08011de4 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8011de4:	b590      	push	{r4, r7, lr}
 8011de6:	b08b      	sub	sp, #44	@ 0x2c
 8011de8:	af04      	add	r7, sp, #16
 8011dea:	60f8      	str	r0, [r7, #12]
 8011dec:	60b9      	str	r1, [r7, #8]
 8011dee:	607a      	str	r2, [r7, #4]
 8011df0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8011df2:	683b      	ldr	r3, [r7, #0]
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	d106      	bne.n	8011e06 <tcp_rst+0x22>
 8011df8:	4b1f      	ldr	r3, [pc, #124]	@ (8011e78 <tcp_rst+0x94>)
 8011dfa:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8011dfe:	491f      	ldr	r1, [pc, #124]	@ (8011e7c <tcp_rst+0x98>)
 8011e00:	481f      	ldr	r0, [pc, #124]	@ (8011e80 <tcp_rst+0x9c>)
 8011e02:	f003 f9e5 	bl	80151d0 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8011e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d106      	bne.n	8011e1a <tcp_rst+0x36>
 8011e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8011e78 <tcp_rst+0x94>)
 8011e0e:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8011e12:	491c      	ldr	r1, [pc, #112]	@ (8011e84 <tcp_rst+0xa0>)
 8011e14:	481a      	ldr	r0, [pc, #104]	@ (8011e80 <tcp_rst+0x9c>)
 8011e16:	f003 f9db 	bl	80151d0 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011e1a:	2300      	movs	r3, #0
 8011e1c:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8011e1e:	f246 0308 	movw	r3, #24584	@ 0x6008
 8011e22:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8011e24:	7dfb      	ldrb	r3, [r7, #23]
 8011e26:	b29c      	uxth	r4, r3
 8011e28:	68b8      	ldr	r0, [r7, #8]
 8011e2a:	f7f8 fc08 	bl	800a63e <lwip_htonl>
 8011e2e:	4602      	mov	r2, r0
 8011e30:	8abb      	ldrh	r3, [r7, #20]
 8011e32:	9303      	str	r3, [sp, #12]
 8011e34:	2314      	movs	r3, #20
 8011e36:	9302      	str	r3, [sp, #8]
 8011e38:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8011e3a:	9301      	str	r3, [sp, #4]
 8011e3c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011e3e:	9300      	str	r3, [sp, #0]
 8011e40:	4613      	mov	r3, r2
 8011e42:	2200      	movs	r2, #0
 8011e44:	4621      	mov	r1, r4
 8011e46:	6878      	ldr	r0, [r7, #4]
 8011e48:	f7ff fe94 	bl	8011b74 <tcp_output_alloc_header_common>
 8011e4c:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8011e4e:	693b      	ldr	r3, [r7, #16]
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	d00c      	beq.n	8011e6e <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011e54:	7dfb      	ldrb	r3, [r7, #23]
 8011e56:	2200      	movs	r2, #0
 8011e58:	6939      	ldr	r1, [r7, #16]
 8011e5a:	68f8      	ldr	r0, [r7, #12]
 8011e5c:	f7ff ff3a 	bl	8011cd4 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8011e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e62:	683a      	ldr	r2, [r7, #0]
 8011e64:	6939      	ldr	r1, [r7, #16]
 8011e66:	68f8      	ldr	r0, [r7, #12]
 8011e68:	f7ff ff72 	bl	8011d50 <tcp_output_control_segment>
 8011e6c:	e000      	b.n	8011e70 <tcp_rst+0x8c>
    return;
 8011e6e:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8011e70:	371c      	adds	r7, #28
 8011e72:	46bd      	mov	sp, r7
 8011e74:	bd90      	pop	{r4, r7, pc}
 8011e76:	bf00      	nop
 8011e78:	080179b4 	.word	0x080179b4
 8011e7c:	08018138 	.word	0x08018138
 8011e80:	08017a08 	.word	0x08017a08
 8011e84:	08018154 	.word	0x08018154

08011e88 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8011e88:	b590      	push	{r4, r7, lr}
 8011e8a:	b087      	sub	sp, #28
 8011e8c:	af00      	add	r7, sp, #0
 8011e8e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8011e90:	2300      	movs	r3, #0
 8011e92:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8011e94:	2300      	movs	r3, #0
 8011e96:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d106      	bne.n	8011eac <tcp_send_empty_ack+0x24>
 8011e9e:	4b28      	ldr	r3, [pc, #160]	@ (8011f40 <tcp_send_empty_ack+0xb8>)
 8011ea0:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8011ea4:	4927      	ldr	r1, [pc, #156]	@ (8011f44 <tcp_send_empty_ack+0xbc>)
 8011ea6:	4828      	ldr	r0, [pc, #160]	@ (8011f48 <tcp_send_empty_ack+0xc0>)
 8011ea8:	f003 f992 	bl	80151d0 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011eac:	7dfb      	ldrb	r3, [r7, #23]
 8011eae:	009b      	lsls	r3, r3, #2
 8011eb0:	b2db      	uxtb	r3, r3
 8011eb2:	f003 0304 	and.w	r3, r3, #4
 8011eb6:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8011eb8:	7d7b      	ldrb	r3, [r7, #21]
 8011eba:	b29c      	uxth	r4, r3
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011ec0:	4618      	mov	r0, r3
 8011ec2:	f7f8 fbbc 	bl	800a63e <lwip_htonl>
 8011ec6:	4603      	mov	r3, r0
 8011ec8:	2200      	movs	r2, #0
 8011eca:	4621      	mov	r1, r4
 8011ecc:	6878      	ldr	r0, [r7, #4]
 8011ece:	f7ff fec3 	bl	8011c58 <tcp_output_alloc_header>
 8011ed2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011ed4:	693b      	ldr	r3, [r7, #16]
 8011ed6:	2b00      	cmp	r3, #0
 8011ed8:	d109      	bne.n	8011eee <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	8b5b      	ldrh	r3, [r3, #26]
 8011ede:	f043 0303 	orr.w	r3, r3, #3
 8011ee2:	b29a      	uxth	r2, r3
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8011ee8:	f06f 0301 	mvn.w	r3, #1
 8011eec:	e023      	b.n	8011f36 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8011eee:	7dbb      	ldrb	r3, [r7, #22]
 8011ef0:	7dfa      	ldrb	r2, [r7, #23]
 8011ef2:	6939      	ldr	r1, [r7, #16]
 8011ef4:	6878      	ldr	r0, [r7, #4]
 8011ef6:	f7ff feed 	bl	8011cd4 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011efa:	687a      	ldr	r2, [r7, #4]
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	3304      	adds	r3, #4
 8011f00:	6939      	ldr	r1, [r7, #16]
 8011f02:	6878      	ldr	r0, [r7, #4]
 8011f04:	f7ff ff24 	bl	8011d50 <tcp_output_control_segment>
 8011f08:	4603      	mov	r3, r0
 8011f0a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8011f0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d007      	beq.n	8011f24 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	8b5b      	ldrh	r3, [r3, #26]
 8011f18:	f043 0303 	orr.w	r3, r3, #3
 8011f1c:	b29a      	uxth	r2, r3
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	835a      	strh	r2, [r3, #26]
 8011f22:	e006      	b.n	8011f32 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	8b5b      	ldrh	r3, [r3, #26]
 8011f28:	f023 0303 	bic.w	r3, r3, #3
 8011f2c:	b29a      	uxth	r2, r3
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8011f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011f36:	4618      	mov	r0, r3
 8011f38:	371c      	adds	r7, #28
 8011f3a:	46bd      	mov	sp, r7
 8011f3c:	bd90      	pop	{r4, r7, pc}
 8011f3e:	bf00      	nop
 8011f40:	080179b4 	.word	0x080179b4
 8011f44:	08018170 	.word	0x08018170
 8011f48:	08017a08 	.word	0x08017a08

08011f4c <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8011f4c:	b590      	push	{r4, r7, lr}
 8011f4e:	b087      	sub	sp, #28
 8011f50:	af00      	add	r7, sp, #0
 8011f52:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011f54:	2300      	movs	r3, #0
 8011f56:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d106      	bne.n	8011f6c <tcp_keepalive+0x20>
 8011f5e:	4b18      	ldr	r3, [pc, #96]	@ (8011fc0 <tcp_keepalive+0x74>)
 8011f60:	f640 0224 	movw	r2, #2084	@ 0x824
 8011f64:	4917      	ldr	r1, [pc, #92]	@ (8011fc4 <tcp_keepalive+0x78>)
 8011f66:	4818      	ldr	r0, [pc, #96]	@ (8011fc8 <tcp_keepalive+0x7c>)
 8011f68:	f003 f932 	bl	80151d0 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8011f6c:	7dfb      	ldrb	r3, [r7, #23]
 8011f6e:	b29c      	uxth	r4, r3
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011f74:	3b01      	subs	r3, #1
 8011f76:	4618      	mov	r0, r3
 8011f78:	f7f8 fb61 	bl	800a63e <lwip_htonl>
 8011f7c:	4603      	mov	r3, r0
 8011f7e:	2200      	movs	r2, #0
 8011f80:	4621      	mov	r1, r4
 8011f82:	6878      	ldr	r0, [r7, #4]
 8011f84:	f7ff fe68 	bl	8011c58 <tcp_output_alloc_header>
 8011f88:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011f8a:	693b      	ldr	r3, [r7, #16]
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	d102      	bne.n	8011f96 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8011f90:	f04f 33ff 	mov.w	r3, #4294967295
 8011f94:	e010      	b.n	8011fb8 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011f96:	7dfb      	ldrb	r3, [r7, #23]
 8011f98:	2200      	movs	r2, #0
 8011f9a:	6939      	ldr	r1, [r7, #16]
 8011f9c:	6878      	ldr	r0, [r7, #4]
 8011f9e:	f7ff fe99 	bl	8011cd4 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011fa2:	687a      	ldr	r2, [r7, #4]
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	3304      	adds	r3, #4
 8011fa8:	6939      	ldr	r1, [r7, #16]
 8011faa:	6878      	ldr	r0, [r7, #4]
 8011fac:	f7ff fed0 	bl	8011d50 <tcp_output_control_segment>
 8011fb0:	4603      	mov	r3, r0
 8011fb2:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8011fb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011fb8:	4618      	mov	r0, r3
 8011fba:	371c      	adds	r7, #28
 8011fbc:	46bd      	mov	sp, r7
 8011fbe:	bd90      	pop	{r4, r7, pc}
 8011fc0:	080179b4 	.word	0x080179b4
 8011fc4:	08018190 	.word	0x08018190
 8011fc8:	08017a08 	.word	0x08017a08

08011fcc <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8011fcc:	b590      	push	{r4, r7, lr}
 8011fce:	b08b      	sub	sp, #44	@ 0x2c
 8011fd0:	af00      	add	r7, sp, #0
 8011fd2:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011fd4:	2300      	movs	r3, #0
 8011fd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	d106      	bne.n	8011fee <tcp_zero_window_probe+0x22>
 8011fe0:	4b4c      	ldr	r3, [pc, #304]	@ (8012114 <tcp_zero_window_probe+0x148>)
 8011fe2:	f640 024f 	movw	r2, #2127	@ 0x84f
 8011fe6:	494c      	ldr	r1, [pc, #304]	@ (8012118 <tcp_zero_window_probe+0x14c>)
 8011fe8:	484c      	ldr	r0, [pc, #304]	@ (801211c <tcp_zero_window_probe+0x150>)
 8011fea:	f003 f8f1 	bl	80151d0 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8011fee:	687b      	ldr	r3, [r7, #4]
 8011ff0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011ff2:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8011ff4:	6a3b      	ldr	r3, [r7, #32]
 8011ff6:	2b00      	cmp	r3, #0
 8011ff8:	d101      	bne.n	8011ffe <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8011ffa:	2300      	movs	r3, #0
 8011ffc:	e086      	b.n	801210c <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8012004:	2bff      	cmp	r3, #255	@ 0xff
 8012006:	d007      	beq.n	8012018 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801200e:	3301      	adds	r3, #1
 8012010:	b2da      	uxtb	r2, r3
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8012018:	6a3b      	ldr	r3, [r7, #32]
 801201a:	68db      	ldr	r3, [r3, #12]
 801201c:	899b      	ldrh	r3, [r3, #12]
 801201e:	b29b      	uxth	r3, r3
 8012020:	4618      	mov	r0, r3
 8012022:	f7f8 faf7 	bl	800a614 <lwip_htons>
 8012026:	4603      	mov	r3, r0
 8012028:	b2db      	uxtb	r3, r3
 801202a:	f003 0301 	and.w	r3, r3, #1
 801202e:	2b00      	cmp	r3, #0
 8012030:	d005      	beq.n	801203e <tcp_zero_window_probe+0x72>
 8012032:	6a3b      	ldr	r3, [r7, #32]
 8012034:	891b      	ldrh	r3, [r3, #8]
 8012036:	2b00      	cmp	r3, #0
 8012038:	d101      	bne.n	801203e <tcp_zero_window_probe+0x72>
 801203a:	2301      	movs	r3, #1
 801203c:	e000      	b.n	8012040 <tcp_zero_window_probe+0x74>
 801203e:	2300      	movs	r3, #0
 8012040:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8012042:	7ffb      	ldrb	r3, [r7, #31]
 8012044:	2b00      	cmp	r3, #0
 8012046:	bf0c      	ite	eq
 8012048:	2301      	moveq	r3, #1
 801204a:	2300      	movne	r3, #0
 801204c:	b2db      	uxtb	r3, r3
 801204e:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8012050:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012054:	b299      	uxth	r1, r3
 8012056:	6a3b      	ldr	r3, [r7, #32]
 8012058:	68db      	ldr	r3, [r3, #12]
 801205a:	685b      	ldr	r3, [r3, #4]
 801205c:	8bba      	ldrh	r2, [r7, #28]
 801205e:	6878      	ldr	r0, [r7, #4]
 8012060:	f7ff fdfa 	bl	8011c58 <tcp_output_alloc_header>
 8012064:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8012066:	69bb      	ldr	r3, [r7, #24]
 8012068:	2b00      	cmp	r3, #0
 801206a:	d102      	bne.n	8012072 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801206c:	f04f 33ff 	mov.w	r3, #4294967295
 8012070:	e04c      	b.n	801210c <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8012072:	69bb      	ldr	r3, [r7, #24]
 8012074:	685b      	ldr	r3, [r3, #4]
 8012076:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8012078:	7ffb      	ldrb	r3, [r7, #31]
 801207a:	2b00      	cmp	r3, #0
 801207c:	d011      	beq.n	80120a2 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801207e:	697b      	ldr	r3, [r7, #20]
 8012080:	899b      	ldrh	r3, [r3, #12]
 8012082:	b29b      	uxth	r3, r3
 8012084:	b21b      	sxth	r3, r3
 8012086:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801208a:	b21c      	sxth	r4, r3
 801208c:	2011      	movs	r0, #17
 801208e:	f7f8 fac1 	bl	800a614 <lwip_htons>
 8012092:	4603      	mov	r3, r0
 8012094:	b21b      	sxth	r3, r3
 8012096:	4323      	orrs	r3, r4
 8012098:	b21b      	sxth	r3, r3
 801209a:	b29a      	uxth	r2, r3
 801209c:	697b      	ldr	r3, [r7, #20]
 801209e:	819a      	strh	r2, [r3, #12]
 80120a0:	e010      	b.n	80120c4 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 80120a2:	69bb      	ldr	r3, [r7, #24]
 80120a4:	685b      	ldr	r3, [r3, #4]
 80120a6:	3314      	adds	r3, #20
 80120a8:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 80120aa:	6a3b      	ldr	r3, [r7, #32]
 80120ac:	6858      	ldr	r0, [r3, #4]
 80120ae:	6a3b      	ldr	r3, [r7, #32]
 80120b0:	685b      	ldr	r3, [r3, #4]
 80120b2:	891a      	ldrh	r2, [r3, #8]
 80120b4:	6a3b      	ldr	r3, [r7, #32]
 80120b6:	891b      	ldrh	r3, [r3, #8]
 80120b8:	1ad3      	subs	r3, r2, r3
 80120ba:	b29b      	uxth	r3, r3
 80120bc:	2201      	movs	r2, #1
 80120be:	6939      	ldr	r1, [r7, #16]
 80120c0:	f7f9 fff0 	bl	800c0a4 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 80120c4:	6a3b      	ldr	r3, [r7, #32]
 80120c6:	68db      	ldr	r3, [r3, #12]
 80120c8:	685b      	ldr	r3, [r3, #4]
 80120ca:	4618      	mov	r0, r3
 80120cc:	f7f8 fab7 	bl	800a63e <lwip_htonl>
 80120d0:	4603      	mov	r3, r0
 80120d2:	3301      	adds	r3, #1
 80120d4:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80120da:	68fb      	ldr	r3, [r7, #12]
 80120dc:	1ad3      	subs	r3, r2, r3
 80120de:	2b00      	cmp	r3, #0
 80120e0:	da02      	bge.n	80120e8 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	68fa      	ldr	r2, [r7, #12]
 80120e6:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80120e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80120ec:	2200      	movs	r2, #0
 80120ee:	69b9      	ldr	r1, [r7, #24]
 80120f0:	6878      	ldr	r0, [r7, #4]
 80120f2:	f7ff fdef 	bl	8011cd4 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80120f6:	687a      	ldr	r2, [r7, #4]
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	3304      	adds	r3, #4
 80120fc:	69b9      	ldr	r1, [r7, #24]
 80120fe:	6878      	ldr	r0, [r7, #4]
 8012100:	f7ff fe26 	bl	8011d50 <tcp_output_control_segment>
 8012104:	4603      	mov	r3, r0
 8012106:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012108:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801210c:	4618      	mov	r0, r3
 801210e:	372c      	adds	r7, #44	@ 0x2c
 8012110:	46bd      	mov	sp, r7
 8012112:	bd90      	pop	{r4, r7, pc}
 8012114:	080179b4 	.word	0x080179b4
 8012118:	080181ac 	.word	0x080181ac
 801211c:	08017a08 	.word	0x08017a08

08012120 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8012120:	b580      	push	{r7, lr}
 8012122:	b082      	sub	sp, #8
 8012124:	af00      	add	r7, sp, #0
 8012126:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8012128:	f7fa f8aa 	bl	800c280 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801212c:	4b0a      	ldr	r3, [pc, #40]	@ (8012158 <tcpip_tcp_timer+0x38>)
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	2b00      	cmp	r3, #0
 8012132:	d103      	bne.n	801213c <tcpip_tcp_timer+0x1c>
 8012134:	4b09      	ldr	r3, [pc, #36]	@ (801215c <tcpip_tcp_timer+0x3c>)
 8012136:	681b      	ldr	r3, [r3, #0]
 8012138:	2b00      	cmp	r3, #0
 801213a:	d005      	beq.n	8012148 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801213c:	2200      	movs	r2, #0
 801213e:	4908      	ldr	r1, [pc, #32]	@ (8012160 <tcpip_tcp_timer+0x40>)
 8012140:	20fa      	movs	r0, #250	@ 0xfa
 8012142:	f000 f8f3 	bl	801232c <sys_timeout>
 8012146:	e003      	b.n	8012150 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8012148:	4b06      	ldr	r3, [pc, #24]	@ (8012164 <tcpip_tcp_timer+0x44>)
 801214a:	2200      	movs	r2, #0
 801214c:	601a      	str	r2, [r3, #0]
  }
}
 801214e:	bf00      	nop
 8012150:	bf00      	nop
 8012152:	3708      	adds	r7, #8
 8012154:	46bd      	mov	sp, r7
 8012156:	bd80      	pop	{r7, pc}
 8012158:	20009b34 	.word	0x20009b34
 801215c:	20009b38 	.word	0x20009b38
 8012160:	08012121 	.word	0x08012121
 8012164:	20009b80 	.word	0x20009b80

08012168 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8012168:	b580      	push	{r7, lr}
 801216a:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801216c:	4b0a      	ldr	r3, [pc, #40]	@ (8012198 <tcp_timer_needed+0x30>)
 801216e:	681b      	ldr	r3, [r3, #0]
 8012170:	2b00      	cmp	r3, #0
 8012172:	d10f      	bne.n	8012194 <tcp_timer_needed+0x2c>
 8012174:	4b09      	ldr	r3, [pc, #36]	@ (801219c <tcp_timer_needed+0x34>)
 8012176:	681b      	ldr	r3, [r3, #0]
 8012178:	2b00      	cmp	r3, #0
 801217a:	d103      	bne.n	8012184 <tcp_timer_needed+0x1c>
 801217c:	4b08      	ldr	r3, [pc, #32]	@ (80121a0 <tcp_timer_needed+0x38>)
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	2b00      	cmp	r3, #0
 8012182:	d007      	beq.n	8012194 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8012184:	4b04      	ldr	r3, [pc, #16]	@ (8012198 <tcp_timer_needed+0x30>)
 8012186:	2201      	movs	r2, #1
 8012188:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801218a:	2200      	movs	r2, #0
 801218c:	4905      	ldr	r1, [pc, #20]	@ (80121a4 <tcp_timer_needed+0x3c>)
 801218e:	20fa      	movs	r0, #250	@ 0xfa
 8012190:	f000 f8cc 	bl	801232c <sys_timeout>
  }
}
 8012194:	bf00      	nop
 8012196:	bd80      	pop	{r7, pc}
 8012198:	20009b80 	.word	0x20009b80
 801219c:	20009b34 	.word	0x20009b34
 80121a0:	20009b38 	.word	0x20009b38
 80121a4:	08012121 	.word	0x08012121

080121a8 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 80121a8:	b580      	push	{r7, lr}
 80121aa:	b086      	sub	sp, #24
 80121ac:	af00      	add	r7, sp, #0
 80121ae:	60f8      	str	r0, [r7, #12]
 80121b0:	60b9      	str	r1, [r7, #8]
 80121b2:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 80121b4:	2006      	movs	r0, #6
 80121b6:	f7f8 fea5 	bl	800af04 <memp_malloc>
 80121ba:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 80121bc:	693b      	ldr	r3, [r7, #16]
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d109      	bne.n	80121d6 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80121c2:	693b      	ldr	r3, [r7, #16]
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	d151      	bne.n	801226c <sys_timeout_abs+0xc4>
 80121c8:	4b2a      	ldr	r3, [pc, #168]	@ (8012274 <sys_timeout_abs+0xcc>)
 80121ca:	22be      	movs	r2, #190	@ 0xbe
 80121cc:	492a      	ldr	r1, [pc, #168]	@ (8012278 <sys_timeout_abs+0xd0>)
 80121ce:	482b      	ldr	r0, [pc, #172]	@ (801227c <sys_timeout_abs+0xd4>)
 80121d0:	f002 fffe 	bl	80151d0 <iprintf>
    return;
 80121d4:	e04a      	b.n	801226c <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80121d6:	693b      	ldr	r3, [r7, #16]
 80121d8:	2200      	movs	r2, #0
 80121da:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80121dc:	693b      	ldr	r3, [r7, #16]
 80121de:	68ba      	ldr	r2, [r7, #8]
 80121e0:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80121e2:	693b      	ldr	r3, [r7, #16]
 80121e4:	687a      	ldr	r2, [r7, #4]
 80121e6:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80121e8:	693b      	ldr	r3, [r7, #16]
 80121ea:	68fa      	ldr	r2, [r7, #12]
 80121ec:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80121ee:	4b24      	ldr	r3, [pc, #144]	@ (8012280 <sys_timeout_abs+0xd8>)
 80121f0:	681b      	ldr	r3, [r3, #0]
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d103      	bne.n	80121fe <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80121f6:	4a22      	ldr	r2, [pc, #136]	@ (8012280 <sys_timeout_abs+0xd8>)
 80121f8:	693b      	ldr	r3, [r7, #16]
 80121fa:	6013      	str	r3, [r2, #0]
    return;
 80121fc:	e037      	b.n	801226e <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80121fe:	693b      	ldr	r3, [r7, #16]
 8012200:	685a      	ldr	r2, [r3, #4]
 8012202:	4b1f      	ldr	r3, [pc, #124]	@ (8012280 <sys_timeout_abs+0xd8>)
 8012204:	681b      	ldr	r3, [r3, #0]
 8012206:	685b      	ldr	r3, [r3, #4]
 8012208:	1ad3      	subs	r3, r2, r3
 801220a:	0fdb      	lsrs	r3, r3, #31
 801220c:	f003 0301 	and.w	r3, r3, #1
 8012210:	b2db      	uxtb	r3, r3
 8012212:	2b00      	cmp	r3, #0
 8012214:	d007      	beq.n	8012226 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8012216:	4b1a      	ldr	r3, [pc, #104]	@ (8012280 <sys_timeout_abs+0xd8>)
 8012218:	681a      	ldr	r2, [r3, #0]
 801221a:	693b      	ldr	r3, [r7, #16]
 801221c:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801221e:	4a18      	ldr	r2, [pc, #96]	@ (8012280 <sys_timeout_abs+0xd8>)
 8012220:	693b      	ldr	r3, [r7, #16]
 8012222:	6013      	str	r3, [r2, #0]
 8012224:	e023      	b.n	801226e <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8012226:	4b16      	ldr	r3, [pc, #88]	@ (8012280 <sys_timeout_abs+0xd8>)
 8012228:	681b      	ldr	r3, [r3, #0]
 801222a:	617b      	str	r3, [r7, #20]
 801222c:	e01a      	b.n	8012264 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801222e:	697b      	ldr	r3, [r7, #20]
 8012230:	681b      	ldr	r3, [r3, #0]
 8012232:	2b00      	cmp	r3, #0
 8012234:	d00b      	beq.n	801224e <sys_timeout_abs+0xa6>
 8012236:	693b      	ldr	r3, [r7, #16]
 8012238:	685a      	ldr	r2, [r3, #4]
 801223a:	697b      	ldr	r3, [r7, #20]
 801223c:	681b      	ldr	r3, [r3, #0]
 801223e:	685b      	ldr	r3, [r3, #4]
 8012240:	1ad3      	subs	r3, r2, r3
 8012242:	0fdb      	lsrs	r3, r3, #31
 8012244:	f003 0301 	and.w	r3, r3, #1
 8012248:	b2db      	uxtb	r3, r3
 801224a:	2b00      	cmp	r3, #0
 801224c:	d007      	beq.n	801225e <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801224e:	697b      	ldr	r3, [r7, #20]
 8012250:	681a      	ldr	r2, [r3, #0]
 8012252:	693b      	ldr	r3, [r7, #16]
 8012254:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8012256:	697b      	ldr	r3, [r7, #20]
 8012258:	693a      	ldr	r2, [r7, #16]
 801225a:	601a      	str	r2, [r3, #0]
        break;
 801225c:	e007      	b.n	801226e <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801225e:	697b      	ldr	r3, [r7, #20]
 8012260:	681b      	ldr	r3, [r3, #0]
 8012262:	617b      	str	r3, [r7, #20]
 8012264:	697b      	ldr	r3, [r7, #20]
 8012266:	2b00      	cmp	r3, #0
 8012268:	d1e1      	bne.n	801222e <sys_timeout_abs+0x86>
 801226a:	e000      	b.n	801226e <sys_timeout_abs+0xc6>
    return;
 801226c:	bf00      	nop
      }
    }
  }
}
 801226e:	3718      	adds	r7, #24
 8012270:	46bd      	mov	sp, r7
 8012272:	bd80      	pop	{r7, pc}
 8012274:	080181d0 	.word	0x080181d0
 8012278:	08018204 	.word	0x08018204
 801227c:	08018244 	.word	0x08018244
 8012280:	20009b78 	.word	0x20009b78

08012284 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8012284:	b580      	push	{r7, lr}
 8012286:	b086      	sub	sp, #24
 8012288:	af00      	add	r7, sp, #0
 801228a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8012290:	697b      	ldr	r3, [r7, #20]
 8012292:	685b      	ldr	r3, [r3, #4]
 8012294:	4798      	blx	r3

  now = sys_now();
 8012296:	f7f7 ffb1 	bl	800a1fc <sys_now>
 801229a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801229c:	697b      	ldr	r3, [r7, #20]
 801229e:	681a      	ldr	r2, [r3, #0]
 80122a0:	4b0f      	ldr	r3, [pc, #60]	@ (80122e0 <lwip_cyclic_timer+0x5c>)
 80122a2:	681b      	ldr	r3, [r3, #0]
 80122a4:	4413      	add	r3, r2
 80122a6:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 80122a8:	68fa      	ldr	r2, [r7, #12]
 80122aa:	693b      	ldr	r3, [r7, #16]
 80122ac:	1ad3      	subs	r3, r2, r3
 80122ae:	0fdb      	lsrs	r3, r3, #31
 80122b0:	f003 0301 	and.w	r3, r3, #1
 80122b4:	b2db      	uxtb	r3, r3
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d009      	beq.n	80122ce <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 80122ba:	697b      	ldr	r3, [r7, #20]
 80122bc:	681a      	ldr	r2, [r3, #0]
 80122be:	693b      	ldr	r3, [r7, #16]
 80122c0:	4413      	add	r3, r2
 80122c2:	687a      	ldr	r2, [r7, #4]
 80122c4:	4907      	ldr	r1, [pc, #28]	@ (80122e4 <lwip_cyclic_timer+0x60>)
 80122c6:	4618      	mov	r0, r3
 80122c8:	f7ff ff6e 	bl	80121a8 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80122cc:	e004      	b.n	80122d8 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80122ce:	687a      	ldr	r2, [r7, #4]
 80122d0:	4904      	ldr	r1, [pc, #16]	@ (80122e4 <lwip_cyclic_timer+0x60>)
 80122d2:	68f8      	ldr	r0, [r7, #12]
 80122d4:	f7ff ff68 	bl	80121a8 <sys_timeout_abs>
}
 80122d8:	bf00      	nop
 80122da:	3718      	adds	r7, #24
 80122dc:	46bd      	mov	sp, r7
 80122de:	bd80      	pop	{r7, pc}
 80122e0:	20009b7c 	.word	0x20009b7c
 80122e4:	08012285 	.word	0x08012285

080122e8 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80122e8:	b580      	push	{r7, lr}
 80122ea:	b082      	sub	sp, #8
 80122ec:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80122ee:	2301      	movs	r3, #1
 80122f0:	607b      	str	r3, [r7, #4]
 80122f2:	e00e      	b.n	8012312 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80122f4:	4a0b      	ldr	r2, [pc, #44]	@ (8012324 <sys_timeouts_init+0x3c>)
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	00db      	lsls	r3, r3, #3
 8012300:	4a08      	ldr	r2, [pc, #32]	@ (8012324 <sys_timeouts_init+0x3c>)
 8012302:	4413      	add	r3, r2
 8012304:	461a      	mov	r2, r3
 8012306:	4908      	ldr	r1, [pc, #32]	@ (8012328 <sys_timeouts_init+0x40>)
 8012308:	f000 f810 	bl	801232c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	3301      	adds	r3, #1
 8012310:	607b      	str	r3, [r7, #4]
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	2b02      	cmp	r3, #2
 8012316:	d9ed      	bls.n	80122f4 <sys_timeouts_init+0xc>
  }
}
 8012318:	bf00      	nop
 801231a:	bf00      	nop
 801231c:	3708      	adds	r7, #8
 801231e:	46bd      	mov	sp, r7
 8012320:	bd80      	pop	{r7, pc}
 8012322:	bf00      	nop
 8012324:	0801911c 	.word	0x0801911c
 8012328:	08012285 	.word	0x08012285

0801232c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801232c:	b580      	push	{r7, lr}
 801232e:	b086      	sub	sp, #24
 8012330:	af00      	add	r7, sp, #0
 8012332:	60f8      	str	r0, [r7, #12]
 8012334:	60b9      	str	r1, [r7, #8]
 8012336:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8012338:	68fb      	ldr	r3, [r7, #12]
 801233a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801233e:	d306      	bcc.n	801234e <sys_timeout+0x22>
 8012340:	4b0a      	ldr	r3, [pc, #40]	@ (801236c <sys_timeout+0x40>)
 8012342:	f240 1229 	movw	r2, #297	@ 0x129
 8012346:	490a      	ldr	r1, [pc, #40]	@ (8012370 <sys_timeout+0x44>)
 8012348:	480a      	ldr	r0, [pc, #40]	@ (8012374 <sys_timeout+0x48>)
 801234a:	f002 ff41 	bl	80151d0 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801234e:	f7f7 ff55 	bl	800a1fc <sys_now>
 8012352:	4602      	mov	r2, r0
 8012354:	68fb      	ldr	r3, [r7, #12]
 8012356:	4413      	add	r3, r2
 8012358:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801235a:	687a      	ldr	r2, [r7, #4]
 801235c:	68b9      	ldr	r1, [r7, #8]
 801235e:	6978      	ldr	r0, [r7, #20]
 8012360:	f7ff ff22 	bl	80121a8 <sys_timeout_abs>
#endif
}
 8012364:	bf00      	nop
 8012366:	3718      	adds	r7, #24
 8012368:	46bd      	mov	sp, r7
 801236a:	bd80      	pop	{r7, pc}
 801236c:	080181d0 	.word	0x080181d0
 8012370:	0801826c 	.word	0x0801826c
 8012374:	08018244 	.word	0x08018244

08012378 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8012378:	b580      	push	{r7, lr}
 801237a:	b084      	sub	sp, #16
 801237c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801237e:	f7f7 ff3d 	bl	800a1fc <sys_now>
 8012382:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 8012384:	4b1a      	ldr	r3, [pc, #104]	@ (80123f0 <sys_check_timeouts+0x78>)
 8012386:	781b      	ldrb	r3, [r3, #0]
 8012388:	b2db      	uxtb	r3, r3
 801238a:	2b00      	cmp	r3, #0
 801238c:	d001      	beq.n	8012392 <sys_check_timeouts+0x1a>
 801238e:	f7f9 f965 	bl	800b65c <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 8012392:	4b18      	ldr	r3, [pc, #96]	@ (80123f4 <sys_check_timeouts+0x7c>)
 8012394:	681b      	ldr	r3, [r3, #0]
 8012396:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8012398:	68bb      	ldr	r3, [r7, #8]
 801239a:	2b00      	cmp	r3, #0
 801239c:	d022      	beq.n	80123e4 <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801239e:	68bb      	ldr	r3, [r7, #8]
 80123a0:	685b      	ldr	r3, [r3, #4]
 80123a2:	68fa      	ldr	r2, [r7, #12]
 80123a4:	1ad3      	subs	r3, r2, r3
 80123a6:	0fdb      	lsrs	r3, r3, #31
 80123a8:	f003 0301 	and.w	r3, r3, #1
 80123ac:	b2db      	uxtb	r3, r3
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d11a      	bne.n	80123e8 <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 80123b2:	68bb      	ldr	r3, [r7, #8]
 80123b4:	681b      	ldr	r3, [r3, #0]
 80123b6:	4a0f      	ldr	r2, [pc, #60]	@ (80123f4 <sys_check_timeouts+0x7c>)
 80123b8:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 80123ba:	68bb      	ldr	r3, [r7, #8]
 80123bc:	689b      	ldr	r3, [r3, #8]
 80123be:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 80123c0:	68bb      	ldr	r3, [r7, #8]
 80123c2:	68db      	ldr	r3, [r3, #12]
 80123c4:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 80123c6:	68bb      	ldr	r3, [r7, #8]
 80123c8:	685b      	ldr	r3, [r3, #4]
 80123ca:	4a0b      	ldr	r2, [pc, #44]	@ (80123f8 <sys_check_timeouts+0x80>)
 80123cc:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 80123ce:	68b9      	ldr	r1, [r7, #8]
 80123d0:	2006      	movs	r0, #6
 80123d2:	f7f8 fe07 	bl	800afe4 <memp_free>
    if (handler != NULL) {
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	2b00      	cmp	r3, #0
 80123da:	d0d3      	beq.n	8012384 <sys_check_timeouts+0xc>
      handler(arg);
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	6838      	ldr	r0, [r7, #0]
 80123e0:	4798      	blx	r3
  do {
 80123e2:	e7cf      	b.n	8012384 <sys_check_timeouts+0xc>
      return;
 80123e4:	bf00      	nop
 80123e6:	e000      	b.n	80123ea <sys_check_timeouts+0x72>
      return;
 80123e8:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80123ea:	3710      	adds	r7, #16
 80123ec:	46bd      	mov	sp, r7
 80123ee:	bd80      	pop	{r7, pc}
 80123f0:	20009b25 	.word	0x20009b25
 80123f4:	20009b78 	.word	0x20009b78
 80123f8:	20009b7c 	.word	0x20009b7c

080123fc <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80123fc:	b580      	push	{r7, lr}
 80123fe:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8012400:	f002 fde6 	bl	8014fd0 <rand>
 8012404:	4603      	mov	r3, r0
 8012406:	b29b      	uxth	r3, r3
 8012408:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801240c:	b29b      	uxth	r3, r3
 801240e:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8012412:	b29a      	uxth	r2, r3
 8012414:	4b01      	ldr	r3, [pc, #4]	@ (801241c <udp_init+0x20>)
 8012416:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8012418:	bf00      	nop
 801241a:	bd80      	pop	{r7, pc}
 801241c:	20000028 	.word	0x20000028

08012420 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8012420:	b580      	push	{r7, lr}
 8012422:	b084      	sub	sp, #16
 8012424:	af00      	add	r7, sp, #0
 8012426:	60f8      	str	r0, [r7, #12]
 8012428:	60b9      	str	r1, [r7, #8]
 801242a:	4613      	mov	r3, r2
 801242c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801242e:	68fb      	ldr	r3, [r7, #12]
 8012430:	2b00      	cmp	r3, #0
 8012432:	d105      	bne.n	8012440 <udp_input_local_match+0x20>
 8012434:	4b27      	ldr	r3, [pc, #156]	@ (80124d4 <udp_input_local_match+0xb4>)
 8012436:	2287      	movs	r2, #135	@ 0x87
 8012438:	4927      	ldr	r1, [pc, #156]	@ (80124d8 <udp_input_local_match+0xb8>)
 801243a:	4828      	ldr	r0, [pc, #160]	@ (80124dc <udp_input_local_match+0xbc>)
 801243c:	f002 fec8 	bl	80151d0 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8012440:	68bb      	ldr	r3, [r7, #8]
 8012442:	2b00      	cmp	r3, #0
 8012444:	d105      	bne.n	8012452 <udp_input_local_match+0x32>
 8012446:	4b23      	ldr	r3, [pc, #140]	@ (80124d4 <udp_input_local_match+0xb4>)
 8012448:	2288      	movs	r2, #136	@ 0x88
 801244a:	4925      	ldr	r1, [pc, #148]	@ (80124e0 <udp_input_local_match+0xc0>)
 801244c:	4823      	ldr	r0, [pc, #140]	@ (80124dc <udp_input_local_match+0xbc>)
 801244e:	f002 febf 	bl	80151d0 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012452:	68fb      	ldr	r3, [r7, #12]
 8012454:	7a1b      	ldrb	r3, [r3, #8]
 8012456:	2b00      	cmp	r3, #0
 8012458:	d00b      	beq.n	8012472 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801245a:	68fb      	ldr	r3, [r7, #12]
 801245c:	7a1a      	ldrb	r2, [r3, #8]
 801245e:	4b21      	ldr	r3, [pc, #132]	@ (80124e4 <udp_input_local_match+0xc4>)
 8012460:	685b      	ldr	r3, [r3, #4]
 8012462:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012466:	3301      	adds	r3, #1
 8012468:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801246a:	429a      	cmp	r2, r3
 801246c:	d001      	beq.n	8012472 <udp_input_local_match+0x52>
    return 0;
 801246e:	2300      	movs	r3, #0
 8012470:	e02b      	b.n	80124ca <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8012472:	79fb      	ldrb	r3, [r7, #7]
 8012474:	2b00      	cmp	r3, #0
 8012476:	d018      	beq.n	80124aa <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012478:	68fb      	ldr	r3, [r7, #12]
 801247a:	2b00      	cmp	r3, #0
 801247c:	d013      	beq.n	80124a6 <udp_input_local_match+0x86>
 801247e:	68fb      	ldr	r3, [r7, #12]
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	2b00      	cmp	r3, #0
 8012484:	d00f      	beq.n	80124a6 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8012486:	4b17      	ldr	r3, [pc, #92]	@ (80124e4 <udp_input_local_match+0xc4>)
 8012488:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801248a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801248e:	d00a      	beq.n	80124a6 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8012490:	68fb      	ldr	r3, [r7, #12]
 8012492:	681a      	ldr	r2, [r3, #0]
 8012494:	4b13      	ldr	r3, [pc, #76]	@ (80124e4 <udp_input_local_match+0xc4>)
 8012496:	695b      	ldr	r3, [r3, #20]
 8012498:	405a      	eors	r2, r3
 801249a:	68bb      	ldr	r3, [r7, #8]
 801249c:	3308      	adds	r3, #8
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80124a2:	2b00      	cmp	r3, #0
 80124a4:	d110      	bne.n	80124c8 <udp_input_local_match+0xa8>
          return 1;
 80124a6:	2301      	movs	r3, #1
 80124a8:	e00f      	b.n	80124ca <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80124aa:	68fb      	ldr	r3, [r7, #12]
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d009      	beq.n	80124c4 <udp_input_local_match+0xa4>
 80124b0:	68fb      	ldr	r3, [r7, #12]
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d005      	beq.n	80124c4 <udp_input_local_match+0xa4>
 80124b8:	68fb      	ldr	r3, [r7, #12]
 80124ba:	681a      	ldr	r2, [r3, #0]
 80124bc:	4b09      	ldr	r3, [pc, #36]	@ (80124e4 <udp_input_local_match+0xc4>)
 80124be:	695b      	ldr	r3, [r3, #20]
 80124c0:	429a      	cmp	r2, r3
 80124c2:	d101      	bne.n	80124c8 <udp_input_local_match+0xa8>
        return 1;
 80124c4:	2301      	movs	r3, #1
 80124c6:	e000      	b.n	80124ca <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80124c8:	2300      	movs	r3, #0
}
 80124ca:	4618      	mov	r0, r3
 80124cc:	3710      	adds	r7, #16
 80124ce:	46bd      	mov	sp, r7
 80124d0:	bd80      	pop	{r7, pc}
 80124d2:	bf00      	nop
 80124d4:	080182b8 	.word	0x080182b8
 80124d8:	080182e8 	.word	0x080182e8
 80124dc:	0801830c 	.word	0x0801830c
 80124e0:	08018334 	.word	0x08018334
 80124e4:	200057f8 	.word	0x200057f8

080124e8 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80124e8:	b590      	push	{r4, r7, lr}
 80124ea:	b08d      	sub	sp, #52	@ 0x34
 80124ec:	af02      	add	r7, sp, #8
 80124ee:	6078      	str	r0, [r7, #4]
 80124f0:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80124f2:	2300      	movs	r3, #0
 80124f4:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80124f6:	687b      	ldr	r3, [r7, #4]
 80124f8:	2b00      	cmp	r3, #0
 80124fa:	d105      	bne.n	8012508 <udp_input+0x20>
 80124fc:	4b7c      	ldr	r3, [pc, #496]	@ (80126f0 <udp_input+0x208>)
 80124fe:	22cf      	movs	r2, #207	@ 0xcf
 8012500:	497c      	ldr	r1, [pc, #496]	@ (80126f4 <udp_input+0x20c>)
 8012502:	487d      	ldr	r0, [pc, #500]	@ (80126f8 <udp_input+0x210>)
 8012504:	f002 fe64 	bl	80151d0 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8012508:	683b      	ldr	r3, [r7, #0]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d105      	bne.n	801251a <udp_input+0x32>
 801250e:	4b78      	ldr	r3, [pc, #480]	@ (80126f0 <udp_input+0x208>)
 8012510:	22d0      	movs	r2, #208	@ 0xd0
 8012512:	497a      	ldr	r1, [pc, #488]	@ (80126fc <udp_input+0x214>)
 8012514:	4878      	ldr	r0, [pc, #480]	@ (80126f8 <udp_input+0x210>)
 8012516:	f002 fe5b 	bl	80151d0 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	895b      	ldrh	r3, [r3, #10]
 801251e:	2b07      	cmp	r3, #7
 8012520:	d803      	bhi.n	801252a <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8012522:	6878      	ldr	r0, [r7, #4]
 8012524:	f7f9 fbd4 	bl	800bcd0 <pbuf_free>
    goto end;
 8012528:	e0de      	b.n	80126e8 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	685b      	ldr	r3, [r3, #4]
 801252e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8012530:	4b73      	ldr	r3, [pc, #460]	@ (8012700 <udp_input+0x218>)
 8012532:	695b      	ldr	r3, [r3, #20]
 8012534:	4a72      	ldr	r2, [pc, #456]	@ (8012700 <udp_input+0x218>)
 8012536:	6812      	ldr	r2, [r2, #0]
 8012538:	4611      	mov	r1, r2
 801253a:	4618      	mov	r0, r3
 801253c:	f001 fc88 	bl	8013e50 <ip4_addr_isbroadcast_u32>
 8012540:	4603      	mov	r3, r0
 8012542:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8012544:	697b      	ldr	r3, [r7, #20]
 8012546:	881b      	ldrh	r3, [r3, #0]
 8012548:	b29b      	uxth	r3, r3
 801254a:	4618      	mov	r0, r3
 801254c:	f7f8 f862 	bl	800a614 <lwip_htons>
 8012550:	4603      	mov	r3, r0
 8012552:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8012554:	697b      	ldr	r3, [r7, #20]
 8012556:	885b      	ldrh	r3, [r3, #2]
 8012558:	b29b      	uxth	r3, r3
 801255a:	4618      	mov	r0, r3
 801255c:	f7f8 f85a 	bl	800a614 <lwip_htons>
 8012560:	4603      	mov	r3, r0
 8012562:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8012564:	2300      	movs	r3, #0
 8012566:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8012568:	2300      	movs	r3, #0
 801256a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801256c:	2300      	movs	r3, #0
 801256e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012570:	4b64      	ldr	r3, [pc, #400]	@ (8012704 <udp_input+0x21c>)
 8012572:	681b      	ldr	r3, [r3, #0]
 8012574:	627b      	str	r3, [r7, #36]	@ 0x24
 8012576:	e054      	b.n	8012622 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8012578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801257a:	8a5b      	ldrh	r3, [r3, #18]
 801257c:	89fa      	ldrh	r2, [r7, #14]
 801257e:	429a      	cmp	r2, r3
 8012580:	d14a      	bne.n	8012618 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8012582:	7cfb      	ldrb	r3, [r7, #19]
 8012584:	461a      	mov	r2, r3
 8012586:	6839      	ldr	r1, [r7, #0]
 8012588:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801258a:	f7ff ff49 	bl	8012420 <udp_input_local_match>
 801258e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8012590:	2b00      	cmp	r3, #0
 8012592:	d041      	beq.n	8012618 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8012594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012596:	7c1b      	ldrb	r3, [r3, #16]
 8012598:	f003 0304 	and.w	r3, r3, #4
 801259c:	2b00      	cmp	r3, #0
 801259e:	d11d      	bne.n	80125dc <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80125a0:	69fb      	ldr	r3, [r7, #28]
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d102      	bne.n	80125ac <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80125a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125a8:	61fb      	str	r3, [r7, #28]
 80125aa:	e017      	b.n	80125dc <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80125ac:	7cfb      	ldrb	r3, [r7, #19]
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	d014      	beq.n	80125dc <udp_input+0xf4>
 80125b2:	4b53      	ldr	r3, [pc, #332]	@ (8012700 <udp_input+0x218>)
 80125b4:	695b      	ldr	r3, [r3, #20]
 80125b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80125ba:	d10f      	bne.n	80125dc <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80125bc:	69fb      	ldr	r3, [r7, #28]
 80125be:	681a      	ldr	r2, [r3, #0]
 80125c0:	683b      	ldr	r3, [r7, #0]
 80125c2:	3304      	adds	r3, #4
 80125c4:	681b      	ldr	r3, [r3, #0]
 80125c6:	429a      	cmp	r2, r3
 80125c8:	d008      	beq.n	80125dc <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80125ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125cc:	681a      	ldr	r2, [r3, #0]
 80125ce:	683b      	ldr	r3, [r7, #0]
 80125d0:	3304      	adds	r3, #4
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	429a      	cmp	r2, r3
 80125d6:	d101      	bne.n	80125dc <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 80125d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125da:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80125dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125de:	8a9b      	ldrh	r3, [r3, #20]
 80125e0:	8a3a      	ldrh	r2, [r7, #16]
 80125e2:	429a      	cmp	r2, r3
 80125e4:	d118      	bne.n	8012618 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80125e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125e8:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d005      	beq.n	80125fa <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80125ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125f0:	685a      	ldr	r2, [r3, #4]
 80125f2:	4b43      	ldr	r3, [pc, #268]	@ (8012700 <udp_input+0x218>)
 80125f4:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80125f6:	429a      	cmp	r2, r3
 80125f8:	d10e      	bne.n	8012618 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80125fa:	6a3b      	ldr	r3, [r7, #32]
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d014      	beq.n	801262a <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8012600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012602:	68da      	ldr	r2, [r3, #12]
 8012604:	6a3b      	ldr	r3, [r7, #32]
 8012606:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8012608:	4b3e      	ldr	r3, [pc, #248]	@ (8012704 <udp_input+0x21c>)
 801260a:	681a      	ldr	r2, [r3, #0]
 801260c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801260e:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8012610:	4a3c      	ldr	r2, [pc, #240]	@ (8012704 <udp_input+0x21c>)
 8012612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012614:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8012616:	e008      	b.n	801262a <udp_input+0x142>
      }
    }

    prev = pcb;
 8012618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801261a:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801261c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801261e:	68db      	ldr	r3, [r3, #12]
 8012620:	627b      	str	r3, [r7, #36]	@ 0x24
 8012622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012624:	2b00      	cmp	r3, #0
 8012626:	d1a7      	bne.n	8012578 <udp_input+0x90>
 8012628:	e000      	b.n	801262c <udp_input+0x144>
        break;
 801262a:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801262c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801262e:	2b00      	cmp	r3, #0
 8012630:	d101      	bne.n	8012636 <udp_input+0x14e>
    pcb = uncon_pcb;
 8012632:	69fb      	ldr	r3, [r7, #28]
 8012634:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8012636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012638:	2b00      	cmp	r3, #0
 801263a:	d002      	beq.n	8012642 <udp_input+0x15a>
    for_us = 1;
 801263c:	2301      	movs	r3, #1
 801263e:	76fb      	strb	r3, [r7, #27]
 8012640:	e00a      	b.n	8012658 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8012642:	683b      	ldr	r3, [r7, #0]
 8012644:	3304      	adds	r3, #4
 8012646:	681a      	ldr	r2, [r3, #0]
 8012648:	4b2d      	ldr	r3, [pc, #180]	@ (8012700 <udp_input+0x218>)
 801264a:	695b      	ldr	r3, [r3, #20]
 801264c:	429a      	cmp	r2, r3
 801264e:	bf0c      	ite	eq
 8012650:	2301      	moveq	r3, #1
 8012652:	2300      	movne	r3, #0
 8012654:	b2db      	uxtb	r3, r3
 8012656:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8012658:	7efb      	ldrb	r3, [r7, #27]
 801265a:	2b00      	cmp	r3, #0
 801265c:	d041      	beq.n	80126e2 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801265e:	2108      	movs	r1, #8
 8012660:	6878      	ldr	r0, [r7, #4]
 8012662:	f7f9 faaf 	bl	800bbc4 <pbuf_remove_header>
 8012666:	4603      	mov	r3, r0
 8012668:	2b00      	cmp	r3, #0
 801266a:	d00a      	beq.n	8012682 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801266c:	4b20      	ldr	r3, [pc, #128]	@ (80126f0 <udp_input+0x208>)
 801266e:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8012672:	4925      	ldr	r1, [pc, #148]	@ (8012708 <udp_input+0x220>)
 8012674:	4820      	ldr	r0, [pc, #128]	@ (80126f8 <udp_input+0x210>)
 8012676:	f002 fdab 	bl	80151d0 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801267a:	6878      	ldr	r0, [r7, #4]
 801267c:	f7f9 fb28 	bl	800bcd0 <pbuf_free>
      goto end;
 8012680:	e032      	b.n	80126e8 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8012682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012684:	2b00      	cmp	r3, #0
 8012686:	d012      	beq.n	80126ae <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8012688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801268a:	699b      	ldr	r3, [r3, #24]
 801268c:	2b00      	cmp	r3, #0
 801268e:	d00a      	beq.n	80126a6 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8012690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012692:	699c      	ldr	r4, [r3, #24]
 8012694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012696:	69d8      	ldr	r0, [r3, #28]
 8012698:	8a3b      	ldrh	r3, [r7, #16]
 801269a:	9300      	str	r3, [sp, #0]
 801269c:	4b1b      	ldr	r3, [pc, #108]	@ (801270c <udp_input+0x224>)
 801269e:	687a      	ldr	r2, [r7, #4]
 80126a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80126a2:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80126a4:	e021      	b.n	80126ea <udp_input+0x202>
        pbuf_free(p);
 80126a6:	6878      	ldr	r0, [r7, #4]
 80126a8:	f7f9 fb12 	bl	800bcd0 <pbuf_free>
        goto end;
 80126ac:	e01c      	b.n	80126e8 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80126ae:	7cfb      	ldrb	r3, [r7, #19]
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d112      	bne.n	80126da <udp_input+0x1f2>
 80126b4:	4b12      	ldr	r3, [pc, #72]	@ (8012700 <udp_input+0x218>)
 80126b6:	695b      	ldr	r3, [r3, #20]
 80126b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80126bc:	2be0      	cmp	r3, #224	@ 0xe0
 80126be:	d00c      	beq.n	80126da <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80126c0:	4b0f      	ldr	r3, [pc, #60]	@ (8012700 <udp_input+0x218>)
 80126c2:	899b      	ldrh	r3, [r3, #12]
 80126c4:	3308      	adds	r3, #8
 80126c6:	b29b      	uxth	r3, r3
 80126c8:	b21b      	sxth	r3, r3
 80126ca:	4619      	mov	r1, r3
 80126cc:	6878      	ldr	r0, [r7, #4]
 80126ce:	f7f9 faec 	bl	800bcaa <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80126d2:	2103      	movs	r1, #3
 80126d4:	6878      	ldr	r0, [r7, #4]
 80126d6:	f001 f89b 	bl	8013810 <icmp_dest_unreach>
      pbuf_free(p);
 80126da:	6878      	ldr	r0, [r7, #4]
 80126dc:	f7f9 faf8 	bl	800bcd0 <pbuf_free>
  return;
 80126e0:	e003      	b.n	80126ea <udp_input+0x202>
    pbuf_free(p);
 80126e2:	6878      	ldr	r0, [r7, #4]
 80126e4:	f7f9 faf4 	bl	800bcd0 <pbuf_free>
  return;
 80126e8:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80126ea:	372c      	adds	r7, #44	@ 0x2c
 80126ec:	46bd      	mov	sp, r7
 80126ee:	bd90      	pop	{r4, r7, pc}
 80126f0:	080182b8 	.word	0x080182b8
 80126f4:	0801835c 	.word	0x0801835c
 80126f8:	0801830c 	.word	0x0801830c
 80126fc:	08018374 	.word	0x08018374
 8012700:	200057f8 	.word	0x200057f8
 8012704:	20009b84 	.word	0x20009b84
 8012708:	08018390 	.word	0x08018390
 801270c:	20005808 	.word	0x20005808

08012710 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012710:	b480      	push	{r7}
 8012712:	b085      	sub	sp, #20
 8012714:	af00      	add	r7, sp, #0
 8012716:	6078      	str	r0, [r7, #4]
 8012718:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	2b00      	cmp	r3, #0
 801271e:	d01e      	beq.n	801275e <udp_netif_ip_addr_changed+0x4e>
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	681b      	ldr	r3, [r3, #0]
 8012724:	2b00      	cmp	r3, #0
 8012726:	d01a      	beq.n	801275e <udp_netif_ip_addr_changed+0x4e>
 8012728:	683b      	ldr	r3, [r7, #0]
 801272a:	2b00      	cmp	r3, #0
 801272c:	d017      	beq.n	801275e <udp_netif_ip_addr_changed+0x4e>
 801272e:	683b      	ldr	r3, [r7, #0]
 8012730:	681b      	ldr	r3, [r3, #0]
 8012732:	2b00      	cmp	r3, #0
 8012734:	d013      	beq.n	801275e <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8012736:	4b0d      	ldr	r3, [pc, #52]	@ (801276c <udp_netif_ip_addr_changed+0x5c>)
 8012738:	681b      	ldr	r3, [r3, #0]
 801273a:	60fb      	str	r3, [r7, #12]
 801273c:	e00c      	b.n	8012758 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801273e:	68fb      	ldr	r3, [r7, #12]
 8012740:	681a      	ldr	r2, [r3, #0]
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	681b      	ldr	r3, [r3, #0]
 8012746:	429a      	cmp	r2, r3
 8012748:	d103      	bne.n	8012752 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801274a:	683b      	ldr	r3, [r7, #0]
 801274c:	681a      	ldr	r2, [r3, #0]
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8012752:	68fb      	ldr	r3, [r7, #12]
 8012754:	68db      	ldr	r3, [r3, #12]
 8012756:	60fb      	str	r3, [r7, #12]
 8012758:	68fb      	ldr	r3, [r7, #12]
 801275a:	2b00      	cmp	r3, #0
 801275c:	d1ef      	bne.n	801273e <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801275e:	bf00      	nop
 8012760:	3714      	adds	r7, #20
 8012762:	46bd      	mov	sp, r7
 8012764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012768:	4770      	bx	lr
 801276a:	bf00      	nop
 801276c:	20009b84 	.word	0x20009b84

08012770 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8012770:	b580      	push	{r7, lr}
 8012772:	b082      	sub	sp, #8
 8012774:	af00      	add	r7, sp, #0
 8012776:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8012778:	4915      	ldr	r1, [pc, #84]	@ (80127d0 <etharp_free_entry+0x60>)
 801277a:	687a      	ldr	r2, [r7, #4]
 801277c:	4613      	mov	r3, r2
 801277e:	005b      	lsls	r3, r3, #1
 8012780:	4413      	add	r3, r2
 8012782:	00db      	lsls	r3, r3, #3
 8012784:	440b      	add	r3, r1
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	2b00      	cmp	r3, #0
 801278a:	d013      	beq.n	80127b4 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801278c:	4910      	ldr	r1, [pc, #64]	@ (80127d0 <etharp_free_entry+0x60>)
 801278e:	687a      	ldr	r2, [r7, #4]
 8012790:	4613      	mov	r3, r2
 8012792:	005b      	lsls	r3, r3, #1
 8012794:	4413      	add	r3, r2
 8012796:	00db      	lsls	r3, r3, #3
 8012798:	440b      	add	r3, r1
 801279a:	681b      	ldr	r3, [r3, #0]
 801279c:	4618      	mov	r0, r3
 801279e:	f7f9 fa97 	bl	800bcd0 <pbuf_free>
    arp_table[i].q = NULL;
 80127a2:	490b      	ldr	r1, [pc, #44]	@ (80127d0 <etharp_free_entry+0x60>)
 80127a4:	687a      	ldr	r2, [r7, #4]
 80127a6:	4613      	mov	r3, r2
 80127a8:	005b      	lsls	r3, r3, #1
 80127aa:	4413      	add	r3, r2
 80127ac:	00db      	lsls	r3, r3, #3
 80127ae:	440b      	add	r3, r1
 80127b0:	2200      	movs	r2, #0
 80127b2:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 80127b4:	4906      	ldr	r1, [pc, #24]	@ (80127d0 <etharp_free_entry+0x60>)
 80127b6:	687a      	ldr	r2, [r7, #4]
 80127b8:	4613      	mov	r3, r2
 80127ba:	005b      	lsls	r3, r3, #1
 80127bc:	4413      	add	r3, r2
 80127be:	00db      	lsls	r3, r3, #3
 80127c0:	440b      	add	r3, r1
 80127c2:	3314      	adds	r3, #20
 80127c4:	2200      	movs	r2, #0
 80127c6:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 80127c8:	bf00      	nop
 80127ca:	3708      	adds	r7, #8
 80127cc:	46bd      	mov	sp, r7
 80127ce:	bd80      	pop	{r7, pc}
 80127d0:	20009b88 	.word	0x20009b88

080127d4 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 80127d4:	b580      	push	{r7, lr}
 80127d6:	b082      	sub	sp, #8
 80127d8:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80127da:	2300      	movs	r3, #0
 80127dc:	607b      	str	r3, [r7, #4]
 80127de:	e096      	b.n	801290e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 80127e0:	494f      	ldr	r1, [pc, #316]	@ (8012920 <etharp_tmr+0x14c>)
 80127e2:	687a      	ldr	r2, [r7, #4]
 80127e4:	4613      	mov	r3, r2
 80127e6:	005b      	lsls	r3, r3, #1
 80127e8:	4413      	add	r3, r2
 80127ea:	00db      	lsls	r3, r3, #3
 80127ec:	440b      	add	r3, r1
 80127ee:	3314      	adds	r3, #20
 80127f0:	781b      	ldrb	r3, [r3, #0]
 80127f2:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 80127f4:	78fb      	ldrb	r3, [r7, #3]
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	f000 8086 	beq.w	8012908 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 80127fc:	4948      	ldr	r1, [pc, #288]	@ (8012920 <etharp_tmr+0x14c>)
 80127fe:	687a      	ldr	r2, [r7, #4]
 8012800:	4613      	mov	r3, r2
 8012802:	005b      	lsls	r3, r3, #1
 8012804:	4413      	add	r3, r2
 8012806:	00db      	lsls	r3, r3, #3
 8012808:	440b      	add	r3, r1
 801280a:	3312      	adds	r3, #18
 801280c:	881b      	ldrh	r3, [r3, #0]
 801280e:	3301      	adds	r3, #1
 8012810:	b298      	uxth	r0, r3
 8012812:	4943      	ldr	r1, [pc, #268]	@ (8012920 <etharp_tmr+0x14c>)
 8012814:	687a      	ldr	r2, [r7, #4]
 8012816:	4613      	mov	r3, r2
 8012818:	005b      	lsls	r3, r3, #1
 801281a:	4413      	add	r3, r2
 801281c:	00db      	lsls	r3, r3, #3
 801281e:	440b      	add	r3, r1
 8012820:	3312      	adds	r3, #18
 8012822:	4602      	mov	r2, r0
 8012824:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8012826:	493e      	ldr	r1, [pc, #248]	@ (8012920 <etharp_tmr+0x14c>)
 8012828:	687a      	ldr	r2, [r7, #4]
 801282a:	4613      	mov	r3, r2
 801282c:	005b      	lsls	r3, r3, #1
 801282e:	4413      	add	r3, r2
 8012830:	00db      	lsls	r3, r3, #3
 8012832:	440b      	add	r3, r1
 8012834:	3312      	adds	r3, #18
 8012836:	881b      	ldrh	r3, [r3, #0]
 8012838:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801283c:	d215      	bcs.n	801286a <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801283e:	4938      	ldr	r1, [pc, #224]	@ (8012920 <etharp_tmr+0x14c>)
 8012840:	687a      	ldr	r2, [r7, #4]
 8012842:	4613      	mov	r3, r2
 8012844:	005b      	lsls	r3, r3, #1
 8012846:	4413      	add	r3, r2
 8012848:	00db      	lsls	r3, r3, #3
 801284a:	440b      	add	r3, r1
 801284c:	3314      	adds	r3, #20
 801284e:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8012850:	2b01      	cmp	r3, #1
 8012852:	d10e      	bne.n	8012872 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8012854:	4932      	ldr	r1, [pc, #200]	@ (8012920 <etharp_tmr+0x14c>)
 8012856:	687a      	ldr	r2, [r7, #4]
 8012858:	4613      	mov	r3, r2
 801285a:	005b      	lsls	r3, r3, #1
 801285c:	4413      	add	r3, r2
 801285e:	00db      	lsls	r3, r3, #3
 8012860:	440b      	add	r3, r1
 8012862:	3312      	adds	r3, #18
 8012864:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8012866:	2b04      	cmp	r3, #4
 8012868:	d903      	bls.n	8012872 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801286a:	6878      	ldr	r0, [r7, #4]
 801286c:	f7ff ff80 	bl	8012770 <etharp_free_entry>
 8012870:	e04a      	b.n	8012908 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8012872:	492b      	ldr	r1, [pc, #172]	@ (8012920 <etharp_tmr+0x14c>)
 8012874:	687a      	ldr	r2, [r7, #4]
 8012876:	4613      	mov	r3, r2
 8012878:	005b      	lsls	r3, r3, #1
 801287a:	4413      	add	r3, r2
 801287c:	00db      	lsls	r3, r3, #3
 801287e:	440b      	add	r3, r1
 8012880:	3314      	adds	r3, #20
 8012882:	781b      	ldrb	r3, [r3, #0]
 8012884:	2b03      	cmp	r3, #3
 8012886:	d10a      	bne.n	801289e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8012888:	4925      	ldr	r1, [pc, #148]	@ (8012920 <etharp_tmr+0x14c>)
 801288a:	687a      	ldr	r2, [r7, #4]
 801288c:	4613      	mov	r3, r2
 801288e:	005b      	lsls	r3, r3, #1
 8012890:	4413      	add	r3, r2
 8012892:	00db      	lsls	r3, r3, #3
 8012894:	440b      	add	r3, r1
 8012896:	3314      	adds	r3, #20
 8012898:	2204      	movs	r2, #4
 801289a:	701a      	strb	r2, [r3, #0]
 801289c:	e034      	b.n	8012908 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801289e:	4920      	ldr	r1, [pc, #128]	@ (8012920 <etharp_tmr+0x14c>)
 80128a0:	687a      	ldr	r2, [r7, #4]
 80128a2:	4613      	mov	r3, r2
 80128a4:	005b      	lsls	r3, r3, #1
 80128a6:	4413      	add	r3, r2
 80128a8:	00db      	lsls	r3, r3, #3
 80128aa:	440b      	add	r3, r1
 80128ac:	3314      	adds	r3, #20
 80128ae:	781b      	ldrb	r3, [r3, #0]
 80128b0:	2b04      	cmp	r3, #4
 80128b2:	d10a      	bne.n	80128ca <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 80128b4:	491a      	ldr	r1, [pc, #104]	@ (8012920 <etharp_tmr+0x14c>)
 80128b6:	687a      	ldr	r2, [r7, #4]
 80128b8:	4613      	mov	r3, r2
 80128ba:	005b      	lsls	r3, r3, #1
 80128bc:	4413      	add	r3, r2
 80128be:	00db      	lsls	r3, r3, #3
 80128c0:	440b      	add	r3, r1
 80128c2:	3314      	adds	r3, #20
 80128c4:	2202      	movs	r2, #2
 80128c6:	701a      	strb	r2, [r3, #0]
 80128c8:	e01e      	b.n	8012908 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80128ca:	4915      	ldr	r1, [pc, #84]	@ (8012920 <etharp_tmr+0x14c>)
 80128cc:	687a      	ldr	r2, [r7, #4]
 80128ce:	4613      	mov	r3, r2
 80128d0:	005b      	lsls	r3, r3, #1
 80128d2:	4413      	add	r3, r2
 80128d4:	00db      	lsls	r3, r3, #3
 80128d6:	440b      	add	r3, r1
 80128d8:	3314      	adds	r3, #20
 80128da:	781b      	ldrb	r3, [r3, #0]
 80128dc:	2b01      	cmp	r3, #1
 80128de:	d113      	bne.n	8012908 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 80128e0:	490f      	ldr	r1, [pc, #60]	@ (8012920 <etharp_tmr+0x14c>)
 80128e2:	687a      	ldr	r2, [r7, #4]
 80128e4:	4613      	mov	r3, r2
 80128e6:	005b      	lsls	r3, r3, #1
 80128e8:	4413      	add	r3, r2
 80128ea:	00db      	lsls	r3, r3, #3
 80128ec:	440b      	add	r3, r1
 80128ee:	3308      	adds	r3, #8
 80128f0:	6818      	ldr	r0, [r3, #0]
 80128f2:	687a      	ldr	r2, [r7, #4]
 80128f4:	4613      	mov	r3, r2
 80128f6:	005b      	lsls	r3, r3, #1
 80128f8:	4413      	add	r3, r2
 80128fa:	00db      	lsls	r3, r3, #3
 80128fc:	4a08      	ldr	r2, [pc, #32]	@ (8012920 <etharp_tmr+0x14c>)
 80128fe:	4413      	add	r3, r2
 8012900:	3304      	adds	r3, #4
 8012902:	4619      	mov	r1, r3
 8012904:	f000 fe6e 	bl	80135e4 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	3301      	adds	r3, #1
 801290c:	607b      	str	r3, [r7, #4]
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	2b09      	cmp	r3, #9
 8012912:	f77f af65 	ble.w	80127e0 <etharp_tmr+0xc>
      }
    }
  }
}
 8012916:	bf00      	nop
 8012918:	bf00      	nop
 801291a:	3708      	adds	r7, #8
 801291c:	46bd      	mov	sp, r7
 801291e:	bd80      	pop	{r7, pc}
 8012920:	20009b88 	.word	0x20009b88

08012924 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8012924:	b580      	push	{r7, lr}
 8012926:	b08a      	sub	sp, #40	@ 0x28
 8012928:	af00      	add	r7, sp, #0
 801292a:	60f8      	str	r0, [r7, #12]
 801292c:	460b      	mov	r3, r1
 801292e:	607a      	str	r2, [r7, #4]
 8012930:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8012932:	230a      	movs	r3, #10
 8012934:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8012936:	230a      	movs	r3, #10
 8012938:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801293a:	230a      	movs	r3, #10
 801293c:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801293e:	2300      	movs	r3, #0
 8012940:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8012942:	230a      	movs	r3, #10
 8012944:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8012946:	2300      	movs	r3, #0
 8012948:	83bb      	strh	r3, [r7, #28]
 801294a:	2300      	movs	r3, #0
 801294c:	837b      	strh	r3, [r7, #26]
 801294e:	2300      	movs	r3, #0
 8012950:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012952:	2300      	movs	r3, #0
 8012954:	843b      	strh	r3, [r7, #32]
 8012956:	e0ae      	b.n	8012ab6 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8012958:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801295c:	49a6      	ldr	r1, [pc, #664]	@ (8012bf8 <etharp_find_entry+0x2d4>)
 801295e:	4613      	mov	r3, r2
 8012960:	005b      	lsls	r3, r3, #1
 8012962:	4413      	add	r3, r2
 8012964:	00db      	lsls	r3, r3, #3
 8012966:	440b      	add	r3, r1
 8012968:	3314      	adds	r3, #20
 801296a:	781b      	ldrb	r3, [r3, #0]
 801296c:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801296e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8012972:	2b0a      	cmp	r3, #10
 8012974:	d105      	bne.n	8012982 <etharp_find_entry+0x5e>
 8012976:	7dfb      	ldrb	r3, [r7, #23]
 8012978:	2b00      	cmp	r3, #0
 801297a:	d102      	bne.n	8012982 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801297c:	8c3b      	ldrh	r3, [r7, #32]
 801297e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8012980:	e095      	b.n	8012aae <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8012982:	7dfb      	ldrb	r3, [r7, #23]
 8012984:	2b00      	cmp	r3, #0
 8012986:	f000 8092 	beq.w	8012aae <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801298a:	7dfb      	ldrb	r3, [r7, #23]
 801298c:	2b01      	cmp	r3, #1
 801298e:	d009      	beq.n	80129a4 <etharp_find_entry+0x80>
 8012990:	7dfb      	ldrb	r3, [r7, #23]
 8012992:	2b01      	cmp	r3, #1
 8012994:	d806      	bhi.n	80129a4 <etharp_find_entry+0x80>
 8012996:	4b99      	ldr	r3, [pc, #612]	@ (8012bfc <etharp_find_entry+0x2d8>)
 8012998:	f240 1223 	movw	r2, #291	@ 0x123
 801299c:	4998      	ldr	r1, [pc, #608]	@ (8012c00 <etharp_find_entry+0x2dc>)
 801299e:	4899      	ldr	r0, [pc, #612]	@ (8012c04 <etharp_find_entry+0x2e0>)
 80129a0:	f002 fc16 	bl	80151d0 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80129a4:	68fb      	ldr	r3, [r7, #12]
 80129a6:	2b00      	cmp	r3, #0
 80129a8:	d020      	beq.n	80129ec <etharp_find_entry+0xc8>
 80129aa:	68fb      	ldr	r3, [r7, #12]
 80129ac:	6819      	ldr	r1, [r3, #0]
 80129ae:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80129b2:	4891      	ldr	r0, [pc, #580]	@ (8012bf8 <etharp_find_entry+0x2d4>)
 80129b4:	4613      	mov	r3, r2
 80129b6:	005b      	lsls	r3, r3, #1
 80129b8:	4413      	add	r3, r2
 80129ba:	00db      	lsls	r3, r3, #3
 80129bc:	4403      	add	r3, r0
 80129be:	3304      	adds	r3, #4
 80129c0:	681b      	ldr	r3, [r3, #0]
 80129c2:	4299      	cmp	r1, r3
 80129c4:	d112      	bne.n	80129ec <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	2b00      	cmp	r3, #0
 80129ca:	d00c      	beq.n	80129e6 <etharp_find_entry+0xc2>
 80129cc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80129d0:	4989      	ldr	r1, [pc, #548]	@ (8012bf8 <etharp_find_entry+0x2d4>)
 80129d2:	4613      	mov	r3, r2
 80129d4:	005b      	lsls	r3, r3, #1
 80129d6:	4413      	add	r3, r2
 80129d8:	00db      	lsls	r3, r3, #3
 80129da:	440b      	add	r3, r1
 80129dc:	3308      	adds	r3, #8
 80129de:	681b      	ldr	r3, [r3, #0]
 80129e0:	687a      	ldr	r2, [r7, #4]
 80129e2:	429a      	cmp	r2, r3
 80129e4:	d102      	bne.n	80129ec <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 80129e6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80129ea:	e100      	b.n	8012bee <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 80129ec:	7dfb      	ldrb	r3, [r7, #23]
 80129ee:	2b01      	cmp	r3, #1
 80129f0:	d140      	bne.n	8012a74 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 80129f2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80129f6:	4980      	ldr	r1, [pc, #512]	@ (8012bf8 <etharp_find_entry+0x2d4>)
 80129f8:	4613      	mov	r3, r2
 80129fa:	005b      	lsls	r3, r3, #1
 80129fc:	4413      	add	r3, r2
 80129fe:	00db      	lsls	r3, r3, #3
 8012a00:	440b      	add	r3, r1
 8012a02:	681b      	ldr	r3, [r3, #0]
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	d01a      	beq.n	8012a3e <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8012a08:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a0c:	497a      	ldr	r1, [pc, #488]	@ (8012bf8 <etharp_find_entry+0x2d4>)
 8012a0e:	4613      	mov	r3, r2
 8012a10:	005b      	lsls	r3, r3, #1
 8012a12:	4413      	add	r3, r2
 8012a14:	00db      	lsls	r3, r3, #3
 8012a16:	440b      	add	r3, r1
 8012a18:	3312      	adds	r3, #18
 8012a1a:	881b      	ldrh	r3, [r3, #0]
 8012a1c:	8bba      	ldrh	r2, [r7, #28]
 8012a1e:	429a      	cmp	r2, r3
 8012a20:	d845      	bhi.n	8012aae <etharp_find_entry+0x18a>
            old_queue = i;
 8012a22:	8c3b      	ldrh	r3, [r7, #32]
 8012a24:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8012a26:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a2a:	4973      	ldr	r1, [pc, #460]	@ (8012bf8 <etharp_find_entry+0x2d4>)
 8012a2c:	4613      	mov	r3, r2
 8012a2e:	005b      	lsls	r3, r3, #1
 8012a30:	4413      	add	r3, r2
 8012a32:	00db      	lsls	r3, r3, #3
 8012a34:	440b      	add	r3, r1
 8012a36:	3312      	adds	r3, #18
 8012a38:	881b      	ldrh	r3, [r3, #0]
 8012a3a:	83bb      	strh	r3, [r7, #28]
 8012a3c:	e037      	b.n	8012aae <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8012a3e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a42:	496d      	ldr	r1, [pc, #436]	@ (8012bf8 <etharp_find_entry+0x2d4>)
 8012a44:	4613      	mov	r3, r2
 8012a46:	005b      	lsls	r3, r3, #1
 8012a48:	4413      	add	r3, r2
 8012a4a:	00db      	lsls	r3, r3, #3
 8012a4c:	440b      	add	r3, r1
 8012a4e:	3312      	adds	r3, #18
 8012a50:	881b      	ldrh	r3, [r3, #0]
 8012a52:	8b7a      	ldrh	r2, [r7, #26]
 8012a54:	429a      	cmp	r2, r3
 8012a56:	d82a      	bhi.n	8012aae <etharp_find_entry+0x18a>
            old_pending = i;
 8012a58:	8c3b      	ldrh	r3, [r7, #32]
 8012a5a:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 8012a5c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a60:	4965      	ldr	r1, [pc, #404]	@ (8012bf8 <etharp_find_entry+0x2d4>)
 8012a62:	4613      	mov	r3, r2
 8012a64:	005b      	lsls	r3, r3, #1
 8012a66:	4413      	add	r3, r2
 8012a68:	00db      	lsls	r3, r3, #3
 8012a6a:	440b      	add	r3, r1
 8012a6c:	3312      	adds	r3, #18
 8012a6e:	881b      	ldrh	r3, [r3, #0]
 8012a70:	837b      	strh	r3, [r7, #26]
 8012a72:	e01c      	b.n	8012aae <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8012a74:	7dfb      	ldrb	r3, [r7, #23]
 8012a76:	2b01      	cmp	r3, #1
 8012a78:	d919      	bls.n	8012aae <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8012a7a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a7e:	495e      	ldr	r1, [pc, #376]	@ (8012bf8 <etharp_find_entry+0x2d4>)
 8012a80:	4613      	mov	r3, r2
 8012a82:	005b      	lsls	r3, r3, #1
 8012a84:	4413      	add	r3, r2
 8012a86:	00db      	lsls	r3, r3, #3
 8012a88:	440b      	add	r3, r1
 8012a8a:	3312      	adds	r3, #18
 8012a8c:	881b      	ldrh	r3, [r3, #0]
 8012a8e:	8b3a      	ldrh	r2, [r7, #24]
 8012a90:	429a      	cmp	r2, r3
 8012a92:	d80c      	bhi.n	8012aae <etharp_find_entry+0x18a>
            old_stable = i;
 8012a94:	8c3b      	ldrh	r3, [r7, #32]
 8012a96:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8012a98:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a9c:	4956      	ldr	r1, [pc, #344]	@ (8012bf8 <etharp_find_entry+0x2d4>)
 8012a9e:	4613      	mov	r3, r2
 8012aa0:	005b      	lsls	r3, r3, #1
 8012aa2:	4413      	add	r3, r2
 8012aa4:	00db      	lsls	r3, r3, #3
 8012aa6:	440b      	add	r3, r1
 8012aa8:	3312      	adds	r3, #18
 8012aaa:	881b      	ldrh	r3, [r3, #0]
 8012aac:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012aae:	8c3b      	ldrh	r3, [r7, #32]
 8012ab0:	3301      	adds	r3, #1
 8012ab2:	b29b      	uxth	r3, r3
 8012ab4:	843b      	strh	r3, [r7, #32]
 8012ab6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012aba:	2b09      	cmp	r3, #9
 8012abc:	f77f af4c 	ble.w	8012958 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8012ac0:	7afb      	ldrb	r3, [r7, #11]
 8012ac2:	f003 0302 	and.w	r3, r3, #2
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	d108      	bne.n	8012adc <etharp_find_entry+0x1b8>
 8012aca:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8012ace:	2b0a      	cmp	r3, #10
 8012ad0:	d107      	bne.n	8012ae2 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8012ad2:	7afb      	ldrb	r3, [r7, #11]
 8012ad4:	f003 0301 	and.w	r3, r3, #1
 8012ad8:	2b00      	cmp	r3, #0
 8012ada:	d102      	bne.n	8012ae2 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8012adc:	f04f 33ff 	mov.w	r3, #4294967295
 8012ae0:	e085      	b.n	8012bee <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8012ae2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8012ae6:	2b09      	cmp	r3, #9
 8012ae8:	dc02      	bgt.n	8012af0 <etharp_find_entry+0x1cc>
    i = empty;
 8012aea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012aec:	843b      	strh	r3, [r7, #32]
 8012aee:	e039      	b.n	8012b64 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8012af0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8012af4:	2b09      	cmp	r3, #9
 8012af6:	dc14      	bgt.n	8012b22 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8012af8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012afa:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8012afc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012b00:	493d      	ldr	r1, [pc, #244]	@ (8012bf8 <etharp_find_entry+0x2d4>)
 8012b02:	4613      	mov	r3, r2
 8012b04:	005b      	lsls	r3, r3, #1
 8012b06:	4413      	add	r3, r2
 8012b08:	00db      	lsls	r3, r3, #3
 8012b0a:	440b      	add	r3, r1
 8012b0c:	681b      	ldr	r3, [r3, #0]
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d018      	beq.n	8012b44 <etharp_find_entry+0x220>
 8012b12:	4b3a      	ldr	r3, [pc, #232]	@ (8012bfc <etharp_find_entry+0x2d8>)
 8012b14:	f240 126d 	movw	r2, #365	@ 0x16d
 8012b18:	493b      	ldr	r1, [pc, #236]	@ (8012c08 <etharp_find_entry+0x2e4>)
 8012b1a:	483a      	ldr	r0, [pc, #232]	@ (8012c04 <etharp_find_entry+0x2e0>)
 8012b1c:	f002 fb58 	bl	80151d0 <iprintf>
 8012b20:	e010      	b.n	8012b44 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8012b22:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8012b26:	2b09      	cmp	r3, #9
 8012b28:	dc02      	bgt.n	8012b30 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8012b2a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012b2c:	843b      	strh	r3, [r7, #32]
 8012b2e:	e009      	b.n	8012b44 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8012b30:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8012b34:	2b09      	cmp	r3, #9
 8012b36:	dc02      	bgt.n	8012b3e <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8012b38:	8bfb      	ldrh	r3, [r7, #30]
 8012b3a:	843b      	strh	r3, [r7, #32]
 8012b3c:	e002      	b.n	8012b44 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8012b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8012b42:	e054      	b.n	8012bee <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8012b44:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012b48:	2b09      	cmp	r3, #9
 8012b4a:	dd06      	ble.n	8012b5a <etharp_find_entry+0x236>
 8012b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8012bfc <etharp_find_entry+0x2d8>)
 8012b4e:	f240 127f 	movw	r2, #383	@ 0x17f
 8012b52:	492e      	ldr	r1, [pc, #184]	@ (8012c0c <etharp_find_entry+0x2e8>)
 8012b54:	482b      	ldr	r0, [pc, #172]	@ (8012c04 <etharp_find_entry+0x2e0>)
 8012b56:	f002 fb3b 	bl	80151d0 <iprintf>
    etharp_free_entry(i);
 8012b5a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012b5e:	4618      	mov	r0, r3
 8012b60:	f7ff fe06 	bl	8012770 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8012b64:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012b68:	2b09      	cmp	r3, #9
 8012b6a:	dd06      	ble.n	8012b7a <etharp_find_entry+0x256>
 8012b6c:	4b23      	ldr	r3, [pc, #140]	@ (8012bfc <etharp_find_entry+0x2d8>)
 8012b6e:	f240 1283 	movw	r2, #387	@ 0x183
 8012b72:	4926      	ldr	r1, [pc, #152]	@ (8012c0c <etharp_find_entry+0x2e8>)
 8012b74:	4823      	ldr	r0, [pc, #140]	@ (8012c04 <etharp_find_entry+0x2e0>)
 8012b76:	f002 fb2b 	bl	80151d0 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8012b7a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012b7e:	491e      	ldr	r1, [pc, #120]	@ (8012bf8 <etharp_find_entry+0x2d4>)
 8012b80:	4613      	mov	r3, r2
 8012b82:	005b      	lsls	r3, r3, #1
 8012b84:	4413      	add	r3, r2
 8012b86:	00db      	lsls	r3, r3, #3
 8012b88:	440b      	add	r3, r1
 8012b8a:	3314      	adds	r3, #20
 8012b8c:	781b      	ldrb	r3, [r3, #0]
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d006      	beq.n	8012ba0 <etharp_find_entry+0x27c>
 8012b92:	4b1a      	ldr	r3, [pc, #104]	@ (8012bfc <etharp_find_entry+0x2d8>)
 8012b94:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8012b98:	491d      	ldr	r1, [pc, #116]	@ (8012c10 <etharp_find_entry+0x2ec>)
 8012b9a:	481a      	ldr	r0, [pc, #104]	@ (8012c04 <etharp_find_entry+0x2e0>)
 8012b9c:	f002 fb18 	bl	80151d0 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8012ba0:	68fb      	ldr	r3, [r7, #12]
 8012ba2:	2b00      	cmp	r3, #0
 8012ba4:	d00b      	beq.n	8012bbe <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8012ba6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012baa:	68fb      	ldr	r3, [r7, #12]
 8012bac:	6819      	ldr	r1, [r3, #0]
 8012bae:	4812      	ldr	r0, [pc, #72]	@ (8012bf8 <etharp_find_entry+0x2d4>)
 8012bb0:	4613      	mov	r3, r2
 8012bb2:	005b      	lsls	r3, r3, #1
 8012bb4:	4413      	add	r3, r2
 8012bb6:	00db      	lsls	r3, r3, #3
 8012bb8:	4403      	add	r3, r0
 8012bba:	3304      	adds	r3, #4
 8012bbc:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8012bbe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012bc2:	490d      	ldr	r1, [pc, #52]	@ (8012bf8 <etharp_find_entry+0x2d4>)
 8012bc4:	4613      	mov	r3, r2
 8012bc6:	005b      	lsls	r3, r3, #1
 8012bc8:	4413      	add	r3, r2
 8012bca:	00db      	lsls	r3, r3, #3
 8012bcc:	440b      	add	r3, r1
 8012bce:	3312      	adds	r3, #18
 8012bd0:	2200      	movs	r2, #0
 8012bd2:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8012bd4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012bd8:	4907      	ldr	r1, [pc, #28]	@ (8012bf8 <etharp_find_entry+0x2d4>)
 8012bda:	4613      	mov	r3, r2
 8012bdc:	005b      	lsls	r3, r3, #1
 8012bde:	4413      	add	r3, r2
 8012be0:	00db      	lsls	r3, r3, #3
 8012be2:	440b      	add	r3, r1
 8012be4:	3308      	adds	r3, #8
 8012be6:	687a      	ldr	r2, [r7, #4]
 8012be8:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8012bea:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8012bee:	4618      	mov	r0, r3
 8012bf0:	3728      	adds	r7, #40	@ 0x28
 8012bf2:	46bd      	mov	sp, r7
 8012bf4:	bd80      	pop	{r7, pc}
 8012bf6:	bf00      	nop
 8012bf8:	20009b88 	.word	0x20009b88
 8012bfc:	0801861c 	.word	0x0801861c
 8012c00:	08018654 	.word	0x08018654
 8012c04:	08018694 	.word	0x08018694
 8012c08:	080186bc 	.word	0x080186bc
 8012c0c:	080186d4 	.word	0x080186d4
 8012c10:	080186e8 	.word	0x080186e8

08012c14 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8012c14:	b580      	push	{r7, lr}
 8012c16:	b088      	sub	sp, #32
 8012c18:	af02      	add	r7, sp, #8
 8012c1a:	60f8      	str	r0, [r7, #12]
 8012c1c:	60b9      	str	r1, [r7, #8]
 8012c1e:	607a      	str	r2, [r7, #4]
 8012c20:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8012c22:	68fb      	ldr	r3, [r7, #12]
 8012c24:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8012c28:	2b06      	cmp	r3, #6
 8012c2a:	d006      	beq.n	8012c3a <etharp_update_arp_entry+0x26>
 8012c2c:	4b48      	ldr	r3, [pc, #288]	@ (8012d50 <etharp_update_arp_entry+0x13c>)
 8012c2e:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8012c32:	4948      	ldr	r1, [pc, #288]	@ (8012d54 <etharp_update_arp_entry+0x140>)
 8012c34:	4848      	ldr	r0, [pc, #288]	@ (8012d58 <etharp_update_arp_entry+0x144>)
 8012c36:	f002 facb 	bl	80151d0 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8012c3a:	68bb      	ldr	r3, [r7, #8]
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	d012      	beq.n	8012c66 <etharp_update_arp_entry+0x52>
 8012c40:	68bb      	ldr	r3, [r7, #8]
 8012c42:	681b      	ldr	r3, [r3, #0]
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d00e      	beq.n	8012c66 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8012c48:	68bb      	ldr	r3, [r7, #8]
 8012c4a:	681b      	ldr	r3, [r3, #0]
 8012c4c:	68f9      	ldr	r1, [r7, #12]
 8012c4e:	4618      	mov	r0, r3
 8012c50:	f001 f8fe 	bl	8013e50 <ip4_addr_isbroadcast_u32>
 8012c54:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8012c56:	2b00      	cmp	r3, #0
 8012c58:	d105      	bne.n	8012c66 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8012c5a:	68bb      	ldr	r3, [r7, #8]
 8012c5c:	681b      	ldr	r3, [r3, #0]
 8012c5e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8012c62:	2be0      	cmp	r3, #224	@ 0xe0
 8012c64:	d102      	bne.n	8012c6c <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8012c66:	f06f 030f 	mvn.w	r3, #15
 8012c6a:	e06c      	b.n	8012d46 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8012c6c:	78fb      	ldrb	r3, [r7, #3]
 8012c6e:	68fa      	ldr	r2, [r7, #12]
 8012c70:	4619      	mov	r1, r3
 8012c72:	68b8      	ldr	r0, [r7, #8]
 8012c74:	f7ff fe56 	bl	8012924 <etharp_find_entry>
 8012c78:	4603      	mov	r3, r0
 8012c7a:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8012c7c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8012c80:	2b00      	cmp	r3, #0
 8012c82:	da02      	bge.n	8012c8a <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8012c84:	8afb      	ldrh	r3, [r7, #22]
 8012c86:	b25b      	sxtb	r3, r3
 8012c88:	e05d      	b.n	8012d46 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8012c8a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012c8e:	4933      	ldr	r1, [pc, #204]	@ (8012d5c <etharp_update_arp_entry+0x148>)
 8012c90:	4613      	mov	r3, r2
 8012c92:	005b      	lsls	r3, r3, #1
 8012c94:	4413      	add	r3, r2
 8012c96:	00db      	lsls	r3, r3, #3
 8012c98:	440b      	add	r3, r1
 8012c9a:	3314      	adds	r3, #20
 8012c9c:	2202      	movs	r2, #2
 8012c9e:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8012ca0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012ca4:	492d      	ldr	r1, [pc, #180]	@ (8012d5c <etharp_update_arp_entry+0x148>)
 8012ca6:	4613      	mov	r3, r2
 8012ca8:	005b      	lsls	r3, r3, #1
 8012caa:	4413      	add	r3, r2
 8012cac:	00db      	lsls	r3, r3, #3
 8012cae:	440b      	add	r3, r1
 8012cb0:	3308      	adds	r3, #8
 8012cb2:	68fa      	ldr	r2, [r7, #12]
 8012cb4:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8012cb6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012cba:	4613      	mov	r3, r2
 8012cbc:	005b      	lsls	r3, r3, #1
 8012cbe:	4413      	add	r3, r2
 8012cc0:	00db      	lsls	r3, r3, #3
 8012cc2:	3308      	adds	r3, #8
 8012cc4:	4a25      	ldr	r2, [pc, #148]	@ (8012d5c <etharp_update_arp_entry+0x148>)
 8012cc6:	4413      	add	r3, r2
 8012cc8:	3304      	adds	r3, #4
 8012cca:	2206      	movs	r2, #6
 8012ccc:	6879      	ldr	r1, [r7, #4]
 8012cce:	4618      	mov	r0, r3
 8012cd0:	f002 fba3 	bl	801541a <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8012cd4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012cd8:	4920      	ldr	r1, [pc, #128]	@ (8012d5c <etharp_update_arp_entry+0x148>)
 8012cda:	4613      	mov	r3, r2
 8012cdc:	005b      	lsls	r3, r3, #1
 8012cde:	4413      	add	r3, r2
 8012ce0:	00db      	lsls	r3, r3, #3
 8012ce2:	440b      	add	r3, r1
 8012ce4:	3312      	adds	r3, #18
 8012ce6:	2200      	movs	r2, #0
 8012ce8:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8012cea:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012cee:	491b      	ldr	r1, [pc, #108]	@ (8012d5c <etharp_update_arp_entry+0x148>)
 8012cf0:	4613      	mov	r3, r2
 8012cf2:	005b      	lsls	r3, r3, #1
 8012cf4:	4413      	add	r3, r2
 8012cf6:	00db      	lsls	r3, r3, #3
 8012cf8:	440b      	add	r3, r1
 8012cfa:	681b      	ldr	r3, [r3, #0]
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	d021      	beq.n	8012d44 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8012d00:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012d04:	4915      	ldr	r1, [pc, #84]	@ (8012d5c <etharp_update_arp_entry+0x148>)
 8012d06:	4613      	mov	r3, r2
 8012d08:	005b      	lsls	r3, r3, #1
 8012d0a:	4413      	add	r3, r2
 8012d0c:	00db      	lsls	r3, r3, #3
 8012d0e:	440b      	add	r3, r1
 8012d10:	681b      	ldr	r3, [r3, #0]
 8012d12:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8012d14:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012d18:	4910      	ldr	r1, [pc, #64]	@ (8012d5c <etharp_update_arp_entry+0x148>)
 8012d1a:	4613      	mov	r3, r2
 8012d1c:	005b      	lsls	r3, r3, #1
 8012d1e:	4413      	add	r3, r2
 8012d20:	00db      	lsls	r3, r3, #3
 8012d22:	440b      	add	r3, r1
 8012d24:	2200      	movs	r2, #0
 8012d26:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8012d28:	68fb      	ldr	r3, [r7, #12]
 8012d2a:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8012d2e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8012d32:	9300      	str	r3, [sp, #0]
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	6939      	ldr	r1, [r7, #16]
 8012d38:	68f8      	ldr	r0, [r7, #12]
 8012d3a:	f002 f827 	bl	8014d8c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8012d3e:	6938      	ldr	r0, [r7, #16]
 8012d40:	f7f8 ffc6 	bl	800bcd0 <pbuf_free>
  }
  return ERR_OK;
 8012d44:	2300      	movs	r3, #0
}
 8012d46:	4618      	mov	r0, r3
 8012d48:	3718      	adds	r7, #24
 8012d4a:	46bd      	mov	sp, r7
 8012d4c:	bd80      	pop	{r7, pc}
 8012d4e:	bf00      	nop
 8012d50:	0801861c 	.word	0x0801861c
 8012d54:	08018714 	.word	0x08018714
 8012d58:	08018694 	.word	0x08018694
 8012d5c:	20009b88 	.word	0x20009b88

08012d60 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8012d60:	b580      	push	{r7, lr}
 8012d62:	b084      	sub	sp, #16
 8012d64:	af00      	add	r7, sp, #0
 8012d66:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012d68:	2300      	movs	r3, #0
 8012d6a:	60fb      	str	r3, [r7, #12]
 8012d6c:	e01e      	b.n	8012dac <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8012d6e:	4913      	ldr	r1, [pc, #76]	@ (8012dbc <etharp_cleanup_netif+0x5c>)
 8012d70:	68fa      	ldr	r2, [r7, #12]
 8012d72:	4613      	mov	r3, r2
 8012d74:	005b      	lsls	r3, r3, #1
 8012d76:	4413      	add	r3, r2
 8012d78:	00db      	lsls	r3, r3, #3
 8012d7a:	440b      	add	r3, r1
 8012d7c:	3314      	adds	r3, #20
 8012d7e:	781b      	ldrb	r3, [r3, #0]
 8012d80:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8012d82:	7afb      	ldrb	r3, [r7, #11]
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d00e      	beq.n	8012da6 <etharp_cleanup_netif+0x46>
 8012d88:	490c      	ldr	r1, [pc, #48]	@ (8012dbc <etharp_cleanup_netif+0x5c>)
 8012d8a:	68fa      	ldr	r2, [r7, #12]
 8012d8c:	4613      	mov	r3, r2
 8012d8e:	005b      	lsls	r3, r3, #1
 8012d90:	4413      	add	r3, r2
 8012d92:	00db      	lsls	r3, r3, #3
 8012d94:	440b      	add	r3, r1
 8012d96:	3308      	adds	r3, #8
 8012d98:	681b      	ldr	r3, [r3, #0]
 8012d9a:	687a      	ldr	r2, [r7, #4]
 8012d9c:	429a      	cmp	r2, r3
 8012d9e:	d102      	bne.n	8012da6 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8012da0:	68f8      	ldr	r0, [r7, #12]
 8012da2:	f7ff fce5 	bl	8012770 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012da6:	68fb      	ldr	r3, [r7, #12]
 8012da8:	3301      	adds	r3, #1
 8012daa:	60fb      	str	r3, [r7, #12]
 8012dac:	68fb      	ldr	r3, [r7, #12]
 8012dae:	2b09      	cmp	r3, #9
 8012db0:	dddd      	ble.n	8012d6e <etharp_cleanup_netif+0xe>
    }
  }
}
 8012db2:	bf00      	nop
 8012db4:	bf00      	nop
 8012db6:	3710      	adds	r7, #16
 8012db8:	46bd      	mov	sp, r7
 8012dba:	bd80      	pop	{r7, pc}
 8012dbc:	20009b88 	.word	0x20009b88

08012dc0 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8012dc0:	b5b0      	push	{r4, r5, r7, lr}
 8012dc2:	b08a      	sub	sp, #40	@ 0x28
 8012dc4:	af04      	add	r7, sp, #16
 8012dc6:	6078      	str	r0, [r7, #4]
 8012dc8:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8012dca:	683b      	ldr	r3, [r7, #0]
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d107      	bne.n	8012de0 <etharp_input+0x20>
 8012dd0:	4b3d      	ldr	r3, [pc, #244]	@ (8012ec8 <etharp_input+0x108>)
 8012dd2:	f240 228a 	movw	r2, #650	@ 0x28a
 8012dd6:	493d      	ldr	r1, [pc, #244]	@ (8012ecc <etharp_input+0x10c>)
 8012dd8:	483d      	ldr	r0, [pc, #244]	@ (8012ed0 <etharp_input+0x110>)
 8012dda:	f002 f9f9 	bl	80151d0 <iprintf>
 8012dde:	e06f      	b.n	8012ec0 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	685b      	ldr	r3, [r3, #4]
 8012de4:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8012de6:	693b      	ldr	r3, [r7, #16]
 8012de8:	881b      	ldrh	r3, [r3, #0]
 8012dea:	b29b      	uxth	r3, r3
 8012dec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012df0:	d10c      	bne.n	8012e0c <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8012df2:	693b      	ldr	r3, [r7, #16]
 8012df4:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8012df6:	2b06      	cmp	r3, #6
 8012df8:	d108      	bne.n	8012e0c <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012dfa:	693b      	ldr	r3, [r7, #16]
 8012dfc:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8012dfe:	2b04      	cmp	r3, #4
 8012e00:	d104      	bne.n	8012e0c <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8012e02:	693b      	ldr	r3, [r7, #16]
 8012e04:	885b      	ldrh	r3, [r3, #2]
 8012e06:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012e08:	2b08      	cmp	r3, #8
 8012e0a:	d003      	beq.n	8012e14 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8012e0c:	6878      	ldr	r0, [r7, #4]
 8012e0e:	f7f8 ff5f 	bl	800bcd0 <pbuf_free>
    return;
 8012e12:	e055      	b.n	8012ec0 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8012e14:	693b      	ldr	r3, [r7, #16]
 8012e16:	330e      	adds	r3, #14
 8012e18:	681b      	ldr	r3, [r3, #0]
 8012e1a:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8012e1c:	693b      	ldr	r3, [r7, #16]
 8012e1e:	3318      	adds	r3, #24
 8012e20:	681b      	ldr	r3, [r3, #0]
 8012e22:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012e24:	683b      	ldr	r3, [r7, #0]
 8012e26:	3304      	adds	r3, #4
 8012e28:	681b      	ldr	r3, [r3, #0]
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	d102      	bne.n	8012e34 <etharp_input+0x74>
    for_us = 0;
 8012e2e:	2300      	movs	r3, #0
 8012e30:	75fb      	strb	r3, [r7, #23]
 8012e32:	e009      	b.n	8012e48 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8012e34:	68ba      	ldr	r2, [r7, #8]
 8012e36:	683b      	ldr	r3, [r7, #0]
 8012e38:	3304      	adds	r3, #4
 8012e3a:	681b      	ldr	r3, [r3, #0]
 8012e3c:	429a      	cmp	r2, r3
 8012e3e:	bf0c      	ite	eq
 8012e40:	2301      	moveq	r3, #1
 8012e42:	2300      	movne	r3, #0
 8012e44:	b2db      	uxtb	r3, r3
 8012e46:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8012e48:	693b      	ldr	r3, [r7, #16]
 8012e4a:	f103 0208 	add.w	r2, r3, #8
 8012e4e:	7dfb      	ldrb	r3, [r7, #23]
 8012e50:	2b00      	cmp	r3, #0
 8012e52:	d001      	beq.n	8012e58 <etharp_input+0x98>
 8012e54:	2301      	movs	r3, #1
 8012e56:	e000      	b.n	8012e5a <etharp_input+0x9a>
 8012e58:	2302      	movs	r3, #2
 8012e5a:	f107 010c 	add.w	r1, r7, #12
 8012e5e:	6838      	ldr	r0, [r7, #0]
 8012e60:	f7ff fed8 	bl	8012c14 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8012e64:	693b      	ldr	r3, [r7, #16]
 8012e66:	88db      	ldrh	r3, [r3, #6]
 8012e68:	b29b      	uxth	r3, r3
 8012e6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012e6e:	d003      	beq.n	8012e78 <etharp_input+0xb8>
 8012e70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012e74:	d01e      	beq.n	8012eb4 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8012e76:	e020      	b.n	8012eba <etharp_input+0xfa>
      if (for_us) {
 8012e78:	7dfb      	ldrb	r3, [r7, #23]
 8012e7a:	2b00      	cmp	r3, #0
 8012e7c:	d01c      	beq.n	8012eb8 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8012e7e:	683b      	ldr	r3, [r7, #0]
 8012e80:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8012e84:	693b      	ldr	r3, [r7, #16]
 8012e86:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8012e8a:	683b      	ldr	r3, [r7, #0]
 8012e8c:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 8012e90:	683b      	ldr	r3, [r7, #0]
 8012e92:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8012e94:	693a      	ldr	r2, [r7, #16]
 8012e96:	3208      	adds	r2, #8
        etharp_raw(netif,
 8012e98:	2102      	movs	r1, #2
 8012e9a:	9103      	str	r1, [sp, #12]
 8012e9c:	f107 010c 	add.w	r1, r7, #12
 8012ea0:	9102      	str	r1, [sp, #8]
 8012ea2:	9201      	str	r2, [sp, #4]
 8012ea4:	9300      	str	r3, [sp, #0]
 8012ea6:	462b      	mov	r3, r5
 8012ea8:	4622      	mov	r2, r4
 8012eaa:	4601      	mov	r1, r0
 8012eac:	6838      	ldr	r0, [r7, #0]
 8012eae:	f000 faeb 	bl	8013488 <etharp_raw>
      break;
 8012eb2:	e001      	b.n	8012eb8 <etharp_input+0xf8>
      break;
 8012eb4:	bf00      	nop
 8012eb6:	e000      	b.n	8012eba <etharp_input+0xfa>
      break;
 8012eb8:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8012eba:	6878      	ldr	r0, [r7, #4]
 8012ebc:	f7f8 ff08 	bl	800bcd0 <pbuf_free>
}
 8012ec0:	3718      	adds	r7, #24
 8012ec2:	46bd      	mov	sp, r7
 8012ec4:	bdb0      	pop	{r4, r5, r7, pc}
 8012ec6:	bf00      	nop
 8012ec8:	0801861c 	.word	0x0801861c
 8012ecc:	0801876c 	.word	0x0801876c
 8012ed0:	08018694 	.word	0x08018694

08012ed4 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8012ed4:	b580      	push	{r7, lr}
 8012ed6:	b086      	sub	sp, #24
 8012ed8:	af02      	add	r7, sp, #8
 8012eda:	60f8      	str	r0, [r7, #12]
 8012edc:	60b9      	str	r1, [r7, #8]
 8012ede:	4613      	mov	r3, r2
 8012ee0:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8012ee2:	79fa      	ldrb	r2, [r7, #7]
 8012ee4:	4944      	ldr	r1, [pc, #272]	@ (8012ff8 <etharp_output_to_arp_index+0x124>)
 8012ee6:	4613      	mov	r3, r2
 8012ee8:	005b      	lsls	r3, r3, #1
 8012eea:	4413      	add	r3, r2
 8012eec:	00db      	lsls	r3, r3, #3
 8012eee:	440b      	add	r3, r1
 8012ef0:	3314      	adds	r3, #20
 8012ef2:	781b      	ldrb	r3, [r3, #0]
 8012ef4:	2b01      	cmp	r3, #1
 8012ef6:	d806      	bhi.n	8012f06 <etharp_output_to_arp_index+0x32>
 8012ef8:	4b40      	ldr	r3, [pc, #256]	@ (8012ffc <etharp_output_to_arp_index+0x128>)
 8012efa:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8012efe:	4940      	ldr	r1, [pc, #256]	@ (8013000 <etharp_output_to_arp_index+0x12c>)
 8012f00:	4840      	ldr	r0, [pc, #256]	@ (8013004 <etharp_output_to_arp_index+0x130>)
 8012f02:	f002 f965 	bl	80151d0 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8012f06:	79fa      	ldrb	r2, [r7, #7]
 8012f08:	493b      	ldr	r1, [pc, #236]	@ (8012ff8 <etharp_output_to_arp_index+0x124>)
 8012f0a:	4613      	mov	r3, r2
 8012f0c:	005b      	lsls	r3, r3, #1
 8012f0e:	4413      	add	r3, r2
 8012f10:	00db      	lsls	r3, r3, #3
 8012f12:	440b      	add	r3, r1
 8012f14:	3314      	adds	r3, #20
 8012f16:	781b      	ldrb	r3, [r3, #0]
 8012f18:	2b02      	cmp	r3, #2
 8012f1a:	d153      	bne.n	8012fc4 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8012f1c:	79fa      	ldrb	r2, [r7, #7]
 8012f1e:	4936      	ldr	r1, [pc, #216]	@ (8012ff8 <etharp_output_to_arp_index+0x124>)
 8012f20:	4613      	mov	r3, r2
 8012f22:	005b      	lsls	r3, r3, #1
 8012f24:	4413      	add	r3, r2
 8012f26:	00db      	lsls	r3, r3, #3
 8012f28:	440b      	add	r3, r1
 8012f2a:	3312      	adds	r3, #18
 8012f2c:	881b      	ldrh	r3, [r3, #0]
 8012f2e:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8012f32:	d919      	bls.n	8012f68 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8012f34:	79fa      	ldrb	r2, [r7, #7]
 8012f36:	4613      	mov	r3, r2
 8012f38:	005b      	lsls	r3, r3, #1
 8012f3a:	4413      	add	r3, r2
 8012f3c:	00db      	lsls	r3, r3, #3
 8012f3e:	4a2e      	ldr	r2, [pc, #184]	@ (8012ff8 <etharp_output_to_arp_index+0x124>)
 8012f40:	4413      	add	r3, r2
 8012f42:	3304      	adds	r3, #4
 8012f44:	4619      	mov	r1, r3
 8012f46:	68f8      	ldr	r0, [r7, #12]
 8012f48:	f000 fb4c 	bl	80135e4 <etharp_request>
 8012f4c:	4603      	mov	r3, r0
 8012f4e:	2b00      	cmp	r3, #0
 8012f50:	d138      	bne.n	8012fc4 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8012f52:	79fa      	ldrb	r2, [r7, #7]
 8012f54:	4928      	ldr	r1, [pc, #160]	@ (8012ff8 <etharp_output_to_arp_index+0x124>)
 8012f56:	4613      	mov	r3, r2
 8012f58:	005b      	lsls	r3, r3, #1
 8012f5a:	4413      	add	r3, r2
 8012f5c:	00db      	lsls	r3, r3, #3
 8012f5e:	440b      	add	r3, r1
 8012f60:	3314      	adds	r3, #20
 8012f62:	2203      	movs	r2, #3
 8012f64:	701a      	strb	r2, [r3, #0]
 8012f66:	e02d      	b.n	8012fc4 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8012f68:	79fa      	ldrb	r2, [r7, #7]
 8012f6a:	4923      	ldr	r1, [pc, #140]	@ (8012ff8 <etharp_output_to_arp_index+0x124>)
 8012f6c:	4613      	mov	r3, r2
 8012f6e:	005b      	lsls	r3, r3, #1
 8012f70:	4413      	add	r3, r2
 8012f72:	00db      	lsls	r3, r3, #3
 8012f74:	440b      	add	r3, r1
 8012f76:	3312      	adds	r3, #18
 8012f78:	881b      	ldrh	r3, [r3, #0]
 8012f7a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8012f7e:	d321      	bcc.n	8012fc4 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8012f80:	79fa      	ldrb	r2, [r7, #7]
 8012f82:	4613      	mov	r3, r2
 8012f84:	005b      	lsls	r3, r3, #1
 8012f86:	4413      	add	r3, r2
 8012f88:	00db      	lsls	r3, r3, #3
 8012f8a:	4a1b      	ldr	r2, [pc, #108]	@ (8012ff8 <etharp_output_to_arp_index+0x124>)
 8012f8c:	4413      	add	r3, r2
 8012f8e:	1d19      	adds	r1, r3, #4
 8012f90:	79fa      	ldrb	r2, [r7, #7]
 8012f92:	4613      	mov	r3, r2
 8012f94:	005b      	lsls	r3, r3, #1
 8012f96:	4413      	add	r3, r2
 8012f98:	00db      	lsls	r3, r3, #3
 8012f9a:	3308      	adds	r3, #8
 8012f9c:	4a16      	ldr	r2, [pc, #88]	@ (8012ff8 <etharp_output_to_arp_index+0x124>)
 8012f9e:	4413      	add	r3, r2
 8012fa0:	3304      	adds	r3, #4
 8012fa2:	461a      	mov	r2, r3
 8012fa4:	68f8      	ldr	r0, [r7, #12]
 8012fa6:	f000 fafb 	bl	80135a0 <etharp_request_dst>
 8012faa:	4603      	mov	r3, r0
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	d109      	bne.n	8012fc4 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8012fb0:	79fa      	ldrb	r2, [r7, #7]
 8012fb2:	4911      	ldr	r1, [pc, #68]	@ (8012ff8 <etharp_output_to_arp_index+0x124>)
 8012fb4:	4613      	mov	r3, r2
 8012fb6:	005b      	lsls	r3, r3, #1
 8012fb8:	4413      	add	r3, r2
 8012fba:	00db      	lsls	r3, r3, #3
 8012fbc:	440b      	add	r3, r1
 8012fbe:	3314      	adds	r3, #20
 8012fc0:	2203      	movs	r2, #3
 8012fc2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8012fc4:	68fb      	ldr	r3, [r7, #12]
 8012fc6:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 8012fca:	79fa      	ldrb	r2, [r7, #7]
 8012fcc:	4613      	mov	r3, r2
 8012fce:	005b      	lsls	r3, r3, #1
 8012fd0:	4413      	add	r3, r2
 8012fd2:	00db      	lsls	r3, r3, #3
 8012fd4:	3308      	adds	r3, #8
 8012fd6:	4a08      	ldr	r2, [pc, #32]	@ (8012ff8 <etharp_output_to_arp_index+0x124>)
 8012fd8:	4413      	add	r3, r2
 8012fda:	3304      	adds	r3, #4
 8012fdc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012fe0:	9200      	str	r2, [sp, #0]
 8012fe2:	460a      	mov	r2, r1
 8012fe4:	68b9      	ldr	r1, [r7, #8]
 8012fe6:	68f8      	ldr	r0, [r7, #12]
 8012fe8:	f001 fed0 	bl	8014d8c <ethernet_output>
 8012fec:	4603      	mov	r3, r0
}
 8012fee:	4618      	mov	r0, r3
 8012ff0:	3710      	adds	r7, #16
 8012ff2:	46bd      	mov	sp, r7
 8012ff4:	bd80      	pop	{r7, pc}
 8012ff6:	bf00      	nop
 8012ff8:	20009b88 	.word	0x20009b88
 8012ffc:	0801861c 	.word	0x0801861c
 8013000:	0801878c 	.word	0x0801878c
 8013004:	08018694 	.word	0x08018694

08013008 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8013008:	b580      	push	{r7, lr}
 801300a:	b08a      	sub	sp, #40	@ 0x28
 801300c:	af02      	add	r7, sp, #8
 801300e:	60f8      	str	r0, [r7, #12]
 8013010:	60b9      	str	r1, [r7, #8]
 8013012:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8013018:	68fb      	ldr	r3, [r7, #12]
 801301a:	2b00      	cmp	r3, #0
 801301c:	d106      	bne.n	801302c <etharp_output+0x24>
 801301e:	4b73      	ldr	r3, [pc, #460]	@ (80131ec <etharp_output+0x1e4>)
 8013020:	f240 321e 	movw	r2, #798	@ 0x31e
 8013024:	4972      	ldr	r1, [pc, #456]	@ (80131f0 <etharp_output+0x1e8>)
 8013026:	4873      	ldr	r0, [pc, #460]	@ (80131f4 <etharp_output+0x1ec>)
 8013028:	f002 f8d2 	bl	80151d0 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801302c:	68bb      	ldr	r3, [r7, #8]
 801302e:	2b00      	cmp	r3, #0
 8013030:	d106      	bne.n	8013040 <etharp_output+0x38>
 8013032:	4b6e      	ldr	r3, [pc, #440]	@ (80131ec <etharp_output+0x1e4>)
 8013034:	f240 321f 	movw	r2, #799	@ 0x31f
 8013038:	496f      	ldr	r1, [pc, #444]	@ (80131f8 <etharp_output+0x1f0>)
 801303a:	486e      	ldr	r0, [pc, #440]	@ (80131f4 <etharp_output+0x1ec>)
 801303c:	f002 f8c8 	bl	80151d0 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	2b00      	cmp	r3, #0
 8013044:	d106      	bne.n	8013054 <etharp_output+0x4c>
 8013046:	4b69      	ldr	r3, [pc, #420]	@ (80131ec <etharp_output+0x1e4>)
 8013048:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801304c:	496b      	ldr	r1, [pc, #428]	@ (80131fc <etharp_output+0x1f4>)
 801304e:	4869      	ldr	r0, [pc, #420]	@ (80131f4 <etharp_output+0x1ec>)
 8013050:	f002 f8be 	bl	80151d0 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	68f9      	ldr	r1, [r7, #12]
 801305a:	4618      	mov	r0, r3
 801305c:	f000 fef8 	bl	8013e50 <ip4_addr_isbroadcast_u32>
 8013060:	4603      	mov	r3, r0
 8013062:	2b00      	cmp	r3, #0
 8013064:	d002      	beq.n	801306c <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8013066:	4b66      	ldr	r3, [pc, #408]	@ (8013200 <etharp_output+0x1f8>)
 8013068:	61fb      	str	r3, [r7, #28]
 801306a:	e0af      	b.n	80131cc <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	681b      	ldr	r3, [r3, #0]
 8013070:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013074:	2be0      	cmp	r3, #224	@ 0xe0
 8013076:	d118      	bne.n	80130aa <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8013078:	2301      	movs	r3, #1
 801307a:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801307c:	2300      	movs	r3, #0
 801307e:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8013080:	235e      	movs	r3, #94	@ 0x5e
 8013082:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	3301      	adds	r3, #1
 8013088:	781b      	ldrb	r3, [r3, #0]
 801308a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801308e:	b2db      	uxtb	r3, r3
 8013090:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	3302      	adds	r3, #2
 8013096:	781b      	ldrb	r3, [r3, #0]
 8013098:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	3303      	adds	r3, #3
 801309e:	781b      	ldrb	r3, [r3, #0]
 80130a0:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80130a2:	f107 0310 	add.w	r3, r7, #16
 80130a6:	61fb      	str	r3, [r7, #28]
 80130a8:	e090      	b.n	80131cc <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80130aa:	687b      	ldr	r3, [r7, #4]
 80130ac:	681a      	ldr	r2, [r3, #0]
 80130ae:	68fb      	ldr	r3, [r7, #12]
 80130b0:	3304      	adds	r3, #4
 80130b2:	681b      	ldr	r3, [r3, #0]
 80130b4:	405a      	eors	r2, r3
 80130b6:	68fb      	ldr	r3, [r7, #12]
 80130b8:	3308      	adds	r3, #8
 80130ba:	681b      	ldr	r3, [r3, #0]
 80130bc:	4013      	ands	r3, r2
 80130be:	2b00      	cmp	r3, #0
 80130c0:	d012      	beq.n	80130e8 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	681b      	ldr	r3, [r3, #0]
 80130c6:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80130c8:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 80130cc:	4293      	cmp	r3, r2
 80130ce:	d00b      	beq.n	80130e8 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 80130d0:	68fb      	ldr	r3, [r7, #12]
 80130d2:	330c      	adds	r3, #12
 80130d4:	681b      	ldr	r3, [r3, #0]
 80130d6:	2b00      	cmp	r3, #0
 80130d8:	d003      	beq.n	80130e2 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 80130da:	68fb      	ldr	r3, [r7, #12]
 80130dc:	330c      	adds	r3, #12
 80130de:	61bb      	str	r3, [r7, #24]
 80130e0:	e002      	b.n	80130e8 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 80130e2:	f06f 0303 	mvn.w	r3, #3
 80130e6:	e07d      	b.n	80131e4 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80130e8:	4b46      	ldr	r3, [pc, #280]	@ (8013204 <etharp_output+0x1fc>)
 80130ea:	781b      	ldrb	r3, [r3, #0]
 80130ec:	4619      	mov	r1, r3
 80130ee:	4a46      	ldr	r2, [pc, #280]	@ (8013208 <etharp_output+0x200>)
 80130f0:	460b      	mov	r3, r1
 80130f2:	005b      	lsls	r3, r3, #1
 80130f4:	440b      	add	r3, r1
 80130f6:	00db      	lsls	r3, r3, #3
 80130f8:	4413      	add	r3, r2
 80130fa:	3314      	adds	r3, #20
 80130fc:	781b      	ldrb	r3, [r3, #0]
 80130fe:	2b01      	cmp	r3, #1
 8013100:	d925      	bls.n	801314e <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8013102:	4b40      	ldr	r3, [pc, #256]	@ (8013204 <etharp_output+0x1fc>)
 8013104:	781b      	ldrb	r3, [r3, #0]
 8013106:	4619      	mov	r1, r3
 8013108:	4a3f      	ldr	r2, [pc, #252]	@ (8013208 <etharp_output+0x200>)
 801310a:	460b      	mov	r3, r1
 801310c:	005b      	lsls	r3, r3, #1
 801310e:	440b      	add	r3, r1
 8013110:	00db      	lsls	r3, r3, #3
 8013112:	4413      	add	r3, r2
 8013114:	3308      	adds	r3, #8
 8013116:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8013118:	68fa      	ldr	r2, [r7, #12]
 801311a:	429a      	cmp	r2, r3
 801311c:	d117      	bne.n	801314e <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801311e:	69bb      	ldr	r3, [r7, #24]
 8013120:	681a      	ldr	r2, [r3, #0]
 8013122:	4b38      	ldr	r3, [pc, #224]	@ (8013204 <etharp_output+0x1fc>)
 8013124:	781b      	ldrb	r3, [r3, #0]
 8013126:	4618      	mov	r0, r3
 8013128:	4937      	ldr	r1, [pc, #220]	@ (8013208 <etharp_output+0x200>)
 801312a:	4603      	mov	r3, r0
 801312c:	005b      	lsls	r3, r3, #1
 801312e:	4403      	add	r3, r0
 8013130:	00db      	lsls	r3, r3, #3
 8013132:	440b      	add	r3, r1
 8013134:	3304      	adds	r3, #4
 8013136:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8013138:	429a      	cmp	r2, r3
 801313a:	d108      	bne.n	801314e <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801313c:	4b31      	ldr	r3, [pc, #196]	@ (8013204 <etharp_output+0x1fc>)
 801313e:	781b      	ldrb	r3, [r3, #0]
 8013140:	461a      	mov	r2, r3
 8013142:	68b9      	ldr	r1, [r7, #8]
 8013144:	68f8      	ldr	r0, [r7, #12]
 8013146:	f7ff fec5 	bl	8012ed4 <etharp_output_to_arp_index>
 801314a:	4603      	mov	r3, r0
 801314c:	e04a      	b.n	80131e4 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801314e:	2300      	movs	r3, #0
 8013150:	75fb      	strb	r3, [r7, #23]
 8013152:	e031      	b.n	80131b8 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8013154:	7dfa      	ldrb	r2, [r7, #23]
 8013156:	492c      	ldr	r1, [pc, #176]	@ (8013208 <etharp_output+0x200>)
 8013158:	4613      	mov	r3, r2
 801315a:	005b      	lsls	r3, r3, #1
 801315c:	4413      	add	r3, r2
 801315e:	00db      	lsls	r3, r3, #3
 8013160:	440b      	add	r3, r1
 8013162:	3314      	adds	r3, #20
 8013164:	781b      	ldrb	r3, [r3, #0]
 8013166:	2b01      	cmp	r3, #1
 8013168:	d923      	bls.n	80131b2 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801316a:	7dfa      	ldrb	r2, [r7, #23]
 801316c:	4926      	ldr	r1, [pc, #152]	@ (8013208 <etharp_output+0x200>)
 801316e:	4613      	mov	r3, r2
 8013170:	005b      	lsls	r3, r3, #1
 8013172:	4413      	add	r3, r2
 8013174:	00db      	lsls	r3, r3, #3
 8013176:	440b      	add	r3, r1
 8013178:	3308      	adds	r3, #8
 801317a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801317c:	68fa      	ldr	r2, [r7, #12]
 801317e:	429a      	cmp	r2, r3
 8013180:	d117      	bne.n	80131b2 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8013182:	69bb      	ldr	r3, [r7, #24]
 8013184:	6819      	ldr	r1, [r3, #0]
 8013186:	7dfa      	ldrb	r2, [r7, #23]
 8013188:	481f      	ldr	r0, [pc, #124]	@ (8013208 <etharp_output+0x200>)
 801318a:	4613      	mov	r3, r2
 801318c:	005b      	lsls	r3, r3, #1
 801318e:	4413      	add	r3, r2
 8013190:	00db      	lsls	r3, r3, #3
 8013192:	4403      	add	r3, r0
 8013194:	3304      	adds	r3, #4
 8013196:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8013198:	4299      	cmp	r1, r3
 801319a:	d10a      	bne.n	80131b2 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801319c:	4a19      	ldr	r2, [pc, #100]	@ (8013204 <etharp_output+0x1fc>)
 801319e:	7dfb      	ldrb	r3, [r7, #23]
 80131a0:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80131a2:	7dfb      	ldrb	r3, [r7, #23]
 80131a4:	461a      	mov	r2, r3
 80131a6:	68b9      	ldr	r1, [r7, #8]
 80131a8:	68f8      	ldr	r0, [r7, #12]
 80131aa:	f7ff fe93 	bl	8012ed4 <etharp_output_to_arp_index>
 80131ae:	4603      	mov	r3, r0
 80131b0:	e018      	b.n	80131e4 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80131b2:	7dfb      	ldrb	r3, [r7, #23]
 80131b4:	3301      	adds	r3, #1
 80131b6:	75fb      	strb	r3, [r7, #23]
 80131b8:	7dfb      	ldrb	r3, [r7, #23]
 80131ba:	2b09      	cmp	r3, #9
 80131bc:	d9ca      	bls.n	8013154 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80131be:	68ba      	ldr	r2, [r7, #8]
 80131c0:	69b9      	ldr	r1, [r7, #24]
 80131c2:	68f8      	ldr	r0, [r7, #12]
 80131c4:	f000 f822 	bl	801320c <etharp_query>
 80131c8:	4603      	mov	r3, r0
 80131ca:	e00b      	b.n	80131e4 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 80131d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80131d6:	9300      	str	r3, [sp, #0]
 80131d8:	69fb      	ldr	r3, [r7, #28]
 80131da:	68b9      	ldr	r1, [r7, #8]
 80131dc:	68f8      	ldr	r0, [r7, #12]
 80131de:	f001 fdd5 	bl	8014d8c <ethernet_output>
 80131e2:	4603      	mov	r3, r0
}
 80131e4:	4618      	mov	r0, r3
 80131e6:	3720      	adds	r7, #32
 80131e8:	46bd      	mov	sp, r7
 80131ea:	bd80      	pop	{r7, pc}
 80131ec:	0801861c 	.word	0x0801861c
 80131f0:	0801876c 	.word	0x0801876c
 80131f4:	08018694 	.word	0x08018694
 80131f8:	080187bc 	.word	0x080187bc
 80131fc:	0801875c 	.word	0x0801875c
 8013200:	08019138 	.word	0x08019138
 8013204:	20009c78 	.word	0x20009c78
 8013208:	20009b88 	.word	0x20009b88

0801320c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801320c:	b580      	push	{r7, lr}
 801320e:	b08c      	sub	sp, #48	@ 0x30
 8013210:	af02      	add	r7, sp, #8
 8013212:	60f8      	str	r0, [r7, #12]
 8013214:	60b9      	str	r1, [r7, #8]
 8013216:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	3326      	adds	r3, #38	@ 0x26
 801321c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801321e:	23ff      	movs	r3, #255	@ 0xff
 8013220:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 8013224:	2300      	movs	r3, #0
 8013226:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8013228:	68bb      	ldr	r3, [r7, #8]
 801322a:	681b      	ldr	r3, [r3, #0]
 801322c:	68f9      	ldr	r1, [r7, #12]
 801322e:	4618      	mov	r0, r3
 8013230:	f000 fe0e 	bl	8013e50 <ip4_addr_isbroadcast_u32>
 8013234:	4603      	mov	r3, r0
 8013236:	2b00      	cmp	r3, #0
 8013238:	d10c      	bne.n	8013254 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801323a:	68bb      	ldr	r3, [r7, #8]
 801323c:	681b      	ldr	r3, [r3, #0]
 801323e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8013242:	2be0      	cmp	r3, #224	@ 0xe0
 8013244:	d006      	beq.n	8013254 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8013246:	68bb      	ldr	r3, [r7, #8]
 8013248:	2b00      	cmp	r3, #0
 801324a:	d003      	beq.n	8013254 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801324c:	68bb      	ldr	r3, [r7, #8]
 801324e:	681b      	ldr	r3, [r3, #0]
 8013250:	2b00      	cmp	r3, #0
 8013252:	d102      	bne.n	801325a <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8013254:	f06f 030f 	mvn.w	r3, #15
 8013258:	e101      	b.n	801345e <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801325a:	68fa      	ldr	r2, [r7, #12]
 801325c:	2101      	movs	r1, #1
 801325e:	68b8      	ldr	r0, [r7, #8]
 8013260:	f7ff fb60 	bl	8012924 <etharp_find_entry>
 8013264:	4603      	mov	r3, r0
 8013266:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8013268:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801326c:	2b00      	cmp	r3, #0
 801326e:	da02      	bge.n	8013276 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8013270:	8a7b      	ldrh	r3, [r7, #18]
 8013272:	b25b      	sxtb	r3, r3
 8013274:	e0f3      	b.n	801345e <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8013276:	8a7b      	ldrh	r3, [r7, #18]
 8013278:	2b7e      	cmp	r3, #126	@ 0x7e
 801327a:	d906      	bls.n	801328a <etharp_query+0x7e>
 801327c:	4b7a      	ldr	r3, [pc, #488]	@ (8013468 <etharp_query+0x25c>)
 801327e:	f240 32c1 	movw	r2, #961	@ 0x3c1
 8013282:	497a      	ldr	r1, [pc, #488]	@ (801346c <etharp_query+0x260>)
 8013284:	487a      	ldr	r0, [pc, #488]	@ (8013470 <etharp_query+0x264>)
 8013286:	f001 ffa3 	bl	80151d0 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801328a:	8a7b      	ldrh	r3, [r7, #18]
 801328c:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801328e:	7c7a      	ldrb	r2, [r7, #17]
 8013290:	4978      	ldr	r1, [pc, #480]	@ (8013474 <etharp_query+0x268>)
 8013292:	4613      	mov	r3, r2
 8013294:	005b      	lsls	r3, r3, #1
 8013296:	4413      	add	r3, r2
 8013298:	00db      	lsls	r3, r3, #3
 801329a:	440b      	add	r3, r1
 801329c:	3314      	adds	r3, #20
 801329e:	781b      	ldrb	r3, [r3, #0]
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	d115      	bne.n	80132d0 <etharp_query+0xc4>
    is_new_entry = 1;
 80132a4:	2301      	movs	r3, #1
 80132a6:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80132a8:	7c7a      	ldrb	r2, [r7, #17]
 80132aa:	4972      	ldr	r1, [pc, #456]	@ (8013474 <etharp_query+0x268>)
 80132ac:	4613      	mov	r3, r2
 80132ae:	005b      	lsls	r3, r3, #1
 80132b0:	4413      	add	r3, r2
 80132b2:	00db      	lsls	r3, r3, #3
 80132b4:	440b      	add	r3, r1
 80132b6:	3314      	adds	r3, #20
 80132b8:	2201      	movs	r2, #1
 80132ba:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80132bc:	7c7a      	ldrb	r2, [r7, #17]
 80132be:	496d      	ldr	r1, [pc, #436]	@ (8013474 <etharp_query+0x268>)
 80132c0:	4613      	mov	r3, r2
 80132c2:	005b      	lsls	r3, r3, #1
 80132c4:	4413      	add	r3, r2
 80132c6:	00db      	lsls	r3, r3, #3
 80132c8:	440b      	add	r3, r1
 80132ca:	3308      	adds	r3, #8
 80132cc:	68fa      	ldr	r2, [r7, #12]
 80132ce:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80132d0:	7c7a      	ldrb	r2, [r7, #17]
 80132d2:	4968      	ldr	r1, [pc, #416]	@ (8013474 <etharp_query+0x268>)
 80132d4:	4613      	mov	r3, r2
 80132d6:	005b      	lsls	r3, r3, #1
 80132d8:	4413      	add	r3, r2
 80132da:	00db      	lsls	r3, r3, #3
 80132dc:	440b      	add	r3, r1
 80132de:	3314      	adds	r3, #20
 80132e0:	781b      	ldrb	r3, [r3, #0]
 80132e2:	2b01      	cmp	r3, #1
 80132e4:	d011      	beq.n	801330a <etharp_query+0xfe>
 80132e6:	7c7a      	ldrb	r2, [r7, #17]
 80132e8:	4962      	ldr	r1, [pc, #392]	@ (8013474 <etharp_query+0x268>)
 80132ea:	4613      	mov	r3, r2
 80132ec:	005b      	lsls	r3, r3, #1
 80132ee:	4413      	add	r3, r2
 80132f0:	00db      	lsls	r3, r3, #3
 80132f2:	440b      	add	r3, r1
 80132f4:	3314      	adds	r3, #20
 80132f6:	781b      	ldrb	r3, [r3, #0]
 80132f8:	2b01      	cmp	r3, #1
 80132fa:	d806      	bhi.n	801330a <etharp_query+0xfe>
 80132fc:	4b5a      	ldr	r3, [pc, #360]	@ (8013468 <etharp_query+0x25c>)
 80132fe:	f240 32cd 	movw	r2, #973	@ 0x3cd
 8013302:	495d      	ldr	r1, [pc, #372]	@ (8013478 <etharp_query+0x26c>)
 8013304:	485a      	ldr	r0, [pc, #360]	@ (8013470 <etharp_query+0x264>)
 8013306:	f001 ff63 	bl	80151d0 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801330a:	6a3b      	ldr	r3, [r7, #32]
 801330c:	2b00      	cmp	r3, #0
 801330e:	d102      	bne.n	8013316 <etharp_query+0x10a>
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	2b00      	cmp	r3, #0
 8013314:	d10c      	bne.n	8013330 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8013316:	68b9      	ldr	r1, [r7, #8]
 8013318:	68f8      	ldr	r0, [r7, #12]
 801331a:	f000 f963 	bl	80135e4 <etharp_request>
 801331e:	4603      	mov	r3, r0
 8013320:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	2b00      	cmp	r3, #0
 8013328:	d102      	bne.n	8013330 <etharp_query+0x124>
      return result;
 801332a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801332e:	e096      	b.n	801345e <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	2b00      	cmp	r3, #0
 8013334:	d106      	bne.n	8013344 <etharp_query+0x138>
 8013336:	4b4c      	ldr	r3, [pc, #304]	@ (8013468 <etharp_query+0x25c>)
 8013338:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801333c:	494f      	ldr	r1, [pc, #316]	@ (801347c <etharp_query+0x270>)
 801333e:	484c      	ldr	r0, [pc, #304]	@ (8013470 <etharp_query+0x264>)
 8013340:	f001 ff46 	bl	80151d0 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8013344:	7c7a      	ldrb	r2, [r7, #17]
 8013346:	494b      	ldr	r1, [pc, #300]	@ (8013474 <etharp_query+0x268>)
 8013348:	4613      	mov	r3, r2
 801334a:	005b      	lsls	r3, r3, #1
 801334c:	4413      	add	r3, r2
 801334e:	00db      	lsls	r3, r3, #3
 8013350:	440b      	add	r3, r1
 8013352:	3314      	adds	r3, #20
 8013354:	781b      	ldrb	r3, [r3, #0]
 8013356:	2b01      	cmp	r3, #1
 8013358:	d917      	bls.n	801338a <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801335a:	4a49      	ldr	r2, [pc, #292]	@ (8013480 <etharp_query+0x274>)
 801335c:	7c7b      	ldrb	r3, [r7, #17]
 801335e:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8013360:	7c7a      	ldrb	r2, [r7, #17]
 8013362:	4613      	mov	r3, r2
 8013364:	005b      	lsls	r3, r3, #1
 8013366:	4413      	add	r3, r2
 8013368:	00db      	lsls	r3, r3, #3
 801336a:	3308      	adds	r3, #8
 801336c:	4a41      	ldr	r2, [pc, #260]	@ (8013474 <etharp_query+0x268>)
 801336e:	4413      	add	r3, r2
 8013370:	3304      	adds	r3, #4
 8013372:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013376:	9200      	str	r2, [sp, #0]
 8013378:	697a      	ldr	r2, [r7, #20]
 801337a:	6879      	ldr	r1, [r7, #4]
 801337c:	68f8      	ldr	r0, [r7, #12]
 801337e:	f001 fd05 	bl	8014d8c <ethernet_output>
 8013382:	4603      	mov	r3, r0
 8013384:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013388:	e067      	b.n	801345a <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801338a:	7c7a      	ldrb	r2, [r7, #17]
 801338c:	4939      	ldr	r1, [pc, #228]	@ (8013474 <etharp_query+0x268>)
 801338e:	4613      	mov	r3, r2
 8013390:	005b      	lsls	r3, r3, #1
 8013392:	4413      	add	r3, r2
 8013394:	00db      	lsls	r3, r3, #3
 8013396:	440b      	add	r3, r1
 8013398:	3314      	adds	r3, #20
 801339a:	781b      	ldrb	r3, [r3, #0]
 801339c:	2b01      	cmp	r3, #1
 801339e:	d15c      	bne.n	801345a <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80133a0:	2300      	movs	r3, #0
 80133a2:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	61fb      	str	r3, [r7, #28]
    while (p) {
 80133a8:	e01c      	b.n	80133e4 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80133aa:	69fb      	ldr	r3, [r7, #28]
 80133ac:	895a      	ldrh	r2, [r3, #10]
 80133ae:	69fb      	ldr	r3, [r7, #28]
 80133b0:	891b      	ldrh	r3, [r3, #8]
 80133b2:	429a      	cmp	r2, r3
 80133b4:	d10a      	bne.n	80133cc <etharp_query+0x1c0>
 80133b6:	69fb      	ldr	r3, [r7, #28]
 80133b8:	681b      	ldr	r3, [r3, #0]
 80133ba:	2b00      	cmp	r3, #0
 80133bc:	d006      	beq.n	80133cc <etharp_query+0x1c0>
 80133be:	4b2a      	ldr	r3, [pc, #168]	@ (8013468 <etharp_query+0x25c>)
 80133c0:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 80133c4:	492f      	ldr	r1, [pc, #188]	@ (8013484 <etharp_query+0x278>)
 80133c6:	482a      	ldr	r0, [pc, #168]	@ (8013470 <etharp_query+0x264>)
 80133c8:	f001 ff02 	bl	80151d0 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 80133cc:	69fb      	ldr	r3, [r7, #28]
 80133ce:	7b1b      	ldrb	r3, [r3, #12]
 80133d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80133d4:	2b00      	cmp	r3, #0
 80133d6:	d002      	beq.n	80133de <etharp_query+0x1d2>
        copy_needed = 1;
 80133d8:	2301      	movs	r3, #1
 80133da:	61bb      	str	r3, [r7, #24]
        break;
 80133dc:	e005      	b.n	80133ea <etharp_query+0x1de>
      }
      p = p->next;
 80133de:	69fb      	ldr	r3, [r7, #28]
 80133e0:	681b      	ldr	r3, [r3, #0]
 80133e2:	61fb      	str	r3, [r7, #28]
    while (p) {
 80133e4:	69fb      	ldr	r3, [r7, #28]
 80133e6:	2b00      	cmp	r3, #0
 80133e8:	d1df      	bne.n	80133aa <etharp_query+0x19e>
    }
    if (copy_needed) {
 80133ea:	69bb      	ldr	r3, [r7, #24]
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	d007      	beq.n	8013400 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80133f0:	687a      	ldr	r2, [r7, #4]
 80133f2:	f44f 7120 	mov.w	r1, #640	@ 0x280
 80133f6:	200e      	movs	r0, #14
 80133f8:	f7f8 fec6 	bl	800c188 <pbuf_clone>
 80133fc:	61f8      	str	r0, [r7, #28]
 80133fe:	e004      	b.n	801340a <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8013404:	69f8      	ldr	r0, [r7, #28]
 8013406:	f7f8 fd03 	bl	800be10 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801340a:	69fb      	ldr	r3, [r7, #28]
 801340c:	2b00      	cmp	r3, #0
 801340e:	d021      	beq.n	8013454 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8013410:	7c7a      	ldrb	r2, [r7, #17]
 8013412:	4918      	ldr	r1, [pc, #96]	@ (8013474 <etharp_query+0x268>)
 8013414:	4613      	mov	r3, r2
 8013416:	005b      	lsls	r3, r3, #1
 8013418:	4413      	add	r3, r2
 801341a:	00db      	lsls	r3, r3, #3
 801341c:	440b      	add	r3, r1
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	2b00      	cmp	r3, #0
 8013422:	d00a      	beq.n	801343a <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8013424:	7c7a      	ldrb	r2, [r7, #17]
 8013426:	4913      	ldr	r1, [pc, #76]	@ (8013474 <etharp_query+0x268>)
 8013428:	4613      	mov	r3, r2
 801342a:	005b      	lsls	r3, r3, #1
 801342c:	4413      	add	r3, r2
 801342e:	00db      	lsls	r3, r3, #3
 8013430:	440b      	add	r3, r1
 8013432:	681b      	ldr	r3, [r3, #0]
 8013434:	4618      	mov	r0, r3
 8013436:	f7f8 fc4b 	bl	800bcd0 <pbuf_free>
      }
      arp_table[i].q = p;
 801343a:	7c7a      	ldrb	r2, [r7, #17]
 801343c:	490d      	ldr	r1, [pc, #52]	@ (8013474 <etharp_query+0x268>)
 801343e:	4613      	mov	r3, r2
 8013440:	005b      	lsls	r3, r3, #1
 8013442:	4413      	add	r3, r2
 8013444:	00db      	lsls	r3, r3, #3
 8013446:	440b      	add	r3, r1
 8013448:	69fa      	ldr	r2, [r7, #28]
 801344a:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801344c:	2300      	movs	r3, #0
 801344e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013452:	e002      	b.n	801345a <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8013454:	23ff      	movs	r3, #255	@ 0xff
 8013456:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801345a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801345e:	4618      	mov	r0, r3
 8013460:	3728      	adds	r7, #40	@ 0x28
 8013462:	46bd      	mov	sp, r7
 8013464:	bd80      	pop	{r7, pc}
 8013466:	bf00      	nop
 8013468:	0801861c 	.word	0x0801861c
 801346c:	080187c8 	.word	0x080187c8
 8013470:	08018694 	.word	0x08018694
 8013474:	20009b88 	.word	0x20009b88
 8013478:	080187d8 	.word	0x080187d8
 801347c:	080187bc 	.word	0x080187bc
 8013480:	20009c78 	.word	0x20009c78
 8013484:	08018800 	.word	0x08018800

08013488 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8013488:	b580      	push	{r7, lr}
 801348a:	b08a      	sub	sp, #40	@ 0x28
 801348c:	af02      	add	r7, sp, #8
 801348e:	60f8      	str	r0, [r7, #12]
 8013490:	60b9      	str	r1, [r7, #8]
 8013492:	607a      	str	r2, [r7, #4]
 8013494:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8013496:	2300      	movs	r3, #0
 8013498:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801349a:	68fb      	ldr	r3, [r7, #12]
 801349c:	2b00      	cmp	r3, #0
 801349e:	d106      	bne.n	80134ae <etharp_raw+0x26>
 80134a0:	4b3a      	ldr	r3, [pc, #232]	@ (801358c <etharp_raw+0x104>)
 80134a2:	f240 4257 	movw	r2, #1111	@ 0x457
 80134a6:	493a      	ldr	r1, [pc, #232]	@ (8013590 <etharp_raw+0x108>)
 80134a8:	483a      	ldr	r0, [pc, #232]	@ (8013594 <etharp_raw+0x10c>)
 80134aa:	f001 fe91 	bl	80151d0 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80134ae:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80134b2:	211c      	movs	r1, #28
 80134b4:	200e      	movs	r0, #14
 80134b6:	f7f8 f927 	bl	800b708 <pbuf_alloc>
 80134ba:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80134bc:	69bb      	ldr	r3, [r7, #24]
 80134be:	2b00      	cmp	r3, #0
 80134c0:	d102      	bne.n	80134c8 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 80134c2:	f04f 33ff 	mov.w	r3, #4294967295
 80134c6:	e05d      	b.n	8013584 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80134c8:	69bb      	ldr	r3, [r7, #24]
 80134ca:	895b      	ldrh	r3, [r3, #10]
 80134cc:	2b1b      	cmp	r3, #27
 80134ce:	d806      	bhi.n	80134de <etharp_raw+0x56>
 80134d0:	4b2e      	ldr	r3, [pc, #184]	@ (801358c <etharp_raw+0x104>)
 80134d2:	f240 4262 	movw	r2, #1122	@ 0x462
 80134d6:	4930      	ldr	r1, [pc, #192]	@ (8013598 <etharp_raw+0x110>)
 80134d8:	482e      	ldr	r0, [pc, #184]	@ (8013594 <etharp_raw+0x10c>)
 80134da:	f001 fe79 	bl	80151d0 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 80134de:	69bb      	ldr	r3, [r7, #24]
 80134e0:	685b      	ldr	r3, [r3, #4]
 80134e2:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80134e4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80134e6:	4618      	mov	r0, r3
 80134e8:	f7f7 f894 	bl	800a614 <lwip_htons>
 80134ec:	4603      	mov	r3, r0
 80134ee:	461a      	mov	r2, r3
 80134f0:	697b      	ldr	r3, [r7, #20]
 80134f2:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80134f4:	68fb      	ldr	r3, [r7, #12]
 80134f6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80134fa:	2b06      	cmp	r3, #6
 80134fc:	d006      	beq.n	801350c <etharp_raw+0x84>
 80134fe:	4b23      	ldr	r3, [pc, #140]	@ (801358c <etharp_raw+0x104>)
 8013500:	f240 4269 	movw	r2, #1129	@ 0x469
 8013504:	4925      	ldr	r1, [pc, #148]	@ (801359c <etharp_raw+0x114>)
 8013506:	4823      	ldr	r0, [pc, #140]	@ (8013594 <etharp_raw+0x10c>)
 8013508:	f001 fe62 	bl	80151d0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801350c:	697b      	ldr	r3, [r7, #20]
 801350e:	3308      	adds	r3, #8
 8013510:	2206      	movs	r2, #6
 8013512:	6839      	ldr	r1, [r7, #0]
 8013514:	4618      	mov	r0, r3
 8013516:	f001 ff80 	bl	801541a <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801351a:	697b      	ldr	r3, [r7, #20]
 801351c:	3312      	adds	r3, #18
 801351e:	2206      	movs	r2, #6
 8013520:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013522:	4618      	mov	r0, r3
 8013524:	f001 ff79 	bl	801541a <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8013528:	697b      	ldr	r3, [r7, #20]
 801352a:	330e      	adds	r3, #14
 801352c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801352e:	6812      	ldr	r2, [r2, #0]
 8013530:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8013532:	697b      	ldr	r3, [r7, #20]
 8013534:	3318      	adds	r3, #24
 8013536:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013538:	6812      	ldr	r2, [r2, #0]
 801353a:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801353c:	697b      	ldr	r3, [r7, #20]
 801353e:	2200      	movs	r2, #0
 8013540:	701a      	strb	r2, [r3, #0]
 8013542:	2200      	movs	r2, #0
 8013544:	f042 0201 	orr.w	r2, r2, #1
 8013548:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801354a:	697b      	ldr	r3, [r7, #20]
 801354c:	2200      	movs	r2, #0
 801354e:	f042 0208 	orr.w	r2, r2, #8
 8013552:	709a      	strb	r2, [r3, #2]
 8013554:	2200      	movs	r2, #0
 8013556:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8013558:	697b      	ldr	r3, [r7, #20]
 801355a:	2206      	movs	r2, #6
 801355c:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801355e:	697b      	ldr	r3, [r7, #20]
 8013560:	2204      	movs	r2, #4
 8013562:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8013564:	f640 0306 	movw	r3, #2054	@ 0x806
 8013568:	9300      	str	r3, [sp, #0]
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	68ba      	ldr	r2, [r7, #8]
 801356e:	69b9      	ldr	r1, [r7, #24]
 8013570:	68f8      	ldr	r0, [r7, #12]
 8013572:	f001 fc0b 	bl	8014d8c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8013576:	69b8      	ldr	r0, [r7, #24]
 8013578:	f7f8 fbaa 	bl	800bcd0 <pbuf_free>
  p = NULL;
 801357c:	2300      	movs	r3, #0
 801357e:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8013580:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8013584:	4618      	mov	r0, r3
 8013586:	3720      	adds	r7, #32
 8013588:	46bd      	mov	sp, r7
 801358a:	bd80      	pop	{r7, pc}
 801358c:	0801861c 	.word	0x0801861c
 8013590:	0801876c 	.word	0x0801876c
 8013594:	08018694 	.word	0x08018694
 8013598:	0801881c 	.word	0x0801881c
 801359c:	08018850 	.word	0x08018850

080135a0 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 80135a0:	b580      	push	{r7, lr}
 80135a2:	b088      	sub	sp, #32
 80135a4:	af04      	add	r7, sp, #16
 80135a6:	60f8      	str	r0, [r7, #12]
 80135a8:	60b9      	str	r1, [r7, #8]
 80135aa:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80135ac:	68fb      	ldr	r3, [r7, #12]
 80135ae:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80135b2:	68fb      	ldr	r3, [r7, #12]
 80135b4:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 80135b8:	68fb      	ldr	r3, [r7, #12]
 80135ba:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80135bc:	2201      	movs	r2, #1
 80135be:	9203      	str	r2, [sp, #12]
 80135c0:	68ba      	ldr	r2, [r7, #8]
 80135c2:	9202      	str	r2, [sp, #8]
 80135c4:	4a06      	ldr	r2, [pc, #24]	@ (80135e0 <etharp_request_dst+0x40>)
 80135c6:	9201      	str	r2, [sp, #4]
 80135c8:	9300      	str	r3, [sp, #0]
 80135ca:	4603      	mov	r3, r0
 80135cc:	687a      	ldr	r2, [r7, #4]
 80135ce:	68f8      	ldr	r0, [r7, #12]
 80135d0:	f7ff ff5a 	bl	8013488 <etharp_raw>
 80135d4:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80135d6:	4618      	mov	r0, r3
 80135d8:	3710      	adds	r7, #16
 80135da:	46bd      	mov	sp, r7
 80135dc:	bd80      	pop	{r7, pc}
 80135de:	bf00      	nop
 80135e0:	08019140 	.word	0x08019140

080135e4 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80135e4:	b580      	push	{r7, lr}
 80135e6:	b082      	sub	sp, #8
 80135e8:	af00      	add	r7, sp, #0
 80135ea:	6078      	str	r0, [r7, #4]
 80135ec:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 80135ee:	4a05      	ldr	r2, [pc, #20]	@ (8013604 <etharp_request+0x20>)
 80135f0:	6839      	ldr	r1, [r7, #0]
 80135f2:	6878      	ldr	r0, [r7, #4]
 80135f4:	f7ff ffd4 	bl	80135a0 <etharp_request_dst>
 80135f8:	4603      	mov	r3, r0
}
 80135fa:	4618      	mov	r0, r3
 80135fc:	3708      	adds	r7, #8
 80135fe:	46bd      	mov	sp, r7
 8013600:	bd80      	pop	{r7, pc}
 8013602:	bf00      	nop
 8013604:	08019138 	.word	0x08019138

08013608 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8013608:	b580      	push	{r7, lr}
 801360a:	b08e      	sub	sp, #56	@ 0x38
 801360c:	af04      	add	r7, sp, #16
 801360e:	6078      	str	r0, [r7, #4]
 8013610:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8013612:	4b79      	ldr	r3, [pc, #484]	@ (80137f8 <icmp_input+0x1f0>)
 8013614:	689b      	ldr	r3, [r3, #8]
 8013616:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8013618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801361a:	781b      	ldrb	r3, [r3, #0]
 801361c:	f003 030f 	and.w	r3, r3, #15
 8013620:	b2db      	uxtb	r3, r3
 8013622:	009b      	lsls	r3, r3, #2
 8013624:	b2db      	uxtb	r3, r3
 8013626:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 8013628:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801362a:	2b13      	cmp	r3, #19
 801362c:	f240 80cd 	bls.w	80137ca <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8013630:	687b      	ldr	r3, [r7, #4]
 8013632:	895b      	ldrh	r3, [r3, #10]
 8013634:	2b03      	cmp	r3, #3
 8013636:	f240 80ca 	bls.w	80137ce <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	685b      	ldr	r3, [r3, #4]
 801363e:	781b      	ldrb	r3, [r3, #0]
 8013640:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8013644:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8013648:	2b00      	cmp	r3, #0
 801364a:	f000 80b7 	beq.w	80137bc <icmp_input+0x1b4>
 801364e:	2b08      	cmp	r3, #8
 8013650:	f040 80b7 	bne.w	80137c2 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8013654:	4b69      	ldr	r3, [pc, #420]	@ (80137fc <icmp_input+0x1f4>)
 8013656:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013658:	4b67      	ldr	r3, [pc, #412]	@ (80137f8 <icmp_input+0x1f0>)
 801365a:	695b      	ldr	r3, [r3, #20]
 801365c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013660:	2be0      	cmp	r3, #224	@ 0xe0
 8013662:	f000 80bb 	beq.w	80137dc <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8013666:	4b64      	ldr	r3, [pc, #400]	@ (80137f8 <icmp_input+0x1f0>)
 8013668:	695b      	ldr	r3, [r3, #20]
 801366a:	4a63      	ldr	r2, [pc, #396]	@ (80137f8 <icmp_input+0x1f0>)
 801366c:	6812      	ldr	r2, [r2, #0]
 801366e:	4611      	mov	r1, r2
 8013670:	4618      	mov	r0, r3
 8013672:	f000 fbed 	bl	8013e50 <ip4_addr_isbroadcast_u32>
 8013676:	4603      	mov	r3, r0
 8013678:	2b00      	cmp	r3, #0
 801367a:	f040 80b1 	bne.w	80137e0 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	891b      	ldrh	r3, [r3, #8]
 8013682:	2b07      	cmp	r3, #7
 8013684:	f240 80a5 	bls.w	80137d2 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8013688:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801368a:	330e      	adds	r3, #14
 801368c:	4619      	mov	r1, r3
 801368e:	6878      	ldr	r0, [r7, #4]
 8013690:	f7f8 fa88 	bl	800bba4 <pbuf_add_header>
 8013694:	4603      	mov	r3, r0
 8013696:	2b00      	cmp	r3, #0
 8013698:	d04b      	beq.n	8013732 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	891a      	ldrh	r2, [r3, #8]
 801369e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80136a0:	4413      	add	r3, r2
 80136a2:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	891b      	ldrh	r3, [r3, #8]
 80136a8:	8b7a      	ldrh	r2, [r7, #26]
 80136aa:	429a      	cmp	r2, r3
 80136ac:	f0c0 809a 	bcc.w	80137e4 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80136b0:	8b7b      	ldrh	r3, [r7, #26]
 80136b2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80136b6:	4619      	mov	r1, r3
 80136b8:	200e      	movs	r0, #14
 80136ba:	f7f8 f825 	bl	800b708 <pbuf_alloc>
 80136be:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 80136c0:	697b      	ldr	r3, [r7, #20]
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	f000 8090 	beq.w	80137e8 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80136c8:	697b      	ldr	r3, [r7, #20]
 80136ca:	895b      	ldrh	r3, [r3, #10]
 80136cc:	461a      	mov	r2, r3
 80136ce:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80136d0:	3308      	adds	r3, #8
 80136d2:	429a      	cmp	r2, r3
 80136d4:	d203      	bcs.n	80136de <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80136d6:	6978      	ldr	r0, [r7, #20]
 80136d8:	f7f8 fafa 	bl	800bcd0 <pbuf_free>
          goto icmperr;
 80136dc:	e085      	b.n	80137ea <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80136de:	697b      	ldr	r3, [r7, #20]
 80136e0:	685b      	ldr	r3, [r3, #4]
 80136e2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80136e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80136e6:	4618      	mov	r0, r3
 80136e8:	f001 fe97 	bl	801541a <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80136ec:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80136ee:	4619      	mov	r1, r3
 80136f0:	6978      	ldr	r0, [r7, #20]
 80136f2:	f7f8 fa67 	bl	800bbc4 <pbuf_remove_header>
 80136f6:	4603      	mov	r3, r0
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d009      	beq.n	8013710 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80136fc:	4b40      	ldr	r3, [pc, #256]	@ (8013800 <icmp_input+0x1f8>)
 80136fe:	22b6      	movs	r2, #182	@ 0xb6
 8013700:	4940      	ldr	r1, [pc, #256]	@ (8013804 <icmp_input+0x1fc>)
 8013702:	4841      	ldr	r0, [pc, #260]	@ (8013808 <icmp_input+0x200>)
 8013704:	f001 fd64 	bl	80151d0 <iprintf>
          pbuf_free(r);
 8013708:	6978      	ldr	r0, [r7, #20]
 801370a:	f7f8 fae1 	bl	800bcd0 <pbuf_free>
          goto icmperr;
 801370e:	e06c      	b.n	80137ea <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8013710:	6879      	ldr	r1, [r7, #4]
 8013712:	6978      	ldr	r0, [r7, #20]
 8013714:	f7f8 fbf4 	bl	800bf00 <pbuf_copy>
 8013718:	4603      	mov	r3, r0
 801371a:	2b00      	cmp	r3, #0
 801371c:	d003      	beq.n	8013726 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801371e:	6978      	ldr	r0, [r7, #20]
 8013720:	f7f8 fad6 	bl	800bcd0 <pbuf_free>
          goto icmperr;
 8013724:	e061      	b.n	80137ea <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8013726:	6878      	ldr	r0, [r7, #4]
 8013728:	f7f8 fad2 	bl	800bcd0 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801372c:	697b      	ldr	r3, [r7, #20]
 801372e:	607b      	str	r3, [r7, #4]
 8013730:	e00f      	b.n	8013752 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8013732:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013734:	330e      	adds	r3, #14
 8013736:	4619      	mov	r1, r3
 8013738:	6878      	ldr	r0, [r7, #4]
 801373a:	f7f8 fa43 	bl	800bbc4 <pbuf_remove_header>
 801373e:	4603      	mov	r3, r0
 8013740:	2b00      	cmp	r3, #0
 8013742:	d006      	beq.n	8013752 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8013744:	4b2e      	ldr	r3, [pc, #184]	@ (8013800 <icmp_input+0x1f8>)
 8013746:	22c7      	movs	r2, #199	@ 0xc7
 8013748:	4930      	ldr	r1, [pc, #192]	@ (801380c <icmp_input+0x204>)
 801374a:	482f      	ldr	r0, [pc, #188]	@ (8013808 <icmp_input+0x200>)
 801374c:	f001 fd40 	bl	80151d0 <iprintf>
          goto icmperr;
 8013750:	e04b      	b.n	80137ea <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	685b      	ldr	r3, [r3, #4]
 8013756:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8013758:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801375a:	4619      	mov	r1, r3
 801375c:	6878      	ldr	r0, [r7, #4]
 801375e:	f7f8 fa21 	bl	800bba4 <pbuf_add_header>
 8013762:	4603      	mov	r3, r0
 8013764:	2b00      	cmp	r3, #0
 8013766:	d12b      	bne.n	80137c0 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	685b      	ldr	r3, [r3, #4]
 801376c:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801376e:	69fb      	ldr	r3, [r7, #28]
 8013770:	681a      	ldr	r2, [r3, #0]
 8013772:	68fb      	ldr	r3, [r7, #12]
 8013774:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8013776:	4b20      	ldr	r3, [pc, #128]	@ (80137f8 <icmp_input+0x1f0>)
 8013778:	691a      	ldr	r2, [r3, #16]
 801377a:	68fb      	ldr	r3, [r7, #12]
 801377c:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801377e:	693b      	ldr	r3, [r7, #16]
 8013780:	2200      	movs	r2, #0
 8013782:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8013784:	693b      	ldr	r3, [r7, #16]
 8013786:	2200      	movs	r2, #0
 8013788:	709a      	strb	r2, [r3, #2]
 801378a:	2200      	movs	r2, #0
 801378c:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801378e:	68fb      	ldr	r3, [r7, #12]
 8013790:	22ff      	movs	r2, #255	@ 0xff
 8013792:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8013794:	68fb      	ldr	r3, [r7, #12]
 8013796:	2200      	movs	r2, #0
 8013798:	729a      	strb	r2, [r3, #10]
 801379a:	2200      	movs	r2, #0
 801379c:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801379e:	683b      	ldr	r3, [r7, #0]
 80137a0:	9302      	str	r3, [sp, #8]
 80137a2:	2301      	movs	r3, #1
 80137a4:	9301      	str	r3, [sp, #4]
 80137a6:	2300      	movs	r3, #0
 80137a8:	9300      	str	r3, [sp, #0]
 80137aa:	23ff      	movs	r3, #255	@ 0xff
 80137ac:	2200      	movs	r2, #0
 80137ae:	69f9      	ldr	r1, [r7, #28]
 80137b0:	6878      	ldr	r0, [r7, #4]
 80137b2:	f000 fa75 	bl	8013ca0 <ip4_output_if>
 80137b6:	4603      	mov	r3, r0
 80137b8:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 80137ba:	e001      	b.n	80137c0 <icmp_input+0x1b8>
      break;
 80137bc:	bf00      	nop
 80137be:	e000      	b.n	80137c2 <icmp_input+0x1ba>
      break;
 80137c0:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80137c2:	6878      	ldr	r0, [r7, #4]
 80137c4:	f7f8 fa84 	bl	800bcd0 <pbuf_free>
  return;
 80137c8:	e013      	b.n	80137f2 <icmp_input+0x1ea>
    goto lenerr;
 80137ca:	bf00      	nop
 80137cc:	e002      	b.n	80137d4 <icmp_input+0x1cc>
    goto lenerr;
 80137ce:	bf00      	nop
 80137d0:	e000      	b.n	80137d4 <icmp_input+0x1cc>
        goto lenerr;
 80137d2:	bf00      	nop
lenerr:
  pbuf_free(p);
 80137d4:	6878      	ldr	r0, [r7, #4]
 80137d6:	f7f8 fa7b 	bl	800bcd0 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80137da:	e00a      	b.n	80137f2 <icmp_input+0x1ea>
        goto icmperr;
 80137dc:	bf00      	nop
 80137de:	e004      	b.n	80137ea <icmp_input+0x1e2>
        goto icmperr;
 80137e0:	bf00      	nop
 80137e2:	e002      	b.n	80137ea <icmp_input+0x1e2>
          goto icmperr;
 80137e4:	bf00      	nop
 80137e6:	e000      	b.n	80137ea <icmp_input+0x1e2>
          goto icmperr;
 80137e8:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80137ea:	6878      	ldr	r0, [r7, #4]
 80137ec:	f7f8 fa70 	bl	800bcd0 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80137f0:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80137f2:	3728      	adds	r7, #40	@ 0x28
 80137f4:	46bd      	mov	sp, r7
 80137f6:	bd80      	pop	{r7, pc}
 80137f8:	200057f8 	.word	0x200057f8
 80137fc:	2000580c 	.word	0x2000580c
 8013800:	08018894 	.word	0x08018894
 8013804:	080188cc 	.word	0x080188cc
 8013808:	08018904 	.word	0x08018904
 801380c:	0801892c 	.word	0x0801892c

08013810 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8013810:	b580      	push	{r7, lr}
 8013812:	b082      	sub	sp, #8
 8013814:	af00      	add	r7, sp, #0
 8013816:	6078      	str	r0, [r7, #4]
 8013818:	460b      	mov	r3, r1
 801381a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801381c:	78fb      	ldrb	r3, [r7, #3]
 801381e:	461a      	mov	r2, r3
 8013820:	2103      	movs	r1, #3
 8013822:	6878      	ldr	r0, [r7, #4]
 8013824:	f000 f814 	bl	8013850 <icmp_send_response>
}
 8013828:	bf00      	nop
 801382a:	3708      	adds	r7, #8
 801382c:	46bd      	mov	sp, r7
 801382e:	bd80      	pop	{r7, pc}

08013830 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8013830:	b580      	push	{r7, lr}
 8013832:	b082      	sub	sp, #8
 8013834:	af00      	add	r7, sp, #0
 8013836:	6078      	str	r0, [r7, #4]
 8013838:	460b      	mov	r3, r1
 801383a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801383c:	78fb      	ldrb	r3, [r7, #3]
 801383e:	461a      	mov	r2, r3
 8013840:	210b      	movs	r1, #11
 8013842:	6878      	ldr	r0, [r7, #4]
 8013844:	f000 f804 	bl	8013850 <icmp_send_response>
}
 8013848:	bf00      	nop
 801384a:	3708      	adds	r7, #8
 801384c:	46bd      	mov	sp, r7
 801384e:	bd80      	pop	{r7, pc}

08013850 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8013850:	b580      	push	{r7, lr}
 8013852:	b08c      	sub	sp, #48	@ 0x30
 8013854:	af04      	add	r7, sp, #16
 8013856:	6078      	str	r0, [r7, #4]
 8013858:	460b      	mov	r3, r1
 801385a:	70fb      	strb	r3, [r7, #3]
 801385c:	4613      	mov	r3, r2
 801385e:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8013860:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8013864:	2124      	movs	r1, #36	@ 0x24
 8013866:	2022      	movs	r0, #34	@ 0x22
 8013868:	f7f7 ff4e 	bl	800b708 <pbuf_alloc>
 801386c:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801386e:	69fb      	ldr	r3, [r7, #28]
 8013870:	2b00      	cmp	r3, #0
 8013872:	d04c      	beq.n	801390e <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8013874:	69fb      	ldr	r3, [r7, #28]
 8013876:	895b      	ldrh	r3, [r3, #10]
 8013878:	2b23      	cmp	r3, #35	@ 0x23
 801387a:	d806      	bhi.n	801388a <icmp_send_response+0x3a>
 801387c:	4b26      	ldr	r3, [pc, #152]	@ (8013918 <icmp_send_response+0xc8>)
 801387e:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8013882:	4926      	ldr	r1, [pc, #152]	@ (801391c <icmp_send_response+0xcc>)
 8013884:	4826      	ldr	r0, [pc, #152]	@ (8013920 <icmp_send_response+0xd0>)
 8013886:	f001 fca3 	bl	80151d0 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	685b      	ldr	r3, [r3, #4]
 801388e:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8013890:	69fb      	ldr	r3, [r7, #28]
 8013892:	685b      	ldr	r3, [r3, #4]
 8013894:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8013896:	697b      	ldr	r3, [r7, #20]
 8013898:	78fa      	ldrb	r2, [r7, #3]
 801389a:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801389c:	697b      	ldr	r3, [r7, #20]
 801389e:	78ba      	ldrb	r2, [r7, #2]
 80138a0:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80138a2:	697b      	ldr	r3, [r7, #20]
 80138a4:	2200      	movs	r2, #0
 80138a6:	711a      	strb	r2, [r3, #4]
 80138a8:	2200      	movs	r2, #0
 80138aa:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80138ac:	697b      	ldr	r3, [r7, #20]
 80138ae:	2200      	movs	r2, #0
 80138b0:	719a      	strb	r2, [r3, #6]
 80138b2:	2200      	movs	r2, #0
 80138b4:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80138b6:	69fb      	ldr	r3, [r7, #28]
 80138b8:	685b      	ldr	r3, [r3, #4]
 80138ba:	f103 0008 	add.w	r0, r3, #8
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	685b      	ldr	r3, [r3, #4]
 80138c2:	221c      	movs	r2, #28
 80138c4:	4619      	mov	r1, r3
 80138c6:	f001 fda8 	bl	801541a <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80138ca:	69bb      	ldr	r3, [r7, #24]
 80138cc:	68db      	ldr	r3, [r3, #12]
 80138ce:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80138d0:	f107 030c 	add.w	r3, r7, #12
 80138d4:	4618      	mov	r0, r3
 80138d6:	f000 f825 	bl	8013924 <ip4_route>
 80138da:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80138dc:	693b      	ldr	r3, [r7, #16]
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d011      	beq.n	8013906 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80138e2:	697b      	ldr	r3, [r7, #20]
 80138e4:	2200      	movs	r2, #0
 80138e6:	709a      	strb	r2, [r3, #2]
 80138e8:	2200      	movs	r2, #0
 80138ea:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80138ec:	f107 020c 	add.w	r2, r7, #12
 80138f0:	693b      	ldr	r3, [r7, #16]
 80138f2:	9302      	str	r3, [sp, #8]
 80138f4:	2301      	movs	r3, #1
 80138f6:	9301      	str	r3, [sp, #4]
 80138f8:	2300      	movs	r3, #0
 80138fa:	9300      	str	r3, [sp, #0]
 80138fc:	23ff      	movs	r3, #255	@ 0xff
 80138fe:	2100      	movs	r1, #0
 8013900:	69f8      	ldr	r0, [r7, #28]
 8013902:	f000 f9cd 	bl	8013ca0 <ip4_output_if>
  }
  pbuf_free(q);
 8013906:	69f8      	ldr	r0, [r7, #28]
 8013908:	f7f8 f9e2 	bl	800bcd0 <pbuf_free>
 801390c:	e000      	b.n	8013910 <icmp_send_response+0xc0>
    return;
 801390e:	bf00      	nop
}
 8013910:	3720      	adds	r7, #32
 8013912:	46bd      	mov	sp, r7
 8013914:	bd80      	pop	{r7, pc}
 8013916:	bf00      	nop
 8013918:	08018894 	.word	0x08018894
 801391c:	08018960 	.word	0x08018960
 8013920:	08018904 	.word	0x08018904

08013924 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8013924:	b480      	push	{r7}
 8013926:	b085      	sub	sp, #20
 8013928:	af00      	add	r7, sp, #0
 801392a:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801392c:	4b33      	ldr	r3, [pc, #204]	@ (80139fc <ip4_route+0xd8>)
 801392e:	681b      	ldr	r3, [r3, #0]
 8013930:	60fb      	str	r3, [r7, #12]
 8013932:	e036      	b.n	80139a2 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013934:	68fb      	ldr	r3, [r7, #12]
 8013936:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801393a:	f003 0301 	and.w	r3, r3, #1
 801393e:	b2db      	uxtb	r3, r3
 8013940:	2b00      	cmp	r3, #0
 8013942:	d02b      	beq.n	801399c <ip4_route+0x78>
 8013944:	68fb      	ldr	r3, [r7, #12]
 8013946:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801394a:	089b      	lsrs	r3, r3, #2
 801394c:	f003 0301 	and.w	r3, r3, #1
 8013950:	b2db      	uxtb	r3, r3
 8013952:	2b00      	cmp	r3, #0
 8013954:	d022      	beq.n	801399c <ip4_route+0x78>
 8013956:	68fb      	ldr	r3, [r7, #12]
 8013958:	3304      	adds	r3, #4
 801395a:	681b      	ldr	r3, [r3, #0]
 801395c:	2b00      	cmp	r3, #0
 801395e:	d01d      	beq.n	801399c <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8013960:	687b      	ldr	r3, [r7, #4]
 8013962:	681a      	ldr	r2, [r3, #0]
 8013964:	68fb      	ldr	r3, [r7, #12]
 8013966:	3304      	adds	r3, #4
 8013968:	681b      	ldr	r3, [r3, #0]
 801396a:	405a      	eors	r2, r3
 801396c:	68fb      	ldr	r3, [r7, #12]
 801396e:	3308      	adds	r3, #8
 8013970:	681b      	ldr	r3, [r3, #0]
 8013972:	4013      	ands	r3, r2
 8013974:	2b00      	cmp	r3, #0
 8013976:	d101      	bne.n	801397c <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8013978:	68fb      	ldr	r3, [r7, #12]
 801397a:	e038      	b.n	80139ee <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801397c:	68fb      	ldr	r3, [r7, #12]
 801397e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013982:	f003 0302 	and.w	r3, r3, #2
 8013986:	2b00      	cmp	r3, #0
 8013988:	d108      	bne.n	801399c <ip4_route+0x78>
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	681a      	ldr	r2, [r3, #0]
 801398e:	68fb      	ldr	r3, [r7, #12]
 8013990:	330c      	adds	r3, #12
 8013992:	681b      	ldr	r3, [r3, #0]
 8013994:	429a      	cmp	r2, r3
 8013996:	d101      	bne.n	801399c <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8013998:	68fb      	ldr	r3, [r7, #12]
 801399a:	e028      	b.n	80139ee <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801399c:	68fb      	ldr	r3, [r7, #12]
 801399e:	681b      	ldr	r3, [r3, #0]
 80139a0:	60fb      	str	r3, [r7, #12]
 80139a2:	68fb      	ldr	r3, [r7, #12]
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	d1c5      	bne.n	8013934 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80139a8:	4b15      	ldr	r3, [pc, #84]	@ (8013a00 <ip4_route+0xdc>)
 80139aa:	681b      	ldr	r3, [r3, #0]
 80139ac:	2b00      	cmp	r3, #0
 80139ae:	d01a      	beq.n	80139e6 <ip4_route+0xc2>
 80139b0:	4b13      	ldr	r3, [pc, #76]	@ (8013a00 <ip4_route+0xdc>)
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80139b8:	f003 0301 	and.w	r3, r3, #1
 80139bc:	2b00      	cmp	r3, #0
 80139be:	d012      	beq.n	80139e6 <ip4_route+0xc2>
 80139c0:	4b0f      	ldr	r3, [pc, #60]	@ (8013a00 <ip4_route+0xdc>)
 80139c2:	681b      	ldr	r3, [r3, #0]
 80139c4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80139c8:	f003 0304 	and.w	r3, r3, #4
 80139cc:	2b00      	cmp	r3, #0
 80139ce:	d00a      	beq.n	80139e6 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80139d0:	4b0b      	ldr	r3, [pc, #44]	@ (8013a00 <ip4_route+0xdc>)
 80139d2:	681b      	ldr	r3, [r3, #0]
 80139d4:	3304      	adds	r3, #4
 80139d6:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80139d8:	2b00      	cmp	r3, #0
 80139da:	d004      	beq.n	80139e6 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	681b      	ldr	r3, [r3, #0]
 80139e0:	b2db      	uxtb	r3, r3
 80139e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80139e4:	d101      	bne.n	80139ea <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80139e6:	2300      	movs	r3, #0
 80139e8:	e001      	b.n	80139ee <ip4_route+0xca>
  }

  return netif_default;
 80139ea:	4b05      	ldr	r3, [pc, #20]	@ (8013a00 <ip4_route+0xdc>)
 80139ec:	681b      	ldr	r3, [r3, #0]
}
 80139ee:	4618      	mov	r0, r3
 80139f0:	3714      	adds	r7, #20
 80139f2:	46bd      	mov	sp, r7
 80139f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139f8:	4770      	bx	lr
 80139fa:	bf00      	nop
 80139fc:	20009b1c 	.word	0x20009b1c
 8013a00:	20009b20 	.word	0x20009b20

08013a04 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8013a04:	b580      	push	{r7, lr}
 8013a06:	b082      	sub	sp, #8
 8013a08:	af00      	add	r7, sp, #0
 8013a0a:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8013a0c:	687b      	ldr	r3, [r7, #4]
 8013a0e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013a12:	f003 0301 	and.w	r3, r3, #1
 8013a16:	b2db      	uxtb	r3, r3
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d016      	beq.n	8013a4a <ip4_input_accept+0x46>
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	3304      	adds	r3, #4
 8013a20:	681b      	ldr	r3, [r3, #0]
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	d011      	beq.n	8013a4a <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8013a26:	4b0b      	ldr	r3, [pc, #44]	@ (8013a54 <ip4_input_accept+0x50>)
 8013a28:	695a      	ldr	r2, [r3, #20]
 8013a2a:	687b      	ldr	r3, [r7, #4]
 8013a2c:	3304      	adds	r3, #4
 8013a2e:	681b      	ldr	r3, [r3, #0]
 8013a30:	429a      	cmp	r2, r3
 8013a32:	d008      	beq.n	8013a46 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8013a34:	4b07      	ldr	r3, [pc, #28]	@ (8013a54 <ip4_input_accept+0x50>)
 8013a36:	695b      	ldr	r3, [r3, #20]
 8013a38:	6879      	ldr	r1, [r7, #4]
 8013a3a:	4618      	mov	r0, r3
 8013a3c:	f000 fa08 	bl	8013e50 <ip4_addr_isbroadcast_u32>
 8013a40:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8013a42:	2b00      	cmp	r3, #0
 8013a44:	d001      	beq.n	8013a4a <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8013a46:	2301      	movs	r3, #1
 8013a48:	e000      	b.n	8013a4c <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8013a4a:	2300      	movs	r3, #0
}
 8013a4c:	4618      	mov	r0, r3
 8013a4e:	3708      	adds	r7, #8
 8013a50:	46bd      	mov	sp, r7
 8013a52:	bd80      	pop	{r7, pc}
 8013a54:	200057f8 	.word	0x200057f8

08013a58 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8013a58:	b580      	push	{r7, lr}
 8013a5a:	b086      	sub	sp, #24
 8013a5c:	af00      	add	r7, sp, #0
 8013a5e:	6078      	str	r0, [r7, #4]
 8013a60:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	685b      	ldr	r3, [r3, #4]
 8013a66:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8013a68:	697b      	ldr	r3, [r7, #20]
 8013a6a:	781b      	ldrb	r3, [r3, #0]
 8013a6c:	091b      	lsrs	r3, r3, #4
 8013a6e:	b2db      	uxtb	r3, r3
 8013a70:	2b04      	cmp	r3, #4
 8013a72:	d004      	beq.n	8013a7e <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8013a74:	6878      	ldr	r0, [r7, #4]
 8013a76:	f7f8 f92b 	bl	800bcd0 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8013a7a:	2300      	movs	r3, #0
 8013a7c:	e107      	b.n	8013c8e <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8013a7e:	697b      	ldr	r3, [r7, #20]
 8013a80:	781b      	ldrb	r3, [r3, #0]
 8013a82:	f003 030f 	and.w	r3, r3, #15
 8013a86:	b2db      	uxtb	r3, r3
 8013a88:	009b      	lsls	r3, r3, #2
 8013a8a:	b2db      	uxtb	r3, r3
 8013a8c:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8013a8e:	697b      	ldr	r3, [r7, #20]
 8013a90:	885b      	ldrh	r3, [r3, #2]
 8013a92:	b29b      	uxth	r3, r3
 8013a94:	4618      	mov	r0, r3
 8013a96:	f7f6 fdbd 	bl	800a614 <lwip_htons>
 8013a9a:	4603      	mov	r3, r0
 8013a9c:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	891b      	ldrh	r3, [r3, #8]
 8013aa2:	89ba      	ldrh	r2, [r7, #12]
 8013aa4:	429a      	cmp	r2, r3
 8013aa6:	d204      	bcs.n	8013ab2 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8013aa8:	89bb      	ldrh	r3, [r7, #12]
 8013aaa:	4619      	mov	r1, r3
 8013aac:	6878      	ldr	r0, [r7, #4]
 8013aae:	f7f7 ff89 	bl	800b9c4 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8013ab2:	687b      	ldr	r3, [r7, #4]
 8013ab4:	895b      	ldrh	r3, [r3, #10]
 8013ab6:	89fa      	ldrh	r2, [r7, #14]
 8013ab8:	429a      	cmp	r2, r3
 8013aba:	d807      	bhi.n	8013acc <ip4_input+0x74>
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	891b      	ldrh	r3, [r3, #8]
 8013ac0:	89ba      	ldrh	r2, [r7, #12]
 8013ac2:	429a      	cmp	r2, r3
 8013ac4:	d802      	bhi.n	8013acc <ip4_input+0x74>
 8013ac6:	89fb      	ldrh	r3, [r7, #14]
 8013ac8:	2b13      	cmp	r3, #19
 8013aca:	d804      	bhi.n	8013ad6 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8013acc:	6878      	ldr	r0, [r7, #4]
 8013ace:	f7f8 f8ff 	bl	800bcd0 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8013ad2:	2300      	movs	r3, #0
 8013ad4:	e0db      	b.n	8013c8e <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8013ad6:	697b      	ldr	r3, [r7, #20]
 8013ad8:	691b      	ldr	r3, [r3, #16]
 8013ada:	4a6f      	ldr	r2, [pc, #444]	@ (8013c98 <ip4_input+0x240>)
 8013adc:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8013ade:	697b      	ldr	r3, [r7, #20]
 8013ae0:	68db      	ldr	r3, [r3, #12]
 8013ae2:	4a6d      	ldr	r2, [pc, #436]	@ (8013c98 <ip4_input+0x240>)
 8013ae4:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013ae6:	4b6c      	ldr	r3, [pc, #432]	@ (8013c98 <ip4_input+0x240>)
 8013ae8:	695b      	ldr	r3, [r3, #20]
 8013aea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013aee:	2be0      	cmp	r3, #224	@ 0xe0
 8013af0:	d112      	bne.n	8013b18 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8013af2:	683b      	ldr	r3, [r7, #0]
 8013af4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013af8:	f003 0301 	and.w	r3, r3, #1
 8013afc:	b2db      	uxtb	r3, r3
 8013afe:	2b00      	cmp	r3, #0
 8013b00:	d007      	beq.n	8013b12 <ip4_input+0xba>
 8013b02:	683b      	ldr	r3, [r7, #0]
 8013b04:	3304      	adds	r3, #4
 8013b06:	681b      	ldr	r3, [r3, #0]
 8013b08:	2b00      	cmp	r3, #0
 8013b0a:	d002      	beq.n	8013b12 <ip4_input+0xba>
      netif = inp;
 8013b0c:	683b      	ldr	r3, [r7, #0]
 8013b0e:	613b      	str	r3, [r7, #16]
 8013b10:	e02a      	b.n	8013b68 <ip4_input+0x110>
    } else {
      netif = NULL;
 8013b12:	2300      	movs	r3, #0
 8013b14:	613b      	str	r3, [r7, #16]
 8013b16:	e027      	b.n	8013b68 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8013b18:	6838      	ldr	r0, [r7, #0]
 8013b1a:	f7ff ff73 	bl	8013a04 <ip4_input_accept>
 8013b1e:	4603      	mov	r3, r0
 8013b20:	2b00      	cmp	r3, #0
 8013b22:	d002      	beq.n	8013b2a <ip4_input+0xd2>
      netif = inp;
 8013b24:	683b      	ldr	r3, [r7, #0]
 8013b26:	613b      	str	r3, [r7, #16]
 8013b28:	e01e      	b.n	8013b68 <ip4_input+0x110>
    } else {
      netif = NULL;
 8013b2a:	2300      	movs	r3, #0
 8013b2c:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8013b2e:	4b5a      	ldr	r3, [pc, #360]	@ (8013c98 <ip4_input+0x240>)
 8013b30:	695b      	ldr	r3, [r3, #20]
 8013b32:	b2db      	uxtb	r3, r3
 8013b34:	2b7f      	cmp	r3, #127	@ 0x7f
 8013b36:	d017      	beq.n	8013b68 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8013b38:	4b58      	ldr	r3, [pc, #352]	@ (8013c9c <ip4_input+0x244>)
 8013b3a:	681b      	ldr	r3, [r3, #0]
 8013b3c:	613b      	str	r3, [r7, #16]
 8013b3e:	e00e      	b.n	8013b5e <ip4_input+0x106>
          if (netif == inp) {
 8013b40:	693a      	ldr	r2, [r7, #16]
 8013b42:	683b      	ldr	r3, [r7, #0]
 8013b44:	429a      	cmp	r2, r3
 8013b46:	d006      	beq.n	8013b56 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8013b48:	6938      	ldr	r0, [r7, #16]
 8013b4a:	f7ff ff5b 	bl	8013a04 <ip4_input_accept>
 8013b4e:	4603      	mov	r3, r0
 8013b50:	2b00      	cmp	r3, #0
 8013b52:	d108      	bne.n	8013b66 <ip4_input+0x10e>
 8013b54:	e000      	b.n	8013b58 <ip4_input+0x100>
            continue;
 8013b56:	bf00      	nop
        NETIF_FOREACH(netif) {
 8013b58:	693b      	ldr	r3, [r7, #16]
 8013b5a:	681b      	ldr	r3, [r3, #0]
 8013b5c:	613b      	str	r3, [r7, #16]
 8013b5e:	693b      	ldr	r3, [r7, #16]
 8013b60:	2b00      	cmp	r3, #0
 8013b62:	d1ed      	bne.n	8013b40 <ip4_input+0xe8>
 8013b64:	e000      	b.n	8013b68 <ip4_input+0x110>
            break;
 8013b66:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013b68:	4b4b      	ldr	r3, [pc, #300]	@ (8013c98 <ip4_input+0x240>)
 8013b6a:	691b      	ldr	r3, [r3, #16]
 8013b6c:	6839      	ldr	r1, [r7, #0]
 8013b6e:	4618      	mov	r0, r3
 8013b70:	f000 f96e 	bl	8013e50 <ip4_addr_isbroadcast_u32>
 8013b74:	4603      	mov	r3, r0
 8013b76:	2b00      	cmp	r3, #0
 8013b78:	d105      	bne.n	8013b86 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8013b7a:	4b47      	ldr	r3, [pc, #284]	@ (8013c98 <ip4_input+0x240>)
 8013b7c:	691b      	ldr	r3, [r3, #16]
 8013b7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013b82:	2be0      	cmp	r3, #224	@ 0xe0
 8013b84:	d104      	bne.n	8013b90 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8013b86:	6878      	ldr	r0, [r7, #4]
 8013b88:	f7f8 f8a2 	bl	800bcd0 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8013b8c:	2300      	movs	r3, #0
 8013b8e:	e07e      	b.n	8013c8e <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8013b90:	693b      	ldr	r3, [r7, #16]
 8013b92:	2b00      	cmp	r3, #0
 8013b94:	d104      	bne.n	8013ba0 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8013b96:	6878      	ldr	r0, [r7, #4]
 8013b98:	f7f8 f89a 	bl	800bcd0 <pbuf_free>
    return ERR_OK;
 8013b9c:	2300      	movs	r3, #0
 8013b9e:	e076      	b.n	8013c8e <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8013ba0:	697b      	ldr	r3, [r7, #20]
 8013ba2:	88db      	ldrh	r3, [r3, #6]
 8013ba4:	b29b      	uxth	r3, r3
 8013ba6:	461a      	mov	r2, r3
 8013ba8:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 8013bac:	4013      	ands	r3, r2
 8013bae:	2b00      	cmp	r3, #0
 8013bb0:	d00b      	beq.n	8013bca <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8013bb2:	6878      	ldr	r0, [r7, #4]
 8013bb4:	f000 fd22 	bl	80145fc <ip4_reass>
 8013bb8:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8013bba:	687b      	ldr	r3, [r7, #4]
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	d101      	bne.n	8013bc4 <ip4_input+0x16c>
      return ERR_OK;
 8013bc0:	2300      	movs	r3, #0
 8013bc2:	e064      	b.n	8013c8e <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	685b      	ldr	r3, [r3, #4]
 8013bc8:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8013bca:	4a33      	ldr	r2, [pc, #204]	@ (8013c98 <ip4_input+0x240>)
 8013bcc:	693b      	ldr	r3, [r7, #16]
 8013bce:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8013bd0:	4a31      	ldr	r2, [pc, #196]	@ (8013c98 <ip4_input+0x240>)
 8013bd2:	683b      	ldr	r3, [r7, #0]
 8013bd4:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8013bd6:	4a30      	ldr	r2, [pc, #192]	@ (8013c98 <ip4_input+0x240>)
 8013bd8:	697b      	ldr	r3, [r7, #20]
 8013bda:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8013bdc:	697b      	ldr	r3, [r7, #20]
 8013bde:	781b      	ldrb	r3, [r3, #0]
 8013be0:	f003 030f 	and.w	r3, r3, #15
 8013be4:	b2db      	uxtb	r3, r3
 8013be6:	009b      	lsls	r3, r3, #2
 8013be8:	b2db      	uxtb	r3, r3
 8013bea:	461a      	mov	r2, r3
 8013bec:	4b2a      	ldr	r3, [pc, #168]	@ (8013c98 <ip4_input+0x240>)
 8013bee:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8013bf0:	89fb      	ldrh	r3, [r7, #14]
 8013bf2:	4619      	mov	r1, r3
 8013bf4:	6878      	ldr	r0, [r7, #4]
 8013bf6:	f7f7 ffe5 	bl	800bbc4 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8013bfa:	697b      	ldr	r3, [r7, #20]
 8013bfc:	7a5b      	ldrb	r3, [r3, #9]
 8013bfe:	2b11      	cmp	r3, #17
 8013c00:	d006      	beq.n	8013c10 <ip4_input+0x1b8>
 8013c02:	2b11      	cmp	r3, #17
 8013c04:	dc13      	bgt.n	8013c2e <ip4_input+0x1d6>
 8013c06:	2b01      	cmp	r3, #1
 8013c08:	d00c      	beq.n	8013c24 <ip4_input+0x1cc>
 8013c0a:	2b06      	cmp	r3, #6
 8013c0c:	d005      	beq.n	8013c1a <ip4_input+0x1c2>
 8013c0e:	e00e      	b.n	8013c2e <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8013c10:	6839      	ldr	r1, [r7, #0]
 8013c12:	6878      	ldr	r0, [r7, #4]
 8013c14:	f7fe fc68 	bl	80124e8 <udp_input>
        break;
 8013c18:	e026      	b.n	8013c68 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8013c1a:	6839      	ldr	r1, [r7, #0]
 8013c1c:	6878      	ldr	r0, [r7, #4]
 8013c1e:	f7fa f88f 	bl	800dd40 <tcp_input>
        break;
 8013c22:	e021      	b.n	8013c68 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8013c24:	6839      	ldr	r1, [r7, #0]
 8013c26:	6878      	ldr	r0, [r7, #4]
 8013c28:	f7ff fcee 	bl	8013608 <icmp_input>
        break;
 8013c2c:	e01c      	b.n	8013c68 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013c2e:	4b1a      	ldr	r3, [pc, #104]	@ (8013c98 <ip4_input+0x240>)
 8013c30:	695b      	ldr	r3, [r3, #20]
 8013c32:	6939      	ldr	r1, [r7, #16]
 8013c34:	4618      	mov	r0, r3
 8013c36:	f000 f90b 	bl	8013e50 <ip4_addr_isbroadcast_u32>
 8013c3a:	4603      	mov	r3, r0
 8013c3c:	2b00      	cmp	r3, #0
 8013c3e:	d10f      	bne.n	8013c60 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013c40:	4b15      	ldr	r3, [pc, #84]	@ (8013c98 <ip4_input+0x240>)
 8013c42:	695b      	ldr	r3, [r3, #20]
 8013c44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013c48:	2be0      	cmp	r3, #224	@ 0xe0
 8013c4a:	d009      	beq.n	8013c60 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8013c4c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8013c50:	4619      	mov	r1, r3
 8013c52:	6878      	ldr	r0, [r7, #4]
 8013c54:	f7f8 f829 	bl	800bcaa <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8013c58:	2102      	movs	r1, #2
 8013c5a:	6878      	ldr	r0, [r7, #4]
 8013c5c:	f7ff fdd8 	bl	8013810 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8013c60:	6878      	ldr	r0, [r7, #4]
 8013c62:	f7f8 f835 	bl	800bcd0 <pbuf_free>
        break;
 8013c66:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8013c68:	4b0b      	ldr	r3, [pc, #44]	@ (8013c98 <ip4_input+0x240>)
 8013c6a:	2200      	movs	r2, #0
 8013c6c:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8013c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8013c98 <ip4_input+0x240>)
 8013c70:	2200      	movs	r2, #0
 8013c72:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8013c74:	4b08      	ldr	r3, [pc, #32]	@ (8013c98 <ip4_input+0x240>)
 8013c76:	2200      	movs	r2, #0
 8013c78:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8013c7a:	4b07      	ldr	r3, [pc, #28]	@ (8013c98 <ip4_input+0x240>)
 8013c7c:	2200      	movs	r2, #0
 8013c7e:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8013c80:	4b05      	ldr	r3, [pc, #20]	@ (8013c98 <ip4_input+0x240>)
 8013c82:	2200      	movs	r2, #0
 8013c84:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8013c86:	4b04      	ldr	r3, [pc, #16]	@ (8013c98 <ip4_input+0x240>)
 8013c88:	2200      	movs	r2, #0
 8013c8a:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8013c8c:	2300      	movs	r3, #0
}
 8013c8e:	4618      	mov	r0, r3
 8013c90:	3718      	adds	r7, #24
 8013c92:	46bd      	mov	sp, r7
 8013c94:	bd80      	pop	{r7, pc}
 8013c96:	bf00      	nop
 8013c98:	200057f8 	.word	0x200057f8
 8013c9c:	20009b1c 	.word	0x20009b1c

08013ca0 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8013ca0:	b580      	push	{r7, lr}
 8013ca2:	b08a      	sub	sp, #40	@ 0x28
 8013ca4:	af04      	add	r7, sp, #16
 8013ca6:	60f8      	str	r0, [r7, #12]
 8013ca8:	60b9      	str	r1, [r7, #8]
 8013caa:	607a      	str	r2, [r7, #4]
 8013cac:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8013cae:	68bb      	ldr	r3, [r7, #8]
 8013cb0:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	2b00      	cmp	r3, #0
 8013cb6:	d009      	beq.n	8013ccc <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8013cb8:	68bb      	ldr	r3, [r7, #8]
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d003      	beq.n	8013cc6 <ip4_output_if+0x26>
 8013cbe:	68bb      	ldr	r3, [r7, #8]
 8013cc0:	681b      	ldr	r3, [r3, #0]
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d102      	bne.n	8013ccc <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8013cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013cc8:	3304      	adds	r3, #4
 8013cca:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8013ccc:	78fa      	ldrb	r2, [r7, #3]
 8013cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013cd0:	9302      	str	r3, [sp, #8]
 8013cd2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013cd6:	9301      	str	r3, [sp, #4]
 8013cd8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8013cdc:	9300      	str	r3, [sp, #0]
 8013cde:	4613      	mov	r3, r2
 8013ce0:	687a      	ldr	r2, [r7, #4]
 8013ce2:	6979      	ldr	r1, [r7, #20]
 8013ce4:	68f8      	ldr	r0, [r7, #12]
 8013ce6:	f000 f805 	bl	8013cf4 <ip4_output_if_src>
 8013cea:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8013cec:	4618      	mov	r0, r3
 8013cee:	3718      	adds	r7, #24
 8013cf0:	46bd      	mov	sp, r7
 8013cf2:	bd80      	pop	{r7, pc}

08013cf4 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8013cf4:	b580      	push	{r7, lr}
 8013cf6:	b088      	sub	sp, #32
 8013cf8:	af00      	add	r7, sp, #0
 8013cfa:	60f8      	str	r0, [r7, #12]
 8013cfc:	60b9      	str	r1, [r7, #8]
 8013cfe:	607a      	str	r2, [r7, #4]
 8013d00:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8013d02:	68fb      	ldr	r3, [r7, #12]
 8013d04:	7b9b      	ldrb	r3, [r3, #14]
 8013d06:	2b01      	cmp	r3, #1
 8013d08:	d006      	beq.n	8013d18 <ip4_output_if_src+0x24>
 8013d0a:	4b4b      	ldr	r3, [pc, #300]	@ (8013e38 <ip4_output_if_src+0x144>)
 8013d0c:	f44f 7255 	mov.w	r2, #852	@ 0x354
 8013d10:	494a      	ldr	r1, [pc, #296]	@ (8013e3c <ip4_output_if_src+0x148>)
 8013d12:	484b      	ldr	r0, [pc, #300]	@ (8013e40 <ip4_output_if_src+0x14c>)
 8013d14:	f001 fa5c 	bl	80151d0 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	2b00      	cmp	r3, #0
 8013d1c:	d060      	beq.n	8013de0 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8013d1e:	2314      	movs	r3, #20
 8013d20:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8013d22:	2114      	movs	r1, #20
 8013d24:	68f8      	ldr	r0, [r7, #12]
 8013d26:	f7f7 ff3d 	bl	800bba4 <pbuf_add_header>
 8013d2a:	4603      	mov	r3, r0
 8013d2c:	2b00      	cmp	r3, #0
 8013d2e:	d002      	beq.n	8013d36 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8013d30:	f06f 0301 	mvn.w	r3, #1
 8013d34:	e07c      	b.n	8013e30 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8013d36:	68fb      	ldr	r3, [r7, #12]
 8013d38:	685b      	ldr	r3, [r3, #4]
 8013d3a:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8013d3c:	68fb      	ldr	r3, [r7, #12]
 8013d3e:	895b      	ldrh	r3, [r3, #10]
 8013d40:	2b13      	cmp	r3, #19
 8013d42:	d806      	bhi.n	8013d52 <ip4_output_if_src+0x5e>
 8013d44:	4b3c      	ldr	r3, [pc, #240]	@ (8013e38 <ip4_output_if_src+0x144>)
 8013d46:	f44f 7262 	mov.w	r2, #904	@ 0x388
 8013d4a:	493e      	ldr	r1, [pc, #248]	@ (8013e44 <ip4_output_if_src+0x150>)
 8013d4c:	483c      	ldr	r0, [pc, #240]	@ (8013e40 <ip4_output_if_src+0x14c>)
 8013d4e:	f001 fa3f 	bl	80151d0 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8013d52:	69fb      	ldr	r3, [r7, #28]
 8013d54:	78fa      	ldrb	r2, [r7, #3]
 8013d56:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8013d58:	69fb      	ldr	r3, [r7, #28]
 8013d5a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8013d5e:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8013d60:	687b      	ldr	r3, [r7, #4]
 8013d62:	681a      	ldr	r2, [r3, #0]
 8013d64:	69fb      	ldr	r3, [r7, #28]
 8013d66:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8013d68:	8b7b      	ldrh	r3, [r7, #26]
 8013d6a:	089b      	lsrs	r3, r3, #2
 8013d6c:	b29b      	uxth	r3, r3
 8013d6e:	b2db      	uxtb	r3, r3
 8013d70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013d74:	b2da      	uxtb	r2, r3
 8013d76:	69fb      	ldr	r3, [r7, #28]
 8013d78:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8013d7a:	69fb      	ldr	r3, [r7, #28]
 8013d7c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8013d80:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8013d82:	68fb      	ldr	r3, [r7, #12]
 8013d84:	891b      	ldrh	r3, [r3, #8]
 8013d86:	4618      	mov	r0, r3
 8013d88:	f7f6 fc44 	bl	800a614 <lwip_htons>
 8013d8c:	4603      	mov	r3, r0
 8013d8e:	461a      	mov	r2, r3
 8013d90:	69fb      	ldr	r3, [r7, #28]
 8013d92:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8013d94:	69fb      	ldr	r3, [r7, #28]
 8013d96:	2200      	movs	r2, #0
 8013d98:	719a      	strb	r2, [r3, #6]
 8013d9a:	2200      	movs	r2, #0
 8013d9c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8013d9e:	4b2a      	ldr	r3, [pc, #168]	@ (8013e48 <ip4_output_if_src+0x154>)
 8013da0:	881b      	ldrh	r3, [r3, #0]
 8013da2:	4618      	mov	r0, r3
 8013da4:	f7f6 fc36 	bl	800a614 <lwip_htons>
 8013da8:	4603      	mov	r3, r0
 8013daa:	461a      	mov	r2, r3
 8013dac:	69fb      	ldr	r3, [r7, #28]
 8013dae:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8013db0:	4b25      	ldr	r3, [pc, #148]	@ (8013e48 <ip4_output_if_src+0x154>)
 8013db2:	881b      	ldrh	r3, [r3, #0]
 8013db4:	3301      	adds	r3, #1
 8013db6:	b29a      	uxth	r2, r3
 8013db8:	4b23      	ldr	r3, [pc, #140]	@ (8013e48 <ip4_output_if_src+0x154>)
 8013dba:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8013dbc:	68bb      	ldr	r3, [r7, #8]
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	d104      	bne.n	8013dcc <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8013dc2:	4b22      	ldr	r3, [pc, #136]	@ (8013e4c <ip4_output_if_src+0x158>)
 8013dc4:	681a      	ldr	r2, [r3, #0]
 8013dc6:	69fb      	ldr	r3, [r7, #28]
 8013dc8:	60da      	str	r2, [r3, #12]
 8013dca:	e003      	b.n	8013dd4 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8013dcc:	68bb      	ldr	r3, [r7, #8]
 8013dce:	681a      	ldr	r2, [r3, #0]
 8013dd0:	69fb      	ldr	r3, [r7, #28]
 8013dd2:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8013dd4:	69fb      	ldr	r3, [r7, #28]
 8013dd6:	2200      	movs	r2, #0
 8013dd8:	729a      	strb	r2, [r3, #10]
 8013dda:	2200      	movs	r2, #0
 8013ddc:	72da      	strb	r2, [r3, #11]
 8013dde:	e00f      	b.n	8013e00 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8013de0:	68fb      	ldr	r3, [r7, #12]
 8013de2:	895b      	ldrh	r3, [r3, #10]
 8013de4:	2b13      	cmp	r3, #19
 8013de6:	d802      	bhi.n	8013dee <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8013de8:	f06f 0301 	mvn.w	r3, #1
 8013dec:	e020      	b.n	8013e30 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8013dee:	68fb      	ldr	r3, [r7, #12]
 8013df0:	685b      	ldr	r3, [r3, #4]
 8013df2:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8013df4:	69fb      	ldr	r3, [r7, #28]
 8013df6:	691b      	ldr	r3, [r3, #16]
 8013df8:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8013dfa:	f107 0314 	add.w	r3, r7, #20
 8013dfe:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8013e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013e02:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	d00c      	beq.n	8013e22 <ip4_output_if_src+0x12e>
 8013e08:	68fb      	ldr	r3, [r7, #12]
 8013e0a:	891a      	ldrh	r2, [r3, #8]
 8013e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013e0e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8013e10:	429a      	cmp	r2, r3
 8013e12:	d906      	bls.n	8013e22 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8013e14:	687a      	ldr	r2, [r7, #4]
 8013e16:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013e18:	68f8      	ldr	r0, [r7, #12]
 8013e1a:	f000 fde3 	bl	80149e4 <ip4_frag>
 8013e1e:	4603      	mov	r3, r0
 8013e20:	e006      	b.n	8013e30 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8013e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013e24:	695b      	ldr	r3, [r3, #20]
 8013e26:	687a      	ldr	r2, [r7, #4]
 8013e28:	68f9      	ldr	r1, [r7, #12]
 8013e2a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013e2c:	4798      	blx	r3
 8013e2e:	4603      	mov	r3, r0
}
 8013e30:	4618      	mov	r0, r3
 8013e32:	3720      	adds	r7, #32
 8013e34:	46bd      	mov	sp, r7
 8013e36:	bd80      	pop	{r7, pc}
 8013e38:	0801898c 	.word	0x0801898c
 8013e3c:	080189c0 	.word	0x080189c0
 8013e40:	080189cc 	.word	0x080189cc
 8013e44:	080189f4 	.word	0x080189f4
 8013e48:	20009c7a 	.word	0x20009c7a
 8013e4c:	08019134 	.word	0x08019134

08013e50 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8013e50:	b480      	push	{r7}
 8013e52:	b085      	sub	sp, #20
 8013e54:	af00      	add	r7, sp, #0
 8013e56:	6078      	str	r0, [r7, #4]
 8013e58:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8013e5a:	687b      	ldr	r3, [r7, #4]
 8013e5c:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e64:	d002      	beq.n	8013e6c <ip4_addr_isbroadcast_u32+0x1c>
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d101      	bne.n	8013e70 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8013e6c:	2301      	movs	r3, #1
 8013e6e:	e02a      	b.n	8013ec6 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8013e70:	683b      	ldr	r3, [r7, #0]
 8013e72:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013e76:	f003 0302 	and.w	r3, r3, #2
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	d101      	bne.n	8013e82 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8013e7e:	2300      	movs	r3, #0
 8013e80:	e021      	b.n	8013ec6 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8013e82:	683b      	ldr	r3, [r7, #0]
 8013e84:	3304      	adds	r3, #4
 8013e86:	681b      	ldr	r3, [r3, #0]
 8013e88:	687a      	ldr	r2, [r7, #4]
 8013e8a:	429a      	cmp	r2, r3
 8013e8c:	d101      	bne.n	8013e92 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8013e8e:	2300      	movs	r3, #0
 8013e90:	e019      	b.n	8013ec6 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8013e92:	68fa      	ldr	r2, [r7, #12]
 8013e94:	683b      	ldr	r3, [r7, #0]
 8013e96:	3304      	adds	r3, #4
 8013e98:	681b      	ldr	r3, [r3, #0]
 8013e9a:	405a      	eors	r2, r3
 8013e9c:	683b      	ldr	r3, [r7, #0]
 8013e9e:	3308      	adds	r3, #8
 8013ea0:	681b      	ldr	r3, [r3, #0]
 8013ea2:	4013      	ands	r3, r2
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	d10d      	bne.n	8013ec4 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8013ea8:	683b      	ldr	r3, [r7, #0]
 8013eaa:	3308      	adds	r3, #8
 8013eac:	681b      	ldr	r3, [r3, #0]
 8013eae:	43da      	mvns	r2, r3
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8013eb4:	683b      	ldr	r3, [r7, #0]
 8013eb6:	3308      	adds	r3, #8
 8013eb8:	681b      	ldr	r3, [r3, #0]
 8013eba:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8013ebc:	429a      	cmp	r2, r3
 8013ebe:	d101      	bne.n	8013ec4 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8013ec0:	2301      	movs	r3, #1
 8013ec2:	e000      	b.n	8013ec6 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8013ec4:	2300      	movs	r3, #0
  }
}
 8013ec6:	4618      	mov	r0, r3
 8013ec8:	3714      	adds	r7, #20
 8013eca:	46bd      	mov	sp, r7
 8013ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ed0:	4770      	bx	lr
	...

08013ed4 <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char *
ip4addr_ntoa(const ip4_addr_t *addr)
{
 8013ed4:	b580      	push	{r7, lr}
 8013ed6:	b082      	sub	sp, #8
 8013ed8:	af00      	add	r7, sp, #0
 8013eda:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 8013edc:	2210      	movs	r2, #16
 8013ede:	4904      	ldr	r1, [pc, #16]	@ (8013ef0 <ip4addr_ntoa+0x1c>)
 8013ee0:	6878      	ldr	r0, [r7, #4]
 8013ee2:	f000 f807 	bl	8013ef4 <ip4addr_ntoa_r>
 8013ee6:	4603      	mov	r3, r0
}
 8013ee8:	4618      	mov	r0, r3
 8013eea:	3708      	adds	r7, #8
 8013eec:	46bd      	mov	sp, r7
 8013eee:	bd80      	pop	{r7, pc}
 8013ef0:	20009c7c 	.word	0x20009c7c

08013ef4 <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 8013ef4:	b480      	push	{r7}
 8013ef6:	b08d      	sub	sp, #52	@ 0x34
 8013ef8:	af00      	add	r7, sp, #0
 8013efa:	60f8      	str	r0, [r7, #12]
 8013efc:	60b9      	str	r1, [r7, #8]
 8013efe:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 8013f00:	2300      	movs	r3, #0
 8013f02:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 8013f04:	68fb      	ldr	r3, [r7, #12]
 8013f06:	681b      	ldr	r3, [r3, #0]
 8013f08:	61bb      	str	r3, [r7, #24]

  rp = buf;
 8013f0a:	68bb      	ldr	r3, [r7, #8]
 8013f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ap = (u8_t *)&s_addr;
 8013f0e:	f107 0318 	add.w	r3, r7, #24
 8013f12:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 8013f14:	2300      	movs	r3, #0
 8013f16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013f1a:	e058      	b.n	8013fce <ip4addr_ntoa_r+0xda>
    i = 0;
 8013f1c:	2300      	movs	r3, #0
 8013f1e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    do {
      rem = *ap % (u8_t)10;
 8013f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f24:	781a      	ldrb	r2, [r3, #0]
 8013f26:	4b32      	ldr	r3, [pc, #200]	@ (8013ff0 <ip4addr_ntoa_r+0xfc>)
 8013f28:	fba3 1302 	umull	r1, r3, r3, r2
 8013f2c:	08d9      	lsrs	r1, r3, #3
 8013f2e:	460b      	mov	r3, r1
 8013f30:	009b      	lsls	r3, r3, #2
 8013f32:	440b      	add	r3, r1
 8013f34:	005b      	lsls	r3, r3, #1
 8013f36:	1ad3      	subs	r3, r2, r3
 8013f38:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 8013f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f3c:	781b      	ldrb	r3, [r3, #0]
 8013f3e:	4a2c      	ldr	r2, [pc, #176]	@ (8013ff0 <ip4addr_ntoa_r+0xfc>)
 8013f40:	fba2 2303 	umull	r2, r3, r2, r3
 8013f44:	08db      	lsrs	r3, r3, #3
 8013f46:	b2da      	uxtb	r2, r3
 8013f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f4a:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 8013f4c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013f50:	1c5a      	adds	r2, r3, #1
 8013f52:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8013f56:	4619      	mov	r1, r3
 8013f58:	7ffb      	ldrb	r3, [r7, #31]
 8013f5a:	3330      	adds	r3, #48	@ 0x30
 8013f5c:	b2da      	uxtb	r2, r3
 8013f5e:	f101 0330 	add.w	r3, r1, #48	@ 0x30
 8013f62:	443b      	add	r3, r7
 8013f64:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 8013f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f6a:	781b      	ldrb	r3, [r3, #0]
 8013f6c:	2b00      	cmp	r3, #0
 8013f6e:	d1d8      	bne.n	8013f22 <ip4addr_ntoa_r+0x2e>
    while (i--) {
 8013f70:	e011      	b.n	8013f96 <ip4addr_ntoa_r+0xa2>
      if (len++ >= buflen) {
 8013f72:	6a3b      	ldr	r3, [r7, #32]
 8013f74:	1c5a      	adds	r2, r3, #1
 8013f76:	623a      	str	r2, [r7, #32]
 8013f78:	687a      	ldr	r2, [r7, #4]
 8013f7a:	429a      	cmp	r2, r3
 8013f7c:	dc01      	bgt.n	8013f82 <ip4addr_ntoa_r+0x8e>
        return NULL;
 8013f7e:	2300      	movs	r3, #0
 8013f80:	e030      	b.n	8013fe4 <ip4addr_ntoa_r+0xf0>
      }
      *rp++ = inv[i];
 8013f82:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8013f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f88:	1c59      	adds	r1, r3, #1
 8013f8a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8013f8c:	3230      	adds	r2, #48	@ 0x30
 8013f8e:	443a      	add	r2, r7
 8013f90:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 8013f94:	701a      	strb	r2, [r3, #0]
    while (i--) {
 8013f96:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013f9a:	1e5a      	subs	r2, r3, #1
 8013f9c:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	d1e6      	bne.n	8013f72 <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 8013fa4:	6a3b      	ldr	r3, [r7, #32]
 8013fa6:	1c5a      	adds	r2, r3, #1
 8013fa8:	623a      	str	r2, [r7, #32]
 8013faa:	687a      	ldr	r2, [r7, #4]
 8013fac:	429a      	cmp	r2, r3
 8013fae:	dc01      	bgt.n	8013fb4 <ip4addr_ntoa_r+0xc0>
      return NULL;
 8013fb0:	2300      	movs	r3, #0
 8013fb2:	e017      	b.n	8013fe4 <ip4addr_ntoa_r+0xf0>
    }
    *rp++ = '.';
 8013fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fb6:	1c5a      	adds	r2, r3, #1
 8013fb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013fba:	222e      	movs	r2, #46	@ 0x2e
 8013fbc:	701a      	strb	r2, [r3, #0]
    ap++;
 8013fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013fc0:	3301      	adds	r3, #1
 8013fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 8013fc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013fc8:	3301      	adds	r3, #1
 8013fca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013fce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013fd2:	2b03      	cmp	r3, #3
 8013fd4:	d9a2      	bls.n	8013f1c <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 8013fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fd8:	3b01      	subs	r3, #1
 8013fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013fdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fde:	2200      	movs	r2, #0
 8013fe0:	701a      	strb	r2, [r3, #0]
  return buf;
 8013fe2:	68bb      	ldr	r3, [r7, #8]
}
 8013fe4:	4618      	mov	r0, r3
 8013fe6:	3734      	adds	r7, #52	@ 0x34
 8013fe8:	46bd      	mov	sp, r7
 8013fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fee:	4770      	bx	lr
 8013ff0:	cccccccd 	.word	0xcccccccd

08013ff4 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8013ff4:	b580      	push	{r7, lr}
 8013ff6:	b084      	sub	sp, #16
 8013ff8:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8013ffa:	2300      	movs	r3, #0
 8013ffc:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8013ffe:	4b12      	ldr	r3, [pc, #72]	@ (8014048 <ip_reass_tmr+0x54>)
 8014000:	681b      	ldr	r3, [r3, #0]
 8014002:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8014004:	e018      	b.n	8014038 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8014006:	68fb      	ldr	r3, [r7, #12]
 8014008:	7fdb      	ldrb	r3, [r3, #31]
 801400a:	2b00      	cmp	r3, #0
 801400c:	d00b      	beq.n	8014026 <ip_reass_tmr+0x32>
      r->timer--;
 801400e:	68fb      	ldr	r3, [r7, #12]
 8014010:	7fdb      	ldrb	r3, [r3, #31]
 8014012:	3b01      	subs	r3, #1
 8014014:	b2da      	uxtb	r2, r3
 8014016:	68fb      	ldr	r3, [r7, #12]
 8014018:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801401a:	68fb      	ldr	r3, [r7, #12]
 801401c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801401e:	68fb      	ldr	r3, [r7, #12]
 8014020:	681b      	ldr	r3, [r3, #0]
 8014022:	60fb      	str	r3, [r7, #12]
 8014024:	e008      	b.n	8014038 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8014026:	68fb      	ldr	r3, [r7, #12]
 8014028:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801402a:	68fb      	ldr	r3, [r7, #12]
 801402c:	681b      	ldr	r3, [r3, #0]
 801402e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8014030:	68b9      	ldr	r1, [r7, #8]
 8014032:	6878      	ldr	r0, [r7, #4]
 8014034:	f000 f80a 	bl	801404c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8014038:	68fb      	ldr	r3, [r7, #12]
 801403a:	2b00      	cmp	r3, #0
 801403c:	d1e3      	bne.n	8014006 <ip_reass_tmr+0x12>
    }
  }
}
 801403e:	bf00      	nop
 8014040:	bf00      	nop
 8014042:	3710      	adds	r7, #16
 8014044:	46bd      	mov	sp, r7
 8014046:	bd80      	pop	{r7, pc}
 8014048:	20009c8c 	.word	0x20009c8c

0801404c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801404c:	b580      	push	{r7, lr}
 801404e:	b088      	sub	sp, #32
 8014050:	af00      	add	r7, sp, #0
 8014052:	6078      	str	r0, [r7, #4]
 8014054:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8014056:	2300      	movs	r3, #0
 8014058:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801405a:	683a      	ldr	r2, [r7, #0]
 801405c:	687b      	ldr	r3, [r7, #4]
 801405e:	429a      	cmp	r2, r3
 8014060:	d105      	bne.n	801406e <ip_reass_free_complete_datagram+0x22>
 8014062:	4b45      	ldr	r3, [pc, #276]	@ (8014178 <ip_reass_free_complete_datagram+0x12c>)
 8014064:	22ab      	movs	r2, #171	@ 0xab
 8014066:	4945      	ldr	r1, [pc, #276]	@ (801417c <ip_reass_free_complete_datagram+0x130>)
 8014068:	4845      	ldr	r0, [pc, #276]	@ (8014180 <ip_reass_free_complete_datagram+0x134>)
 801406a:	f001 f8b1 	bl	80151d0 <iprintf>
  if (prev != NULL) {
 801406e:	683b      	ldr	r3, [r7, #0]
 8014070:	2b00      	cmp	r3, #0
 8014072:	d00a      	beq.n	801408a <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8014074:	683b      	ldr	r3, [r7, #0]
 8014076:	681b      	ldr	r3, [r3, #0]
 8014078:	687a      	ldr	r2, [r7, #4]
 801407a:	429a      	cmp	r2, r3
 801407c:	d005      	beq.n	801408a <ip_reass_free_complete_datagram+0x3e>
 801407e:	4b3e      	ldr	r3, [pc, #248]	@ (8014178 <ip_reass_free_complete_datagram+0x12c>)
 8014080:	22ad      	movs	r2, #173	@ 0xad
 8014082:	4940      	ldr	r1, [pc, #256]	@ (8014184 <ip_reass_free_complete_datagram+0x138>)
 8014084:	483e      	ldr	r0, [pc, #248]	@ (8014180 <ip_reass_free_complete_datagram+0x134>)
 8014086:	f001 f8a3 	bl	80151d0 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801408a:	687b      	ldr	r3, [r7, #4]
 801408c:	685b      	ldr	r3, [r3, #4]
 801408e:	685b      	ldr	r3, [r3, #4]
 8014090:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8014092:	697b      	ldr	r3, [r7, #20]
 8014094:	889b      	ldrh	r3, [r3, #4]
 8014096:	b29b      	uxth	r3, r3
 8014098:	2b00      	cmp	r3, #0
 801409a:	d12a      	bne.n	80140f2 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	685b      	ldr	r3, [r3, #4]
 80140a0:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 80140a2:	697b      	ldr	r3, [r7, #20]
 80140a4:	681a      	ldr	r2, [r3, #0]
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80140aa:	69bb      	ldr	r3, [r7, #24]
 80140ac:	6858      	ldr	r0, [r3, #4]
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	3308      	adds	r3, #8
 80140b2:	2214      	movs	r2, #20
 80140b4:	4619      	mov	r1, r3
 80140b6:	f001 f9b0 	bl	801541a <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80140ba:	2101      	movs	r1, #1
 80140bc:	69b8      	ldr	r0, [r7, #24]
 80140be:	f7ff fbb7 	bl	8013830 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80140c2:	69b8      	ldr	r0, [r7, #24]
 80140c4:	f7f7 fe8c 	bl	800bde0 <pbuf_clen>
 80140c8:	4603      	mov	r3, r0
 80140ca:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80140cc:	8bfa      	ldrh	r2, [r7, #30]
 80140ce:	8a7b      	ldrh	r3, [r7, #18]
 80140d0:	4413      	add	r3, r2
 80140d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80140d6:	db05      	blt.n	80140e4 <ip_reass_free_complete_datagram+0x98>
 80140d8:	4b27      	ldr	r3, [pc, #156]	@ (8014178 <ip_reass_free_complete_datagram+0x12c>)
 80140da:	22bc      	movs	r2, #188	@ 0xbc
 80140dc:	492a      	ldr	r1, [pc, #168]	@ (8014188 <ip_reass_free_complete_datagram+0x13c>)
 80140de:	4828      	ldr	r0, [pc, #160]	@ (8014180 <ip_reass_free_complete_datagram+0x134>)
 80140e0:	f001 f876 	bl	80151d0 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80140e4:	8bfa      	ldrh	r2, [r7, #30]
 80140e6:	8a7b      	ldrh	r3, [r7, #18]
 80140e8:	4413      	add	r3, r2
 80140ea:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 80140ec:	69b8      	ldr	r0, [r7, #24]
 80140ee:	f7f7 fdef 	bl	800bcd0 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 80140f2:	687b      	ldr	r3, [r7, #4]
 80140f4:	685b      	ldr	r3, [r3, #4]
 80140f6:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80140f8:	e01f      	b.n	801413a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80140fa:	69bb      	ldr	r3, [r7, #24]
 80140fc:	685b      	ldr	r3, [r3, #4]
 80140fe:	617b      	str	r3, [r7, #20]
    pcur = p;
 8014100:	69bb      	ldr	r3, [r7, #24]
 8014102:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8014104:	697b      	ldr	r3, [r7, #20]
 8014106:	681b      	ldr	r3, [r3, #0]
 8014108:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801410a:	68f8      	ldr	r0, [r7, #12]
 801410c:	f7f7 fe68 	bl	800bde0 <pbuf_clen>
 8014110:	4603      	mov	r3, r0
 8014112:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8014114:	8bfa      	ldrh	r2, [r7, #30]
 8014116:	8a7b      	ldrh	r3, [r7, #18]
 8014118:	4413      	add	r3, r2
 801411a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801411e:	db05      	blt.n	801412c <ip_reass_free_complete_datagram+0xe0>
 8014120:	4b15      	ldr	r3, [pc, #84]	@ (8014178 <ip_reass_free_complete_datagram+0x12c>)
 8014122:	22cc      	movs	r2, #204	@ 0xcc
 8014124:	4918      	ldr	r1, [pc, #96]	@ (8014188 <ip_reass_free_complete_datagram+0x13c>)
 8014126:	4816      	ldr	r0, [pc, #88]	@ (8014180 <ip_reass_free_complete_datagram+0x134>)
 8014128:	f001 f852 	bl	80151d0 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801412c:	8bfa      	ldrh	r2, [r7, #30]
 801412e:	8a7b      	ldrh	r3, [r7, #18]
 8014130:	4413      	add	r3, r2
 8014132:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8014134:	68f8      	ldr	r0, [r7, #12]
 8014136:	f7f7 fdcb 	bl	800bcd0 <pbuf_free>
  while (p != NULL) {
 801413a:	69bb      	ldr	r3, [r7, #24]
 801413c:	2b00      	cmp	r3, #0
 801413e:	d1dc      	bne.n	80140fa <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8014140:	6839      	ldr	r1, [r7, #0]
 8014142:	6878      	ldr	r0, [r7, #4]
 8014144:	f000 f8c2 	bl	80142cc <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8014148:	4b10      	ldr	r3, [pc, #64]	@ (801418c <ip_reass_free_complete_datagram+0x140>)
 801414a:	881b      	ldrh	r3, [r3, #0]
 801414c:	8bfa      	ldrh	r2, [r7, #30]
 801414e:	429a      	cmp	r2, r3
 8014150:	d905      	bls.n	801415e <ip_reass_free_complete_datagram+0x112>
 8014152:	4b09      	ldr	r3, [pc, #36]	@ (8014178 <ip_reass_free_complete_datagram+0x12c>)
 8014154:	22d2      	movs	r2, #210	@ 0xd2
 8014156:	490e      	ldr	r1, [pc, #56]	@ (8014190 <ip_reass_free_complete_datagram+0x144>)
 8014158:	4809      	ldr	r0, [pc, #36]	@ (8014180 <ip_reass_free_complete_datagram+0x134>)
 801415a:	f001 f839 	bl	80151d0 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801415e:	4b0b      	ldr	r3, [pc, #44]	@ (801418c <ip_reass_free_complete_datagram+0x140>)
 8014160:	881a      	ldrh	r2, [r3, #0]
 8014162:	8bfb      	ldrh	r3, [r7, #30]
 8014164:	1ad3      	subs	r3, r2, r3
 8014166:	b29a      	uxth	r2, r3
 8014168:	4b08      	ldr	r3, [pc, #32]	@ (801418c <ip_reass_free_complete_datagram+0x140>)
 801416a:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801416c:	8bfb      	ldrh	r3, [r7, #30]
}
 801416e:	4618      	mov	r0, r3
 8014170:	3720      	adds	r7, #32
 8014172:	46bd      	mov	sp, r7
 8014174:	bd80      	pop	{r7, pc}
 8014176:	bf00      	nop
 8014178:	08018a24 	.word	0x08018a24
 801417c:	08018a60 	.word	0x08018a60
 8014180:	08018a6c 	.word	0x08018a6c
 8014184:	08018a94 	.word	0x08018a94
 8014188:	08018aa8 	.word	0x08018aa8
 801418c:	20009c90 	.word	0x20009c90
 8014190:	08018ac8 	.word	0x08018ac8

08014194 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8014194:	b580      	push	{r7, lr}
 8014196:	b08a      	sub	sp, #40	@ 0x28
 8014198:	af00      	add	r7, sp, #0
 801419a:	6078      	str	r0, [r7, #4]
 801419c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801419e:	2300      	movs	r3, #0
 80141a0:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 80141a2:	2300      	movs	r3, #0
 80141a4:	623b      	str	r3, [r7, #32]
    prev = NULL;
 80141a6:	2300      	movs	r3, #0
 80141a8:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 80141aa:	2300      	movs	r3, #0
 80141ac:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 80141ae:	2300      	movs	r3, #0
 80141b0:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80141b2:	4b28      	ldr	r3, [pc, #160]	@ (8014254 <ip_reass_remove_oldest_datagram+0xc0>)
 80141b4:	681b      	ldr	r3, [r3, #0]
 80141b6:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 80141b8:	e030      	b.n	801421c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80141ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141bc:	695a      	ldr	r2, [r3, #20]
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	68db      	ldr	r3, [r3, #12]
 80141c2:	429a      	cmp	r2, r3
 80141c4:	d10c      	bne.n	80141e0 <ip_reass_remove_oldest_datagram+0x4c>
 80141c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141c8:	699a      	ldr	r2, [r3, #24]
 80141ca:	687b      	ldr	r3, [r7, #4]
 80141cc:	691b      	ldr	r3, [r3, #16]
 80141ce:	429a      	cmp	r2, r3
 80141d0:	d106      	bne.n	80141e0 <ip_reass_remove_oldest_datagram+0x4c>
 80141d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141d4:	899a      	ldrh	r2, [r3, #12]
 80141d6:	687b      	ldr	r3, [r7, #4]
 80141d8:	889b      	ldrh	r3, [r3, #4]
 80141da:	b29b      	uxth	r3, r3
 80141dc:	429a      	cmp	r2, r3
 80141de:	d014      	beq.n	801420a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 80141e0:	693b      	ldr	r3, [r7, #16]
 80141e2:	3301      	adds	r3, #1
 80141e4:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 80141e6:	6a3b      	ldr	r3, [r7, #32]
 80141e8:	2b00      	cmp	r3, #0
 80141ea:	d104      	bne.n	80141f6 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80141ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141ee:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80141f0:	69fb      	ldr	r3, [r7, #28]
 80141f2:	61bb      	str	r3, [r7, #24]
 80141f4:	e009      	b.n	801420a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80141f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141f8:	7fda      	ldrb	r2, [r3, #31]
 80141fa:	6a3b      	ldr	r3, [r7, #32]
 80141fc:	7fdb      	ldrb	r3, [r3, #31]
 80141fe:	429a      	cmp	r2, r3
 8014200:	d803      	bhi.n	801420a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8014202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014204:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8014206:	69fb      	ldr	r3, [r7, #28]
 8014208:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801420a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801420c:	681b      	ldr	r3, [r3, #0]
 801420e:	2b00      	cmp	r3, #0
 8014210:	d001      	beq.n	8014216 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8014212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014214:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8014216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014218:	681b      	ldr	r3, [r3, #0]
 801421a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801421c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801421e:	2b00      	cmp	r3, #0
 8014220:	d1cb      	bne.n	80141ba <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8014222:	6a3b      	ldr	r3, [r7, #32]
 8014224:	2b00      	cmp	r3, #0
 8014226:	d008      	beq.n	801423a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8014228:	69b9      	ldr	r1, [r7, #24]
 801422a:	6a38      	ldr	r0, [r7, #32]
 801422c:	f7ff ff0e 	bl	801404c <ip_reass_free_complete_datagram>
 8014230:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8014232:	697a      	ldr	r2, [r7, #20]
 8014234:	68fb      	ldr	r3, [r7, #12]
 8014236:	4413      	add	r3, r2
 8014238:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801423a:	697a      	ldr	r2, [r7, #20]
 801423c:	683b      	ldr	r3, [r7, #0]
 801423e:	429a      	cmp	r2, r3
 8014240:	da02      	bge.n	8014248 <ip_reass_remove_oldest_datagram+0xb4>
 8014242:	693b      	ldr	r3, [r7, #16]
 8014244:	2b01      	cmp	r3, #1
 8014246:	dcac      	bgt.n	80141a2 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8014248:	697b      	ldr	r3, [r7, #20]
}
 801424a:	4618      	mov	r0, r3
 801424c:	3728      	adds	r7, #40	@ 0x28
 801424e:	46bd      	mov	sp, r7
 8014250:	bd80      	pop	{r7, pc}
 8014252:	bf00      	nop
 8014254:	20009c8c 	.word	0x20009c8c

08014258 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8014258:	b580      	push	{r7, lr}
 801425a:	b084      	sub	sp, #16
 801425c:	af00      	add	r7, sp, #0
 801425e:	6078      	str	r0, [r7, #4]
 8014260:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8014262:	2004      	movs	r0, #4
 8014264:	f7f6 fe4e 	bl	800af04 <memp_malloc>
 8014268:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801426a:	68fb      	ldr	r3, [r7, #12]
 801426c:	2b00      	cmp	r3, #0
 801426e:	d110      	bne.n	8014292 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8014270:	6839      	ldr	r1, [r7, #0]
 8014272:	6878      	ldr	r0, [r7, #4]
 8014274:	f7ff ff8e 	bl	8014194 <ip_reass_remove_oldest_datagram>
 8014278:	4602      	mov	r2, r0
 801427a:	683b      	ldr	r3, [r7, #0]
 801427c:	4293      	cmp	r3, r2
 801427e:	dc03      	bgt.n	8014288 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8014280:	2004      	movs	r0, #4
 8014282:	f7f6 fe3f 	bl	800af04 <memp_malloc>
 8014286:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8014288:	68fb      	ldr	r3, [r7, #12]
 801428a:	2b00      	cmp	r3, #0
 801428c:	d101      	bne.n	8014292 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801428e:	2300      	movs	r3, #0
 8014290:	e016      	b.n	80142c0 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8014292:	2220      	movs	r2, #32
 8014294:	2100      	movs	r1, #0
 8014296:	68f8      	ldr	r0, [r7, #12]
 8014298:	f001 f839 	bl	801530e <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801429c:	68fb      	ldr	r3, [r7, #12]
 801429e:	220f      	movs	r2, #15
 80142a0:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 80142a2:	4b09      	ldr	r3, [pc, #36]	@ (80142c8 <ip_reass_enqueue_new_datagram+0x70>)
 80142a4:	681a      	ldr	r2, [r3, #0]
 80142a6:	68fb      	ldr	r3, [r7, #12]
 80142a8:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80142aa:	4a07      	ldr	r2, [pc, #28]	@ (80142c8 <ip_reass_enqueue_new_datagram+0x70>)
 80142ac:	68fb      	ldr	r3, [r7, #12]
 80142ae:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80142b0:	68fb      	ldr	r3, [r7, #12]
 80142b2:	3308      	adds	r3, #8
 80142b4:	2214      	movs	r2, #20
 80142b6:	6879      	ldr	r1, [r7, #4]
 80142b8:	4618      	mov	r0, r3
 80142ba:	f001 f8ae 	bl	801541a <memcpy>
  return ipr;
 80142be:	68fb      	ldr	r3, [r7, #12]
}
 80142c0:	4618      	mov	r0, r3
 80142c2:	3710      	adds	r7, #16
 80142c4:	46bd      	mov	sp, r7
 80142c6:	bd80      	pop	{r7, pc}
 80142c8:	20009c8c 	.word	0x20009c8c

080142cc <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80142cc:	b580      	push	{r7, lr}
 80142ce:	b082      	sub	sp, #8
 80142d0:	af00      	add	r7, sp, #0
 80142d2:	6078      	str	r0, [r7, #4]
 80142d4:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80142d6:	4b10      	ldr	r3, [pc, #64]	@ (8014318 <ip_reass_dequeue_datagram+0x4c>)
 80142d8:	681b      	ldr	r3, [r3, #0]
 80142da:	687a      	ldr	r2, [r7, #4]
 80142dc:	429a      	cmp	r2, r3
 80142de:	d104      	bne.n	80142ea <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80142e0:	687b      	ldr	r3, [r7, #4]
 80142e2:	681b      	ldr	r3, [r3, #0]
 80142e4:	4a0c      	ldr	r2, [pc, #48]	@ (8014318 <ip_reass_dequeue_datagram+0x4c>)
 80142e6:	6013      	str	r3, [r2, #0]
 80142e8:	e00d      	b.n	8014306 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80142ea:	683b      	ldr	r3, [r7, #0]
 80142ec:	2b00      	cmp	r3, #0
 80142ee:	d106      	bne.n	80142fe <ip_reass_dequeue_datagram+0x32>
 80142f0:	4b0a      	ldr	r3, [pc, #40]	@ (801431c <ip_reass_dequeue_datagram+0x50>)
 80142f2:	f240 1245 	movw	r2, #325	@ 0x145
 80142f6:	490a      	ldr	r1, [pc, #40]	@ (8014320 <ip_reass_dequeue_datagram+0x54>)
 80142f8:	480a      	ldr	r0, [pc, #40]	@ (8014324 <ip_reass_dequeue_datagram+0x58>)
 80142fa:	f000 ff69 	bl	80151d0 <iprintf>
    prev->next = ipr->next;
 80142fe:	687b      	ldr	r3, [r7, #4]
 8014300:	681a      	ldr	r2, [r3, #0]
 8014302:	683b      	ldr	r3, [r7, #0]
 8014304:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8014306:	6879      	ldr	r1, [r7, #4]
 8014308:	2004      	movs	r0, #4
 801430a:	f7f6 fe6b 	bl	800afe4 <memp_free>
}
 801430e:	bf00      	nop
 8014310:	3708      	adds	r7, #8
 8014312:	46bd      	mov	sp, r7
 8014314:	bd80      	pop	{r7, pc}
 8014316:	bf00      	nop
 8014318:	20009c8c 	.word	0x20009c8c
 801431c:	08018a24 	.word	0x08018a24
 8014320:	08018aec 	.word	0x08018aec
 8014324:	08018a6c 	.word	0x08018a6c

08014328 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8014328:	b580      	push	{r7, lr}
 801432a:	b08c      	sub	sp, #48	@ 0x30
 801432c:	af00      	add	r7, sp, #0
 801432e:	60f8      	str	r0, [r7, #12]
 8014330:	60b9      	str	r1, [r7, #8]
 8014332:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8014334:	2300      	movs	r3, #0
 8014336:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8014338:	2301      	movs	r3, #1
 801433a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801433c:	68bb      	ldr	r3, [r7, #8]
 801433e:	685b      	ldr	r3, [r3, #4]
 8014340:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8014342:	69fb      	ldr	r3, [r7, #28]
 8014344:	885b      	ldrh	r3, [r3, #2]
 8014346:	b29b      	uxth	r3, r3
 8014348:	4618      	mov	r0, r3
 801434a:	f7f6 f963 	bl	800a614 <lwip_htons>
 801434e:	4603      	mov	r3, r0
 8014350:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8014352:	69fb      	ldr	r3, [r7, #28]
 8014354:	781b      	ldrb	r3, [r3, #0]
 8014356:	f003 030f 	and.w	r3, r3, #15
 801435a:	b2db      	uxtb	r3, r3
 801435c:	009b      	lsls	r3, r3, #2
 801435e:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8014360:	7e7b      	ldrb	r3, [r7, #25]
 8014362:	b29b      	uxth	r3, r3
 8014364:	8b7a      	ldrh	r2, [r7, #26]
 8014366:	429a      	cmp	r2, r3
 8014368:	d202      	bcs.n	8014370 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801436a:	f04f 33ff 	mov.w	r3, #4294967295
 801436e:	e135      	b.n	80145dc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8014370:	7e7b      	ldrb	r3, [r7, #25]
 8014372:	b29b      	uxth	r3, r3
 8014374:	8b7a      	ldrh	r2, [r7, #26]
 8014376:	1ad3      	subs	r3, r2, r3
 8014378:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801437a:	69fb      	ldr	r3, [r7, #28]
 801437c:	88db      	ldrh	r3, [r3, #6]
 801437e:	b29b      	uxth	r3, r3
 8014380:	4618      	mov	r0, r3
 8014382:	f7f6 f947 	bl	800a614 <lwip_htons>
 8014386:	4603      	mov	r3, r0
 8014388:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801438c:	b29b      	uxth	r3, r3
 801438e:	00db      	lsls	r3, r3, #3
 8014390:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8014392:	68bb      	ldr	r3, [r7, #8]
 8014394:	685b      	ldr	r3, [r3, #4]
 8014396:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 8014398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801439a:	2200      	movs	r2, #0
 801439c:	701a      	strb	r2, [r3, #0]
 801439e:	2200      	movs	r2, #0
 80143a0:	705a      	strb	r2, [r3, #1]
 80143a2:	2200      	movs	r2, #0
 80143a4:	709a      	strb	r2, [r3, #2]
 80143a6:	2200      	movs	r2, #0
 80143a8:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 80143aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80143ac:	8afa      	ldrh	r2, [r7, #22]
 80143ae:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 80143b0:	8afa      	ldrh	r2, [r7, #22]
 80143b2:	8b7b      	ldrh	r3, [r7, #26]
 80143b4:	4413      	add	r3, r2
 80143b6:	b29a      	uxth	r2, r3
 80143b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80143ba:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 80143bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80143be:	88db      	ldrh	r3, [r3, #6]
 80143c0:	b29b      	uxth	r3, r3
 80143c2:	8afa      	ldrh	r2, [r7, #22]
 80143c4:	429a      	cmp	r2, r3
 80143c6:	d902      	bls.n	80143ce <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80143c8:	f04f 33ff 	mov.w	r3, #4294967295
 80143cc:	e106      	b.n	80145dc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 80143ce:	68fb      	ldr	r3, [r7, #12]
 80143d0:	685b      	ldr	r3, [r3, #4]
 80143d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80143d4:	e068      	b.n	80144a8 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 80143d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80143d8:	685b      	ldr	r3, [r3, #4]
 80143da:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 80143dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80143de:	889b      	ldrh	r3, [r3, #4]
 80143e0:	b29a      	uxth	r2, r3
 80143e2:	693b      	ldr	r3, [r7, #16]
 80143e4:	889b      	ldrh	r3, [r3, #4]
 80143e6:	b29b      	uxth	r3, r3
 80143e8:	429a      	cmp	r2, r3
 80143ea:	d235      	bcs.n	8014458 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80143ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80143ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80143f0:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80143f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143f4:	2b00      	cmp	r3, #0
 80143f6:	d020      	beq.n	801443a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80143f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80143fa:	889b      	ldrh	r3, [r3, #4]
 80143fc:	b29a      	uxth	r2, r3
 80143fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014400:	88db      	ldrh	r3, [r3, #6]
 8014402:	b29b      	uxth	r3, r3
 8014404:	429a      	cmp	r2, r3
 8014406:	d307      	bcc.n	8014418 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8014408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801440a:	88db      	ldrh	r3, [r3, #6]
 801440c:	b29a      	uxth	r2, r3
 801440e:	693b      	ldr	r3, [r7, #16]
 8014410:	889b      	ldrh	r3, [r3, #4]
 8014412:	b29b      	uxth	r3, r3
 8014414:	429a      	cmp	r2, r3
 8014416:	d902      	bls.n	801441e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014418:	f04f 33ff 	mov.w	r3, #4294967295
 801441c:	e0de      	b.n	80145dc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801441e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014420:	68ba      	ldr	r2, [r7, #8]
 8014422:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8014424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014426:	88db      	ldrh	r3, [r3, #6]
 8014428:	b29a      	uxth	r2, r3
 801442a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801442c:	889b      	ldrh	r3, [r3, #4]
 801442e:	b29b      	uxth	r3, r3
 8014430:	429a      	cmp	r2, r3
 8014432:	d03d      	beq.n	80144b0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8014434:	2300      	movs	r3, #0
 8014436:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8014438:	e03a      	b.n	80144b0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801443a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801443c:	88db      	ldrh	r3, [r3, #6]
 801443e:	b29a      	uxth	r2, r3
 8014440:	693b      	ldr	r3, [r7, #16]
 8014442:	889b      	ldrh	r3, [r3, #4]
 8014444:	b29b      	uxth	r3, r3
 8014446:	429a      	cmp	r2, r3
 8014448:	d902      	bls.n	8014450 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801444a:	f04f 33ff 	mov.w	r3, #4294967295
 801444e:	e0c5      	b.n	80145dc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8014450:	68fb      	ldr	r3, [r7, #12]
 8014452:	68ba      	ldr	r2, [r7, #8]
 8014454:	605a      	str	r2, [r3, #4]
      break;
 8014456:	e02b      	b.n	80144b0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8014458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801445a:	889b      	ldrh	r3, [r3, #4]
 801445c:	b29a      	uxth	r2, r3
 801445e:	693b      	ldr	r3, [r7, #16]
 8014460:	889b      	ldrh	r3, [r3, #4]
 8014462:	b29b      	uxth	r3, r3
 8014464:	429a      	cmp	r2, r3
 8014466:	d102      	bne.n	801446e <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014468:	f04f 33ff 	mov.w	r3, #4294967295
 801446c:	e0b6      	b.n	80145dc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801446e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014470:	889b      	ldrh	r3, [r3, #4]
 8014472:	b29a      	uxth	r2, r3
 8014474:	693b      	ldr	r3, [r7, #16]
 8014476:	88db      	ldrh	r3, [r3, #6]
 8014478:	b29b      	uxth	r3, r3
 801447a:	429a      	cmp	r2, r3
 801447c:	d202      	bcs.n	8014484 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801447e:	f04f 33ff 	mov.w	r3, #4294967295
 8014482:	e0ab      	b.n	80145dc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8014484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014486:	2b00      	cmp	r3, #0
 8014488:	d009      	beq.n	801449e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801448a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801448c:	88db      	ldrh	r3, [r3, #6]
 801448e:	b29a      	uxth	r2, r3
 8014490:	693b      	ldr	r3, [r7, #16]
 8014492:	889b      	ldrh	r3, [r3, #4]
 8014494:	b29b      	uxth	r3, r3
 8014496:	429a      	cmp	r2, r3
 8014498:	d001      	beq.n	801449e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801449a:	2300      	movs	r3, #0
 801449c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801449e:	693b      	ldr	r3, [r7, #16]
 80144a0:	681b      	ldr	r3, [r3, #0]
 80144a2:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 80144a4:	693b      	ldr	r3, [r7, #16]
 80144a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 80144a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d193      	bne.n	80143d6 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 80144ae:	e000      	b.n	80144b2 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 80144b0:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 80144b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80144b4:	2b00      	cmp	r3, #0
 80144b6:	d12d      	bne.n	8014514 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 80144b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d01c      	beq.n	80144f8 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 80144be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144c0:	88db      	ldrh	r3, [r3, #6]
 80144c2:	b29a      	uxth	r2, r3
 80144c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144c6:	889b      	ldrh	r3, [r3, #4]
 80144c8:	b29b      	uxth	r3, r3
 80144ca:	429a      	cmp	r2, r3
 80144cc:	d906      	bls.n	80144dc <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 80144ce:	4b45      	ldr	r3, [pc, #276]	@ (80145e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80144d0:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 80144d4:	4944      	ldr	r1, [pc, #272]	@ (80145e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80144d6:	4845      	ldr	r0, [pc, #276]	@ (80145ec <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80144d8:	f000 fe7a 	bl	80151d0 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 80144dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144de:	68ba      	ldr	r2, [r7, #8]
 80144e0:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80144e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80144e4:	88db      	ldrh	r3, [r3, #6]
 80144e6:	b29a      	uxth	r2, r3
 80144e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144ea:	889b      	ldrh	r3, [r3, #4]
 80144ec:	b29b      	uxth	r3, r3
 80144ee:	429a      	cmp	r2, r3
 80144f0:	d010      	beq.n	8014514 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80144f2:	2300      	movs	r3, #0
 80144f4:	623b      	str	r3, [r7, #32]
 80144f6:	e00d      	b.n	8014514 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80144f8:	68fb      	ldr	r3, [r7, #12]
 80144fa:	685b      	ldr	r3, [r3, #4]
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	d006      	beq.n	801450e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8014500:	4b38      	ldr	r3, [pc, #224]	@ (80145e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014502:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 8014506:	493a      	ldr	r1, [pc, #232]	@ (80145f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8014508:	4838      	ldr	r0, [pc, #224]	@ (80145ec <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801450a:	f000 fe61 	bl	80151d0 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801450e:	68fb      	ldr	r3, [r7, #12]
 8014510:	68ba      	ldr	r2, [r7, #8]
 8014512:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	2b00      	cmp	r3, #0
 8014518:	d105      	bne.n	8014526 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801451a:	68fb      	ldr	r3, [r7, #12]
 801451c:	7f9b      	ldrb	r3, [r3, #30]
 801451e:	f003 0301 	and.w	r3, r3, #1
 8014522:	2b00      	cmp	r3, #0
 8014524:	d059      	beq.n	80145da <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8014526:	6a3b      	ldr	r3, [r7, #32]
 8014528:	2b00      	cmp	r3, #0
 801452a:	d04f      	beq.n	80145cc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801452c:	68fb      	ldr	r3, [r7, #12]
 801452e:	685b      	ldr	r3, [r3, #4]
 8014530:	2b00      	cmp	r3, #0
 8014532:	d006      	beq.n	8014542 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8014534:	68fb      	ldr	r3, [r7, #12]
 8014536:	685b      	ldr	r3, [r3, #4]
 8014538:	685b      	ldr	r3, [r3, #4]
 801453a:	889b      	ldrh	r3, [r3, #4]
 801453c:	b29b      	uxth	r3, r3
 801453e:	2b00      	cmp	r3, #0
 8014540:	d002      	beq.n	8014548 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8014542:	2300      	movs	r3, #0
 8014544:	623b      	str	r3, [r7, #32]
 8014546:	e041      	b.n	80145cc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8014548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801454a:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801454c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801454e:	681b      	ldr	r3, [r3, #0]
 8014550:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 8014552:	e012      	b.n	801457a <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8014554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014556:	685b      	ldr	r3, [r3, #4]
 8014558:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801455a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801455c:	88db      	ldrh	r3, [r3, #6]
 801455e:	b29a      	uxth	r2, r3
 8014560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014562:	889b      	ldrh	r3, [r3, #4]
 8014564:	b29b      	uxth	r3, r3
 8014566:	429a      	cmp	r2, r3
 8014568:	d002      	beq.n	8014570 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801456a:	2300      	movs	r3, #0
 801456c:	623b      	str	r3, [r7, #32]
            break;
 801456e:	e007      	b.n	8014580 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8014570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014572:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 8014574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014576:	681b      	ldr	r3, [r3, #0]
 8014578:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801457a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801457c:	2b00      	cmp	r3, #0
 801457e:	d1e9      	bne.n	8014554 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8014580:	6a3b      	ldr	r3, [r7, #32]
 8014582:	2b00      	cmp	r3, #0
 8014584:	d022      	beq.n	80145cc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8014586:	68fb      	ldr	r3, [r7, #12]
 8014588:	685b      	ldr	r3, [r3, #4]
 801458a:	2b00      	cmp	r3, #0
 801458c:	d106      	bne.n	801459c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801458e:	4b15      	ldr	r3, [pc, #84]	@ (80145e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014590:	f240 12df 	movw	r2, #479	@ 0x1df
 8014594:	4917      	ldr	r1, [pc, #92]	@ (80145f4 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8014596:	4815      	ldr	r0, [pc, #84]	@ (80145ec <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014598:	f000 fe1a 	bl	80151d0 <iprintf>
          LWIP_ASSERT("sanity check",
 801459c:	68fb      	ldr	r3, [r7, #12]
 801459e:	685b      	ldr	r3, [r3, #4]
 80145a0:	685b      	ldr	r3, [r3, #4]
 80145a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80145a4:	429a      	cmp	r2, r3
 80145a6:	d106      	bne.n	80145b6 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80145a8:	4b0e      	ldr	r3, [pc, #56]	@ (80145e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80145aa:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80145ae:	4911      	ldr	r1, [pc, #68]	@ (80145f4 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80145b0:	480e      	ldr	r0, [pc, #56]	@ (80145ec <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80145b2:	f000 fe0d 	bl	80151d0 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80145b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80145b8:	681b      	ldr	r3, [r3, #0]
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d006      	beq.n	80145cc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 80145be:	4b09      	ldr	r3, [pc, #36]	@ (80145e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80145c0:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 80145c4:	490c      	ldr	r1, [pc, #48]	@ (80145f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80145c6:	4809      	ldr	r0, [pc, #36]	@ (80145ec <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80145c8:	f000 fe02 	bl	80151d0 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 80145cc:	6a3b      	ldr	r3, [r7, #32]
 80145ce:	2b00      	cmp	r3, #0
 80145d0:	bf14      	ite	ne
 80145d2:	2301      	movne	r3, #1
 80145d4:	2300      	moveq	r3, #0
 80145d6:	b2db      	uxtb	r3, r3
 80145d8:	e000      	b.n	80145dc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 80145da:	2300      	movs	r3, #0
}
 80145dc:	4618      	mov	r0, r3
 80145de:	3730      	adds	r7, #48	@ 0x30
 80145e0:	46bd      	mov	sp, r7
 80145e2:	bd80      	pop	{r7, pc}
 80145e4:	08018a24 	.word	0x08018a24
 80145e8:	08018b08 	.word	0x08018b08
 80145ec:	08018a6c 	.word	0x08018a6c
 80145f0:	08018b28 	.word	0x08018b28
 80145f4:	08018b60 	.word	0x08018b60
 80145f8:	08018b70 	.word	0x08018b70

080145fc <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80145fc:	b580      	push	{r7, lr}
 80145fe:	b08e      	sub	sp, #56	@ 0x38
 8014600:	af00      	add	r7, sp, #0
 8014602:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	685b      	ldr	r3, [r3, #4]
 8014608:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801460a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801460c:	781b      	ldrb	r3, [r3, #0]
 801460e:	f003 030f 	and.w	r3, r3, #15
 8014612:	b2db      	uxtb	r3, r3
 8014614:	009b      	lsls	r3, r3, #2
 8014616:	b2db      	uxtb	r3, r3
 8014618:	2b14      	cmp	r3, #20
 801461a:	f040 8171 	bne.w	8014900 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801461e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014620:	88db      	ldrh	r3, [r3, #6]
 8014622:	b29b      	uxth	r3, r3
 8014624:	4618      	mov	r0, r3
 8014626:	f7f5 fff5 	bl	800a614 <lwip_htons>
 801462a:	4603      	mov	r3, r0
 801462c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014630:	b29b      	uxth	r3, r3
 8014632:	00db      	lsls	r3, r3, #3
 8014634:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8014636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014638:	885b      	ldrh	r3, [r3, #2]
 801463a:	b29b      	uxth	r3, r3
 801463c:	4618      	mov	r0, r3
 801463e:	f7f5 ffe9 	bl	800a614 <lwip_htons>
 8014642:	4603      	mov	r3, r0
 8014644:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8014646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014648:	781b      	ldrb	r3, [r3, #0]
 801464a:	f003 030f 	and.w	r3, r3, #15
 801464e:	b2db      	uxtb	r3, r3
 8014650:	009b      	lsls	r3, r3, #2
 8014652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 8014656:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801465a:	b29b      	uxth	r3, r3
 801465c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801465e:	429a      	cmp	r2, r3
 8014660:	f0c0 8150 	bcc.w	8014904 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8014664:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8014668:	b29b      	uxth	r3, r3
 801466a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801466c:	1ad3      	subs	r3, r2, r3
 801466e:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8014670:	6878      	ldr	r0, [r7, #4]
 8014672:	f7f7 fbb5 	bl	800bde0 <pbuf_clen>
 8014676:	4603      	mov	r3, r0
 8014678:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801467a:	4b8c      	ldr	r3, [pc, #560]	@ (80148ac <ip4_reass+0x2b0>)
 801467c:	881b      	ldrh	r3, [r3, #0]
 801467e:	461a      	mov	r2, r3
 8014680:	8c3b      	ldrh	r3, [r7, #32]
 8014682:	4413      	add	r3, r2
 8014684:	2b0a      	cmp	r3, #10
 8014686:	dd10      	ble.n	80146aa <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8014688:	8c3b      	ldrh	r3, [r7, #32]
 801468a:	4619      	mov	r1, r3
 801468c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801468e:	f7ff fd81 	bl	8014194 <ip_reass_remove_oldest_datagram>
 8014692:	4603      	mov	r3, r0
 8014694:	2b00      	cmp	r3, #0
 8014696:	f000 8137 	beq.w	8014908 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801469a:	4b84      	ldr	r3, [pc, #528]	@ (80148ac <ip4_reass+0x2b0>)
 801469c:	881b      	ldrh	r3, [r3, #0]
 801469e:	461a      	mov	r2, r3
 80146a0:	8c3b      	ldrh	r3, [r7, #32]
 80146a2:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80146a4:	2b0a      	cmp	r3, #10
 80146a6:	f300 812f 	bgt.w	8014908 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80146aa:	4b81      	ldr	r3, [pc, #516]	@ (80148b0 <ip4_reass+0x2b4>)
 80146ac:	681b      	ldr	r3, [r3, #0]
 80146ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80146b0:	e015      	b.n	80146de <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80146b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146b4:	695a      	ldr	r2, [r3, #20]
 80146b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80146b8:	68db      	ldr	r3, [r3, #12]
 80146ba:	429a      	cmp	r2, r3
 80146bc:	d10c      	bne.n	80146d8 <ip4_reass+0xdc>
 80146be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146c0:	699a      	ldr	r2, [r3, #24]
 80146c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80146c4:	691b      	ldr	r3, [r3, #16]
 80146c6:	429a      	cmp	r2, r3
 80146c8:	d106      	bne.n	80146d8 <ip4_reass+0xdc>
 80146ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146cc:	899a      	ldrh	r2, [r3, #12]
 80146ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80146d0:	889b      	ldrh	r3, [r3, #4]
 80146d2:	b29b      	uxth	r3, r3
 80146d4:	429a      	cmp	r2, r3
 80146d6:	d006      	beq.n	80146e6 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80146d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146da:	681b      	ldr	r3, [r3, #0]
 80146dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80146de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146e0:	2b00      	cmp	r3, #0
 80146e2:	d1e6      	bne.n	80146b2 <ip4_reass+0xb6>
 80146e4:	e000      	b.n	80146e8 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80146e6:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80146e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146ea:	2b00      	cmp	r3, #0
 80146ec:	d109      	bne.n	8014702 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80146ee:	8c3b      	ldrh	r3, [r7, #32]
 80146f0:	4619      	mov	r1, r3
 80146f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80146f4:	f7ff fdb0 	bl	8014258 <ip_reass_enqueue_new_datagram>
 80146f8:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80146fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146fc:	2b00      	cmp	r3, #0
 80146fe:	d11c      	bne.n	801473a <ip4_reass+0x13e>
      goto nullreturn;
 8014700:	e105      	b.n	801490e <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8014702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014704:	88db      	ldrh	r3, [r3, #6]
 8014706:	b29b      	uxth	r3, r3
 8014708:	4618      	mov	r0, r3
 801470a:	f7f5 ff83 	bl	800a614 <lwip_htons>
 801470e:	4603      	mov	r3, r0
 8014710:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014714:	2b00      	cmp	r3, #0
 8014716:	d110      	bne.n	801473a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8014718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801471a:	89db      	ldrh	r3, [r3, #14]
 801471c:	4618      	mov	r0, r3
 801471e:	f7f5 ff79 	bl	800a614 <lwip_htons>
 8014722:	4603      	mov	r3, r0
 8014724:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8014728:	2b00      	cmp	r3, #0
 801472a:	d006      	beq.n	801473a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801472c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801472e:	3308      	adds	r3, #8
 8014730:	2214      	movs	r2, #20
 8014732:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014734:	4618      	mov	r0, r3
 8014736:	f000 fe70 	bl	801541a <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801473a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801473c:	88db      	ldrh	r3, [r3, #6]
 801473e:	b29b      	uxth	r3, r3
 8014740:	f003 0320 	and.w	r3, r3, #32
 8014744:	2b00      	cmp	r3, #0
 8014746:	bf0c      	ite	eq
 8014748:	2301      	moveq	r3, #1
 801474a:	2300      	movne	r3, #0
 801474c:	b2db      	uxtb	r3, r3
 801474e:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8014750:	69fb      	ldr	r3, [r7, #28]
 8014752:	2b00      	cmp	r3, #0
 8014754:	d00e      	beq.n	8014774 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8014756:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8014758:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801475a:	4413      	add	r3, r2
 801475c:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801475e:	8b7a      	ldrh	r2, [r7, #26]
 8014760:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8014762:	429a      	cmp	r2, r3
 8014764:	f0c0 80a0 	bcc.w	80148a8 <ip4_reass+0x2ac>
 8014768:	8b7b      	ldrh	r3, [r7, #26]
 801476a:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801476e:	4293      	cmp	r3, r2
 8014770:	f200 809a 	bhi.w	80148a8 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8014774:	69fa      	ldr	r2, [r7, #28]
 8014776:	6879      	ldr	r1, [r7, #4]
 8014778:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801477a:	f7ff fdd5 	bl	8014328 <ip_reass_chain_frag_into_datagram_and_validate>
 801477e:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8014780:	697b      	ldr	r3, [r7, #20]
 8014782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014786:	f000 809b 	beq.w	80148c0 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801478a:	4b48      	ldr	r3, [pc, #288]	@ (80148ac <ip4_reass+0x2b0>)
 801478c:	881a      	ldrh	r2, [r3, #0]
 801478e:	8c3b      	ldrh	r3, [r7, #32]
 8014790:	4413      	add	r3, r2
 8014792:	b29a      	uxth	r2, r3
 8014794:	4b45      	ldr	r3, [pc, #276]	@ (80148ac <ip4_reass+0x2b0>)
 8014796:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8014798:	69fb      	ldr	r3, [r7, #28]
 801479a:	2b00      	cmp	r3, #0
 801479c:	d00d      	beq.n	80147ba <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801479e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80147a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80147a2:	4413      	add	r3, r2
 80147a4:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80147a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80147a8:	8a7a      	ldrh	r2, [r7, #18]
 80147aa:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80147ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80147ae:	7f9b      	ldrb	r3, [r3, #30]
 80147b0:	f043 0301 	orr.w	r3, r3, #1
 80147b4:	b2da      	uxtb	r2, r3
 80147b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80147b8:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80147ba:	697b      	ldr	r3, [r7, #20]
 80147bc:	2b01      	cmp	r3, #1
 80147be:	d171      	bne.n	80148a4 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 80147c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80147c2:	8b9b      	ldrh	r3, [r3, #28]
 80147c4:	3314      	adds	r3, #20
 80147c6:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80147c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80147ca:	685b      	ldr	r3, [r3, #4]
 80147cc:	685b      	ldr	r3, [r3, #4]
 80147ce:	681b      	ldr	r3, [r3, #0]
 80147d0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 80147d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80147d4:	685b      	ldr	r3, [r3, #4]
 80147d6:	685b      	ldr	r3, [r3, #4]
 80147d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80147da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80147dc:	3308      	adds	r3, #8
 80147de:	2214      	movs	r2, #20
 80147e0:	4619      	mov	r1, r3
 80147e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80147e4:	f000 fe19 	bl	801541a <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80147e8:	8a3b      	ldrh	r3, [r7, #16]
 80147ea:	4618      	mov	r0, r3
 80147ec:	f7f5 ff12 	bl	800a614 <lwip_htons>
 80147f0:	4603      	mov	r3, r0
 80147f2:	461a      	mov	r2, r3
 80147f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147f6:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80147f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147fa:	2200      	movs	r2, #0
 80147fc:	719a      	strb	r2, [r3, #6]
 80147fe:	2200      	movs	r2, #0
 8014800:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8014802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014804:	2200      	movs	r2, #0
 8014806:	729a      	strb	r2, [r3, #10]
 8014808:	2200      	movs	r2, #0
 801480a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801480c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801480e:	685b      	ldr	r3, [r3, #4]
 8014810:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8014812:	e00d      	b.n	8014830 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8014814:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014816:	685b      	ldr	r3, [r3, #4]
 8014818:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801481a:	2114      	movs	r1, #20
 801481c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801481e:	f7f7 f9d1 	bl	800bbc4 <pbuf_remove_header>
      pbuf_cat(p, r);
 8014822:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8014824:	6878      	ldr	r0, [r7, #4]
 8014826:	f7f7 fb15 	bl	800be54 <pbuf_cat>
      r = iprh->next_pbuf;
 801482a:	68fb      	ldr	r3, [r7, #12]
 801482c:	681b      	ldr	r3, [r3, #0]
 801482e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 8014830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014832:	2b00      	cmp	r3, #0
 8014834:	d1ee      	bne.n	8014814 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8014836:	4b1e      	ldr	r3, [pc, #120]	@ (80148b0 <ip4_reass+0x2b4>)
 8014838:	681b      	ldr	r3, [r3, #0]
 801483a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801483c:	429a      	cmp	r2, r3
 801483e:	d102      	bne.n	8014846 <ip4_reass+0x24a>
      ipr_prev = NULL;
 8014840:	2300      	movs	r3, #0
 8014842:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014844:	e010      	b.n	8014868 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8014846:	4b1a      	ldr	r3, [pc, #104]	@ (80148b0 <ip4_reass+0x2b4>)
 8014848:	681b      	ldr	r3, [r3, #0]
 801484a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801484c:	e007      	b.n	801485e <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801484e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014850:	681b      	ldr	r3, [r3, #0]
 8014852:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014854:	429a      	cmp	r2, r3
 8014856:	d006      	beq.n	8014866 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8014858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801485a:	681b      	ldr	r3, [r3, #0]
 801485c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801485e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014860:	2b00      	cmp	r3, #0
 8014862:	d1f4      	bne.n	801484e <ip4_reass+0x252>
 8014864:	e000      	b.n	8014868 <ip4_reass+0x26c>
          break;
 8014866:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8014868:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801486a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801486c:	f7ff fd2e 	bl	80142cc <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8014870:	6878      	ldr	r0, [r7, #4]
 8014872:	f7f7 fab5 	bl	800bde0 <pbuf_clen>
 8014876:	4603      	mov	r3, r0
 8014878:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801487a:	4b0c      	ldr	r3, [pc, #48]	@ (80148ac <ip4_reass+0x2b0>)
 801487c:	881b      	ldrh	r3, [r3, #0]
 801487e:	8c3a      	ldrh	r2, [r7, #32]
 8014880:	429a      	cmp	r2, r3
 8014882:	d906      	bls.n	8014892 <ip4_reass+0x296>
 8014884:	4b0b      	ldr	r3, [pc, #44]	@ (80148b4 <ip4_reass+0x2b8>)
 8014886:	f240 229b 	movw	r2, #667	@ 0x29b
 801488a:	490b      	ldr	r1, [pc, #44]	@ (80148b8 <ip4_reass+0x2bc>)
 801488c:	480b      	ldr	r0, [pc, #44]	@ (80148bc <ip4_reass+0x2c0>)
 801488e:	f000 fc9f 	bl	80151d0 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8014892:	4b06      	ldr	r3, [pc, #24]	@ (80148ac <ip4_reass+0x2b0>)
 8014894:	881a      	ldrh	r2, [r3, #0]
 8014896:	8c3b      	ldrh	r3, [r7, #32]
 8014898:	1ad3      	subs	r3, r2, r3
 801489a:	b29a      	uxth	r2, r3
 801489c:	4b03      	ldr	r3, [pc, #12]	@ (80148ac <ip4_reass+0x2b0>)
 801489e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80148a0:	687b      	ldr	r3, [r7, #4]
 80148a2:	e038      	b.n	8014916 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80148a4:	2300      	movs	r3, #0
 80148a6:	e036      	b.n	8014916 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 80148a8:	bf00      	nop
 80148aa:	e00a      	b.n	80148c2 <ip4_reass+0x2c6>
 80148ac:	20009c90 	.word	0x20009c90
 80148b0:	20009c8c 	.word	0x20009c8c
 80148b4:	08018a24 	.word	0x08018a24
 80148b8:	08018b94 	.word	0x08018b94
 80148bc:	08018a6c 	.word	0x08018a6c
    goto nullreturn_ipr;
 80148c0:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 80148c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80148c4:	2b00      	cmp	r3, #0
 80148c6:	d106      	bne.n	80148d6 <ip4_reass+0x2da>
 80148c8:	4b15      	ldr	r3, [pc, #84]	@ (8014920 <ip4_reass+0x324>)
 80148ca:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 80148ce:	4915      	ldr	r1, [pc, #84]	@ (8014924 <ip4_reass+0x328>)
 80148d0:	4815      	ldr	r0, [pc, #84]	@ (8014928 <ip4_reass+0x32c>)
 80148d2:	f000 fc7d 	bl	80151d0 <iprintf>
  if (ipr->p == NULL) {
 80148d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80148d8:	685b      	ldr	r3, [r3, #4]
 80148da:	2b00      	cmp	r3, #0
 80148dc:	d116      	bne.n	801490c <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80148de:	4b13      	ldr	r3, [pc, #76]	@ (801492c <ip4_reass+0x330>)
 80148e0:	681b      	ldr	r3, [r3, #0]
 80148e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80148e4:	429a      	cmp	r2, r3
 80148e6:	d006      	beq.n	80148f6 <ip4_reass+0x2fa>
 80148e8:	4b0d      	ldr	r3, [pc, #52]	@ (8014920 <ip4_reass+0x324>)
 80148ea:	f240 22ab 	movw	r2, #683	@ 0x2ab
 80148ee:	4910      	ldr	r1, [pc, #64]	@ (8014930 <ip4_reass+0x334>)
 80148f0:	480d      	ldr	r0, [pc, #52]	@ (8014928 <ip4_reass+0x32c>)
 80148f2:	f000 fc6d 	bl	80151d0 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 80148f6:	2100      	movs	r1, #0
 80148f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80148fa:	f7ff fce7 	bl	80142cc <ip_reass_dequeue_datagram>
 80148fe:	e006      	b.n	801490e <ip4_reass+0x312>
    goto nullreturn;
 8014900:	bf00      	nop
 8014902:	e004      	b.n	801490e <ip4_reass+0x312>
    goto nullreturn;
 8014904:	bf00      	nop
 8014906:	e002      	b.n	801490e <ip4_reass+0x312>
      goto nullreturn;
 8014908:	bf00      	nop
 801490a:	e000      	b.n	801490e <ip4_reass+0x312>
  }

nullreturn:
 801490c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801490e:	6878      	ldr	r0, [r7, #4]
 8014910:	f7f7 f9de 	bl	800bcd0 <pbuf_free>
  return NULL;
 8014914:	2300      	movs	r3, #0
}
 8014916:	4618      	mov	r0, r3
 8014918:	3738      	adds	r7, #56	@ 0x38
 801491a:	46bd      	mov	sp, r7
 801491c:	bd80      	pop	{r7, pc}
 801491e:	bf00      	nop
 8014920:	08018a24 	.word	0x08018a24
 8014924:	08018bb0 	.word	0x08018bb0
 8014928:	08018a6c 	.word	0x08018a6c
 801492c:	20009c8c 	.word	0x20009c8c
 8014930:	08018bbc 	.word	0x08018bbc

08014934 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8014934:	b580      	push	{r7, lr}
 8014936:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8014938:	2005      	movs	r0, #5
 801493a:	f7f6 fae3 	bl	800af04 <memp_malloc>
 801493e:	4603      	mov	r3, r0
}
 8014940:	4618      	mov	r0, r3
 8014942:	bd80      	pop	{r7, pc}

08014944 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8014944:	b580      	push	{r7, lr}
 8014946:	b082      	sub	sp, #8
 8014948:	af00      	add	r7, sp, #0
 801494a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801494c:	687b      	ldr	r3, [r7, #4]
 801494e:	2b00      	cmp	r3, #0
 8014950:	d106      	bne.n	8014960 <ip_frag_free_pbuf_custom_ref+0x1c>
 8014952:	4b07      	ldr	r3, [pc, #28]	@ (8014970 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8014954:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 8014958:	4906      	ldr	r1, [pc, #24]	@ (8014974 <ip_frag_free_pbuf_custom_ref+0x30>)
 801495a:	4807      	ldr	r0, [pc, #28]	@ (8014978 <ip_frag_free_pbuf_custom_ref+0x34>)
 801495c:	f000 fc38 	bl	80151d0 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8014960:	6879      	ldr	r1, [r7, #4]
 8014962:	2005      	movs	r0, #5
 8014964:	f7f6 fb3e 	bl	800afe4 <memp_free>
}
 8014968:	bf00      	nop
 801496a:	3708      	adds	r7, #8
 801496c:	46bd      	mov	sp, r7
 801496e:	bd80      	pop	{r7, pc}
 8014970:	08018a24 	.word	0x08018a24
 8014974:	08018bdc 	.word	0x08018bdc
 8014978:	08018a6c 	.word	0x08018a6c

0801497c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801497c:	b580      	push	{r7, lr}
 801497e:	b084      	sub	sp, #16
 8014980:	af00      	add	r7, sp, #0
 8014982:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8014984:	687b      	ldr	r3, [r7, #4]
 8014986:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8014988:	68fb      	ldr	r3, [r7, #12]
 801498a:	2b00      	cmp	r3, #0
 801498c:	d106      	bne.n	801499c <ipfrag_free_pbuf_custom+0x20>
 801498e:	4b11      	ldr	r3, [pc, #68]	@ (80149d4 <ipfrag_free_pbuf_custom+0x58>)
 8014990:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8014994:	4910      	ldr	r1, [pc, #64]	@ (80149d8 <ipfrag_free_pbuf_custom+0x5c>)
 8014996:	4811      	ldr	r0, [pc, #68]	@ (80149dc <ipfrag_free_pbuf_custom+0x60>)
 8014998:	f000 fc1a 	bl	80151d0 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801499c:	68fa      	ldr	r2, [r7, #12]
 801499e:	687b      	ldr	r3, [r7, #4]
 80149a0:	429a      	cmp	r2, r3
 80149a2:	d006      	beq.n	80149b2 <ipfrag_free_pbuf_custom+0x36>
 80149a4:	4b0b      	ldr	r3, [pc, #44]	@ (80149d4 <ipfrag_free_pbuf_custom+0x58>)
 80149a6:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80149aa:	490d      	ldr	r1, [pc, #52]	@ (80149e0 <ipfrag_free_pbuf_custom+0x64>)
 80149ac:	480b      	ldr	r0, [pc, #44]	@ (80149dc <ipfrag_free_pbuf_custom+0x60>)
 80149ae:	f000 fc0f 	bl	80151d0 <iprintf>
  if (pcr->original != NULL) {
 80149b2:	68fb      	ldr	r3, [r7, #12]
 80149b4:	695b      	ldr	r3, [r3, #20]
 80149b6:	2b00      	cmp	r3, #0
 80149b8:	d004      	beq.n	80149c4 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80149ba:	68fb      	ldr	r3, [r7, #12]
 80149bc:	695b      	ldr	r3, [r3, #20]
 80149be:	4618      	mov	r0, r3
 80149c0:	f7f7 f986 	bl	800bcd0 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 80149c4:	68f8      	ldr	r0, [r7, #12]
 80149c6:	f7ff ffbd 	bl	8014944 <ip_frag_free_pbuf_custom_ref>
}
 80149ca:	bf00      	nop
 80149cc:	3710      	adds	r7, #16
 80149ce:	46bd      	mov	sp, r7
 80149d0:	bd80      	pop	{r7, pc}
 80149d2:	bf00      	nop
 80149d4:	08018a24 	.word	0x08018a24
 80149d8:	08018be8 	.word	0x08018be8
 80149dc:	08018a6c 	.word	0x08018a6c
 80149e0:	08018bf4 	.word	0x08018bf4

080149e4 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80149e4:	b580      	push	{r7, lr}
 80149e6:	b094      	sub	sp, #80	@ 0x50
 80149e8:	af02      	add	r7, sp, #8
 80149ea:	60f8      	str	r0, [r7, #12]
 80149ec:	60b9      	str	r1, [r7, #8]
 80149ee:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80149f0:	2300      	movs	r3, #0
 80149f2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80149f6:	68bb      	ldr	r3, [r7, #8]
 80149f8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80149fa:	3b14      	subs	r3, #20
 80149fc:	2b00      	cmp	r3, #0
 80149fe:	da00      	bge.n	8014a02 <ip4_frag+0x1e>
 8014a00:	3307      	adds	r3, #7
 8014a02:	10db      	asrs	r3, r3, #3
 8014a04:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8014a06:	2314      	movs	r3, #20
 8014a08:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8014a0a:	68fb      	ldr	r3, [r7, #12]
 8014a0c:	685b      	ldr	r3, [r3, #4]
 8014a0e:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 8014a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014a12:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8014a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a16:	781b      	ldrb	r3, [r3, #0]
 8014a18:	f003 030f 	and.w	r3, r3, #15
 8014a1c:	b2db      	uxtb	r3, r3
 8014a1e:	009b      	lsls	r3, r3, #2
 8014a20:	b2db      	uxtb	r3, r3
 8014a22:	2b14      	cmp	r3, #20
 8014a24:	d002      	beq.n	8014a2c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8014a26:	f06f 0305 	mvn.w	r3, #5
 8014a2a:	e110      	b.n	8014c4e <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8014a2c:	68fb      	ldr	r3, [r7, #12]
 8014a2e:	895b      	ldrh	r3, [r3, #10]
 8014a30:	2b13      	cmp	r3, #19
 8014a32:	d809      	bhi.n	8014a48 <ip4_frag+0x64>
 8014a34:	4b88      	ldr	r3, [pc, #544]	@ (8014c58 <ip4_frag+0x274>)
 8014a36:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 8014a3a:	4988      	ldr	r1, [pc, #544]	@ (8014c5c <ip4_frag+0x278>)
 8014a3c:	4888      	ldr	r0, [pc, #544]	@ (8014c60 <ip4_frag+0x27c>)
 8014a3e:	f000 fbc7 	bl	80151d0 <iprintf>
 8014a42:	f06f 0305 	mvn.w	r3, #5
 8014a46:	e102      	b.n	8014c4e <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8014a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a4a:	88db      	ldrh	r3, [r3, #6]
 8014a4c:	b29b      	uxth	r3, r3
 8014a4e:	4618      	mov	r0, r3
 8014a50:	f7f5 fde0 	bl	800a614 <lwip_htons>
 8014a54:	4603      	mov	r3, r0
 8014a56:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 8014a58:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014a5a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014a5e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8014a62:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014a64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014a68:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8014a6a:	68fb      	ldr	r3, [r7, #12]
 8014a6c:	891b      	ldrh	r3, [r3, #8]
 8014a6e:	3b14      	subs	r3, #20
 8014a70:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 8014a74:	e0e1      	b.n	8014c3a <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8014a76:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8014a78:	00db      	lsls	r3, r3, #3
 8014a7a:	b29b      	uxth	r3, r3
 8014a7c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014a80:	4293      	cmp	r3, r2
 8014a82:	bf28      	it	cs
 8014a84:	4613      	movcs	r3, r2
 8014a86:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8014a88:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014a8c:	2114      	movs	r1, #20
 8014a8e:	200e      	movs	r0, #14
 8014a90:	f7f6 fe3a 	bl	800b708 <pbuf_alloc>
 8014a94:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 8014a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a98:	2b00      	cmp	r3, #0
 8014a9a:	f000 80d5 	beq.w	8014c48 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8014a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014aa0:	895b      	ldrh	r3, [r3, #10]
 8014aa2:	2b13      	cmp	r3, #19
 8014aa4:	d806      	bhi.n	8014ab4 <ip4_frag+0xd0>
 8014aa6:	4b6c      	ldr	r3, [pc, #432]	@ (8014c58 <ip4_frag+0x274>)
 8014aa8:	f44f 7249 	mov.w	r2, #804	@ 0x324
 8014aac:	496d      	ldr	r1, [pc, #436]	@ (8014c64 <ip4_frag+0x280>)
 8014aae:	486c      	ldr	r0, [pc, #432]	@ (8014c60 <ip4_frag+0x27c>)
 8014ab0:	f000 fb8e 	bl	80151d0 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8014ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ab6:	685b      	ldr	r3, [r3, #4]
 8014ab8:	2214      	movs	r2, #20
 8014aba:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8014abc:	4618      	mov	r0, r3
 8014abe:	f000 fcac 	bl	801541a <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8014ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ac4:	685b      	ldr	r3, [r3, #4]
 8014ac6:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 8014ac8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014aca:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 8014ace:	e064      	b.n	8014b9a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8014ad0:	68fb      	ldr	r3, [r7, #12]
 8014ad2:	895a      	ldrh	r2, [r3, #10]
 8014ad4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8014ad6:	1ad3      	subs	r3, r2, r3
 8014ad8:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8014ada:	68fb      	ldr	r3, [r7, #12]
 8014adc:	895b      	ldrh	r3, [r3, #10]
 8014ade:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8014ae0:	429a      	cmp	r2, r3
 8014ae2:	d906      	bls.n	8014af2 <ip4_frag+0x10e>
 8014ae4:	4b5c      	ldr	r3, [pc, #368]	@ (8014c58 <ip4_frag+0x274>)
 8014ae6:	f240 322d 	movw	r2, #813	@ 0x32d
 8014aea:	495f      	ldr	r1, [pc, #380]	@ (8014c68 <ip4_frag+0x284>)
 8014aec:	485c      	ldr	r0, [pc, #368]	@ (8014c60 <ip4_frag+0x27c>)
 8014aee:	f000 fb6f 	bl	80151d0 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8014af2:	8bfa      	ldrh	r2, [r7, #30]
 8014af4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014af8:	4293      	cmp	r3, r2
 8014afa:	bf28      	it	cs
 8014afc:	4613      	movcs	r3, r2
 8014afe:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8014b02:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014b06:	2b00      	cmp	r3, #0
 8014b08:	d105      	bne.n	8014b16 <ip4_frag+0x132>
        poff = 0;
 8014b0a:	2300      	movs	r3, #0
 8014b0c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8014b0e:	68fb      	ldr	r3, [r7, #12]
 8014b10:	681b      	ldr	r3, [r3, #0]
 8014b12:	60fb      	str	r3, [r7, #12]
        continue;
 8014b14:	e041      	b.n	8014b9a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8014b16:	f7ff ff0d 	bl	8014934 <ip_frag_alloc_pbuf_custom_ref>
 8014b1a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8014b1c:	69bb      	ldr	r3, [r7, #24]
 8014b1e:	2b00      	cmp	r3, #0
 8014b20:	d103      	bne.n	8014b2a <ip4_frag+0x146>
        pbuf_free(rambuf);
 8014b22:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014b24:	f7f7 f8d4 	bl	800bcd0 <pbuf_free>
        goto memerr;
 8014b28:	e08f      	b.n	8014c4a <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8014b2a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8014b2c:	68fb      	ldr	r3, [r7, #12]
 8014b2e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8014b30:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8014b32:	4413      	add	r3, r2
 8014b34:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8014b38:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8014b3c:	9201      	str	r2, [sp, #4]
 8014b3e:	9300      	str	r3, [sp, #0]
 8014b40:	4603      	mov	r3, r0
 8014b42:	2241      	movs	r2, #65	@ 0x41
 8014b44:	2000      	movs	r0, #0
 8014b46:	f7f6 ff09 	bl	800b95c <pbuf_alloced_custom>
 8014b4a:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8014b4c:	697b      	ldr	r3, [r7, #20]
 8014b4e:	2b00      	cmp	r3, #0
 8014b50:	d106      	bne.n	8014b60 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8014b52:	69b8      	ldr	r0, [r7, #24]
 8014b54:	f7ff fef6 	bl	8014944 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8014b58:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014b5a:	f7f7 f8b9 	bl	800bcd0 <pbuf_free>
        goto memerr;
 8014b5e:	e074      	b.n	8014c4a <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8014b60:	68f8      	ldr	r0, [r7, #12]
 8014b62:	f7f7 f955 	bl	800be10 <pbuf_ref>
      pcr->original = p;
 8014b66:	69bb      	ldr	r3, [r7, #24]
 8014b68:	68fa      	ldr	r2, [r7, #12]
 8014b6a:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8014b6c:	69bb      	ldr	r3, [r7, #24]
 8014b6e:	4a3f      	ldr	r2, [pc, #252]	@ (8014c6c <ip4_frag+0x288>)
 8014b70:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8014b72:	6979      	ldr	r1, [r7, #20]
 8014b74:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014b76:	f7f7 f96d 	bl	800be54 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8014b7a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8014b7e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014b82:	1ad3      	subs	r3, r2, r3
 8014b84:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 8014b88:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014b8c:	2b00      	cmp	r3, #0
 8014b8e:	d004      	beq.n	8014b9a <ip4_frag+0x1b6>
        poff = 0;
 8014b90:	2300      	movs	r3, #0
 8014b92:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8014b94:	68fb      	ldr	r3, [r7, #12]
 8014b96:	681b      	ldr	r3, [r3, #0]
 8014b98:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8014b9a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014b9e:	2b00      	cmp	r3, #0
 8014ba0:	d196      	bne.n	8014ad0 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8014ba2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8014ba4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014ba8:	4413      	add	r3, r2
 8014baa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8014bac:	68bb      	ldr	r3, [r7, #8]
 8014bae:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014bb0:	f1a3 0213 	sub.w	r2, r3, #19
 8014bb4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014bb8:	429a      	cmp	r2, r3
 8014bba:	bfcc      	ite	gt
 8014bbc:	2301      	movgt	r3, #1
 8014bbe:	2300      	movle	r3, #0
 8014bc0:	b2db      	uxtb	r3, r3
 8014bc2:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8014bc4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8014bc8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014bcc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 8014bce:	6a3b      	ldr	r3, [r7, #32]
 8014bd0:	2b00      	cmp	r3, #0
 8014bd2:	d002      	beq.n	8014bda <ip4_frag+0x1f6>
 8014bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bd6:	2b00      	cmp	r3, #0
 8014bd8:	d003      	beq.n	8014be2 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8014bda:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014bdc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8014be0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8014be2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014be4:	4618      	mov	r0, r3
 8014be6:	f7f5 fd15 	bl	800a614 <lwip_htons>
 8014bea:	4603      	mov	r3, r0
 8014bec:	461a      	mov	r2, r3
 8014bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014bf0:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8014bf2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014bf4:	3314      	adds	r3, #20
 8014bf6:	b29b      	uxth	r3, r3
 8014bf8:	4618      	mov	r0, r3
 8014bfa:	f7f5 fd0b 	bl	800a614 <lwip_htons>
 8014bfe:	4603      	mov	r3, r0
 8014c00:	461a      	mov	r2, r3
 8014c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c04:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8014c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c08:	2200      	movs	r2, #0
 8014c0a:	729a      	strb	r2, [r3, #10]
 8014c0c:	2200      	movs	r2, #0
 8014c0e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8014c10:	68bb      	ldr	r3, [r7, #8]
 8014c12:	695b      	ldr	r3, [r3, #20]
 8014c14:	687a      	ldr	r2, [r7, #4]
 8014c16:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014c18:	68b8      	ldr	r0, [r7, #8]
 8014c1a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8014c1c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014c1e:	f7f7 f857 	bl	800bcd0 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8014c22:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014c26:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014c28:	1ad3      	subs	r3, r2, r3
 8014c2a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 8014c2e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8014c32:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8014c34:	4413      	add	r3, r2
 8014c36:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 8014c3a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014c3e:	2b00      	cmp	r3, #0
 8014c40:	f47f af19 	bne.w	8014a76 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8014c44:	2300      	movs	r3, #0
 8014c46:	e002      	b.n	8014c4e <ip4_frag+0x26a>
      goto memerr;
 8014c48:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8014c4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014c4e:	4618      	mov	r0, r3
 8014c50:	3748      	adds	r7, #72	@ 0x48
 8014c52:	46bd      	mov	sp, r7
 8014c54:	bd80      	pop	{r7, pc}
 8014c56:	bf00      	nop
 8014c58:	08018a24 	.word	0x08018a24
 8014c5c:	08018c00 	.word	0x08018c00
 8014c60:	08018a6c 	.word	0x08018a6c
 8014c64:	08018c1c 	.word	0x08018c1c
 8014c68:	08018c3c 	.word	0x08018c3c
 8014c6c:	0801497d 	.word	0x0801497d

08014c70 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8014c70:	b580      	push	{r7, lr}
 8014c72:	b086      	sub	sp, #24
 8014c74:	af00      	add	r7, sp, #0
 8014c76:	6078      	str	r0, [r7, #4]
 8014c78:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8014c7a:	230e      	movs	r3, #14
 8014c7c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8014c7e:	687b      	ldr	r3, [r7, #4]
 8014c80:	895b      	ldrh	r3, [r3, #10]
 8014c82:	2b0e      	cmp	r3, #14
 8014c84:	d96e      	bls.n	8014d64 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8014c86:	687b      	ldr	r3, [r7, #4]
 8014c88:	7bdb      	ldrb	r3, [r3, #15]
 8014c8a:	2b00      	cmp	r3, #0
 8014c8c:	d106      	bne.n	8014c9c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8014c8e:	683b      	ldr	r3, [r7, #0]
 8014c90:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014c94:	3301      	adds	r3, #1
 8014c96:	b2da      	uxtb	r2, r3
 8014c98:	687b      	ldr	r3, [r7, #4]
 8014c9a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8014c9c:	687b      	ldr	r3, [r7, #4]
 8014c9e:	685b      	ldr	r3, [r3, #4]
 8014ca0:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8014ca2:	693b      	ldr	r3, [r7, #16]
 8014ca4:	7b1a      	ldrb	r2, [r3, #12]
 8014ca6:	7b5b      	ldrb	r3, [r3, #13]
 8014ca8:	021b      	lsls	r3, r3, #8
 8014caa:	4313      	orrs	r3, r2
 8014cac:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8014cae:	693b      	ldr	r3, [r7, #16]
 8014cb0:	781b      	ldrb	r3, [r3, #0]
 8014cb2:	f003 0301 	and.w	r3, r3, #1
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d023      	beq.n	8014d02 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8014cba:	693b      	ldr	r3, [r7, #16]
 8014cbc:	781b      	ldrb	r3, [r3, #0]
 8014cbe:	2b01      	cmp	r3, #1
 8014cc0:	d10f      	bne.n	8014ce2 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8014cc2:	693b      	ldr	r3, [r7, #16]
 8014cc4:	785b      	ldrb	r3, [r3, #1]
 8014cc6:	2b00      	cmp	r3, #0
 8014cc8:	d11b      	bne.n	8014d02 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8014cca:	693b      	ldr	r3, [r7, #16]
 8014ccc:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8014cce:	2b5e      	cmp	r3, #94	@ 0x5e
 8014cd0:	d117      	bne.n	8014d02 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8014cd2:	687b      	ldr	r3, [r7, #4]
 8014cd4:	7b5b      	ldrb	r3, [r3, #13]
 8014cd6:	f043 0310 	orr.w	r3, r3, #16
 8014cda:	b2da      	uxtb	r2, r3
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	735a      	strb	r2, [r3, #13]
 8014ce0:	e00f      	b.n	8014d02 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8014ce2:	693b      	ldr	r3, [r7, #16]
 8014ce4:	2206      	movs	r2, #6
 8014ce6:	4928      	ldr	r1, [pc, #160]	@ (8014d88 <ethernet_input+0x118>)
 8014ce8:	4618      	mov	r0, r3
 8014cea:	f000 fae6 	bl	80152ba <memcmp>
 8014cee:	4603      	mov	r3, r0
 8014cf0:	2b00      	cmp	r3, #0
 8014cf2:	d106      	bne.n	8014d02 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8014cf4:	687b      	ldr	r3, [r7, #4]
 8014cf6:	7b5b      	ldrb	r3, [r3, #13]
 8014cf8:	f043 0308 	orr.w	r3, r3, #8
 8014cfc:	b2da      	uxtb	r2, r3
 8014cfe:	687b      	ldr	r3, [r7, #4]
 8014d00:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8014d02:	89fb      	ldrh	r3, [r7, #14]
 8014d04:	2b08      	cmp	r3, #8
 8014d06:	d003      	beq.n	8014d10 <ethernet_input+0xa0>
 8014d08:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 8014d0c:	d014      	beq.n	8014d38 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8014d0e:	e032      	b.n	8014d76 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8014d10:	683b      	ldr	r3, [r7, #0]
 8014d12:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014d16:	f003 0308 	and.w	r3, r3, #8
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	d024      	beq.n	8014d68 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8014d1e:	8afb      	ldrh	r3, [r7, #22]
 8014d20:	4619      	mov	r1, r3
 8014d22:	6878      	ldr	r0, [r7, #4]
 8014d24:	f7f6 ff4e 	bl	800bbc4 <pbuf_remove_header>
 8014d28:	4603      	mov	r3, r0
 8014d2a:	2b00      	cmp	r3, #0
 8014d2c:	d11e      	bne.n	8014d6c <ethernet_input+0xfc>
        ip4_input(p, netif);
 8014d2e:	6839      	ldr	r1, [r7, #0]
 8014d30:	6878      	ldr	r0, [r7, #4]
 8014d32:	f7fe fe91 	bl	8013a58 <ip4_input>
      break;
 8014d36:	e013      	b.n	8014d60 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8014d38:	683b      	ldr	r3, [r7, #0]
 8014d3a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014d3e:	f003 0308 	and.w	r3, r3, #8
 8014d42:	2b00      	cmp	r3, #0
 8014d44:	d014      	beq.n	8014d70 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8014d46:	8afb      	ldrh	r3, [r7, #22]
 8014d48:	4619      	mov	r1, r3
 8014d4a:	6878      	ldr	r0, [r7, #4]
 8014d4c:	f7f6 ff3a 	bl	800bbc4 <pbuf_remove_header>
 8014d50:	4603      	mov	r3, r0
 8014d52:	2b00      	cmp	r3, #0
 8014d54:	d10e      	bne.n	8014d74 <ethernet_input+0x104>
        etharp_input(p, netif);
 8014d56:	6839      	ldr	r1, [r7, #0]
 8014d58:	6878      	ldr	r0, [r7, #4]
 8014d5a:	f7fe f831 	bl	8012dc0 <etharp_input>
      break;
 8014d5e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8014d60:	2300      	movs	r3, #0
 8014d62:	e00c      	b.n	8014d7e <ethernet_input+0x10e>
    goto free_and_return;
 8014d64:	bf00      	nop
 8014d66:	e006      	b.n	8014d76 <ethernet_input+0x106>
        goto free_and_return;
 8014d68:	bf00      	nop
 8014d6a:	e004      	b.n	8014d76 <ethernet_input+0x106>
        goto free_and_return;
 8014d6c:	bf00      	nop
 8014d6e:	e002      	b.n	8014d76 <ethernet_input+0x106>
        goto free_and_return;
 8014d70:	bf00      	nop
 8014d72:	e000      	b.n	8014d76 <ethernet_input+0x106>
        goto free_and_return;
 8014d74:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8014d76:	6878      	ldr	r0, [r7, #4]
 8014d78:	f7f6 ffaa 	bl	800bcd0 <pbuf_free>
  return ERR_OK;
 8014d7c:	2300      	movs	r3, #0
}
 8014d7e:	4618      	mov	r0, r3
 8014d80:	3718      	adds	r7, #24
 8014d82:	46bd      	mov	sp, r7
 8014d84:	bd80      	pop	{r7, pc}
 8014d86:	bf00      	nop
 8014d88:	08019138 	.word	0x08019138

08014d8c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8014d8c:	b580      	push	{r7, lr}
 8014d8e:	b086      	sub	sp, #24
 8014d90:	af00      	add	r7, sp, #0
 8014d92:	60f8      	str	r0, [r7, #12]
 8014d94:	60b9      	str	r1, [r7, #8]
 8014d96:	607a      	str	r2, [r7, #4]
 8014d98:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8014d9a:	8c3b      	ldrh	r3, [r7, #32]
 8014d9c:	4618      	mov	r0, r3
 8014d9e:	f7f5 fc39 	bl	800a614 <lwip_htons>
 8014da2:	4603      	mov	r3, r0
 8014da4:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8014da6:	210e      	movs	r1, #14
 8014da8:	68b8      	ldr	r0, [r7, #8]
 8014daa:	f7f6 fefb 	bl	800bba4 <pbuf_add_header>
 8014dae:	4603      	mov	r3, r0
 8014db0:	2b00      	cmp	r3, #0
 8014db2:	d125      	bne.n	8014e00 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8014db4:	68bb      	ldr	r3, [r7, #8]
 8014db6:	685b      	ldr	r3, [r3, #4]
 8014db8:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8014dba:	693b      	ldr	r3, [r7, #16]
 8014dbc:	8afa      	ldrh	r2, [r7, #22]
 8014dbe:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8014dc0:	693b      	ldr	r3, [r7, #16]
 8014dc2:	2206      	movs	r2, #6
 8014dc4:	6839      	ldr	r1, [r7, #0]
 8014dc6:	4618      	mov	r0, r3
 8014dc8:	f000 fb27 	bl	801541a <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8014dcc:	693b      	ldr	r3, [r7, #16]
 8014dce:	3306      	adds	r3, #6
 8014dd0:	2206      	movs	r2, #6
 8014dd2:	6879      	ldr	r1, [r7, #4]
 8014dd4:	4618      	mov	r0, r3
 8014dd6:	f000 fb20 	bl	801541a <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8014dda:	68fb      	ldr	r3, [r7, #12]
 8014ddc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8014de0:	2b06      	cmp	r3, #6
 8014de2:	d006      	beq.n	8014df2 <ethernet_output+0x66>
 8014de4:	4b0a      	ldr	r3, [pc, #40]	@ (8014e10 <ethernet_output+0x84>)
 8014de6:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8014dea:	490a      	ldr	r1, [pc, #40]	@ (8014e14 <ethernet_output+0x88>)
 8014dec:	480a      	ldr	r0, [pc, #40]	@ (8014e18 <ethernet_output+0x8c>)
 8014dee:	f000 f9ef 	bl	80151d0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8014df2:	68fb      	ldr	r3, [r7, #12]
 8014df4:	699b      	ldr	r3, [r3, #24]
 8014df6:	68b9      	ldr	r1, [r7, #8]
 8014df8:	68f8      	ldr	r0, [r7, #12]
 8014dfa:	4798      	blx	r3
 8014dfc:	4603      	mov	r3, r0
 8014dfe:	e002      	b.n	8014e06 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8014e00:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8014e02:	f06f 0301 	mvn.w	r3, #1
}
 8014e06:	4618      	mov	r0, r3
 8014e08:	3718      	adds	r7, #24
 8014e0a:	46bd      	mov	sp, r7
 8014e0c:	bd80      	pop	{r7, pc}
 8014e0e:	bf00      	nop
 8014e10:	08018c4c 	.word	0x08018c4c
 8014e14:	08018c84 	.word	0x08018c84
 8014e18:	08018cb8 	.word	0x08018cb8

08014e1c <calloc>:
 8014e1c:	4b02      	ldr	r3, [pc, #8]	@ (8014e28 <calloc+0xc>)
 8014e1e:	460a      	mov	r2, r1
 8014e20:	4601      	mov	r1, r0
 8014e22:	6818      	ldr	r0, [r3, #0]
 8014e24:	f000 b802 	b.w	8014e2c <_calloc_r>
 8014e28:	20000038 	.word	0x20000038

08014e2c <_calloc_r>:
 8014e2c:	b570      	push	{r4, r5, r6, lr}
 8014e2e:	fba1 5402 	umull	r5, r4, r1, r2
 8014e32:	b93c      	cbnz	r4, 8014e44 <_calloc_r+0x18>
 8014e34:	4629      	mov	r1, r5
 8014e36:	f000 f83f 	bl	8014eb8 <_malloc_r>
 8014e3a:	4606      	mov	r6, r0
 8014e3c:	b928      	cbnz	r0, 8014e4a <_calloc_r+0x1e>
 8014e3e:	2600      	movs	r6, #0
 8014e40:	4630      	mov	r0, r6
 8014e42:	bd70      	pop	{r4, r5, r6, pc}
 8014e44:	220c      	movs	r2, #12
 8014e46:	6002      	str	r2, [r0, #0]
 8014e48:	e7f9      	b.n	8014e3e <_calloc_r+0x12>
 8014e4a:	462a      	mov	r2, r5
 8014e4c:	4621      	mov	r1, r4
 8014e4e:	f000 fa5e 	bl	801530e <memset>
 8014e52:	e7f5      	b.n	8014e40 <_calloc_r+0x14>

08014e54 <malloc>:
 8014e54:	4b02      	ldr	r3, [pc, #8]	@ (8014e60 <malloc+0xc>)
 8014e56:	4601      	mov	r1, r0
 8014e58:	6818      	ldr	r0, [r3, #0]
 8014e5a:	f000 b82d 	b.w	8014eb8 <_malloc_r>
 8014e5e:	bf00      	nop
 8014e60:	20000038 	.word	0x20000038

08014e64 <free>:
 8014e64:	4b02      	ldr	r3, [pc, #8]	@ (8014e70 <free+0xc>)
 8014e66:	4601      	mov	r1, r0
 8014e68:	6818      	ldr	r0, [r3, #0]
 8014e6a:	f000 bb03 	b.w	8015474 <_free_r>
 8014e6e:	bf00      	nop
 8014e70:	20000038 	.word	0x20000038

08014e74 <sbrk_aligned>:
 8014e74:	b570      	push	{r4, r5, r6, lr}
 8014e76:	4e0f      	ldr	r6, [pc, #60]	@ (8014eb4 <sbrk_aligned+0x40>)
 8014e78:	460c      	mov	r4, r1
 8014e7a:	6831      	ldr	r1, [r6, #0]
 8014e7c:	4605      	mov	r5, r0
 8014e7e:	b911      	cbnz	r1, 8014e86 <sbrk_aligned+0x12>
 8014e80:	f000 fa82 	bl	8015388 <_sbrk_r>
 8014e84:	6030      	str	r0, [r6, #0]
 8014e86:	4621      	mov	r1, r4
 8014e88:	4628      	mov	r0, r5
 8014e8a:	f000 fa7d 	bl	8015388 <_sbrk_r>
 8014e8e:	1c43      	adds	r3, r0, #1
 8014e90:	d103      	bne.n	8014e9a <sbrk_aligned+0x26>
 8014e92:	f04f 34ff 	mov.w	r4, #4294967295
 8014e96:	4620      	mov	r0, r4
 8014e98:	bd70      	pop	{r4, r5, r6, pc}
 8014e9a:	1cc4      	adds	r4, r0, #3
 8014e9c:	f024 0403 	bic.w	r4, r4, #3
 8014ea0:	42a0      	cmp	r0, r4
 8014ea2:	d0f8      	beq.n	8014e96 <sbrk_aligned+0x22>
 8014ea4:	1a21      	subs	r1, r4, r0
 8014ea6:	4628      	mov	r0, r5
 8014ea8:	f000 fa6e 	bl	8015388 <_sbrk_r>
 8014eac:	3001      	adds	r0, #1
 8014eae:	d1f2      	bne.n	8014e96 <sbrk_aligned+0x22>
 8014eb0:	e7ef      	b.n	8014e92 <sbrk_aligned+0x1e>
 8014eb2:	bf00      	nop
 8014eb4:	20009c94 	.word	0x20009c94

08014eb8 <_malloc_r>:
 8014eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014ebc:	1ccd      	adds	r5, r1, #3
 8014ebe:	f025 0503 	bic.w	r5, r5, #3
 8014ec2:	3508      	adds	r5, #8
 8014ec4:	2d0c      	cmp	r5, #12
 8014ec6:	bf38      	it	cc
 8014ec8:	250c      	movcc	r5, #12
 8014eca:	2d00      	cmp	r5, #0
 8014ecc:	4606      	mov	r6, r0
 8014ece:	db01      	blt.n	8014ed4 <_malloc_r+0x1c>
 8014ed0:	42a9      	cmp	r1, r5
 8014ed2:	d904      	bls.n	8014ede <_malloc_r+0x26>
 8014ed4:	230c      	movs	r3, #12
 8014ed6:	6033      	str	r3, [r6, #0]
 8014ed8:	2000      	movs	r0, #0
 8014eda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014ede:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014fb4 <_malloc_r+0xfc>
 8014ee2:	f000 f869 	bl	8014fb8 <__malloc_lock>
 8014ee6:	f8d8 3000 	ldr.w	r3, [r8]
 8014eea:	461c      	mov	r4, r3
 8014eec:	bb44      	cbnz	r4, 8014f40 <_malloc_r+0x88>
 8014eee:	4629      	mov	r1, r5
 8014ef0:	4630      	mov	r0, r6
 8014ef2:	f7ff ffbf 	bl	8014e74 <sbrk_aligned>
 8014ef6:	1c43      	adds	r3, r0, #1
 8014ef8:	4604      	mov	r4, r0
 8014efa:	d158      	bne.n	8014fae <_malloc_r+0xf6>
 8014efc:	f8d8 4000 	ldr.w	r4, [r8]
 8014f00:	4627      	mov	r7, r4
 8014f02:	2f00      	cmp	r7, #0
 8014f04:	d143      	bne.n	8014f8e <_malloc_r+0xd6>
 8014f06:	2c00      	cmp	r4, #0
 8014f08:	d04b      	beq.n	8014fa2 <_malloc_r+0xea>
 8014f0a:	6823      	ldr	r3, [r4, #0]
 8014f0c:	4639      	mov	r1, r7
 8014f0e:	4630      	mov	r0, r6
 8014f10:	eb04 0903 	add.w	r9, r4, r3
 8014f14:	f000 fa38 	bl	8015388 <_sbrk_r>
 8014f18:	4581      	cmp	r9, r0
 8014f1a:	d142      	bne.n	8014fa2 <_malloc_r+0xea>
 8014f1c:	6821      	ldr	r1, [r4, #0]
 8014f1e:	1a6d      	subs	r5, r5, r1
 8014f20:	4629      	mov	r1, r5
 8014f22:	4630      	mov	r0, r6
 8014f24:	f7ff ffa6 	bl	8014e74 <sbrk_aligned>
 8014f28:	3001      	adds	r0, #1
 8014f2a:	d03a      	beq.n	8014fa2 <_malloc_r+0xea>
 8014f2c:	6823      	ldr	r3, [r4, #0]
 8014f2e:	442b      	add	r3, r5
 8014f30:	6023      	str	r3, [r4, #0]
 8014f32:	f8d8 3000 	ldr.w	r3, [r8]
 8014f36:	685a      	ldr	r2, [r3, #4]
 8014f38:	bb62      	cbnz	r2, 8014f94 <_malloc_r+0xdc>
 8014f3a:	f8c8 7000 	str.w	r7, [r8]
 8014f3e:	e00f      	b.n	8014f60 <_malloc_r+0xa8>
 8014f40:	6822      	ldr	r2, [r4, #0]
 8014f42:	1b52      	subs	r2, r2, r5
 8014f44:	d420      	bmi.n	8014f88 <_malloc_r+0xd0>
 8014f46:	2a0b      	cmp	r2, #11
 8014f48:	d917      	bls.n	8014f7a <_malloc_r+0xc2>
 8014f4a:	1961      	adds	r1, r4, r5
 8014f4c:	42a3      	cmp	r3, r4
 8014f4e:	6025      	str	r5, [r4, #0]
 8014f50:	bf18      	it	ne
 8014f52:	6059      	strne	r1, [r3, #4]
 8014f54:	6863      	ldr	r3, [r4, #4]
 8014f56:	bf08      	it	eq
 8014f58:	f8c8 1000 	streq.w	r1, [r8]
 8014f5c:	5162      	str	r2, [r4, r5]
 8014f5e:	604b      	str	r3, [r1, #4]
 8014f60:	4630      	mov	r0, r6
 8014f62:	f000 f82f 	bl	8014fc4 <__malloc_unlock>
 8014f66:	f104 000b 	add.w	r0, r4, #11
 8014f6a:	1d23      	adds	r3, r4, #4
 8014f6c:	f020 0007 	bic.w	r0, r0, #7
 8014f70:	1ac2      	subs	r2, r0, r3
 8014f72:	bf1c      	itt	ne
 8014f74:	1a1b      	subne	r3, r3, r0
 8014f76:	50a3      	strne	r3, [r4, r2]
 8014f78:	e7af      	b.n	8014eda <_malloc_r+0x22>
 8014f7a:	6862      	ldr	r2, [r4, #4]
 8014f7c:	42a3      	cmp	r3, r4
 8014f7e:	bf0c      	ite	eq
 8014f80:	f8c8 2000 	streq.w	r2, [r8]
 8014f84:	605a      	strne	r2, [r3, #4]
 8014f86:	e7eb      	b.n	8014f60 <_malloc_r+0xa8>
 8014f88:	4623      	mov	r3, r4
 8014f8a:	6864      	ldr	r4, [r4, #4]
 8014f8c:	e7ae      	b.n	8014eec <_malloc_r+0x34>
 8014f8e:	463c      	mov	r4, r7
 8014f90:	687f      	ldr	r7, [r7, #4]
 8014f92:	e7b6      	b.n	8014f02 <_malloc_r+0x4a>
 8014f94:	461a      	mov	r2, r3
 8014f96:	685b      	ldr	r3, [r3, #4]
 8014f98:	42a3      	cmp	r3, r4
 8014f9a:	d1fb      	bne.n	8014f94 <_malloc_r+0xdc>
 8014f9c:	2300      	movs	r3, #0
 8014f9e:	6053      	str	r3, [r2, #4]
 8014fa0:	e7de      	b.n	8014f60 <_malloc_r+0xa8>
 8014fa2:	230c      	movs	r3, #12
 8014fa4:	6033      	str	r3, [r6, #0]
 8014fa6:	4630      	mov	r0, r6
 8014fa8:	f000 f80c 	bl	8014fc4 <__malloc_unlock>
 8014fac:	e794      	b.n	8014ed8 <_malloc_r+0x20>
 8014fae:	6005      	str	r5, [r0, #0]
 8014fb0:	e7d6      	b.n	8014f60 <_malloc_r+0xa8>
 8014fb2:	bf00      	nop
 8014fb4:	20009c98 	.word	0x20009c98

08014fb8 <__malloc_lock>:
 8014fb8:	4801      	ldr	r0, [pc, #4]	@ (8014fc0 <__malloc_lock+0x8>)
 8014fba:	f000 ba2c 	b.w	8015416 <__retarget_lock_acquire_recursive>
 8014fbe:	bf00      	nop
 8014fc0:	20009ddc 	.word	0x20009ddc

08014fc4 <__malloc_unlock>:
 8014fc4:	4801      	ldr	r0, [pc, #4]	@ (8014fcc <__malloc_unlock+0x8>)
 8014fc6:	f000 ba27 	b.w	8015418 <__retarget_lock_release_recursive>
 8014fca:	bf00      	nop
 8014fcc:	20009ddc 	.word	0x20009ddc

08014fd0 <rand>:
 8014fd0:	4b16      	ldr	r3, [pc, #88]	@ (801502c <rand+0x5c>)
 8014fd2:	b510      	push	{r4, lr}
 8014fd4:	681c      	ldr	r4, [r3, #0]
 8014fd6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014fd8:	b9b3      	cbnz	r3, 8015008 <rand+0x38>
 8014fda:	2018      	movs	r0, #24
 8014fdc:	f7ff ff3a 	bl	8014e54 <malloc>
 8014fe0:	4602      	mov	r2, r0
 8014fe2:	6320      	str	r0, [r4, #48]	@ 0x30
 8014fe4:	b920      	cbnz	r0, 8014ff0 <rand+0x20>
 8014fe6:	4b12      	ldr	r3, [pc, #72]	@ (8015030 <rand+0x60>)
 8014fe8:	4812      	ldr	r0, [pc, #72]	@ (8015034 <rand+0x64>)
 8014fea:	2152      	movs	r1, #82	@ 0x52
 8014fec:	f000 fa24 	bl	8015438 <__assert_func>
 8014ff0:	4911      	ldr	r1, [pc, #68]	@ (8015038 <rand+0x68>)
 8014ff2:	4b12      	ldr	r3, [pc, #72]	@ (801503c <rand+0x6c>)
 8014ff4:	e9c0 1300 	strd	r1, r3, [r0]
 8014ff8:	4b11      	ldr	r3, [pc, #68]	@ (8015040 <rand+0x70>)
 8014ffa:	6083      	str	r3, [r0, #8]
 8014ffc:	230b      	movs	r3, #11
 8014ffe:	8183      	strh	r3, [r0, #12]
 8015000:	2100      	movs	r1, #0
 8015002:	2001      	movs	r0, #1
 8015004:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8015008:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801500a:	480e      	ldr	r0, [pc, #56]	@ (8015044 <rand+0x74>)
 801500c:	690b      	ldr	r3, [r1, #16]
 801500e:	694c      	ldr	r4, [r1, #20]
 8015010:	4a0d      	ldr	r2, [pc, #52]	@ (8015048 <rand+0x78>)
 8015012:	4358      	muls	r0, r3
 8015014:	fb02 0004 	mla	r0, r2, r4, r0
 8015018:	fba3 3202 	umull	r3, r2, r3, r2
 801501c:	3301      	adds	r3, #1
 801501e:	eb40 0002 	adc.w	r0, r0, r2
 8015022:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8015026:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801502a:	bd10      	pop	{r4, pc}
 801502c:	20000038 	.word	0x20000038
 8015030:	08019146 	.word	0x08019146
 8015034:	0801915d 	.word	0x0801915d
 8015038:	abcd330e 	.word	0xabcd330e
 801503c:	e66d1234 	.word	0xe66d1234
 8015040:	0005deec 	.word	0x0005deec
 8015044:	5851f42d 	.word	0x5851f42d
 8015048:	4c957f2d 	.word	0x4c957f2d

0801504c <std>:
 801504c:	2300      	movs	r3, #0
 801504e:	b510      	push	{r4, lr}
 8015050:	4604      	mov	r4, r0
 8015052:	e9c0 3300 	strd	r3, r3, [r0]
 8015056:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801505a:	6083      	str	r3, [r0, #8]
 801505c:	8181      	strh	r1, [r0, #12]
 801505e:	6643      	str	r3, [r0, #100]	@ 0x64
 8015060:	81c2      	strh	r2, [r0, #14]
 8015062:	6183      	str	r3, [r0, #24]
 8015064:	4619      	mov	r1, r3
 8015066:	2208      	movs	r2, #8
 8015068:	305c      	adds	r0, #92	@ 0x5c
 801506a:	f000 f950 	bl	801530e <memset>
 801506e:	4b0d      	ldr	r3, [pc, #52]	@ (80150a4 <std+0x58>)
 8015070:	6263      	str	r3, [r4, #36]	@ 0x24
 8015072:	4b0d      	ldr	r3, [pc, #52]	@ (80150a8 <std+0x5c>)
 8015074:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015076:	4b0d      	ldr	r3, [pc, #52]	@ (80150ac <std+0x60>)
 8015078:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801507a:	4b0d      	ldr	r3, [pc, #52]	@ (80150b0 <std+0x64>)
 801507c:	6323      	str	r3, [r4, #48]	@ 0x30
 801507e:	4b0d      	ldr	r3, [pc, #52]	@ (80150b4 <std+0x68>)
 8015080:	6224      	str	r4, [r4, #32]
 8015082:	429c      	cmp	r4, r3
 8015084:	d006      	beq.n	8015094 <std+0x48>
 8015086:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801508a:	4294      	cmp	r4, r2
 801508c:	d002      	beq.n	8015094 <std+0x48>
 801508e:	33d0      	adds	r3, #208	@ 0xd0
 8015090:	429c      	cmp	r4, r3
 8015092:	d105      	bne.n	80150a0 <std+0x54>
 8015094:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8015098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801509c:	f000 b9ba 	b.w	8015414 <__retarget_lock_init_recursive>
 80150a0:	bd10      	pop	{r4, pc}
 80150a2:	bf00      	nop
 80150a4:	08015235 	.word	0x08015235
 80150a8:	08015257 	.word	0x08015257
 80150ac:	0801528f 	.word	0x0801528f
 80150b0:	080152b3 	.word	0x080152b3
 80150b4:	20009c9c 	.word	0x20009c9c

080150b8 <stdio_exit_handler>:
 80150b8:	4a02      	ldr	r2, [pc, #8]	@ (80150c4 <stdio_exit_handler+0xc>)
 80150ba:	4903      	ldr	r1, [pc, #12]	@ (80150c8 <stdio_exit_handler+0x10>)
 80150bc:	4803      	ldr	r0, [pc, #12]	@ (80150cc <stdio_exit_handler+0x14>)
 80150be:	f000 b869 	b.w	8015194 <_fwalk_sglue>
 80150c2:	bf00      	nop
 80150c4:	2000002c 	.word	0x2000002c
 80150c8:	08015e61 	.word	0x08015e61
 80150cc:	2000003c 	.word	0x2000003c

080150d0 <cleanup_stdio>:
 80150d0:	6841      	ldr	r1, [r0, #4]
 80150d2:	4b0c      	ldr	r3, [pc, #48]	@ (8015104 <cleanup_stdio+0x34>)
 80150d4:	4299      	cmp	r1, r3
 80150d6:	b510      	push	{r4, lr}
 80150d8:	4604      	mov	r4, r0
 80150da:	d001      	beq.n	80150e0 <cleanup_stdio+0x10>
 80150dc:	f000 fec0 	bl	8015e60 <_fflush_r>
 80150e0:	68a1      	ldr	r1, [r4, #8]
 80150e2:	4b09      	ldr	r3, [pc, #36]	@ (8015108 <cleanup_stdio+0x38>)
 80150e4:	4299      	cmp	r1, r3
 80150e6:	d002      	beq.n	80150ee <cleanup_stdio+0x1e>
 80150e8:	4620      	mov	r0, r4
 80150ea:	f000 feb9 	bl	8015e60 <_fflush_r>
 80150ee:	68e1      	ldr	r1, [r4, #12]
 80150f0:	4b06      	ldr	r3, [pc, #24]	@ (801510c <cleanup_stdio+0x3c>)
 80150f2:	4299      	cmp	r1, r3
 80150f4:	d004      	beq.n	8015100 <cleanup_stdio+0x30>
 80150f6:	4620      	mov	r0, r4
 80150f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80150fc:	f000 beb0 	b.w	8015e60 <_fflush_r>
 8015100:	bd10      	pop	{r4, pc}
 8015102:	bf00      	nop
 8015104:	20009c9c 	.word	0x20009c9c
 8015108:	20009d04 	.word	0x20009d04
 801510c:	20009d6c 	.word	0x20009d6c

08015110 <global_stdio_init.part.0>:
 8015110:	b510      	push	{r4, lr}
 8015112:	4b0b      	ldr	r3, [pc, #44]	@ (8015140 <global_stdio_init.part.0+0x30>)
 8015114:	4c0b      	ldr	r4, [pc, #44]	@ (8015144 <global_stdio_init.part.0+0x34>)
 8015116:	4a0c      	ldr	r2, [pc, #48]	@ (8015148 <global_stdio_init.part.0+0x38>)
 8015118:	601a      	str	r2, [r3, #0]
 801511a:	4620      	mov	r0, r4
 801511c:	2200      	movs	r2, #0
 801511e:	2104      	movs	r1, #4
 8015120:	f7ff ff94 	bl	801504c <std>
 8015124:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8015128:	2201      	movs	r2, #1
 801512a:	2109      	movs	r1, #9
 801512c:	f7ff ff8e 	bl	801504c <std>
 8015130:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8015134:	2202      	movs	r2, #2
 8015136:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801513a:	2112      	movs	r1, #18
 801513c:	f7ff bf86 	b.w	801504c <std>
 8015140:	20009dd4 	.word	0x20009dd4
 8015144:	20009c9c 	.word	0x20009c9c
 8015148:	080150b9 	.word	0x080150b9

0801514c <__sfp_lock_acquire>:
 801514c:	4801      	ldr	r0, [pc, #4]	@ (8015154 <__sfp_lock_acquire+0x8>)
 801514e:	f000 b962 	b.w	8015416 <__retarget_lock_acquire_recursive>
 8015152:	bf00      	nop
 8015154:	20009ddd 	.word	0x20009ddd

08015158 <__sfp_lock_release>:
 8015158:	4801      	ldr	r0, [pc, #4]	@ (8015160 <__sfp_lock_release+0x8>)
 801515a:	f000 b95d 	b.w	8015418 <__retarget_lock_release_recursive>
 801515e:	bf00      	nop
 8015160:	20009ddd 	.word	0x20009ddd

08015164 <__sinit>:
 8015164:	b510      	push	{r4, lr}
 8015166:	4604      	mov	r4, r0
 8015168:	f7ff fff0 	bl	801514c <__sfp_lock_acquire>
 801516c:	6a23      	ldr	r3, [r4, #32]
 801516e:	b11b      	cbz	r3, 8015178 <__sinit+0x14>
 8015170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015174:	f7ff bff0 	b.w	8015158 <__sfp_lock_release>
 8015178:	4b04      	ldr	r3, [pc, #16]	@ (801518c <__sinit+0x28>)
 801517a:	6223      	str	r3, [r4, #32]
 801517c:	4b04      	ldr	r3, [pc, #16]	@ (8015190 <__sinit+0x2c>)
 801517e:	681b      	ldr	r3, [r3, #0]
 8015180:	2b00      	cmp	r3, #0
 8015182:	d1f5      	bne.n	8015170 <__sinit+0xc>
 8015184:	f7ff ffc4 	bl	8015110 <global_stdio_init.part.0>
 8015188:	e7f2      	b.n	8015170 <__sinit+0xc>
 801518a:	bf00      	nop
 801518c:	080150d1 	.word	0x080150d1
 8015190:	20009dd4 	.word	0x20009dd4

08015194 <_fwalk_sglue>:
 8015194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015198:	4607      	mov	r7, r0
 801519a:	4688      	mov	r8, r1
 801519c:	4614      	mov	r4, r2
 801519e:	2600      	movs	r6, #0
 80151a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80151a4:	f1b9 0901 	subs.w	r9, r9, #1
 80151a8:	d505      	bpl.n	80151b6 <_fwalk_sglue+0x22>
 80151aa:	6824      	ldr	r4, [r4, #0]
 80151ac:	2c00      	cmp	r4, #0
 80151ae:	d1f7      	bne.n	80151a0 <_fwalk_sglue+0xc>
 80151b0:	4630      	mov	r0, r6
 80151b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80151b6:	89ab      	ldrh	r3, [r5, #12]
 80151b8:	2b01      	cmp	r3, #1
 80151ba:	d907      	bls.n	80151cc <_fwalk_sglue+0x38>
 80151bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80151c0:	3301      	adds	r3, #1
 80151c2:	d003      	beq.n	80151cc <_fwalk_sglue+0x38>
 80151c4:	4629      	mov	r1, r5
 80151c6:	4638      	mov	r0, r7
 80151c8:	47c0      	blx	r8
 80151ca:	4306      	orrs	r6, r0
 80151cc:	3568      	adds	r5, #104	@ 0x68
 80151ce:	e7e9      	b.n	80151a4 <_fwalk_sglue+0x10>

080151d0 <iprintf>:
 80151d0:	b40f      	push	{r0, r1, r2, r3}
 80151d2:	b507      	push	{r0, r1, r2, lr}
 80151d4:	4906      	ldr	r1, [pc, #24]	@ (80151f0 <iprintf+0x20>)
 80151d6:	ab04      	add	r3, sp, #16
 80151d8:	6808      	ldr	r0, [r1, #0]
 80151da:	f853 2b04 	ldr.w	r2, [r3], #4
 80151de:	6881      	ldr	r1, [r0, #8]
 80151e0:	9301      	str	r3, [sp, #4]
 80151e2:	f000 fb13 	bl	801580c <_vfiprintf_r>
 80151e6:	b003      	add	sp, #12
 80151e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80151ec:	b004      	add	sp, #16
 80151ee:	4770      	bx	lr
 80151f0:	20000038 	.word	0x20000038

080151f4 <siprintf>:
 80151f4:	b40e      	push	{r1, r2, r3}
 80151f6:	b500      	push	{lr}
 80151f8:	b09c      	sub	sp, #112	@ 0x70
 80151fa:	ab1d      	add	r3, sp, #116	@ 0x74
 80151fc:	9002      	str	r0, [sp, #8]
 80151fe:	9006      	str	r0, [sp, #24]
 8015200:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8015204:	4809      	ldr	r0, [pc, #36]	@ (801522c <siprintf+0x38>)
 8015206:	9107      	str	r1, [sp, #28]
 8015208:	9104      	str	r1, [sp, #16]
 801520a:	4909      	ldr	r1, [pc, #36]	@ (8015230 <siprintf+0x3c>)
 801520c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015210:	9105      	str	r1, [sp, #20]
 8015212:	6800      	ldr	r0, [r0, #0]
 8015214:	9301      	str	r3, [sp, #4]
 8015216:	a902      	add	r1, sp, #8
 8015218:	f000 f9d2 	bl	80155c0 <_svfiprintf_r>
 801521c:	9b02      	ldr	r3, [sp, #8]
 801521e:	2200      	movs	r2, #0
 8015220:	701a      	strb	r2, [r3, #0]
 8015222:	b01c      	add	sp, #112	@ 0x70
 8015224:	f85d eb04 	ldr.w	lr, [sp], #4
 8015228:	b003      	add	sp, #12
 801522a:	4770      	bx	lr
 801522c:	20000038 	.word	0x20000038
 8015230:	ffff0208 	.word	0xffff0208

08015234 <__sread>:
 8015234:	b510      	push	{r4, lr}
 8015236:	460c      	mov	r4, r1
 8015238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801523c:	f000 f892 	bl	8015364 <_read_r>
 8015240:	2800      	cmp	r0, #0
 8015242:	bfab      	itete	ge
 8015244:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8015246:	89a3      	ldrhlt	r3, [r4, #12]
 8015248:	181b      	addge	r3, r3, r0
 801524a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801524e:	bfac      	ite	ge
 8015250:	6563      	strge	r3, [r4, #84]	@ 0x54
 8015252:	81a3      	strhlt	r3, [r4, #12]
 8015254:	bd10      	pop	{r4, pc}

08015256 <__swrite>:
 8015256:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801525a:	461f      	mov	r7, r3
 801525c:	898b      	ldrh	r3, [r1, #12]
 801525e:	05db      	lsls	r3, r3, #23
 8015260:	4605      	mov	r5, r0
 8015262:	460c      	mov	r4, r1
 8015264:	4616      	mov	r6, r2
 8015266:	d505      	bpl.n	8015274 <__swrite+0x1e>
 8015268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801526c:	2302      	movs	r3, #2
 801526e:	2200      	movs	r2, #0
 8015270:	f000 f866 	bl	8015340 <_lseek_r>
 8015274:	89a3      	ldrh	r3, [r4, #12]
 8015276:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801527a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801527e:	81a3      	strh	r3, [r4, #12]
 8015280:	4632      	mov	r2, r6
 8015282:	463b      	mov	r3, r7
 8015284:	4628      	mov	r0, r5
 8015286:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801528a:	f000 b88d 	b.w	80153a8 <_write_r>

0801528e <__sseek>:
 801528e:	b510      	push	{r4, lr}
 8015290:	460c      	mov	r4, r1
 8015292:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015296:	f000 f853 	bl	8015340 <_lseek_r>
 801529a:	1c43      	adds	r3, r0, #1
 801529c:	89a3      	ldrh	r3, [r4, #12]
 801529e:	bf15      	itete	ne
 80152a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80152a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80152a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80152aa:	81a3      	strheq	r3, [r4, #12]
 80152ac:	bf18      	it	ne
 80152ae:	81a3      	strhne	r3, [r4, #12]
 80152b0:	bd10      	pop	{r4, pc}

080152b2 <__sclose>:
 80152b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80152b6:	f000 b833 	b.w	8015320 <_close_r>

080152ba <memcmp>:
 80152ba:	b510      	push	{r4, lr}
 80152bc:	3901      	subs	r1, #1
 80152be:	4402      	add	r2, r0
 80152c0:	4290      	cmp	r0, r2
 80152c2:	d101      	bne.n	80152c8 <memcmp+0xe>
 80152c4:	2000      	movs	r0, #0
 80152c6:	e005      	b.n	80152d4 <memcmp+0x1a>
 80152c8:	7803      	ldrb	r3, [r0, #0]
 80152ca:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80152ce:	42a3      	cmp	r3, r4
 80152d0:	d001      	beq.n	80152d6 <memcmp+0x1c>
 80152d2:	1b18      	subs	r0, r3, r4
 80152d4:	bd10      	pop	{r4, pc}
 80152d6:	3001      	adds	r0, #1
 80152d8:	e7f2      	b.n	80152c0 <memcmp+0x6>

080152da <memmove>:
 80152da:	4288      	cmp	r0, r1
 80152dc:	b510      	push	{r4, lr}
 80152de:	eb01 0402 	add.w	r4, r1, r2
 80152e2:	d902      	bls.n	80152ea <memmove+0x10>
 80152e4:	4284      	cmp	r4, r0
 80152e6:	4623      	mov	r3, r4
 80152e8:	d807      	bhi.n	80152fa <memmove+0x20>
 80152ea:	1e43      	subs	r3, r0, #1
 80152ec:	42a1      	cmp	r1, r4
 80152ee:	d008      	beq.n	8015302 <memmove+0x28>
 80152f0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80152f4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80152f8:	e7f8      	b.n	80152ec <memmove+0x12>
 80152fa:	4402      	add	r2, r0
 80152fc:	4601      	mov	r1, r0
 80152fe:	428a      	cmp	r2, r1
 8015300:	d100      	bne.n	8015304 <memmove+0x2a>
 8015302:	bd10      	pop	{r4, pc}
 8015304:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015308:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801530c:	e7f7      	b.n	80152fe <memmove+0x24>

0801530e <memset>:
 801530e:	4402      	add	r2, r0
 8015310:	4603      	mov	r3, r0
 8015312:	4293      	cmp	r3, r2
 8015314:	d100      	bne.n	8015318 <memset+0xa>
 8015316:	4770      	bx	lr
 8015318:	f803 1b01 	strb.w	r1, [r3], #1
 801531c:	e7f9      	b.n	8015312 <memset+0x4>
	...

08015320 <_close_r>:
 8015320:	b538      	push	{r3, r4, r5, lr}
 8015322:	4d06      	ldr	r5, [pc, #24]	@ (801533c <_close_r+0x1c>)
 8015324:	2300      	movs	r3, #0
 8015326:	4604      	mov	r4, r0
 8015328:	4608      	mov	r0, r1
 801532a:	602b      	str	r3, [r5, #0]
 801532c:	f7ec fe58 	bl	8001fe0 <_close>
 8015330:	1c43      	adds	r3, r0, #1
 8015332:	d102      	bne.n	801533a <_close_r+0x1a>
 8015334:	682b      	ldr	r3, [r5, #0]
 8015336:	b103      	cbz	r3, 801533a <_close_r+0x1a>
 8015338:	6023      	str	r3, [r4, #0]
 801533a:	bd38      	pop	{r3, r4, r5, pc}
 801533c:	20009dd8 	.word	0x20009dd8

08015340 <_lseek_r>:
 8015340:	b538      	push	{r3, r4, r5, lr}
 8015342:	4d07      	ldr	r5, [pc, #28]	@ (8015360 <_lseek_r+0x20>)
 8015344:	4604      	mov	r4, r0
 8015346:	4608      	mov	r0, r1
 8015348:	4611      	mov	r1, r2
 801534a:	2200      	movs	r2, #0
 801534c:	602a      	str	r2, [r5, #0]
 801534e:	461a      	mov	r2, r3
 8015350:	f7ec fe6d 	bl	800202e <_lseek>
 8015354:	1c43      	adds	r3, r0, #1
 8015356:	d102      	bne.n	801535e <_lseek_r+0x1e>
 8015358:	682b      	ldr	r3, [r5, #0]
 801535a:	b103      	cbz	r3, 801535e <_lseek_r+0x1e>
 801535c:	6023      	str	r3, [r4, #0]
 801535e:	bd38      	pop	{r3, r4, r5, pc}
 8015360:	20009dd8 	.word	0x20009dd8

08015364 <_read_r>:
 8015364:	b538      	push	{r3, r4, r5, lr}
 8015366:	4d07      	ldr	r5, [pc, #28]	@ (8015384 <_read_r+0x20>)
 8015368:	4604      	mov	r4, r0
 801536a:	4608      	mov	r0, r1
 801536c:	4611      	mov	r1, r2
 801536e:	2200      	movs	r2, #0
 8015370:	602a      	str	r2, [r5, #0]
 8015372:	461a      	mov	r2, r3
 8015374:	f7ec fdfb 	bl	8001f6e <_read>
 8015378:	1c43      	adds	r3, r0, #1
 801537a:	d102      	bne.n	8015382 <_read_r+0x1e>
 801537c:	682b      	ldr	r3, [r5, #0]
 801537e:	b103      	cbz	r3, 8015382 <_read_r+0x1e>
 8015380:	6023      	str	r3, [r4, #0]
 8015382:	bd38      	pop	{r3, r4, r5, pc}
 8015384:	20009dd8 	.word	0x20009dd8

08015388 <_sbrk_r>:
 8015388:	b538      	push	{r3, r4, r5, lr}
 801538a:	4d06      	ldr	r5, [pc, #24]	@ (80153a4 <_sbrk_r+0x1c>)
 801538c:	2300      	movs	r3, #0
 801538e:	4604      	mov	r4, r0
 8015390:	4608      	mov	r0, r1
 8015392:	602b      	str	r3, [r5, #0]
 8015394:	f7ec fe58 	bl	8002048 <_sbrk>
 8015398:	1c43      	adds	r3, r0, #1
 801539a:	d102      	bne.n	80153a2 <_sbrk_r+0x1a>
 801539c:	682b      	ldr	r3, [r5, #0]
 801539e:	b103      	cbz	r3, 80153a2 <_sbrk_r+0x1a>
 80153a0:	6023      	str	r3, [r4, #0]
 80153a2:	bd38      	pop	{r3, r4, r5, pc}
 80153a4:	20009dd8 	.word	0x20009dd8

080153a8 <_write_r>:
 80153a8:	b538      	push	{r3, r4, r5, lr}
 80153aa:	4d07      	ldr	r5, [pc, #28]	@ (80153c8 <_write_r+0x20>)
 80153ac:	4604      	mov	r4, r0
 80153ae:	4608      	mov	r0, r1
 80153b0:	4611      	mov	r1, r2
 80153b2:	2200      	movs	r2, #0
 80153b4:	602a      	str	r2, [r5, #0]
 80153b6:	461a      	mov	r2, r3
 80153b8:	f7ec fdf6 	bl	8001fa8 <_write>
 80153bc:	1c43      	adds	r3, r0, #1
 80153be:	d102      	bne.n	80153c6 <_write_r+0x1e>
 80153c0:	682b      	ldr	r3, [r5, #0]
 80153c2:	b103      	cbz	r3, 80153c6 <_write_r+0x1e>
 80153c4:	6023      	str	r3, [r4, #0]
 80153c6:	bd38      	pop	{r3, r4, r5, pc}
 80153c8:	20009dd8 	.word	0x20009dd8

080153cc <__libc_init_array>:
 80153cc:	b570      	push	{r4, r5, r6, lr}
 80153ce:	4d0d      	ldr	r5, [pc, #52]	@ (8015404 <__libc_init_array+0x38>)
 80153d0:	4c0d      	ldr	r4, [pc, #52]	@ (8015408 <__libc_init_array+0x3c>)
 80153d2:	1b64      	subs	r4, r4, r5
 80153d4:	10a4      	asrs	r4, r4, #2
 80153d6:	2600      	movs	r6, #0
 80153d8:	42a6      	cmp	r6, r4
 80153da:	d109      	bne.n	80153f0 <__libc_init_array+0x24>
 80153dc:	4d0b      	ldr	r5, [pc, #44]	@ (801540c <__libc_init_array+0x40>)
 80153de:	4c0c      	ldr	r4, [pc, #48]	@ (8015410 <__libc_init_array+0x44>)
 80153e0:	f000 ff12 	bl	8016208 <_init>
 80153e4:	1b64      	subs	r4, r4, r5
 80153e6:	10a4      	asrs	r4, r4, #2
 80153e8:	2600      	movs	r6, #0
 80153ea:	42a6      	cmp	r6, r4
 80153ec:	d105      	bne.n	80153fa <__libc_init_array+0x2e>
 80153ee:	bd70      	pop	{r4, r5, r6, pc}
 80153f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80153f4:	4798      	blx	r3
 80153f6:	3601      	adds	r6, #1
 80153f8:	e7ee      	b.n	80153d8 <__libc_init_array+0xc>
 80153fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80153fe:	4798      	blx	r3
 8015400:	3601      	adds	r6, #1
 8015402:	e7f2      	b.n	80153ea <__libc_init_array+0x1e>
 8015404:	0801922c 	.word	0x0801922c
 8015408:	0801922c 	.word	0x0801922c
 801540c:	0801922c 	.word	0x0801922c
 8015410:	08019230 	.word	0x08019230

08015414 <__retarget_lock_init_recursive>:
 8015414:	4770      	bx	lr

08015416 <__retarget_lock_acquire_recursive>:
 8015416:	4770      	bx	lr

08015418 <__retarget_lock_release_recursive>:
 8015418:	4770      	bx	lr

0801541a <memcpy>:
 801541a:	440a      	add	r2, r1
 801541c:	4291      	cmp	r1, r2
 801541e:	f100 33ff 	add.w	r3, r0, #4294967295
 8015422:	d100      	bne.n	8015426 <memcpy+0xc>
 8015424:	4770      	bx	lr
 8015426:	b510      	push	{r4, lr}
 8015428:	f811 4b01 	ldrb.w	r4, [r1], #1
 801542c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015430:	4291      	cmp	r1, r2
 8015432:	d1f9      	bne.n	8015428 <memcpy+0xe>
 8015434:	bd10      	pop	{r4, pc}
	...

08015438 <__assert_func>:
 8015438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801543a:	4614      	mov	r4, r2
 801543c:	461a      	mov	r2, r3
 801543e:	4b09      	ldr	r3, [pc, #36]	@ (8015464 <__assert_func+0x2c>)
 8015440:	681b      	ldr	r3, [r3, #0]
 8015442:	4605      	mov	r5, r0
 8015444:	68d8      	ldr	r0, [r3, #12]
 8015446:	b954      	cbnz	r4, 801545e <__assert_func+0x26>
 8015448:	4b07      	ldr	r3, [pc, #28]	@ (8015468 <__assert_func+0x30>)
 801544a:	461c      	mov	r4, r3
 801544c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015450:	9100      	str	r1, [sp, #0]
 8015452:	462b      	mov	r3, r5
 8015454:	4905      	ldr	r1, [pc, #20]	@ (801546c <__assert_func+0x34>)
 8015456:	f000 fd2b 	bl	8015eb0 <fiprintf>
 801545a:	f000 fdcf 	bl	8015ffc <abort>
 801545e:	4b04      	ldr	r3, [pc, #16]	@ (8015470 <__assert_func+0x38>)
 8015460:	e7f4      	b.n	801544c <__assert_func+0x14>
 8015462:	bf00      	nop
 8015464:	20000038 	.word	0x20000038
 8015468:	080191f0 	.word	0x080191f0
 801546c:	080191c2 	.word	0x080191c2
 8015470:	080191b5 	.word	0x080191b5

08015474 <_free_r>:
 8015474:	b538      	push	{r3, r4, r5, lr}
 8015476:	4605      	mov	r5, r0
 8015478:	2900      	cmp	r1, #0
 801547a:	d041      	beq.n	8015500 <_free_r+0x8c>
 801547c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015480:	1f0c      	subs	r4, r1, #4
 8015482:	2b00      	cmp	r3, #0
 8015484:	bfb8      	it	lt
 8015486:	18e4      	addlt	r4, r4, r3
 8015488:	f7ff fd96 	bl	8014fb8 <__malloc_lock>
 801548c:	4a1d      	ldr	r2, [pc, #116]	@ (8015504 <_free_r+0x90>)
 801548e:	6813      	ldr	r3, [r2, #0]
 8015490:	b933      	cbnz	r3, 80154a0 <_free_r+0x2c>
 8015492:	6063      	str	r3, [r4, #4]
 8015494:	6014      	str	r4, [r2, #0]
 8015496:	4628      	mov	r0, r5
 8015498:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801549c:	f7ff bd92 	b.w	8014fc4 <__malloc_unlock>
 80154a0:	42a3      	cmp	r3, r4
 80154a2:	d908      	bls.n	80154b6 <_free_r+0x42>
 80154a4:	6820      	ldr	r0, [r4, #0]
 80154a6:	1821      	adds	r1, r4, r0
 80154a8:	428b      	cmp	r3, r1
 80154aa:	bf01      	itttt	eq
 80154ac:	6819      	ldreq	r1, [r3, #0]
 80154ae:	685b      	ldreq	r3, [r3, #4]
 80154b0:	1809      	addeq	r1, r1, r0
 80154b2:	6021      	streq	r1, [r4, #0]
 80154b4:	e7ed      	b.n	8015492 <_free_r+0x1e>
 80154b6:	461a      	mov	r2, r3
 80154b8:	685b      	ldr	r3, [r3, #4]
 80154ba:	b10b      	cbz	r3, 80154c0 <_free_r+0x4c>
 80154bc:	42a3      	cmp	r3, r4
 80154be:	d9fa      	bls.n	80154b6 <_free_r+0x42>
 80154c0:	6811      	ldr	r1, [r2, #0]
 80154c2:	1850      	adds	r0, r2, r1
 80154c4:	42a0      	cmp	r0, r4
 80154c6:	d10b      	bne.n	80154e0 <_free_r+0x6c>
 80154c8:	6820      	ldr	r0, [r4, #0]
 80154ca:	4401      	add	r1, r0
 80154cc:	1850      	adds	r0, r2, r1
 80154ce:	4283      	cmp	r3, r0
 80154d0:	6011      	str	r1, [r2, #0]
 80154d2:	d1e0      	bne.n	8015496 <_free_r+0x22>
 80154d4:	6818      	ldr	r0, [r3, #0]
 80154d6:	685b      	ldr	r3, [r3, #4]
 80154d8:	6053      	str	r3, [r2, #4]
 80154da:	4408      	add	r0, r1
 80154dc:	6010      	str	r0, [r2, #0]
 80154de:	e7da      	b.n	8015496 <_free_r+0x22>
 80154e0:	d902      	bls.n	80154e8 <_free_r+0x74>
 80154e2:	230c      	movs	r3, #12
 80154e4:	602b      	str	r3, [r5, #0]
 80154e6:	e7d6      	b.n	8015496 <_free_r+0x22>
 80154e8:	6820      	ldr	r0, [r4, #0]
 80154ea:	1821      	adds	r1, r4, r0
 80154ec:	428b      	cmp	r3, r1
 80154ee:	bf04      	itt	eq
 80154f0:	6819      	ldreq	r1, [r3, #0]
 80154f2:	685b      	ldreq	r3, [r3, #4]
 80154f4:	6063      	str	r3, [r4, #4]
 80154f6:	bf04      	itt	eq
 80154f8:	1809      	addeq	r1, r1, r0
 80154fa:	6021      	streq	r1, [r4, #0]
 80154fc:	6054      	str	r4, [r2, #4]
 80154fe:	e7ca      	b.n	8015496 <_free_r+0x22>
 8015500:	bd38      	pop	{r3, r4, r5, pc}
 8015502:	bf00      	nop
 8015504:	20009c98 	.word	0x20009c98

08015508 <__ssputs_r>:
 8015508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801550c:	688e      	ldr	r6, [r1, #8]
 801550e:	461f      	mov	r7, r3
 8015510:	42be      	cmp	r6, r7
 8015512:	680b      	ldr	r3, [r1, #0]
 8015514:	4682      	mov	sl, r0
 8015516:	460c      	mov	r4, r1
 8015518:	4690      	mov	r8, r2
 801551a:	d82d      	bhi.n	8015578 <__ssputs_r+0x70>
 801551c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015520:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015524:	d026      	beq.n	8015574 <__ssputs_r+0x6c>
 8015526:	6965      	ldr	r5, [r4, #20]
 8015528:	6909      	ldr	r1, [r1, #16]
 801552a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801552e:	eba3 0901 	sub.w	r9, r3, r1
 8015532:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015536:	1c7b      	adds	r3, r7, #1
 8015538:	444b      	add	r3, r9
 801553a:	106d      	asrs	r5, r5, #1
 801553c:	429d      	cmp	r5, r3
 801553e:	bf38      	it	cc
 8015540:	461d      	movcc	r5, r3
 8015542:	0553      	lsls	r3, r2, #21
 8015544:	d527      	bpl.n	8015596 <__ssputs_r+0x8e>
 8015546:	4629      	mov	r1, r5
 8015548:	f7ff fcb6 	bl	8014eb8 <_malloc_r>
 801554c:	4606      	mov	r6, r0
 801554e:	b360      	cbz	r0, 80155aa <__ssputs_r+0xa2>
 8015550:	6921      	ldr	r1, [r4, #16]
 8015552:	464a      	mov	r2, r9
 8015554:	f7ff ff61 	bl	801541a <memcpy>
 8015558:	89a3      	ldrh	r3, [r4, #12]
 801555a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801555e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015562:	81a3      	strh	r3, [r4, #12]
 8015564:	6126      	str	r6, [r4, #16]
 8015566:	6165      	str	r5, [r4, #20]
 8015568:	444e      	add	r6, r9
 801556a:	eba5 0509 	sub.w	r5, r5, r9
 801556e:	6026      	str	r6, [r4, #0]
 8015570:	60a5      	str	r5, [r4, #8]
 8015572:	463e      	mov	r6, r7
 8015574:	42be      	cmp	r6, r7
 8015576:	d900      	bls.n	801557a <__ssputs_r+0x72>
 8015578:	463e      	mov	r6, r7
 801557a:	6820      	ldr	r0, [r4, #0]
 801557c:	4632      	mov	r2, r6
 801557e:	4641      	mov	r1, r8
 8015580:	f7ff feab 	bl	80152da <memmove>
 8015584:	68a3      	ldr	r3, [r4, #8]
 8015586:	1b9b      	subs	r3, r3, r6
 8015588:	60a3      	str	r3, [r4, #8]
 801558a:	6823      	ldr	r3, [r4, #0]
 801558c:	4433      	add	r3, r6
 801558e:	6023      	str	r3, [r4, #0]
 8015590:	2000      	movs	r0, #0
 8015592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015596:	462a      	mov	r2, r5
 8015598:	f000 fd37 	bl	801600a <_realloc_r>
 801559c:	4606      	mov	r6, r0
 801559e:	2800      	cmp	r0, #0
 80155a0:	d1e0      	bne.n	8015564 <__ssputs_r+0x5c>
 80155a2:	6921      	ldr	r1, [r4, #16]
 80155a4:	4650      	mov	r0, sl
 80155a6:	f7ff ff65 	bl	8015474 <_free_r>
 80155aa:	230c      	movs	r3, #12
 80155ac:	f8ca 3000 	str.w	r3, [sl]
 80155b0:	89a3      	ldrh	r3, [r4, #12]
 80155b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80155b6:	81a3      	strh	r3, [r4, #12]
 80155b8:	f04f 30ff 	mov.w	r0, #4294967295
 80155bc:	e7e9      	b.n	8015592 <__ssputs_r+0x8a>
	...

080155c0 <_svfiprintf_r>:
 80155c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80155c4:	4698      	mov	r8, r3
 80155c6:	898b      	ldrh	r3, [r1, #12]
 80155c8:	061b      	lsls	r3, r3, #24
 80155ca:	b09d      	sub	sp, #116	@ 0x74
 80155cc:	4607      	mov	r7, r0
 80155ce:	460d      	mov	r5, r1
 80155d0:	4614      	mov	r4, r2
 80155d2:	d510      	bpl.n	80155f6 <_svfiprintf_r+0x36>
 80155d4:	690b      	ldr	r3, [r1, #16]
 80155d6:	b973      	cbnz	r3, 80155f6 <_svfiprintf_r+0x36>
 80155d8:	2140      	movs	r1, #64	@ 0x40
 80155da:	f7ff fc6d 	bl	8014eb8 <_malloc_r>
 80155de:	6028      	str	r0, [r5, #0]
 80155e0:	6128      	str	r0, [r5, #16]
 80155e2:	b930      	cbnz	r0, 80155f2 <_svfiprintf_r+0x32>
 80155e4:	230c      	movs	r3, #12
 80155e6:	603b      	str	r3, [r7, #0]
 80155e8:	f04f 30ff 	mov.w	r0, #4294967295
 80155ec:	b01d      	add	sp, #116	@ 0x74
 80155ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155f2:	2340      	movs	r3, #64	@ 0x40
 80155f4:	616b      	str	r3, [r5, #20]
 80155f6:	2300      	movs	r3, #0
 80155f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80155fa:	2320      	movs	r3, #32
 80155fc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015600:	f8cd 800c 	str.w	r8, [sp, #12]
 8015604:	2330      	movs	r3, #48	@ 0x30
 8015606:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80157a4 <_svfiprintf_r+0x1e4>
 801560a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801560e:	f04f 0901 	mov.w	r9, #1
 8015612:	4623      	mov	r3, r4
 8015614:	469a      	mov	sl, r3
 8015616:	f813 2b01 	ldrb.w	r2, [r3], #1
 801561a:	b10a      	cbz	r2, 8015620 <_svfiprintf_r+0x60>
 801561c:	2a25      	cmp	r2, #37	@ 0x25
 801561e:	d1f9      	bne.n	8015614 <_svfiprintf_r+0x54>
 8015620:	ebba 0b04 	subs.w	fp, sl, r4
 8015624:	d00b      	beq.n	801563e <_svfiprintf_r+0x7e>
 8015626:	465b      	mov	r3, fp
 8015628:	4622      	mov	r2, r4
 801562a:	4629      	mov	r1, r5
 801562c:	4638      	mov	r0, r7
 801562e:	f7ff ff6b 	bl	8015508 <__ssputs_r>
 8015632:	3001      	adds	r0, #1
 8015634:	f000 80a7 	beq.w	8015786 <_svfiprintf_r+0x1c6>
 8015638:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801563a:	445a      	add	r2, fp
 801563c:	9209      	str	r2, [sp, #36]	@ 0x24
 801563e:	f89a 3000 	ldrb.w	r3, [sl]
 8015642:	2b00      	cmp	r3, #0
 8015644:	f000 809f 	beq.w	8015786 <_svfiprintf_r+0x1c6>
 8015648:	2300      	movs	r3, #0
 801564a:	f04f 32ff 	mov.w	r2, #4294967295
 801564e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015652:	f10a 0a01 	add.w	sl, sl, #1
 8015656:	9304      	str	r3, [sp, #16]
 8015658:	9307      	str	r3, [sp, #28]
 801565a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801565e:	931a      	str	r3, [sp, #104]	@ 0x68
 8015660:	4654      	mov	r4, sl
 8015662:	2205      	movs	r2, #5
 8015664:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015668:	484e      	ldr	r0, [pc, #312]	@ (80157a4 <_svfiprintf_r+0x1e4>)
 801566a:	f7ea fdf1 	bl	8000250 <memchr>
 801566e:	9a04      	ldr	r2, [sp, #16]
 8015670:	b9d8      	cbnz	r0, 80156aa <_svfiprintf_r+0xea>
 8015672:	06d0      	lsls	r0, r2, #27
 8015674:	bf44      	itt	mi
 8015676:	2320      	movmi	r3, #32
 8015678:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801567c:	0711      	lsls	r1, r2, #28
 801567e:	bf44      	itt	mi
 8015680:	232b      	movmi	r3, #43	@ 0x2b
 8015682:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015686:	f89a 3000 	ldrb.w	r3, [sl]
 801568a:	2b2a      	cmp	r3, #42	@ 0x2a
 801568c:	d015      	beq.n	80156ba <_svfiprintf_r+0xfa>
 801568e:	9a07      	ldr	r2, [sp, #28]
 8015690:	4654      	mov	r4, sl
 8015692:	2000      	movs	r0, #0
 8015694:	f04f 0c0a 	mov.w	ip, #10
 8015698:	4621      	mov	r1, r4
 801569a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801569e:	3b30      	subs	r3, #48	@ 0x30
 80156a0:	2b09      	cmp	r3, #9
 80156a2:	d94b      	bls.n	801573c <_svfiprintf_r+0x17c>
 80156a4:	b1b0      	cbz	r0, 80156d4 <_svfiprintf_r+0x114>
 80156a6:	9207      	str	r2, [sp, #28]
 80156a8:	e014      	b.n	80156d4 <_svfiprintf_r+0x114>
 80156aa:	eba0 0308 	sub.w	r3, r0, r8
 80156ae:	fa09 f303 	lsl.w	r3, r9, r3
 80156b2:	4313      	orrs	r3, r2
 80156b4:	9304      	str	r3, [sp, #16]
 80156b6:	46a2      	mov	sl, r4
 80156b8:	e7d2      	b.n	8015660 <_svfiprintf_r+0xa0>
 80156ba:	9b03      	ldr	r3, [sp, #12]
 80156bc:	1d19      	adds	r1, r3, #4
 80156be:	681b      	ldr	r3, [r3, #0]
 80156c0:	9103      	str	r1, [sp, #12]
 80156c2:	2b00      	cmp	r3, #0
 80156c4:	bfbb      	ittet	lt
 80156c6:	425b      	neglt	r3, r3
 80156c8:	f042 0202 	orrlt.w	r2, r2, #2
 80156cc:	9307      	strge	r3, [sp, #28]
 80156ce:	9307      	strlt	r3, [sp, #28]
 80156d0:	bfb8      	it	lt
 80156d2:	9204      	strlt	r2, [sp, #16]
 80156d4:	7823      	ldrb	r3, [r4, #0]
 80156d6:	2b2e      	cmp	r3, #46	@ 0x2e
 80156d8:	d10a      	bne.n	80156f0 <_svfiprintf_r+0x130>
 80156da:	7863      	ldrb	r3, [r4, #1]
 80156dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80156de:	d132      	bne.n	8015746 <_svfiprintf_r+0x186>
 80156e0:	9b03      	ldr	r3, [sp, #12]
 80156e2:	1d1a      	adds	r2, r3, #4
 80156e4:	681b      	ldr	r3, [r3, #0]
 80156e6:	9203      	str	r2, [sp, #12]
 80156e8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80156ec:	3402      	adds	r4, #2
 80156ee:	9305      	str	r3, [sp, #20]
 80156f0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80157b4 <_svfiprintf_r+0x1f4>
 80156f4:	7821      	ldrb	r1, [r4, #0]
 80156f6:	2203      	movs	r2, #3
 80156f8:	4650      	mov	r0, sl
 80156fa:	f7ea fda9 	bl	8000250 <memchr>
 80156fe:	b138      	cbz	r0, 8015710 <_svfiprintf_r+0x150>
 8015700:	9b04      	ldr	r3, [sp, #16]
 8015702:	eba0 000a 	sub.w	r0, r0, sl
 8015706:	2240      	movs	r2, #64	@ 0x40
 8015708:	4082      	lsls	r2, r0
 801570a:	4313      	orrs	r3, r2
 801570c:	3401      	adds	r4, #1
 801570e:	9304      	str	r3, [sp, #16]
 8015710:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015714:	4824      	ldr	r0, [pc, #144]	@ (80157a8 <_svfiprintf_r+0x1e8>)
 8015716:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801571a:	2206      	movs	r2, #6
 801571c:	f7ea fd98 	bl	8000250 <memchr>
 8015720:	2800      	cmp	r0, #0
 8015722:	d036      	beq.n	8015792 <_svfiprintf_r+0x1d2>
 8015724:	4b21      	ldr	r3, [pc, #132]	@ (80157ac <_svfiprintf_r+0x1ec>)
 8015726:	bb1b      	cbnz	r3, 8015770 <_svfiprintf_r+0x1b0>
 8015728:	9b03      	ldr	r3, [sp, #12]
 801572a:	3307      	adds	r3, #7
 801572c:	f023 0307 	bic.w	r3, r3, #7
 8015730:	3308      	adds	r3, #8
 8015732:	9303      	str	r3, [sp, #12]
 8015734:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015736:	4433      	add	r3, r6
 8015738:	9309      	str	r3, [sp, #36]	@ 0x24
 801573a:	e76a      	b.n	8015612 <_svfiprintf_r+0x52>
 801573c:	fb0c 3202 	mla	r2, ip, r2, r3
 8015740:	460c      	mov	r4, r1
 8015742:	2001      	movs	r0, #1
 8015744:	e7a8      	b.n	8015698 <_svfiprintf_r+0xd8>
 8015746:	2300      	movs	r3, #0
 8015748:	3401      	adds	r4, #1
 801574a:	9305      	str	r3, [sp, #20]
 801574c:	4619      	mov	r1, r3
 801574e:	f04f 0c0a 	mov.w	ip, #10
 8015752:	4620      	mov	r0, r4
 8015754:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015758:	3a30      	subs	r2, #48	@ 0x30
 801575a:	2a09      	cmp	r2, #9
 801575c:	d903      	bls.n	8015766 <_svfiprintf_r+0x1a6>
 801575e:	2b00      	cmp	r3, #0
 8015760:	d0c6      	beq.n	80156f0 <_svfiprintf_r+0x130>
 8015762:	9105      	str	r1, [sp, #20]
 8015764:	e7c4      	b.n	80156f0 <_svfiprintf_r+0x130>
 8015766:	fb0c 2101 	mla	r1, ip, r1, r2
 801576a:	4604      	mov	r4, r0
 801576c:	2301      	movs	r3, #1
 801576e:	e7f0      	b.n	8015752 <_svfiprintf_r+0x192>
 8015770:	ab03      	add	r3, sp, #12
 8015772:	9300      	str	r3, [sp, #0]
 8015774:	462a      	mov	r2, r5
 8015776:	4b0e      	ldr	r3, [pc, #56]	@ (80157b0 <_svfiprintf_r+0x1f0>)
 8015778:	a904      	add	r1, sp, #16
 801577a:	4638      	mov	r0, r7
 801577c:	f3af 8000 	nop.w
 8015780:	1c42      	adds	r2, r0, #1
 8015782:	4606      	mov	r6, r0
 8015784:	d1d6      	bne.n	8015734 <_svfiprintf_r+0x174>
 8015786:	89ab      	ldrh	r3, [r5, #12]
 8015788:	065b      	lsls	r3, r3, #25
 801578a:	f53f af2d 	bmi.w	80155e8 <_svfiprintf_r+0x28>
 801578e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015790:	e72c      	b.n	80155ec <_svfiprintf_r+0x2c>
 8015792:	ab03      	add	r3, sp, #12
 8015794:	9300      	str	r3, [sp, #0]
 8015796:	462a      	mov	r2, r5
 8015798:	4b05      	ldr	r3, [pc, #20]	@ (80157b0 <_svfiprintf_r+0x1f0>)
 801579a:	a904      	add	r1, sp, #16
 801579c:	4638      	mov	r0, r7
 801579e:	f000 f9bb 	bl	8015b18 <_printf_i>
 80157a2:	e7ed      	b.n	8015780 <_svfiprintf_r+0x1c0>
 80157a4:	080191f1 	.word	0x080191f1
 80157a8:	080191fb 	.word	0x080191fb
 80157ac:	00000000 	.word	0x00000000
 80157b0:	08015509 	.word	0x08015509
 80157b4:	080191f7 	.word	0x080191f7

080157b8 <__sfputc_r>:
 80157b8:	6893      	ldr	r3, [r2, #8]
 80157ba:	3b01      	subs	r3, #1
 80157bc:	2b00      	cmp	r3, #0
 80157be:	b410      	push	{r4}
 80157c0:	6093      	str	r3, [r2, #8]
 80157c2:	da08      	bge.n	80157d6 <__sfputc_r+0x1e>
 80157c4:	6994      	ldr	r4, [r2, #24]
 80157c6:	42a3      	cmp	r3, r4
 80157c8:	db01      	blt.n	80157ce <__sfputc_r+0x16>
 80157ca:	290a      	cmp	r1, #10
 80157cc:	d103      	bne.n	80157d6 <__sfputc_r+0x1e>
 80157ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80157d2:	f000 bb7f 	b.w	8015ed4 <__swbuf_r>
 80157d6:	6813      	ldr	r3, [r2, #0]
 80157d8:	1c58      	adds	r0, r3, #1
 80157da:	6010      	str	r0, [r2, #0]
 80157dc:	7019      	strb	r1, [r3, #0]
 80157de:	4608      	mov	r0, r1
 80157e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80157e4:	4770      	bx	lr

080157e6 <__sfputs_r>:
 80157e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80157e8:	4606      	mov	r6, r0
 80157ea:	460f      	mov	r7, r1
 80157ec:	4614      	mov	r4, r2
 80157ee:	18d5      	adds	r5, r2, r3
 80157f0:	42ac      	cmp	r4, r5
 80157f2:	d101      	bne.n	80157f8 <__sfputs_r+0x12>
 80157f4:	2000      	movs	r0, #0
 80157f6:	e007      	b.n	8015808 <__sfputs_r+0x22>
 80157f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80157fc:	463a      	mov	r2, r7
 80157fe:	4630      	mov	r0, r6
 8015800:	f7ff ffda 	bl	80157b8 <__sfputc_r>
 8015804:	1c43      	adds	r3, r0, #1
 8015806:	d1f3      	bne.n	80157f0 <__sfputs_r+0xa>
 8015808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801580c <_vfiprintf_r>:
 801580c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015810:	460d      	mov	r5, r1
 8015812:	b09d      	sub	sp, #116	@ 0x74
 8015814:	4614      	mov	r4, r2
 8015816:	4698      	mov	r8, r3
 8015818:	4606      	mov	r6, r0
 801581a:	b118      	cbz	r0, 8015824 <_vfiprintf_r+0x18>
 801581c:	6a03      	ldr	r3, [r0, #32]
 801581e:	b90b      	cbnz	r3, 8015824 <_vfiprintf_r+0x18>
 8015820:	f7ff fca0 	bl	8015164 <__sinit>
 8015824:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015826:	07d9      	lsls	r1, r3, #31
 8015828:	d405      	bmi.n	8015836 <_vfiprintf_r+0x2a>
 801582a:	89ab      	ldrh	r3, [r5, #12]
 801582c:	059a      	lsls	r2, r3, #22
 801582e:	d402      	bmi.n	8015836 <_vfiprintf_r+0x2a>
 8015830:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015832:	f7ff fdf0 	bl	8015416 <__retarget_lock_acquire_recursive>
 8015836:	89ab      	ldrh	r3, [r5, #12]
 8015838:	071b      	lsls	r3, r3, #28
 801583a:	d501      	bpl.n	8015840 <_vfiprintf_r+0x34>
 801583c:	692b      	ldr	r3, [r5, #16]
 801583e:	b99b      	cbnz	r3, 8015868 <_vfiprintf_r+0x5c>
 8015840:	4629      	mov	r1, r5
 8015842:	4630      	mov	r0, r6
 8015844:	f000 fb84 	bl	8015f50 <__swsetup_r>
 8015848:	b170      	cbz	r0, 8015868 <_vfiprintf_r+0x5c>
 801584a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801584c:	07dc      	lsls	r4, r3, #31
 801584e:	d504      	bpl.n	801585a <_vfiprintf_r+0x4e>
 8015850:	f04f 30ff 	mov.w	r0, #4294967295
 8015854:	b01d      	add	sp, #116	@ 0x74
 8015856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801585a:	89ab      	ldrh	r3, [r5, #12]
 801585c:	0598      	lsls	r0, r3, #22
 801585e:	d4f7      	bmi.n	8015850 <_vfiprintf_r+0x44>
 8015860:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015862:	f7ff fdd9 	bl	8015418 <__retarget_lock_release_recursive>
 8015866:	e7f3      	b.n	8015850 <_vfiprintf_r+0x44>
 8015868:	2300      	movs	r3, #0
 801586a:	9309      	str	r3, [sp, #36]	@ 0x24
 801586c:	2320      	movs	r3, #32
 801586e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015872:	f8cd 800c 	str.w	r8, [sp, #12]
 8015876:	2330      	movs	r3, #48	@ 0x30
 8015878:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015a28 <_vfiprintf_r+0x21c>
 801587c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015880:	f04f 0901 	mov.w	r9, #1
 8015884:	4623      	mov	r3, r4
 8015886:	469a      	mov	sl, r3
 8015888:	f813 2b01 	ldrb.w	r2, [r3], #1
 801588c:	b10a      	cbz	r2, 8015892 <_vfiprintf_r+0x86>
 801588e:	2a25      	cmp	r2, #37	@ 0x25
 8015890:	d1f9      	bne.n	8015886 <_vfiprintf_r+0x7a>
 8015892:	ebba 0b04 	subs.w	fp, sl, r4
 8015896:	d00b      	beq.n	80158b0 <_vfiprintf_r+0xa4>
 8015898:	465b      	mov	r3, fp
 801589a:	4622      	mov	r2, r4
 801589c:	4629      	mov	r1, r5
 801589e:	4630      	mov	r0, r6
 80158a0:	f7ff ffa1 	bl	80157e6 <__sfputs_r>
 80158a4:	3001      	adds	r0, #1
 80158a6:	f000 80a7 	beq.w	80159f8 <_vfiprintf_r+0x1ec>
 80158aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80158ac:	445a      	add	r2, fp
 80158ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80158b0:	f89a 3000 	ldrb.w	r3, [sl]
 80158b4:	2b00      	cmp	r3, #0
 80158b6:	f000 809f 	beq.w	80159f8 <_vfiprintf_r+0x1ec>
 80158ba:	2300      	movs	r3, #0
 80158bc:	f04f 32ff 	mov.w	r2, #4294967295
 80158c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80158c4:	f10a 0a01 	add.w	sl, sl, #1
 80158c8:	9304      	str	r3, [sp, #16]
 80158ca:	9307      	str	r3, [sp, #28]
 80158cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80158d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80158d2:	4654      	mov	r4, sl
 80158d4:	2205      	movs	r2, #5
 80158d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80158da:	4853      	ldr	r0, [pc, #332]	@ (8015a28 <_vfiprintf_r+0x21c>)
 80158dc:	f7ea fcb8 	bl	8000250 <memchr>
 80158e0:	9a04      	ldr	r2, [sp, #16]
 80158e2:	b9d8      	cbnz	r0, 801591c <_vfiprintf_r+0x110>
 80158e4:	06d1      	lsls	r1, r2, #27
 80158e6:	bf44      	itt	mi
 80158e8:	2320      	movmi	r3, #32
 80158ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80158ee:	0713      	lsls	r3, r2, #28
 80158f0:	bf44      	itt	mi
 80158f2:	232b      	movmi	r3, #43	@ 0x2b
 80158f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80158f8:	f89a 3000 	ldrb.w	r3, [sl]
 80158fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80158fe:	d015      	beq.n	801592c <_vfiprintf_r+0x120>
 8015900:	9a07      	ldr	r2, [sp, #28]
 8015902:	4654      	mov	r4, sl
 8015904:	2000      	movs	r0, #0
 8015906:	f04f 0c0a 	mov.w	ip, #10
 801590a:	4621      	mov	r1, r4
 801590c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015910:	3b30      	subs	r3, #48	@ 0x30
 8015912:	2b09      	cmp	r3, #9
 8015914:	d94b      	bls.n	80159ae <_vfiprintf_r+0x1a2>
 8015916:	b1b0      	cbz	r0, 8015946 <_vfiprintf_r+0x13a>
 8015918:	9207      	str	r2, [sp, #28]
 801591a:	e014      	b.n	8015946 <_vfiprintf_r+0x13a>
 801591c:	eba0 0308 	sub.w	r3, r0, r8
 8015920:	fa09 f303 	lsl.w	r3, r9, r3
 8015924:	4313      	orrs	r3, r2
 8015926:	9304      	str	r3, [sp, #16]
 8015928:	46a2      	mov	sl, r4
 801592a:	e7d2      	b.n	80158d2 <_vfiprintf_r+0xc6>
 801592c:	9b03      	ldr	r3, [sp, #12]
 801592e:	1d19      	adds	r1, r3, #4
 8015930:	681b      	ldr	r3, [r3, #0]
 8015932:	9103      	str	r1, [sp, #12]
 8015934:	2b00      	cmp	r3, #0
 8015936:	bfbb      	ittet	lt
 8015938:	425b      	neglt	r3, r3
 801593a:	f042 0202 	orrlt.w	r2, r2, #2
 801593e:	9307      	strge	r3, [sp, #28]
 8015940:	9307      	strlt	r3, [sp, #28]
 8015942:	bfb8      	it	lt
 8015944:	9204      	strlt	r2, [sp, #16]
 8015946:	7823      	ldrb	r3, [r4, #0]
 8015948:	2b2e      	cmp	r3, #46	@ 0x2e
 801594a:	d10a      	bne.n	8015962 <_vfiprintf_r+0x156>
 801594c:	7863      	ldrb	r3, [r4, #1]
 801594e:	2b2a      	cmp	r3, #42	@ 0x2a
 8015950:	d132      	bne.n	80159b8 <_vfiprintf_r+0x1ac>
 8015952:	9b03      	ldr	r3, [sp, #12]
 8015954:	1d1a      	adds	r2, r3, #4
 8015956:	681b      	ldr	r3, [r3, #0]
 8015958:	9203      	str	r2, [sp, #12]
 801595a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801595e:	3402      	adds	r4, #2
 8015960:	9305      	str	r3, [sp, #20]
 8015962:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015a38 <_vfiprintf_r+0x22c>
 8015966:	7821      	ldrb	r1, [r4, #0]
 8015968:	2203      	movs	r2, #3
 801596a:	4650      	mov	r0, sl
 801596c:	f7ea fc70 	bl	8000250 <memchr>
 8015970:	b138      	cbz	r0, 8015982 <_vfiprintf_r+0x176>
 8015972:	9b04      	ldr	r3, [sp, #16]
 8015974:	eba0 000a 	sub.w	r0, r0, sl
 8015978:	2240      	movs	r2, #64	@ 0x40
 801597a:	4082      	lsls	r2, r0
 801597c:	4313      	orrs	r3, r2
 801597e:	3401      	adds	r4, #1
 8015980:	9304      	str	r3, [sp, #16]
 8015982:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015986:	4829      	ldr	r0, [pc, #164]	@ (8015a2c <_vfiprintf_r+0x220>)
 8015988:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801598c:	2206      	movs	r2, #6
 801598e:	f7ea fc5f 	bl	8000250 <memchr>
 8015992:	2800      	cmp	r0, #0
 8015994:	d03f      	beq.n	8015a16 <_vfiprintf_r+0x20a>
 8015996:	4b26      	ldr	r3, [pc, #152]	@ (8015a30 <_vfiprintf_r+0x224>)
 8015998:	bb1b      	cbnz	r3, 80159e2 <_vfiprintf_r+0x1d6>
 801599a:	9b03      	ldr	r3, [sp, #12]
 801599c:	3307      	adds	r3, #7
 801599e:	f023 0307 	bic.w	r3, r3, #7
 80159a2:	3308      	adds	r3, #8
 80159a4:	9303      	str	r3, [sp, #12]
 80159a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80159a8:	443b      	add	r3, r7
 80159aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80159ac:	e76a      	b.n	8015884 <_vfiprintf_r+0x78>
 80159ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80159b2:	460c      	mov	r4, r1
 80159b4:	2001      	movs	r0, #1
 80159b6:	e7a8      	b.n	801590a <_vfiprintf_r+0xfe>
 80159b8:	2300      	movs	r3, #0
 80159ba:	3401      	adds	r4, #1
 80159bc:	9305      	str	r3, [sp, #20]
 80159be:	4619      	mov	r1, r3
 80159c0:	f04f 0c0a 	mov.w	ip, #10
 80159c4:	4620      	mov	r0, r4
 80159c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80159ca:	3a30      	subs	r2, #48	@ 0x30
 80159cc:	2a09      	cmp	r2, #9
 80159ce:	d903      	bls.n	80159d8 <_vfiprintf_r+0x1cc>
 80159d0:	2b00      	cmp	r3, #0
 80159d2:	d0c6      	beq.n	8015962 <_vfiprintf_r+0x156>
 80159d4:	9105      	str	r1, [sp, #20]
 80159d6:	e7c4      	b.n	8015962 <_vfiprintf_r+0x156>
 80159d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80159dc:	4604      	mov	r4, r0
 80159de:	2301      	movs	r3, #1
 80159e0:	e7f0      	b.n	80159c4 <_vfiprintf_r+0x1b8>
 80159e2:	ab03      	add	r3, sp, #12
 80159e4:	9300      	str	r3, [sp, #0]
 80159e6:	462a      	mov	r2, r5
 80159e8:	4b12      	ldr	r3, [pc, #72]	@ (8015a34 <_vfiprintf_r+0x228>)
 80159ea:	a904      	add	r1, sp, #16
 80159ec:	4630      	mov	r0, r6
 80159ee:	f3af 8000 	nop.w
 80159f2:	4607      	mov	r7, r0
 80159f4:	1c78      	adds	r0, r7, #1
 80159f6:	d1d6      	bne.n	80159a6 <_vfiprintf_r+0x19a>
 80159f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80159fa:	07d9      	lsls	r1, r3, #31
 80159fc:	d405      	bmi.n	8015a0a <_vfiprintf_r+0x1fe>
 80159fe:	89ab      	ldrh	r3, [r5, #12]
 8015a00:	059a      	lsls	r2, r3, #22
 8015a02:	d402      	bmi.n	8015a0a <_vfiprintf_r+0x1fe>
 8015a04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015a06:	f7ff fd07 	bl	8015418 <__retarget_lock_release_recursive>
 8015a0a:	89ab      	ldrh	r3, [r5, #12]
 8015a0c:	065b      	lsls	r3, r3, #25
 8015a0e:	f53f af1f 	bmi.w	8015850 <_vfiprintf_r+0x44>
 8015a12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015a14:	e71e      	b.n	8015854 <_vfiprintf_r+0x48>
 8015a16:	ab03      	add	r3, sp, #12
 8015a18:	9300      	str	r3, [sp, #0]
 8015a1a:	462a      	mov	r2, r5
 8015a1c:	4b05      	ldr	r3, [pc, #20]	@ (8015a34 <_vfiprintf_r+0x228>)
 8015a1e:	a904      	add	r1, sp, #16
 8015a20:	4630      	mov	r0, r6
 8015a22:	f000 f879 	bl	8015b18 <_printf_i>
 8015a26:	e7e4      	b.n	80159f2 <_vfiprintf_r+0x1e6>
 8015a28:	080191f1 	.word	0x080191f1
 8015a2c:	080191fb 	.word	0x080191fb
 8015a30:	00000000 	.word	0x00000000
 8015a34:	080157e7 	.word	0x080157e7
 8015a38:	080191f7 	.word	0x080191f7

08015a3c <_printf_common>:
 8015a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015a40:	4616      	mov	r6, r2
 8015a42:	4698      	mov	r8, r3
 8015a44:	688a      	ldr	r2, [r1, #8]
 8015a46:	690b      	ldr	r3, [r1, #16]
 8015a48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015a4c:	4293      	cmp	r3, r2
 8015a4e:	bfb8      	it	lt
 8015a50:	4613      	movlt	r3, r2
 8015a52:	6033      	str	r3, [r6, #0]
 8015a54:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8015a58:	4607      	mov	r7, r0
 8015a5a:	460c      	mov	r4, r1
 8015a5c:	b10a      	cbz	r2, 8015a62 <_printf_common+0x26>
 8015a5e:	3301      	adds	r3, #1
 8015a60:	6033      	str	r3, [r6, #0]
 8015a62:	6823      	ldr	r3, [r4, #0]
 8015a64:	0699      	lsls	r1, r3, #26
 8015a66:	bf42      	ittt	mi
 8015a68:	6833      	ldrmi	r3, [r6, #0]
 8015a6a:	3302      	addmi	r3, #2
 8015a6c:	6033      	strmi	r3, [r6, #0]
 8015a6e:	6825      	ldr	r5, [r4, #0]
 8015a70:	f015 0506 	ands.w	r5, r5, #6
 8015a74:	d106      	bne.n	8015a84 <_printf_common+0x48>
 8015a76:	f104 0a19 	add.w	sl, r4, #25
 8015a7a:	68e3      	ldr	r3, [r4, #12]
 8015a7c:	6832      	ldr	r2, [r6, #0]
 8015a7e:	1a9b      	subs	r3, r3, r2
 8015a80:	42ab      	cmp	r3, r5
 8015a82:	dc26      	bgt.n	8015ad2 <_printf_common+0x96>
 8015a84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8015a88:	6822      	ldr	r2, [r4, #0]
 8015a8a:	3b00      	subs	r3, #0
 8015a8c:	bf18      	it	ne
 8015a8e:	2301      	movne	r3, #1
 8015a90:	0692      	lsls	r2, r2, #26
 8015a92:	d42b      	bmi.n	8015aec <_printf_common+0xb0>
 8015a94:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8015a98:	4641      	mov	r1, r8
 8015a9a:	4638      	mov	r0, r7
 8015a9c:	47c8      	blx	r9
 8015a9e:	3001      	adds	r0, #1
 8015aa0:	d01e      	beq.n	8015ae0 <_printf_common+0xa4>
 8015aa2:	6823      	ldr	r3, [r4, #0]
 8015aa4:	6922      	ldr	r2, [r4, #16]
 8015aa6:	f003 0306 	and.w	r3, r3, #6
 8015aaa:	2b04      	cmp	r3, #4
 8015aac:	bf02      	ittt	eq
 8015aae:	68e5      	ldreq	r5, [r4, #12]
 8015ab0:	6833      	ldreq	r3, [r6, #0]
 8015ab2:	1aed      	subeq	r5, r5, r3
 8015ab4:	68a3      	ldr	r3, [r4, #8]
 8015ab6:	bf0c      	ite	eq
 8015ab8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015abc:	2500      	movne	r5, #0
 8015abe:	4293      	cmp	r3, r2
 8015ac0:	bfc4      	itt	gt
 8015ac2:	1a9b      	subgt	r3, r3, r2
 8015ac4:	18ed      	addgt	r5, r5, r3
 8015ac6:	2600      	movs	r6, #0
 8015ac8:	341a      	adds	r4, #26
 8015aca:	42b5      	cmp	r5, r6
 8015acc:	d11a      	bne.n	8015b04 <_printf_common+0xc8>
 8015ace:	2000      	movs	r0, #0
 8015ad0:	e008      	b.n	8015ae4 <_printf_common+0xa8>
 8015ad2:	2301      	movs	r3, #1
 8015ad4:	4652      	mov	r2, sl
 8015ad6:	4641      	mov	r1, r8
 8015ad8:	4638      	mov	r0, r7
 8015ada:	47c8      	blx	r9
 8015adc:	3001      	adds	r0, #1
 8015ade:	d103      	bne.n	8015ae8 <_printf_common+0xac>
 8015ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8015ae4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015ae8:	3501      	adds	r5, #1
 8015aea:	e7c6      	b.n	8015a7a <_printf_common+0x3e>
 8015aec:	18e1      	adds	r1, r4, r3
 8015aee:	1c5a      	adds	r2, r3, #1
 8015af0:	2030      	movs	r0, #48	@ 0x30
 8015af2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8015af6:	4422      	add	r2, r4
 8015af8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8015afc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015b00:	3302      	adds	r3, #2
 8015b02:	e7c7      	b.n	8015a94 <_printf_common+0x58>
 8015b04:	2301      	movs	r3, #1
 8015b06:	4622      	mov	r2, r4
 8015b08:	4641      	mov	r1, r8
 8015b0a:	4638      	mov	r0, r7
 8015b0c:	47c8      	blx	r9
 8015b0e:	3001      	adds	r0, #1
 8015b10:	d0e6      	beq.n	8015ae0 <_printf_common+0xa4>
 8015b12:	3601      	adds	r6, #1
 8015b14:	e7d9      	b.n	8015aca <_printf_common+0x8e>
	...

08015b18 <_printf_i>:
 8015b18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015b1c:	7e0f      	ldrb	r7, [r1, #24]
 8015b1e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8015b20:	2f78      	cmp	r7, #120	@ 0x78
 8015b22:	4691      	mov	r9, r2
 8015b24:	4680      	mov	r8, r0
 8015b26:	460c      	mov	r4, r1
 8015b28:	469a      	mov	sl, r3
 8015b2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8015b2e:	d807      	bhi.n	8015b40 <_printf_i+0x28>
 8015b30:	2f62      	cmp	r7, #98	@ 0x62
 8015b32:	d80a      	bhi.n	8015b4a <_printf_i+0x32>
 8015b34:	2f00      	cmp	r7, #0
 8015b36:	f000 80d2 	beq.w	8015cde <_printf_i+0x1c6>
 8015b3a:	2f58      	cmp	r7, #88	@ 0x58
 8015b3c:	f000 80b9 	beq.w	8015cb2 <_printf_i+0x19a>
 8015b40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015b44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8015b48:	e03a      	b.n	8015bc0 <_printf_i+0xa8>
 8015b4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8015b4e:	2b15      	cmp	r3, #21
 8015b50:	d8f6      	bhi.n	8015b40 <_printf_i+0x28>
 8015b52:	a101      	add	r1, pc, #4	@ (adr r1, 8015b58 <_printf_i+0x40>)
 8015b54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015b58:	08015bb1 	.word	0x08015bb1
 8015b5c:	08015bc5 	.word	0x08015bc5
 8015b60:	08015b41 	.word	0x08015b41
 8015b64:	08015b41 	.word	0x08015b41
 8015b68:	08015b41 	.word	0x08015b41
 8015b6c:	08015b41 	.word	0x08015b41
 8015b70:	08015bc5 	.word	0x08015bc5
 8015b74:	08015b41 	.word	0x08015b41
 8015b78:	08015b41 	.word	0x08015b41
 8015b7c:	08015b41 	.word	0x08015b41
 8015b80:	08015b41 	.word	0x08015b41
 8015b84:	08015cc5 	.word	0x08015cc5
 8015b88:	08015bef 	.word	0x08015bef
 8015b8c:	08015c7f 	.word	0x08015c7f
 8015b90:	08015b41 	.word	0x08015b41
 8015b94:	08015b41 	.word	0x08015b41
 8015b98:	08015ce7 	.word	0x08015ce7
 8015b9c:	08015b41 	.word	0x08015b41
 8015ba0:	08015bef 	.word	0x08015bef
 8015ba4:	08015b41 	.word	0x08015b41
 8015ba8:	08015b41 	.word	0x08015b41
 8015bac:	08015c87 	.word	0x08015c87
 8015bb0:	6833      	ldr	r3, [r6, #0]
 8015bb2:	1d1a      	adds	r2, r3, #4
 8015bb4:	681b      	ldr	r3, [r3, #0]
 8015bb6:	6032      	str	r2, [r6, #0]
 8015bb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015bbc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8015bc0:	2301      	movs	r3, #1
 8015bc2:	e09d      	b.n	8015d00 <_printf_i+0x1e8>
 8015bc4:	6833      	ldr	r3, [r6, #0]
 8015bc6:	6820      	ldr	r0, [r4, #0]
 8015bc8:	1d19      	adds	r1, r3, #4
 8015bca:	6031      	str	r1, [r6, #0]
 8015bcc:	0606      	lsls	r6, r0, #24
 8015bce:	d501      	bpl.n	8015bd4 <_printf_i+0xbc>
 8015bd0:	681d      	ldr	r5, [r3, #0]
 8015bd2:	e003      	b.n	8015bdc <_printf_i+0xc4>
 8015bd4:	0645      	lsls	r5, r0, #25
 8015bd6:	d5fb      	bpl.n	8015bd0 <_printf_i+0xb8>
 8015bd8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8015bdc:	2d00      	cmp	r5, #0
 8015bde:	da03      	bge.n	8015be8 <_printf_i+0xd0>
 8015be0:	232d      	movs	r3, #45	@ 0x2d
 8015be2:	426d      	negs	r5, r5
 8015be4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015be8:	4859      	ldr	r0, [pc, #356]	@ (8015d50 <_printf_i+0x238>)
 8015bea:	230a      	movs	r3, #10
 8015bec:	e011      	b.n	8015c12 <_printf_i+0xfa>
 8015bee:	6821      	ldr	r1, [r4, #0]
 8015bf0:	6833      	ldr	r3, [r6, #0]
 8015bf2:	0608      	lsls	r0, r1, #24
 8015bf4:	f853 5b04 	ldr.w	r5, [r3], #4
 8015bf8:	d402      	bmi.n	8015c00 <_printf_i+0xe8>
 8015bfa:	0649      	lsls	r1, r1, #25
 8015bfc:	bf48      	it	mi
 8015bfe:	b2ad      	uxthmi	r5, r5
 8015c00:	2f6f      	cmp	r7, #111	@ 0x6f
 8015c02:	4853      	ldr	r0, [pc, #332]	@ (8015d50 <_printf_i+0x238>)
 8015c04:	6033      	str	r3, [r6, #0]
 8015c06:	bf14      	ite	ne
 8015c08:	230a      	movne	r3, #10
 8015c0a:	2308      	moveq	r3, #8
 8015c0c:	2100      	movs	r1, #0
 8015c0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8015c12:	6866      	ldr	r6, [r4, #4]
 8015c14:	60a6      	str	r6, [r4, #8]
 8015c16:	2e00      	cmp	r6, #0
 8015c18:	bfa2      	ittt	ge
 8015c1a:	6821      	ldrge	r1, [r4, #0]
 8015c1c:	f021 0104 	bicge.w	r1, r1, #4
 8015c20:	6021      	strge	r1, [r4, #0]
 8015c22:	b90d      	cbnz	r5, 8015c28 <_printf_i+0x110>
 8015c24:	2e00      	cmp	r6, #0
 8015c26:	d04b      	beq.n	8015cc0 <_printf_i+0x1a8>
 8015c28:	4616      	mov	r6, r2
 8015c2a:	fbb5 f1f3 	udiv	r1, r5, r3
 8015c2e:	fb03 5711 	mls	r7, r3, r1, r5
 8015c32:	5dc7      	ldrb	r7, [r0, r7]
 8015c34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8015c38:	462f      	mov	r7, r5
 8015c3a:	42bb      	cmp	r3, r7
 8015c3c:	460d      	mov	r5, r1
 8015c3e:	d9f4      	bls.n	8015c2a <_printf_i+0x112>
 8015c40:	2b08      	cmp	r3, #8
 8015c42:	d10b      	bne.n	8015c5c <_printf_i+0x144>
 8015c44:	6823      	ldr	r3, [r4, #0]
 8015c46:	07df      	lsls	r7, r3, #31
 8015c48:	d508      	bpl.n	8015c5c <_printf_i+0x144>
 8015c4a:	6923      	ldr	r3, [r4, #16]
 8015c4c:	6861      	ldr	r1, [r4, #4]
 8015c4e:	4299      	cmp	r1, r3
 8015c50:	bfde      	ittt	le
 8015c52:	2330      	movle	r3, #48	@ 0x30
 8015c54:	f806 3c01 	strble.w	r3, [r6, #-1]
 8015c58:	f106 36ff 	addle.w	r6, r6, #4294967295
 8015c5c:	1b92      	subs	r2, r2, r6
 8015c5e:	6122      	str	r2, [r4, #16]
 8015c60:	f8cd a000 	str.w	sl, [sp]
 8015c64:	464b      	mov	r3, r9
 8015c66:	aa03      	add	r2, sp, #12
 8015c68:	4621      	mov	r1, r4
 8015c6a:	4640      	mov	r0, r8
 8015c6c:	f7ff fee6 	bl	8015a3c <_printf_common>
 8015c70:	3001      	adds	r0, #1
 8015c72:	d14a      	bne.n	8015d0a <_printf_i+0x1f2>
 8015c74:	f04f 30ff 	mov.w	r0, #4294967295
 8015c78:	b004      	add	sp, #16
 8015c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015c7e:	6823      	ldr	r3, [r4, #0]
 8015c80:	f043 0320 	orr.w	r3, r3, #32
 8015c84:	6023      	str	r3, [r4, #0]
 8015c86:	4833      	ldr	r0, [pc, #204]	@ (8015d54 <_printf_i+0x23c>)
 8015c88:	2778      	movs	r7, #120	@ 0x78
 8015c8a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8015c8e:	6823      	ldr	r3, [r4, #0]
 8015c90:	6831      	ldr	r1, [r6, #0]
 8015c92:	061f      	lsls	r7, r3, #24
 8015c94:	f851 5b04 	ldr.w	r5, [r1], #4
 8015c98:	d402      	bmi.n	8015ca0 <_printf_i+0x188>
 8015c9a:	065f      	lsls	r7, r3, #25
 8015c9c:	bf48      	it	mi
 8015c9e:	b2ad      	uxthmi	r5, r5
 8015ca0:	6031      	str	r1, [r6, #0]
 8015ca2:	07d9      	lsls	r1, r3, #31
 8015ca4:	bf44      	itt	mi
 8015ca6:	f043 0320 	orrmi.w	r3, r3, #32
 8015caa:	6023      	strmi	r3, [r4, #0]
 8015cac:	b11d      	cbz	r5, 8015cb6 <_printf_i+0x19e>
 8015cae:	2310      	movs	r3, #16
 8015cb0:	e7ac      	b.n	8015c0c <_printf_i+0xf4>
 8015cb2:	4827      	ldr	r0, [pc, #156]	@ (8015d50 <_printf_i+0x238>)
 8015cb4:	e7e9      	b.n	8015c8a <_printf_i+0x172>
 8015cb6:	6823      	ldr	r3, [r4, #0]
 8015cb8:	f023 0320 	bic.w	r3, r3, #32
 8015cbc:	6023      	str	r3, [r4, #0]
 8015cbe:	e7f6      	b.n	8015cae <_printf_i+0x196>
 8015cc0:	4616      	mov	r6, r2
 8015cc2:	e7bd      	b.n	8015c40 <_printf_i+0x128>
 8015cc4:	6833      	ldr	r3, [r6, #0]
 8015cc6:	6825      	ldr	r5, [r4, #0]
 8015cc8:	6961      	ldr	r1, [r4, #20]
 8015cca:	1d18      	adds	r0, r3, #4
 8015ccc:	6030      	str	r0, [r6, #0]
 8015cce:	062e      	lsls	r6, r5, #24
 8015cd0:	681b      	ldr	r3, [r3, #0]
 8015cd2:	d501      	bpl.n	8015cd8 <_printf_i+0x1c0>
 8015cd4:	6019      	str	r1, [r3, #0]
 8015cd6:	e002      	b.n	8015cde <_printf_i+0x1c6>
 8015cd8:	0668      	lsls	r0, r5, #25
 8015cda:	d5fb      	bpl.n	8015cd4 <_printf_i+0x1bc>
 8015cdc:	8019      	strh	r1, [r3, #0]
 8015cde:	2300      	movs	r3, #0
 8015ce0:	6123      	str	r3, [r4, #16]
 8015ce2:	4616      	mov	r6, r2
 8015ce4:	e7bc      	b.n	8015c60 <_printf_i+0x148>
 8015ce6:	6833      	ldr	r3, [r6, #0]
 8015ce8:	1d1a      	adds	r2, r3, #4
 8015cea:	6032      	str	r2, [r6, #0]
 8015cec:	681e      	ldr	r6, [r3, #0]
 8015cee:	6862      	ldr	r2, [r4, #4]
 8015cf0:	2100      	movs	r1, #0
 8015cf2:	4630      	mov	r0, r6
 8015cf4:	f7ea faac 	bl	8000250 <memchr>
 8015cf8:	b108      	cbz	r0, 8015cfe <_printf_i+0x1e6>
 8015cfa:	1b80      	subs	r0, r0, r6
 8015cfc:	6060      	str	r0, [r4, #4]
 8015cfe:	6863      	ldr	r3, [r4, #4]
 8015d00:	6123      	str	r3, [r4, #16]
 8015d02:	2300      	movs	r3, #0
 8015d04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015d08:	e7aa      	b.n	8015c60 <_printf_i+0x148>
 8015d0a:	6923      	ldr	r3, [r4, #16]
 8015d0c:	4632      	mov	r2, r6
 8015d0e:	4649      	mov	r1, r9
 8015d10:	4640      	mov	r0, r8
 8015d12:	47d0      	blx	sl
 8015d14:	3001      	adds	r0, #1
 8015d16:	d0ad      	beq.n	8015c74 <_printf_i+0x15c>
 8015d18:	6823      	ldr	r3, [r4, #0]
 8015d1a:	079b      	lsls	r3, r3, #30
 8015d1c:	d413      	bmi.n	8015d46 <_printf_i+0x22e>
 8015d1e:	68e0      	ldr	r0, [r4, #12]
 8015d20:	9b03      	ldr	r3, [sp, #12]
 8015d22:	4298      	cmp	r0, r3
 8015d24:	bfb8      	it	lt
 8015d26:	4618      	movlt	r0, r3
 8015d28:	e7a6      	b.n	8015c78 <_printf_i+0x160>
 8015d2a:	2301      	movs	r3, #1
 8015d2c:	4632      	mov	r2, r6
 8015d2e:	4649      	mov	r1, r9
 8015d30:	4640      	mov	r0, r8
 8015d32:	47d0      	blx	sl
 8015d34:	3001      	adds	r0, #1
 8015d36:	d09d      	beq.n	8015c74 <_printf_i+0x15c>
 8015d38:	3501      	adds	r5, #1
 8015d3a:	68e3      	ldr	r3, [r4, #12]
 8015d3c:	9903      	ldr	r1, [sp, #12]
 8015d3e:	1a5b      	subs	r3, r3, r1
 8015d40:	42ab      	cmp	r3, r5
 8015d42:	dcf2      	bgt.n	8015d2a <_printf_i+0x212>
 8015d44:	e7eb      	b.n	8015d1e <_printf_i+0x206>
 8015d46:	2500      	movs	r5, #0
 8015d48:	f104 0619 	add.w	r6, r4, #25
 8015d4c:	e7f5      	b.n	8015d3a <_printf_i+0x222>
 8015d4e:	bf00      	nop
 8015d50:	08019202 	.word	0x08019202
 8015d54:	08019213 	.word	0x08019213

08015d58 <__sflush_r>:
 8015d58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015d60:	0716      	lsls	r6, r2, #28
 8015d62:	4605      	mov	r5, r0
 8015d64:	460c      	mov	r4, r1
 8015d66:	d454      	bmi.n	8015e12 <__sflush_r+0xba>
 8015d68:	684b      	ldr	r3, [r1, #4]
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	dc02      	bgt.n	8015d74 <__sflush_r+0x1c>
 8015d6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015d70:	2b00      	cmp	r3, #0
 8015d72:	dd48      	ble.n	8015e06 <__sflush_r+0xae>
 8015d74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015d76:	2e00      	cmp	r6, #0
 8015d78:	d045      	beq.n	8015e06 <__sflush_r+0xae>
 8015d7a:	2300      	movs	r3, #0
 8015d7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015d80:	682f      	ldr	r7, [r5, #0]
 8015d82:	6a21      	ldr	r1, [r4, #32]
 8015d84:	602b      	str	r3, [r5, #0]
 8015d86:	d030      	beq.n	8015dea <__sflush_r+0x92>
 8015d88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8015d8a:	89a3      	ldrh	r3, [r4, #12]
 8015d8c:	0759      	lsls	r1, r3, #29
 8015d8e:	d505      	bpl.n	8015d9c <__sflush_r+0x44>
 8015d90:	6863      	ldr	r3, [r4, #4]
 8015d92:	1ad2      	subs	r2, r2, r3
 8015d94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015d96:	b10b      	cbz	r3, 8015d9c <__sflush_r+0x44>
 8015d98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015d9a:	1ad2      	subs	r2, r2, r3
 8015d9c:	2300      	movs	r3, #0
 8015d9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015da0:	6a21      	ldr	r1, [r4, #32]
 8015da2:	4628      	mov	r0, r5
 8015da4:	47b0      	blx	r6
 8015da6:	1c43      	adds	r3, r0, #1
 8015da8:	89a3      	ldrh	r3, [r4, #12]
 8015daa:	d106      	bne.n	8015dba <__sflush_r+0x62>
 8015dac:	6829      	ldr	r1, [r5, #0]
 8015dae:	291d      	cmp	r1, #29
 8015db0:	d82b      	bhi.n	8015e0a <__sflush_r+0xb2>
 8015db2:	4a2a      	ldr	r2, [pc, #168]	@ (8015e5c <__sflush_r+0x104>)
 8015db4:	410a      	asrs	r2, r1
 8015db6:	07d6      	lsls	r6, r2, #31
 8015db8:	d427      	bmi.n	8015e0a <__sflush_r+0xb2>
 8015dba:	2200      	movs	r2, #0
 8015dbc:	6062      	str	r2, [r4, #4]
 8015dbe:	04d9      	lsls	r1, r3, #19
 8015dc0:	6922      	ldr	r2, [r4, #16]
 8015dc2:	6022      	str	r2, [r4, #0]
 8015dc4:	d504      	bpl.n	8015dd0 <__sflush_r+0x78>
 8015dc6:	1c42      	adds	r2, r0, #1
 8015dc8:	d101      	bne.n	8015dce <__sflush_r+0x76>
 8015dca:	682b      	ldr	r3, [r5, #0]
 8015dcc:	b903      	cbnz	r3, 8015dd0 <__sflush_r+0x78>
 8015dce:	6560      	str	r0, [r4, #84]	@ 0x54
 8015dd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015dd2:	602f      	str	r7, [r5, #0]
 8015dd4:	b1b9      	cbz	r1, 8015e06 <__sflush_r+0xae>
 8015dd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015dda:	4299      	cmp	r1, r3
 8015ddc:	d002      	beq.n	8015de4 <__sflush_r+0x8c>
 8015dde:	4628      	mov	r0, r5
 8015de0:	f7ff fb48 	bl	8015474 <_free_r>
 8015de4:	2300      	movs	r3, #0
 8015de6:	6363      	str	r3, [r4, #52]	@ 0x34
 8015de8:	e00d      	b.n	8015e06 <__sflush_r+0xae>
 8015dea:	2301      	movs	r3, #1
 8015dec:	4628      	mov	r0, r5
 8015dee:	47b0      	blx	r6
 8015df0:	4602      	mov	r2, r0
 8015df2:	1c50      	adds	r0, r2, #1
 8015df4:	d1c9      	bne.n	8015d8a <__sflush_r+0x32>
 8015df6:	682b      	ldr	r3, [r5, #0]
 8015df8:	2b00      	cmp	r3, #0
 8015dfa:	d0c6      	beq.n	8015d8a <__sflush_r+0x32>
 8015dfc:	2b1d      	cmp	r3, #29
 8015dfe:	d001      	beq.n	8015e04 <__sflush_r+0xac>
 8015e00:	2b16      	cmp	r3, #22
 8015e02:	d11e      	bne.n	8015e42 <__sflush_r+0xea>
 8015e04:	602f      	str	r7, [r5, #0]
 8015e06:	2000      	movs	r0, #0
 8015e08:	e022      	b.n	8015e50 <__sflush_r+0xf8>
 8015e0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015e0e:	b21b      	sxth	r3, r3
 8015e10:	e01b      	b.n	8015e4a <__sflush_r+0xf2>
 8015e12:	690f      	ldr	r7, [r1, #16]
 8015e14:	2f00      	cmp	r7, #0
 8015e16:	d0f6      	beq.n	8015e06 <__sflush_r+0xae>
 8015e18:	0793      	lsls	r3, r2, #30
 8015e1a:	680e      	ldr	r6, [r1, #0]
 8015e1c:	bf08      	it	eq
 8015e1e:	694b      	ldreq	r3, [r1, #20]
 8015e20:	600f      	str	r7, [r1, #0]
 8015e22:	bf18      	it	ne
 8015e24:	2300      	movne	r3, #0
 8015e26:	eba6 0807 	sub.w	r8, r6, r7
 8015e2a:	608b      	str	r3, [r1, #8]
 8015e2c:	f1b8 0f00 	cmp.w	r8, #0
 8015e30:	dde9      	ble.n	8015e06 <__sflush_r+0xae>
 8015e32:	6a21      	ldr	r1, [r4, #32]
 8015e34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8015e36:	4643      	mov	r3, r8
 8015e38:	463a      	mov	r2, r7
 8015e3a:	4628      	mov	r0, r5
 8015e3c:	47b0      	blx	r6
 8015e3e:	2800      	cmp	r0, #0
 8015e40:	dc08      	bgt.n	8015e54 <__sflush_r+0xfc>
 8015e42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015e46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015e4a:	81a3      	strh	r3, [r4, #12]
 8015e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8015e50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015e54:	4407      	add	r7, r0
 8015e56:	eba8 0800 	sub.w	r8, r8, r0
 8015e5a:	e7e7      	b.n	8015e2c <__sflush_r+0xd4>
 8015e5c:	dfbffffe 	.word	0xdfbffffe

08015e60 <_fflush_r>:
 8015e60:	b538      	push	{r3, r4, r5, lr}
 8015e62:	690b      	ldr	r3, [r1, #16]
 8015e64:	4605      	mov	r5, r0
 8015e66:	460c      	mov	r4, r1
 8015e68:	b913      	cbnz	r3, 8015e70 <_fflush_r+0x10>
 8015e6a:	2500      	movs	r5, #0
 8015e6c:	4628      	mov	r0, r5
 8015e6e:	bd38      	pop	{r3, r4, r5, pc}
 8015e70:	b118      	cbz	r0, 8015e7a <_fflush_r+0x1a>
 8015e72:	6a03      	ldr	r3, [r0, #32]
 8015e74:	b90b      	cbnz	r3, 8015e7a <_fflush_r+0x1a>
 8015e76:	f7ff f975 	bl	8015164 <__sinit>
 8015e7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015e7e:	2b00      	cmp	r3, #0
 8015e80:	d0f3      	beq.n	8015e6a <_fflush_r+0xa>
 8015e82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015e84:	07d0      	lsls	r0, r2, #31
 8015e86:	d404      	bmi.n	8015e92 <_fflush_r+0x32>
 8015e88:	0599      	lsls	r1, r3, #22
 8015e8a:	d402      	bmi.n	8015e92 <_fflush_r+0x32>
 8015e8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015e8e:	f7ff fac2 	bl	8015416 <__retarget_lock_acquire_recursive>
 8015e92:	4628      	mov	r0, r5
 8015e94:	4621      	mov	r1, r4
 8015e96:	f7ff ff5f 	bl	8015d58 <__sflush_r>
 8015e9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015e9c:	07da      	lsls	r2, r3, #31
 8015e9e:	4605      	mov	r5, r0
 8015ea0:	d4e4      	bmi.n	8015e6c <_fflush_r+0xc>
 8015ea2:	89a3      	ldrh	r3, [r4, #12]
 8015ea4:	059b      	lsls	r3, r3, #22
 8015ea6:	d4e1      	bmi.n	8015e6c <_fflush_r+0xc>
 8015ea8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015eaa:	f7ff fab5 	bl	8015418 <__retarget_lock_release_recursive>
 8015eae:	e7dd      	b.n	8015e6c <_fflush_r+0xc>

08015eb0 <fiprintf>:
 8015eb0:	b40e      	push	{r1, r2, r3}
 8015eb2:	b503      	push	{r0, r1, lr}
 8015eb4:	4601      	mov	r1, r0
 8015eb6:	ab03      	add	r3, sp, #12
 8015eb8:	4805      	ldr	r0, [pc, #20]	@ (8015ed0 <fiprintf+0x20>)
 8015eba:	f853 2b04 	ldr.w	r2, [r3], #4
 8015ebe:	6800      	ldr	r0, [r0, #0]
 8015ec0:	9301      	str	r3, [sp, #4]
 8015ec2:	f7ff fca3 	bl	801580c <_vfiprintf_r>
 8015ec6:	b002      	add	sp, #8
 8015ec8:	f85d eb04 	ldr.w	lr, [sp], #4
 8015ecc:	b003      	add	sp, #12
 8015ece:	4770      	bx	lr
 8015ed0:	20000038 	.word	0x20000038

08015ed4 <__swbuf_r>:
 8015ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ed6:	460e      	mov	r6, r1
 8015ed8:	4614      	mov	r4, r2
 8015eda:	4605      	mov	r5, r0
 8015edc:	b118      	cbz	r0, 8015ee6 <__swbuf_r+0x12>
 8015ede:	6a03      	ldr	r3, [r0, #32]
 8015ee0:	b90b      	cbnz	r3, 8015ee6 <__swbuf_r+0x12>
 8015ee2:	f7ff f93f 	bl	8015164 <__sinit>
 8015ee6:	69a3      	ldr	r3, [r4, #24]
 8015ee8:	60a3      	str	r3, [r4, #8]
 8015eea:	89a3      	ldrh	r3, [r4, #12]
 8015eec:	071a      	lsls	r2, r3, #28
 8015eee:	d501      	bpl.n	8015ef4 <__swbuf_r+0x20>
 8015ef0:	6923      	ldr	r3, [r4, #16]
 8015ef2:	b943      	cbnz	r3, 8015f06 <__swbuf_r+0x32>
 8015ef4:	4621      	mov	r1, r4
 8015ef6:	4628      	mov	r0, r5
 8015ef8:	f000 f82a 	bl	8015f50 <__swsetup_r>
 8015efc:	b118      	cbz	r0, 8015f06 <__swbuf_r+0x32>
 8015efe:	f04f 37ff 	mov.w	r7, #4294967295
 8015f02:	4638      	mov	r0, r7
 8015f04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015f06:	6823      	ldr	r3, [r4, #0]
 8015f08:	6922      	ldr	r2, [r4, #16]
 8015f0a:	1a98      	subs	r0, r3, r2
 8015f0c:	6963      	ldr	r3, [r4, #20]
 8015f0e:	b2f6      	uxtb	r6, r6
 8015f10:	4283      	cmp	r3, r0
 8015f12:	4637      	mov	r7, r6
 8015f14:	dc05      	bgt.n	8015f22 <__swbuf_r+0x4e>
 8015f16:	4621      	mov	r1, r4
 8015f18:	4628      	mov	r0, r5
 8015f1a:	f7ff ffa1 	bl	8015e60 <_fflush_r>
 8015f1e:	2800      	cmp	r0, #0
 8015f20:	d1ed      	bne.n	8015efe <__swbuf_r+0x2a>
 8015f22:	68a3      	ldr	r3, [r4, #8]
 8015f24:	3b01      	subs	r3, #1
 8015f26:	60a3      	str	r3, [r4, #8]
 8015f28:	6823      	ldr	r3, [r4, #0]
 8015f2a:	1c5a      	adds	r2, r3, #1
 8015f2c:	6022      	str	r2, [r4, #0]
 8015f2e:	701e      	strb	r6, [r3, #0]
 8015f30:	6962      	ldr	r2, [r4, #20]
 8015f32:	1c43      	adds	r3, r0, #1
 8015f34:	429a      	cmp	r2, r3
 8015f36:	d004      	beq.n	8015f42 <__swbuf_r+0x6e>
 8015f38:	89a3      	ldrh	r3, [r4, #12]
 8015f3a:	07db      	lsls	r3, r3, #31
 8015f3c:	d5e1      	bpl.n	8015f02 <__swbuf_r+0x2e>
 8015f3e:	2e0a      	cmp	r6, #10
 8015f40:	d1df      	bne.n	8015f02 <__swbuf_r+0x2e>
 8015f42:	4621      	mov	r1, r4
 8015f44:	4628      	mov	r0, r5
 8015f46:	f7ff ff8b 	bl	8015e60 <_fflush_r>
 8015f4a:	2800      	cmp	r0, #0
 8015f4c:	d0d9      	beq.n	8015f02 <__swbuf_r+0x2e>
 8015f4e:	e7d6      	b.n	8015efe <__swbuf_r+0x2a>

08015f50 <__swsetup_r>:
 8015f50:	b538      	push	{r3, r4, r5, lr}
 8015f52:	4b29      	ldr	r3, [pc, #164]	@ (8015ff8 <__swsetup_r+0xa8>)
 8015f54:	4605      	mov	r5, r0
 8015f56:	6818      	ldr	r0, [r3, #0]
 8015f58:	460c      	mov	r4, r1
 8015f5a:	b118      	cbz	r0, 8015f64 <__swsetup_r+0x14>
 8015f5c:	6a03      	ldr	r3, [r0, #32]
 8015f5e:	b90b      	cbnz	r3, 8015f64 <__swsetup_r+0x14>
 8015f60:	f7ff f900 	bl	8015164 <__sinit>
 8015f64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015f68:	0719      	lsls	r1, r3, #28
 8015f6a:	d422      	bmi.n	8015fb2 <__swsetup_r+0x62>
 8015f6c:	06da      	lsls	r2, r3, #27
 8015f6e:	d407      	bmi.n	8015f80 <__swsetup_r+0x30>
 8015f70:	2209      	movs	r2, #9
 8015f72:	602a      	str	r2, [r5, #0]
 8015f74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015f78:	81a3      	strh	r3, [r4, #12]
 8015f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8015f7e:	e033      	b.n	8015fe8 <__swsetup_r+0x98>
 8015f80:	0758      	lsls	r0, r3, #29
 8015f82:	d512      	bpl.n	8015faa <__swsetup_r+0x5a>
 8015f84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015f86:	b141      	cbz	r1, 8015f9a <__swsetup_r+0x4a>
 8015f88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015f8c:	4299      	cmp	r1, r3
 8015f8e:	d002      	beq.n	8015f96 <__swsetup_r+0x46>
 8015f90:	4628      	mov	r0, r5
 8015f92:	f7ff fa6f 	bl	8015474 <_free_r>
 8015f96:	2300      	movs	r3, #0
 8015f98:	6363      	str	r3, [r4, #52]	@ 0x34
 8015f9a:	89a3      	ldrh	r3, [r4, #12]
 8015f9c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015fa0:	81a3      	strh	r3, [r4, #12]
 8015fa2:	2300      	movs	r3, #0
 8015fa4:	6063      	str	r3, [r4, #4]
 8015fa6:	6923      	ldr	r3, [r4, #16]
 8015fa8:	6023      	str	r3, [r4, #0]
 8015faa:	89a3      	ldrh	r3, [r4, #12]
 8015fac:	f043 0308 	orr.w	r3, r3, #8
 8015fb0:	81a3      	strh	r3, [r4, #12]
 8015fb2:	6923      	ldr	r3, [r4, #16]
 8015fb4:	b94b      	cbnz	r3, 8015fca <__swsetup_r+0x7a>
 8015fb6:	89a3      	ldrh	r3, [r4, #12]
 8015fb8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015fbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015fc0:	d003      	beq.n	8015fca <__swsetup_r+0x7a>
 8015fc2:	4621      	mov	r1, r4
 8015fc4:	4628      	mov	r0, r5
 8015fc6:	f000 f874 	bl	80160b2 <__smakebuf_r>
 8015fca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015fce:	f013 0201 	ands.w	r2, r3, #1
 8015fd2:	d00a      	beq.n	8015fea <__swsetup_r+0x9a>
 8015fd4:	2200      	movs	r2, #0
 8015fd6:	60a2      	str	r2, [r4, #8]
 8015fd8:	6962      	ldr	r2, [r4, #20]
 8015fda:	4252      	negs	r2, r2
 8015fdc:	61a2      	str	r2, [r4, #24]
 8015fde:	6922      	ldr	r2, [r4, #16]
 8015fe0:	b942      	cbnz	r2, 8015ff4 <__swsetup_r+0xa4>
 8015fe2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015fe6:	d1c5      	bne.n	8015f74 <__swsetup_r+0x24>
 8015fe8:	bd38      	pop	{r3, r4, r5, pc}
 8015fea:	0799      	lsls	r1, r3, #30
 8015fec:	bf58      	it	pl
 8015fee:	6962      	ldrpl	r2, [r4, #20]
 8015ff0:	60a2      	str	r2, [r4, #8]
 8015ff2:	e7f4      	b.n	8015fde <__swsetup_r+0x8e>
 8015ff4:	2000      	movs	r0, #0
 8015ff6:	e7f7      	b.n	8015fe8 <__swsetup_r+0x98>
 8015ff8:	20000038 	.word	0x20000038

08015ffc <abort>:
 8015ffc:	b508      	push	{r3, lr}
 8015ffe:	2006      	movs	r0, #6
 8016000:	f000 f8bc 	bl	801617c <raise>
 8016004:	2001      	movs	r0, #1
 8016006:	f7eb ffa7 	bl	8001f58 <_exit>

0801600a <_realloc_r>:
 801600a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801600e:	4680      	mov	r8, r0
 8016010:	4615      	mov	r5, r2
 8016012:	460c      	mov	r4, r1
 8016014:	b921      	cbnz	r1, 8016020 <_realloc_r+0x16>
 8016016:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801601a:	4611      	mov	r1, r2
 801601c:	f7fe bf4c 	b.w	8014eb8 <_malloc_r>
 8016020:	b92a      	cbnz	r2, 801602e <_realloc_r+0x24>
 8016022:	f7ff fa27 	bl	8015474 <_free_r>
 8016026:	2400      	movs	r4, #0
 8016028:	4620      	mov	r0, r4
 801602a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801602e:	f000 f8e3 	bl	80161f8 <_malloc_usable_size_r>
 8016032:	4285      	cmp	r5, r0
 8016034:	4606      	mov	r6, r0
 8016036:	d802      	bhi.n	801603e <_realloc_r+0x34>
 8016038:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801603c:	d8f4      	bhi.n	8016028 <_realloc_r+0x1e>
 801603e:	4629      	mov	r1, r5
 8016040:	4640      	mov	r0, r8
 8016042:	f7fe ff39 	bl	8014eb8 <_malloc_r>
 8016046:	4607      	mov	r7, r0
 8016048:	2800      	cmp	r0, #0
 801604a:	d0ec      	beq.n	8016026 <_realloc_r+0x1c>
 801604c:	42b5      	cmp	r5, r6
 801604e:	462a      	mov	r2, r5
 8016050:	4621      	mov	r1, r4
 8016052:	bf28      	it	cs
 8016054:	4632      	movcs	r2, r6
 8016056:	f7ff f9e0 	bl	801541a <memcpy>
 801605a:	4621      	mov	r1, r4
 801605c:	4640      	mov	r0, r8
 801605e:	f7ff fa09 	bl	8015474 <_free_r>
 8016062:	463c      	mov	r4, r7
 8016064:	e7e0      	b.n	8016028 <_realloc_r+0x1e>

08016066 <__swhatbuf_r>:
 8016066:	b570      	push	{r4, r5, r6, lr}
 8016068:	460c      	mov	r4, r1
 801606a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801606e:	2900      	cmp	r1, #0
 8016070:	b096      	sub	sp, #88	@ 0x58
 8016072:	4615      	mov	r5, r2
 8016074:	461e      	mov	r6, r3
 8016076:	da0d      	bge.n	8016094 <__swhatbuf_r+0x2e>
 8016078:	89a3      	ldrh	r3, [r4, #12]
 801607a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801607e:	f04f 0100 	mov.w	r1, #0
 8016082:	bf14      	ite	ne
 8016084:	2340      	movne	r3, #64	@ 0x40
 8016086:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801608a:	2000      	movs	r0, #0
 801608c:	6031      	str	r1, [r6, #0]
 801608e:	602b      	str	r3, [r5, #0]
 8016090:	b016      	add	sp, #88	@ 0x58
 8016092:	bd70      	pop	{r4, r5, r6, pc}
 8016094:	466a      	mov	r2, sp
 8016096:	f000 f879 	bl	801618c <_fstat_r>
 801609a:	2800      	cmp	r0, #0
 801609c:	dbec      	blt.n	8016078 <__swhatbuf_r+0x12>
 801609e:	9901      	ldr	r1, [sp, #4]
 80160a0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80160a4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80160a8:	4259      	negs	r1, r3
 80160aa:	4159      	adcs	r1, r3
 80160ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80160b0:	e7eb      	b.n	801608a <__swhatbuf_r+0x24>

080160b2 <__smakebuf_r>:
 80160b2:	898b      	ldrh	r3, [r1, #12]
 80160b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80160b6:	079d      	lsls	r5, r3, #30
 80160b8:	4606      	mov	r6, r0
 80160ba:	460c      	mov	r4, r1
 80160bc:	d507      	bpl.n	80160ce <__smakebuf_r+0x1c>
 80160be:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80160c2:	6023      	str	r3, [r4, #0]
 80160c4:	6123      	str	r3, [r4, #16]
 80160c6:	2301      	movs	r3, #1
 80160c8:	6163      	str	r3, [r4, #20]
 80160ca:	b003      	add	sp, #12
 80160cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80160ce:	ab01      	add	r3, sp, #4
 80160d0:	466a      	mov	r2, sp
 80160d2:	f7ff ffc8 	bl	8016066 <__swhatbuf_r>
 80160d6:	9f00      	ldr	r7, [sp, #0]
 80160d8:	4605      	mov	r5, r0
 80160da:	4639      	mov	r1, r7
 80160dc:	4630      	mov	r0, r6
 80160de:	f7fe feeb 	bl	8014eb8 <_malloc_r>
 80160e2:	b948      	cbnz	r0, 80160f8 <__smakebuf_r+0x46>
 80160e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80160e8:	059a      	lsls	r2, r3, #22
 80160ea:	d4ee      	bmi.n	80160ca <__smakebuf_r+0x18>
 80160ec:	f023 0303 	bic.w	r3, r3, #3
 80160f0:	f043 0302 	orr.w	r3, r3, #2
 80160f4:	81a3      	strh	r3, [r4, #12]
 80160f6:	e7e2      	b.n	80160be <__smakebuf_r+0xc>
 80160f8:	89a3      	ldrh	r3, [r4, #12]
 80160fa:	6020      	str	r0, [r4, #0]
 80160fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016100:	81a3      	strh	r3, [r4, #12]
 8016102:	9b01      	ldr	r3, [sp, #4]
 8016104:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8016108:	b15b      	cbz	r3, 8016122 <__smakebuf_r+0x70>
 801610a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801610e:	4630      	mov	r0, r6
 8016110:	f000 f84e 	bl	80161b0 <_isatty_r>
 8016114:	b128      	cbz	r0, 8016122 <__smakebuf_r+0x70>
 8016116:	89a3      	ldrh	r3, [r4, #12]
 8016118:	f023 0303 	bic.w	r3, r3, #3
 801611c:	f043 0301 	orr.w	r3, r3, #1
 8016120:	81a3      	strh	r3, [r4, #12]
 8016122:	89a3      	ldrh	r3, [r4, #12]
 8016124:	431d      	orrs	r5, r3
 8016126:	81a5      	strh	r5, [r4, #12]
 8016128:	e7cf      	b.n	80160ca <__smakebuf_r+0x18>

0801612a <_raise_r>:
 801612a:	291f      	cmp	r1, #31
 801612c:	b538      	push	{r3, r4, r5, lr}
 801612e:	4605      	mov	r5, r0
 8016130:	460c      	mov	r4, r1
 8016132:	d904      	bls.n	801613e <_raise_r+0x14>
 8016134:	2316      	movs	r3, #22
 8016136:	6003      	str	r3, [r0, #0]
 8016138:	f04f 30ff 	mov.w	r0, #4294967295
 801613c:	bd38      	pop	{r3, r4, r5, pc}
 801613e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8016140:	b112      	cbz	r2, 8016148 <_raise_r+0x1e>
 8016142:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016146:	b94b      	cbnz	r3, 801615c <_raise_r+0x32>
 8016148:	4628      	mov	r0, r5
 801614a:	f000 f853 	bl	80161f4 <_getpid_r>
 801614e:	4622      	mov	r2, r4
 8016150:	4601      	mov	r1, r0
 8016152:	4628      	mov	r0, r5
 8016154:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016158:	f000 b83a 	b.w	80161d0 <_kill_r>
 801615c:	2b01      	cmp	r3, #1
 801615e:	d00a      	beq.n	8016176 <_raise_r+0x4c>
 8016160:	1c59      	adds	r1, r3, #1
 8016162:	d103      	bne.n	801616c <_raise_r+0x42>
 8016164:	2316      	movs	r3, #22
 8016166:	6003      	str	r3, [r0, #0]
 8016168:	2001      	movs	r0, #1
 801616a:	e7e7      	b.n	801613c <_raise_r+0x12>
 801616c:	2100      	movs	r1, #0
 801616e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8016172:	4620      	mov	r0, r4
 8016174:	4798      	blx	r3
 8016176:	2000      	movs	r0, #0
 8016178:	e7e0      	b.n	801613c <_raise_r+0x12>
	...

0801617c <raise>:
 801617c:	4b02      	ldr	r3, [pc, #8]	@ (8016188 <raise+0xc>)
 801617e:	4601      	mov	r1, r0
 8016180:	6818      	ldr	r0, [r3, #0]
 8016182:	f7ff bfd2 	b.w	801612a <_raise_r>
 8016186:	bf00      	nop
 8016188:	20000038 	.word	0x20000038

0801618c <_fstat_r>:
 801618c:	b538      	push	{r3, r4, r5, lr}
 801618e:	4d07      	ldr	r5, [pc, #28]	@ (80161ac <_fstat_r+0x20>)
 8016190:	2300      	movs	r3, #0
 8016192:	4604      	mov	r4, r0
 8016194:	4608      	mov	r0, r1
 8016196:	4611      	mov	r1, r2
 8016198:	602b      	str	r3, [r5, #0]
 801619a:	f7eb ff2d 	bl	8001ff8 <_fstat>
 801619e:	1c43      	adds	r3, r0, #1
 80161a0:	d102      	bne.n	80161a8 <_fstat_r+0x1c>
 80161a2:	682b      	ldr	r3, [r5, #0]
 80161a4:	b103      	cbz	r3, 80161a8 <_fstat_r+0x1c>
 80161a6:	6023      	str	r3, [r4, #0]
 80161a8:	bd38      	pop	{r3, r4, r5, pc}
 80161aa:	bf00      	nop
 80161ac:	20009dd8 	.word	0x20009dd8

080161b0 <_isatty_r>:
 80161b0:	b538      	push	{r3, r4, r5, lr}
 80161b2:	4d06      	ldr	r5, [pc, #24]	@ (80161cc <_isatty_r+0x1c>)
 80161b4:	2300      	movs	r3, #0
 80161b6:	4604      	mov	r4, r0
 80161b8:	4608      	mov	r0, r1
 80161ba:	602b      	str	r3, [r5, #0]
 80161bc:	f7eb ff2c 	bl	8002018 <_isatty>
 80161c0:	1c43      	adds	r3, r0, #1
 80161c2:	d102      	bne.n	80161ca <_isatty_r+0x1a>
 80161c4:	682b      	ldr	r3, [r5, #0]
 80161c6:	b103      	cbz	r3, 80161ca <_isatty_r+0x1a>
 80161c8:	6023      	str	r3, [r4, #0]
 80161ca:	bd38      	pop	{r3, r4, r5, pc}
 80161cc:	20009dd8 	.word	0x20009dd8

080161d0 <_kill_r>:
 80161d0:	b538      	push	{r3, r4, r5, lr}
 80161d2:	4d07      	ldr	r5, [pc, #28]	@ (80161f0 <_kill_r+0x20>)
 80161d4:	2300      	movs	r3, #0
 80161d6:	4604      	mov	r4, r0
 80161d8:	4608      	mov	r0, r1
 80161da:	4611      	mov	r1, r2
 80161dc:	602b      	str	r3, [r5, #0]
 80161de:	f7eb fea9 	bl	8001f34 <_kill>
 80161e2:	1c43      	adds	r3, r0, #1
 80161e4:	d102      	bne.n	80161ec <_kill_r+0x1c>
 80161e6:	682b      	ldr	r3, [r5, #0]
 80161e8:	b103      	cbz	r3, 80161ec <_kill_r+0x1c>
 80161ea:	6023      	str	r3, [r4, #0]
 80161ec:	bd38      	pop	{r3, r4, r5, pc}
 80161ee:	bf00      	nop
 80161f0:	20009dd8 	.word	0x20009dd8

080161f4 <_getpid_r>:
 80161f4:	f7eb be95 	b.w	8001f22 <_getpid>

080161f8 <_malloc_usable_size_r>:
 80161f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80161fc:	1f18      	subs	r0, r3, #4
 80161fe:	2b00      	cmp	r3, #0
 8016200:	bfbc      	itt	lt
 8016202:	580b      	ldrlt	r3, [r1, r0]
 8016204:	18c0      	addlt	r0, r0, r3
 8016206:	4770      	bx	lr

08016208 <_init>:
 8016208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801620a:	bf00      	nop
 801620c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801620e:	bc08      	pop	{r3}
 8016210:	469e      	mov	lr, r3
 8016212:	4770      	bx	lr

08016214 <_fini>:
 8016214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016216:	bf00      	nop
 8016218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801621a:	bc08      	pop	{r3}
 801621c:	469e      	mov	lr, r3
 801621e:	4770      	bx	lr
