Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Lab6/ --output-directory=C:/Lab6/Nios/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:C:/Lab6/Nios.sopcinfo --report-file=html:C:/Lab6/Nios.html --report-file=sip:C:/Lab6/Nios/simulation/Nios.sip --report-file=csv:C:/Lab6/Nios.csv --report-file=spd:C:/Lab6/Nios.spd --report-file=cmp:C:/Lab6/Nios.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Lab6/Nios.qsys
Progress: Loading Lab6/Nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding PIN_ENTRADA [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module PIN_ENTRADA
Progress: Adding PIN_SAIDA [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module PIN_SAIDA
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.PIN_ENTRADA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: Nios: Generating Nios "Nios" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 32 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 15 modules, 64 connections
Info: merlin_domain_transform: After transform: 30 modules, 160 connections
Info: merlin_router_transform: After transform: 38 modules, 192 connections
Info: reset_adaptation_transform: After transform: 39 modules, 151 connections
Info: merlin_network_to_switch_transform: After transform: 54 modules, 191 connections
Info: merlin_mm_transform: After transform: 54 modules, 191 connections
Info: merlin_interrupt_mapper_transform: After transform: 55 modules, 194 connections
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'Nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Nios_nios2_qsys_0 --dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0001_nios2_qsys_0_gen//Nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0001_nios2_qsys_0_gen/    --bogus  ]
Info: nios2_qsys_0: # 2022.05.29 21:22:08 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2022.05.29 21:22:08 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2022.05.29 21:22:08 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2022.05.29 21:22:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2022.05.29 21:22:08 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2022.05.29 21:22:08 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2022.05.29 21:22:08 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2022.05.29 21:22:08 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2022.05.29 21:22:08 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2022.05.29 21:22:09 (*)   Creating 'C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0001_nios2_qsys_0_gen//Nios_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2022.05.29 21:22:09 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2022.05.29 21:22:09 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2022.05.29 21:22:12 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'Nios_nios2_qsys_0'
Info: nios2_qsys_0: "Nios" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_onchip_memory2_0 --dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0002_onchip_memory2_0_gen//Nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0002_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'Nios_onchip_memory2_0'
Info: onchip_memory2_0: "Nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'Nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_jtag_uart_0 --dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0003_jtag_uart_0_gen//Nios_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0003_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'Nios_jtag_uart_0'
Info: jtag_uart_0: "Nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: PIN_ENTRADA: Starting RTL generation for module 'Nios_PIN_ENTRADA'
Info: PIN_ENTRADA:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_PIN_ENTRADA --dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0004_PIN_ENTRADA_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0004_PIN_ENTRADA_gen//Nios_PIN_ENTRADA_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0004_PIN_ENTRADA_gen/  ]
Info: PIN_ENTRADA: Done RTL generation for module 'Nios_PIN_ENTRADA'
Info: PIN_ENTRADA: "Nios" instantiated altera_avalon_pio "PIN_ENTRADA"
Info: PIN_SAIDA: Starting RTL generation for module 'Nios_PIN_SAIDA'
Info: PIN_SAIDA:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_PIN_SAIDA --dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0005_PIN_SAIDA_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0005_PIN_SAIDA_gen//Nios_PIN_SAIDA_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0005_PIN_SAIDA_gen/  ]
Info: PIN_SAIDA: Done RTL generation for module 'Nios_PIN_SAIDA'
Info: PIN_SAIDA: "Nios" instantiated altera_avalon_pio "PIN_SAIDA"
Info: sysid_qsys_0: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: sysid_qsys_0: Generated simulation model Nios_sysid_qsys_0.vho
Info: sysid_qsys_0: "Nios" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: nios2_qsys_0_instruction_master_translator: "Nios" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "Nios" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "Nios" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "Nios" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model Nios_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "Nios" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Warning: Parallel compilation is not licensed and has been disabled
Info: addr_router: "Nios" instantiated altera_merlin_router "addr_router"
Warning: Parallel compilation is not licensed and has been disabled
Info: id_router: "Nios" instantiated altera_merlin_router "id_router"
Info: rst_controller: "Nios" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: cmd_xbar_demux: Generated simulation model Nios_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "Nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: cmd_xbar_mux: Generated simulation model Nios_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "Nios" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: rsp_xbar_demux: Generated simulation model Nios_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "Nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: rsp_xbar_mux: Generated simulation model Nios_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "Nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: irq_mapper: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: irq_mapper: Generated simulation model Nios_irq_mapper.vho
Info: irq_mapper: "Nios" instantiated altera_irq_mapper "irq_mapper"
Info: Nios: Done Nios" with 20 modules, 127 files, 5418141 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Lab6/Nios.spd --output-directory=C:/Lab6/Nios/simulation/
Info: Doing: ip-make-simscript --spd=C:/Lab6/Nios.spd --output-directory=C:/Lab6/Nios/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Lab6/Nios/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Lab6/Nios/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Lab6/Nios/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	14 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Lab6/Nios/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Qsys system
Info: C:/Lab6/Nios/testbench/Nios.ipx
Info: ip-generate --project-directory=C:/Lab6/ --output-directory=C:/Lab6/ --report-file=sopcinfo:C:/Lab6/Nios.sopcinfo --report-file=html:C:/Lab6/Nios.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Lab6/Nios.qsys
Progress: Loading Lab6/Nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding PIN_ENTRADA [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module PIN_ENTRADA
Progress: Adding PIN_SAIDA [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module PIN_SAIDA
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.PIN_ENTRADA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0,01 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,01 seconds
Info: Reading index C:/altera/13.0sp1/ip/altera/altera_components.ipx
Info: C:/altera/13.0sp1/ip/altera/altera_components.ipx described 848 plugins, 0 paths, in 0,27 seconds
Info: C:/altera/13.0sp1/ip/**/* matched 97 files in 0,27 seconds
Info: C:/Users/ga/.altera.quartus/ip/13.0sp1/**/* matched 0 files in 0,00 seconds
Info: C:/Lab6/Nios/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:/Lab6/Nios/testbench/Nios.ipx
Progress: Loading Lab6/Nios.qsys
Info: C:/Lab6/* matched 14 files in 0,00 seconds
Info: C:/Lab6/ip/**/* matched 0 files in 0,00 seconds
Info: C:/Lab6/*/* matched 9 files in 0,00 seconds
Info: C:/Lab6/Nios/testbench/Nios.ipx described 0 plugins, 3 paths, in 0,01 seconds
Info: C:/Lab6/Nios/testbench/* matched 1 files in 0,01 seconds
Info: C:/Lab6/Nios/testbench/*/* matched 0 files in 0,00 seconds
Info: Reading index C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx
Info: C:/altera/13.0sp1/quartus/sopc_builder/builtin.ipx described 103 plugins, 0 paths, in 0,02 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/**/* matched 9 files in 0,02 seconds
Info: Reading index C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0,02 seconds
Info: C:/altera/13.0sp1/quartus/common/librarian/factories/**/* matched 4 files in 0,02 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0,34 seconds
Info: C:/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,34 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/13.0sp1/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: Nios
Info: TB_Gen: System design is: Nios
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property pio_0_external_connection EXPORT_OF
Info: get_instance_property PIN_ENTRADA CLASS_NAME
Info: get_instance_assignment PIN_ENTRADA testbench.partner.map.external_connection
Info: get_interface_property pio_1_external_connection EXPORT_OF
Info: get_instance_property PIN_SAIDA CLASS_NAME
Info: get_instance_assignment PIN_SAIDA testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : Nios_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : Nios_tb with all standard BFMs
Info: create_system Nios_tb
Info: add_instance Nios_inst Nios 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces Nios_inst
Info: get_instance_interface_property Nios_inst clk CLASS_NAME
Info: get_instance_interface_property Nios_inst pio_0_external_connection CLASS_NAME
Info: get_instance_interface_property Nios_inst pio_1_external_connection CLASS_NAME
Info: get_instance_interface_property Nios_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property Nios_inst clk CLASS_NAME
Info: add_instance Nios_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property Nios_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Nios_inst clk clockRate
Info: set_instance_parameter_value Nios_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value Nios_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property Nios_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property Nios_inst clk CLASS_NAME
Info: get_instance_interfaces Nios_inst_clk_bfm
Info: get_instance_interface_property Nios_inst_clk_bfm clk CLASS_NAME
Info: add_connection Nios_inst_clk_bfm.clk Nios_inst.clk
Info: get_instance_interface_property Nios_inst pio_0_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: pio_0_external_connection
Info: TB_Gen: conduit_end found: pio_0_external_connection
Info: get_instance_interface_property Nios_inst pio_0_external_connection CLASS_NAME
Info: add_instance Nios_inst_pio_0_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property Nios_inst_pio_0_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Nios_inst pio_0_external_connection associatedClock
Info: get_instance_interface_parameter_value Nios_inst pio_0_external_connection associatedReset
Info: get_instance_interface_ports Nios_inst pio_0_external_connection
Info: get_instance_interface_port_property Nios_inst pio_0_external_connection pio_0_external_connection_export ROLE
Info: get_instance_interface_port_property Nios_inst pio_0_external_connection pio_0_external_connection_export WIDTH
Info: get_instance_interface_port_property Nios_inst pio_0_external_connection pio_0_external_connection_export DIRECTION
Info: set_instance_parameter_value Nios_inst_pio_0_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value Nios_inst_pio_0_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value Nios_inst_pio_0_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value Nios_inst_pio_0_external_connection_bfm SIGNAL_WIDTHS 3
Info: set_instance_parameter_value Nios_inst_pio_0_external_connection_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property Nios_inst_pio_0_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property Nios_inst pio_0_external_connection CLASS_NAME
Info: get_instance_interfaces Nios_inst_pio_0_external_connection_bfm
Info: get_instance_interface_property Nios_inst_pio_0_external_connection_bfm conduit CLASS_NAME
Info: add_connection Nios_inst_pio_0_external_connection_bfm.conduit Nios_inst.pio_0_external_connection
Info: get_instance_interface_property Nios_inst pio_1_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: pio_1_external_connection
Info: TB_Gen: conduit_end found: pio_1_external_connection
Info: get_instance_interface_property Nios_inst pio_1_external_connection CLASS_NAME
Info: add_instance Nios_inst_pio_1_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property Nios_inst_pio_1_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value Nios_inst pio_1_external_connection associatedClock
Info: get_instance_interface_parameter_value Nios_inst pio_1_external_connection associatedReset
Info: get_instance_interface_ports Nios_inst pio_1_external_connection
Info: get_instance_interface_port_property Nios_inst pio_1_external_connection pio_1_external_connection_export ROLE
Info: get_instance_interface_port_property Nios_inst pio_1_external_connection pio_1_external_connection_export WIDTH
Info: get_instance_interface_port_property Nios_inst pio_1_external_connection pio_1_external_connection_export DIRECTION
Info: set_instance_parameter_value Nios_inst_pio_1_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value Nios_inst_pio_1_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value Nios_inst_pio_1_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value Nios_inst_pio_1_external_connection_bfm SIGNAL_WIDTHS 3
Info: set_instance_parameter_value Nios_inst_pio_1_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property Nios_inst_pio_1_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property Nios_inst pio_1_external_connection CLASS_NAME
Info: get_instance_interfaces Nios_inst_pio_1_external_connection_bfm
Info: get_instance_interface_property Nios_inst_pio_1_external_connection_bfm conduit CLASS_NAME
Info: add_connection Nios_inst_pio_1_external_connection_bfm.conduit Nios_inst.pio_1_external_connection
Info: send_message Info TB_Gen: Saving testbench system: Nios_tb.qsys
Info: TB_Gen: Saving testbench system: Nios_tb.qsys
Info: save_system Nios_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Lab6/Nios/testbench/Nios_tb.qsys
Info: Done
Info: ip-generate --project-directory=C:/Lab6/Nios/testbench/ --output-directory=C:/Lab6/Nios/testbench/Nios_tb/simulation/ --file-set=SIM_VHDL --report-file=html:C:/Lab6/Nios/testbench/Nios_tb.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Lab6/Nios/testbench/Nios_tb.qsys --report-file=csv:C:/Lab6/Nios_tb.csv --report-file=spd:C:/Lab6/Nios_tb.spd
Progress: Loading testbench/Nios_tb.qsys
Progress: Reading input file
Progress: Adding Nios_inst [Nios 1.0]
Progress: Parameterizing module Nios_inst
Progress: Adding Nios_inst_clk_bfm [altera_avalon_clock_source 13.0]
Progress: Parameterizing module Nios_inst_clk_bfm
Progress: Adding Nios_inst_pio_0_external_connection_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module Nios_inst_pio_0_external_connection_bfm
Progress: Adding Nios_inst_pio_1_external_connection_bfm [altera_conduit_bfm 13.0]
Progress: Parameterizing module Nios_inst_pio_1_external_connection_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_tb.Nios_inst.PIN_ENTRADA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_tb.Nios_inst.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios_tb.Nios_inst.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: Nios_tb.Nios_inst_clk_bfm: Elaborate: altera_clock_source
Info: Nios_tb.Nios_inst_clk_bfm:            $Revision: #1 $
Info: Nios_tb.Nios_inst_clk_bfm:            $Date: 2013/03/07 $
Info: Nios_tb: Generating Nios_tb "Nios_tb" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 3 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 4 modules, 3 connections
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 32 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 15 modules, 64 connections
Info: merlin_domain_transform: After transform: 30 modules, 160 connections
Info: merlin_router_transform: After transform: 38 modules, 192 connections
Info: reset_adaptation_transform: After transform: 39 modules, 151 connections
Info: merlin_network_to_switch_transform: After transform: 54 modules, 191 connections
Info: merlin_mm_transform: After transform: 54 modules, 191 connections
Info: merlin_interrupt_mapper_transform: After transform: 55 modules, 194 connections
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: Nios_inst: "Nios_tb" instantiated Nios "Nios_inst"
Info: Nios_inst_clk_bfm: "Nios_tb" instantiated altera_avalon_clock_source "Nios_inst_clk_bfm"
Warning: Nios_inst_pio_0_external_connection_bfm: No files generated for fileset SIM_VHDL
Info: Nios_inst_pio_0_external_connection_bfm: "Nios_tb" instantiated altera_conduit_bfm "Nios_inst_pio_0_external_connection_bfm"
Warning: Nios_inst_pio_1_external_connection_bfm: No files generated for fileset SIM_VHDL
Info: Nios_inst_pio_1_external_connection_bfm: "Nios_tb" instantiated altera_conduit_bfm "Nios_inst_pio_1_external_connection_bfm"
Info: nios2_qsys_0: Starting RTL generation for module 'Nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Nios_nios2_qsys_0 --dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0042_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0042_nios2_qsys_0_gen//Nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0042_nios2_qsys_0_gen/    --bogus  ]
Info: nios2_qsys_0: # 2022.05.29 21:22:36 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2022.05.29 21:22:36 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2022.05.29 21:22:37 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2022.05.29 21:22:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2022.05.29 21:22:37 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2022.05.29 21:22:37 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2022.05.29 21:22:37 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2022.05.29 21:22:37 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2022.05.29 21:22:37 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2022.05.29 21:22:38 (*)   Creating 'C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0042_nios2_qsys_0_gen//Nios_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2022.05.29 21:22:38 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2022.05.29 21:22:38 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2022.05.29 21:22:41 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'Nios_nios2_qsys_0'
Info: nios2_qsys_0: "Nios_inst" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_onchip_memory2_0 --dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0043_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0043_onchip_memory2_0_gen//Nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0043_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'Nios_onchip_memory2_0'
Info: onchip_memory2_0: "Nios_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'Nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_jtag_uart_0 --dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0044_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0044_jtag_uart_0_gen//Nios_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0044_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'Nios_jtag_uart_0'
Info: jtag_uart_0: "Nios_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: PIN_ENTRADA: Starting RTL generation for module 'Nios_PIN_ENTRADA'
Info: PIN_ENTRADA:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_PIN_ENTRADA --dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0045_PIN_ENTRADA_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0045_PIN_ENTRADA_gen//Nios_PIN_ENTRADA_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0045_PIN_ENTRADA_gen/  ]
Info: PIN_ENTRADA: Done RTL generation for module 'Nios_PIN_ENTRADA'
Info: PIN_ENTRADA: "Nios_inst" instantiated altera_avalon_pio "PIN_ENTRADA"
Info: PIN_SAIDA: Starting RTL generation for module 'Nios_PIN_SAIDA'
Info: PIN_SAIDA:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_PIN_SAIDA --dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0046_PIN_SAIDA_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --vhdl --config=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0046_PIN_SAIDA_gen//Nios_PIN_SAIDA_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0046_PIN_SAIDA_gen/  ]
Info: PIN_SAIDA: Done RTL generation for module 'Nios_PIN_SAIDA'
Info: PIN_SAIDA: "Nios_inst" instantiated altera_avalon_pio "PIN_SAIDA"
Info: sysid_qsys_0: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: sysid_qsys_0: Generated simulation model Nios_sysid_qsys_0.vho
Info: sysid_qsys_0: "Nios_inst" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: nios2_qsys_0_instruction_master_translator: "Nios_inst" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "Nios_inst" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "Nios_inst" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "Nios_inst" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model Nios_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "Nios_inst" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Warning: Parallel compilation is not licensed and has been disabled
Info: addr_router: "Nios_inst" instantiated altera_merlin_router "addr_router"
Warning: Parallel compilation is not licensed and has been disabled
Info: id_router: "Nios_inst" instantiated altera_merlin_router "id_router"
Info: rst_controller: "Nios_inst" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: cmd_xbar_demux: Generated simulation model Nios_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "Nios_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: cmd_xbar_mux: Generated simulation model Nios_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "Nios_inst" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: rsp_xbar_demux: Generated simulation model Nios_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "Nios_inst" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: rsp_xbar_mux: Generated simulation model Nios_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "Nios_inst" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: irq_mapper: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: irq_mapper: Generated simulation model Nios_irq_mapper.vho
Info: irq_mapper: "Nios_inst" instantiated altera_irq_mapper "irq_mapper"
Info: Nios_tb: Done Nios_tb" with 24 modules, 129 files, 5422648 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=C:/Lab6/Nios_tb.spd --output-directory=C:/Lab6/Nios/testbench/
Info: Doing: ip-make-simscript --spd=C:/Lab6/Nios_tb.spd --output-directory=C:/Lab6/Nios/testbench/
Info: Generating the following file(s) for MODELSIM simulator in C:/Lab6/Nios/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Lab6/Nios/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Lab6/Nios/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	16 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Lab6/Nios/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Lab6/ --output-directory=C:/Lab6/Nios/ --report-file=bsf:C:/Lab6/Nios.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Lab6/Nios.qsys
Progress: Loading Lab6/Nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding PIN_ENTRADA [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module PIN_ENTRADA
Progress: Adding PIN_SAIDA [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module PIN_SAIDA
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.PIN_ENTRADA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Lab6/ --output-directory=C:/Lab6/Nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Lab6/Nios.sopcinfo --report-file=html:C:/Lab6/Nios.html --report-file=qip:C:/Lab6/Nios/synthesis/Nios.qip --report-file=cmp:C:/Lab6/Nios.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Lab6/Nios.qsys --language=VHDL
Progress: Loading Lab6/Nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding PIN_ENTRADA [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module PIN_ENTRADA
Progress: Adding PIN_SAIDA [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module PIN_SAIDA
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.PIN_ENTRADA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: Nios: Generating Nios "Nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 32 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 15 modules, 64 connections
Info: merlin_domain_transform: After transform: 30 modules, 160 connections
Info: merlin_router_transform: After transform: 38 modules, 192 connections
Info: reset_adaptation_transform: After transform: 39 modules, 151 connections
Info: merlin_network_to_switch_transform: After transform: 54 modules, 191 connections
Info: merlin_mm_transform: After transform: 54 modules, 191 connections
Info: merlin_interrupt_mapper_transform: After transform: 55 modules, 194 connections
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Nios: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'Nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Nios_nios2_qsys_0 --dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0080_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0080_nios2_qsys_0_gen//Nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2022.05.29 21:22:56 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2022.05.29 21:22:56 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2022.05.29 21:22:57 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2022.05.29 21:22:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2022.05.29 21:22:57 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2022.05.29 21:22:57 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2022.05.29 21:22:57 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2022.05.29 21:22:57 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2022.05.29 21:22:57 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2022.05.29 21:22:58 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2022.05.29 21:22:58 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2022.05.29 21:23:00 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'Nios_nios2_qsys_0'
Info: nios2_qsys_0: "Nios" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_onchip_memory2_0 --dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0081_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0081_onchip_memory2_0_gen//Nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Nios_onchip_memory2_0'
Info: onchip_memory2_0: "Nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'Nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_jtag_uart_0 --dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0082_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0082_jtag_uart_0_gen//Nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Nios_jtag_uart_0'
Info: jtag_uart_0: "Nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: PIN_ENTRADA: Starting RTL generation for module 'Nios_PIN_ENTRADA'
Info: PIN_ENTRADA:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_PIN_ENTRADA --dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0083_PIN_ENTRADA_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0083_PIN_ENTRADA_gen//Nios_PIN_ENTRADA_component_configuration.pl  --do_build_sim=0  ]
Info: PIN_ENTRADA: Done RTL generation for module 'Nios_PIN_ENTRADA'
Info: PIN_ENTRADA: "Nios" instantiated altera_avalon_pio "PIN_ENTRADA"
Info: PIN_SAIDA: Starting RTL generation for module 'Nios_PIN_SAIDA'
Info: PIN_SAIDA:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_PIN_SAIDA --dir=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0084_PIN_SAIDA_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ga/AppData/Local/Temp/alt9142_1595780136734536265.dir/0084_PIN_SAIDA_gen//Nios_PIN_SAIDA_component_configuration.pl  --do_build_sim=0  ]
Info: PIN_SAIDA: Done RTL generation for module 'Nios_PIN_SAIDA'
Info: PIN_SAIDA: "Nios" instantiated altera_avalon_pio "PIN_SAIDA"
Info: sysid_qsys_0: "Nios" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: nios2_qsys_0_instruction_master_translator: "Nios" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "Nios" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "Nios" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "Nios" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "Nios" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "Nios" instantiated altera_merlin_router "addr_router"
Info: id_router: "Nios" instantiated altera_merlin_router "id_router"
Info: rst_controller: "Nios" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "Nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "Nios" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "Nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "Nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Lab6/Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "Nios" instantiated altera_irq_mapper "irq_mapper"
Info: Nios: Done Nios" with 20 modules, 96 files, 1844020 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
