

================================================================
== Vitis HLS Report for 'lab7_z2'
================================================================
* Date:           Tue Dec  5 18:22:30 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab7_z2
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.567 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1025|     1025|  10.250 us|  10.250 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mult    |     1024|     1024|         8|          -|          -|   128|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.32ns)   --->   "%store_ln8 = store i8 0, i8 %i" [./source/lab7_z2.cpp:8]   --->   Operation 18 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/lab7_z2.cpp:8]   --->   Operation 19 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.04>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [./source/lab7_z2.cpp:8]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i8 %i_1" [./source/lab7_z2.cpp:8]   --->   Operation 21 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.24ns)   --->   "%icmp_ln8 = icmp_eq  i8 %i_1, i8 128" [./source/lab7_z2.cpp:8]   --->   Operation 22 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.71ns)   --->   "%add_ln8 = add i8 %i_1, i8 1" [./source/lab7_z2.cpp:8]   --->   Operation 24 'add' 'add_ln8' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %fpga_resource_hint..0, void" [./source/lab7_z2.cpp:8]   --->   Operation 25 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i64 0, i64 %zext_ln8" [./source/lab7_z2.cpp:10]   --->   Operation 26 'getelementptr' 'b_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%b_load = load i7 %b_addr" [./source/lab7_z2.cpp:10]   --->   Operation 27 'load' 'b_load' <Predicate = (!icmp_ln8)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i64 0, i64 %zext_ln8" [./source/lab7_z2.cpp:10]   --->   Operation 28 'getelementptr' 'c_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.77ns)   --->   "%c_load = load i7 %c_addr" [./source/lab7_z2.cpp:10]   --->   Operation 29 'load' 'c_load' <Predicate = (!icmp_ln8)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 30 [1/1] (1.32ns)   --->   "%store_ln8 = store i8 %add_ln8, i8 %i" [./source/lab7_z2.cpp:8]   --->   Operation 30 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.32>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/lab7_z2.cpp:13]   --->   Operation 31 'ret' 'ret_ln13' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 32 [1/2] (2.77ns)   --->   "%b_load = load i7 %b_addr" [./source/lab7_z2.cpp:10]   --->   Operation 32 'load' 'b_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_3 : Operation 33 [1/2] (2.77ns)   --->   "%c_load = load i7 %c_addr" [./source/lab7_z2.cpp:10]   --->   Operation 33 'load' 'c_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 8.56>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln10 = bitcast i64 %b_load" [./source/lab7_z2.cpp:10]   --->   Operation 34 'bitcast' 'bitcast_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln10_1 = bitcast i64 %c_load" [./source/lab7_z2.cpp:10]   --->   Operation 35 'bitcast' 'bitcast_ln10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [5/5] (8.56ns)   --->   "%temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1" [./source/lab7_z2.cpp:10]   --->   Operation 36 'dmul' 'temp_mult' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.56>
ST_5 : Operation 37 [4/5] (8.56ns)   --->   "%temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1" [./source/lab7_z2.cpp:10]   --->   Operation 37 'dmul' 'temp_mult' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.56>
ST_6 : Operation 38 [3/5] (8.56ns)   --->   "%temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1" [./source/lab7_z2.cpp:10]   --->   Operation 38 'dmul' 'temp_mult' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.56>
ST_7 : Operation 39 [2/5] (8.56ns)   --->   "%temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1" [./source/lab7_z2.cpp:10]   --->   Operation 39 'dmul' 'temp_mult' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.56>
ST_8 : Operation 40 [1/5] (8.56ns)   --->   "%temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1" [./source/lab7_z2.cpp:10]   --->   Operation 40 'dmul' 'temp_mult' <Predicate = true> <Delay = 8.56> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult, i64 510, i64 13, i64 18446744073709551615" [./source/lab7_z2.cpp:6]   --->   Operation 41 'specfucore' 'specfucore_ln6' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./source/lab7_z2.cpp:8]   --->   Operation 42 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [./source/lab7_z2.cpp:9]   --->   Operation 43 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [./source/lab7_z2.cpp:10]   --->   Operation 44 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln11 = bitcast i64 %temp_mult" [./source/lab7_z2.cpp:11]   --->   Operation 45 'bitcast' 'bitcast_ln11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i64 0, i64 %zext_ln8" [./source/lab7_z2.cpp:11]   --->   Operation 46 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11, i7 %a_addr" [./source/lab7_z2.cpp:11]   --->   Operation 47 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'store' operation ('store_ln8', ./source/lab7_z2.cpp:8) of constant 0 on local variable 'i' [12]  (1.32 ns)

 <State 2>: 3.04ns
The critical path consists of the following:
	'load' operation ('i', ./source/lab7_z2.cpp:8) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln8', ./source/lab7_z2.cpp:8) [19]  (1.72 ns)
	'store' operation ('store_ln8', ./source/lab7_z2.cpp:8) of variable 'add_ln8', ./source/lab7_z2.cpp:8 on local variable 'i' [36]  (1.32 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'load' operation ('b_load', ./source/lab7_z2.cpp:10) on array 'b' [25]  (2.77 ns)

 <State 4>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('temp_mult', ./source/lab7_z2.cpp:10) [30]  (8.57 ns)

 <State 5>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('temp_mult', ./source/lab7_z2.cpp:10) [30]  (8.57 ns)

 <State 6>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('temp_mult', ./source/lab7_z2.cpp:10) [30]  (8.57 ns)

 <State 7>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('temp_mult', ./source/lab7_z2.cpp:10) [30]  (8.57 ns)

 <State 8>: 8.57ns
The critical path consists of the following:
	'dmul' operation ('temp_mult', ./source/lab7_z2.cpp:10) [30]  (8.57 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln11', ./source/lab7_z2.cpp:11) of variable 'bitcast_ln11', ./source/lab7_z2.cpp:11 on array 'a' [35]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
