
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003573                       # Number of seconds simulated
sim_ticks                                  3573213369                       # Number of ticks simulated
final_tick                               531583992669                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145390                       # Simulator instruction rate (inst/s)
host_op_rate                                   184028                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 257193                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887756                       # Number of bytes of host memory used
host_seconds                                 13893.11                       # Real time elapsed on the host
sim_insts                                  2019924868                       # Number of instructions simulated
sim_ops                                    2556717865                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       152448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       240768                       # Number of bytes read from this memory
system.physmem.bytes_read::total               403840                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       208128                       # Number of bytes written to this memory
system.physmem.bytes_written::total            208128                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1191                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1881                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3155                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1626                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1626                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1397062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     42664119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1576172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67381367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               113018720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1397062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1576172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2973234                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58246732                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58246732                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58246732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1397062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     42664119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1576172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67381367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              171265451                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8568858                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3189452                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2597326                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211033                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1319139                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1240631                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          340507                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9378                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3284205                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17431814                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3189452                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581138                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3651803                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1137602                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        531733                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1611485                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91043                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8391238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.573424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.369896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4739435     56.48%     56.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254711      3.04%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          263925      3.15%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          419518      5.00%     67.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          197738      2.36%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          282095      3.36%     73.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          189985      2.26%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          138884      1.66%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1904947     22.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8391238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.372214                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.034322                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3458660                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       486528                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3494160                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29502                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        922377                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542076                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1119                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20823386                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4232                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        922377                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3633217                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         102111                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       158667                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3347196                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       227660                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20075023                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        131659                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        66973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28100032                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93603528                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93603528                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10939581                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3455                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1764                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           597647                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1866461                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       965891                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10238                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       351273                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18817139                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3471                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14948473                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26604                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6476247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19996174                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8391238                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.781438                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.928476                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2924753     34.85%     34.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1807598     21.54%     56.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1198087     14.28%     70.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       797627      9.51%     80.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       727821      8.67%     88.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       407989      4.86%     93.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       368485      4.39%     98.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        81343      0.97%     99.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77535      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8391238                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         113294     78.17%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15872     10.95%     89.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15766     10.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12476765     83.47%     83.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198714      1.33%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1483408      9.92%     94.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       787898      5.27%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14948473                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.744512                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144932                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009695                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38459715                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25296969                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14522114                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15093405                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21131                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       743386                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       255079                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        922377                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          59961                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12623                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18820613                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        47114                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1866461                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       965891                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1757                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127177                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       245564                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14677959                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1383833                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       270509                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2144125                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2086385                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            760292                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.712942                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14533241                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14522114                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9532281                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27104321                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.694755                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351689                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6508271                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212923                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7468861                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.648492                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171118                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2873644     38.47%     38.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2107035     28.21%     66.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837221     11.21%     77.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       421044      5.64%     83.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       388640      5.20%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       178281      2.39%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191793      2.57%     93.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        98595      1.32%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372608      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7468861                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372608                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25916716                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38564685                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3694                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 177620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856886                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856886                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.167017                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.167017                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65907647                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20135988                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19173158                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8568858                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3037474                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2473823                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       204300                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1256491                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1178288                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          321560                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9101                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3037297                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16793176                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3037474                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1499848                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3697666                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1097431                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        704499                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1486263                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85612                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8328787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.494827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4631121     55.60%     55.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          322687      3.87%     59.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          264536      3.18%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          636352      7.64%     70.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          169557      2.04%     72.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          228761      2.75%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159014      1.91%     76.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           92125      1.11%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1824634     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8328787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354478                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.959792                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3170213                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       690321                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3556995                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22234                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        889023                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       516856                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          335                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20120765                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1656                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        889023                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3401482                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         107244                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       248906                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3343119                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       339004                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19410832                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          272                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135502                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110307                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27139814                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90645169                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90645169                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16656774                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10482993                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4097                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2466                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           948188                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1824587                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       948447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18791                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       315217                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18328091                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4107                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14545341                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30067                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6305728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19414386                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          786                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8328787                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.746394                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.894753                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2963273     35.58%     35.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1767645     21.22%     56.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1145297     13.75%     70.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       854603     10.26%     80.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       742751      8.92%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       387535      4.65%     94.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       330688      3.97%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65474      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71521      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8328787                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86355     69.75%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18704     15.11%     84.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18739     15.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12087299     83.10%     83.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       202786      1.39%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1624      0.01%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1455035     10.00%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       798597      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14545341                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.697466                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             123800                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008511                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37573334                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24638106                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14172063                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14669141                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55095                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       720864                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          383                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240715                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        889023                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59056                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8062                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18332198                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42915                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1824587                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       948447                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2450                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          185                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123664                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116561                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240225                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14315170                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1363232                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       230169                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2141390                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2016491                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            778158                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.670604                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14181924                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14172063                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9215278                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26186221                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.653903                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351913                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9761686                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11998261                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6334036                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3321                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       207644                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7439764                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.612721                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140554                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2936306     39.47%     39.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2038405     27.40%     66.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       824070     11.08%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       474156      6.37%     84.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       376450      5.06%     89.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158422      2.13%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186099      2.50%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92104      1.24%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       353752      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7439764                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9761686                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11998261                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1811449                       # Number of memory references committed
system.switch_cpus1.commit.loads              1103719                       # Number of loads committed
system.switch_cpus1.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1721036                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10814229                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       244632                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       353752                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25418140                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37554234                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 240071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9761686                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11998261                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9761686                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.877805                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.877805                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.139205                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.139205                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64410665                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19569617                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18553097                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3316                       # number of misc regfile writes
system.l20.replacements                          1229                       # number of replacements
system.l20.tagsinuse                      2046.265412                       # Cycle average of tags in use
system.l20.total_refs                          188457                       # Total number of references to valid blocks.
system.l20.sampled_refs                          3276                       # Sample count of references to valid blocks.
system.l20.avg_refs                         57.526557                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           28.277718                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    33.203446                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   538.328792                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1446.455456                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.013807                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.016213                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.262856                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.706277                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999153                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3136                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3138                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             962                       # number of Writeback hits
system.l20.Writeback_hits::total                  962                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3188                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3190                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3188                       # number of overall hits
system.l20.overall_hits::total                   3190                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1191                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1230                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1191                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1230                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1191                       # number of overall misses
system.l20.overall_misses::total                 1230                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4409330                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    107103986                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      111513316                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4409330                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    107103986                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       111513316                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4409330                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    107103986                       # number of overall miss cycles
system.l20.overall_miss_latency::total      111513316                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4327                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4368                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          962                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              962                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4379                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4420                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4379                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4420                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.275248                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.281593                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.271980                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.278281                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.271980                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.278281                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 113059.743590                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 89927.780017                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 90661.232520                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 113059.743590                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 89927.780017                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 90661.232520                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 113059.743590                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 89927.780017                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 90661.232520                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 526                       # number of writebacks
system.l20.writebacks::total                      526                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1191                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1230                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1191                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1230                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1191                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1230                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4121556                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     98225670                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    102347226                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4121556                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     98225670                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    102347226                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4121556                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     98225670                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    102347226                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.275248                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.281593                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.271980                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.278281                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.271980                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.278281                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105680.923077                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82473.274559                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 83209.126829                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 105680.923077                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 82473.274559                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 83209.126829                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 105680.923077                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 82473.274559                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 83209.126829                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1928                       # number of replacements
system.l21.tagsinuse                      2046.464897                       # Cycle average of tags in use
system.l21.total_refs                          184497                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3972                       # Sample count of references to valid blocks.
system.l21.avg_refs                         46.449396                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           38.746954                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    30.790858                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   843.006768                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1133.920317                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.018919                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.015035                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.411624                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.553672                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999250                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3608                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3609                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2011                       # number of Writeback hits
system.l21.Writeback_hits::total                 2011                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3660                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3661                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3660                       # number of overall hits
system.l21.overall_hits::total                   3661                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1878                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1922                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1881                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1925                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1881                       # number of overall misses
system.l21.overall_misses::total                 1925                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5753092                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    162959970                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      168713062                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       186464                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       186464                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5753092                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    163146434                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       168899526                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5753092                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    163146434                       # number of overall miss cycles
system.l21.overall_miss_latency::total      168899526                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5486                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5531                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2011                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2011                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           55                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               55                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5541                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5586                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5541                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5586                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.977778                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342326                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.347496                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.054545                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.054545                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.977778                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.339469                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.344612                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.977778                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.339469                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.344612                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 130752.090909                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 86773.146965                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 87779.949011                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 62154.666667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 62154.666667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 130752.090909                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 86733.883041                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 87740.013506                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 130752.090909                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 86733.883041                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 87740.013506                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1100                       # number of writebacks
system.l21.writebacks::total                     1100                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1878                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1922                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1881                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1925                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1881                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1925                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5413607                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    148291171                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    153704778                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       163839                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       163839                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5413607                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    148455010                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    153868617                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5413607                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    148455010                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    153868617                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342326                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.347496                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.054545                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.054545                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.977778                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.339469                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.344612                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.977778                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.339469                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.344612                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 123036.522727                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78962.284878                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 79971.268470                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        54613                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        54613                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 123036.522727                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 78923.450292                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 79931.749091                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 123036.522727                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 78923.450292                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 79931.749091                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               499.122055                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001620246                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1991292.735586                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.122055                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059490                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.799875                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1611431                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1611431                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1611431                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1611431                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1611431                       # number of overall hits
system.cpu0.icache.overall_hits::total        1611431                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6495740                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6495740                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6495740                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6495740                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6495740                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6495740                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1611485                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1611485                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1611485                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1611485                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1611485                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1611485                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 120291.481481                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 120291.481481                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 120291.481481                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 120291.481481                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 120291.481481                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 120291.481481                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4565794                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4565794                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4565794                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4565794                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4565794                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4565794                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111360.829268                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 111360.829268                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 111360.829268                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 111360.829268                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 111360.829268                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 111360.829268                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4379                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153341193                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4635                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              33083.321036                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   222.093700                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    33.906300                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.867554                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.132446                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1083617                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1083617                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707197                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1790814                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1790814                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1790814                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1790814                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10813                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10813                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          166                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10979                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10979                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10979                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10979                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    524541382                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    524541382                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5393964                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5393964                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    529935346                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    529935346                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    529935346                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    529935346                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1094430                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1094430                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1801793                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1801793                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1801793                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1801793                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009880                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009880                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006093                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006093                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006093                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006093                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48510.254508                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48510.254508                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32493.759036                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32493.759036                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 48268.088715                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48268.088715                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 48268.088715                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48268.088715                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          962                       # number of writebacks
system.cpu0.dcache.writebacks::total              962                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6486                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6486                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6600                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6600                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6600                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6600                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4327                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4327                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4379                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4379                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4379                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4379                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    133516271                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    133516271                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1164821                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1164821                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    134681092                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    134681092                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    134681092                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    134681092                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003954                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003954                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002430                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002430                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002430                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002430                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30856.545181                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30856.545181                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22400.403846                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22400.403846                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30756.129710                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30756.129710                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30756.129710                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30756.129710                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               515.148049                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001658190                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1929977.244701                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.148049                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065942                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.825558                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1486201                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1486201                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1486201                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1486201                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1486201                       # number of overall hits
system.cpu1.icache.overall_hits::total        1486201                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           62                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           62                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           62                       # number of overall misses
system.cpu1.icache.overall_misses::total           62                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8577957                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8577957                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8577957                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8577957                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8577957                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8577957                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1486263                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1486263                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1486263                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1486263                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1486263                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1486263                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138354.145161                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138354.145161                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138354.145161                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138354.145161                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138354.145161                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138354.145161                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5871011                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5871011                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5871011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5871011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5871011                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5871011                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130466.911111                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 130466.911111                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 130466.911111                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 130466.911111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 130466.911111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 130466.911111                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5541                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157686868                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5797                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27201.460756                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.465796                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.534204                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.876820                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.123180                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1035970                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1035970                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       703707                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        703707                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1847                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1847                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1658                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1658                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1739677                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1739677                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1739677                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1739677                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13849                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13849                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          531                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          531                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14380                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14380                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14380                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14380                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    769266455                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    769266455                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     37733828                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     37733828                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    807000283                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    807000283                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    807000283                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    807000283                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1049819                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1049819                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       704238                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       704238                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1754057                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1754057                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1754057                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1754057                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013192                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013192                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000754                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000754                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008198                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008198                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008198                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008198                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 55546.714925                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55546.714925                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 71061.822976                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71061.822976                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56119.630250                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56119.630250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56119.630250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56119.630250                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        77226                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        77226                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2011                       # number of writebacks
system.cpu1.dcache.writebacks::total             2011                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8363                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8363                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          476                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          476                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8839                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8839                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8839                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8839                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5486                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5486                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5541                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5541                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    196003634                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    196003634                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1325267                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1325267                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    197328901                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    197328901                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    197328901                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    197328901                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005226                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005226                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003159                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003159                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003159                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003159                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35727.968283                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35727.968283                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24095.763636                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24095.763636                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35612.506948                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35612.506948                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 35612.506948                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35612.506948                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
