//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_8
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<39>;
	.reg .b32 	%r<88>;
	.reg .f32 	%f<72>;
	.reg .b64 	%rd<41>;
	.loc	1 19 0                          // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_0];
	ld.param.u64 	%rd24, [triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_1];
$L__tmp0:
	.loc	1 22 28                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:22:33
	shl.b32 	%r50, %r1, 10;
	ld.param.u64 	%rd25, [triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_2];
	ld.param.u64 	%rd26, [triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_3];
	.loc	1 23 44                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:23:44
	mov.u32 	%r51, %tid.x;
	and.b32  	%r52, %r51, 127;
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_4];
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_5];
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15_param_6];
	.loc	1 23 23                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:23:23
	or.b32  	%r53, %r50, %r52;
	.loc	1 25 28                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 27 21                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:27:21
	setp.lt.s32 	%p1, %r2, 128;
	.loc	1 23 23                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:23:23
	shl.b32 	%r54, %r53, 7;
	.loc	1 32 35                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:32:35
	add.s32 	%r55, %r54, %r2;
	add.s32 	%r56, %r55, 16384;
	add.s32 	%r57, %r55, 32768;
	add.s32 	%r58, %r55, 49152;
	add.s32 	%r59, %r55, 65536;
	add.s32 	%r60, %r55, 81920;
	add.s32 	%r61, %r55, 98304;
	add.s32 	%r62, %r55, 114688;
	.loc	1 32 30                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:32:30
	mul.wide.s32 	%rd30, %r55, 4;
	add.s64 	%rd1, %rd23, %rd30;
	mul.wide.s32 	%rd31, %r56, 4;
	add.s64 	%rd2, %rd23, %rd31;
	mul.wide.s32 	%rd32, %r57, 4;
	add.s64 	%rd3, %rd23, %rd32;
	mul.wide.s32 	%rd33, %r58, 4;
	add.s64 	%rd4, %rd23, %rd33;
	mul.wide.s32 	%rd34, %r59, 4;
	add.s64 	%rd5, %rd23, %rd34;
	mul.wide.s32 	%rd35, %r60, 4;
	add.s64 	%rd6, %rd23, %rd35;
	mul.wide.s32 	%rd36, %r61, 4;
	add.s64 	%rd7, %rd23, %rd36;
	mul.wide.s32 	%rd37, %r62, 4;
	add.s64 	%rd8, %rd23, %rd37;
	.loc	1 32 44                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:32:44
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 33 30                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:33:30
	mul.wide.s32 	%rd38, %r2, 4;
	add.s64 	%rd9, %rd24, %rd38;
	.loc	1 33 35                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:33:35
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 34 30                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:34:30
	add.s64 	%rd10, %rd25, %rd38;
	.loc	1 34 35                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:34:35
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r12;
	.loc	1 35 31                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:35:31
	add.s64 	%rd11, %rd26, %rd38;
	.loc	1 35 36                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:35:36
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 36 31                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:36:31
	add.s64 	%rd12, %rd27, %rd38;
	.loc	1 36 36                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:36:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 37 31                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:37:31
	add.s64 	%rd13, %rd28, %rd30;
	add.s64 	%rd14, %rd28, %rd31;
	add.s64 	%rd15, %rd28, %rd32;
	add.s64 	%rd16, %rd28, %rd33;
	add.s64 	%rd17, %rd28, %rd34;
	add.s64 	%rd18, %rd28, %rd35;
	add.s64 	%rd19, %rd28, %rd36;
	add.s64 	%rd20, %rd28, %rd37;
	.loc	1 37 45                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:37:45
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd16 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd18 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 40 18                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:40:18
	add.f32 	%f2, %f1, 0f3727C5AC;
	.loc	1 41 26                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:41:26
	sqrt.approx.ftz.f32 	%f3, %f2;
	.loc	1 32 44                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:32:44
	mov.b32 	%f4, %r10;
	mov.b32 	%f5, %r9;
	mov.b32 	%f6, %r8;
	mov.b32 	%f7, %r7;
	mov.b32 	%f8, %r6;
	mov.b32 	%f9, %r5;
	mov.b32 	%f10, %r4;
	mov.b32 	%f11, %r3;
	.loc	1 37 45                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:37:45
	mov.b32 	%f12, %r22;
	mov.b32 	%f13, %r21;
	mov.b32 	%f14, %r20;
	mov.b32 	%f15, %r19;
	mov.b32 	%f16, %r18;
	mov.b32 	%f17, %r17;
	mov.b32 	%f18, %r16;
	mov.b32 	%f19, %r15;
	.loc	1 23 44                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:23:44
	shl.b32 	%r63, %r51, 2;
	and.b32  	%r64, %r63, 508;
	.loc	1 23 23                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:23:23
	or.b32  	%r65, %r64, %r50;
	.loc	1 31 19                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:31:19
	bfe.s32 	%r66, %r1, 21, 1;
	shr.u32 	%r67, %r66, 24;
	add.s32 	%r68, %r67, %r65;
	shl.b32 	%r69, %r68, 7;
	shr.s32 	%r71, %r65, 31;
	shr.u32 	%r72, %r71, 24;
	add.s32 	%r73, %r65, %r72;
	.loc	1 30 19                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:30:19
	and.b32  	%r74, %r73, -256;
	sub.s32 	%r75, %r65, %r74;
	.loc	1 43 18                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:43:18
	mov.b32 	%r25, %f3;
	mov.b32 	%r24, 1065353216;
	// begin inline asm
	div.full.f32 %r23, %r24, %r25;
	// end inline asm
	mov.b32 	%f20, %r23;
	.loc	1 38 18                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:38:18
	mov.b32 	%f21, %r11;
	sub.f32 	%f22, %f11, %f21;
	sub.f32 	%f23, %f10, %f21;
	sub.f32 	%f24, %f9, %f21;
	sub.f32 	%f25, %f8, %f21;
	sub.f32 	%f26, %f7, %f21;
	sub.f32 	%f27, %f6, %f21;
	sub.f32 	%f28, %f5, %f21;
	sub.f32 	%f29, %f4, %f21;
	.loc	1 46 19                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:46:19
	mul.f32 	%f30, %f29, %f20;
	mul.f32 	%f31, %f28, %f20;
	mul.f32 	%f32, %f27, %f20;
	mul.f32 	%f33, %f26, %f20;
	mul.f32 	%f34, %f25, %f20;
	mul.f32 	%f35, %f24, %f20;
	mul.f32 	%f36, %f23, %f20;
	mul.f32 	%f37, %f22, %f20;
	.loc	1 47 20                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:47:20
	mov.b32 	%f38, %r13;
	.loc	1 48 20                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:48:20
	mov.b32 	%f39, %r14;
	fma.rn.f32 	%f40, %f37, %f38, %f39;
	fma.rn.f32 	%f41, %f36, %f38, %f39;
	fma.rn.f32 	%f42, %f35, %f38, %f39;
	fma.rn.f32 	%f43, %f34, %f38, %f39;
	fma.rn.f32 	%f44, %f33, %f38, %f39;
	fma.rn.f32 	%f45, %f32, %f38, %f39;
	fma.rn.f32 	%f46, %f31, %f38, %f39;
	fma.rn.f32 	%f47, %f30, %f38, %f39;
	.loc	1 50 20                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:50:20
	setp.gt.f32 	%p31, %f47, 0f00000000;
	setp.gt.f32 	%p32, %f46, 0f00000000;
	setp.gt.f32 	%p33, %f45, 0f00000000;
	setp.gt.f32 	%p34, %f44, 0f00000000;
	setp.gt.f32 	%p35, %f43, 0f00000000;
	setp.gt.f32 	%p36, %f42, 0f00000000;
	setp.gt.f32 	%p37, %f41, 0f00000000;
	setp.gt.f32 	%p38, %f40, 0f00000000;
	.loc	1 52 20                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:52:20
	mul.f32 	%f48, %f40, 0f3DCCCCCD;
	mul.f32 	%f49, %f41, 0f3DCCCCCD;
	mul.f32 	%f50, %f42, 0f3DCCCCCD;
	mul.f32 	%f51, %f43, 0f3DCCCCCD;
	mul.f32 	%f52, %f44, 0f3DCCCCCD;
	mul.f32 	%f53, %f45, 0f3DCCCCCD;
	mul.f32 	%f54, %f46, 0f3DCCCCCD;
	mul.f32 	%f55, %f47, 0f3DCCCCCD;
	.loc	1 53 35                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:53:35
	selp.f32 	%f56, %f40, %f48, %p38;
	selp.f32 	%f57, %f41, %f49, %p37;
	selp.f32 	%f58, %f42, %f50, %p36;
	selp.f32 	%f59, %f43, %f51, %p35;
	selp.f32 	%f60, %f44, %f52, %p34;
	selp.f32 	%f61, %f45, %f53, %p33;
	selp.f32 	%f62, %f46, %f54, %p32;
	selp.f32 	%f63, %f47, %f55, %p31;
	.loc	1 54 20                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:54:20
	add.f32 	%f64, %f56, %f19;
	add.f32 	%f65, %f57, %f18;
	add.f32 	%f66, %f58, %f17;
	add.f32 	%f67, %f59, %f16;
	add.f32 	%f68, %f60, %f15;
	add.f32 	%f69, %f61, %f14;
	add.f32 	%f70, %f62, %f13;
	add.f32 	%f71, %f63, %f12;
	.loc	1 55 34                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:55:34
	shl.b32 	%r76, %r2, 8;
	.loc	1 55 30                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:55:30
	add.s32 	%r77, %r75, %r76;
	.loc	1 55 45                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:55:45
	shl.b32 	%r78, %r73, 7;
	and.b32  	%r79, %r78, -32768;
	add.s32 	%r80, %r69, 65536;
	and.b32  	%r81, %r80, -32768;
	.loc	1 55 39                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:55:39
	add.s32 	%r82, %r77, %r79;
	add.s32 	%r83, %r77, %r81;
	.loc	1 55 25                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:55:25
	mul.wide.s32 	%rd39, %r82, 4;
	add.s64 	%rd21, %rd29, %rd39;
	mul.wide.s32 	%rd40, %r83, 4;
	add.s64 	%rd22, %rd29, %rd40;
	.loc	1 55 57                         // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:55:57
	shl.b32 	%r84, %r52, 2;
	mov.u32 	%r85, global_smem;
	add.s32 	%r26, %r85, %r84;
	mov.b32 	%r27, %f64;
	mov.pred 	%p21, -1;
	// begin inline asm
	@%p21 st.shared.b32 [ %r26 + 0 ], %r27;
	// end inline asm
	add.s32 	%r28, %r26, 512;
	mov.b32 	%r29, %f65;
	// begin inline asm
	@%p21 st.shared.b32 [ %r28 + 0 ], %r29;
	// end inline asm
	add.s32 	%r30, %r26, 1024;
	mov.b32 	%r31, %f66;
	// begin inline asm
	@%p21 st.shared.b32 [ %r30 + 0 ], %r31;
	// end inline asm
	add.s32 	%r32, %r26, 1536;
	mov.b32 	%r33, %f67;
	// begin inline asm
	@%p21 st.shared.b32 [ %r32 + 0 ], %r33;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r86, %r64, 2;
	add.s32 	%r87, %r85, %r86;
	ld.shared.v4.u32 	{%r42, %r43, %r44, %r45}, [%r87];
	bar.sync 	0;
	mov.b32 	%r35, %f68;
	// begin inline asm
	@%p21 st.shared.b32 [ %r26 + 0 ], %r35;
	// end inline asm
	mov.b32 	%r37, %f69;
	// begin inline asm
	@%p21 st.shared.b32 [ %r28 + 0 ], %r37;
	// end inline asm
	mov.b32 	%r39, %f70;
	// begin inline asm
	@%p21 st.shared.b32 [ %r30 + 0 ], %r39;
	// end inline asm
	mov.b32 	%r41, %f71;
	// begin inline asm
	@%p21 st.shared.b32 [ %r32 + 0 ], %r41;
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r46, %r47, %r48, %r49}, [%r87];
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd21 + 0 ], { %r42, %r43, %r44, %r45 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd22 + 0 ], { %r46, %r47, %r48, %r49 };
	// end inline asm
	.loc	1 55 4                          // ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py:55:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/tx/ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 116
.b8 120
.b8 53
.b8 105
.b8 116
.b8 52
.b8 122
.b8 119
.b8 109
.b8 52
.b8 105
.b8 53
.b8 107
.b8 99
.b8 101
.b8 55
.b8 118
.b8 114
.b8 106
.b8 50
.b8 50
.b8 98
.b8 110
.b8 111
.b8 99
.b8 115
.b8 118
.b8 102
.b8 115
.b8 102
.b8 100
.b8 103
.b8 120
.b8 119
.b8 51
.b8 106
.b8 110
.b8 98
.b8 100
.b8 100
.b8 52
.b8 114
.b8 109
.b8 97
.b8 50
.b8 106
.b8 51
.b8 121
.b8 121
.b8 110
.b8 117
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 116
.b8 120
.b8 0
	}
	.section	.debug_macinfo	{	}
