<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: Release Notes 10.00.00</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM64x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('RELEASE_NOTES_10_00_00_PAGE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="PageDoc"><div class="header">
  <div class="headertitle">
<div class="title">Release Notes 10.00.00 </div>  </div>
</div><!--header-->
<div class="contents">
<div class="toc"><h3>Table of Contents</h3>
<ul><li class="level1"><a href="#autotoc_md71">New in this Release</a></li>
<li class="level1"><a href="#autotoc_md72">Device and Validation Information</a></li>
<li class="level1"><a href="#autotoc_md73">Tools, Compiler and Other Open Source SW Module Information</a></li>
<li class="level1"><a href="#autotoc_md74">Key Features</a><ul><li class="level2"><a href="#EXPERIMENTAL_FEATURES">Experimental Features</a></li>
<li class="level2"><a href="#autotoc_md75">Features not supported in release</a></li>
<li class="level2"><a href="#autotoc_md76">OS Kernel</a></li>
<li class="level2"><a href="#autotoc_md77">Driver Porting Layer (DPL)</a></li>
<li class="level2"><a href="#autotoc_md78">Secondary Bootloader (SBL)</a></li>
<li class="level2"><a href="#autotoc_md79">SOC Device Drivers</a></li>
<li class="level2"><a href="#autotoc_md80">Software Diagnostic Library (SDL)</a></li>
<li class="level2"><a href="#autotoc_md81">Board Device Drivers</a></li>
<li class="level2"><a href="#autotoc_md82">File System</a></li>
<li class="level2"><a href="#autotoc_md83">CMSIS</a></li>
<li class="level2"><a href="#autotoc_md84">Networking</a></li>
<li class="level2"><a href="#autotoc_md85">USB</a></li>
<li class="level2"><a href="#autotoc_md86">SECURITY</a></li>
<li class="level2"><a href="#autotoc_md87">Demos</a></li>
</ul>
</li>
<li class="level1"><a href="#autotoc_md88">Fixed Issues</a></li>
<li class="level1"><a href="#autotoc_md89">Known Issues</a></li>
<li class="level1"><a href="#autotoc_md90">Errata</a></li>
<li class="level1"><a href="#autotoc_md91">Limitations</a></li>
<li class="level1"><a href="#autotoc_md92">Upgrade and Compatibility Information</a><ul><li class="level2"><a href="#autotoc_md93">Compiler Options</a></li>
<li class="level2"><a href="#autotoc_md94">Examples</a></li>
<li class="level2"><a href="#autotoc_md95">OS Kernel</a></li>
<li class="level2"><a href="#autotoc_md96">SOC Device Drivers</a></li>
<li class="level2"><a href="#autotoc_md97">Networking</a></li>
</ul>
</li>
</ul>
</div>
<div class="textblock"><p><a class="anchor" id="md_device_am64x_am243x_release_notes_10_00_00"></a></p>
<dl class="section attention"><dt>Attention</dt><dd>Also refer to individual module pages for more details on each feature, unsupported features, important usage guidelines.</dd>
<dd>
A53 support is applicable for AM64x only. It is NOT applicable for AM243x. <br  />
 </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The examples will show usage of SW modules and APIs on a specific CPU instance and OS combination. <br  />
 Unless noted otherwise, the SW modules would work in both FreeRTOS and NORTOS environment. <br  />
 Unless noted otherwise, the SW modules would work on any of the R5F's present on the SOC. <br  />
 Unless noted otherwise, the SW modules would work on all supported EVMs <br  />
 M4F drivers support only MCU domain peripheral and peripheral instance while R5/A53 supports MAIN domain peripheral and peripheral instance. <br  />
 </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd>Klockwork Static Analysis report is not updated for this release</dd></dl>
<h1><a class="anchor" id="autotoc_md71"></a>
New in this Release</h1>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Feature  </th><th class="markdownTableHeadNone">Module   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">A53 Drivers: ADC, MMCSD, McSPI, MCAN, OSPI, EPWM&lt; EQEP, ECAP  </td><td class="markdownTableBodyNone">Drivers   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Little FS file system support for OSPI NOR  </td><td class="markdownTableBodyNone">File System   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS FAT supported with FreeRTOS kernel now  </td><td class="markdownTableBodyNone">File System   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Sysconfig support for PRU Projects  </td><td class="markdownTableBodyNone">PRUICSS   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">System project for PRU ADC examples  </td><td class="markdownTableBodyNone">PRU-IO   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Option to configure link parameters and loopback mode in Sysconfig GUI tool for CPSW and ICSSG  </td><td class="markdownTableBodyNone">Ethernet   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">PRU-ICSS Ethernet firmware is updated to version REL.PRU-ICSS-ETHERNET-SWITCH_02.02.14.03  </td><td class="markdownTableBodyNone">Ethernet   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Early PLL driver in TIFS init updated to follow recommended sequence to avoid PLL instability  </td><td class="markdownTableBodyNone">SYSFW (DMSC)   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">PM PLL and HSDIV programing in PLL init updated to remove steps violating the recommendation  </td><td class="markdownTableBodyNone">SYSFW (DMSC)   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md72"></a>
Device and Validation Information</h1>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">SOC  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">EVM  </th><th class="markdownTableHeadNone">Host PC   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone" rowspan="2">AM64x  </td><td class="markdownTableBodyNone" rowspan="2">R5F, M4F, A53  </td><td class="markdownTableBodyNone">AM64x GP EVM (referred to as am64x-evm in code)  </td><td class="markdownTableBodyNone" rowspan="2">Windows 10 64b or Ubuntu 18.04 64b   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">AM64x SK EVM (Limited examples are added) (referred to as am64x-sk in code)   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md73"></a>
Tools, Compiler and Other Open Source SW Module Information</h1>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Tools / SW module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">Version   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Code Composer Studio  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">12.7.0   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SysConfig  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">1.20.0, build 3587   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">TI ARM CLANG  </td><td class="markdownTableBodyNone">R5F, M4F  </td><td class="markdownTableBodyNone">3.2.2.LTS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GCC AARCH64  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">9.2-2019.12   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">GCC ARM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">7-2017-q4-major (AM64x only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FreeRTOS Kernel  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">10.4.3   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS SMP Kernel  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">202110.00-SMP   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Tiny USB  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">0.14.0   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">LwIP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">STABLE-2_2_0_RELEASE   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Mbed-TLS  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">mbedtls-2.13.1   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">DMSC Firmware  </td><td class="markdownTableBodyNone">DMSC  </td><td class="markdownTableBodyNone">v10.00.08   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md74"></a>
Key Features</h1>
<h2><a class="anchor" id="EXPERIMENTAL_FEATURES"></a>
Experimental Features</h2>
<dl class="section attention"><dt>Attention</dt><dd>Features listed below are early versions and should be considered as "experimental". </dd>
<dd>
Users can evaluate the feature, however the feature is not fully tested at TI side. </dd>
<dd>
TI would not support these feature on public e2e. </dd>
<dd>
Experimental features will be enabled with limited examples and SW modules.</dd></dl>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Feature  </th><th class="markdownTableHeadNone">Module   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">A53 NORTOS support and A53 NORTOS examples  </td><td class="markdownTableBodyNone">DPL, NORTOS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">A53 FreeRTOS (single core) support and A53 FreeRTOS examples  </td><td class="markdownTableBodyNone">DPL, FreeRTOS   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SBL booting A53 NORTOS  </td><td class="markdownTableBodyNone">Bootloader   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GCC support for R5F for limited examples  </td><td class="markdownTableBodyNone">R5F   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">A53 FreeRTOS dual core in SMP mode and A53 SMP FreeRTOS examples  </td><td class="markdownTableBodyNone">DPL, FreeRTOS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GUI for UART Uniflash Tool (No support for EMMC flashing)  </td><td class="markdownTableBodyNone">Bootloader   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md75"></a>
Features not supported in release</h2>
<h2><a class="anchor" id="autotoc_md76"></a>
OS Kernel</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">OS  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS Kernel  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Task, Task notification, interrupts, semaphores, mutexes, timers, event groups. ROV views in CCS IDE, Task load measurement using FreeRTOS run time statistics APIs.  </td><td class="markdownTableBodyNone">Only single core A53 FreeRTOS is supported. Second core is NOT used.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FreeRTOS SMP Kernel  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Task, Task notification, interrupts, semaphores, mutexes, timers, event groups. ROV views in CCS IDE, Task load measurement using FreeRTOS run time statistics APIs.  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS POSIX  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">pthread, mqueue, semaphore, clock  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">NO RTOS  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">See <b>Driver Porting Layer (DPL)</b> below  </td><td class="markdownTableBodyNone">Only single core A53 NORTOS is supported. Second core is NOT used.   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md77"></a>
Driver Porting Layer (DPL)</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Address Translate  </td><td class="markdownTableBodyNone">M4F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Use RAT to allow M4F access to peripheral address space  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Cache  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Cache write back, invalidate, enable/disable  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Clock  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Tick timer at user specified resolution, timeouts and delays  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">CpuId  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Verify Core ID and Cluster ID that application is running  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CycleCounter  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Measure CPU cycles using CPU specific internal counters  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Debug  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Logging and assert to any combo of: UART, CCS, shared memory  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Heap  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Create arbitrary heaps in user defined memory segments  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Hwi  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Interrupt register, enable/disable/restore  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MPU  </td><td class="markdownTableBodyNone">R5F, M4F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Setup MPU and control access to address space  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MMU  </td><td class="markdownTableBodyNone">A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Setup MMU and control access to address space  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Semaphore  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Binary, Counting Semaphore, recursive mutexs with timeout  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Task  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Create, delete tasks  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Timer  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Configure arbitrary timers  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Event  </td><td class="markdownTableBodyNone">R5F, M4F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Setting, getting, clearing, and waiting of Event bits  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md78"></a>
Secondary Bootloader (SBL)</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Bootloader  </td><td class="markdownTableBodyNone">R5FSS0-0  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Boot modes: OSPI, OSPI XIP, UART, SD. All R5F's, M4F, A53 NORTOS/FreeRTOS/Linux boot. RPRC, multi-core image format, DDR init  </td><td class="markdownTableBodyNone">SBL OSPI XIP for A53   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md79"></a>
SOC Device Drivers</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Peripheral  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">DMA Supported  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ADC  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Single conversion (one-shot mode), interrupt mode, DMA mode  </td><td class="markdownTableBodyNone">Continuous conversion not tested   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">CRC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">CRC in full CPU mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">DDR  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested LPDDR4 at 400MHz frequency.  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ECAP  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Frequency, Duty cycle, interrupt mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EPWM  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Different Frequency, Duty cycle, interrupt mode, Deadband and chopper module  </td><td class="markdownTableBodyNone">Tripzone module not tested   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">EQEP  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Signal Frequency and Direction, interrupt mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FSI (RX/TX)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">RX, TX, polling, interrupt mode, single/dual lanes  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">GPIO  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Basic input/output, GPIO as interrupt  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">GTC  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Enable GTC, setting FID (Frequency indicator)  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">I2C  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Controller mode, basic read/write, polling and interrupt mode  </td><td class="markdownTableBodyNone">Target mode not supported. M4F not tested due to EVM limitation   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">IPC Notify  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Low latency IPC between RTOS/NORTOS CPUs  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">IPC Rpmsg  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">RPMessage protocol based IPC for all R5F, M4F, A53 running NORTOS/FreeRTOS/Linux  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MCAN  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">RX, TX, interrupt and polling mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MCSPI  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Controller/Peripheral mode, basic read/write, polling, interrupt and DMA mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MDIO  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Register read/write, link status and link interrupt enable API  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MMCSD  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Raw read/write and file I/O on MMCSD0 eMMC, and MMCSD1 SD. eMMC tested till HS SDR mode (8-bit data, 52 MHz), SD tested till SD HS mode (4-bit, 25 MHz)  </td><td class="markdownTableBodyNone">Interrupt mode not tested   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">OSPI  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Read direct, Write indirect, Read/Write commands, DMA for read, PHY Mode  </td><td class="markdownTableBodyNone">Interrupt mode not supported   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">PCIe  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Buffer Transfer between EP and RC modes. Legacy interrupt  </td><td class="markdownTableBodyNone">MSI and MSIx capability   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Pinmux  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested with multiple peripheral pinmuxes  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">PRUICSS  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested with Ethercat, EtherNet/IP, IO-Link, ICSS-EMAC, HDSL, EnDat  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SOC  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">lock/unlock MMRs, get CPU clock, CPU name, clock enable, set frequency, SW Warm/POR Reset, Address Translation  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Sciclient  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Tested with clock setup, module on/off  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SPINLOCK  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Lock, unlock HW spinlocks  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">UART  </td><td class="markdownTableBodyNone">R5F, M4F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Basic read/write, polling, interrupt mode,  </td><td class="markdownTableBodyNone">HW flow control not tested. DMA mode not supported   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">UDMA  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">Basic memory copy, SW trigger, Chaining  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">WDT  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Interrupt after watchdog expiry  </td><td class="markdownTableBodyNone">Reset not supported   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md80"></a>
Software Diagnostic Library (SDL)</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">SDL Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ESM  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MCRC  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">RTI  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">DCC  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">VTM  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">STOG  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">PBIST  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MTOG  </td><td class="markdownTableBodyNone">M4F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">POK  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ECC  </td><td class="markdownTableBodyNone">M4F, R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">LBIST  </td><td class="markdownTableBodyNone">M4F  </td><td class="markdownTableBodyNone">NO   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ROM Checksum  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md81"></a>
Board Device Drivers</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Peripheral  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EEPROM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">I2C based EEPROM  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ETHPHY  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Ethernet Phy configuration for EtherCAT SubDevice example  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Flash  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">XSPI, OSPI, QSPI based flash, Octal, Quad mode, DDR mode  </td><td class="markdownTableBodyNone">All vendor flash types not tested   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">LED  </td><td class="markdownTableBodyNone">R5F, A53  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">GPIO , I2C IO expander based LED control, I2C based industrial LEDs(TPIC2810)  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md82"></a>
File System</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS+FAT  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">File read, write, create. FAT partition and mounting  </td><td class="markdownTableBodyNone">File I/O with FreeRTOS   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md83"></a>
CMSIS</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CMSIS DSP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Basic math, complex math, controller, fast math, filtering, Matrix, statistics, transform  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md84"></a>
Networking</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">TSN  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">gPTP IEEE 802.1 AS-2020 compliant gPTP stack, End Nodes and Bridge mode support, YANG data model configuration  </td><td class="markdownTableBodyNone">Multi-Clock Domain   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">LwIP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">TCP/UDP IP networking stack with and without checksum offload enabled, TCP/UDP IP networking stack with server and client functionality, basic Socket APIs, netconn APIs and raw APIs, DHCP, ping, TCP iperf, scatter-gather, DSCP priority mapping, LwIP bridge, shared memory driver  </td><td class="markdownTableBodyNone">Other LwIP features   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Ethernet driver (ENET)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Ethernet as port using CPSW, MAC loopback and PHY loopback, Layer 2 MAC, Packet Timestamping, CPSW Switch, Policer and Classifier, MDIO Manual Mode, CBS (IEEE 802.1Qav) on CPSW, IET (IEEE 802.1Qbu) on CPSW, Strapped PHY (Early Ethernet), cut through switch on CPSW  </td><td class="markdownTableBodyNone">RMII mode   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Mbed-TLS  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Tested software cryptography after porting, used mbedTLS with LwIP to implement HTTPS server  </td><td class="markdownTableBodyNone">Hardware offloaded cryptography   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md85"></a>
USB</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">USB SoC Porting Layer  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">USB 2.0 device mode  </td><td class="markdownTableBodyNone">USB 3.0   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">USB Device Driver  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">USB 2.0 device mode  </td><td class="markdownTableBodyNone">USB Host driver   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">TinyUSB Core and CDC Driver  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">USB device with CDC class  </td><td class="markdownTableBodyNone">USB Host, other USB device class drivers   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">TinyUSB Core and DFU Driver  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">USB device with DFU class  </td><td class="markdownTableBodyNone">USB Host, other USB device class drivers   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md86"></a>
SECURITY</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SA2UL AES  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">AES CBC-128 encryption and decryption, AES CBC-256 encryption and decryption, AES ECB-128 encryption and decryption, AES ECB-256 encryption and decryption, AES CMAC-128, AES CMAC-256  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SA2UL SHA  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">SHA 512 single shot and multi-shot, SHA 256 single shot and multi-shot, HMAC SHA-256, HMAC SHA-512, HMAC SHA-1  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SA2UL RNG  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">RNG generate random number with size of 4 words(128 bit)  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SA2UL PKA  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">RSA Encryption and Decryption support upto 4k bit, RSA Signing and Verification support upto 4k bit, ECDSA Signing and Verification support with P-256 and P-384 curves  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md87"></a>
Demos</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Benchmark demo  </td><td class="markdownTableBodyNone">4xR5F's  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">CFFT, FIR and FOC benchmarks  </td><td class="markdownTableBodyNone">ADC/PWM benchmark   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md88"></a>
Fixed Issues</h1>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Applicable Releases </th><th>Applicable Devices </th><th>Resolution/Comments  </th></tr>
<tr>
<td>MCUSDK-10005 </td><td>UART LLD Write incompatible with data length 5 and 6 </td><td>UART </td><td>09.01.00 </td><td>AM64x, AM243x </td><td>Tested with 6 bit character, But not with 5 bit. No valid data with 5 bit ASCII character  </td></tr>
<tr>
<td>MCUSDK-11424 </td><td>Wrong position of HwiP_enable in MCU+SDK, which creates hanging in the application </td><td>FreeRTOS </td><td>08.06.00 onwards </td><td>AM64x, AM243x </td><td>Dpl_init was enabling the interrupts. Fixed  </td></tr>
<tr>
<td>MCUSDK-12593 </td><td>Issue with "MpuP_disable" API in M4 core </td><td>DPL </td><td>09.01.00 </td><td>AM64x, AM243x </td><td>Fixed. Updated the code  </td></tr>
<tr>
<td>MCUSDK-12637 </td><td>Setting the ICSSG1 clock frequency affects the ICSSG0 clock frequency </td><td>SOC </td><td>09.00.00 onwards </td><td>AM64x, AM243x </td><td>Add a new API which takes the parent as an input as well  </td></tr>
<tr>
<td>MCUSDK-12728 </td><td>MCU-PLUS-SDK-AM243X: Smart Placement Script Issue </td><td>OptiFlash </td><td>09.01.00 </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-13286 </td><td>Docs: No TOC for TI Uniflash Tool page </td><td>docs </td><td>09.02.00 </td><td>AM64x, AM243x </td><td>TOC missing. Added  </td></tr>
<tr>
<td>MCUSDK-13344 </td><td>MCU+ SDK Extended OTP doc section may need updating </td><td>Security </td><td>09.02.00 </td><td>AM64x, AM243x </td><td>Documentation updated  </td></tr>
<tr>
<td>MCUSDK-13351 </td><td>MCSPI: on changing mode to Multi-controller/ peripheral, examples are not building. </td><td>McSPI </td><td>10.00.00 </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-13459 </td><td>Bug in SOC_moduleSetClockFrequencyWithParent API call </td><td>SOC </td><td>10.00.00 </td><td>AM64x, AM243x </td><td>Clock ID check was wrong  </td></tr>
<tr>
<td>MCUSDK-13366 </td><td>Boot Image size is not reported for R5F application </td><td>SBL </td><td>09.02.00 </td><td>AM64x, AM243x </td><td>Log was printed before loading  </td></tr>
<tr>
<td>MCUSDK-13194 </td><td>AM64x : Not enabled DMA and Phy in SBL OSPI Multipartion project </td><td>SBL </td><td>09.02.00 </td><td>AM64x, AM243x </td><td>DMA was disabled in sysconfig  </td></tr>
<tr>
<td>MCUSDK-13067 </td><td>MCSPI Transfer Callback API sets Transfer Object-&gt;args to NULL </td><td>McSPI </td><td>09.01.00 </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-13278 </td><td>Sysconfig generating wrong files for MCSPI config </td><td>McSPI </td><td>09.02.00 </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-3710 </td><td>OSPI DMA memory read fails in some cases </td><td>OSPI, UDMA </td><td>08.02.00 onwards </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-13470 </td><td>OSPI controller does not prefetch 32 bytes for DMA reads </td><td>OSPI </td><td>09.02.01 </td><td>AM64x, AM243x </td><td>Added the prefetch copy  </td></tr>
<tr>
<td>MCUSDK-12960 </td><td>DAC is not enabled before Bootloader_getMsgLen leading to data abort </td><td>Security </td><td>09.01.00 </td><td>AM64x, AM243x </td><td>Added APIs for disable/enable DAC  </td></tr>
<tr>
<td>MCUSDK-13091 </td><td>SBL EMMC fails to boot encrypted appimage on HSSE device </td><td>Security </td><td>09.01.00 </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>MCUSDK-13124 </td><td>Docs Build is failing on Windows due to syntax error </td><td>docs </td><td>09.02.00 </td><td>AM64x, AM243x </td><td>Fixed  </td></tr>
<tr>
<td>SYSFW-7463 </td><td>TISCI_MSG_GET_CLOCK always return Enabled for input clock </td><td>DMSC </td><td>All </td><td>AM64x, AM243x </td><td>API fixed to return correct state  </td></tr>
<tr>
<td>SYSFW-7485 </td><td>Update the PLL driver in TIFS boot flow to follow correct sequence </td><td>DMSC </td><td>All </td><td>AM64x, AM243x </td><td>Early PLL driver in security init of DMSC firmware updated  </td></tr>
<tr>
<td>SYSFW-7486 </td><td>PM: Cleanup additional steps in pll init startup routine </td><td>DMSC </td><td>All </td><td>AM64x, AM243x </td><td>Regular PLL driver init sequence in DMSC firmware updated  </td></tr>
<tr>
<td>MCUSDK-12756 </td><td>MbedTLS - Timing side channel attack in RSA private operation exposing plaintext. </td><td>Mbed-TLS </td><td>08.06.00 onwards </td><td>None  </td></tr>
<tr>
<td>SITSW-4937 </td><td>ENET - MII padconfig pins are not getting configured from the SYSCONFIG generated code </td><td>Ethernet </td><td>09.01.00 onwards </td><td>None  </td></tr>
<tr>
<td>SITSW-4932 </td><td>ENET - 10M link speed is not working </td><td>Ethernet </td><td>09.01.00 onwards </td><td>None  </td></tr>
<tr>
<td>PINDSW-7981 </td><td>Ethernet: FDB: Clearing issue during initialization </td><td>Ethernet (ICSSG) </td><td>09.00.00 </td><td>None  </td></tr>
<tr>
<td>PINDSW-7982 </td><td>Ethernet: 10M: Race condition during IEP CMP config </td><td>Ethernet (ICSSG) </td><td>09.00.00 </td><td>None  </td></tr>
<tr>
<td>PINDSW-7990 </td><td>Ethernet: HD: Need to handle CRS, COL connections combination in firmware. </td><td>Ethernet (ICSSG) </td><td>09.00.00 </td><td>None  </td></tr>
<tr>
<td>PINDSW-7980 </td><td>Ethernet: FDB: Learning and Flushing Issues </td><td>Ethernet (ICSSG) </td><td>09.00.00 </td><td>None  </td></tr>
<tr>
<td>PINDSW-7851 </td><td>[ENET_ICSSG] Ping does not work on the other port in Cut-through mode </td><td>Ethernet (ICSSG) </td><td>09.00.00 </td><td>None  </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md89"></a>
Known Issues</h1>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Applicable Releases </th><th>Applicable Devices </th><th>Workaround  </th></tr>
<tr>
<td>MCUSDK-13350 </td><td>Pcie_benchmark, Pcie_buf_transfer, Pcie_legacy_irq, Pcie_msi_irq, Pcie_msix_irq and sbl_pcie are broken on 9.2.1 release </td><td>PCIE </td><td>9.2.1 onwards </td><td>AM64x, AM243x </td><td>None.  </td></tr>
<tr>
<td>MCUSDK-626 </td><td>DMA not working with ADC FIFO 1 </td><td>ADC </td><td>7.3.0 onwards </td><td>AM64x, AM243x </td><td><p class="starttd">Use ADC FIFO 0 </p>
<p class="endtd"></p>
</td></tr>
<tr>
<td>MCUSDK-2113 </td><td>[Docs] Sysfw RM/PM documentation doesn't specify AM243x </td><td>Docs </td><td>8.0.0 onwards </td><td>AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-2715 </td><td>PKA ECDSA sign verify is not working for P-521 and BrainPool P-512R1 curves </td><td>SECURITY </td><td>8.2.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-6262 </td><td>[AM243X] : MMCSD read io example is not functional on eMMC if the APP_MMCSD_START_BLK is changed for MMCSD_write and MMCSD_read </td><td>MMCSD </td><td>8.3.0 owards </td><td>AM243x, AM64x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8842 </td><td>OSPI Writes fail with multi threaded applications </td><td>OSPI </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8938 </td><td>Last 512KB of memory is not accessible in dev boot mode flow </td><td>SBL </td><td>8.4.0 </td><td>AM64x, AM243x </td><td>Use other boot modes  </td></tr>
<tr>
<td><a href="https://mbed-tls.readthedocs.io/en/latest/tech-updates/security-advisories/mbedtls-security-advisory-2021-07-1/">mbedTLS-advisory</a> <br  />
 MCUSDK-9082 </td><td>MbedTLS - RSA exploit by kernel-privileged cache side-channel attackers </td><td>Mbed-TLS </td><td>8.6.0 </td><td>AM64x, AM243x, AM263X, AM273X </td><td>-  </td></tr>
<tr>
<td>MCUSDK-10691 </td><td>flash sequence does not work for MX25U51245G (4-4-4 mode) </td><td>Flash </td><td>8.6.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-10939 </td><td>PCIe MSI error when connected to Linux Root Complex </td><td>PCIe </td><td>8.6.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-11028 </td><td>PCIe as End Point throwing error when changing BAR aperture </td><td>PCIe </td><td>8.6.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-11507 </td><td>ENET: CPSW MAC port is stuck forever and dropping all the Rx/Tx packets with reception of corrupts preamble. </td><td>CPSW </td><td>8.2.0 onwards </td><td>AM64x, AM243x </td><td>Disable hostRxTimestampEn flag in CPSW CPST configuration. This does not impact the CPTS Rx or Tx <a class="el" href="structTimestamp.html" title="The Timestamp type represents a positive time with respect to the epoch.">Timestamp</a> Events for PTP packets and is orthogonal feature.  </td></tr>
<tr>
<td>MCUSDK-11652 </td><td>PCIE benchmarking is not working for (variable) BUF_SIZE = 0x40 </td><td>PCIe </td><td>8.6.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-11730 </td><td>A wrong counter is used for Event 2 in PMU configuration </td><td>PMU </td><td>9.0.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-12984 </td><td>McSPI LLD Read and write APIs not working </td><td>McSPI </td><td>9.1.0 onwards </td><td>AM64x, AM243x </td><td>Use <a class="el" href="group__DRV__MCSPI__MODULE.html#ga35061166ed36e50dc6d7b38a8fbf13e9" title="Function to perform MCSPI transactions.">MCSPI_transfer()</a> APIs  </td></tr>
<tr>
<td>MCUSDK-13120 </td><td>Pcie_legacy_irq example is broken </td><td>PCIE </td><td>9.0.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-3626 </td><td>Enet: Phy tuning is not done correctly on AM64x/AM243x and AM263x platforms </td><td>Enet </td><td>8.1.0 onwards </td><td>AM64x, AM243x </td><td>PHY delay is not tuned but set to value based on limited testing on a small set of boards.If packet drops are still seen, we can force the phy to set to 100mbps.Make below change in application code: linkCfg-&gt;speed = ENET_SPEED_100MBIT; linkCfg-&gt;duplexity = ENET_DUPLEX_FULL;  </td></tr>
<tr>
<td>MCUSDK-8376 </td><td>LWIP web server application crashes in server stress test </td><td>Enet, LWIP </td><td>8.3.0 onwards </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-9739 </td><td>AM64B SK loss of packet on using CPSW switch </td><td>Networking </td><td>8.5.0 </td><td>AM64x </td><td>-  </td></tr>
<tr>
<td>MCUSDK-10679 </td><td>CPSW UDP Iperf test instability on AM243x </td><td>Networking </td><td>8.6.0 </td><td>AM64x, AM243x </td><td>-  </td></tr>
<tr>
<td>PINDSW-6452 </td><td>ICSSG based standard Ethernet drops packets, limits TCP throughput to 600M </td><td>Ethernet </td><td>AM64x, AM243x </td><td>08.06.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-8376 </td><td>LWIP web server application crashes in server stress test </td><td>Ethernet </td><td>AM64x, AM243x </td><td>09.00.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-13138 </td><td>AM243x/ AM64x: ENET: gPTP in ICSSG Mac mode (dual mac) doesn't work on Mac Port 2 </td><td>Ethernet </td><td>AM64x, AM243x </td><td>09.01.00 onwards </td><td>-  </td></tr>
<tr>
<td>SYSFW-6432 </td><td>Set device API doesn't return Error when PD is in transition state </td><td>SYSFW </td><td>AM64x, AM243x </td><td>07.03.00 onwards </td><td>-  </td></tr>
<tr>
<td>SYSFW-6426 </td><td>Ownership of a firewall region can be transferred to an invalid host </td><td>SYSFW </td><td>AM64x, AM243x </td><td>07.03.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-12756 </td><td>MbedTLS - Timing side channel attack in RSA private operation exposing plaintext. </td><td>Mbed-TLS </td><td>08.06.00 onwards </td><td><p class="starttd">None </p>
<p class="endtd"></p>
</td></tr>
</table>
<h1><a class="anchor" id="autotoc_md90"></a>
Errata</h1>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>SDK Status  </th></tr>
<tr>
<td>i2278 </td><td>MCAN: Message Transmit order not guaranteed from dedicated Tx Buffers configured with same Message ID </td><td>MCAN </td><td>Open  </td></tr>
<tr>
<td>i2279 </td><td>MCAN: Specification Update for dedicated Tx Buffers and Tx Queues configured with same Message ID </td><td>MCAN </td><td>Open  </td></tr>
<tr>
<td>i2310 </td><td>USART: Erroneous clear/trigger of timeout interrupt </td><td>UART </td><td>Implemented  </td></tr>
<tr>
<td>i2311 </td><td>USART: Spurious DMA Interrupts </td><td>UART </td><td>Implemented  </td></tr>
<tr>
<td>i2312 </td><td>MMCSD: HS200 and SDR104 Command Timeout Window Too Small </td><td>MMCSD </td><td>Open  </td></tr>
<tr>
<td>i2313 </td><td>GPMC: Sub-32-bit read issue with NAND and FPGA/FIFO </td><td>GPMC </td><td>Implemented  </td></tr>
<tr>
<td>i2326 </td><td>PCIe: MAIN_PLLx operating in fractional mode, which is required for enabling SSC, is not compliant with PCIe Refclk jitter limits </td><td>PCIe </td><td>Open  </td></tr>
<tr>
<td>i2329 </td><td>MDIO interface corruption, </td><td>CPSW, ICSSG </td><td>Open  </td></tr>
<tr>
<td>i2331 </td><td>CPSW: Device lockup when reading CPSW registers </td><td>CPSW, SBL </td><td>Implemented  </td></tr>
<tr>
<td>i2345 </td><td>CPSW: Ethernet Packet corruption occurs if CPDMA fetches a packet which spans across memory banks </td><td>CPSW </td><td>Implemented  </td></tr>
<tr>
<td>i2401 </td><td>CPSW: Host Timestamps Cause CPSW Port to Lock up </td><td>CPSW </td><td>Open  </td></tr>
<tr>
<td>i2402 </td><td>CPSW: Ethernet to Host Checksum Offload does not work </td><td>CPSW </td><td>Open  </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md91"></a>
Limitations</h1>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Reported in Release </th><th>Applicable Devices </th><th>Workaround  </th></tr>
<tr>
<td>MCUSDK-208 </td><td>gmake with -j can sometimes lock up Windows command prompt </td><td>Build </td><td>7.3.0 </td><td>AM64x, AM243x </td><td>Use bash for windows as part of git for windows or don't use -j option  </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md92"></a>
Upgrade and Compatibility Information</h1>
<dl class="section attention"><dt>Attention</dt><dd>When migrating from Processor SDK RTOS, see <a class="el" href="MIGRATION_GUIDES.html">Migration Guides</a> for more details</dd></dl>
<p>This section lists changes which could affect user applications developed using older SDK versions. Read this carefully to see if you need to do any changes in your existing application when migrating to this SDK version relative to previous SDK version. Also refer to older SDK version release notes to see changes in earlier SDKs.</p>
<h2><a class="anchor" id="autotoc_md93"></a>
Compiler Options</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
</table>
<h2><a class="anchor" id="autotoc_md94"></a>
Examples</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
</table>
<h2><a class="anchor" id="autotoc_md95"></a>
OS Kernel</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
</table>
<h2><a class="anchor" id="autotoc_md96"></a>
SOC Device Drivers</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
</table>
<h2><a class="anchor" id="autotoc_md97"></a>
Networking</h2>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
<tr>
<td>Ethernet (CPSW and ICSSG) </td><td>EnetApp_initLinkArgs function defination </td><td>EnetApp_initLinkArgs defination is moved to generated code. Please refer and follow <a class="el" href="enet_mcupsdk_10_00_update.html">MCU PLUS SDK Version Updating from 09.02 or earlier the latest</a> for more details </td><td><a class="el" href="enet_mcupsdk_10_00_update.html">MCU PLUS SDK Version Updating from 09.02 or earlier the latest</a>  </td></tr>
<tr>
<td>Ethernet (CPSW) </td><td>example.syscfg file of all examples/application where 'ENET(CPSW)' component added </td><td>Pinmux component parameters are defined directly under PCSW component, rather than a seperate module. Please refer and follow <a class="el" href="enet_mcupsdk_10_00_update.html">MCU PLUS SDK Version Updating from 09.02 or earlier the latest</a> for more details. </td><td><a class="el" href="enet_mcupsdk_10_00_update.html">MCU PLUS SDK Version Updating from 09.02 or earlier the latest</a>  </td></tr>
</table>
</div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
