#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fe118f70720 .scope module, "DMATestBench" "DMATestBench" 2 15;
 .timescale -12 -12;
v0x7fe10901d420_0 .net *"_ivl_0", 31 0, L_0x7fe10901e030;  1 drivers
v0x7fe10901d4e0_0 .net *"_ivl_10", 31 0, L_0x7fe10901ef00;  1 drivers
v0x7fe10901d580_0 .net *"_ivl_12", 31 0, L_0x7fe10901f060;  1 drivers
L_0x7fe1000080e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe10901d610_0 .net/2u *"_ivl_14", 31 0, L_0x7fe1000080e0;  1 drivers
v0x7fe10901d6c0_0 .net *"_ivl_16", 31 0, L_0x7fe10901f1a0;  1 drivers
v0x7fe10901d7b0_0 .net *"_ivl_18", 31 0, L_0x7fe10901f310;  1 drivers
L_0x7fe100008128 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe10901d860_0 .net *"_ivl_21", 23 0, L_0x7fe100008128;  1 drivers
L_0x7fe100008170 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe10901d910_0 .net/2u *"_ivl_22", 31 0, L_0x7fe100008170;  1 drivers
v0x7fe10901d9c0_0 .net *"_ivl_24", 31 0, L_0x7fe10901f430;  1 drivers
v0x7fe10901dad0_0 .net *"_ivl_26", 31 0, L_0x7fe10901f5b0;  1 drivers
L_0x7fe100008008 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe10901db80_0 .net *"_ivl_3", 21 0, L_0x7fe100008008;  1 drivers
v0x7fe10901dc30_0 .net *"_ivl_4", 31 0, L_0x7fe10901ed90;  1 drivers
L_0x7fe100008050 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe10901dce0_0 .net *"_ivl_7", 23 0, L_0x7fe100008050;  1 drivers
L_0x7fe100008098 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe10901dd90_0 .net/2u *"_ivl_8", 31 0, L_0x7fe100008098;  1 drivers
v0x7fe10901de40_0 .var "block_size", 9 0;
v0x7fe10901def0_0 .var "burst_counter", 9 0;
v0x7fe10901dfa0_0 .var "burst_size", 7 0;
v0x7fe10901e130_0 .var "busGrants", 0 0;
v0x7fe10901e1c0_0 .var "busIn_address_data", 31 0;
v0x7fe10901e250_0 .var "busIn_busy", 0 0;
v0x7fe10901e2e0_0 .var "busIn_data_valid", 0 0;
v0x7fe10901e370_0 .var "busIn_end_transaction", 0 0;
v0x7fe10901e400_0 .var "busIn_error", 0 0;
v0x7fe10901e4b0_0 .var "ciN", 7 0;
v0x7fe10901e560_0 .var "clock", 0 0;
v0x7fe10901e5f0_0 .net "done", 0 0, L_0x7fe1090223f0;  1 drivers
v0x7fe10901e6a0_0 .var "memory_start_address", 8 0;
v0x7fe10901e730_0 .net "nb_transfers", 9 0, L_0x7fe10901f6d0;  1 drivers
v0x7fe10901e7c0_0 .var "reset", 0 0;
v0x7fe10901e890_0 .net "result", 31 0, L_0x7fe1090227b0;  1 drivers
v0x7fe10901e920_0 .var "start", 0 0;
v0x7fe10901e9d0_0 .var "valueA", 31 0;
v0x7fe10901ea80_0 .var "valueB", 31 0;
L_0x7fe10901e030 .concat [ 10 22 0 0], v0x7fe10901de40_0, L_0x7fe100008008;
L_0x7fe10901ed90 .concat [ 8 24 0 0], v0x7fe10901dfa0_0, L_0x7fe100008050;
L_0x7fe10901ef00 .arith/sum 32, L_0x7fe10901ed90, L_0x7fe100008098;
L_0x7fe10901f060 .arith/sum 32, L_0x7fe10901e030, L_0x7fe10901ef00;
L_0x7fe10901f1a0 .arith/sub 32, L_0x7fe10901f060, L_0x7fe1000080e0;
L_0x7fe10901f310 .concat [ 8 24 0 0], v0x7fe10901dfa0_0, L_0x7fe100008128;
L_0x7fe10901f430 .arith/sum 32, L_0x7fe10901f310, L_0x7fe100008170;
L_0x7fe10901f5b0 .arith/div 32, L_0x7fe10901f1a0, L_0x7fe10901f430;
L_0x7fe10901f6d0 .part L_0x7fe10901f5b0, 0, 10;
S_0x7fe118f71450 .scope module, "DUT" "ramDmaCi" 2 42, 3 10 0, S_0x7fe118f70720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "busOut_request";
    .port_info 9 /INPUT 1 "busIn_grants";
    .port_info 10 /INPUT 32 "busIn_address_data";
    .port_info 11 /INPUT 1 "busIn_end_transaction";
    .port_info 12 /INPUT 1 "busIn_data_valid";
    .port_info 13 /INPUT 1 "busIn_busy";
    .port_info 14 /INPUT 1 "busIn_error";
    .port_info 15 /OUTPUT 32 "busOut_address_data";
    .port_info 16 /OUTPUT 8 "busOut_burst_size";
    .port_info 17 /OUTPUT 1 "busOut_read_n_write";
    .port_info 18 /OUTPUT 1 "butOut_begin_transaction";
    .port_info 19 /OUTPUT 1 "busOut_end_transaction";
    .port_info 20 /OUTPUT 1 "busOut_data_valid";
    .port_info 21 /OUTPUT 1 "busOut_busy";
    .port_info 22 /OUTPUT 1 "busOut_error";
P_0x7fe118f65870 .param/l "customId" 0 3 10, C4<00001011>;
L_0x7fe1090202d0 .functor AND 1, L_0x7fe10901fec0, L_0x7fe1090201b0, C4<1>, C4<1>;
L_0x7fe109020a10 .functor AND 1, L_0x7fe1090205a0, L_0x7fe109020930, C4<1>, C4<1>;
L_0x7fe109020b00 .functor OR 1, L_0x7fe1090202d0, L_0x7fe109020a10, C4<0>, C4<0>;
L_0x7fe109021330 .functor AND 1, L_0x7fe109020fc0, L_0x7fe109021060, C4<1>, C4<1>;
L_0x7fe109021420 .functor OR 1, L_0x7fe109020b00, L_0x7fe109021330, C4<0>, C4<0>;
L_0x7fe1090216b0 .functor AND 1, L_0x7fe109021510, L_0x7fe10901f8e0, C4<1>, C4<1>;
L_0x7fe109021ab0 .functor AND 1, L_0x7fe1090216b0, L_0x7fe1090215b0, C4<1>, C4<1>;
L_0x7fe109022050 .functor AND 1, L_0x7fe109021c80, L_0x7fe10901f8e0, C4<1>, C4<1>;
L_0x7fe1090222a0 .functor AND 1, L_0x7fe109022100, L_0x7fe109022050, C4<1>, C4<1>;
L_0x7fe1090223f0 .functor AND 1, L_0x7fe109022350, L_0x7fe10901f8e0, C4<1>, C4<1>;
L_0x7fe109022970 .functor NOT 1, v0x7fe10901e560_0, C4<0>, C4<0>, C4<0>;
v0x7fe109017270_0 .net "DMA_memory_address", 8 0, v0x7fe118f7f0e0_0;  1 drivers
v0x7fe109017340_0 .var "DMA_memory_address_reg", 8 0;
v0x7fe1090173d0_0 .net "DMA_memory_data", 31 0, v0x7fe109012900_0;  1 drivers
v0x7fe1090174a0_0 .net "DMA_memory_write_enable", 0 0, v0x7fe109012b30_0;  1 drivers
L_0x7fe1000081b8 .functor BUFT 1, C4<00001011>, C4<0>, C4<0>, C4<0>;
v0x7fe109017570_0 .net/2u *"_ivl_0", 7 0, L_0x7fe1000081b8;  1 drivers
v0x7fe109017640_0 .net *"_ivl_101", 0 0, L_0x7fe109021ab0;  1 drivers
L_0x7fe1000086c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe1090176d0_0 .net/2u *"_ivl_102", 0 0, L_0x7fe1000086c8;  1 drivers
L_0x7fe100008710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe109017760_0 .net/2u *"_ivl_104", 0 0, L_0x7fe100008710;  1 drivers
v0x7fe109017800_0 .net *"_ivl_109", 21 0, L_0x7fe109021d60;  1 drivers
v0x7fe109017910_0 .net *"_ivl_110", 31 0, L_0x7fe109021e00;  1 drivers
L_0x7fe100008758 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe1090179c0_0 .net *"_ivl_113", 9 0, L_0x7fe100008758;  1 drivers
L_0x7fe1000087a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe109017a70_0 .net/2u *"_ivl_114", 31 0, L_0x7fe1000087a0;  1 drivers
v0x7fe109017b20_0 .net *"_ivl_116", 0 0, L_0x7fe109021c80;  1 drivers
v0x7fe109017bc0_0 .net *"_ivl_121", 0 0, L_0x7fe109022100;  1 drivers
L_0x7fe1000087e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe109017c70_0 .net/2u *"_ivl_124", 0 0, L_0x7fe1000087e8;  1 drivers
v0x7fe109017d20_0 .net *"_ivl_126", 0 0, L_0x7fe109022350;  1 drivers
v0x7fe109017dd0_0 .net *"_ivl_13", 0 0, L_0x7fe10901fc40;  1 drivers
L_0x7fe100008830 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe109017f60_0 .net/2u *"_ivl_130", 31 0, L_0x7fe100008830;  1 drivers
v0x7fe109017ff0_0 .net *"_ivl_132", 31 0, L_0x7fe109022560;  1 drivers
v0x7fe1090180a0_0 .net *"_ivl_134", 31 0, L_0x7fe109022710;  1 drivers
L_0x7fe100008878 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe109018150_0 .net/2u *"_ivl_136", 31 0, L_0x7fe100008878;  1 drivers
v0x7fe109018200_0 .net *"_ivl_14", 31 0, L_0x7fe10901fd60;  1 drivers
L_0x7fe100008248 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe1090182b0_0 .net *"_ivl_17", 30 0, L_0x7fe100008248;  1 drivers
L_0x7fe100008290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe109018360_0 .net/2u *"_ivl_18", 31 0, L_0x7fe100008290;  1 drivers
v0x7fe109018410_0 .net *"_ivl_2", 0 0, L_0x7fe10901f800;  1 drivers
v0x7fe1090184b0_0 .net *"_ivl_20", 0 0, L_0x7fe10901fec0;  1 drivers
v0x7fe109018550_0 .net *"_ivl_23", 0 0, L_0x7fe10901ffe0;  1 drivers
v0x7fe109018600_0 .net *"_ivl_24", 31 0, L_0x7fe109020080;  1 drivers
L_0x7fe1000082d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe1090186b0_0 .net *"_ivl_27", 30 0, L_0x7fe1000082d8;  1 drivers
L_0x7fe100008320 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe109018760_0 .net/2u *"_ivl_28", 31 0, L_0x7fe100008320;  1 drivers
v0x7fe109018810_0 .net *"_ivl_30", 0 0, L_0x7fe1090201b0;  1 drivers
v0x7fe1090188b0_0 .net *"_ivl_33", 0 0, L_0x7fe1090202d0;  1 drivers
v0x7fe109018950_0 .net *"_ivl_35", 0 0, L_0x7fe1090203c0;  1 drivers
v0x7fe109017e80_0 .net *"_ivl_36", 31 0, L_0x7fe1090204c0;  1 drivers
L_0x7fe100008368 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe109018be0_0 .net *"_ivl_39", 30 0, L_0x7fe100008368;  1 drivers
L_0x7fe100008200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe109018c70_0 .net/2u *"_ivl_4", 0 0, L_0x7fe100008200;  1 drivers
L_0x7fe1000083b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe109018d10_0 .net/2u *"_ivl_40", 31 0, L_0x7fe1000083b0;  1 drivers
v0x7fe109018dc0_0 .net *"_ivl_42", 0 0, L_0x7fe1090205a0;  1 drivers
v0x7fe109018e60_0 .net *"_ivl_45", 0 0, L_0x7fe109020730;  1 drivers
v0x7fe109018f10_0 .net *"_ivl_46", 31 0, L_0x7fe1090207d0;  1 drivers
L_0x7fe1000083f8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe109018fc0_0 .net *"_ivl_49", 30 0, L_0x7fe1000083f8;  1 drivers
L_0x7fe100008440 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe109019070_0 .net/2u *"_ivl_50", 31 0, L_0x7fe100008440;  1 drivers
v0x7fe109019120_0 .net *"_ivl_52", 0 0, L_0x7fe109020930;  1 drivers
v0x7fe1090191c0_0 .net *"_ivl_55", 0 0, L_0x7fe109020a10;  1 drivers
v0x7fe109019260_0 .net *"_ivl_57", 0 0, L_0x7fe109020b00;  1 drivers
v0x7fe109019300_0 .net *"_ivl_59", 0 0, L_0x7fe109020bf0;  1 drivers
v0x7fe1090193b0_0 .net *"_ivl_60", 31 0, L_0x7fe109020e20;  1 drivers
L_0x7fe100008488 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe109019460_0 .net *"_ivl_63", 30 0, L_0x7fe100008488;  1 drivers
L_0x7fe1000084d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe109019510_0 .net/2u *"_ivl_64", 31 0, L_0x7fe1000084d0;  1 drivers
v0x7fe1090195c0_0 .net *"_ivl_66", 0 0, L_0x7fe109020fc0;  1 drivers
v0x7fe109019660_0 .net *"_ivl_69", 0 0, L_0x7fe109021100;  1 drivers
v0x7fe109019710_0 .net *"_ivl_70", 31 0, L_0x7fe1090211a0;  1 drivers
L_0x7fe100008518 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe1090197c0_0 .net *"_ivl_73", 30 0, L_0x7fe100008518;  1 drivers
L_0x7fe100008560 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe109019870_0 .net/2u *"_ivl_74", 31 0, L_0x7fe100008560;  1 drivers
v0x7fe109019920_0 .net *"_ivl_76", 0 0, L_0x7fe109021060;  1 drivers
v0x7fe1090199c0_0 .net *"_ivl_79", 0 0, L_0x7fe109021330;  1 drivers
v0x7fe109019a60_0 .net *"_ivl_81", 0 0, L_0x7fe109021420;  1 drivers
L_0x7fe1000085a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe109019b00_0 .net/2u *"_ivl_82", 0 0, L_0x7fe1000085a8;  1 drivers
L_0x7fe1000085f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe109019bb0_0 .net/2u *"_ivl_84", 0 0, L_0x7fe1000085f0;  1 drivers
v0x7fe109019c60_0 .net *"_ivl_89", 0 0, L_0x7fe1090216b0;  1 drivers
v0x7fe109019d00_0 .net *"_ivl_91", 18 0, L_0x7fe1090217a0;  1 drivers
v0x7fe109019db0_0 .net *"_ivl_92", 31 0, L_0x7fe109021840;  1 drivers
L_0x7fe100008638 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe109019e60_0 .net *"_ivl_95", 12 0, L_0x7fe100008638;  1 drivers
L_0x7fe100008680 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe109019f10_0 .net/2u *"_ivl_96", 31 0, L_0x7fe100008680;  1 drivers
v0x7fe109019fc0_0 .net *"_ivl_98", 0 0, L_0x7fe1090215b0;  1 drivers
v0x7fe1090189f0_0 .net "block_size", 9 0, L_0x7fe109024a80;  1 drivers
v0x7fe109018ab0_0 .net "burst_size", 7 0, L_0x7fe109024b30;  1 drivers
v0x7fe109018b40_0 .net "busIn_address_data", 31 0, v0x7fe10901e1c0_0;  1 drivers
v0x7fe10901a050_0 .var "busIn_address_data_reg", 31 0;
v0x7fe10901a0e0_0 .net "busIn_busy", 0 0, v0x7fe10901e250_0;  1 drivers
v0x7fe10901a170_0 .var "busIn_busy_reg", 0 0;
v0x7fe10901a200_0 .net "busIn_data_valid", 0 0, v0x7fe10901e2e0_0;  1 drivers
v0x7fe10901a290_0 .var "busIn_data_valid_reg", 0 0;
v0x7fe10901a340_0 .net "busIn_end_transaction", 0 0, v0x7fe10901e370_0;  1 drivers
v0x7fe10901a3d0_0 .var "busIn_end_transaction_reg", 0 0;
v0x7fe10901a480_0 .net "busIn_error", 0 0, v0x7fe10901e400_0;  1 drivers
v0x7fe10901a510_0 .var "busIn_error_reg", 0 0;
v0x7fe10901a5c0_0 .net "busIn_grants", 0 0, v0x7fe10901e130_0;  1 drivers
v0x7fe10901a650_0 .var "busIn_grants_reg", 0 0;
v0x7fe10901a700_0 .net "busOut_address_data", 31 0, L_0x7fe109023300;  1 drivers
v0x7fe10901a7b0_0 .net "busOut_burst_size", 7 0, L_0x7fe1090235c0;  1 drivers
L_0x7fe100008dd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe10901a860_0 .net "busOut_busy", 0 0, L_0x7fe100008dd0;  1 drivers
v0x7fe10901a910_0 .net "busOut_data_valid", 0 0, L_0x7fe109023f30;  1 drivers
v0x7fe10901a9c0_0 .net "busOut_end_transaction", 0 0, L_0x7fe1090246a0;  1 drivers
L_0x7fe100008f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe10901aa70_0 .net "busOut_error", 0 0, L_0x7fe100008f80;  1 drivers
v0x7fe10901ab20_0 .net "busOut_read_n_write", 0 0, L_0x7fe1090239e0;  1 drivers
v0x7fe10901abd0_0 .net "busOut_request", 0 0, L_0x7fe109020ec0;  1 drivers
v0x7fe10901ac80_0 .net "bus_start_address", 31 0, L_0x7fe1090248a0;  1 drivers
v0x7fe10901ad30_0 .net "butOut_begin_transaction", 0 0, L_0x7fe109023c80;  1 drivers
v0x7fe10901ade0_0 .net "ciN", 7 0, v0x7fe10901e4b0_0;  1 drivers
v0x7fe10901ae70_0 .net "clock", 0 0, v0x7fe10901e560_0;  1 drivers
v0x7fe10901af40_0 .net "control_register", 1 0, L_0x7fe109024c30;  1 drivers
v0x7fe10901afd0_0 .net "correctState", 0 0, L_0x7fe109021510;  1 drivers
v0x7fe10901b060_0 .net "done", 0 0, L_0x7fe1090223f0;  alias, 1 drivers
v0x7fe10901b0f0_0 .net "enWR_CPU", 0 0, L_0x7fe109022050;  1 drivers
v0x7fe10901b180_0 .net "enWR_DMA", 0 0, L_0x7fe109021be0;  1 drivers
v0x7fe10901b210_0 .net "memory_start_address", 8 0, L_0x7fe109024990;  1 drivers
v0x7fe10901b2c0_0 .var "read_done", 0 0;
v0x7fe10901b350_0 .net "reset", 0 0, v0x7fe10901e7c0_0;  1 drivers
v0x7fe10901b400_0 .net "result", 31 0, L_0x7fe1090227b0;  alias, 1 drivers
v0x7fe10901b490_0 .net "resultController", 31 0, v0x7fe109015d40_0;  1 drivers
v0x7fe10901b540_0 .net "resultSRAM_CPU", 31 0, v0x7fe109016e20_0;  1 drivers
v0x7fe10901b5f0_0 .net "resultSRAM_DMA", 31 0, v0x7fe109016eb0_0;  1 drivers
v0x7fe10901b6c0_0 .net "s_isMyCi", 0 0, L_0x7fe10901f8e0;  1 drivers
v0x7fe10901b760_0 .net "start", 0 0, v0x7fe10901e920_0;  1 drivers
v0x7fe10901b800_0 .net "state", 2 0, L_0x7fe10901fa40;  1 drivers
v0x7fe10901b8a0_0 .net "status_register", 1 0, L_0x7fe109024ca0;  1 drivers
v0x7fe10901b950_0 .net "valueA", 31 0, v0x7fe10901e9d0_0;  1 drivers
v0x7fe10901b9f0_0 .net "valueB", 31 0, v0x7fe10901ea80_0;  1 drivers
v0x7fe10901bad0_0 .net "write", 0 0, L_0x7fe10901fb60;  1 drivers
v0x7fe10901bb60_0 .net "writeEnableA", 0 0, L_0x7fe1090222a0;  1 drivers
L_0x7fe10901f800 .cmp/eq 8, v0x7fe10901e4b0_0, L_0x7fe1000081b8;
L_0x7fe10901f8e0 .functor MUXZ 1, L_0x7fe100008200, v0x7fe10901e920_0, L_0x7fe10901f800, C4<>;
L_0x7fe10901fa40 .part v0x7fe10901e9d0_0, 10, 3;
L_0x7fe10901fb60 .part v0x7fe10901e9d0_0, 9, 1;
L_0x7fe10901fc40 .part v0x7fe10901e9d0_0, 12, 1;
L_0x7fe10901fd60 .concat [ 1 31 0 0], L_0x7fe10901fc40, L_0x7fe100008248;
L_0x7fe10901fec0 .cmp/eq 32, L_0x7fe10901fd60, L_0x7fe100008290;
L_0x7fe10901ffe0 .part v0x7fe10901e9d0_0, 10, 1;
L_0x7fe109020080 .concat [ 1 31 0 0], L_0x7fe10901ffe0, L_0x7fe1000082d8;
L_0x7fe1090201b0 .cmp/eq 32, L_0x7fe109020080, L_0x7fe100008320;
L_0x7fe1090203c0 .part v0x7fe10901e9d0_0, 12, 1;
L_0x7fe1090204c0 .concat [ 1 31 0 0], L_0x7fe1090203c0, L_0x7fe100008368;
L_0x7fe1090205a0 .cmp/eq 32, L_0x7fe1090204c0, L_0x7fe1000083b0;
L_0x7fe109020730 .part v0x7fe10901e9d0_0, 11, 1;
L_0x7fe1090207d0 .concat [ 1 31 0 0], L_0x7fe109020730, L_0x7fe1000083f8;
L_0x7fe109020930 .cmp/eq 32, L_0x7fe1090207d0, L_0x7fe100008440;
L_0x7fe109020bf0 .part v0x7fe10901e9d0_0, 12, 1;
L_0x7fe109020e20 .concat [ 1 31 0 0], L_0x7fe109020bf0, L_0x7fe100008488;
L_0x7fe109020fc0 .cmp/eq 32, L_0x7fe109020e20, L_0x7fe1000084d0;
L_0x7fe109021100 .part v0x7fe10901e9d0_0, 11, 1;
L_0x7fe1090211a0 .concat [ 1 31 0 0], L_0x7fe109021100, L_0x7fe100008518;
L_0x7fe109021060 .cmp/eq 32, L_0x7fe1090211a0, L_0x7fe100008560;
L_0x7fe109021510 .functor MUXZ 1, L_0x7fe1000085f0, L_0x7fe1000085a8, L_0x7fe109021420, C4<>;
L_0x7fe1090217a0 .part v0x7fe10901e9d0_0, 13, 19;
L_0x7fe109021840 .concat [ 19 13 0 0], L_0x7fe1090217a0, L_0x7fe100008638;
L_0x7fe1090215b0 .cmp/eq 32, L_0x7fe109021840, L_0x7fe100008680;
L_0x7fe109021be0 .functor MUXZ 1, L_0x7fe100008710, L_0x7fe1000086c8, L_0x7fe109021ab0, C4<>;
L_0x7fe109021d60 .part v0x7fe10901e9d0_0, 10, 22;
L_0x7fe109021e00 .concat [ 22 10 0 0], L_0x7fe109021d60, L_0x7fe100008758;
L_0x7fe109021c80 .cmp/eq 32, L_0x7fe109021e00, L_0x7fe1000087a0;
L_0x7fe109022100 .part v0x7fe10901e9d0_0, 9, 1;
L_0x7fe109022350 .functor MUXZ 1, v0x7fe10901b2c0_0, L_0x7fe1000087e8, L_0x7fe10901fb60, C4<>;
L_0x7fe109022560 .functor MUXZ 32, L_0x7fe100008830, v0x7fe109015d40_0, L_0x7fe109021be0, C4<>;
L_0x7fe109022710 .functor MUXZ 32, L_0x7fe109022560, v0x7fe109016e20_0, L_0x7fe109022050, C4<>;
L_0x7fe1090227b0 .functor MUXZ 32, L_0x7fe100008878, L_0x7fe109022710, L_0x7fe1090223f0, C4<>;
L_0x7fe109022ac0 .part v0x7fe10901e9d0_0, 0, 9;
S_0x7fe118f634f0 .scope module, "DMA" "DMAController" 3 114, 4 14 0, S_0x7fe118f71450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 32 "data_valueB";
    .port_info 4 /INPUT 1 "clock";
    .port_info 5 /OUTPUT 1 "SRAM_write_enable";
    .port_info 6 /OUTPUT 9 "SRAM_address";
    .port_info 7 /OUTPUT 32 "SRAM_data";
    .port_info 8 /INPUT 32 "SRAM_result";
    .port_info 9 /OUTPUT 1 "busOut_request";
    .port_info 10 /INPUT 1 "busIn_grants";
    .port_info 11 /OUTPUT 32 "bus_start_address_out";
    .port_info 12 /OUTPUT 9 "memory_start_address_out";
    .port_info 13 /OUTPUT 10 "block_size_out";
    .port_info 14 /OUTPUT 8 "burst_size_out";
    .port_info 15 /OUTPUT 2 "control_register_out";
    .port_info 16 /OUTPUT 2 "status_register_out";
    .port_info 17 /INPUT 32 "busIn_address_data";
    .port_info 18 /INPUT 1 "busIn_end_transaction";
    .port_info 19 /INPUT 1 "busIn_data_valid";
    .port_info 20 /INPUT 1 "busIn_busy";
    .port_info 21 /INPUT 1 "busIn_error";
    .port_info 22 /OUTPUT 32 "busOut_address_data";
    .port_info 23 /OUTPUT 8 "busOut_burst_size";
    .port_info 24 /OUTPUT 1 "busOut_read_n_write";
    .port_info 25 /OUTPUT 1 "busOut_begin_transaction";
    .port_info 26 /OUTPUT 1 "busOut_end_transaction";
    .port_info 27 /OUTPUT 1 "busOut_data_valid";
    .port_info 28 /OUTPUT 1 "busOut_busy";
    .port_info 29 /OUTPUT 1 "busOut_error";
    .port_info 30 /OUTPUT 32 "result";
P_0x7fe118f86b60 .param/l "DO_BURST_READ" 1 4 79, C4<011>;
P_0x7fe118f86ba0 .param/l "DO_BURST_WRITE" 1 4 80, C4<100>;
P_0x7fe118f86be0 .param/l "END_TRANSACTION" 1 4 81, C4<101>;
P_0x7fe118f86c20 .param/l "ERROR" 1 4 82, C4<110>;
P_0x7fe118f86c60 .param/l "IDLE" 1 4 76, C4<000>;
P_0x7fe118f86ca0 .param/l "INIT_BURST" 1 4 78, C4<010>;
P_0x7fe118f86ce0 .param/l "READ_STATE" 1 4 84, C4<01>;
P_0x7fe118f86d20 .param/l "REQUEST_BUS" 1 4 77, C4<001>;
P_0x7fe118f86d60 .param/l "RW_BLOCK_SIZE" 1 4 71, C4<011>;
P_0x7fe118f86da0 .param/l "RW_BURST_SIZE" 1 4 72, C4<100>;
P_0x7fe118f86de0 .param/l "RW_BUS_START_ADD" 1 4 69, C4<001>;
P_0x7fe118f86e20 .param/l "RW_MEMORY_START_ADD" 1 4 70, C4<010>;
P_0x7fe118f86e60 .param/l "RW_STATUS_CTRL_REG" 1 4 73, C4<101>;
P_0x7fe118f86ea0 .param/l "WRITE_STATE" 1 4 85, C4<10>;
L_0x7fe109023040 .functor NOT 1, v0x7fe10901a170_0, C4<0>, C4<0>, C4<0>;
L_0x7fe1090230f0 .functor AND 1, L_0x7fe109022f60, L_0x7fe109023040, C4<1>, C4<1>;
L_0x7fe1090238f0 .functor AND 1, L_0x7fe109023720, L_0x7fe109023850, C4<1>, C4<1>;
L_0x7fe109024500 .functor AND 1, L_0x7fe109024330, L_0x7fe109024460, C4<1>, C4<1>;
L_0x7fe1090245b0 .functor OR 1, L_0x7fe109024150, L_0x7fe109024500, C4<0>, C4<0>;
L_0x7fe1090248a0 .functor BUFZ 32, v0x7fe109013fd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe109024990 .functor BUFZ 9, v0x7fe1090159e0_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x7fe109024a80 .functor BUFZ 10, v0x7fe1090148c0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x7fe109024b30 .functor BUFZ 8, v0x7fe109014ad0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fe109024c30 .functor BUFZ 2, v0x7fe109015670_0, C4<00>, C4<00>, C4<00>;
L_0x7fe109024ca0 .functor BUFZ 2, v0x7fe109015ea0_0, C4<00>, C4<00>, C4<00>;
v0x7fe118f7f0e0_0 .var "SRAM_address", 8 0;
v0x7fe109012900_0 .var "SRAM_data", 31 0;
v0x7fe1090129c0_0 .net "SRAM_result", 31 0, v0x7fe109016eb0_0;  alias, 1 drivers
v0x7fe109012a80_0 .var "SRAM_result_reg", 31 0;
v0x7fe109012b30_0 .var "SRAM_write_enable", 0 0;
L_0x7fe1000088c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fe109012c10_0 .net/2u *"_ivl_0", 2 0, L_0x7fe1000088c0;  1 drivers
L_0x7fe100008998 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fe109012cc0_0 .net/2u *"_ivl_10", 2 0, L_0x7fe100008998;  1 drivers
v0x7fe109012d70_0 .net *"_ivl_12", 0 0, L_0x7fe109022e40;  1 drivers
L_0x7fe1000089e0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fe109012e10_0 .net/2u *"_ivl_14", 2 0, L_0x7fe1000089e0;  1 drivers
v0x7fe109012f20_0 .net *"_ivl_16", 0 0, L_0x7fe109022f60;  1 drivers
v0x7fe109012fc0_0 .net *"_ivl_18", 0 0, L_0x7fe109023040;  1 drivers
v0x7fe109013070_0 .net *"_ivl_2", 0 0, L_0x7fe109022b60;  1 drivers
v0x7fe109013110_0 .net *"_ivl_21", 0 0, L_0x7fe1090230f0;  1 drivers
L_0x7fe100008a28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe1090131b0_0 .net/2u *"_ivl_22", 31 0, L_0x7fe100008a28;  1 drivers
v0x7fe109013260_0 .net *"_ivl_24", 31 0, L_0x7fe1090231e0;  1 drivers
L_0x7fe100008a70 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fe109013310_0 .net/2u *"_ivl_28", 2 0, L_0x7fe100008a70;  1 drivers
v0x7fe1090133c0_0 .net *"_ivl_30", 0 0, L_0x7fe109023460;  1 drivers
L_0x7fe100008ab8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fe109013550_0 .net/2u *"_ivl_32", 7 0, L_0x7fe100008ab8;  1 drivers
L_0x7fe100008b00 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fe1090135e0_0 .net/2u *"_ivl_36", 2 0, L_0x7fe100008b00;  1 drivers
v0x7fe109013680_0 .net *"_ivl_38", 0 0, L_0x7fe109023720;  1 drivers
L_0x7fe100008908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe109013720_0 .net/2u *"_ivl_4", 0 0, L_0x7fe100008908;  1 drivers
L_0x7fe100008b48 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fe1090137d0_0 .net/2u *"_ivl_40", 1 0, L_0x7fe100008b48;  1 drivers
v0x7fe109013880_0 .net *"_ivl_42", 0 0, L_0x7fe109023850;  1 drivers
v0x7fe109013920_0 .net *"_ivl_45", 0 0, L_0x7fe1090238f0;  1 drivers
L_0x7fe100008b90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe1090139c0_0 .net/2u *"_ivl_46", 0 0, L_0x7fe100008b90;  1 drivers
L_0x7fe100008bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe109013a70_0 .net/2u *"_ivl_48", 0 0, L_0x7fe100008bd8;  1 drivers
L_0x7fe100008c20 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fe109013b20_0 .net/2u *"_ivl_52", 2 0, L_0x7fe100008c20;  1 drivers
v0x7fe109013bd0_0 .net *"_ivl_54", 0 0, L_0x7fe109023ba0;  1 drivers
L_0x7fe100008c68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe109013c70_0 .net/2u *"_ivl_56", 0 0, L_0x7fe100008c68;  1 drivers
L_0x7fe100008cb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe109013d20_0 .net/2u *"_ivl_58", 0 0, L_0x7fe100008cb0;  1 drivers
L_0x7fe100008950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe109013dd0_0 .net/2u *"_ivl_6", 0 0, L_0x7fe100008950;  1 drivers
L_0x7fe100008cf8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fe109013e80_0 .net/2u *"_ivl_62", 2 0, L_0x7fe100008cf8;  1 drivers
v0x7fe109013f30_0 .net *"_ivl_64", 0 0, L_0x7fe109023e50;  1 drivers
L_0x7fe100008d40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe109013460_0 .net/2u *"_ivl_66", 0 0, L_0x7fe100008d40;  1 drivers
L_0x7fe100008d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe1090141c0_0 .net/2u *"_ivl_68", 0 0, L_0x7fe100008d88;  1 drivers
L_0x7fe100008e18 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fe109014250_0 .net/2u *"_ivl_74", 2 0, L_0x7fe100008e18;  1 drivers
v0x7fe1090142e0_0 .net *"_ivl_76", 0 0, L_0x7fe109024150;  1 drivers
L_0x7fe100008e60 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fe109014380_0 .net/2u *"_ivl_78", 2 0, L_0x7fe100008e60;  1 drivers
v0x7fe109014430_0 .net *"_ivl_80", 0 0, L_0x7fe109024330;  1 drivers
L_0x7fe100008ea8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fe1090144d0_0 .net/2u *"_ivl_82", 1 0, L_0x7fe100008ea8;  1 drivers
v0x7fe109014580_0 .net *"_ivl_84", 0 0, L_0x7fe109024460;  1 drivers
v0x7fe109014620_0 .net *"_ivl_87", 0 0, L_0x7fe109024500;  1 drivers
v0x7fe1090146c0_0 .net *"_ivl_89", 0 0, L_0x7fe1090245b0;  1 drivers
L_0x7fe100008ef0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe109014760_0 .net/2u *"_ivl_90", 0 0, L_0x7fe100008ef0;  1 drivers
L_0x7fe100008f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe109014810_0 .net/2u *"_ivl_92", 0 0, L_0x7fe100008f38;  1 drivers
v0x7fe1090148c0_0 .var "block_size", 9 0;
v0x7fe109014970_0 .net "block_size_out", 9 0, L_0x7fe109024a80;  alias, 1 drivers
v0x7fe109014a20_0 .var "burst_counter", 9 0;
v0x7fe109014ad0_0 .var "burst_size", 7 0;
v0x7fe109014b80_0 .net "burst_size_out", 7 0, L_0x7fe109024b30;  alias, 1 drivers
v0x7fe109014c30_0 .net "busIn_address_data", 31 0, v0x7fe10901a050_0;  1 drivers
v0x7fe109014ce0_0 .net "busIn_busy", 0 0, v0x7fe10901a170_0;  1 drivers
v0x7fe109014d80_0 .net "busIn_data_valid", 0 0, v0x7fe10901a290_0;  1 drivers
v0x7fe109014e20_0 .net "busIn_end_transaction", 0 0, v0x7fe10901a3d0_0;  1 drivers
v0x7fe109014ec0_0 .net "busIn_error", 0 0, v0x7fe10901a510_0;  1 drivers
v0x7fe109014f60_0 .net "busIn_grants", 0 0, v0x7fe10901a650_0;  1 drivers
v0x7fe109015000_0 .net "busOut_address_data", 31 0, L_0x7fe109023300;  alias, 1 drivers
v0x7fe1090150b0_0 .net "busOut_begin_transaction", 0 0, L_0x7fe109023c80;  alias, 1 drivers
v0x7fe109015150_0 .net "busOut_burst_size", 7 0, L_0x7fe1090235c0;  alias, 1 drivers
v0x7fe109015200_0 .net "busOut_busy", 0 0, L_0x7fe100008dd0;  alias, 1 drivers
v0x7fe1090152a0_0 .net "busOut_data_valid", 0 0, L_0x7fe109023f30;  alias, 1 drivers
v0x7fe109015340_0 .net "busOut_end_transaction", 0 0, L_0x7fe1090246a0;  alias, 1 drivers
v0x7fe1090153e0_0 .net "busOut_error", 0 0, L_0x7fe100008f80;  alias, 1 drivers
v0x7fe109015480_0 .net "busOut_read_n_write", 0 0, L_0x7fe1090239e0;  alias, 1 drivers
v0x7fe109015520_0 .net "busOut_request", 0 0, L_0x7fe109020ec0;  alias, 1 drivers
v0x7fe109013fd0_0 .var "bus_address", 31 0;
v0x7fe109014080_0 .var "bus_start_address", 31 0;
v0x7fe109014130_0 .net "bus_start_address_out", 31 0, L_0x7fe1090248a0;  alias, 1 drivers
v0x7fe1090155d0_0 .net "clock", 0 0, v0x7fe10901e560_0;  alias, 1 drivers
v0x7fe109015670_0 .var "control_register", 1 0;
v0x7fe109015720_0 .net "control_register_out", 1 0, L_0x7fe109024c30;  alias, 1 drivers
v0x7fe1090157d0_0 .var "current_trans_state", 2 0;
v0x7fe109015880_0 .net "data_valueB", 31 0, v0x7fe10901ea80_0;  alias, 1 drivers
v0x7fe109015930_0 .var "effective_burst_size", 7 0;
v0x7fe1090159e0_0 .var "memory_start_address", 8 0;
v0x7fe109015a90_0 .net "memory_start_address_out", 8 0, L_0x7fe109024990;  alias, 1 drivers
v0x7fe109015b40_0 .var "next_trans_state", 2 0;
v0x7fe109015bf0_0 .var "remaining_words", 9 0;
v0x7fe109015ca0_0 .net "reset", 0 0, v0x7fe10901e7c0_0;  alias, 1 drivers
v0x7fe109015d40_0 .var "result", 31 0;
v0x7fe109015df0_0 .net "state", 2 0, L_0x7fe10901fa40;  alias, 1 drivers
v0x7fe109015ea0_0 .var "status_register", 1 0;
v0x7fe109015f50_0 .net "status_register_out", 1 0, L_0x7fe109024ca0;  alias, 1 drivers
v0x7fe109016000_0 .var "transfer_nb", 9 0;
v0x7fe1090160b0_0 .var "word_counter", 8 0;
v0x7fe109016160_0 .net "write", 0 0, L_0x7fe10901fb60;  alias, 1 drivers
E_0x7fe118f15b30 .event posedge, v0x7fe1090155d0_0;
E_0x7fe118f11360/0 .event anyedge, v0x7fe109014ec0_0, v0x7fe1090157d0_0, v0x7fe109015670_0, v0x7fe109014a20_0;
E_0x7fe118f11360/1 .event anyedge, v0x7fe109016000_0, v0x7fe109014f60_0, v0x7fe109014e20_0, v0x7fe1090160b0_0;
E_0x7fe118f11360/2 .event anyedge, v0x7fe109015930_0;
E_0x7fe118f11360 .event/or E_0x7fe118f11360/0, E_0x7fe118f11360/1, E_0x7fe118f11360/2;
L_0x7fe109022b60 .cmp/eq 3, v0x7fe1090157d0_0, L_0x7fe1000088c0;
L_0x7fe109020ec0 .functor MUXZ 1, L_0x7fe100008950, L_0x7fe100008908, L_0x7fe109022b60, C4<>;
L_0x7fe109022e40 .cmp/eq 3, v0x7fe1090157d0_0, L_0x7fe100008998;
L_0x7fe109022f60 .cmp/eq 3, v0x7fe1090157d0_0, L_0x7fe1000089e0;
L_0x7fe1090231e0 .functor MUXZ 32, L_0x7fe100008a28, v0x7fe109012a80_0, L_0x7fe1090230f0, C4<>;
L_0x7fe109023300 .functor MUXZ 32, L_0x7fe1090231e0, v0x7fe109013fd0_0, L_0x7fe109022e40, C4<>;
L_0x7fe109023460 .cmp/eq 3, v0x7fe1090157d0_0, L_0x7fe100008a70;
L_0x7fe1090235c0 .functor MUXZ 8, L_0x7fe100008ab8, v0x7fe109015930_0, L_0x7fe109023460, C4<>;
L_0x7fe109023720 .cmp/eq 3, v0x7fe1090157d0_0, L_0x7fe100008b00;
L_0x7fe109023850 .cmp/eq 2, v0x7fe109015670_0, L_0x7fe100008b48;
L_0x7fe1090239e0 .functor MUXZ 1, L_0x7fe100008bd8, L_0x7fe100008b90, L_0x7fe1090238f0, C4<>;
L_0x7fe109023ba0 .cmp/eq 3, v0x7fe1090157d0_0, L_0x7fe100008c20;
L_0x7fe109023c80 .functor MUXZ 1, L_0x7fe100008cb0, L_0x7fe100008c68, L_0x7fe109023ba0, C4<>;
L_0x7fe109023e50 .cmp/eq 3, v0x7fe1090157d0_0, L_0x7fe100008cf8;
L_0x7fe109023f30 .functor MUXZ 1, L_0x7fe100008d88, L_0x7fe100008d40, L_0x7fe109023e50, C4<>;
L_0x7fe109024150 .cmp/eq 3, v0x7fe1090157d0_0, L_0x7fe100008e18;
L_0x7fe109024330 .cmp/eq 3, v0x7fe1090157d0_0, L_0x7fe100008e60;
L_0x7fe109024460 .cmp/eq 2, v0x7fe109015670_0, L_0x7fe100008ea8;
L_0x7fe1090246a0 .functor MUXZ 1, L_0x7fe100008f38, L_0x7fe100008ef0, L_0x7fe1090245b0, C4<>;
S_0x7fe1090164f0 .scope module, "SSRAM" "dualPortSSRAM" 3 100, 5 2 0, S_0x7fe118f71450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x7fe1090166c0 .param/l "bitwidth" 0 5 2, +C4<00000000000000000000000000100000>;
P_0x7fe109016700 .param/l "nrOfEntries" 0 5 3, +C4<00000000000000000000001000000000>;
P_0x7fe109016740 .param/l "readAfterWrite" 0 5 4, +C4<00000000000000000000000000000000>;
v0x7fe109016a40_0 .net "addressA", 8 0, L_0x7fe109022ac0;  1 drivers
v0x7fe109016b00_0 .net "addressB", 8 0, v0x7fe109017340_0;  1 drivers
v0x7fe109016ba0_0 .net "clockA", 0 0, v0x7fe10901e560_0;  alias, 1 drivers
v0x7fe109016c30_0 .net "clockB", 0 0, L_0x7fe109022970;  1 drivers
v0x7fe109016cc0_0 .net "dataInA", 31 0, v0x7fe10901ea80_0;  alias, 1 drivers
v0x7fe109016d90_0 .net "dataInB", 31 0, v0x7fe109012900_0;  alias, 1 drivers
v0x7fe109016e20_0 .var "dataOutA", 31 0;
v0x7fe109016eb0_0 .var "dataOutB", 31 0;
v0x7fe109016f70 .array "memoryContent", 0 511, 31 0;
v0x7fe109017080_0 .net "writeEnableA", 0 0, L_0x7fe1090222a0;  alias, 1 drivers
v0x7fe109017120_0 .net "writeEnableB", 0 0, v0x7fe109012b30_0;  alias, 1 drivers
E_0x7fe1090169e0 .event posedge, v0x7fe109016c30_0;
S_0x7fe10901be20 .scope task, "read_block_size" "read_block_size" 2 125, 2 125 0, S_0x7fe118f70720;
 .timescale -12 -12;
TD_DMATestBench.read_block_size ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x7fe10901e9d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe118f15b30;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %vpi_call 2 131 "$display", "[BLOCK_SIZE] Reading block_size via resTemp = %0d", v0x7fe10901b400_0 {0 0 0};
    %end;
S_0x7fe10901bff0 .scope task, "read_burst_size" "read_burst_size" 2 150, 2 150 0, S_0x7fe118f70720;
 .timescale -12 -12;
TD_DMATestBench.read_burst_size ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x7fe10901e9d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe118f15b30;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %vpi_call 2 156 "$display", "[BURST_SIZE] Reading burst_size via resTemp = %0d", v0x7fe10901b400_0 {0 0 0};
    %end;
S_0x7fe10901c1d0 .scope task, "read_bus_start_address" "read_bus_start_address" 2 75, 2 75 0, S_0x7fe118f70720;
 .timescale -12 -12;
TD_DMATestBench.read_bus_start_address ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x7fe10901e9d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe118f15b30;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %vpi_call 2 81 "$display", "[BUS_START] Reading bus_start_address via resTemp = %0d", v0x7fe10901b400_0 {0 0 0};
    %end;
S_0x7fe10901c390 .scope task, "read_memory_start_address" "read_memory_start_address" 2 100, 2 100 0, S_0x7fe118f70720;
 .timescale -12 -12;
TD_DMATestBench.read_memory_start_address ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x7fe10901e9d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe118f15b30;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %vpi_call 2 106 "$display", "[MEMORY_START] Reading memory_start_address via resTemp = %0d", v0x7fe10901b400_0 {0 0 0};
    %end;
S_0x7fe10901c590 .scope task, "read_status_register" "read_status_register" 2 174, 2 174 0, S_0x7fe118f70720;
 .timescale -12 -12;
TD_DMATestBench.read_status_register ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %pushi/vec4 5120, 0, 32;
    %store/vec4 v0x7fe10901e9d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe118f15b30;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %vpi_call 2 180 "$display", "[STAT_REG] Reading status_register via resTemp = [%0b %0b]", &PV<v0x7fe10901b400_0, 1, 1>, &PV<v0x7fe10901b400_0, 0, 1> {0 0 0};
    %end;
S_0x7fe10901c750 .scope task, "set_block_size" "set_block_size" 2 111, 2 111 0, S_0x7fe118f70720;
 .timescale -12 -12;
v0x7fe10901c910_0 .var "new_block_size", 9 0;
TD_DMATestBench.set_block_size ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x7fe10901e9d0_0, 0, 32;
    %load/vec4 v0x7fe10901c910_0;
    %pad/u 32;
    %store/vec4 v0x7fe10901ea80_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %vpi_call 2 119 "$display", "[BLOCK_SIZE] Setting block_size to %0d", v0x7fe10901c910_0 {0 0 0};
    %load/vec4 v0x7fe10901c910_0;
    %store/vec4 v0x7fe10901de40_0, 0, 10;
    %end;
S_0x7fe10901c9c0 .scope task, "set_burst_size" "set_burst_size" 2 136, 2 136 0, S_0x7fe118f70720;
 .timescale -12 -12;
v0x7fe10901cb80_0 .var "new_burst_size", 7 0;
TD_DMATestBench.set_burst_size ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x7fe10901e9d0_0, 0, 32;
    %load/vec4 v0x7fe10901cb80_0;
    %pad/u 32;
    %store/vec4 v0x7fe10901ea80_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %vpi_call 2 144 "$display", "[BURST_SIZE] Setting burst_size to %0d", v0x7fe10901cb80_0 {0 0 0};
    %load/vec4 v0x7fe10901cb80_0;
    %store/vec4 v0x7fe10901dfa0_0, 0, 8;
    %end;
S_0x7fe10901cc40 .scope task, "set_bus_start_address" "set_bus_start_address" 2 62, 2 62 0, S_0x7fe118f70720;
 .timescale -12 -12;
v0x7fe10901ce80_0 .var "new_address", 31 0;
TD_DMATestBench.set_bus_start_address ;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x7fe10901e9d0_0, 0, 32;
    %load/vec4 v0x7fe10901ce80_0;
    %store/vec4 v0x7fe10901ea80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %vpi_call 2 70 "$display", "[BUS_START] Setting bus_start_address to %0d", v0x7fe10901ce80_0 {0 0 0};
    %end;
S_0x7fe10901cf20 .scope task, "set_control_register" "set_control_register" 2 161, 2 161 0, S_0x7fe118f70720;
 .timescale -12 -12;
v0x7fe10901d0e0_0 .var "new_control_register", 1 0;
TD_DMATestBench.set_control_register ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x7fe10901e9d0_0, 0, 32;
    %load/vec4 v0x7fe10901d0e0_0;
    %pad/u 32;
    %store/vec4 v0x7fe10901ea80_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %vpi_call 2 169 "$display", "[CTRL_REG] Setting control_register to [%0b %0b]", &PV<v0x7fe10901d0e0_0, 1, 1>, &PV<v0x7fe10901d0e0_0, 0, 1> {0 0 0};
    %end;
S_0x7fe10901d1a0 .scope task, "set_memory_start_address" "set_memory_start_address" 2 86, 2 86 0, S_0x7fe118f70720;
 .timescale -12 -12;
v0x7fe10901d360_0 .var "new_address", 8 0;
TD_DMATestBench.set_memory_start_address ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x7fe10901e9d0_0, 0, 32;
    %load/vec4 v0x7fe10901d360_0;
    %pad/u 32;
    %store/vec4 v0x7fe10901ea80_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %vpi_call 2 94 "$display", "[MEMORY_START] Setting memory_start_address to %0d", v0x7fe10901d360_0 {0 0 0};
    %load/vec4 v0x7fe10901d360_0;
    %store/vec4 v0x7fe10901e6a0_0, 0, 9;
    %end;
    .scope S_0x7fe1090164f0;
T_10 ;
    %wait E_0x7fe118f15b30;
    %load/vec4 v0x7fe109017080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7fe109016cc0_0;
    %load/vec4 v0x7fe109016a40_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7fe109016f70, 4, 0;
T_10.0 ;
    %load/vec4 v0x7fe109016a40_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fe109016f70, 4;
    %store/vec4 v0x7fe109016e20_0, 0, 32;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fe1090164f0;
T_11 ;
    %wait E_0x7fe1090169e0;
    %load/vec4 v0x7fe109017120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x7fe109016d90_0;
    %load/vec4 v0x7fe109016b00_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7fe109016f70, 4, 0;
T_11.0 ;
    %load/vec4 v0x7fe109016b00_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fe109016f70, 4;
    %store/vec4 v0x7fe109016eb0_0, 0, 32;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fe118f634f0;
T_12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe109015b40_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe109014080_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fe1090159e0_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fe1090148c0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe109014ad0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe109015670_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe109015ea0_0, 0, 2;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fe1090160b0_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fe109016000_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fe109014a20_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fe109015bf0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe109015930_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe109013fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe109012a80_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x7fe118f634f0;
T_13 ;
    %wait E_0x7fe118f11360;
    %load/vec4 v0x7fe109014ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fe109015b40_0, 0, 3;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fe1090157d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe109015b40_0, 0;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v0x7fe109015670_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_13.14, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x7fe109015670_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 9;
T_13.14;
    %flag_get/vec4 4;
    %jmp/0 T_13.13, 4;
    %load/vec4 v0x7fe109014a20_0;
    %load/vec4 v0x7fe109016000_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.13;
    %flag_set/vec4 8;
    %jmp/0 T_13.11, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_13.12, 8;
T_13.11 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_13.12, 8;
 ; End of false expr.
    %blend;
T_13.12;
    %assign/vec4 v0x7fe109015b40_0, 0;
    %jmp T_13.10;
T_13.3 ;
    %load/vec4 v0x7fe109014f60_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_13.15, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_13.16, 8;
T_13.15 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_13.16, 8;
 ; End of false expr.
    %blend;
T_13.16;
    %assign/vec4 v0x7fe109015b40_0, 0;
    %jmp T_13.10;
T_13.4 ;
    %load/vec4 v0x7fe109015670_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_13.17, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_13.18, 8;
T_13.17 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_13.18, 8;
 ; End of false expr.
    %blend;
T_13.18;
    %assign/vec4 v0x7fe109015b40_0, 0;
    %jmp T_13.10;
T_13.5 ;
    %load/vec4 v0x7fe109014e20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.19, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_13.20, 8;
T_13.19 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_13.20, 8;
 ; End of false expr.
    %blend;
T_13.20;
    %assign/vec4 v0x7fe109015b40_0, 0;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v0x7fe1090160b0_0;
    %pad/u 32;
    %load/vec4 v0x7fe109015930_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_13.21, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_13.22, 8;
T_13.21 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_13.22, 8;
 ; End of false expr.
    %blend;
T_13.22;
    %assign/vec4 v0x7fe109015b40_0, 0;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v0x7fe109014a20_0;
    %load/vec4 v0x7fe109016000_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_13.23, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_13.24, 8;
T_13.23 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_13.24, 8;
 ; End of false expr.
    %blend;
T_13.24;
    %assign/vec4 v0x7fe109015b40_0, 0;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe109015b40_0, 0;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fe118f634f0;
T_14 ;
    %wait E_0x7fe118f15b30;
    %load/vec4 v0x7fe109015ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe109014080_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fe1090159e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fe1090148c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe109014ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe109015d40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fe109015df0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %jmp T_14.8;
T_14.2 ;
    %load/vec4 v0x7fe109016160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %load/vec4 v0x7fe109015880_0;
    %assign/vec4 v0x7fe109014080_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x7fe109014080_0;
    %assign/vec4 v0x7fe109015d40_0, 0;
T_14.10 ;
    %jmp T_14.8;
T_14.3 ;
    %load/vec4 v0x7fe109016160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.11, 8;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0x7fe109015880_0;
    %parti/s 9, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0x7fe1090159e0_0, 0;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0x7fe1090159e0_0;
    %pad/u 32;
    %assign/vec4 v0x7fe109015d40_0, 0;
T_14.12 ;
    %jmp T_14.8;
T_14.4 ;
    %load/vec4 v0x7fe109016160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x7fe109015880_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %assign/vec4 v0x7fe1090148c0_0, 0;
    %jmp T_14.14;
T_14.13 ;
    %load/vec4 v0x7fe1090148c0_0;
    %pad/u 32;
    %assign/vec4 v0x7fe109015d40_0, 0;
T_14.14 ;
    %jmp T_14.8;
T_14.5 ;
    %load/vec4 v0x7fe109016160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.15, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fe109015880_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %assign/vec4 v0x7fe109014ad0_0, 0;
    %load/vec4 v0x7fe1090148c0_0;
    %pad/u 32;
    %load/vec4 v0x7fe109014ad0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %add;
    %subi 1, 0, 32;
    %load/vec4 v0x7fe109014ad0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %div;
    %pad/u 10;
    %assign/vec4 v0x7fe109016000_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0x7fe109014ad0_0;
    %pad/u 32;
    %assign/vec4 v0x7fe109015d40_0, 0;
T_14.16 ;
    %jmp T_14.8;
T_14.6 ;
    %load/vec4 v0x7fe109016160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.17, 8;
    %load/vec4 v0x7fe109015880_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fe109015670_0, 0, 2;
    %vpi_call 4 164 "$display", "Control register ******************************************: %b %b", v0x7fe109015670_0, v0x7fe109016160_0 {0 0 0};
    %jmp T_14.18;
T_14.17 ;
    %load/vec4 v0x7fe109015ea0_0;
    %pad/u 32;
    %assign/vec4 v0x7fe109015d40_0, 0;
T_14.18 ;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe109015ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.19, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_14.20, 8;
T_14.19 ; End of true expr.
    %load/vec4 v0x7fe109015b40_0;
    %jmp/0 T_14.20, 8;
 ; End of false expr.
    %blend;
T_14.20;
    %store/vec4 v0x7fe1090157d0_0, 0, 3;
    %load/vec4 v0x7fe1090129c0_0;
    %assign/vec4 v0x7fe109012a80_0, 0;
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_14.21, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe109015670_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fe109015ea0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fe109014a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe109012b30_0, 0;
    %jmp T_14.22;
T_14.21 ;
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_14.23, 4;
    %load/vec4 v0x7fe109014080_0;
    %assign/vec4 v0x7fe109013fd0_0, 0;
    %load/vec4 v0x7fe1090148c0_0;
    %assign/vec4 v0x7fe109015bf0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fe109014a20_0, 0;
T_14.23 ;
    %load/vec4 v0x7fe109015ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.25, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.26, 8;
T_14.25 ; End of true expr.
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_14.29, 4;
    %load/vec4 v0x7fe109014a20_0;
    %load/vec4 v0x7fe109016000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.29;
    %flag_set/vec4 9;
    %jmp/0 T_14.27, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.28, 9;
T_14.27 ; End of true expr.
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 10, 4;
    %jmp/0 T_14.30, 10;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.31, 10;
T_14.30 ; End of true expr.
    %load/vec4 v0x7fe109015ea0_0;
    %parti/s 1, 0, 2;
    %pad/u 2;
    %jmp/0 T_14.31, 10;
 ; End of false expr.
    %blend;
T_14.31;
    %jmp/0 T_14.28, 9;
 ; End of false expr.
    %blend;
T_14.28;
    %jmp/0 T_14.26, 8;
 ; End of false expr.
    %blend;
T_14.26;
    %pad/u 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe109015ea0_0, 4, 5;
    %load/vec4 v0x7fe109015ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.32, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.33, 8;
T_14.32 ; End of true expr.
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_14.36, 4;
    %load/vec4 v0x7fe109014a20_0;
    %load/vec4 v0x7fe109016000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.36;
    %flag_set/vec4 9;
    %jmp/0 T_14.34, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.35, 9;
T_14.34 ; End of true expr.
    %load/vec4 v0x7fe109015670_0;
    %jmp/0 T_14.35, 9;
 ; End of false expr.
    %blend;
T_14.35;
    %jmp/0 T_14.33, 8;
 ; End of false expr.
    %blend;
T_14.33;
    %assign/vec4 v0x7fe109015670_0, 0;
    %load/vec4 v0x7fe109015ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.37, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_14.38, 8;
T_14.37 ; End of true expr.
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_14.39, 9;
    %load/vec4 v0x7fe109014a20_0;
    %addi 1, 0, 10;
    %jmp/1 T_14.40, 9;
T_14.39 ; End of true expr.
    %load/vec4 v0x7fe109015b40_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 10, 4;
    %jmp/0 T_14.41, 10;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_14.42, 10;
T_14.41 ; End of true expr.
    %load/vec4 v0x7fe109014a20_0;
    %jmp/0 T_14.42, 10;
 ; End of false expr.
    %blend;
T_14.42;
    %jmp/0 T_14.40, 9;
 ; End of false expr.
    %blend;
T_14.40;
    %jmp/0 T_14.38, 8;
 ; End of false expr.
    %blend;
T_14.38;
    %assign/vec4 v0x7fe109014a20_0, 0;
    %load/vec4 v0x7fe109015ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.43, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_14.44, 8;
T_14.43 ; End of true expr.
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_14.48, 4;
    %load/vec4 v0x7fe1090160b0_0;
    %pad/u 32;
    %load/vec4 v0x7fe109014ad0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.48;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.47, 10;
    %load/vec4 v0x7fe109014ce0_0;
    %inv;
    %and;
T_14.47;
    %flag_set/vec4 9;
    %jmp/0 T_14.45, 9;
    %load/vec4 v0x7fe1090160b0_0;
    %addi 1, 0, 9;
    %jmp/1 T_14.46, 9;
T_14.45 ; End of true expr.
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 10, 4;
    %jmp/0 T_14.49, 10;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_14.50, 10;
T_14.49 ; End of true expr.
    %load/vec4 v0x7fe1090160b0_0;
    %jmp/0 T_14.50, 10;
 ; End of false expr.
    %blend;
T_14.50;
    %jmp/0 T_14.46, 9;
 ; End of false expr.
    %blend;
T_14.46;
    %jmp/0 T_14.44, 8;
 ; End of false expr.
    %blend;
T_14.44;
    %assign/vec4 v0x7fe1090160b0_0, 0;
    %load/vec4 v0x7fe109015ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.51, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_14.52, 8;
T_14.51 ; End of true expr.
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_14.53, 9;
    %load/vec4 v0x7fe109014a20_0;
    %load/vec4 v0x7fe109016000_0;
    %cmp/e;
    %flag_mov 10, 4;
    %jmp/0 T_14.55, 10;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_14.56, 10;
T_14.55 ; End of true expr.
    %load/vec4 v0x7fe109015bf0_0;
    %load/vec4 v0x7fe109014ad0_0;
    %pad/u 10;
    %addi 1, 0, 10;
    %sub;
    %jmp/0 T_14.56, 10;
 ; End of false expr.
    %blend;
T_14.56;
    %jmp/1 T_14.54, 9;
T_14.53 ; End of true expr.
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 10, 4;
    %jmp/0 T_14.57, 10;
    %load/vec4 v0x7fe1090148c0_0;
    %jmp/1 T_14.58, 10;
T_14.57 ; End of true expr.
    %load/vec4 v0x7fe109015bf0_0;
    %jmp/0 T_14.58, 10;
 ; End of false expr.
    %blend;
T_14.58;
    %jmp/0 T_14.54, 9;
 ; End of false expr.
    %blend;
T_14.54;
    %jmp/0 T_14.52, 8;
 ; End of false expr.
    %blend;
T_14.52;
    %assign/vec4 v0x7fe109015bf0_0, 0;
    %load/vec4 v0x7fe109015ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.59, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_14.60, 8;
T_14.59 ; End of true expr.
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_14.61, 9;
    %load/vec4 v0x7fe109015bf0_0;
    %load/vec4 v0x7fe109014ad0_0;
    %pad/u 10;
    %cmp/u;
    %flag_mov 10, 5;
    %jmp/0 T_14.63, 10;
    %load/vec4 v0x7fe109015bf0_0;
    %subi 1, 0, 10;
    %jmp/1 T_14.64, 10;
T_14.63 ; End of true expr.
    %load/vec4 v0x7fe109014ad0_0;
    %pad/u 10;
    %jmp/0 T_14.64, 10;
 ; End of false expr.
    %blend;
T_14.64;
    %jmp/1 T_14.62, 9;
T_14.61 ; End of true expr.
    %load/vec4 v0x7fe109015930_0;
    %pad/u 10;
    %jmp/0 T_14.62, 9;
 ; End of false expr.
    %blend;
T_14.62;
    %jmp/0 T_14.60, 8;
 ; End of false expr.
    %blend;
T_14.60;
    %pad/u 8;
    %assign/vec4 v0x7fe109015930_0, 0;
    %load/vec4 v0x7fe109015ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.65, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_14.66, 8;
T_14.65 ; End of true expr.
    %load/vec4 v0x7fe109014c30_0;
    %jmp/0 T_14.66, 8;
 ; End of false expr.
    %blend;
T_14.66;
    %assign/vec4 v0x7fe109012900_0, 0;
    %load/vec4 v0x7fe109015ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.67, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_14.68, 8;
T_14.67 ; End of true expr.
    %load/vec4 v0x7fe109014a20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_14.73, 4;
    %load/vec4 v0x7fe1090150b0_0;
    %and;
T_14.73;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.72, 10;
    %load/vec4 v0x7fe109015670_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.72;
    %flag_set/vec4 9;
    %jmp/1 T_14.71, 9;
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_14.75, 4;
    %load/vec4 v0x7fe109014a20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.75;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_14.74, 11;
    %load/vec4 v0x7fe109015670_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.74;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_14.71;
    %jmp/0 T_14.69, 9;
    %load/vec4 v0x7fe1090159e0_0;
    %jmp/1 T_14.70, 9;
T_14.69 ; End of true expr.
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_14.79, 4;
    %load/vec4 v0x7fe109014d80_0;
    %and;
T_14.79;
    %flag_set/vec4 10;
    %jmp/1 T_14.78, 10;
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_14.80, 4;
    %load/vec4 v0x7fe109014ce0_0;
    %inv;
    %and;
T_14.80;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_14.78;
    %jmp/0 T_14.76, 10;
    %load/vec4 v0x7fe118f7f0e0_0;
    %addi 4, 0, 9;
    %jmp/1 T_14.77, 10;
T_14.76 ; End of true expr.
    %load/vec4 v0x7fe118f7f0e0_0;
    %jmp/0 T_14.77, 10;
 ; End of false expr.
    %blend;
T_14.77;
    %jmp/0 T_14.70, 9;
 ; End of false expr.
    %blend;
T_14.70;
    %jmp/0 T_14.68, 8;
 ; End of false expr.
    %blend;
T_14.68;
    %assign/vec4 v0x7fe118f7f0e0_0, 0;
    %load/vec4 v0x7fe109015ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.81, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.82, 8;
T_14.81 ; End of true expr.
    %load/vec4 v0x7fe109015b40_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_14.85, 4;
    %load/vec4 v0x7fe109014d80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.85;
    %flag_set/vec4 9;
    %jmp/0 T_14.83, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.84, 9;
T_14.83 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_14.84, 9;
 ; End of false expr.
    %blend;
T_14.84;
    %jmp/0 T_14.82, 8;
 ; End of false expr.
    %blend;
T_14.82;
    %assign/vec4 v0x7fe109012b30_0, 0;
    %load/vec4 v0x7fe109015ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.86, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_14.87, 8;
T_14.86 ; End of true expr.
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_14.91, 4;
    %load/vec4 v0x7fe109014d80_0;
    %and;
T_14.91;
    %flag_set/vec4 9;
    %jmp/1 T_14.90, 9;
    %load/vec4 v0x7fe1090157d0_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_14.92, 4;
    %load/vec4 v0x7fe109014ce0_0;
    %inv;
    %and;
T_14.92;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_14.90;
    %jmp/0 T_14.88, 9;
    %load/vec4 v0x7fe109013fd0_0;
    %addi 4, 0, 32;
    %jmp/1 T_14.89, 9;
T_14.88 ; End of true expr.
    %load/vec4 v0x7fe109013fd0_0;
    %jmp/0 T_14.89, 9;
 ; End of false expr.
    %blend;
T_14.89;
    %jmp/0 T_14.87, 8;
 ; End of false expr.
    %blend;
T_14.87;
    %assign/vec4 v0x7fe109013fd0_0, 0;
T_14.22 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fe118f71450;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901b2c0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x7fe118f71450;
T_16 ;
    %wait E_0x7fe118f15b30;
    %load/vec4 v0x7fe10901b0f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_16.0, 8;
    %load/vec4 v0x7fe10901b180_0;
    %or;
T_16.0;
    %assign/vec4 v0x7fe10901b2c0_0, 0;
    %load/vec4 v0x7fe10901a5c0_0;
    %assign/vec4 v0x7fe10901a650_0, 0;
    %load/vec4 v0x7fe109018b40_0;
    %assign/vec4 v0x7fe10901a050_0, 0;
    %load/vec4 v0x7fe10901a340_0;
    %assign/vec4 v0x7fe10901a3d0_0, 0;
    %load/vec4 v0x7fe10901a200_0;
    %assign/vec4 v0x7fe10901a290_0, 0;
    %load/vec4 v0x7fe10901a0e0_0;
    %assign/vec4 v0x7fe10901a170_0, 0;
    %load/vec4 v0x7fe10901a480_0;
    %assign/vec4 v0x7fe10901a510_0, 0;
    %load/vec4 v0x7fe109017270_0;
    %assign/vec4 v0x7fe109017340_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fe118f70720;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe10901e9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe10901ea80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e130_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe10901e1c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e400_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fe10901e6a0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe10901dfa0_0, 0, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fe10901de40_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fe10901def0_0, 0, 10;
    %end;
    .thread T_17;
    .scope S_0x7fe118f70720;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e560_0, 0, 1;
T_18.0 ;
    %delay 5, 0;
    %load/vec4 v0x7fe10901e560_0;
    %inv;
    %store/vec4 v0x7fe10901e560_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x7fe118f70720;
T_19 ;
    %vpi_call 2 194 "$dumpfile", "dma_tb.vcd" {0 0 0};
    %vpi_call 2 195 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fe118f71450 {0 0 0};
    %vpi_call 2 196 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fe1090164f0 {0 0 0};
    %vpi_call 2 197 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fe118f634f0 {0 0 0};
    %vpi_call 2 200 "$display", "\012[LOG] Resetting the DUT" {0 0 0};
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x7fe10901e4b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e7c0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_19.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.1, 5;
    %jmp/1 T_19.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe118f15b30;
    %jmp T_19.0;
T_19.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e7c0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 207 "$display", "[LOG] DUT reset complete at %0tps", $time {0 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x7fe10901ce80_0, 0, 32;
    %fork TD_DMATestBench.set_bus_start_address, S_0x7fe10901cc40;
    %join;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v0x7fe10901d360_0, 0, 9;
    %fork TD_DMATestBench.set_memory_start_address, S_0x7fe10901d1a0;
    %join;
    %pushi/vec4 20, 0, 10;
    %store/vec4 v0x7fe10901c910_0, 0, 10;
    %fork TD_DMATestBench.set_block_size, S_0x7fe10901c750;
    %join;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x7fe10901cb80_0, 0, 8;
    %fork TD_DMATestBench.set_burst_size, S_0x7fe10901c9c0;
    %join;
    %pushi/vec4 2, 0, 32;
T_19.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.3, 5;
    %jmp/1 T_19.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe118f15b30;
    %jmp T_19.2;
T_19.3 ;
    %pop/vec4 1;
    %vpi_call 2 217 "$display", "[DMA_SETUP] bus_start_address: \011%0d", v0x7fe109014130_0 {0 0 0};
    %vpi_call 2 218 "$display", "            mem_start_address: \011%0d", v0x7fe10901b210_0 {0 0 0};
    %vpi_call 2 219 "$display", "            block_size: \011%0d", v0x7fe1090189f0_0 {0 0 0};
    %vpi_call 2 220 "$display", "            burst_size: \011%0d", v0x7fe109018ab0_0 {0 0 0};
    %vpi_call 2 221 "$display", "            control_register: \011%0b   %0b", &PV<v0x7fe10901af40_0, 1, 1>, &PV<v0x7fe10901af40_0, 0, 1> {0 0 0};
    %vpi_call 2 222 "$display", "            status_register: \011%0b   %0b", &PV<v0x7fe10901b8a0_0, 1, 1>, &PV<v0x7fe10901b8a0_0, 0, 1> {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe10901d0e0_0, 0, 2;
    %fork TD_DMATestBench.set_control_register, S_0x7fe10901cf20;
    %join;
    %pushi/vec4 2, 0, 32;
T_19.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.5, 5;
    %jmp/1 T_19.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe118f15b30;
    %jmp T_19.4;
T_19.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e130_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_19.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.7, 5;
    %jmp/1 T_19.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe118f15b30;
    %jmp T_19.6;
T_19.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e130_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe10901e9d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e2e0_0, 0, 1;
    %load/vec4 v0x7fe10901dfa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
T_19.8 %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_19.9, 4;
    %pushi/vec4 1, 0, 8;
    %sub;
    %load/vec4 v0x7fe10901e1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe10901e1c0_0, 0, 32;
    %delay 10, 0;
    %jmp T_19.8;
T_19.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e2e0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e2e0_0, 0, 1;
    %load/vec4 v0x7fe10901dfa0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x7fe10901dfa0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %sub;
T_19.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_19.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fe10901e1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe10901e1c0_0, 0, 32;
    %delay 10, 0;
    %jmp T_19.10;
T_19.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e370_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e370_0, 0, 1;
    %load/vec4 v0x7fe10901def0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x7fe10901def0_0, 0, 10;
    %delay 10, 0;
    %load/vec4 v0x7fe10901e730_0;
    %pad/u 32;
    %subi 1, 0, 32;
T_19.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_19.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 2, 0, 32;
T_19.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.15, 5;
    %jmp/1 T_19.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe118f15b30;
    %jmp T_19.14;
T_19.15 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e130_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_19.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.17, 5;
    %jmp/1 T_19.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe118f15b30;
    %jmp T_19.16;
T_19.17 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e130_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 262 "$display", "[LOG] Sending burst %0d", v0x7fe10901def0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e2e0_0, 0, 1;
    %load/vec4 v0x7fe10901dfa0_0;
    %pad/u 32;
    %load/vec4 v0x7fe10901de40_0;
    %pad/u 32;
    %load/vec4 v0x7fe10901def0_0;
    %pad/u 32;
    %load/vec4 v0x7fe10901dfa0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %mul;
    %sub;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_19.20, 8;
    %load/vec4 v0x7fe10901dfa0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_19.21, 8;
T_19.20 ; End of true expr.
    %load/vec4 v0x7fe10901de40_0;
    %pad/u 32;
    %load/vec4 v0x7fe10901def0_0;
    %pad/u 32;
    %load/vec4 v0x7fe10901dfa0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %mul;
    %sub;
    %jmp/0 T_19.21, 8;
 ; End of false expr.
    %blend;
T_19.21;
T_19.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_19.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fe10901e1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe10901e1c0_0, 0, 32;
    %delay 10, 0;
    %jmp T_19.18;
T_19.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e370_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e370_0, 0, 1;
    %load/vec4 v0x7fe10901def0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x7fe10901def0_0, 0, 10;
    %delay 10, 0;
    %jmp T_19.12;
T_19.13 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe10901e6a0_0;
    %pad/u 32;
    %store/vec4 v0x7fe10901e9d0_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x7fe10901de40_0;
T_19.22 %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_19.23, 4;
    %pushi/vec4 1, 0, 10;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_19.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.25, 5;
    %jmp/1 T_19.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe118f15b30;
    %jmp T_19.24;
T_19.25 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e920_0, 0, 1;
    %vpi_call 2 299 "$display", "[R_CPU] Read value %0d from address %0d", v0x7fe10901e890_0, &PV<v0x7fe10901e9d0_0, 0, 9> {0 0 0};
    %load/vec4 v0x7fe10901e9d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fe10901e9d0_0, 0, 32;
    %jmp T_19.22;
T_19.23 ;
    %pop/vec4 1;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x7fe10901ce80_0, 0, 32;
    %fork TD_DMATestBench.set_bus_start_address, S_0x7fe10901cc40;
    %join;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v0x7fe10901d360_0, 0, 9;
    %fork TD_DMATestBench.set_memory_start_address, S_0x7fe10901d1a0;
    %join;
    %pushi/vec4 20, 0, 10;
    %store/vec4 v0x7fe10901c910_0, 0, 10;
    %fork TD_DMATestBench.set_block_size, S_0x7fe10901c750;
    %join;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x7fe10901cb80_0, 0, 8;
    %fork TD_DMATestBench.set_burst_size, S_0x7fe10901c9c0;
    %join;
    %pushi/vec4 2, 0, 32;
T_19.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.27, 5;
    %jmp/1 T_19.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe118f15b30;
    %jmp T_19.26;
T_19.27 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe10901d0e0_0, 0, 2;
    %fork TD_DMATestBench.set_control_register, S_0x7fe10901cf20;
    %join;
    %pushi/vec4 2, 0, 32;
T_19.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.29, 5;
    %jmp/1 T_19.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe118f15b30;
    %jmp T_19.28;
T_19.29 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe10901e9d0_0, 0, 32;
    %load/vec4 v0x7fe10901e730_0;
T_19.30 %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_19.31, 4;
    %pushi/vec4 1, 0, 10;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe10901e130_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_19.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.33, 5;
    %jmp/1 T_19.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fe118f15b30;
    %jmp T_19.32;
T_19.33 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe10901e130_0, 0, 1;
    %delay 5, 0;
    %delay 200, 0;
    %jmp T_19.30;
T_19.31 ;
    %pop/vec4 1;
    %vpi_call 2 326 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "BusTransaction_tb.v";
    "ramDmaCi.v";
    "DMAController.v";
    "dualPortSSRAM.v";
