// SPDX-License-Identifier: GPL-2.0+
//
// Copyright 2012 Freescale Semiconductor, Inc.
// Copyright 2011 Linaro Ltd.

#include <dt-bindings/clock/imx6qdl-clock.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/sound/fsl-imx-audmux.h>

/ {
	device_tree_ver = "v0.0.6";

	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
	};

	chosen {
		stdout-path = &uart1;
	};

	memory: memory@10000000 {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;


		reg_usb_h1_pwr: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio1 4 0>;
			enable-active-low;
            regulator-always-on;
		};

		reg_usb_h3_pwr: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_h3_vbus";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 14 0>;
			enable-active-low;
            regulator-always-on;
		};

		reg_rgb_lcd: regulator-rgb-lcd {
			compatible = "regulator-fixed";
			regulator-name = "lcd-rgb-power";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 9 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};
	};

	leds {
		compatible = "gpio-leds";
		status-led {
			label = "status-led";
			gpios = <&gpio6 29 0>;
			linux,default-trigger = "heartbeat";
		};
	};

	gpio_jw {
		compatible = "gpio_jw";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_jw>;
	};

	sound: sound {
		compatible = "fsl,imx-hybus-wm8960";
		//compatible = "fsl,imx-audio-wm8960";
		model = "wm8960-audio";
		cpu-dai = <&ssi1>;
		ssi-controller = <&ssi1>;
		audio-codec = <&codec>;
		asrc-controller = <&asrc>;
		codec-master;
		//gpr = <&gpr 4 0x100000 0x100000>;
		/*
		 * hp-det = <hp-det-pin hp-det-polarity>;
		 * hp-det-pin: JD1 JD2  or JD3
		 * hp-det-polarity = 0: hp detect high for headphone
		 * hp-det-polarity = 1: hp detect high for speaker
		 */
		//hp-det = <3 0>;
		//hp-det-gpios = <&gpio5 4 0>;
		//mic-det-gpios = <&gpio5 4 0>;
		en-gpios = <&gpio2 12 0>;
		audio-routing =
			"Headphone Jack", "HP_L",
			"Headphone Jack", "HP_R",
			/*
			"Ext Spk", "SPK_LP",
			"Ext Spk", "SPK_LN",
			"Ext Spk", "SPK_RP",
			"Ext Spk", "SPK_RN",
			"LINPUT2", "Mic Jack",
			"LINPUT3", "Mic Jack",
			"RINPUT1", "Main MIC",
			"RINPUT2", "Main MIC",
			"Mic Jack", "MICB",
			"Main MIC", "MICB",
			*/
			"CPU-Playback", "ASRC-Playback",
			"Playback", "CPU-Playback",
			"ASRC-Capture", "CPU-Capture",
			"CPU-Capture", "Capture";
		mux-int-port = <1>;
		mux-ext-port = <4>;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
        interface_pix_fmt = "RGB24";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
        status = "disabled";
	};

	mxcfb2: fb@1 {
        compatible = "fsl,mxc_sdc_fb";
        interface_pix_fmt = "RGB666";
        //interface_pix_fmt = "RGB24";
		disp_dev = "ldb";
        default_bpp = <32>;
        int_clk = <0>;
        late_init = <0>;
        status = "disabled";
    };

	lcd: lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB24";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1>;
	};

	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm4 0 10000000>;
		power-supply = <&reg_rgb_lcd>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
		status = "okay";
	};
};


&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&clks {
	assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
			  <&clks IMX6QDL_CLK_LDB_DI1_SEL>;
	assigned-clock-parents = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>,
				 <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio6 28 GPIO_ACTIVE_LOW>;
	fsl,magic-packet;

	phy-reset-duration = <100>;
	phy-reset-post-delay = <10>;
	ref-clock = <50000000>;
	status = "okay";
	phy-handle = <&ethphy0>;

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		status = "okay";

		ethphy0: ethernet-phy@0 {

			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			interrupt-parent = <&gpio6>;
			interrupts = <27 IRQ_TYPE_EDGE_FALLING>;
			//interrupt-controller;
			//#interrupt-cells = <2>;
			smsc,disable-energy-detect;
		};
	};
};

&gpc {
	fsl,ldo-bypass = <0>;
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "okay";
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	/* Codec & ADC */
	codec: wm8960@1a {
		#sound-dai-cells = <0>;
		compatible = "wlf,wm8960";
		reg = <0x1a>;
		clocks = <&clks IMX6QDL_CLK_CKO>;
		clock-names = "mclk";
		//clock-frequency = <12000000>;
		wlf,shared-lrclk;
		status = "okay";
	};

	rtc: pcf8523@68 {
		compatible = "nxp,pcf8523";
		reg = <0x68>;
		status = "okay";
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	/* TSP & PMIC */

	/* touchscreen */
	tsc2003@48 {
		compatible = "ti,tsc2007";
		reg = <0x48>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_tsc_int>;
		interrupt-parent = <&gpio2>;
		interrupts = <8 IRQ_TYPE_EDGE_FALLING>; /* TSP_nINT */
		gpios = <&gpio2 8 GPIO_ACTIVE_LOW>;
		ti,x-plate-ohms = <400>;
		status = "okay";
	};

	pmic: pfuze100@8 {
		compatible = "fsl,pfuze100";
		reg = <0x8>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_pmic_int>;
		regulators {
			//VDD Core
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			//VDD SoC 
			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};
			
			//VDDIO 3.3V
			sw2_reg: sw2 {
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			//VDD DRAM
			sw3a_reg: sw3a {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			//VDD DRAM
			sw3b_reg: sw3b {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			//VDD AUX 3.15V
			sw4_reg: sw4 {
				regulator-min-microvolt = <3150000>;
				regulator-max-microvolt = <3150000>;
				regulator-boot-on;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			/* None of Tree in Schematics */
			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			/* None of Tree in Schematics */
			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			/* Gen3 -> RGMII, MIPI, LVDS_25V */
			vgen3_reg: vgen3 {
				regulator-min-microvolt = <2500000>;
				regulator-max-microvolt = <2500000>;
				regulator-boot-on;
				regulator-always-on;
			};

			/* Gen4 -> CSI */
			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
			};

			/* Gen5 -> VDD_HIGI_IN */
			vgen5_reg: vgen5 {
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
				regulator-boot-on;
				regulator-always-on;
			};

			/* None of Tree in Schematics */
			vgen6_reg: vgen6 {
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
			};
		};
	};
};


&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-jw-incu6 {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				/* LCD Driver Enable */
				//MX6QDL_PAD_SD4_DAT1__GPIO2_IO09		0x1a0b1
				/* Status LED */
				MX6QDL_PAD_RGMII_RD3__GPIO6_IO29	0x1b0b1
				/* USBH1 PWR */
				MX6QDL_PAD_GPIO_4__GPIO1_IO04	0x1b0b1
				/* TODO USBH1 OVC */
				MX6QDL_PAD_GPIO_3__GPIO1_IO03	0x1b0b1
				/* USBH3 PWR */
				MX6QDL_PAD_SD4_DAT6__GPIO2_IO14 0x1b0b1
				/* TODO USBH3 OVC */
				MX6QDL_PAD_SD4_DAT7__GPIO2_IO15 0x1b0b1
				/* CDS GPIO */
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10 0x30b0
				/* SPK_PWR_EN */
				/* Audio_AMP_CTL */
				MX6QDL_PAD_SD4_DAT4__GPIO2_IO12 	0x1b0b1
				/* RTC_nINT1 */
				MX6QDL_PAD_SD4_DAT5__GPIO2_IO13 	0x1b0b1
				/* LED_CTL 1-3*/
				MX6QDL_PAD_KEY_COL4__GPIO4_IO14		0x1b0b0
				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15		0x1b0b0
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20		0x1b0b0
				/* BT_Check */
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15	0x1b0b0

				/* GPIO_V33_In 0-3 */
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20	0x1b0b0
				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21	0x1b0b0
				MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22	0x1b0b0
				MX6QDL_PAD_CSI0_DAT5__GPIO5_IO23	0x1b0b0
				/* GPIO_V33_Out 0-3 */
				MX6QDL_PAD_CSI0_DAT6__GPIO5_IO24	0x30b0
				MX6QDL_PAD_CSI0_DAT7__GPIO5_IO25	0x30b0			
				MX6QDL_PAD_CSI0_DAT8__GPIO5_IO26	0x30b0
				MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27	0x30b0
				/* GPIO_V50_Out_CTL */
				MX6QDL_PAD_SD3_RST__GPIO7_IO08		0x1b0b1
				/* GPIO_V50_In_CTL */
				MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x1b0b1
				/* GPIO_V50_In 0-3*/
				MX6QDL_PAD_CSI0_DAT14__GPIO6_IO00	0x1b0b0
				MX6QDL_PAD_CSI0_DAT15__GPIO6_IO01	0x1b0b0
				MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02	0x1b0b0
				MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03	0x1b0b0
				/* GPIO_V50_Out 0-3 */
				MX6QDL_PAD_EIM_D16__GPIO3_IO16		0x30b0
				MX6QDL_PAD_EIM_D17__GPIO3_IO17		0x30b0
				MX6QDL_PAD_EIM_D18__GPIO3_IO18		0x30b0
				MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x30b0
				MX6QDL_PAD_EIM_D20__GPIO3_IO20		0x30b0
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_SD2_DAT3__AUD4_TXC        0x130b0
				MX6QDL_PAD_SD2_DAT2__AUD4_TXD        0x130b0
                MX6QDL_PAD_SD2_DAT1__AUD4_TXFS       0x130b0
                //MX6QDL_PAD_SD2_DAT0__AUD4_RXD        0x130b0
           		MX6QDL_PAD_GPIO_0__CCM_CLKO1         0x030b0
			>;
		};

		pinctrl_i2c3_tsc_int: tsc2003_i2c3_intgrp {
			fsl,pins = <
				/* TSP_nINT */
				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08 	0x1b0b1
			>;
		};

		pinctrl_i2c3_pmic_int: pimc_i2c3_intgrp {
			fsl,pins = <
				/* PMIC_nINT */
				MX6QDL_PAD_GPIO_18__GPIO7_IO13	0x80000000
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDC__ENET_MDC           0x10030
		        MX6QDL_PAD_ENET_MDIO__ENET_MDIO         0x10030
           		MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0     0x10038
		        MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1     0x10038
    	        MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN      0x10038
		        MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0     0x10039
       			MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1     0x10039
           		MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN       0x10039
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK		0x4001b0b8
				//MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER	0x100b0

				/* LAN8720 PHY nINT */
				MX6QDL_PAD_RGMII_RD1__GPIO6_IO27		0x1b0b9

				/* LAN8720 PHY Reset */
       			MX6QDL_PAD_RGMII_RD2__GPIO6_IO28		0x1b0b9

			>;
		};

		pinctrl_gpio_jw: gpio_jwgrp {
			fsl,pins = <
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL		0x4001b8b9
				MX6QDL_PAD_GPIO_6__I2C3_SDA		0x4001b8b9
			>;
		};

		pinctrl_ipu1: ipu1grp {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10

				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
			>;
		};

		pinctrl_pwm3: pwm3grp {
			fsl,pins = <
				/*MX6QDL_PAD_SD1_DAT3__PWM1_OUT		0x1b0b1*/
				MX6QDL_PAD_SD4_DAT1__PWM3_OUT		0x1a0b1
				MX6QDL_PAD_SD4_DAT2__GPIO2_IO10		0x1a0b1
			>;
		};

		pinctrl_pwm4: pwm4grp {
			fsl,pins = <
				/*MX6QDL_PAD_SD1_DAT3__PWM1_OUT		0x1b0b1*/
				MX6QDL_PAD_SD4_DAT1__GPIO2_IO09		0x1a0b1
				MX6QDL_PAD_SD4_DAT2__PWM4_OUT		0x1a0b1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
                MX6QDL_PAD_SD3_DAT4__UART2_RX_DATA	0x1b0b1
                MX6QDL_PAD_SD3_DAT5__UART2_TX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
                MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA	0x1b0b1
		    	MX6QDL_PAD_KEY_COL0__UART4_TX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	0x1b0b1
				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	0x1b0b1
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD		0x17059
				MX6QDL_PAD_SD1_CLK__SD1_CLK		0x10059
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0		0x17059
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1		0x17059
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2		0x17059
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3		0x17059
				MX6QDL_PAD_NANDF_D0__SD1_DATA4		0x17059
				MX6QDL_PAD_NANDF_D1__SD1_DATA5		0x17059
				MX6QDL_PAD_NANDF_D2__SD1_DATA6		0x17059
				MX6QDL_PAD_NANDF_D3__SD1_DATA7		0x17059
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
				/* SD3 Detect PIN */
				MX6QDL_PAD_RGMII_RD0__GPIO6_IO25	0x1b0b1
			>;
		};
	};

};

&ldb {
	status = "disabled";
	/* LVDS Dual Channel Configure  -> If You Need, Activate Mode*/
	//split-mode;
	//dual-mode;
	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "disabled";

		display-timings {
			native-mode = <&timing0>;
			timing0: EH1010SV-60B {
				clock-frequency = <51200000>;
				hactive = <1024>;
				vactive = <600>;
				hback-porch = <160>;
				hfront-porch = <160>;
				vback-porch = <23>;
				vfront-porch = <10>;
				hsync-len = <24>;
				vsync-len = <2>;
			};
		};
	};
	lvds-channel@1 {
		crtc = "ipu2-di1";
		primary;
		fsl,data-mapping = "spwg";
		//fsl,data-width = <24>;
		fsl,data-width = <18>;
		/* Single Channel Uses LVDS1 Channels */
		status = "disabled";
		display-timings {
			native-mode = <&timing1>;
			timing1: EH1010SV-60B {
				clock-frequency = <51200000>;
				hactive = <1024>;
				vactive = <600>;
				hback-porch = <160>;
				hfront-porch = <160>;
				vback-porch = <23>;
				vfront-porch = <10>;
				hsync-len = <24>;
				vsync-len = <2>;
			};
		};
	};
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
	status = "disabled";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};

&reg_arm {
       vin-supply = <&sw1a_reg>;
};

&reg_pu {
       vin-supply = <&sw1c_reg>;
};

&reg_soc {
       vin-supply = <&sw1c_reg>;
};

&snvs_poweroff {
	status = "okay";
};

&ssi1 {
	status = "okay";
};

&ssi2 {
	status = "disabled";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart3>;
        status = "okay";
};

&uart4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart4>;
        status = "okay";
};

&uart5 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart5>;
        status = "okay";
};

&usbh1 {
	pinctrl-names = "default";
	vbus-supply = <&reg_usb_h1_pwr>;
	status = "okay";
};

&usbotg {
	disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	bus-width = <8>;
	vqmmc-1-8-v = <1>;
	non-removable;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <4>;
	cd-gpios = <&gpio6 25 GPIO_ACTIVE_LOW>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};
