// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of num_blocks
//        bit 31~0 - num_blocks[31:0] (Read/Write)
// 0x14 : Control signal of num_blocks
//        bit 0  - num_blocks_ap_vld (Read/Write/SC)
//        others - reserved
// 0x20 ~
// 0x3f : Memory 'digest_out' (32 * 8b)
//        Word n : bit [ 7: 0] - digest_out[4n]
//                 bit [15: 8] - digest_out[4n+1]
//                 bit [23:16] - digest_out[4n+2]
//                 bit [31:24] - digest_out[4n+3]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XSHA256_AXILITES_ADDR_NUM_BLOCKS_DATA 0x10
#define XSHA256_AXILITES_BITS_NUM_BLOCKS_DATA 32
#define XSHA256_AXILITES_ADDR_NUM_BLOCKS_CTRL 0x14
#define XSHA256_AXILITES_ADDR_DIGEST_OUT_BASE 0x20
#define XSHA256_AXILITES_ADDR_DIGEST_OUT_HIGH 0x3f
#define XSHA256_AXILITES_WIDTH_DIGEST_OUT     8
#define XSHA256_AXILITES_DEPTH_DIGEST_OUT     32

