Protel Design System Design Rule Check
PCB File : C:\USB_Hub\Project\HUB_PCB.PcbDoc
Date     : 17/7/4
Time     : ÏÂÎç 10:39:37

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Via (2206.692mil,3147.386mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2206.692mil][Y = 3147.386mil]
   Violation between Short-Circuit Constraint: Between Via (2206.692mil,3234mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2206.692mil][Y = 3234mil]
   Violation between Short-Circuit Constraint: Between Via (2206.692mil,3320.614mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2206.692mil][Y = 3320.614mil]
   Violation between Short-Circuit Constraint: Between Via (2293.308mil,3147.386mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2293.308mil][Y = 3147.386mil]
   Violation between Short-Circuit Constraint: Between Via (2293.308mil,3234mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2293.308mil][Y = 3234mil]
   Violation between Short-Circuit Constraint: Between Via (2293.308mil,3320.614mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2293.308mil][Y = 3320.614mil]
   Violation between Short-Circuit Constraint: Between Via (2336.614mil,3147.386mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2336.614mil][Y = 3147.386mil]
   Violation between Short-Circuit Constraint: Between Via (2336.614mil,3234mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2336.614mil][Y = 3234mil]
   Violation between Short-Circuit Constraint: Between Via (2336.614mil,3320.614mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2336.614mil][Y = 3320.614mil]
   Violation between Short-Circuit Constraint: Between Via (2206.692mil,3190.692mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2206.692mil][Y = 3190.692mil]
   Violation between Short-Circuit Constraint: Between Via (2206.692mil,3277.308mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2206.692mil][Y = 3277.308mil]
   Violation between Short-Circuit Constraint: Between Via (2293.308mil,3190.692mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2293.308mil][Y = 3190.692mil]
   Violation between Short-Circuit Constraint: Between Via (2293.308mil,3277.308mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2293.308mil][Y = 3277.308mil]
   Violation between Short-Circuit Constraint: Between Via (2336.614mil,3190.692mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2336.614mil][Y = 3190.692mil]
   Violation between Short-Circuit Constraint: Between Via (2336.614mil,3277.308mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2336.614mil][Y = 3277.308mil]
   Violation between Short-Circuit Constraint: Between Via (2250mil,3147.386mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2250mil][Y = 3147.386mil]
   Violation between Short-Circuit Constraint: Between Via (2163.386mil,3147.386mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2163.386mil][Y = 3147.386mil]
   Violation between Short-Circuit Constraint: Between Via (2250mil,3234mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2250mil][Y = 3234mil]
   Violation between Short-Circuit Constraint: Between Via (2163.386mil,3234mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2163.386mil][Y = 3234mil]
   Violation between Short-Circuit Constraint: Between Via (2250mil,3320.614mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2250mil][Y = 3320.614mil]
   Violation between Short-Circuit Constraint: Between Via (2163.386mil,3320.614mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2163.386mil][Y = 3320.614mil]
   Violation between Short-Circuit Constraint: Between Via (2250mil,3190.692mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2250mil][Y = 3190.692mil]
   Violation between Short-Circuit Constraint: Between Via (2163.386mil,3190.692mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2163.386mil][Y = 3190.692mil]
   Violation between Short-Circuit Constraint: Between Via (2250mil,3277.308mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2250mil][Y = 3277.308mil]
   Violation between Short-Circuit Constraint: Between Via (2163.386mil,3277.308mil) from Top Layer to Bottom Layer And Pad U4-77(2250mil,3234mil) on Top Layer Location : [X = 2163.386mil][Y = 3277.308mil]
Rule Violations :25

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net X2 Between Pad U4-60(2139.764mil,3061.756mil) on Top Layer And Pad G3-3(2152.692mil,2917.472mil) on Bottom Layer 
Rule Violations :1

Processing Rule : Clearance Constraint (Gap=7mil) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=7mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=7mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.259mil < 7mil) Between Via (1520mil,3092mil) from Top Layer to Bottom Layer And Pad U5-A2(1580mil,3119.686mil) on Top Layer [Top Solder] Mask Sliver [5.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.259mil < 7mil) Between Via (1520mil,3092mil) from Top Layer to Bottom Layer And Pad U5-B2(1580mil,3119.686mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.781mil < 7mil) Between Pad J3-2(1756mil,3105.934mil) on Bottom Layer And Pad J3-1(1756mil,3066.562mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.781mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 7mil) Between Pad J3-3(1756mil,3145.304mil) on Bottom Layer And Pad J3-2(1756mil,3105.934mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 7mil) Between Pad J3-4(1756mil,3184.674mil) on Bottom Layer And Pad J3-3(1756mil,3145.304mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 7mil) Between Pad J3-5(1756mil,3224.044mil) on Bottom Layer And Pad J3-4(1756mil,3184.674mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 7mil) Between Pad J3-6(1756mil,3263.414mil) on Bottom Layer And Pad J3-5(1756mil,3224.044mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 7mil) Between Pad J3-7(1756mil,3302.784mil) on Bottom Layer And Pad J3-6(1756mil,3263.414mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 7mil) Between Pad J3-8(1756mil,3342.154mil) on Bottom Layer And Pad J3-7(1756mil,3302.784mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 7mil) Between Pad J3-9(1756mil,3381.524mil) on Bottom Layer And Pad J3-8(1756mil,3342.154mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 7mil) Between Pad G3-3(2152.692mil,2917.472mil) on Bottom Layer And Pad G3-4(2152.692mil,2976.528mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 7mil) Between Pad G3-2(2239.308mil,2917.472mil) on Bottom Layer And Pad G3-1(2239.308mil,2976.528mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 7mil) Between Via (2012mil,3278mil) from Top Layer to Bottom Layer And Pad R27-1(2025mil,3329mil) on Bottom Layer [Bottom Solder] Mask Sliver [3mil]
Rule Violations :13

Processing Rule : Silk To Solder Mask (Clearance=7mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "C113" (2325mil,3047mil) on Top Overlay And Pad U4-74(2360.236mil,3061.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "C113" (2325mil,3047mil) on Top Overlay And Pad U4-73(2344.488mil,3061.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "C113" (2325mil,3047mil) on Top Overlay And Pad U4-72(2328.74mil,3061.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.37mil < 7mil) Between Text "C113" (2325mil,3047mil) on Top Overlay And Pad U4-71(2312.992mil,3061.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "C112" (2246mil,3046mil) on Top Overlay And Pad U4-69(2281.496mil,3061.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "C112" (2246mil,3046mil) on Top Overlay And Pad U4-68(2265.748mil,3061.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "C112" (2246mil,3046mil) on Top Overlay And Pad U4-67(2250mil,3061.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.11mil < 7mil) Between Text "C112" (2246mil,3046mil) on Top Overlay And Pad U4-66(2234.252mil,3061.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1745.064mil,3030mil)(1745.064mil,3055mil) on Top Overlay And Pad R37-2(1765.064mil,3032.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1785.064mil,3030mil)(1785.064mil,3055mil) on Top Overlay And Pad R37-2(1765.064mil,3032.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1745.064mil,3055mil)(1785.064mil,3055mil) on Top Overlay And Pad R37-2(1765.064mil,3032.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1745.064mil,2955mil)(1745.064mil,2980mil) on Top Overlay And Pad R37-1(1765mil,2978mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1785.064mil,2955mil)(1785.064mil,2980mil) on Top Overlay And Pad R37-1(1765mil,2978mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1745.064mil,2955mil)(1785.064mil,2955mil) on Top Overlay And Pad R37-1(1765mil,2978mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2005mil,3012.936mil)(2030mil,3012.936mil) on Top Overlay And Pad R31-2(2007.5mil,3032.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2005mil,3052.936mil)(2030mil,3052.936mil) on Top Overlay And Pad R31-2(2007.5mil,3032.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2030mil,3012.936mil)(2030mil,3052.936mil) on Top Overlay And Pad R31-2(2007.5mil,3032.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1930mil,3012.936mil)(1955mil,3012.936mil) on Top Overlay And Pad R31-1(1953mil,3033mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1930mil,3052.936mil)(1955mil,3052.936mil) on Top Overlay And Pad R31-1(1953mil,3033mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1930mil,3012.936mil)(1930mil,3052.936mil) on Top Overlay And Pad R31-1(1953mil,3033mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1804mil,2951.064mil)(1829mil,2951.064mil) on Top Overlay And Pad R30-2(1826.5mil,2971.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1804mil,2991.064mil)(1829mil,2991.064mil) on Top Overlay And Pad R30-2(1826.5mil,2971.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1804mil,2951.064mil)(1804mil,2991.064mil) on Top Overlay And Pad R30-2(1826.5mil,2971.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1879mil,2951.064mil)(1904mil,2951.064mil) on Top Overlay And Pad R30-1(1881mil,2971mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1879mil,2991.064mil)(1904mil,2991.064mil) on Top Overlay And Pad R30-1(1881mil,2971mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1904mil,2951.064mil)(1904mil,2991.064mil) on Top Overlay And Pad R30-1(1881mil,2971mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1986.064mil,3223mil)(1986.064mil,3248mil) on Top Overlay And Pad R28-2(1966.064mil,3225.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1946.064mil,3248mil)(1986.064mil,3248mil) on Top Overlay And Pad R28-2(1966.064mil,3225.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1946.064mil,3223mil)(1946.064mil,3248mil) on Top Overlay And Pad R28-2(1966.064mil,3225.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1946.064mil,3148mil)(1946.064mil,3173mil) on Top Overlay And Pad R28-1(1966mil,3171mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1946.064mil,3148mil)(1986.064mil,3148mil) on Top Overlay And Pad R28-1(1966mil,3171mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1986.064mil,3148mil)(1986.064mil,3173mil) on Top Overlay And Pad R28-1(1966mil,3171mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1964mil,2935.064mil)(1989mil,2935.064mil) on Top Overlay And Pad L20-2(1986.5mil,2915.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1964mil,2895.064mil)(1964mil,2935.064mil) on Top Overlay And Pad L20-2(1986.5mil,2915.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1964mil,2895.064mil)(1989mil,2895.064mil) on Top Overlay And Pad L20-2(1986.5mil,2915.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2039mil,2895.064mil)(2064mil,2895.064mil) on Top Overlay And Pad L20-1(2041mil,2915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2064mil,2895.064mil)(2064mil,2935.064mil) on Top Overlay And Pad L20-1(2041mil,2915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2039mil,2935.064mil)(2064mil,2935.064mil) on Top Overlay And Pad L20-1(2041mil,2915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2249mil,3503.064mil)(2274mil,3503.064mil) on Top Overlay And Pad L19-2(2271.5mil,3523.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2249mil,3543.064mil)(2274mil,3543.064mil) on Top Overlay And Pad L19-2(2271.5mil,3523.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2249mil,3503.064mil)(2249mil,3543.064mil) on Top Overlay And Pad L19-2(2271.5mil,3523.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2324mil,3503.064mil)(2349mil,3503.064mil) on Top Overlay And Pad L19-1(2326mil,3523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2324mil,3543.064mil)(2349mil,3543.064mil) on Top Overlay And Pad L19-1(2326mil,3523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2349mil,3503.064mil)(2349mil,3543.064mil) on Top Overlay And Pad L19-1(2326mil,3523mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2030.936mil,3444mil)(2030.936mil,3469mil) on Top Overlay And Pad L18-2(2050.936mil,3466.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2030.936mil,3444mil)(2070.936mil,3444mil) on Top Overlay And Pad L18-2(2050.936mil,3466.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2070.936mil,3444mil)(2070.936mil,3469mil) on Top Overlay And Pad L18-2(2050.936mil,3466.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "U4" (2059mil,3451mil) on Top Overlay And Pad L18-2(2050.936mil,3466.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2030.936mil,3544mil)(2070.936mil,3544mil) on Top Overlay And Pad L18-1(2051mil,3521mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2070.936mil,3519mil)(2070.936mil,3544mil) on Top Overlay And Pad L18-1(2051mil,3521mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2030.936mil,3519mil)(2030.936mil,3544mil) on Top Overlay And Pad L18-1(2051mil,3521mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1804.936mil,3010mil)(1804.936mil,3035mil) on Top Overlay And Pad L17-2(1824.936mil,3032.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "R30" (1804mil,3017mil) on Top Overlay And Pad L17-2(1824.936mil,3032.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1844.936mil,3010mil)(1844.936mil,3035mil) on Top Overlay And Pad L17-2(1824.936mil,3032.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1804.936mil,3010mil)(1844.936mil,3010mil) on Top Overlay And Pad L17-2(1824.936mil,3032.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1804.936mil,3085mil)(1804.936mil,3110mil) on Top Overlay And Pad L17-1(1825mil,3087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1844.936mil,3085mil)(1844.936mil,3110mil) on Top Overlay And Pad L17-1(1825mil,3087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1804.936mil,3110mil)(1844.936mil,3110mil) on Top Overlay And Pad L17-1(1825mil,3087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2484mil,3400.064mil)(2509mil,3400.064mil) on Top Overlay And Pad C119-2(2506.5mil,3380.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "C115" (2494mil,3370mil) on Top Overlay And Pad C119-2(2506.5mil,3380.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2484mil,3360.064mil)(2484mil,3400.064mil) on Top Overlay And Pad C119-2(2506.5mil,3380.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2484mil,3360.064mil)(2509mil,3360.064mil) on Top Overlay And Pad C119-2(2506.5mil,3380.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2584mil,3360.064mil)(2584mil,3400.064mil) on Top Overlay And Pad C119-1(2561mil,3380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2559mil,3400.064mil)(2584mil,3400.064mil) on Top Overlay And Pad C119-1(2561mil,3380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2559mil,3360.064mil)(2584mil,3360.064mil) on Top Overlay And Pad C119-1(2561mil,3380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2492.064mil,3542mil)(2532.064mil,3542mil) on Top Overlay And Pad C118-2(2512.064mil,3519.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2532.064mil,3517mil)(2532.064mil,3542mil) on Top Overlay And Pad C118-2(2512.064mil,3519.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2492.064mil,3517mil)(2492.064mil,3542mil) on Top Overlay And Pad C118-2(2512.064mil,3519.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2492.064mil,3442mil)(2492.064mil,3467mil) on Top Overlay And Pad C118-1(2512mil,3465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2492.064mil,3442mil)(2532.064mil,3442mil) on Top Overlay And Pad C118-1(2512mil,3465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2532.064mil,3442mil)(2532.064mil,3467mil) on Top Overlay And Pad C118-1(2512mil,3465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2427.064mil,3541mil)(2467.064mil,3541mil) on Top Overlay And Pad C117-2(2447.064mil,3518.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2467.064mil,3516mil)(2467.064mil,3541mil) on Top Overlay And Pad C117-2(2447.064mil,3518.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2427.064mil,3516mil)(2427.064mil,3541mil) on Top Overlay And Pad C117-2(2447.064mil,3518.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2427.064mil,3441mil)(2427.064mil,3466mil) on Top Overlay And Pad C117-1(2447mil,3464mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2427.064mil,3441mil)(2467.064mil,3441mil) on Top Overlay And Pad C117-1(2447mil,3464mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2467.064mil,3441mil)(2467.064mil,3466mil) on Top Overlay And Pad C117-1(2447mil,3464mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2368.064mil,3517mil)(2368.064mil,3542mil) on Top Overlay And Pad C116-2(2388.064mil,3519.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2408.064mil,3517mil)(2408.064mil,3542mil) on Top Overlay And Pad C116-2(2388.064mil,3519.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2368.064mil,3542mil)(2408.064mil,3542mil) on Top Overlay And Pad C116-2(2388.064mil,3519.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2368.064mil,3442mil)(2368.064mil,3467mil) on Top Overlay And Pad C116-1(2388mil,3465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2408.064mil,3442mil)(2408.064mil,3467mil) on Top Overlay And Pad C116-1(2388mil,3465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2368.064mil,3442mil)(2408.064mil,3442mil) on Top Overlay And Pad C116-1(2388mil,3465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2493.936mil,3244mil)(2493.936mil,3269mil) on Top Overlay And Pad C115-2(2513.936mil,3266.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2493.936mil,3244mil)(2533.936mil,3244mil) on Top Overlay And Pad C115-2(2513.936mil,3266.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2533.936mil,3244mil)(2533.936mil,3269mil) on Top Overlay And Pad C115-2(2513.936mil,3266.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "C97" (2484mil,3249mil) on Top Overlay And Pad C115-2(2513.936mil,3266.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2533.936mil,3319mil)(2533.936mil,3344mil) on Top Overlay And Pad C115-1(2514mil,3321mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2493.936mil,3344mil)(2533.936mil,3344mil) on Top Overlay And Pad C115-1(2514mil,3321mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2493.936mil,3319mil)(2493.936mil,3344mil) on Top Overlay And Pad C115-1(2514mil,3321mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2454.064mil,2996mil)(2454.064mil,3021mil) on Top Overlay And Pad C114-2(2434.064mil,2998.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2414.064mil,3021mil)(2454.064mil,3021mil) on Top Overlay And Pad C114-2(2434.064mil,2998.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2414.064mil,2996mil)(2414.064mil,3021mil) on Top Overlay And Pad C114-2(2434.064mil,2998.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2414.064mil,2921mil)(2414.064mil,2946mil) on Top Overlay And Pad C114-1(2434mil,2944mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2414.064mil,2921mil)(2454.064mil,2921mil) on Top Overlay And Pad C114-1(2434mil,2944mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2454.064mil,2921mil)(2454.064mil,2946mil) on Top Overlay And Pad C114-1(2434mil,2944mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2365.064mil,2996mil)(2365.064mil,3021mil) on Top Overlay And Pad C113-2(2345.064mil,2998.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2325.064mil,3021mil)(2365.064mil,3021mil) on Top Overlay And Pad C113-2(2345.064mil,2998.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2325.064mil,2996mil)(2325.064mil,3021mil) on Top Overlay And Pad C113-2(2345.064mil,2998.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2325.064mil,2921mil)(2325.064mil,2946mil) on Top Overlay And Pad C113-1(2345mil,2944mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2325.064mil,2921mil)(2365.064mil,2921mil) on Top Overlay And Pad C113-1(2345mil,2944mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2365.064mil,2921mil)(2365.064mil,2946mil) on Top Overlay And Pad C113-1(2345mil,2944mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2286.064mil,2995mil)(2286.064mil,3020mil) on Top Overlay And Pad C112-2(2266.064mil,2997.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2246.064mil,3020mil)(2286.064mil,3020mil) on Top Overlay And Pad C112-2(2266.064mil,2997.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2246.064mil,2995mil)(2246.064mil,3020mil) on Top Overlay And Pad C112-2(2266.064mil,2997.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2246.064mil,2920mil)(2246.064mil,2945mil) on Top Overlay And Pad C112-1(2266mil,2943mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2246.064mil,2920mil)(2286.064mil,2920mil) on Top Overlay And Pad C112-1(2266mil,2943mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2286.064mil,2920mil)(2286.064mil,2945mil) on Top Overlay And Pad C112-1(2266mil,2943mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1971.064mil,3519mil)(1971.064mil,3544mil) on Top Overlay And Pad C106-2(1991.064mil,3521.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2011.064mil,3519mil)(2011.064mil,3544mil) on Top Overlay And Pad C106-2(1991.064mil,3521.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1971.064mil,3544mil)(2011.064mil,3544mil) on Top Overlay And Pad C106-2(1991.064mil,3521.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1971.064mil,3444mil)(1971.064mil,3469mil) on Top Overlay And Pad C106-1(1991mil,3467mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2011.064mil,3444mil)(2011.064mil,3469mil) on Top Overlay And Pad C106-1(1991mil,3467mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1971.064mil,3444mil)(2011.064mil,3444mil) on Top Overlay And Pad C106-1(1991mil,3467mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1925mil,3501.936mil)(1950mil,3501.936mil) on Top Overlay And Pad C105-2(1927.5mil,3521.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1925mil,3541.936mil)(1950mil,3541.936mil) on Top Overlay And Pad C105-2(1927.5mil,3521.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1950mil,3501.936mil)(1950mil,3541.936mil) on Top Overlay And Pad C105-2(1927.5mil,3521.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1850mil,3501.936mil)(1875mil,3501.936mil) on Top Overlay And Pad C105-1(1873mil,3522mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.38mil < 7mil) Between Text "C83" (1880mil,3492mil) on Top Overlay And Pad C105-1(1873mil,3522mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.38mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1850mil,3541.936mil)(1875mil,3541.936mil) on Top Overlay And Pad C105-1(1873mil,3522mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1850mil,3501.936mil)(1850mil,3541.936mil) on Top Overlay And Pad C105-1(1873mil,3522mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2602.064mil,3518mil)(2602.064mil,3543mil) on Top Overlay And Pad C104-2(2582.064mil,3520.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2562.064mil,3518mil)(2562.064mil,3543mil) on Top Overlay And Pad C104-2(2582.064mil,3520.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2562.064mil,3543mil)(2602.064mil,3543mil) on Top Overlay And Pad C104-2(2582.064mil,3520.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2602.064mil,3443mil)(2602.064mil,3468mil) on Top Overlay And Pad C104-1(2582mil,3466mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2562.064mil,3443mil)(2562.064mil,3468mil) on Top Overlay And Pad C104-1(2582mil,3466mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2562.064mil,3443mil)(2602.064mil,3443mil) on Top Overlay And Pad C104-1(2582mil,3466mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2197.064mil,3519mil)(2197.064mil,3544mil) on Top Overlay And Pad C103-2(2177.064mil,3521.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2157.064mil,3544mil)(2197.064mil,3544mil) on Top Overlay And Pad C103-2(2177.064mil,3521.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2157.064mil,3519mil)(2157.064mil,3544mil) on Top Overlay And Pad C103-2(2177.064mil,3521.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2197.064mil,3444mil)(2197.064mil,3469mil) on Top Overlay And Pad C103-1(2177mil,3467mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2157.064mil,3444mil)(2157.064mil,3469mil) on Top Overlay And Pad C103-1(2177mil,3467mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2157.064mil,3444mil)(2197.064mil,3444mil) on Top Overlay And Pad C103-1(2177mil,3467mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2099.064mil,3544mil)(2139.064mil,3544mil) on Top Overlay And Pad C102-2(2119.064mil,3521.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2139.064mil,3519mil)(2139.064mil,3544mil) on Top Overlay And Pad C102-2(2119.064mil,3521.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2099.064mil,3519mil)(2099.064mil,3544mil) on Top Overlay And Pad C102-2(2119.064mil,3521.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2099.064mil,3444mil)(2099.064mil,3469mil) on Top Overlay And Pad C102-1(2119mil,3467mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2099.064mil,3444mil)(2139.064mil,3444mil) on Top Overlay And Pad C102-1(2119mil,3467mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2139.064mil,3444mil)(2139.064mil,3469mil) on Top Overlay And Pad C102-1(2119mil,3467mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1910.064mil,3085mil)(1910.064mil,3110mil) on Top Overlay And Pad C101-2(1890.064mil,3087.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1870.064mil,3110mil)(1910.064mil,3110mil) on Top Overlay And Pad C101-2(1890.064mil,3087.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1870.064mil,3085mil)(1870.064mil,3110mil) on Top Overlay And Pad C101-2(1890.064mil,3087.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1870.064mil,3010mil)(1870.064mil,3035mil) on Top Overlay And Pad C101-1(1890mil,3033mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1870.064mil,3010mil)(1910.064mil,3010mil) on Top Overlay And Pad C101-1(1890mil,3033mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1910.064mil,3010mil)(1910.064mil,3035mil) on Top Overlay And Pad C101-1(1890mil,3033mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1704mil,3052.936mil)(1729mil,3052.936mil) on Top Overlay And Pad C100-2(1706.5mil,3072.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1729mil,3052.936mil)(1729mil,3092.936mil) on Top Overlay And Pad C100-2(1706.5mil,3072.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1704mil,3092.936mil)(1729mil,3092.936mil) on Top Overlay And Pad C100-2(1706.5mil,3072.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1629mil,3092.936mil)(1654mil,3092.936mil) on Top Overlay And Pad C100-1(1652mil,3073mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1629mil,3052.936mil)(1629mil,3092.936mil) on Top Overlay And Pad C100-1(1652mil,3073mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1629mil,3052.936mil)(1654mil,3052.936mil) on Top Overlay And Pad C100-1(1652mil,3073mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1800mil,3190.064mil)(1825mil,3190.064mil) on Top Overlay And Pad C99-2(1822.5mil,3210.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1800mil,3230.064mil)(1825mil,3230.064mil) on Top Overlay And Pad C99-2(1822.5mil,3210.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1800mil,3190.064mil)(1800mil,3230.064mil) on Top Overlay And Pad C99-2(1822.5mil,3210.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1875mil,3190.064mil)(1900mil,3190.064mil) on Top Overlay And Pad C99-1(1877mil,3210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1875mil,3230.064mil)(1900mil,3230.064mil) on Top Overlay And Pad C99-1(1877mil,3210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1900mil,3190.064mil)(1900mil,3230.064mil) on Top Overlay And Pad C99-1(1877mil,3210mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2484mil,3183.064mil)(2509mil,3183.064mil) on Top Overlay And Pad C97-2(2506.5mil,3203.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "C95" (2485mil,3187mil) on Top Overlay And Pad C97-2(2506.5mil,3203.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2484mil,3223.064mil)(2509mil,3223.064mil) on Top Overlay And Pad C97-2(2506.5mil,3203.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2484mil,3183.064mil)(2484mil,3223.064mil) on Top Overlay And Pad C97-2(2506.5mil,3203.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2584mil,3183.064mil)(2584mil,3223.064mil) on Top Overlay And Pad C97-1(2561mil,3203mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2559mil,3183.064mil)(2584mil,3183.064mil) on Top Overlay And Pad C97-1(2561mil,3203mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2559mil,3223.064mil)(2584mil,3223.064mil) on Top Overlay And Pad C97-1(2561mil,3203mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1720.936mil,3109mil)(1720.936mil,3134mil) on Top Overlay And Pad C87-2(1700.936mil,3131.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1680.936mil,3109mil)(1720.936mil,3109mil) on Top Overlay And Pad C87-2(1700.936mil,3131.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1680.936mil,3109mil)(1680.936mil,3134mil) on Top Overlay And Pad C87-2(1700.936mil,3131.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1720.936mil,3184mil)(1720.936mil,3209mil) on Top Overlay And Pad C87-1(1701mil,3186mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1680.936mil,3209mil)(1720.936mil,3209mil) on Top Overlay And Pad C87-1(1701mil,3186mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1680.936mil,3184mil)(1680.936mil,3209mil) on Top Overlay And Pad C87-1(1701mil,3186mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1722.064mil,3307mil)(1722.064mil,3332mil) on Top Overlay And Pad C86-2(1702.064mil,3309.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1682.064mil,3332mil)(1722.064mil,3332mil) on Top Overlay And Pad C86-2(1702.064mil,3309.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1682.064mil,3307mil)(1682.064mil,3332mil) on Top Overlay And Pad C86-2(1702.064mil,3309.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1722.064mil,3232mil)(1722.064mil,3257mil) on Top Overlay And Pad C86-1(1702mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1682.064mil,3232mil)(1682.064mil,3257mil) on Top Overlay And Pad C86-1(1702mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1682.064mil,3232mil)(1722.064mil,3232mil) on Top Overlay And Pad C86-1(1702mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "C87" (1681mil,3235mil) on Top Overlay And Pad C86-1(1702mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1923mil,3306.936mil)(1923mil,3346.936mil) on Top Overlay And Pad C85-2(1900.5mil,3326.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1898mil,3306.936mil)(1923mil,3306.936mil) on Top Overlay And Pad C85-2(1900.5mil,3326.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1898mil,3346.936mil)(1923mil,3346.936mil) on Top Overlay And Pad C85-2(1900.5mil,3326.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1823mil,3306.936mil)(1823mil,3346.936mil) on Top Overlay And Pad C85-1(1846mil,3327mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1823mil,3346.936mil)(1848mil,3346.936mil) on Top Overlay And Pad C85-1(1846mil,3327mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1823mil,3306.936mil)(1848mil,3306.936mil) on Top Overlay And Pad C85-1(1846mil,3327mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "C84" (1824mil,3316mil) on Top Overlay And Pad C85-1(1846mil,3327mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1924mil,3249.936mil)(1924mil,3289.936mil) on Top Overlay And Pad C84-2(1901.5mil,3269.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1899mil,3249.936mil)(1924mil,3249.936mil) on Top Overlay And Pad C84-2(1901.5mil,3269.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1899mil,3289.936mil)(1924mil,3289.936mil) on Top Overlay And Pad C84-2(1901.5mil,3269.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 7mil) Between Text "C99" (1800mil,3256mil) on Top Overlay And Pad C84-1(1847mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1824mil,3249.936mil)(1824mil,3289.936mil) on Top Overlay And Pad C84-1(1847mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1824mil,3249.936mil)(1849mil,3249.936mil) on Top Overlay And Pad C84-1(1847mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1824mil,3289.936mil)(1849mil,3289.936mil) on Top Overlay And Pad C84-1(1847mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1879.936mil,3366mil)(1879.936mil,3391mil) on Top Overlay And Pad C83-2(1899.936mil,3388.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1879.936mil,3366mil)(1919.936mil,3366mil) on Top Overlay And Pad C83-2(1899.936mil,3388.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1919.936mil,3366mil)(1919.936mil,3391mil) on Top Overlay And Pad C83-2(1899.936mil,3388.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1879.936mil,3441mil)(1879.936mil,3466mil) on Top Overlay And Pad C83-1(1900mil,3443mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1879.936mil,3466mil)(1919.936mil,3466mil) on Top Overlay And Pad C83-1(1900mil,3443mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1919.936mil,3441mil)(1919.936mil,3466mil) on Top Overlay And Pad C83-1(1900mil,3443mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1822.064mil,3440mil)(1822.064mil,3465mil) on Top Overlay And Pad C82-2(1842.064mil,3442.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1862.064mil,3440mil)(1862.064mil,3465mil) on Top Overlay And Pad C82-2(1842.064mil,3442.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1822.064mil,3465mil)(1862.064mil,3465mil) on Top Overlay And Pad C82-2(1842.064mil,3442.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1822.064mil,3365mil)(1822.064mil,3390mil) on Top Overlay And Pad C82-1(1842mil,3388mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1862.064mil,3365mil)(1862.064mil,3390mil) on Top Overlay And Pad C82-1(1842mil,3388mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1822.064mil,3365mil)(1862.064mil,3365mil) on Top Overlay And Pad C82-1(1842mil,3388mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "C85" (1823mil,3373mil) on Top Overlay And Pad C82-1(1842mil,3388mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1800mil,3170.064mil)(1825mil,3170.064mil) on Top Overlay And Pad C98-2(1822.5mil,3150.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1800mil,3130.064mil)(1800mil,3170.064mil) on Top Overlay And Pad C98-2(1822.5mil,3150.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1800mil,3130.064mil)(1825mil,3130.064mil) on Top Overlay And Pad C98-2(1822.5mil,3150.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "L17" (1805mil,3136mil) on Top Overlay And Pad C98-2(1822.5mil,3150.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1875mil,3130.064mil)(1900mil,3130.064mil) on Top Overlay And Pad C98-1(1877mil,3150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1900mil,3130.064mil)(1900mil,3170.064mil) on Top Overlay And Pad C98-1(1877mil,3150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1875mil,3170.064mil)(1900mil,3170.064mil) on Top Overlay And Pad C98-1(1877mil,3150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "C101" (1870mil,3136mil) on Top Overlay And Pad C98-1(1877mil,3150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2585mil,3120.936mil)(2585mil,3160.936mil) on Top Overlay And Pad C95-2(2562.5mil,3140.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2560mil,3160.936mil)(2585mil,3160.936mil) on Top Overlay And Pad C95-2(2562.5mil,3140.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2560mil,3120.936mil)(2585mil,3120.936mil) on Top Overlay And Pad C95-2(2562.5mil,3140.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2485mil,3160.936mil)(2510mil,3160.936mil) on Top Overlay And Pad C95-1(2508mil,3141mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2485mil,3120.936mil)(2485mil,3160.936mil) on Top Overlay And Pad C95-1(2508mil,3141mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2485mil,3120.936mil)(2510mil,3120.936mil) on Top Overlay And Pad C95-1(2508mil,3141mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Track (2631.472mil,3534mil)(3286mil,3534mil) on Top Overlay And Pad J4-C(2823.914mil,3484mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Track (2631.472mil,3534mil)(3286mil,3534mil) on Top Overlay And Pad J4-D(3091.63mil,3484mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Track (2631.472mil,2923.212mil)(3286mil,2923.212mil) on Top Overlay And Pad J4-B(3091.63mil,2974mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Track (2631.472mil,2923.212mil)(3286mil,2923.212mil) on Top Overlay And Pad J4-A(2823.914mil,2974mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "U5" (1548mil,3406mil) on Top Overlay And Pad J3-0(1646mil,3448mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.323mil < 7mil) Between Track (1738mil,3010.5mil)(1738mil,3451mil) on Bottom Overlay And Pad J3-0(1646mil,3448mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [4.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Track (1529.968mil,3451mil)(1738mil,3451mil) on Bottom Overlay And Pad J3-0(1646mil,3448mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.323mil < 7mil) Between Track (1738mil,3010.5mil)(1738mil,3451mil) on Bottom Overlay And Pad J3-0(1646mil,2998mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [4.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Track (1529.968mil,3010.5mil)(1738mil,3010.5mil) on Bottom Overlay And Pad J3-0(1646mil,2998mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Track (1738mil,3010.5mil)(1738mil,3451mil) on Bottom Overlay And Pad J3-1(1756mil,3066.562mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Track (1738mil,3010.5mil)(1738mil,3451mil) on Bottom Overlay And Pad J3-2(1756mil,3105.934mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Track (1738mil,3010.5mil)(1738mil,3451mil) on Bottom Overlay And Pad J3-3(1756mil,3145.304mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Track (1738mil,3010.5mil)(1738mil,3451mil) on Bottom Overlay And Pad J3-4(1756mil,3184.674mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Track (1738mil,3010.5mil)(1738mil,3451mil) on Bottom Overlay And Pad J3-5(1756mil,3224.044mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Track (1738mil,3010.5mil)(1738mil,3451mil) on Bottom Overlay And Pad J3-6(1756mil,3263.414mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Track (1738mil,3010.5mil)(1738mil,3451mil) on Bottom Overlay And Pad J3-7(1756mil,3302.784mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Track (1738mil,3010.5mil)(1738mil,3451mil) on Bottom Overlay And Pad J3-8(1756mil,3342.154mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Track (1738mil,3010.5mil)(1738mil,3451mil) on Bottom Overlay And Pad J3-9(1756mil,3381.524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1832mil,3481.936mil)(1832mil,3521.936mil) on Bottom Overlay And Pad R29-2(1854.5mil,3501.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1832mil,3481.936mil)(1857mil,3481.936mil) on Bottom Overlay And Pad R29-2(1854.5mil,3501.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1832mil,3521.936mil)(1857mil,3521.936mil) on Bottom Overlay And Pad R29-2(1854.5mil,3501.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1932mil,3481.936mil)(1932mil,3521.936mil) on Bottom Overlay And Pad R29-1(1909mil,3502mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1907mil,3481.936mil)(1932mil,3481.936mil) on Bottom Overlay And Pad R29-1(1909mil,3502mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1907mil,3521.936mil)(1932mil,3521.936mil) on Bottom Overlay And Pad R29-1(1909mil,3502mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2064.064mil,2900mil)(2064.064mil,2925mil) on Bottom Overlay And Pad C89-2(2084.064mil,2922.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2104.064mil,2900mil)(2104.064mil,2925mil) on Bottom Overlay And Pad C89-2(2084.064mil,2922.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2064.064mil,2900mil)(2104.064mil,2900mil) on Bottom Overlay And Pad C89-2(2084.064mil,2922.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2064.064mil,2975mil)(2064.064mil,3000mil) on Bottom Overlay And Pad C89-1(2084mil,2977mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2104.064mil,2975mil)(2104.064mil,3000mil) on Bottom Overlay And Pad C89-1(2084mil,2977mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2064.064mil,3000mil)(2104.064mil,3000mil) on Bottom Overlay And Pad C89-1(2084mil,2977mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2284.064mil,2898mil)(2284.064mil,2923mil) on Bottom Overlay And Pad C88-2(2304.064mil,2920.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2324.064mil,2898mil)(2324.064mil,2923mil) on Bottom Overlay And Pad C88-2(2304.064mil,2920.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2284.064mil,2898mil)(2324.064mil,2898mil) on Bottom Overlay And Pad C88-2(2304.064mil,2920.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2284.064mil,2973mil)(2284.064mil,2998mil) on Bottom Overlay And Pad C88-1(2304mil,2975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2324.064mil,2973mil)(2324.064mil,2998mil) on Bottom Overlay And Pad C88-1(2304mil,2975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2284.064mil,2998mil)(2324.064mil,2998mil) on Bottom Overlay And Pad C88-1(2304mil,2975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1988.936mil,3232mil)(1988.936mil,3257mil) on Bottom Overlay And Pad R38-2(2008.936mil,3234.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2028.936mil,3232mil)(2028.936mil,3257mil) on Bottom Overlay And Pad R38-2(2008.936mil,3234.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1988.936mil,3257mil)(2028.936mil,3257mil) on Bottom Overlay And Pad R38-2(2008.936mil,3234.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1988.936mil,3157mil)(1988.936mil,3182mil) on Bottom Overlay And Pad R38-1(2009mil,3180mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2028.936mil,3157mil)(2028.936mil,3182mil) on Bottom Overlay And Pad R38-1(2009mil,3180mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1988.936mil,3157mil)(2028.936mil,3157mil) on Bottom Overlay And Pad R38-1(2009mil,3180mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "R39" (2029mil,3165mil) on Bottom Overlay And Pad R38-1(2009mil,3180mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1989.064mil,3039mil)(1989.064mil,3064mil) on Bottom Overlay And Pad R39-2(2009.064mil,3061.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2029.064mil,3039mil)(2029.064mil,3064mil) on Bottom Overlay And Pad R39-2(2009.064mil,3061.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1989.064mil,3039mil)(2029.064mil,3039mil) on Bottom Overlay And Pad R39-2(2009.064mil,3061.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1989.064mil,3114mil)(1989.064mil,3139mil) on Bottom Overlay And Pad R39-1(2009mil,3116mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2029.064mil,3114mil)(2029.064mil,3139mil) on Bottom Overlay And Pad R39-1(2009mil,3116mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1989.064mil,3139mil)(2029.064mil,3139mil) on Bottom Overlay And Pad R39-1(2009mil,3116mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 7mil) Between Track (1919.308mil,3325.126mil)(1919.308mil,3340.874mil) on Bottom Overlay And Pad Q2-1(1901.59mil,3296.582mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "R36" (1934mil,3281mil) on Bottom Overlay And Pad Q2-1(1901.59mil,3296.582mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 7mil) Between Track (1832.692mil,3325.126mil)(1832.692mil,3340.874mil) on Bottom Overlay And Pad Q2-2(1856.316mil,3296.582mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 7mil) Between Track (1832.692mil,3325.126mil)(1832.692mil,3340.874mil) on Bottom Overlay And Pad Q2-3(1850.41mil,3369.418mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 7mil) Between Track (1919.308mil,3325.126mil)(1919.308mil,3340.874mil) on Bottom Overlay And Pad Q2-4(1901.59mil,3369.418mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1934mil,3215.064mil)(1934mil,3255.064mil) on Bottom Overlay And Pad R36-2(1911.5mil,3235.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1909mil,3255.064mil)(1934mil,3255.064mil) on Bottom Overlay And Pad R36-2(1911.5mil,3235.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1909mil,3215.064mil)(1934mil,3215.064mil) on Bottom Overlay And Pad R36-2(1911.5mil,3235.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1834mil,3215.064mil)(1834mil,3255.064mil) on Bottom Overlay And Pad R36-1(1857mil,3235mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1834mil,3215.064mil)(1859mil,3215.064mil) on Bottom Overlay And Pad R36-1(1857mil,3235mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1834mil,3255.064mil)(1859mil,3255.064mil) on Bottom Overlay And Pad R36-1(1857mil,3235mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1945.064mil,3275mil)(1985.064mil,3275mil) on Bottom Overlay And Pad R34-2(1965.064mil,3297.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1985.064mil,3275mil)(1985.064mil,3300mil) on Bottom Overlay And Pad R34-2(1965.064mil,3297.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1945.064mil,3275mil)(1945.064mil,3300mil) on Bottom Overlay And Pad R34-2(1965.064mil,3297.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1945.064mil,3375mil)(1985.064mil,3375mil) on Bottom Overlay And Pad R34-1(1965mil,3352mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1945.064mil,3350mil)(1945.064mil,3375mil) on Bottom Overlay And Pad R34-1(1965mil,3352mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1985.064mil,3350mil)(1985.064mil,3375mil) on Bottom Overlay And Pad R34-1(1965mil,3352mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1888mil,3412.936mil)(1913mil,3412.936mil) on Bottom Overlay And Pad R35-2(1910.5mil,3432.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1888mil,3452.936mil)(1913mil,3452.936mil) on Bottom Overlay And Pad R35-2(1910.5mil,3432.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1888mil,3412.936mil)(1888mil,3452.936mil) on Bottom Overlay And Pad R35-2(1910.5mil,3432.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "Q2" (1928mil,3427mil) on Bottom Overlay And Pad R35-2(1910.5mil,3432.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1963mil,3412.936mil)(1988mil,3412.936mil) on Bottom Overlay And Pad R35-1(1965mil,3433mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.38mil < 7mil) Between Text "R34" (1985mil,3401mil) on Bottom Overlay And Pad R35-1(1965mil,3433mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.38mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1963mil,3452.936mil)(1988mil,3452.936mil) on Bottom Overlay And Pad R35-1(1965mil,3433mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1988mil,3412.936mil)(1988mil,3452.936mil) on Bottom Overlay And Pad R35-1(1965mil,3433mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2382.936mil,3447mil)(2382.936mil,3472mil) on Bottom Overlay And Pad C107-2(2362.936mil,3469.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2342.936mil,3447mil)(2382.936mil,3447mil) on Bottom Overlay And Pad C107-2(2362.936mil,3469.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2342.936mil,3447mil)(2342.936mil,3472mil) on Bottom Overlay And Pad C107-2(2362.936mil,3469.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2342.936mil,3547mil)(2382.936mil,3547mil) on Bottom Overlay And Pad C107-1(2362.872mil,3524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2342.936mil,3522mil)(2342.936mil,3547mil) on Bottom Overlay And Pad C107-1(2362.872mil,3524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2382.936mil,3522mil)(2382.936mil,3547mil) on Bottom Overlay And Pad C107-1(2362.872mil,3524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2286.436mil,3447mil)(2286.436mil,3472mil) on Bottom Overlay And Pad C108-2(2306.436mil,3469.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2326.436mil,3447mil)(2326.436mil,3472mil) on Bottom Overlay And Pad C108-2(2306.436mil,3469.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2286.436mil,3447mil)(2326.436mil,3447mil) on Bottom Overlay And Pad C108-2(2306.436mil,3469.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2286.436mil,3522mil)(2286.436mil,3547mil) on Bottom Overlay And Pad C108-1(2306.372mil,3524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2326.436mil,3522mil)(2326.436mil,3547mil) on Bottom Overlay And Pad C108-1(2306.372mil,3524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2286.436mil,3547mil)(2326.436mil,3547mil) on Bottom Overlay And Pad C108-1(2306.372mil,3524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2229.936mil,3447mil)(2229.936mil,3472mil) on Bottom Overlay And Pad C109-2(2249.936mil,3469.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2269.936mil,3447mil)(2269.936mil,3472mil) on Bottom Overlay And Pad C109-2(2249.936mil,3469.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2229.936mil,3447mil)(2269.936mil,3447mil) on Bottom Overlay And Pad C109-2(2249.936mil,3469.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2229.936mil,3522mil)(2229.936mil,3547mil) on Bottom Overlay And Pad C109-1(2249.872mil,3524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2269.936mil,3522mil)(2269.936mil,3547mil) on Bottom Overlay And Pad C109-1(2249.872mil,3524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2229.936mil,3547mil)(2269.936mil,3547mil) on Bottom Overlay And Pad C109-1(2249.872mil,3524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2213.436mil,3447mil)(2213.436mil,3472mil) on Bottom Overlay And Pad C110-2(2193.436mil,3469.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2173.436mil,3447mil)(2213.436mil,3447mil) on Bottom Overlay And Pad C110-2(2193.436mil,3469.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2173.436mil,3447mil)(2173.436mil,3472mil) on Bottom Overlay And Pad C110-2(2193.436mil,3469.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2173.436mil,3547mil)(2213.436mil,3547mil) on Bottom Overlay And Pad C110-1(2193.372mil,3524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2173.436mil,3522mil)(2173.436mil,3547mil) on Bottom Overlay And Pad C110-1(2193.372mil,3524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2213.436mil,3522mil)(2213.436mil,3547mil) on Bottom Overlay And Pad C110-1(2193.372mil,3524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2156.936mil,3447mil)(2156.936mil,3472mil) on Bottom Overlay And Pad C111-2(2136.936mil,3469.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2116.936mil,3447mil)(2156.936mil,3447mil) on Bottom Overlay And Pad C111-2(2136.936mil,3469.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2116.936mil,3447mil)(2116.936mil,3472mil) on Bottom Overlay And Pad C111-2(2136.936mil,3469.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2116.936mil,3547mil)(2156.936mil,3547mil) on Bottom Overlay And Pad C111-1(2136.872mil,3524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2116.936mil,3522mil)(2116.936mil,3547mil) on Bottom Overlay And Pad C111-1(2136.872mil,3524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2156.936mil,3522mil)(2156.936mil,3547mil) on Bottom Overlay And Pad C111-1(2136.872mil,3524mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (3248mil,2998.064mil)(3273mil,2998.064mil) on Bottom Overlay And Pad C90-2(3250.5mil,2978.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "R32" (3274mil,2964mil) on Bottom Overlay And Pad C90-2(3250.5mil,2978.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (3273mil,2958.064mil)(3273mil,2998.064mil) on Bottom Overlay And Pad C90-2(3250.5mil,2978.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (3248mil,2958.064mil)(3273mil,2958.064mil) on Bottom Overlay And Pad C90-2(3250.5mil,2978.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (3173mil,2958.064mil)(3173mil,2998.064mil) on Bottom Overlay And Pad C90-1(3196mil,2978mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (3173mil,2998.064mil)(3198mil,2998.064mil) on Bottom Overlay And Pad C90-1(3196mil,2978mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (3173mil,2958.064mil)(3198mil,2958.064mil) on Bottom Overlay And Pad C90-1(3196mil,2978mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2670mil,2930.064mil)(2695mil,2930.064mil) on Bottom Overlay And Pad C93-2(2672.5mil,2950.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2670mil,2970.064mil)(2695mil,2970.064mil) on Bottom Overlay And Pad C93-2(2672.5mil,2950.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2695mil,2930.064mil)(2695mil,2970.064mil) on Bottom Overlay And Pad C93-2(2672.5mil,2950.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2595mil,2930.064mil)(2620mil,2930.064mil) on Bottom Overlay And Pad C93-1(2618mil,2950mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2595mil,2970.064mil)(2620mil,2970.064mil) on Bottom Overlay And Pad C93-1(2618mil,2950mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2595mil,2930.064mil)(2595mil,2970.064mil) on Bottom Overlay And Pad C93-1(2618mil,2950mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2533.936mil,3004mil)(2533.936mil,3029mil) on Bottom Overlay And Pad R33-2(2553.936mil,3006.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2573.936mil,3004mil)(2573.936mil,3029mil) on Bottom Overlay And Pad R33-2(2553.936mil,3006.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2533.936mil,3029mil)(2573.936mil,3029mil) on Bottom Overlay And Pad R33-2(2553.936mil,3006.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2533.936mil,2929mil)(2533.936mil,2954mil) on Bottom Overlay And Pad R33-1(2554mil,2952mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2573.936mil,2929mil)(2573.936mil,2954mil) on Bottom Overlay And Pad R33-1(2554mil,2952mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2533.936mil,2929mil)(2573.936mil,2929mil) on Bottom Overlay And Pad R33-1(2554mil,2952mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (3235.064mil,3017mil)(3275.064mil,3017mil) on Bottom Overlay And Pad L15-2(3255.064mil,3039.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "C90" (3273mil,3024mil) on Bottom Overlay And Pad L15-2(3255.064mil,3039.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (3275.064mil,3017mil)(3275.064mil,3042mil) on Bottom Overlay And Pad L15-2(3255.064mil,3039.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (3235.064mil,3017mil)(3235.064mil,3042mil) on Bottom Overlay And Pad L15-2(3255.064mil,3039.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (3235.064mil,3092mil)(3235.064mil,3117mil) on Bottom Overlay And Pad L15-1(3255mil,3094mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (3235.064mil,3117mil)(3275.064mil,3117mil) on Bottom Overlay And Pad L15-1(3255mil,3094mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (3275.064mil,3092mil)(3275.064mil,3117mil) on Bottom Overlay And Pad L15-1(3255mil,3094mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (3172.936mil,3092mil)(3172.936mil,3117mil) on Bottom Overlay And Pad C91-2(3192.936mil,3094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (3212.936mil,3092mil)(3212.936mil,3117mil) on Bottom Overlay And Pad C91-2(3192.936mil,3094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (3172.936mil,3117mil)(3212.936mil,3117mil) on Bottom Overlay And Pad C91-2(3192.936mil,3094.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (3172.936mil,3017mil)(3172.936mil,3042mil) on Bottom Overlay And Pad C91-1(3193mil,3040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (3212.936mil,3017mil)(3212.936mil,3042mil) on Bottom Overlay And Pad C91-1(3193mil,3040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (3172.936mil,3017mil)(3212.936mil,3017mil) on Bottom Overlay And Pad C91-1(3193mil,3040mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (3249mil,2938.064mil)(3274mil,2938.064mil) on Bottom Overlay And Pad R32-2(3251.5mil,2918.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (3274mil,2898.064mil)(3274mil,2938.064mil) on Bottom Overlay And Pad R32-2(3251.5mil,2918.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (3249mil,2898.064mil)(3274mil,2898.064mil) on Bottom Overlay And Pad R32-2(3251.5mil,2918.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (3174mil,2898.064mil)(3174mil,2938.064mil) on Bottom Overlay And Pad R32-1(3197mil,2918mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (3174mil,2898.064mil)(3199mil,2898.064mil) on Bottom Overlay And Pad R32-1(3197mil,2918mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (3174mil,2938.064mil)(3199mil,2938.064mil) on Bottom Overlay And Pad R32-1(3197mil,2918mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (3003mil,3091.064mil)(3028mil,3091.064mil) on Bottom Overlay And Pad C96-2(3005.5mil,3071.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (3028mil,3051.064mil)(3028mil,3091.064mil) on Bottom Overlay And Pad C96-2(3005.5mil,3071.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (3003mil,3051.064mil)(3028mil,3051.064mil) on Bottom Overlay And Pad C96-2(3005.5mil,3071.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2928mil,3051.064mil)(2953mil,3051.064mil) on Bottom Overlay And Pad C96-1(2951mil,3071mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2928mil,3051.064mil)(2928mil,3091.064mil) on Bottom Overlay And Pad C96-1(2951mil,3071mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2928mil,3091.064mil)(2953mil,3091.064mil) on Bottom Overlay And Pad C96-1(2951mil,3071mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (3005mil,3171.064mil)(3030mil,3171.064mil) on Bottom Overlay And Pad C94-2(3007.5mil,3151.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (3030mil,3131.064mil)(3030mil,3171.064mil) on Bottom Overlay And Pad C94-2(3007.5mil,3151.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (3005mil,3131.064mil)(3030mil,3131.064mil) on Bottom Overlay And Pad C94-2(3007.5mil,3151.064mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2930mil,3131.064mil)(2955mil,3131.064mil) on Bottom Overlay And Pad C94-1(2953mil,3151mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2930mil,3131.064mil)(2930mil,3171.064mil) on Bottom Overlay And Pad C94-1(2953mil,3151mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2930mil,3171.064mil)(2955mil,3171.064mil) on Bottom Overlay And Pad C94-1(2953mil,3151mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2651.936mil,3065mil)(2651.936mil,3090mil) on Bottom Overlay And Pad L16-2(2671.936mil,3067.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2651.936mil,3090mil)(2691.936mil,3090mil) on Bottom Overlay And Pad L16-2(2671.936mil,3067.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2691.936mil,3065mil)(2691.936mil,3090mil) on Bottom Overlay And Pad L16-2(2671.936mil,3067.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2691.936mil,2990mil)(2691.936mil,3015mil) on Bottom Overlay And Pad L16-1(2672mil,3013mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2651.936mil,2990mil)(2691.936mil,2990mil) on Bottom Overlay And Pad L16-1(2672mil,3013mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2651.936mil,2990mil)(2651.936mil,3015mil) on Bottom Overlay And Pad L16-1(2672mil,3013mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 7mil) Between Text "C93" (2695mil,2996mil) on Bottom Overlay And Pad L16-1(2672mil,3013mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2593.936mil,3064mil)(2593.936mil,3089mil) on Bottom Overlay And Pad C92-2(2613.936mil,3066.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2593.936mil,3089mil)(2633.936mil,3089mil) on Bottom Overlay And Pad C92-2(2613.936mil,3066.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2633.936mil,3064mil)(2633.936mil,3089mil) on Bottom Overlay And Pad C92-2(2613.936mil,3066.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2633.936mil,2989mil)(2633.936mil,3014mil) on Bottom Overlay And Pad C92-1(2614mil,3012mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2593.936mil,2989mil)(2633.936mil,2989mil) on Bottom Overlay And Pad C92-1(2614mil,3012mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2593.936mil,2989mil)(2593.936mil,3014mil) on Bottom Overlay And Pad C92-1(2614mil,3012mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2004.936mil,3381mil)(2004.936mil,3406mil) on Bottom Overlay And Pad R27-2(2024.936mil,3383.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (2004.936mil,3406mil)(2044.936mil,3406mil) on Bottom Overlay And Pad R27-2(2024.936mil,3383.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (2044.936mil,3381mil)(2044.936mil,3406mil) on Bottom Overlay And Pad R27-2(2024.936mil,3383.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (2044.936mil,3306mil)(2044.936mil,3331mil) on Bottom Overlay And Pad R27-1(2025mil,3329mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (2004.936mil,3306mil)(2044.936mil,3306mil) on Bottom Overlay And Pad R27-1(2025mil,3329mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (2004.936mil,3306mil)(2004.936mil,3331mil) on Bottom Overlay And Pad R27-1(2025mil,3329mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1836.064mil,2990mil)(1836.064mil,3015mil) on Bottom Overlay And Pad L14-2(1856.064mil,3012.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 7mil) Between Track (1876.064mil,2990mil)(1876.064mil,3015mil) on Bottom Overlay And Pad L14-2(1856.064mil,3012.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 7mil) Between Track (1836.064mil,2990mil)(1876.064mil,2990mil) on Bottom Overlay And Pad L14-2(1856.064mil,3012.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 7mil) Between Track (1836.064mil,3065mil)(1836.064mil,3090mil) on Bottom Overlay And Pad L14-1(1856mil,3067mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 7mil) Between Track (1876.064mil,3065mil)(1876.064mil,3090mil) on Bottom Overlay And Pad L14-1(1856mil,3067mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 7mil) Between Track (1836.064mil,3090mil)(1876.064mil,3090mil) on Bottom Overlay And Pad L14-1(1856mil,3067mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
Rule Violations :397

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.984mil < 10mil) Between Text "C114" (2414mil,3047mil) on Top Overlay And Arc (2458.661mil,3056.835mil) on Top Overlay Silk Text to Silk Clearance [0.984mil]
   Violation between Silk To Silk Clearance Constraint: (0.42mil < 10mil) Between Text "R36" (1934mil,3281mil) on Bottom Overlay And Arc (1927.181mil,3296.583mil) on Bottom Overlay Silk Text to Silk Clearance [0.42mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C114" (2414mil,3047mil) on Top Overlay And Track (2411.418mil,3050.93mil)(2433.07mil,3050.93mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C114" (2414mil,3047mil) on Top Overlay And Track (2433.07mil,3050.93mil)(2433.07mil,3072.582mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.593mil < 10mil) Between Text "C98" (1910mil,3150mil) on Top Overlay And Track (1946.064mil,3148mil)(1986.064mil,3148mil) on Top Overlay Silk Text to Silk Clearance [5.593mil]
   Violation between Silk To Silk Clearance Constraint: (4.782mil < 10mil) Between Text "C98" (1910mil,3150mil) on Top Overlay And Track (1946.064mil,3148mil)(1946.064mil,3173mil) on Top Overlay Silk Text to Silk Clearance [4.782mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U4" (2059mil,3451mil) on Top Overlay And Track (2070.936mil,3444mil)(2070.936mil,3469mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.376mil < 10mil) Between Text "U4" (2059mil,3451mil) on Top Overlay And Track (2030.936mil,3444mil)(2070.936mil,3444mil) on Top Overlay Silk Text to Silk Clearance [2.376mil]
   Violation between Silk To Silk Clearance Constraint: (9.654mil < 10mil) Between Text "R30" (1804mil,3017mil) on Top Overlay And Track (1844.936mil,3010mil)(1844.936mil,3035mil) on Top Overlay Silk Text to Silk Clearance [9.654mil]
   Violation between Silk To Silk Clearance Constraint: (2.376mil < 10mil) Between Text "R30" (1804mil,3017mil) on Top Overlay And Track (1804.936mil,3010mil)(1844.936mil,3010mil) on Top Overlay Silk Text to Silk Clearance [2.376mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R30" (1804mil,3017mil) on Top Overlay And Track (1804.936mil,3010mil)(1804.936mil,3035mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.312mil < 10mil) Between Text "C115" (2494mil,3370mil) on Top Overlay And Track (2484mil,3360.064mil)(2509mil,3360.064mil) on Top Overlay Silk Text to Silk Clearance [5.312mil]
   Violation between Silk To Silk Clearance Constraint: (5.376mil < 10mil) Between Text "C115" (2494mil,3370mil) on Top Overlay And Track (2484mil,3360.064mil)(2484mil,3400.064mil) on Top Overlay Silk Text to Silk Clearance [5.376mil]
   Violation between Silk To Silk Clearance Constraint: (1.379mil < 10mil) Between Text "C119" (2484mil,3426mil) on Top Overlay And Track (2492.064mil,3442mil)(2532.064mil,3442mil) on Top Overlay Silk Text to Silk Clearance [1.379mil]
   Violation between Silk To Silk Clearance Constraint: (2.219mil < 10mil) Between Text "C119" (2484mil,3426mil) on Top Overlay And Track (2492.064mil,3442mil)(2492.064mil,3467mil) on Top Overlay Silk Text to Silk Clearance [2.219mil]
   Violation between Silk To Silk Clearance Constraint: (0.376mil < 10mil) Between Text "C97" (2484mil,3249mil) on Top Overlay And Track (2493.936mil,3244mil)(2533.936mil,3244mil) on Top Overlay Silk Text to Silk Clearance [0.376mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C97" (2484mil,3249mil) on Top Overlay And Track (2493.936mil,3244mil)(2493.936mil,3269mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.734mil < 10mil) Between Text "C83" (1880mil,3492mil) on Top Overlay And Track (1850mil,3501.936mil)(1875mil,3501.936mil) on Top Overlay Silk Text to Silk Clearance [0.734mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C82" (1822mil,3491mil) on Top Overlay And Track (1850mil,3501.936mil)(1875mil,3501.936mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C82" (1822mil,3491mil) on Top Overlay And Track (1850mil,3501.936mil)(1850mil,3541.936mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C95" (2485mil,3187mil) on Top Overlay And Track (2484mil,3183.064mil)(2509mil,3183.064mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C95" (2485mil,3187mil) on Top Overlay And Track (2484mil,3183.064mil)(2484mil,3223.064mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.782mil < 10mil) Between Text "C87" (1681mil,3235mil) on Top Overlay And Track (1722.064mil,3232mil)(1722.064mil,3257mil) on Top Overlay Silk Text to Silk Clearance [9.782mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C87" (1681mil,3235mil) on Top Overlay And Track (1682.064mil,3232mil)(1722.064mil,3232mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C87" (1681mil,3235mil) on Top Overlay And Track (1682.064mil,3232mil)(1682.064mil,3257mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.44mil < 10mil) Between Text "C84" (1824mil,3316mil) on Top Overlay And Track (1823mil,3306.936mil)(1848mil,3306.936mil) on Top Overlay Silk Text to Silk Clearance [4.44mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C84" (1824mil,3316mil) on Top Overlay And Track (1823mil,3306.936mil)(1823mil,3346.936mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.44mil < 10mil) Between Text "C99" (1800mil,3256mil) on Top Overlay And Track (1824mil,3249.936mil)(1849mil,3249.936mil) on Top Overlay Silk Text to Silk Clearance [1.44mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C99" (1800mil,3256mil) on Top Overlay And Track (1824mil,3249.936mil)(1824mil,3289.936mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.782mil < 10mil) Between Text "C85" (1823mil,3373mil) on Top Overlay And Track (1862.064mil,3365mil)(1862.064mil,3390mil) on Top Overlay Silk Text to Silk Clearance [7.782mil]
   Violation between Silk To Silk Clearance Constraint: (3.376mil < 10mil) Between Text "C85" (1823mil,3373mil) on Top Overlay And Track (1822.064mil,3365mil)(1862.064mil,3365mil) on Top Overlay Silk Text to Silk Clearance [3.376mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C85" (1823mil,3373mil) on Top Overlay And Track (1822.064mil,3365mil)(1822.064mil,3390mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C101" (1870mil,3136mil) on Top Overlay And Track (1900mil,3130.064mil)(1900mil,3170.064mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.376mil < 10mil) Between Text "C98" (1910mil,3150mil) on Top Overlay And Track (1900mil,3130.064mil)(1900mil,3170.064mil) on Top Overlay Silk Text to Silk Clearance [5.376mil]
   Violation between Silk To Silk Clearance Constraint: (1.312mil < 10mil) Between Text "C101" (1870mil,3136mil) on Top Overlay And Track (1875mil,3130.064mil)(1900mil,3130.064mil) on Top Overlay Silk Text to Silk Clearance [1.312mil]
   Violation between Silk To Silk Clearance Constraint: (1.312mil < 10mil) Between Text "L17" (1805mil,3136mil) on Top Overlay And Track (1800mil,3130.064mil)(1825mil,3130.064mil) on Top Overlay Silk Text to Silk Clearance [1.312mil]
   Violation between Silk To Silk Clearance Constraint: (0.376mil < 10mil) Between Text "L17" (1805mil,3136mil) on Top Overlay And Track (1800mil,3130.064mil)(1800mil,3170.064mil) on Top Overlay Silk Text to Silk Clearance [0.376mil]
   Violation between Silk To Silk Clearance Constraint: (7.397mil < 10mil) Between Text "C89" (2069mil,2890mil) on Bottom Overlay And Track (2064.064mil,2900mil)(2064.064mil,2925mil) on Bottom Overlay Silk Text to Silk Clearance [7.397mil]
   Violation between Silk To Silk Clearance Constraint: (5.376mil < 10mil) Between Text "C89" (2069mil,2890mil) on Bottom Overlay And Track (2064.064mil,2900mil)(2104.064mil,2900mil) on Bottom Overlay Silk Text to Silk Clearance [5.376mil]
   Violation between Silk To Silk Clearance Constraint: (9.569mil < 10mil) Between Text "C89" (2069mil,2890mil) on Bottom Overlay And Track (2104.064mil,2900mil)(2104.064mil,2925mil) on Bottom Overlay Silk Text to Silk Clearance [9.569mil]
   Violation between Silk To Silk Clearance Constraint: (8.782mil < 10mil) Between Text "R39" (2029mil,3165mil) on Bottom Overlay And Track (1988.936mil,3157mil)(1988.936mil,3182mil) on Bottom Overlay Silk Text to Silk Clearance [8.782mil]
   Violation between Silk To Silk Clearance Constraint: (3.376mil < 10mil) Between Text "R39" (2029mil,3165mil) on Bottom Overlay And Track (1988.936mil,3157mil)(2028.936mil,3157mil) on Bottom Overlay Silk Text to Silk Clearance [3.376mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R39" (2029mil,3165mil) on Bottom Overlay And Track (2028.936mil,3157mil)(2028.936mil,3182mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.44mil < 10mil) Between Text "R36" (1934mil,3281mil) on Bottom Overlay And Track (1945.064mil,3275mil)(1945.064mil,3300mil) on Bottom Overlay Silk Text to Silk Clearance [6.44mil]
   Violation between Silk To Silk Clearance Constraint: (8.039mil < 10mil) Between Text "R36" (1934mil,3281mil) on Bottom Overlay And Track (1945.064mil,3275mil)(1985.064mil,3275mil) on Bottom Overlay Silk Text to Silk Clearance [8.039mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R34" (1985mil,3401mil) on Bottom Overlay And Track (1963mil,3412.936mil)(1988mil,3412.936mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R34" (1985mil,3401mil) on Bottom Overlay And Track (1988mil,3412.936mil)(1988mil,3452.936mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.44mil < 10mil) Between Text "Q2" (1928mil,3427mil) on Bottom Overlay And Track (1888mil,3412.936mil)(1913mil,3412.936mil) on Bottom Overlay Silk Text to Silk Clearance [9.44mil]
   Violation between Silk To Silk Clearance Constraint: (1.312mil < 10mil) Between Text "R32" (3274mil,2964mil) on Bottom Overlay And Track (3248mil,2958.064mil)(3273mil,2958.064mil) on Bottom Overlay Silk Text to Silk Clearance [1.312mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R32" (3274mil,2964mil) on Bottom Overlay And Track (3273mil,2958.064mil)(3273mil,2998.064mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.654mil < 10mil) Between Text "C90" (3273mil,3024mil) on Bottom Overlay And Track (3235.064mil,3017mil)(3235.064mil,3042mil) on Bottom Overlay Silk Text to Silk Clearance [6.654mil]
   Violation between Silk To Silk Clearance Constraint: (2.376mil < 10mil) Between Text "C90" (3273mil,3024mil) on Bottom Overlay And Track (3235.064mil,3017mil)(3275.064mil,3017mil) on Bottom Overlay Silk Text to Silk Clearance [2.376mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C90" (3273mil,3024mil) on Bottom Overlay And Track (3275.064mil,3017mil)(3275.064mil,3042mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C96" (3028mil,3117mil) on Bottom Overlay And Track (3005mil,3131.064mil)(3030mil,3131.064mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.855mil < 10mil) Between Text "C96" (3028mil,3117mil) on Bottom Overlay And Track (3030mil,3131.064mil)(3030mil,3171.064mil) on Bottom Overlay Silk Text to Silk Clearance [0.855mil]
   Violation between Silk To Silk Clearance Constraint: (1.376mil < 10mil) Between Text "C93" (2695mil,2996mil) on Bottom Overlay And Track (2651.936mil,2990mil)(2691.936mil,2990mil) on Bottom Overlay Silk Text to Silk Clearance [1.376mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C93" (2695mil,2996mil) on Bottom Overlay And Track (2691.936mil,2990mil)(2691.936mil,3015mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.38mil < 10mil) Between Text "R38" (2028.872mil,3283mil) on Bottom Overlay And Track (2004.936mil,3306mil)(2004.936mil,3331mil) on Bottom Overlay Silk Text to Silk Clearance [8.38mil]
   Violation between Silk To Silk Clearance Constraint: (8.38mil < 10mil) Between Text "R38" (2028.872mil,3283mil) on Bottom Overlay And Track (2004.936mil,3306mil)(2044.936mil,3306mil) on Bottom Overlay Silk Text to Silk Clearance [8.38mil]
   Violation between Silk To Silk Clearance Constraint: (0.054mil < 10mil) Between Area Fill (2519mil,3375.064mil) (2549mil,3385.064mil) on Top Overlay And Text "C115" (2494mil,3370mil) on Top Overlay Silk Text to Silk Clearance [0.054mil]
   Violation between Silk To Silk Clearance Constraint: (8.419mil < 10mil) Between Text "C98" (1910mil,3150mil) on Top Overlay And Text "C101" (1870mil,3136mil) on Top Overlay Silk Text to Silk Clearance [8.419mil]
   Violation between Silk To Silk Clearance Constraint: (3.316mil < 10mil) Between Area Fill (1885mil,3516.936mil) (1915mil,3526.936mil) on Top Overlay And Text "C83" (1880mil,3492mil) on Top Overlay Silk Text to Silk Clearance [3.316mil]
   Violation between Silk To Silk Clearance Constraint: (3.376mil < 10mil) Between Area Fill (1923mil,3427.936mil) (1953mil,3437.936mil) on Bottom Overlay And Text "Q2" (1928mil,3427mil) on Bottom Overlay Silk Text to Silk Clearance [3.376mil]
Rule Violations :63

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (1443mil,3218.11mil)(1580mil,3218.11mil) on Bottom Layer 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01