Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 17 20:20:57 2023
| Host         : LAPTOP-TD654SF1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UartRxHandler_timing_summary_routed.rpt -pb UartRxHandler_timing_summary_routed.pb -rpx UartRxHandler_timing_summary_routed.rpx -warn_on_violation
| Design       : UartRxHandler
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  109         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (222)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There are 106 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Segs/DIVISOR/on_off_flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (222)
--------------------------------------------------
 There are 222 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  240          inf        0.000                      0                  240           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           240 Endpoints
Min Delay           240 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.376ns  (logic 4.366ns (46.565%)  route 5.010ns (53.435%))
  Logic Levels:           5  (LUT5=2 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1                     0.000     0.000 r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.882 f  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=3, routed)           1.545     2.427    Segs/COUNT/doutb[5]
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.551 f  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.024     3.574    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.152     3.726 f  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.615     4.341    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I4_O)        0.352     4.693 r  Segs/COUNT/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.827     6.520    seven_seg_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         2.856     9.376 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.376    seven_seg[4]
    T11                                                               r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.301ns  (logic 4.364ns (46.921%)  route 4.937ns (53.079%))
  Logic Levels:           5  (LUT5=2 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1                     0.000     0.000 r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.882 r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=3, routed)           1.545     2.427    Segs/COUNT/doutb[5]
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.551 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.024     3.574    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.152     3.726 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.654     4.381    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I4_O)        0.355     4.736 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.714     6.450    seven_seg_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         2.851     9.301 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.301    seven_seg[6]
    U16                                                               r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.219ns  (logic 4.376ns (47.466%)  route 4.843ns (52.534%))
  Logic Levels:           5  (LUT5=2 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1                     0.000     0.000 r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.882 r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=3, routed)           1.545     2.427    Segs/COUNT/doutb[5]
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.551 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.024     3.574    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.152     3.726 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.603     4.330    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I4_O)        0.352     4.682 r  Segs/COUNT/seven_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.671     6.353    seven_seg_OBUF[3]
    U11                  OBUF (Prop_obuf_I_O)         2.866     9.219 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.219    seven_seg[3]
    U11                                                               r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.094ns  (logic 3.899ns (42.870%)  route 5.196ns (57.130%))
  Logic Levels:           5  (LUT5=2 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1                     0.000     0.000 r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.882 r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=3, routed)           1.563     2.445    Segs/COUNT/doutb[0]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.124     2.569 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.937     3.505    Segs/COUNT/seven_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.124     3.629 f  Segs/COUNT/seven_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.831     4.460    Segs/COUNT/seven_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I4_O)        0.124     4.584 r  Segs/COUNT/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.865     6.450    seven_seg_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         2.645     9.094 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.094    seven_seg[5]
    V17                                                               r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.046ns  (logic 4.155ns (45.937%)  route 4.890ns (54.063%))
  Logic Levels:           5  (LUT5=2 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1                     0.000     0.000 r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.882 r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=3, routed)           1.545     2.427    Segs/COUNT/doutb[5]
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.551 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.024     3.574    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.152     3.726 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.654     4.381    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I4_O)        0.326     4.707 r  Segs/COUNT/seven_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     6.374    seven_seg_OBUF[2]
    U12                  OBUF (Prop_obuf_I_O)         2.671     9.046 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.046    seven_seg[2]
    U12                                                               r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.012ns  (logic 4.156ns (46.116%)  route 4.856ns (53.884%))
  Logic Levels:           5  (LUT5=2 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1                     0.000     0.000 r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.882 r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=3, routed)           1.545     2.427    Segs/COUNT/doutb[5]
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.551 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.024     3.574    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.152     3.726 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.615     4.341    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I4_O)        0.326     4.667 r  Segs/COUNT/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.673     6.340    seven_seg_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         2.672     9.012 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.012    seven_seg[0]
    V10                                                               r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.007ns  (logic 4.147ns (46.044%)  route 4.860ns (53.956%))
  Logic Levels:           5  (LUT5=2 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y25         RAMB18E1                     0.000     0.000 r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
    RAMB18_X0Y25         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     0.882 r  BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=3, routed)           1.545     2.427    Segs/COUNT/doutb[5]
    SLICE_X7Y60          LUT6 (Prop_lut6_I0_O)        0.124     2.551 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.024     3.574    Segs/COUNT/seven_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.152     3.726 r  Segs/COUNT/seven_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.603     4.330    Segs/COUNT/seven_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I3_O)        0.326     4.656 r  Segs/COUNT/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.688     6.344    seven_seg_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         2.663     9.007 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.007    seven_seg[1]
    V12                                                               r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_tx_blk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.129ns  (logic 3.579ns (50.200%)  route 3.550ns (49.800%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE                         0.000     0.000 r  uart/uart_tx_blk/counter_reg[0]/C
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/uart_tx_blk/counter_reg[0]/Q
                         net (fo=6, routed)           0.846     1.302    uart/uart_tx_blk/counter[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.124     1.426 r  uart/uart_tx_blk/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.805     2.231    uart/uart_tx_blk/tx_OBUF_inst_i_2_n_0
    SLICE_X3Y61          LUT5 (Prop_lut5_I0_O)        0.152     2.383 r  uart/uart_tx_blk/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.899     4.282    tx_OBUF
    V15                  OBUF (Prop_obuf_I_O)         2.847     7.129 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.129    tx
    V15                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.601ns  (logic 3.483ns (52.768%)  route 3.118ns (47.232%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE                         0.000     0.000 r  Segs/COUNT/count_reg[1]/C
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Segs/COUNT/count_reg[1]/Q
                         net (fo=16, routed)          1.072     1.528    Segs/COUNT/count_reg_n_0_[1]
    SLICE_X3Y60          LUT3 (Prop_lut3_I1_O)        0.152     1.680 r  Segs/COUNT/en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.046     3.726    en_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.875     6.601 r  en_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.601    en[2]
    T9                                                                r  en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.499ns  (logic 3.221ns (49.552%)  route 3.279ns (50.448%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE                         0.000     0.000 r  command/FSM_sequential_state_reg[0]/C
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  command/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          1.426     1.882    command/Q[0]
    SLICE_X7Y63          LUT2 (Prop_lut2_I0_O)        0.124     2.006 r  command/led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.853     3.859    led2_OBUF
    V16                  OBUF (Prop_obuf_I_O)         2.641     6.499 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     6.499    led2
    V16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  uart/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/Q
                         net (fo=1, routed)           0.103     0.244    uart/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[1]
    SLICE_X3Y66          FDRE                                         r  uart/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_rx_blk/spacing_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/uart_rx_blk/spacing_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.474%)  route 0.083ns (28.526%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE                         0.000     0.000 r  uart/uart_rx_blk/spacing_counter_reg[0]/C
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/uart_rx_blk/spacing_counter_reg[0]/Q
                         net (fo=4, routed)           0.083     0.247    uart/uart_rx_blk/spacing_counter[0]
    SLICE_X3Y64          LUT6 (Prop_lut6_I3_O)        0.045     0.292 r  uart/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.292    uart/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  uart/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_rx_blk/spacing_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/uart_rx_blk/spacing_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.209ns (71.230%)  route 0.084ns (28.770%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE                         0.000     0.000 r  uart/uart_rx_blk/spacing_counter_reg[0]/C
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/uart_rx_blk/spacing_counter_reg[0]/Q
                         net (fo=4, routed)           0.084     0.248    uart/uart_rx_blk/spacing_counter[0]
    SLICE_X3Y64          LUT5 (Prop_lut5_I2_O)        0.045     0.293 r  uart/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.293    uart/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  uart/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE                         0.000     0.000 r  uart/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.071     0.219    uart/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X2Y64          LUT3 (Prop_lut3_I0_O)        0.098     0.317 r  uart/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.317    uart/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X2Y64          FDRE                                         r  uart/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CORE/ELEMENT_COUNTER/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CORE/ELEMENT_COUNTER/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.488%)  route 0.138ns (42.512%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE                         0.000     0.000 r  CORE/ELEMENT_COUNTER/count_reg[0]/C
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CORE/ELEMENT_COUNTER/count_reg[0]/Q
                         net (fo=7, routed)           0.138     0.279    CORE/ELEMENT_COUNTER/count_reg[0]_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I4_O)        0.045     0.324 r  CORE/ELEMENT_COUNTER/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    CORE/ELEMENT_COUNTER/count[1]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  CORE/ELEMENT_COUNTER/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            command/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE                         0.000     0.000 r  command/FSM_sequential_state_reg[0]/C
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  command/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.145     0.286    command/ELEMENT_COUNTER/Q[0]
    SLICE_X8Y63          LUT6 (Prop_lut6_I4_O)        0.045     0.331 r  command/ELEMENT_COUNTER/FSM_sequential_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.331    command/next_state[1]
    SLICE_X8Y63          FDRE                                         r  command/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segs/DIVISOR/counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Segs/DIVISOR/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.950%)  route 0.146ns (44.050%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDCE                         0.000     0.000 r  Segs/DIVISOR/counter_reg[15]/C
    SLICE_X7Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Segs/DIVISOR/counter_reg[15]/Q
                         net (fo=19, routed)          0.146     0.287    Segs/DIVISOR/counter_reg_n_0_[15]
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.045     0.332 r  Segs/DIVISOR/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     0.332    Segs/DIVISOR/counter[11]_i_1_n_0
    SLICE_X7Y54          FDCE                                         r  Segs/DIVISOR/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.552%)  route 0.181ns (52.448%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE                         0.000     0.000 r  uart/uart_rx_blk/rx_data_reg[6]/C
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=6, routed)           0.181     0.345    BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y24         RAMB18E1                                     r  BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_rx_blk/rx_sync_inst/stable_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/uart_rx_blk/rx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.376%)  route 0.182ns (52.624%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE                         0.000     0.000 r  uart/uart_rx_blk/rx_sync_inst/stable_out_reg/C
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/uart_rx_blk/rx_sync_inst/stable_out_reg/Q
                         net (fo=4, routed)           0.182     0.346    uart/uart_rx_blk/rx_bit
    SLICE_X7Y63          FDRE                                         r  uart/uart_rx_blk/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            command/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.209ns (59.576%)  route 0.142ns (40.424%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE                         0.000     0.000 r  command/FSM_sequential_state_reg[1]/C
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  command/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.142     0.306    command/ELEMENT_COUNTER/Q[1]
    SLICE_X9Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.351 r  command/ELEMENT_COUNTER/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.351    command/next_state[0]
    SLICE_X9Y63          FDRE                                         r  command/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





