{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559159445607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559159445607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 07:50:45 2019 " "Processing started: Thu May 30 07:50:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559159445607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559159445607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flabbybird -c flabbybird " "Command: quartus_map --read_settings_files=on --write_settings_files=off flabbybird -c flabbybird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559159445607 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559159446114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_training.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ball_training.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core3 " "Found design unit 1: de0core3" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446612 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ball_training-behavior " "Found design unit 2: ball_training-behavior" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446612 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_training " "Found entity 1: ball_training" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_over.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ball_over.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core2 " "Found design unit 1: de0core2" {  } { { "ball_over.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446616 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ball_over-behavior " "Found design unit 2: ball_over-behavior" {  } { { "ball_over.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446616 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_over " "Found entity 1: ball_over" {  } { { "ball_over.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_menu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ball_menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core1 " "Found design unit 1: de0core1" {  } { { "ball_menu.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446619 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ball_menu-behavior " "Found design unit 2: ball_menu-behavior" {  } { { "ball_menu.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446619 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_menu " "Found entity 1: ball_menu" {  } { { "ball_menu.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_game-yeet " "Found design unit 1: fsm_game-yeet" {  } { { "fsm_game.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/fsm_game.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446622 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_game " "Found entity 1: fsm_game" {  } { { "fsm_game.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/fsm_game.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behaviour1 " "Found design unit 1: debouncer-behaviour1" {  } { { "debounce.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/debounce.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446625 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debounce.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_decoder-rtl " "Found design unit 1: seven_seg_decoder-rtl" {  } { { "sevenseg.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/sevenseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446628 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "sevenseg.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/sevenseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446631 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.VHD" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446634 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.VHD" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446636 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0core " "Found design unit 1: de0core" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446640 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ball-behavior " "Found design unit 2: ball-behavior" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446640 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flabbybird.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flabbybird.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flabbybird " "Found entity 1: flabbybird" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/PLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446647 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-behaviour " "Found design unit 1: lfsr-behaviour" {  } { { "lfsr.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/lfsr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446649 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/lfsr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaysel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaysel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_sel-selector " "Found design unit 1: display_sel-selector" {  } { { "displaysel.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446652 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_sel " "Found entity 1: display_sel" {  } { { "displaysel.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/displaysel.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe-piper " "Found design unit 1: pipe-piper" {  } { { "pipe.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446655 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "pipe.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.vhd 2 1 " "Found 2 design units, including 1 entities, in source file background.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 background-SYN " "Found design unit 1: background-SYN" {  } { { "background.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446658 ""} { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file background_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 background_rom-bg " "Found design unit 1: background_rom-bg" {  } { { "background_rom.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background_rom.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446661 ""} { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "background_rom.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flabbybird " "Elaborating entity \"flabbybird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559159446781 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue " "Converted elements in bus name \"blue\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue\[3..0\] blue3..0 " "Converted element name(s) from \"blue\[3..0\]\" to \"blue3..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446783 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559159446783 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue0 " "Converted elements in bus name \"blue0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue0\[3..0\] blue03..0 " "Converted element name(s) from \"blue0\[3..0\]\" to \"blue03..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446783 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559159446783 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue1 " "Converted elements in bus name \"blue1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue1\[3..0\] blue13..0 " "Converted element name(s) from \"blue1\[3..0\]\" to \"blue13..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446784 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559159446784 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue2 " "Converted elements in bus name \"blue2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue2\[3..0\] blue23..0 " "Converted element name(s) from \"blue2\[3..0\]\" to \"blue23..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446784 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559159446784 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "blue3 " "Converted elements in bus name \"blue3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "blue3\[3..0\] blue33..0 " "Converted element name(s) from \"blue3\[3..0\]\" to \"blue33..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446784 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559159446784 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green " "Converted elements in bus name \"green\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green\[3..0\] green3..0 " "Converted element name(s) from \"green\[3..0\]\" to \"green3..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446784 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559159446784 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green0 " "Converted elements in bus name \"green0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green0\[3..0\] green03..0 " "Converted element name(s) from \"green0\[3..0\]\" to \"green03..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446784 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559159446784 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green1 " "Converted elements in bus name \"green1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green1\[3..0\] green13..0 " "Converted element name(s) from \"green1\[3..0\]\" to \"green13..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446784 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559159446784 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green2 " "Converted elements in bus name \"green2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green2\[3..0\] green23..0 " "Converted element name(s) from \"green2\[3..0\]\" to \"green23..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446784 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559159446784 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "green3 " "Converted elements in bus name \"green3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "green3\[3..0\] green33..0 " "Converted element name(s) from \"green3\[3..0\]\" to \"green33..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446786 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559159446786 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red " "Converted elements in bus name \"red\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red\[3..0\] red3..0 " "Converted element name(s) from \"red\[3..0\]\" to \"red3..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446786 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559159446786 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red0 " "Converted elements in bus name \"red0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red0\[3..0\] red03..0 " "Converted element name(s) from \"red0\[3..0\]\" to \"red03..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446786 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559159446786 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red1 " "Converted elements in bus name \"red1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red1\[3..0\] red13..0 " "Converted element name(s) from \"red1\[3..0\]\" to \"red13..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446787 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559159446787 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red2 " "Converted elements in bus name \"red2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red2\[3..0\] red23..0 " "Converted element name(s) from \"red2\[3..0\]\" to \"red23..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446787 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559159446787 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "red3 " "Converted elements in bus name \"red3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "red3\[3..0\] red33..0 " "Converted element name(s) from \"red3\[3..0\]\" to \"red33..0\"" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446787 ""}  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1559159446787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_sel display_sel:inst21 " "Elaborating entity \"display_sel\" for hierarchy \"display_sel:inst21\"" {  } { { "flabbybird.bdf" "inst21" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -168 1328 1544 360 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst4 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst4\"" {  } { { "flabbybird.bdf" "inst4" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 56 -120 120 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst4\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/PLL.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst4\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst4\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/PLL.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst4\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446839 ""}  } { { "PLL.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/PLL.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559159446839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159446914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159446914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst4\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_menu ball_menu:inst17 " "Elaborating entity \"ball_menu\" for hierarchy \"ball_menu:inst17\"" {  } { { "flabbybird.bdf" "inst17" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -80 320 544 96 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC ball_menu:inst17\|VGA_SYNC:SYNC " "Elaborating entity \"VGA_SYNC\" for hierarchy \"ball_menu:inst17\|VGA_SYNC:SYNC\"" {  } { { "ball_menu.vhd" "SYNC" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom ball_menu:inst17\|char_rom:CHAR " "Elaborating entity \"char_rom\" for hierarchy \"ball_menu:inst17\|char_rom:CHAR\"" {  } { { "ball_menu.vhd" "CHAR" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_menu.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559159446972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component " "Instantiated megafunction \"ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159446972 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/char_rom.vhd" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559159446972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159447052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159447052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"ball_menu:inst17\|char_rom:CHAR\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst1 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst1\"" {  } { { "flabbybird.bdf" "inst1" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 520 1408 1672 664 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447059 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.VHD(25) " "Verilog HDL or VHDL warning at mouse.VHD(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.VHD" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559159447061 "|flabbybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(151) " "VHDL Process Statement warning at mouse.VHD(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447061 "|flabbybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(155) " "VHDL Process Statement warning at mouse.VHD(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447061 "|flabbybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(156) " "VHDL Process Statement warning at mouse.VHD(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447062 "|flabbybird|MOUSE:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.VHD(157) " "VHDL Process Statement warning at mouse.VHD(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.VHD" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447062 "|flabbybird|MOUSE:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst8 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst8\"" {  } { { "flabbybird.bdf" "inst8" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 264 -232 -88 344 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_rom background_rom:inst24 " "Elaborating entity \"background_rom\" for hierarchy \"background_rom:inst24\"" {  } { { "flabbybird.bdf" "inst24" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 856 -296 -40 968 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background_rom:inst24\|background:BG " "Elaborating entity \"background\" for hierarchy \"background_rom:inst24\|background:BG\"" {  } { { "background_rom.vhd" "BG" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background_rom.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background_rom:inst24\|background:BG\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background_rom:inst24\|background:BG\|altsyncram:altsyncram_component\"" {  } { { "background.vhd" "altsyncram_component" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background_rom:inst24\|background:BG\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background_rom:inst24\|background:BG\|altsyncram:altsyncram_component\"" {  } { { "background.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559159447094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background_rom:inst24\|background:BG\|altsyncram:altsyncram_component " "Instantiated megafunction \"background_rom:inst24\|background:BG\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file matt.mif " "Parameter \"init_file\" = \"matt.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447095 ""}  } { { "background.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/background.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559159447095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22b1 " "Found entity 1: altsyncram_22b1" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_22b1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159447162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159447162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22b1 background_rom:inst24\|background:BG\|altsyncram:altsyncram_component\|altsyncram_22b1:auto_generated " "Elaborating entity \"altsyncram_22b1\" for hierarchy \"background_rom:inst24\|background:BG\|altsyncram:altsyncram_component\|altsyncram_22b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_57a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_57a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_57a " "Found entity 1: decode_57a" {  } { { "db/decode_57a.tdf" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/decode_57a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159447226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159447226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_57a background_rom:inst24\|background:BG\|altsyncram:altsyncram_component\|altsyncram_22b1:auto_generated\|decode_57a:rden_decode " "Elaborating entity \"decode_57a\" for hierarchy \"background_rom:inst24\|background:BG\|altsyncram:altsyncram_component\|altsyncram_22b1:auto_generated\|decode_57a:rden_decode\"" {  } { { "db/altsyncram_22b1.tdf" "rden_decode" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_22b1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7nb " "Found entity 1: mux_7nb" {  } { { "db/mux_7nb.tdf" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/mux_7nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559159447288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559159447288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7nb background_rom:inst24\|background:BG\|altsyncram:altsyncram_component\|altsyncram_22b1:auto_generated\|mux_7nb:mux2 " "Elaborating entity \"mux_7nb\" for hierarchy \"background_rom:inst24\|background:BG\|altsyncram:altsyncram_component\|altsyncram_22b1:auto_generated\|mux_7nb:mux2\"" {  } { { "db/altsyncram_22b1.tdf" "mux2" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/db/altsyncram_22b1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:inst2 " "Elaborating entity \"ball\" for hierarchy \"ball:inst2\"" {  } { { "flabbybird.bdf" "inst2" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 248 888 1120 616 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447296 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score_count ball.vhd(77) " "Verilog HDL or VHDL warning at ball.vhd(77): object \"score_count\" assigned a value but never read" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559159447299 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_Size ball.vhd(157) " "VHDL Process Statement warning at ball.vhd(157): signal \"Pipe_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447300 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_gap1 ball.vhd(157) " "VHDL Process Statement warning at ball.vhd(157): signal \"pipe_gap1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447300 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gap_Size ball.vhd(157) " "VHDL Process Statement warning at ball.vhd(157): signal \"Gap_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447300 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_Size ball.vhd(159) " "VHDL Process Statement warning at ball.vhd(159): signal \"Pipe_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447300 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_gap2 ball.vhd(159) " "VHDL Process Statement warning at ball.vhd(159): signal \"pipe_gap2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447300 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gap_Size ball.vhd(159) " "VHDL Process Statement warning at ball.vhd(159): signal \"Gap_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447300 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_Size ball.vhd(161) " "VHDL Process Statement warning at ball.vhd(161): signal \"Pipe_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447300 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_gap3 ball.vhd(161) " "VHDL Process Statement warning at ball.vhd(161): signal \"pipe_gap3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447300 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gap_Size ball.vhd(161) " "VHDL Process Statement warning at ball.vhd(161): signal \"Gap_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447300 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Size ball.vhd(174) " "VHDL Process Statement warning at ball.vhd(174): signal \"Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447300 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Size ball.vhd(176) " "VHDL Process Statement warning at ball.vhd(176): signal \"Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447300 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Size ball.vhd(177) " "VHDL Process Statement warning at ball.vhd(177): signal \"Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447300 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Size ball.vhd(178) " "VHDL Process Statement warning at ball.vhd(178): signal \"Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447300 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Size ball.vhd(181) " "VHDL Process Statement warning at ball.vhd(181): signal \"Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447300 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Size ball.vhd(182) " "VHDL Process Statement warning at ball.vhd(182): signal \"Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447300 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score2 ball.vhd(213) " "VHDL Process Statement warning at ball.vhd(213): signal \"score2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447301 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1 ball.vhd(218) " "VHDL Process Statement warning at ball.vhd(218): signal \"score1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447301 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score0 ball.vhd(223) " "VHDL Process Statement warning at ball.vhd(223): signal \"score0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447301 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ball_on ball.vhd(171) " "VHDL Process Statement warning at ball.vhd(171): inferring latch(es) for signal or variable \"Ball_on\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 171 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559159447301 "|flabbybird|ball:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hit ball.vhd(394) " "VHDL Process Statement warning at ball.vhd(394): inferring latch(es) for signal or variable \"hit\", which holds its previous value in one or more paths through the process" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 394 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559159447301 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit ball.vhd(394) " "Inferred latch for \"hit\" at ball.vhd(394)" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 394 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559159447301 "|flabbybird|ball:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on ball.vhd(171) " "Inferred latch for \"Ball_on\" at ball.vhd(171)" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559159447301 "|flabbybird|ball:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe pipe:inst13 " "Elaborating entity \"pipe\" for hierarchy \"pipe:inst13\"" {  } { { "flabbybird.bdf" "inst13" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 200 392 616 344 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447315 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_X_pos pipe.vhd(47) " "VHDL Process Statement warning at pipe.vhd(47): signal \"Pipe_X_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447316 "|flabbybird|pipe:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_on pipe.vhd(48) " "VHDL Process Statement warning at pipe.vhd(48): signal \"Pipe_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/pipe.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447316 "|flabbybird|pipe:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:inst16 " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:inst16\"" {  } { { "flabbybird.bdf" "inst16" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 264 128 296 344 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_game fsm_game:inst22 " "Elaborating entity \"fsm_game\" for hierarchy \"fsm_game:inst22\"" {  } { { "flabbybird.bdf" "inst22" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -144 -88 104 0 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_training ball_training:inst18 " "Elaborating entity \"ball_training\" for hierarchy \"ball_training:inst18\"" {  } { { "flabbybird.bdf" "inst18" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 760 952 1184 1096 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447332 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_Size ball_training.vhd(140) " "VHDL Process Statement warning at ball_training.vhd(140): signal \"Pipe_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447335 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_gap1 ball_training.vhd(140) " "VHDL Process Statement warning at ball_training.vhd(140): signal \"pipe_gap1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447335 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gap_Size ball_training.vhd(140) " "VHDL Process Statement warning at ball_training.vhd(140): signal \"Gap_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447335 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_Size ball_training.vhd(142) " "VHDL Process Statement warning at ball_training.vhd(142): signal \"Pipe_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447335 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_gap2 ball_training.vhd(142) " "VHDL Process Statement warning at ball_training.vhd(142): signal \"pipe_gap2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447335 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gap_Size ball_training.vhd(142) " "VHDL Process Statement warning at ball_training.vhd(142): signal \"Gap_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447335 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pipe_Size ball_training.vhd(144) " "VHDL Process Statement warning at ball_training.vhd(144): signal \"Pipe_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447336 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_gap3 ball_training.vhd(144) " "VHDL Process Statement warning at ball_training.vhd(144): signal \"pipe_gap3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447336 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Gap_Size ball_training.vhd(144) " "VHDL Process Statement warning at ball_training.vhd(144): signal \"Gap_Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447336 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Size ball_training.vhd(157) " "VHDL Process Statement warning at ball_training.vhd(157): signal \"Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447336 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Size ball_training.vhd(159) " "VHDL Process Statement warning at ball_training.vhd(159): signal \"Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447336 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Size ball_training.vhd(160) " "VHDL Process Statement warning at ball_training.vhd(160): signal \"Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447336 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Size ball_training.vhd(161) " "VHDL Process Statement warning at ball_training.vhd(161): signal \"Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447336 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Size ball_training.vhd(164) " "VHDL Process Statement warning at ball_training.vhd(164): signal \"Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447336 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Size ball_training.vhd(165) " "VHDL Process Statement warning at ball_training.vhd(165): signal \"Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447336 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score2 ball_training.vhd(196) " "VHDL Process Statement warning at ball_training.vhd(196): signal \"score2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447336 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1 ball_training.vhd(201) " "VHDL Process Statement warning at ball_training.vhd(201): signal \"score1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447336 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score0 ball_training.vhd(206) " "VHDL Process Statement warning at ball_training.vhd(206): signal \"score0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447336 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ball_on ball_training.vhd(154) " "VHDL Process Statement warning at ball_training.vhd(154): inferring latch(es) for signal or variable \"Ball_on\", which holds its previous value in one or more paths through the process" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559159447336 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause ball_training.vhd(225) " "VHDL Process Statement warning at ball_training.vhd(225): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447336 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetsignal ball_training.vhd(225) " "VHDL Process Statement warning at ball_training.vhd(225): signal \"resetsignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447336 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetsignal ball_training.vhd(245) " "VHDL Process Statement warning at ball_training.vhd(245): signal \"resetsignal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447337 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_display1 ball_training.vhd(259) " "VHDL Process Statement warning at ball_training.vhd(259): signal \"pipe_display1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447337 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_display2 ball_training.vhd(259) " "VHDL Process Statement warning at ball_training.vhd(259): signal \"pipe_display2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447337 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pipe_display3 ball_training.vhd(259) " "VHDL Process Statement warning at ball_training.vhd(259): signal \"pipe_display3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447337 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_disp ball_training.vhd(259) " "VHDL Process Statement warning at ball_training.vhd(259): signal \"char_disp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447337 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_out ball_training.vhd(259) " "VHDL Process Statement warning at ball_training.vhd(259): signal \"char_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447337 "|flabbybird|ball_training:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hit ball_training.vhd(256) " "VHDL Process Statement warning at ball_training.vhd(256): inferring latch(es) for signal or variable \"hit\", which holds its previous value in one or more paths through the process" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 256 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559159447337 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit ball_training.vhd(256) " "Inferred latch for \"hit\" at ball_training.vhd(256)" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559159447337 "|flabbybird|ball_training:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ball_on ball_training.vhd(154) " "Inferred latch for \"Ball_on\" at ball_training.vhd(154)" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559159447337 "|flabbybird|ball_training:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_over ball_over:inst19 " "Elaborating entity \"ball_over\" for hierarchy \"ball_over:inst19\"" {  } { { "flabbybird.bdf" "inst19" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { -72 864 1088 168 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447364 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gamemode ball_over.vhd(162) " "VHDL Process Statement warning at ball_over.vhd(162): signal \"gamemode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_over.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447366 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score2t ball_over.vhd(163) " "VHDL Process Statement warning at ball_over.vhd(163): signal \"score2t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_over.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447366 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score2n ball_over.vhd(164) " "VHDL Process Statement warning at ball_over.vhd(164): signal \"score2n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_over.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447366 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score2n ball_over.vhd(165) " "VHDL Process Statement warning at ball_over.vhd(165): signal \"score2n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_over.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447366 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gamemode ball_over.vhd(171) " "VHDL Process Statement warning at ball_over.vhd(171): signal \"gamemode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_over.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447366 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1t ball_over.vhd(172) " "VHDL Process Statement warning at ball_over.vhd(172): signal \"score1t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_over.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447366 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1n ball_over.vhd(173) " "VHDL Process Statement warning at ball_over.vhd(173): signal \"score1n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_over.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447366 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score1n ball_over.vhd(174) " "VHDL Process Statement warning at ball_over.vhd(174): signal \"score1n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_over.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447366 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gamemode ball_over.vhd(180) " "VHDL Process Statement warning at ball_over.vhd(180): signal \"gamemode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_over.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447366 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score0t ball_over.vhd(181) " "VHDL Process Statement warning at ball_over.vhd(181): signal \"score0t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_over.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447367 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score0n ball_over.vhd(182) " "VHDL Process Statement warning at ball_over.vhd(182): signal \"score0n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_over.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447367 "|flabbybird|ball_over:inst19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score0n ball_over.vhd(183) " "VHDL Process Statement warning at ball_over.vhd(183): signal \"score0n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_over.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_over.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559159447367 "|flabbybird|ball_over:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst6 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst6\"" {  } { { "flabbybird.bdf" "inst6" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 696 1472 1672 776 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559159447381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:inst2\|Ball_on " "Latch ball:inst2\|Ball_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[9\] " "Ports ENA and PRE on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[9\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559159450035 ""}  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559159450035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball_training:inst18\|Ball_on " "Latch ball_training:inst18\|Ball_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[9\] " "Ports ENA and PRE on the latch are fed by the same signal ball:inst2\|VGA_SYNC:SYNC\|pixel_column\[9\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559159450035 ""}  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559159450035 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 44 -1 0 } } { "mouse.VHD" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 37 -1 0 } } { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 44 -1 0 } } { "lfsr.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/lfsr.vhd" 24 -1 0 } } { "mouse.VHD" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/mouse.VHD" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1559159450041 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1559159450042 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[31\] ball:inst2\|chakra_count\[31\]~_emulated ball:inst2\|chakra_count\[31\]~1 " "Register \"ball:inst2\|chakra_count\[31\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[31\]~_emulated\" and latch \"ball:inst2\|chakra_count\[31\]~1\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[30\] ball:inst2\|chakra_count\[30\]~_emulated ball:inst2\|chakra_count\[30\]~6 " "Register \"ball:inst2\|chakra_count\[30\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[30\]~_emulated\" and latch \"ball:inst2\|chakra_count\[30\]~6\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[29\] ball:inst2\|chakra_count\[29\]~_emulated ball:inst2\|chakra_count\[29\]~11 " "Register \"ball:inst2\|chakra_count\[29\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[29\]~_emulated\" and latch \"ball:inst2\|chakra_count\[29\]~11\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[28\] ball:inst2\|chakra_count\[28\]~_emulated ball:inst2\|chakra_count\[28\]~16 " "Register \"ball:inst2\|chakra_count\[28\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[28\]~_emulated\" and latch \"ball:inst2\|chakra_count\[28\]~16\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[27\] ball:inst2\|chakra_count\[27\]~_emulated ball:inst2\|chakra_count\[27\]~21 " "Register \"ball:inst2\|chakra_count\[27\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[27\]~_emulated\" and latch \"ball:inst2\|chakra_count\[27\]~21\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[26\] ball:inst2\|chakra_count\[26\]~_emulated ball:inst2\|chakra_count\[26\]~26 " "Register \"ball:inst2\|chakra_count\[26\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[26\]~_emulated\" and latch \"ball:inst2\|chakra_count\[26\]~26\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[25\] ball:inst2\|chakra_count\[25\]~_emulated ball:inst2\|chakra_count\[25\]~31 " "Register \"ball:inst2\|chakra_count\[25\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[25\]~_emulated\" and latch \"ball:inst2\|chakra_count\[25\]~31\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[24\] ball:inst2\|chakra_count\[24\]~_emulated ball:inst2\|chakra_count\[24\]~36 " "Register \"ball:inst2\|chakra_count\[24\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[24\]~_emulated\" and latch \"ball:inst2\|chakra_count\[24\]~36\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[23\] ball:inst2\|chakra_count\[23\]~_emulated ball:inst2\|chakra_count\[23\]~41 " "Register \"ball:inst2\|chakra_count\[23\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[23\]~_emulated\" and latch \"ball:inst2\|chakra_count\[23\]~41\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[22\] ball:inst2\|chakra_count\[22\]~_emulated ball:inst2\|chakra_count\[22\]~46 " "Register \"ball:inst2\|chakra_count\[22\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[22\]~_emulated\" and latch \"ball:inst2\|chakra_count\[22\]~46\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[21\] ball:inst2\|chakra_count\[21\]~_emulated ball:inst2\|chakra_count\[21\]~51 " "Register \"ball:inst2\|chakra_count\[21\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[21\]~_emulated\" and latch \"ball:inst2\|chakra_count\[21\]~51\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[20\] ball:inst2\|chakra_count\[20\]~_emulated ball:inst2\|chakra_count\[20\]~56 " "Register \"ball:inst2\|chakra_count\[20\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[20\]~_emulated\" and latch \"ball:inst2\|chakra_count\[20\]~56\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[19\] ball:inst2\|chakra_count\[19\]~_emulated ball:inst2\|chakra_count\[19\]~61 " "Register \"ball:inst2\|chakra_count\[19\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[19\]~_emulated\" and latch \"ball:inst2\|chakra_count\[19\]~61\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[18\] ball:inst2\|chakra_count\[18\]~_emulated ball:inst2\|chakra_count\[18\]~66 " "Register \"ball:inst2\|chakra_count\[18\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[18\]~_emulated\" and latch \"ball:inst2\|chakra_count\[18\]~66\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[17\] ball:inst2\|chakra_count\[17\]~_emulated ball:inst2\|chakra_count\[17\]~71 " "Register \"ball:inst2\|chakra_count\[17\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[17\]~_emulated\" and latch \"ball:inst2\|chakra_count\[17\]~71\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[16\] ball:inst2\|chakra_count\[16\]~_emulated ball:inst2\|chakra_count\[16\]~76 " "Register \"ball:inst2\|chakra_count\[16\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[16\]~_emulated\" and latch \"ball:inst2\|chakra_count\[16\]~76\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[15\] ball:inst2\|chakra_count\[15\]~_emulated ball:inst2\|chakra_count\[15\]~81 " "Register \"ball:inst2\|chakra_count\[15\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[15\]~_emulated\" and latch \"ball:inst2\|chakra_count\[15\]~81\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[14\] ball:inst2\|chakra_count\[14\]~_emulated ball:inst2\|chakra_count\[14\]~86 " "Register \"ball:inst2\|chakra_count\[14\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[14\]~_emulated\" and latch \"ball:inst2\|chakra_count\[14\]~86\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[13\] ball:inst2\|chakra_count\[13\]~_emulated ball:inst2\|chakra_count\[13\]~91 " "Register \"ball:inst2\|chakra_count\[13\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[13\]~_emulated\" and latch \"ball:inst2\|chakra_count\[13\]~91\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[12\] ball:inst2\|chakra_count\[12\]~_emulated ball:inst2\|chakra_count\[12\]~96 " "Register \"ball:inst2\|chakra_count\[12\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[12\]~_emulated\" and latch \"ball:inst2\|chakra_count\[12\]~96\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[11\] ball:inst2\|chakra_count\[11\]~_emulated ball:inst2\|chakra_count\[11\]~101 " "Register \"ball:inst2\|chakra_count\[11\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[11\]~_emulated\" and latch \"ball:inst2\|chakra_count\[11\]~101\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[10\] ball:inst2\|chakra_count\[10\]~_emulated ball:inst2\|chakra_count\[10\]~106 " "Register \"ball:inst2\|chakra_count\[10\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[10\]~_emulated\" and latch \"ball:inst2\|chakra_count\[10\]~106\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[9\] ball:inst2\|chakra_count\[9\]~_emulated ball:inst2\|chakra_count\[9\]~111 " "Register \"ball:inst2\|chakra_count\[9\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[9\]~_emulated\" and latch \"ball:inst2\|chakra_count\[9\]~111\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[8\] ball:inst2\|chakra_count\[8\]~_emulated ball:inst2\|chakra_count\[8\]~116 " "Register \"ball:inst2\|chakra_count\[8\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[8\]~_emulated\" and latch \"ball:inst2\|chakra_count\[8\]~116\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[7\] ball:inst2\|chakra_count\[7\]~_emulated ball:inst2\|chakra_count\[7\]~121 " "Register \"ball:inst2\|chakra_count\[7\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[7\]~_emulated\" and latch \"ball:inst2\|chakra_count\[7\]~121\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[6\] ball:inst2\|chakra_count\[6\]~_emulated ball:inst2\|chakra_count\[6\]~126 " "Register \"ball:inst2\|chakra_count\[6\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[6\]~_emulated\" and latch \"ball:inst2\|chakra_count\[6\]~126\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[5\] ball:inst2\|chakra_count\[5\]~_emulated ball:inst2\|chakra_count\[5\]~131 " "Register \"ball:inst2\|chakra_count\[5\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[5\]~_emulated\" and latch \"ball:inst2\|chakra_count\[5\]~131\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[4\] ball:inst2\|chakra_count\[4\]~_emulated ball:inst2\|chakra_count\[4\]~136 " "Register \"ball:inst2\|chakra_count\[4\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[4\]~_emulated\" and latch \"ball:inst2\|chakra_count\[4\]~136\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[3\] ball:inst2\|chakra_count\[3\]~_emulated ball:inst2\|chakra_count\[3\]~141 " "Register \"ball:inst2\|chakra_count\[3\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[3\]~_emulated\" and latch \"ball:inst2\|chakra_count\[3\]~141\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[2\] ball:inst2\|chakra_count\[2\]~_emulated ball:inst2\|chakra_count\[2\]~146 " "Register \"ball:inst2\|chakra_count\[2\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[2\]~_emulated\" and latch \"ball:inst2\|chakra_count\[2\]~146\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[1\] ball:inst2\|chakra_count\[1\]~_emulated ball:inst2\|chakra_count\[1\]~151 " "Register \"ball:inst2\|chakra_count\[1\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[1\]~_emulated\" and latch \"ball:inst2\|chakra_count\[1\]~151\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|chakra_count\[0\] ball:inst2\|chakra_count\[0\]~_emulated ball:inst2\|chakra_count\[0\]~156 " "Register \"ball:inst2\|chakra_count\[0\]\" is converted into an equivalent circuit using register \"ball:inst2\|chakra_count\[0\]~_emulated\" and latch \"ball:inst2\|chakra_count\[0\]~156\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|chakra_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_pos\[10\] ball_training:inst18\|Ball_Y_pos\[10\]~_emulated ball_training:inst18\|Ball_Y_pos\[10\]~1 " "Register \"ball_training:inst18\|Ball_Y_pos\[10\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_pos\[10\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_pos\[10\]~1\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_pos[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_pos\[8\] ball_training:inst18\|Ball_Y_pos\[8\]~_emulated ball_training:inst18\|Ball_Y_pos\[8\]~6 " "Register \"ball_training:inst18\|Ball_Y_pos\[8\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_pos\[8\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_pos\[8\]~6\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_pos\[7\] ball_training:inst18\|Ball_Y_pos\[7\]~_emulated ball_training:inst18\|Ball_Y_pos\[7\]~11 " "Register \"ball_training:inst18\|Ball_Y_pos\[7\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_pos\[7\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_pos\[7\]~11\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_pos\[6\] ball_training:inst18\|Ball_Y_pos\[6\]~_emulated ball_training:inst18\|Ball_Y_pos\[6\]~16 " "Register \"ball_training:inst18\|Ball_Y_pos\[6\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_pos\[6\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_pos\[6\]~16\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_pos\[5\] ball_training:inst18\|Ball_Y_pos\[5\]~_emulated ball_training:inst18\|Ball_Y_pos\[5\]~21 " "Register \"ball_training:inst18\|Ball_Y_pos\[5\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_pos\[5\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_pos\[5\]~21\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_pos\[3\] ball_training:inst18\|Ball_Y_pos\[3\]~_emulated ball_training:inst18\|Ball_Y_pos\[3\]~26 " "Register \"ball_training:inst18\|Ball_Y_pos\[3\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_pos\[3\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_pos\[3\]~26\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_pos\[4\] ball_training:inst18\|Ball_Y_pos\[4\]~_emulated ball_training:inst18\|Ball_Y_pos\[4\]~31 " "Register \"ball_training:inst18\|Ball_Y_pos\[4\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_pos\[4\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_pos\[4\]~31\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_pos\[2\] ball_training:inst18\|Ball_Y_pos\[2\]~_emulated ball_training:inst18\|Ball_Y_pos\[2\]~36 " "Register \"ball_training:inst18\|Ball_Y_pos\[2\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_pos\[2\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_pos\[2\]~36\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_pos\[1\] ball_training:inst18\|Ball_Y_pos\[1\]~_emulated ball_training:inst18\|Ball_Y_pos\[1\]~41 " "Register \"ball_training:inst18\|Ball_Y_pos\[1\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_pos\[1\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_pos\[1\]~41\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_pos\[0\] ball_training:inst18\|Ball_Y_pos\[0\]~_emulated ball_training:inst18\|Ball_Y_pos\[0\]~46 " "Register \"ball_training:inst18\|Ball_Y_pos\[0\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_pos\[0\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_pos\[0\]~46\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_pos\[9\] ball_training:inst18\|Ball_Y_pos\[9\]~_emulated ball_training:inst18\|Ball_Y_pos\[9\]~51 " "Register \"ball_training:inst18\|Ball_Y_pos\[9\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_pos\[9\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_pos\[9\]~51\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_pos\[10\] ball:inst2\|Ball_Y_pos\[10\]~_emulated ball:inst2\|Ball_Y_pos\[10\]~1 " "Register \"ball:inst2\|Ball_Y_pos\[10\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_pos\[10\]~_emulated\" and latch \"ball:inst2\|Ball_Y_pos\[10\]~1\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_pos[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_pos\[8\] ball:inst2\|Ball_Y_pos\[8\]~_emulated ball:inst2\|Ball_Y_pos\[8\]~6 " "Register \"ball:inst2\|Ball_Y_pos\[8\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_pos\[8\]~_emulated\" and latch \"ball:inst2\|Ball_Y_pos\[8\]~6\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_pos\[7\] ball:inst2\|Ball_Y_pos\[7\]~_emulated ball:inst2\|Ball_Y_pos\[7\]~11 " "Register \"ball:inst2\|Ball_Y_pos\[7\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_pos\[7\]~_emulated\" and latch \"ball:inst2\|Ball_Y_pos\[7\]~11\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_pos\[6\] ball:inst2\|Ball_Y_pos\[6\]~_emulated ball:inst2\|Ball_Y_pos\[6\]~16 " "Register \"ball:inst2\|Ball_Y_pos\[6\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_pos\[6\]~_emulated\" and latch \"ball:inst2\|Ball_Y_pos\[6\]~16\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_pos\[5\] ball:inst2\|Ball_Y_pos\[5\]~_emulated ball:inst2\|Ball_Y_pos\[5\]~21 " "Register \"ball:inst2\|Ball_Y_pos\[5\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_pos\[5\]~_emulated\" and latch \"ball:inst2\|Ball_Y_pos\[5\]~21\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_pos\[3\] ball:inst2\|Ball_Y_pos\[3\]~_emulated ball:inst2\|Ball_Y_pos\[3\]~26 " "Register \"ball:inst2\|Ball_Y_pos\[3\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_pos\[3\]~_emulated\" and latch \"ball:inst2\|Ball_Y_pos\[3\]~26\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_pos\[4\] ball:inst2\|Ball_Y_pos\[4\]~_emulated ball:inst2\|Ball_Y_pos\[4\]~31 " "Register \"ball:inst2\|Ball_Y_pos\[4\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_pos\[4\]~_emulated\" and latch \"ball:inst2\|Ball_Y_pos\[4\]~31\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_pos\[2\] ball:inst2\|Ball_Y_pos\[2\]~_emulated ball:inst2\|Ball_Y_pos\[2\]~36 " "Register \"ball:inst2\|Ball_Y_pos\[2\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_pos\[2\]~_emulated\" and latch \"ball:inst2\|Ball_Y_pos\[2\]~36\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_pos\[1\] ball:inst2\|Ball_Y_pos\[1\]~_emulated ball:inst2\|Ball_Y_pos\[1\]~41 " "Register \"ball:inst2\|Ball_Y_pos\[1\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_pos\[1\]~_emulated\" and latch \"ball:inst2\|Ball_Y_pos\[1\]~41\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_pos\[0\] ball:inst2\|Ball_Y_pos\[0\]~_emulated ball:inst2\|Ball_Y_pos\[0\]~46 " "Register \"ball:inst2\|Ball_Y_pos\[0\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_pos\[0\]~_emulated\" and latch \"ball:inst2\|Ball_Y_pos\[0\]~46\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_pos\[9\] ball:inst2\|Ball_Y_pos\[9\]~_emulated ball:inst2\|Ball_Y_pos\[9\]~51 " "Register \"ball:inst2\|Ball_Y_pos\[9\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_pos\[9\]~_emulated\" and latch \"ball:inst2\|Ball_Y_pos\[9\]~51\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_motion\[10\] ball_training:inst18\|Ball_Y_motion\[10\]~_emulated ball_training:inst18\|Ball_Y_motion\[10\]~1 " "Register \"ball_training:inst18\|Ball_Y_motion\[10\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_motion\[10\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_motion\[10\]~1\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_motion[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_motion\[9\] ball_training:inst18\|Ball_Y_motion\[9\]~_emulated ball_training:inst18\|Ball_Y_motion\[9\]~5 " "Register \"ball_training:inst18\|Ball_Y_motion\[9\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_motion\[9\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_motion\[9\]~5\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_motion\[8\] ball_training:inst18\|Ball_Y_motion\[8\]~_emulated ball_training:inst18\|Ball_Y_motion\[8\]~9 " "Register \"ball_training:inst18\|Ball_Y_motion\[8\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_motion\[8\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_motion\[8\]~9\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_motion\[7\] ball_training:inst18\|Ball_Y_motion\[7\]~_emulated ball_training:inst18\|Ball_Y_motion\[7\]~13 " "Register \"ball_training:inst18\|Ball_Y_motion\[7\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_motion\[7\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_motion\[7\]~13\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_motion\[6\] ball_training:inst18\|Ball_Y_motion\[6\]~_emulated ball_training:inst18\|Ball_Y_motion\[6\]~17 " "Register \"ball_training:inst18\|Ball_Y_motion\[6\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_motion\[6\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_motion\[6\]~17\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_motion[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_motion\[5\] ball_training:inst18\|Ball_Y_motion\[5\]~_emulated ball_training:inst18\|Ball_Y_motion\[5\]~21 " "Register \"ball_training:inst18\|Ball_Y_motion\[5\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_motion\[5\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_motion\[5\]~21\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_motion[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_motion\[4\] ball_training:inst18\|Ball_Y_motion\[4\]~_emulated ball_training:inst18\|Ball_Y_motion\[4\]~25 " "Register \"ball_training:inst18\|Ball_Y_motion\[4\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_motion\[4\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_motion\[4\]~25\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_motion\[3\] ball_training:inst18\|Ball_Y_motion\[3\]~_emulated ball_training:inst18\|Ball_Y_motion\[3\]~29 " "Register \"ball_training:inst18\|Ball_Y_motion\[3\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_motion\[3\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_motion\[3\]~29\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_motion\[2\] ball_training:inst18\|Ball_Y_motion\[2\]~_emulated ball_training:inst18\|Ball_Y_motion\[2\]~33 " "Register \"ball_training:inst18\|Ball_Y_motion\[2\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_motion\[2\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_motion\[2\]~33\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_motion[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_motion\[1\] ball_training:inst18\|Ball_Y_motion\[1\]~_emulated ball_training:inst18\|Ball_Y_motion\[1\]~37 " "Register \"ball_training:inst18\|Ball_Y_motion\[1\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_motion\[1\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_motion\[1\]~37\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|Ball_Y_motion\[0\] ball_training:inst18\|Ball_Y_motion\[0\]~_emulated ball_training:inst18\|Ball_Y_motion\[0\]~41 " "Register \"ball_training:inst18\|Ball_Y_motion\[0\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|Ball_Y_motion\[0\]~_emulated\" and latch \"ball_training:inst18\|Ball_Y_motion\[0\]~41\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|Ball_Y_motion[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|sc2\[0\] ball_training:inst18\|sc2\[0\]~_emulated ball_training:inst18\|sc2\[0\]~1 " "Register \"ball_training:inst18\|sc2\[0\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|sc2\[0\]~_emulated\" and latch \"ball_training:inst18\|sc2\[0\]~1\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 226 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|sc2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|sc1\[0\] ball_training:inst18\|sc1\[0\]~_emulated ball_training:inst18\|sc1\[0\]~1 " "Register \"ball_training:inst18\|sc1\[0\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|sc1\[0\]~_emulated\" and latch \"ball_training:inst18\|sc1\[0\]~1\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 226 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|sc1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|sc0\[0\] ball_training:inst18\|sc0\[0\]~_emulated ball_training:inst18\|sc0\[0\]~1 " "Register \"ball_training:inst18\|sc0\[0\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|sc0\[0\]~_emulated\" and latch \"ball_training:inst18\|sc0\[0\]~1\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 226 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|sc0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|sc2\[1\] ball_training:inst18\|sc2\[1\]~_emulated ball_training:inst18\|sc2\[1\]~6 " "Register \"ball_training:inst18\|sc2\[1\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|sc2\[1\]~_emulated\" and latch \"ball_training:inst18\|sc2\[1\]~6\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 226 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|sc2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|sc1\[1\] ball_training:inst18\|sc1\[1\]~_emulated ball_training:inst18\|sc1\[1\]~6 " "Register \"ball_training:inst18\|sc1\[1\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|sc1\[1\]~_emulated\" and latch \"ball_training:inst18\|sc1\[1\]~6\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 226 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|sc1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|sc0\[1\] ball_training:inst18\|sc0\[1\]~_emulated ball_training:inst18\|sc0\[1\]~6 " "Register \"ball_training:inst18\|sc0\[1\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|sc0\[1\]~_emulated\" and latch \"ball_training:inst18\|sc0\[1\]~6\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 226 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|sc0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|sc2\[2\] ball_training:inst18\|sc2\[2\]~_emulated ball_training:inst18\|sc2\[2\]~11 " "Register \"ball_training:inst18\|sc2\[2\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|sc2\[2\]~_emulated\" and latch \"ball_training:inst18\|sc2\[2\]~11\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 226 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|sc2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|sc1\[2\] ball_training:inst18\|sc1\[2\]~_emulated ball_training:inst18\|sc1\[2\]~11 " "Register \"ball_training:inst18\|sc1\[2\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|sc1\[2\]~_emulated\" and latch \"ball_training:inst18\|sc1\[2\]~11\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 226 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|sc1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|sc0\[2\] ball_training:inst18\|sc0\[2\]~_emulated ball_training:inst18\|sc0\[2\]~11 " "Register \"ball_training:inst18\|sc0\[2\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|sc0\[2\]~_emulated\" and latch \"ball_training:inst18\|sc0\[2\]~11\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 226 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|sc0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|sc2\[3\] ball_training:inst18\|sc2\[3\]~_emulated ball_training:inst18\|sc2\[3\]~16 " "Register \"ball_training:inst18\|sc2\[3\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|sc2\[3\]~_emulated\" and latch \"ball_training:inst18\|sc2\[3\]~16\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 226 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|sc2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|sc1\[3\] ball_training:inst18\|sc1\[3\]~_emulated ball_training:inst18\|sc1\[3\]~16 " "Register \"ball_training:inst18\|sc1\[3\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|sc1\[3\]~_emulated\" and latch \"ball_training:inst18\|sc1\[3\]~16\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 226 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|sc1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball_training:inst18\|sc0\[3\] ball_training:inst18\|sc0\[3\]~_emulated ball_training:inst18\|sc0\[3\]~16 " "Register \"ball_training:inst18\|sc0\[3\]\" is converted into an equivalent circuit using register \"ball_training:inst18\|sc0\[3\]~_emulated\" and latch \"ball_training:inst18\|sc0\[3\]~16\"" {  } { { "ball_training.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball_training.vhd" 226 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball_training:inst18|sc0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_motion\[10\] ball:inst2\|Ball_Y_motion\[10\]~_emulated ball:inst2\|Ball_Y_motion\[10\]~1 " "Register \"ball:inst2\|Ball_Y_motion\[10\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_motion\[10\]~_emulated\" and latch \"ball:inst2\|Ball_Y_motion\[10\]~1\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_motion[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_motion\[9\] ball:inst2\|Ball_Y_motion\[9\]~_emulated ball:inst2\|Ball_Y_motion\[9\]~5 " "Register \"ball:inst2\|Ball_Y_motion\[9\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_motion\[9\]~_emulated\" and latch \"ball:inst2\|Ball_Y_motion\[9\]~5\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_motion[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_motion\[8\] ball:inst2\|Ball_Y_motion\[8\]~_emulated ball:inst2\|Ball_Y_motion\[8\]~9 " "Register \"ball:inst2\|Ball_Y_motion\[8\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_motion\[8\]~_emulated\" and latch \"ball:inst2\|Ball_Y_motion\[8\]~9\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_motion[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_motion\[7\] ball:inst2\|Ball_Y_motion\[7\]~_emulated ball:inst2\|Ball_Y_motion\[7\]~13 " "Register \"ball:inst2\|Ball_Y_motion\[7\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_motion\[7\]~_emulated\" and latch \"ball:inst2\|Ball_Y_motion\[7\]~13\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_motion[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_motion\[6\] ball:inst2\|Ball_Y_motion\[6\]~_emulated ball:inst2\|Ball_Y_motion\[6\]~17 " "Register \"ball:inst2\|Ball_Y_motion\[6\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_motion\[6\]~_emulated\" and latch \"ball:inst2\|Ball_Y_motion\[6\]~17\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_motion[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_motion\[5\] ball:inst2\|Ball_Y_motion\[5\]~_emulated ball:inst2\|Ball_Y_motion\[5\]~21 " "Register \"ball:inst2\|Ball_Y_motion\[5\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_motion\[5\]~_emulated\" and latch \"ball:inst2\|Ball_Y_motion\[5\]~21\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_motion[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_motion\[4\] ball:inst2\|Ball_Y_motion\[4\]~_emulated ball:inst2\|Ball_Y_motion\[4\]~25 " "Register \"ball:inst2\|Ball_Y_motion\[4\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_motion\[4\]~_emulated\" and latch \"ball:inst2\|Ball_Y_motion\[4\]~25\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_motion[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_motion\[3\] ball:inst2\|Ball_Y_motion\[3\]~_emulated ball:inst2\|Ball_Y_motion\[3\]~29 " "Register \"ball:inst2\|Ball_Y_motion\[3\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_motion\[3\]~_emulated\" and latch \"ball:inst2\|Ball_Y_motion\[3\]~29\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_motion[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_motion\[2\] ball:inst2\|Ball_Y_motion\[2\]~_emulated ball:inst2\|Ball_Y_motion\[2\]~33 " "Register \"ball:inst2\|Ball_Y_motion\[2\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_motion\[2\]~_emulated\" and latch \"ball:inst2\|Ball_Y_motion\[2\]~33\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_motion[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_motion\[1\] ball:inst2\|Ball_Y_motion\[1\]~_emulated ball:inst2\|Ball_Y_motion\[1\]~37 " "Register \"ball:inst2\|Ball_Y_motion\[1\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_motion\[1\]~_emulated\" and latch \"ball:inst2\|Ball_Y_motion\[1\]~37\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_motion[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|Ball_Y_motion\[0\] ball:inst2\|Ball_Y_motion\[0\]~_emulated ball:inst2\|Ball_Y_motion\[0\]~41 " "Register \"ball:inst2\|Ball_Y_motion\[0\]\" is converted into an equivalent circuit using register \"ball:inst2\|Ball_Y_motion\[0\]~_emulated\" and latch \"ball:inst2\|Ball_Y_motion\[0\]~41\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 466 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|Ball_Y_motion[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|sc2\[0\] ball:inst2\|sc2\[0\]~_emulated ball:inst2\|sc2\[0\]~1 " "Register \"ball:inst2\|sc2\[0\]\" is converted into an equivalent circuit using register \"ball:inst2\|sc2\[0\]~_emulated\" and latch \"ball:inst2\|sc2\[0\]~1\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|sc2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|sc0\[0\] ball:inst2\|sc0\[0\]~_emulated ball:inst2\|sc0\[0\]~1 " "Register \"ball:inst2\|sc0\[0\]\" is converted into an equivalent circuit using register \"ball:inst2\|sc0\[0\]~_emulated\" and latch \"ball:inst2\|sc0\[0\]~1\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|sc0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|sc1\[0\] ball:inst2\|sc1\[0\]~_emulated ball:inst2\|sc1\[0\]~1 " "Register \"ball:inst2\|sc1\[0\]\" is converted into an equivalent circuit using register \"ball:inst2\|sc1\[0\]~_emulated\" and latch \"ball:inst2\|sc1\[0\]~1\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|sc1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|sc2\[1\] ball:inst2\|sc2\[1\]~_emulated ball:inst2\|sc2\[1\]~6 " "Register \"ball:inst2\|sc2\[1\]\" is converted into an equivalent circuit using register \"ball:inst2\|sc2\[1\]~_emulated\" and latch \"ball:inst2\|sc2\[1\]~6\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|sc2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|sc1\[1\] ball:inst2\|sc1\[1\]~_emulated ball:inst2\|sc1\[1\]~6 " "Register \"ball:inst2\|sc1\[1\]\" is converted into an equivalent circuit using register \"ball:inst2\|sc1\[1\]~_emulated\" and latch \"ball:inst2\|sc1\[1\]~6\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|sc1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|sc0\[1\] ball:inst2\|sc0\[1\]~_emulated ball:inst2\|sc0\[1\]~6 " "Register \"ball:inst2\|sc0\[1\]\" is converted into an equivalent circuit using register \"ball:inst2\|sc0\[1\]~_emulated\" and latch \"ball:inst2\|sc0\[1\]~6\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|sc0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|sc2\[2\] ball:inst2\|sc2\[2\]~_emulated ball:inst2\|sc2\[2\]~11 " "Register \"ball:inst2\|sc2\[2\]\" is converted into an equivalent circuit using register \"ball:inst2\|sc2\[2\]~_emulated\" and latch \"ball:inst2\|sc2\[2\]~11\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|sc2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|sc0\[2\] ball:inst2\|sc0\[2\]~_emulated ball:inst2\|sc0\[2\]~11 " "Register \"ball:inst2\|sc0\[2\]\" is converted into an equivalent circuit using register \"ball:inst2\|sc0\[2\]~_emulated\" and latch \"ball:inst2\|sc0\[2\]~11\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|sc0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|sc1\[2\] ball:inst2\|sc1\[2\]~_emulated ball:inst2\|sc1\[2\]~11 " "Register \"ball:inst2\|sc1\[2\]\" is converted into an equivalent circuit using register \"ball:inst2\|sc1\[2\]~_emulated\" and latch \"ball:inst2\|sc1\[2\]~11\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|sc1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|sc2\[3\] ball:inst2\|sc2\[3\]~_emulated ball:inst2\|sc2\[3\]~16 " "Register \"ball:inst2\|sc2\[3\]\" is converted into an equivalent circuit using register \"ball:inst2\|sc2\[3\]~_emulated\" and latch \"ball:inst2\|sc2\[3\]~16\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|sc2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|sc1\[3\] ball:inst2\|sc1\[3\]~_emulated ball:inst2\|sc1\[3\]~16 " "Register \"ball:inst2\|sc1\[3\]\" is converted into an equivalent circuit using register \"ball:inst2\|sc1\[3\]~_emulated\" and latch \"ball:inst2\|sc1\[3\]~16\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|sc1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|sc0\[3\] ball:inst2\|sc0\[3\]~_emulated ball:inst2\|sc0\[3\]~16 " "Register \"ball:inst2\|sc0\[3\]\" is converted into an equivalent circuit using register \"ball:inst2\|sc0\[3\]~_emulated\" and latch \"ball:inst2\|sc0\[3\]~16\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|sc0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|level_int\[1\] ball:inst2\|level_int\[1\]~_emulated ball:inst2\|level_int\[1\]~1 " "Register \"ball:inst2\|level_int\[1\]\" is converted into an equivalent circuit using register \"ball:inst2\|level_int\[1\]~_emulated\" and latch \"ball:inst2\|level_int\[1\]~1\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|level_int[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:inst2\|level_int\[0\] ball:inst2\|level_int\[0\]~_emulated ball:inst2\|level_int\[0\]~6 " "Register \"ball:inst2\|level_int\[0\]\" is converted into an equivalent circuit using register \"ball:inst2\|level_int\[0\]~_emulated\" and latch \"ball:inst2\|level_int\[0\]~6\"" {  } { { "ball.vhd" "" { Text "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/ball.vhd" 273 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1559159450047 "|flabbybird|ball:inst2|level_int[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1559159450047 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "flabbybird.bdf" "" { Schematic "C:/Users/Sherjeel/FlappyBirdVHDL/flabbybird_DONTSTEALPLX/flabbybird/flabbybird.bdf" { { 1032 1848 2024 1048 "ledg\[3\]" "" } { 960 1848 2024 976 "ledg\[0\]" "" } { 984 1848 2024 1000 "ledg\[1\]" "" } { 1008 1848 2024 1024 "ledg\[2\]" "" } { 1056 1848 2024 1072 "ledg\[4\]" "" } { 1080 1848 2024 1096 "ledg\[5\]" "" } { 1104 1848 2024 1120 "ledg\[6\]" "" } { 1128 1848 2024 1144 "ledg\[7\]" "" } { 1152 1848 2024 1168 "ledg\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559159450811 "|flabbybird|ledg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559159450811 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1559159451064 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559159452452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559159452452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2360 " "Implemented 2360 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559159452648 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559159452648 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1559159452648 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2244 " "Implemented 2244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559159452648 ""} { "Info" "ICUT_CUT_TM_RAMS" "68 " "Implemented 68 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1559159452648 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1559159452648 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559159452648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 208 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 208 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559159452688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 07:50:52 2019 " "Processing ended: Thu May 30 07:50:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559159452688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559159452688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559159452688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559159452688 ""}
