Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 26 17:55:39 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionLoopUnrollingF2PP_top_timing_summary_routed.rpt -pb firConvolutionLoopUnrollingF2PP_top_timing_summary_routed.pb -rpx firConvolutionLoopUnrollingF2PP_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionLoopUnrollingF2PP_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.469        0.000                      0                 1811        0.136        0.000                      0                 1811        4.500        0.000                       0                   846  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               3.469        0.000                      0                 1811        0.136        0.000                      0                 1811        4.500        0.000                       0                   846  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        3.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.580ns (9.432%)  route 5.569ns (90.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.852     5.096    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X107Y81        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.456     5.552 f  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/Q
                         net (fo=130, routed)         2.929     8.481    firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg_n_3_[1]
    SLICE_X108Y74        LUT5 (Prop_lut5_I0_O)        0.124     8.605 r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278[31]_i_1/O
                         net (fo=32, routed)          2.640    11.245    firConvolutionLoopUnrollingF2PP_IP/U0/reg_2780
    SLICE_X99Y79         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.597    14.498    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X99Y79         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[10]/C
                         clock pessimism              0.457    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205    14.714    firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[10]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.580ns (9.432%)  route 5.569ns (90.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.852     5.096    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X107Y81        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.456     5.552 f  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/Q
                         net (fo=130, routed)         2.929     8.481    firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg_n_3_[1]
    SLICE_X108Y74        LUT5 (Prop_lut5_I0_O)        0.124     8.605 r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278[31]_i_1/O
                         net (fo=32, routed)          2.640    11.245    firConvolutionLoopUnrollingF2PP_IP/U0/reg_2780
    SLICE_X99Y79         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.597    14.498    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X99Y79         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[11]/C
                         clock pessimism              0.457    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205    14.714    firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[11]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.580ns (9.432%)  route 5.569ns (90.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.852     5.096    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X107Y81        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.456     5.552 f  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/Q
                         net (fo=130, routed)         2.929     8.481    firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg_n_3_[1]
    SLICE_X108Y74        LUT5 (Prop_lut5_I0_O)        0.124     8.605 r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278[31]_i_1/O
                         net (fo=32, routed)          2.640    11.245    firConvolutionLoopUnrollingF2PP_IP/U0/reg_2780
    SLICE_X99Y79         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.597    14.498    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X99Y79         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[8]/C
                         clock pessimism              0.457    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205    14.714    firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[8]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.580ns (9.432%)  route 5.569ns (90.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.852     5.096    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X107Y81        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.456     5.552 f  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/Q
                         net (fo=130, routed)         2.929     8.481    firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg_n_3_[1]
    SLICE_X108Y74        LUT5 (Prop_lut5_I0_O)        0.124     8.605 r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278[31]_i_1/O
                         net (fo=32, routed)          2.640    11.245    firConvolutionLoopUnrollingF2PP_IP/U0/reg_2780
    SLICE_X99Y79         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.597    14.498    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X99Y79         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[9]/C
                         clock pessimism              0.457    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X99Y79         FDRE (Setup_fdre_C_CE)      -0.205    14.714    firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[9]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 0.580ns (9.450%)  route 5.558ns (90.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 14.497 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.852     5.096    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X107Y81        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.456     5.552 f  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/Q
                         net (fo=130, routed)         2.929     8.481    firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg_n_3_[1]
    SLICE_X108Y74        LUT5 (Prop_lut5_I0_O)        0.124     8.605 r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278[31]_i_1/O
                         net (fo=32, routed)          2.629    11.233    firConvolutionLoopUnrollingF2PP_IP/U0/reg_2780
    SLICE_X94Y78         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.596    14.497    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X94Y78         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[30]/C
                         clock pessimism              0.457    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X94Y78         FDRE (Setup_fdre_C_CE)      -0.169    14.749    firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[30]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 0.580ns (9.875%)  route 5.293ns (90.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.852     5.096    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X107Y81        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.456     5.552 r  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/Q
                         net (fo=130, routed)         3.101     8.652    firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg_n_3_[1]
    SLICE_X108Y74        LUT4 (Prop_lut4_I2_O)        0.124     8.776 r  firConvolutionLoopUnrollingF2PP_IP/U0/ap_CS_fsm[2]_i_1/O
                         net (fo=33, routed)          2.193    10.969    firConvolutionLoopUnrollingF2PP_IP/U0/ap_NS_fsm[2]
    SLICE_X101Y81        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.598    14.499    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X101Y81        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124_reg[10]/C
                         clock pessimism              0.457    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X101Y81        FDRE (Setup_fdre_C_CE)      -0.205    14.715    firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124_reg[10]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 0.828ns (13.456%)  route 5.325ns (86.544%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 14.573 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.852     5.096    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X107Y81        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.456     5.552 r  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[2]/Q
                         net (fo=130, routed)         2.459     8.010    firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg_n_3_[2]
    SLICE_X94Y77         LUT5 (Prop_lut5_I1_O)        0.124     8.134 r  firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139[31]_i_7/O
                         net (fo=32, routed)          2.192    10.327    firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139[31]_i_7_n_3
    SLICE_X110Y72        LUT6 (Prop_lut6_I2_O)        0.124    10.451 r  firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139[4]_i_3/O
                         net (fo=1, routed)           0.674    11.125    firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139[4]_i_3_n_3
    SLICE_X110Y72        LUT6 (Prop_lut6_I5_O)        0.124    11.249 r  firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139[4]_i_1/O
                         net (fo=1, routed)           0.000    11.249    firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139[4]_i_1_n_3
    SLICE_X110Y72        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.672    14.573    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X110Y72        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[4]/C
                         clock pessimism              0.457    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X110Y72        FDRE (Setup_fdre_C_D)        0.029    15.023    firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[4]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -11.249    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 0.580ns (9.994%)  route 5.224ns (90.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.852     5.096    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X107Y81        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.456     5.552 f  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/Q
                         net (fo=130, routed)         2.929     8.481    firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg_n_3_[1]
    SLICE_X108Y74        LUT5 (Prop_lut5_I0_O)        0.124     8.605 r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278[31]_i_1/O
                         net (fo=32, routed)          2.295    10.899    firConvolutionLoopUnrollingF2PP_IP/U0/reg_2780
    SLICE_X97Y75         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.591    14.492    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X97Y75         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[12]/C
                         clock pessimism              0.457    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X97Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.708    firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[12]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 0.580ns (9.994%)  route 5.224ns (90.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.852     5.096    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X107Y81        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.456     5.552 f  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/Q
                         net (fo=130, routed)         2.929     8.481    firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg_n_3_[1]
    SLICE_X108Y74        LUT5 (Prop_lut5_I0_O)        0.124     8.605 r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278[31]_i_1/O
                         net (fo=32, routed)          2.295    10.899    firConvolutionLoopUnrollingF2PP_IP/U0/reg_2780
    SLICE_X97Y75         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.591    14.492    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X97Y75         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[20]/C
                         clock pessimism              0.457    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X97Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.708    firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[20]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 0.580ns (9.994%)  route 5.224ns (90.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.852     5.096    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X107Y81        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.456     5.552 f  firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg[1]/Q
                         net (fo=130, routed)         2.929     8.481    firConvolutionLoopUnrollingF2PP_IP/U0/i_reg_112_reg_n_3_[1]
    SLICE_X108Y74        LUT5 (Prop_lut5_I0_O)        0.124     8.605 r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278[31]_i_1/O
                         net (fo=32, routed)          2.295    10.899    firConvolutionLoopUnrollingF2PP_IP/U0/reg_2780
    SLICE_X97Y75         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         1.591    14.492    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X97Y75         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[27]/C
                         clock pessimism              0.457    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X97Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.708    firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[27]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  3.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/i_2_reg_460_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/i_1_reg_169_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.626     1.493    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X106Y70        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_2_reg_460_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.141     1.634 r  firConvolutionLoopUnrollingF2PP_IP/U0/i_2_reg_460_reg[0]/Q
                         net (fo=1, routed)           0.054     1.688    firConvolutionLoopUnrollingF2PP_IP/U0/i_2_reg_460[0]
    SLICE_X107Y70        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_1_reg_169_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.894     2.009    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X107Y70        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_1_reg_169_reg[0]/C
                         clock pessimism             -0.504     1.506    
    SLICE_X107Y70        FDRE (Hold_fdre_C_D)         0.046     1.552    firConvolutionLoopUnrollingF2PP_IP/U0/i_1_reg_169_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0_load_reg_436_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.201%)  route 0.097ns (40.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.598     1.465    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X99Y77         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0_reg[27]/Q
                         net (fo=1, routed)           0.097     1.703    firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0[27]
    SLICE_X100Y77        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0_load_reg_436_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.865     1.980    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X100Y77        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0_load_reg_436_reg[27]/C
                         clock pessimism             -0.503     1.478    
    SLICE_X100Y77        FDRE (Hold_fdre_C_D)         0.076     1.554    firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0_load_reg_436_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_9_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.599     1.466    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X95Y80         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_9_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_9_reg[30]/Q
                         net (fo=2, routed)           0.099     1.706    firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_9[30]
    SLICE_X94Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.751 r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124[30]_i_1/O
                         net (fo=1, routed)           0.000     1.751    firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124[30]_i_1_n_3
    SLICE_X94Y80         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.867     1.982    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X94Y80         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124_reg[30]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X94Y80         FDRE (Hold_fdre_C_D)         0.120     1.599    firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0_load_reg_436_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.598     1.465    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X99Y77         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y77         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0_reg[10]/Q
                         net (fo=1, routed)           0.102     1.708    firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0[10]
    SLICE_X100Y77        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0_load_reg_436_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.865     1.980    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X100Y77        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0_load_reg_436_reg[10]/C
                         clock pessimism             -0.503     1.478    
    SLICE_X100Y77        FDRE (Hold_fdre_C_D)         0.075     1.553    firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_0_load_reg_436_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/i_2_reg_460_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/i_1_reg_169_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.626     1.493    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X106Y70        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_2_reg_460_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.128     1.621 r  firConvolutionLoopUnrollingF2PP_IP/U0/i_2_reg_460_reg[2]/Q
                         net (fo=1, routed)           0.059     1.680    firConvolutionLoopUnrollingF2PP_IP/U0/i_2_reg_460[2]
    SLICE_X107Y70        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_1_reg_169_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.894     2.009    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X107Y70        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_1_reg_169_reg[2]/C
                         clock pessimism             -0.504     1.506    
    SLICE_X107Y70        FDRE (Hold_fdre_C_D)         0.016     1.522    firConvolutionLoopUnrollingF2PP_IP/U0/i_1_reg_169_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/reg_284_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.414%)  route 0.128ns (47.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.597     1.464    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X97Y78         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y78         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_2_reg[10]/Q
                         net (fo=2, routed)           0.128     1.733    firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_2[10]
    SLICE_X98Y78         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_284_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.866     1.981    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X98Y78         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_284_reg[10]/C
                         clock pessimism             -0.483     1.499    
    SLICE_X98Y78         FDRE (Hold_fdre_C_D)         0.075     1.574    firConvolutionLoopUnrollingF2PP_IP/U0/reg_284_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_9_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.603%)  route 0.131ns (41.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.599     1.466    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X103Y79        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_9_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y79        FDRE (Prop_fdre_C_Q)         0.141     1.607 r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_9_reg[26]/Q
                         net (fo=2, routed)           0.131     1.738    firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_9[26]
    SLICE_X104Y79        LUT6 (Prop_lut6_I2_O)        0.045     1.783 r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124[26]_i_1/O
                         net (fo=1, routed)           0.000     1.783    firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124[26]_i_1_n_3
    SLICE_X104Y79        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.868     1.983    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X104Y79        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124_reg[26]/C
                         clock pessimism             -0.483     1.501    
    SLICE_X104Y79        FDRE (Hold_fdre_C_D)         0.120     1.621    firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_load_reg_124_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_5_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/reg_266_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.912%)  route 0.131ns (48.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.598     1.465    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X101Y78        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_5_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y78        FDRE (Prop_fdre_C_Q)         0.141     1.606 r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_5_reg[11]/Q
                         net (fo=2, routed)           0.131     1.736    firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_5[11]
    SLICE_X96Y78         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_266_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.865     1.980    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X96Y78         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/reg_266_reg[11]/C
                         clock pessimism             -0.483     1.498    
    SLICE_X96Y78         FDRE (Hold_fdre_C_D)         0.075     1.573    firConvolutionLoopUnrollingF2PP_IP/U0/reg_266_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_10_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.937%)  route 0.114ns (38.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.600     1.467    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X95Y81         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_10_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y81         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_10_reg[30]/Q
                         net (fo=2, routed)           0.114     1.722    firConvolutionLoopUnrollingF2PP_IP/U0/shiftRegister_10_reg_n_3_[30]
    SLICE_X96Y81         LUT6 (Prop_lut6_I2_O)        0.045     1.767 r  firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139[30]_i_1/O
                         net (fo=1, routed)           0.000     1.767    firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139[30]_i_1_n_3
    SLICE_X96Y81         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.868     1.983    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X96Y81         FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[30]/C
                         clock pessimism             -0.503     1.481    
    SLICE_X96Y81         FDRE (Hold_fdre_C_D)         0.120     1.601    firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF2PP_IP/U0/i_2_reg_460_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF2PP_IP/U0/i_1_reg_169_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.626     1.493    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X106Y70        FDRE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_2_reg_460_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.141     1.634 r  firConvolutionLoopUnrollingF2PP_IP/U0/i_2_reg_460_reg[3]/Q
                         net (fo=1, routed)           0.112     1.745    firConvolutionLoopUnrollingF2PP_IP/U0/i_2_reg_460[3]
    SLICE_X107Y70        FDSE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_1_reg_169_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=845, routed)         0.894     2.009    firConvolutionLoopUnrollingF2PP_IP/U0/ap_clk
    SLICE_X107Y70        FDSE                                         r  firConvolutionLoopUnrollingF2PP_IP/U0/i_1_reg_169_reg[3]/C
                         clock pessimism             -0.504     1.506    
    SLICE_X107Y70        FDSE (Hold_fdse_C_D)         0.072     1.578    firConvolutionLoopUnrollingF2PP_IP/U0/i_1_reg_169_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y29     firConvolutionLoopUnrollingF2PP_IP/U0/tmp_6_reg_470_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y28     firConvolutionLoopUnrollingF2PP_IP/U0/tmp_6_fu_419_p2/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X105Y69   firConvolutionLoopUnrollingF2PP_IP/U0/tmp_6_reg_470_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X96Y72    firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X99Y80    firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X100Y81   firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X96Y75    firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X108Y78   firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X110Y78   firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X106Y75   firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X108Y74   firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X108Y74   firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[22]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X108Y74   firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[23]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X108Y74   firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[25]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X108Y74   firConvolutionLoopUnrollingF2PP_IP/U0/reg_278_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X109Y75   firConvolutionLoopUnrollingF2PP_IP/U0/reg_296_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X109Y75   firConvolutionLoopUnrollingF2PP_IP/U0/reg_296_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X109Y75   firConvolutionLoopUnrollingF2PP_IP/U0/reg_296_reg[22]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X109Y75   firConvolutionLoopUnrollingF2PP_IP/U0/reg_296_reg[25]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X112Y75   firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[22]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X112Y74   firConvolutionLoopUnrollingF2PP_IP/U0/UnifiedRetVal_i_reg_139_reg[25]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X109Y67   firConvolutionLoopUnrollingF2PP_IP/U0/accumulator_reg_156_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X109Y67   firConvolutionLoopUnrollingF2PP_IP/U0/accumulator_reg_156_reg[5]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X109Y67   firConvolutionLoopUnrollingF2PP_IP/U0/accumulator_reg_156_reg[6]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X109Y67   firConvolutionLoopUnrollingF2PP_IP/U0/accumulator_reg_156_reg[7]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X111Y74   firConvolutionLoopUnrollingF2PP_IP/U0/reg_266_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X111Y74   firConvolutionLoopUnrollingF2PP_IP/U0/reg_266_reg[22]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X111Y74   firConvolutionLoopUnrollingF2PP_IP/U0/reg_266_reg[25]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y73    firConvolutionLoopUnrollingF2PP_IP/U0/reg_290_reg[5]/C



