Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[18:58:12.456137] Configured Lic search path (21.01-s002): 5280@arclic02.wpi.edu

Version: 21.18-s082_1, built Tue Jul 18 10:08:41 PDT 2023
Options: -files run_genus.tcl 
Date:    Thu Dec 07 18:58:12 2023
Host:    arc-schaumont-class-vm (x86_64 w/Linux 3.10.0-1160.99.1.el7.x86_64) (1core*4cpus*4physical cpus*Intel Xeon Processor (Cascadelake) 16384KB) (16264132KB)
PID:     25962
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)


[18:58:12.226627] Periodic Lic check successful
[18:58:12.226634] Feature usage summary:
[18:58:12.226635] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (10 seconds elapsed).

#@ Processing -files option
@genus 1> source run_genus.tcl
#@ Begin verbose source ./run_genus.tcl
@file(run_genus.tcl) 1: if {![info exists ::env(CORENETLIST)] } {
    puts "Error: missing CORENETLIST"
    exit(0)
}
@file(run_genus.tcl) 5: set corenetlist [getenv CORENETLIST]
@file(run_genus.tcl) 7: if {![info exists ::env(LEF)] } {
    puts "Error: missing LEF"
    exit(0)
}
@file(run_genus.tcl) 11: set lef [getenv LEF]
@file(run_genus.tcl) 13: if {![info exists ::env(BASENAME)] } {
    set basename "default"
} else {
    set basename [getenv BASENAME]
}
@file(run_genus.tcl) 19: set_db init_power_nets "VDD"
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_power_nets' = VDD
@file(run_genus.tcl) 20: set_db init_ground_nets "VSS"
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_ground_nets' = VSS
@file(run_genus.tcl) 21: set_db hdl_resolve_instance_with_libcell true
  Setting attribute of root '/': 'hdl_resolve_instance_with_libcell' = true
@file(run_genus.tcl) 22: set_db hdl_unconnected_value 0
  Setting attribute of root '/': 'hdl_unconnected_value' = 0
@file(run_genus.tcl) 24: read_mmmc "viewDefinition.tcl"
  Setting attribute of root '/': 'is_read_mmmc_flow' = true
Sourcing './viewDefinition.tcl' (Thu Dec 07 18:58:22 EST 2023)...
#@ Begin verbose source ./viewDefinition.tcl
@file(viewDefinition.tcl) 1: if {![info exists ::env(TIMINGLIBS)] } {
    puts "Error: missing TIMINGLIBS"
    exit(0)
}
@file(viewDefinition.tcl) 5: set timinglibs [getenv TIMINGLIBS]
@file(viewDefinition.tcl) 7: if {![info exists ::env(QRC)] } {
    puts "Error: missing QRC"
    exit(0)
}
@file(viewDefinition.tcl) 11: set qrc [getenv QRC]
@file(viewDefinition.tcl) 13: create_library_set -name default_libs -timing $timinglibs
@file(viewDefinition.tcl) 14: create_opcond -name op_cond_default -process 1 -voltage 1 -temperature 125
@file(viewDefinition.tcl) 15: create_timing_condition -name default_tc -opcond op_cond_default -library_sets default_libs
@file(viewDefinition.tcl) 16: create_rc_corner -name default_rc -temperature 125 -qrc_tech $qrc
@file(viewDefinition.tcl) 17: create_delay_corner -name default_dc -timing_condition default_tc -rc_corner default_rc
@file(viewDefinition.tcl) 18: create_constraint_mode -name default_const -sdc_files ../constraints/constraints_clk.sdc
@file(viewDefinition.tcl) 19: create_analysis_view -name func_default -delay_corner default_dc -constraint_mode default_const
@file(viewDefinition.tcl) 20: set_analysis_view -setup {func_default} -hold {func_default}

Threads Configured:3

  Message Summary for Library fast_vdd1v2_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.320000, 0.000000) in library 'fast_vdd1v2_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:default_tc'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Warning : Cannot find expected operating_conditions in library. [MMMC-102]
        : Operating_conditions (P=1.0 V=1.0 T=125.0 tree_type=balanced_tree) cannot be found for opcond:op_cond_default in any libraries of timing_condition:default_tc.
        : Using default operating conditions. Check for supported operating_conditions in libraries.
#@ End verbose source ./viewDefinition.tcl
@file(run_genus.tcl) 26: read_physical -lef $lef
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWNX1 cannot be found in library.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-279'.
@file(run_genus.tcl) 28: read_hdl -netlist $corenetlist
@file(run_genus.tcl) 30: elaborate
Info    : Elaborating Design. [ELAB-1]
        : Elaborating structural top-level block 'filter_top' from file '../syn/outputs/cdf45_netlist.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating structural top-level block 'filter_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         2.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: filter_top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: filter_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         1.00 | 
| hlo_clip           |       0 |       0 |         2.00 | 
---------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(run_genus.tcl) 32: init_design
Started checking and loading power intent for design filter_top...
==================================================================
No power intent for design 'filter_top'.
Completed checking and loading power intent for design filter_top (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=======================================================================================================================
#
# Reading SDC ../constraints/constraints_clk.sdc for view:func_default (constraint_mode:default_const)
#
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'module|inst|hinst|hnet|design|lib_cell' named 'chip/thepads' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '12' of the SDC file '../constraints/constraints_clk.sdc': set_dont_touch chip/thepads true.
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
 "getenv"                   - successful      1 , failed      0 (runtime  0.00)
 "set_dont_touch"           - successful      0 , failed      1 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 1
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]


  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(run_genus.tcl) 34: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(run_genus.tcl) 35: set_db syn_generic_effort high
  Setting attribute of root '/': 'syn_generic_effort' = high
@file(run_genus.tcl) 36: set_db syn_map_effort high
  Setting attribute of root '/': 'syn_map_effort' = high
@file(run_genus.tcl) 37: set_db syn_opt_effort high
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(run_genus.tcl) 39: syn_generic

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: default_tc typical gate delay: 25.8 ps std_slew: 4.7 ps std_load: 1.2 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: filter_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Unmapping. [SYNTH-10]
        : Unmapping 'filter_top'.
Info    : Done unmapping. [SYNTH-11]
        : Done unmapping 'filter_top'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'filter_top' to generic gates using 'high' effort.
Running Synthesis Turbo Flow Version 1.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:39 (Dec07) |  529.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: filter_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.025s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        25.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: filter_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         4.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.108s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.006s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.006s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.007s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.006s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.012s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.007s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.528s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.045s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.031s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.007s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.048s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.006s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.007s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.013s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.006s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.007s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.006s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: filter_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.007s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |       108.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         6.00 | 
| hlo_mux_decode            |       0 |       0 |         6.00 | 
| hlo_chop_mux              |       0 |       0 |         7.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         6.00 | 
| hlo_mux_consolidation     |       0 |       0 |        12.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         7.00 | 
| hlo_inequality_transform  |       0 |       0 |       528.00 | 
| hlo_reconv_opt            |       0 |       0 |        45.00 | 
| hlo_restructure           |       0 |       0 |        31.00 | 
| hlo_common_select_muxopto |       0 |       0 |         7.00 | 
| hlo_identity_transform    |       0 |       0 |        48.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         6.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         7.00 | 
| hlo_mux_consolidation     |       0 |       0 |        13.00 | 
| hlo_optimize_datapath     |       0 |       0 |         6.00 | 
| hlo_datapath_recast       |       0 |       0 |         7.00 | 
| hlo_clip_mux_input        |       0 |       0 |         6.00 | 
| hlo_clip                  |       0 |       0 |         7.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |        10.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'filter_top'.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'filter_top'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: filter_top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.008s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: filter_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.005s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         8.00 | 
| hlo_mux_reorder     |       0 |       0 |         5.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: filter_top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.875s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       875.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                                  Message Text                                                                                   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| DPOPT-5  |Info    |    1 |Skipping datapath optimization.                                                                                                                                                  |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                    |
| ELAB-1   |Info    |    1 |Elaborating Design.                                                                                                                                                              |
| ELAB-2   |Info    |    2 |Elaborating Subdesign.                                                                                                                                                           |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                                                                                                                                                         |
| LBR-9    |Warning |   20 |Library cell has no output pins defined.                                                                                                                                         |
|          |        |      |Add the missing output pin(s)                                                                                                                                                    |
|          |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is |
|          |        |      | no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and   |
|          |        |      | it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note:   |
|          |        |      | The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)              |
|          |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                                              |
| LBR-41   |Info    |    1 |An output library pin lacks a function attribute.                                                                                                                                |
|          |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.      |
| LBR-109  |Info    |    1 |Set default library domain.                                                                                                                                                      |
| LBR-155  |Info    | 1320 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                         |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                  |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                       |
| LBR-162  |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                          |
|          |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                         |
| LBR-412  |Info    |    1 |Created nominal operating condition.                                                                                                                                             |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)  |
|          |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                   |
| LBR-518  |Info    |    1 |Missing a function attribute in the output pin definition.                                                                                                                       |
| MMMC-102 |Warning |    1 |Cannot find expected operating_conditions in library.                                                                                                                            |
|          |        |      |Using default operating conditions. Check for supported operating_conditions in libraries.                                                                                       |
| PHYS-129 |Info    |  119 |Via with no resistance will have a value of '0.0' assigned for resistance value.                                                                                                 |
|          |        |      |If this is the expected behavior, this message can be ignored.                                                                                                                   |
| PHYS-279 |Warning |   96 |Physical cell not defined in library.                                                                                                                                            |
|          |        |      |Ensure that the proper library files are available and have been imported.                                                                                                       |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                     |
| SDC-202  |Error   |    1 |Could not interpret SDC command.                                                                                                                                                 |
|          |        |      |The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.             |
| SDC-209  |Warning |    1 |One or more commands failed when these constraints were applied.                                                                                                                 |
|          |        |      |You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.                                                              |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                                                                                                    |
| SYNTH-10 |Info    |    1 |Unmapping.                                                                                                                                                                       |
| SYNTH-11 |Info    |    1 |Done unmapping.                                                                                                                                                                  |
| TIM-1000 |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                        |
| TUI-61   |Error   |    1 |A required object parameter could not be found.                                                                                                                                  |
|          |        |      |Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.                                     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain default_tc: 324 combo usable cells and 128 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 4.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_0' is process '26246' on this host.
        : The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.
                  Library loading done successfully on server 'localhost_1_0'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_1' is forked process '26492' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_2' is forked process '26494' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_3' is forked process '26496' on this host.
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
        Distributing super-thread jobs: cb_oseq
          Sending 'cb_oseq' to server 'localhost_1_2'...
            Sent 'cb_oseq' to server 'localhost_1_2'.
          Received 'cb_oseq' from server 'localhost_1_2'. (2736 ms elapsed)
        Distributing super-thread jobs: cb_oseq_2
          Sending 'cb_oseq_2' to server 'localhost_1_2'...
            Sent 'cb_oseq_2' to server 'localhost_1_2'.
          Received 'cb_oseq_2' from server 'localhost_1_2'. (133128 ms elapsed)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                                                                                   Message Text                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| ST-110 |Info    |    4 |Connection established with super-threading server.                                                                                                                                |
|        |        |      |The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or            |
|        |        |      | 'auto_super_thread'.                                                                                                                                                              |
| ST-120 |Info    |    1 |Attempting to launch a super-threading server.                                                                                                                                     |
|        |        |      |The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.             |
| ST-128 |Info    |    2 |Super thread servers are launched successfully.                                                                                                                                    |
| ST-136 |Warning |    1 |Not obtained requested number of super thread servers.                                                                                                                             |
|        |        |      |The requested number of cpus are not available on machine.                                                                                                                         |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'Clk' target slack:    60 ps
Target path end-point (Pin: fir_filter/sum_r_reg[31][22]/d)


+-----------+--------------------------------+-----+----------------------+---------------------------+
|   Host    |            Machine             | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+--------------------------------+-----+----------------------+---------------------------+
| localhost | arc-schaumont-class-vm.wpi.edu |  4  |        1402.2        |          1651.2           |
+-----------+--------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |      620.3 [1]       |         887.7 [1]         |
| localhost_1_3 |       67.9 [2]       |          [2] [3]          |
| localhost_1_2 |      398.3 [2]       |          [2] [3]          |
| localhost_1_1 |       67.9 [2]       |          [2] [3]          |
+---------------+----------------------+---------------------------+
[1] Memory of child processes is included.
[2] Memory is included in parent localhost_1_0.
[3] Peak physical memory is not available for forked background servers.


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  1198        100.0
Excluded from State Retention    1198        100.0
    - Will not convert           1198        100.0
      - Preserved                   0          0.0
      - Power intent excluded    1198        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------


+-----------+--------------------------------+-----+----------------------+---------------------------+
|   Host    |            Machine             | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+--------------------------------+-----+----------------------+---------------------------+
| localhost | arc-schaumont-class-vm.wpi.edu |  1  |        1074.2        |          1651.2           |
+-----------+--------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        620.3         |           887.7           |
+---------------+----------------------+---------------------------+

PBS_Generic_Opt-Post - Elapsed_Time 205, CPU_Time 190.73564299999998
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:39 (Dec07) |  529.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:03:47) |  00:03:10(00:03:25) | 100.0(100.0) |   19:02:04 (Dec07) |   1.07 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 2, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:39 (Dec07) |  529.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:03:47) |  00:03:10(00:03:25) |  99.5( 99.0) |   19:02:04 (Dec07) |   1.07 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:03:49) |  00:00:01(00:00:02) |   0.5(  1.0) |   19:02:06 (Dec07) |   1.06 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                           10         -         -     37753    123293       529
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         2         -         -     97802    268734      1057
##>G:Misc                             205
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      217
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'filter_top' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(run_genus.tcl) 40: syn_map
##Generic Timing Info for library domain: default_tc typical gate delay: 25.8 ps std_slew: 4.7 ps std_load: 1.2 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'filter_top' using 'high' effort.
Mapper: Libraries have:
	domain default_tc: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:39 (Dec07) |  529.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:03:47) |  00:03:10(00:03:25) |  97.4( 97.2) |   19:02:04 (Dec07) |   1.07 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:03:49) |  00:00:01(00:00:02) |   0.5(  0.9) |   19:02:06 (Dec07) |   1.06 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:39(00:03:53) |  00:00:04(00:00:04) |   2.0(  1.9) |   19:02:10 (Dec07) |   1.06 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:39 (Dec07) |  529.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:03:47) |  00:03:10(00:03:25) |  96.5( 96.2) |   19:02:04 (Dec07) |   1.07 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:03:49) |  00:00:01(00:00:02) |   0.5(  0.9) |   19:02:06 (Dec07) |   1.06 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:39(00:03:53) |  00:00:04(00:00:04) |   2.0(  1.9) |   19:02:10 (Dec07) |   1.06 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:03:55) |  00:00:02(00:00:02) |   1.0(  0.9) |   19:02:12 (Dec07) |   1.06 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain default_tc: 324 combo usable cells and 128 sequential usable cells
Updating ST server settings
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_4' is forked process '27180' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_5' is forked process '27182' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_6' is forked process '27184' on this host.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
        Distributing super-thread jobs: mux_ctl_0x
          Sending 'mux_ctl_0x' to server 'localhost_1_4'...
            Sent 'mux_ctl_0x' to server 'localhost_1_4'.
          Received 'mux_ctl_0x' from server 'localhost_1_4'. (36293 ms elapsed)
        Distributing super-thread jobs: cb_seq
          Sending 'cb_seq' to server 'localhost_1_4'...
            Sent 'cb_seq' to server 'localhost_1_4'.
          Received 'cb_seq' from server 'localhost_1_4'. (350 ms elapsed)
 
Global mapping target info
==========================
Cost Group 'Clk' target slack:    59 ps
Target path end-point (Pin: fir_filter/sum_r_reg[30][22]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
        Distributing super-thread jobs: cb_seq
          Sending 'cb_seq' to server 'localhost_1_4'...
            Sent 'cb_seq' to server 'localhost_1_4'.
          Received 'cb_seq' from server 'localhost_1_4'. (680 ms elapsed)
        Distributing super-thread jobs: mux_ctl_0x
          Sending 'mux_ctl_0x' to server 'localhost_1_4'...
            Sent 'mux_ctl_0x' to server 'localhost_1_4'.
          Received 'mux_ctl_0x' from server 'localhost_1_4'. (126032 ms elapsed)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               107122        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           Clk                59      607              2000 

 
Global incremental target info
==============================
Cost Group 'Clk' target slack:    40 ps
Target path end-point (Pin: fir_filter/sum_r_reg[31][22]/D (DFFRHQX1/D))

              Distributing super-thread jobs: mux_ctl_0x
                Sending 'mux_ctl_0x' to server 'localhost_1_4'...
                  Sent 'mux_ctl_0x' to server 'localhost_1_4'.
                Received 'mux_ctl_0x' from server 'localhost_1_4'. (36964 ms elapsed)
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                                                                   Message Text                                                                                     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| LBR-155  |Info |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                            |
|          |     |      |The 'timing_sense' attribute will be respected.                                                                                                                                     |
| PA-7     |Info |    4 |Resetting power analysis results.                                                                                                                                                   |
|          |     |      |All computed switching activities are removed.                                                                                                                                      |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                                                                                                        |
| ST-110   |Info |    3 |Connection established with super-threading server.                                                                                                                                 |
|          |     |      |The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or             |
|          |     |      | 'auto_super_thread'.                                                                                                                                                               |
| ST-112   |Info |    3 |A super-threading server has been shut down normally.                                                                                                                               |
|          |     |      |A super-threaded optimization is complete and a CPU server was successfully shut down.                                                                                              |
| ST-128   |Info |    1 |Super thread servers are launched successfully.                                                                                                                                     |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                                                                                                  |
| SYNTH-4  |Info |    1 |Mapping.                                                                                                                                                                            |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              101747        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           Clk                40      393              2000 


+-----------+--------------------------------+-----+----------------------+---------------------------+
|   Host    |            Machine             | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+--------------------------------+-----+----------------------+---------------------------+
| localhost | arc-schaumont-class-vm.wpi.edu |  4  |        1434.2        |          1651.2           |
+-----------+--------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |      623.1 [1]       |         887.7 [1]         |
| localhost_1_5 |       68.0 [2]       |          [2] [3]          |
| localhost_1_4 |      400.4 [2]       |          [2] [3]          |
| localhost_1_6 |       68.0 [2]       |          [2] [3]          |
+---------------+----------------------+---------------------------+
[1] Memory of child processes is included.
[2] Memory is included in parent localhost_1_0.
[3] Peak physical memory is not available for forked background servers.


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  1198        100.0
Excluded from State Retention    1198        100.0
    - Will not convert           1198        100.0
      - Preserved                   0          0.0
      - Power intent excluded    1198        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 237, CPU_Time 232.15574400000003
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:39 (Dec07) |  529.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:03:47) |  00:03:10(00:03:25) |  44.4( 45.6) |   19:02:04 (Dec07) |   1.07 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:03:49) |  00:00:01(00:00:02) |   0.2(  0.4) |   19:02:06 (Dec07) |   1.06 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:39(00:03:53) |  00:00:04(00:00:04) |   0.9(  0.9) |   19:02:10 (Dec07) |   1.06 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:03:55) |  00:00:02(00:00:02) |   0.5(  0.4) |   19:02:12 (Dec07) |   1.06 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:33(00:07:52) |  00:03:52(00:03:57) |  54.0( 52.7) |   19:06:09 (Dec07) |   1.43 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/filter_top/fv_map.fv.json' for netlist 'fv/filter_top/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/filter_top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 3, CPU_Time 3.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:39 (Dec07) |  529.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:03:47) |  00:03:10(00:03:25) |  44.1( 45.3) |   19:02:04 (Dec07) |   1.07 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:03:49) |  00:00:01(00:00:02) |   0.2(  0.4) |   19:02:06 (Dec07) |   1.06 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:39(00:03:53) |  00:00:04(00:00:04) |   0.9(  0.9) |   19:02:10 (Dec07) |   1.06 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:03:55) |  00:00:02(00:00:02) |   0.5(  0.4) |   19:02:12 (Dec07) |   1.06 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:33(00:07:52) |  00:03:52(00:03:57) |  53.6( 52.3) |   19:06:09 (Dec07) |   1.43 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:36(00:07:55) |  00:00:03(00:00:03) |   0.7(  0.7) |   19:06:12 (Dec07) |   1.08 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.9317909999999756
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:39 (Dec07) |  529.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:03:47) |  00:03:10(00:03:25) |  44.0( 45.2) |   19:02:04 (Dec07) |   1.07 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:03:49) |  00:00:01(00:00:02) |   0.2(  0.4) |   19:02:06 (Dec07) |   1.06 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:39(00:03:53) |  00:00:04(00:00:04) |   0.9(  0.9) |   19:02:10 (Dec07) |   1.06 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:03:55) |  00:00:02(00:00:02) |   0.5(  0.4) |   19:02:12 (Dec07) |   1.06 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:33(00:07:52) |  00:03:52(00:03:57) |  53.5( 52.2) |   19:06:09 (Dec07) |   1.43 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:36(00:07:55) |  00:00:03(00:00:03) |   0.7(  0.7) |   19:06:12 (Dec07) |   1.08 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:37(00:07:56) |  00:00:00(00:00:01) |   0.2(  0.2) |   19:06:13 (Dec07) |   1.08 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:filter_top ... 

Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:39 (Dec07) |  529.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:03:47) |  00:03:10(00:03:25) |  44.0( 45.1) |   19:02:04 (Dec07) |   1.07 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:03:49) |  00:00:01(00:00:02) |   0.2(  0.4) |   19:02:06 (Dec07) |   1.06 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:39(00:03:53) |  00:00:04(00:00:04) |   0.9(  0.9) |   19:02:10 (Dec07) |   1.06 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:03:55) |  00:00:02(00:00:02) |   0.5(  0.4) |   19:02:12 (Dec07) |   1.06 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:33(00:07:52) |  00:03:52(00:03:57) |  53.5( 52.1) |   19:06:09 (Dec07) |   1.43 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:36(00:07:55) |  00:00:03(00:00:03) |   0.7(  0.7) |   19:06:12 (Dec07) |   1.08 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:37(00:07:56) |  00:00:00(00:00:01) |   0.2(  0.2) |   19:06:13 (Dec07) |   1.08 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:37(00:07:57) |  00:00:00(00:00:01) |   0.0(  0.2) |   19:06:14 (Dec07) |   1.08 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                103968        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf        22  (       22 /       22 )  1.82

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               103968        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 103968        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 3, CPU_Time 3.927548999999999
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:39 (Dec07) |  529.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:03:47) |  00:03:10(00:03:25) |  43.6( 44.8) |   19:02:04 (Dec07) |   1.07 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:03:49) |  00:00:01(00:00:02) |   0.2(  0.4) |   19:02:06 (Dec07) |   1.06 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:39(00:03:53) |  00:00:04(00:00:04) |   0.9(  0.9) |   19:02:10 (Dec07) |   1.06 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:03:55) |  00:00:02(00:00:02) |   0.5(  0.4) |   19:02:12 (Dec07) |   1.06 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:33(00:07:52) |  00:03:52(00:03:57) |  53.0( 51.7) |   19:06:09 (Dec07) |   1.43 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:36(00:07:55) |  00:00:03(00:00:03) |   0.7(  0.7) |   19:06:12 (Dec07) |   1.08 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:37(00:07:56) |  00:00:00(00:00:01) |   0.2(  0.2) |   19:06:13 (Dec07) |   1.08 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:37(00:07:57) |  00:00:00(00:00:01) |   0.0(  0.2) |   19:06:14 (Dec07) |   1.08 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:41(00:08:00) |  00:00:03(00:00:03) |   0.9(  0.7) |   19:06:17 (Dec07) |   1.08 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:22) |  00:00:00(00:00:00) |   0.0(  0.0) |   18:58:39 (Dec07) |  529.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:34(00:03:47) |  00:03:10(00:03:25) |  43.6( 44.8) |   19:02:04 (Dec07) |   1.07 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:35(00:03:49) |  00:00:01(00:00:02) |   0.2(  0.4) |   19:02:06 (Dec07) |   1.06 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:39(00:03:53) |  00:00:04(00:00:04) |   0.9(  0.9) |   19:02:10 (Dec07) |   1.06 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:03:55) |  00:00:02(00:00:02) |   0.5(  0.4) |   19:02:12 (Dec07) |   1.06 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:33(00:07:52) |  00:03:52(00:03:57) |  53.0( 51.7) |   19:06:09 (Dec07) |   1.43 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:36(00:07:55) |  00:00:03(00:00:03) |   0.7(  0.7) |   19:06:12 (Dec07) |   1.08 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:37(00:07:56) |  00:00:00(00:00:01) |   0.2(  0.2) |   19:06:13 (Dec07) |   1.08 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:37(00:07:57) |  00:00:00(00:00:01) |   0.0(  0.2) |   19:06:14 (Dec07) |   1.08 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:41(00:08:00) |  00:00:03(00:00:03) |   0.9(  0.7) |   19:06:17 (Dec07) |   1.08 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:41(00:08:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:06:17 (Dec07) |   1.08 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -     97802    268734      1057
##>M:Pre Cleanup                        0         -         -     97802    268734      1057
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      3         -         -     23575     68865      1080
##>M:Const Prop                         0       392         0     23575     68865      1080
##>M:Cleanup                            3       460         0     24154     70660      1085
##>M:MBCI                               0         -         -     24154     70660      1085
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             241
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      248
##>========================================================================================

+-----------+--------------------------------+-----+----------------------+---------------------------+
|   Host    |            Machine             | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+--------------------------------+-----+----------------------+---------------------------+
| localhost | arc-schaumont-class-vm.wpi.edu |  1  |        1085.0        |          1651.2           |
+-----------+--------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        276.7         |           887.7           |
+---------------+----------------------+---------------------------+

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'filter_top'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(run_genus.tcl) 41: syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'filter_top' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                103968        0         0         0        0
-------------------------------------------------------------------------------
 const_prop               103966        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                103966        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               103966        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                 103966        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 103966        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                103966        0         0         0        0
 rem_buf                  101926        0         0         0        0
 rem_inv                  101752        0         0         0        0
 merge_bi                 101735        0         0         0        0
 rem_inv_qb               101729        0         0         0        0
 glob_area                101727        0         0         0        0
 area_down                101687        0         0         0        0
 rem_buf                  101684        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.11
         rem_buf       549  (      519 /      520 )  5.48
         rem_inv        64  (       45 /       45 )  1.13
        merge_bi        30  (        8 /       10 )  0.57
      rem_inv_qb        13  (        1 /        1 )  0.30
    seq_res_area        12  (        0 /        0 )  3.96
        io_phase         0  (        0 /        0 )  0.01
       gate_comp      1956  (        0 /        0 )  6.88
       gcomp_mog         0  (        0 /        0 )  0.36
       glob_area        40  (        6 /       40 )  0.57
       area_down        27  (       21 /       22 )  1.81
      size_n_buf         1  (        0 /        0 )  0.11
  gate_deco_area         0  (        0 /        0 )  0.13
         rem_buf        29  (        1 /        2 )  0.20
         rem_inv         9  (        0 /        0 )  0.04
        merge_bi        22  (        0 /        2 )  0.33
      rem_inv_qb        17  (        0 /        0 )  0.05

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               101684        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                 101684        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 101684        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                101684        0         0         0        0
 glob_area                101684        0         0         0        0
 area_down                101677        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.21
         rem_buf        28  (        0 /        1 )  0.18
         rem_inv         9  (        0 /        0 )  0.03
        merge_bi        22  (        0 /        2 )  0.35
      rem_inv_qb        17  (        0 /        0 )  0.05
        io_phase         0  (        0 /        0 )  0.01
       gate_comp      1956  (        0 /        0 )  6.93
       gcomp_mog         0  (        0 /        0 )  0.35
       glob_area        38  (        2 /       38 )  0.25
       area_down        22  (        8 /        9 )  0.74
      size_n_buf         0  (        0 /        0 )  0.05
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               101677        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 101677        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                                     Message Text                                      |
----------------------------------------------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                                                          |
| CFM-5   |Info |    1 |Wrote formal verification information.                                                 |
| LBR-155 |Info |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.               |
|         |     |      |The 'timing_sense' attribute will be respected.                                        |
| PA-7    |Info |    4 |Resetting power analysis results.                                                      |
|         |     |      |All computed switching activities are removed.                                         |
| ST-112  |Info |    3 |A super-threading server has been shut down normally.                                  |
|         |     |      |A super-threaded optimization is complete and a CPU server was successfully shut down. |
| SYNTH-5 |Info |    1 |Done mapping.                                                                          |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                              |
----------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'filter_top'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(run_genus.tcl) 43: file delete -force syndb
@file(run_genus.tcl) 44: file mkdir syndb
@file(run_genus.tcl) 45: set finalDb ./syndb/final
@file(run_genus.tcl) 46: file mkdir $finalDb
@file(run_genus.tcl) 47: write_design -encounter -basename $finalDb
(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'mmmc2'
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node. See the Innovus setDesignMode -process <> command for more information about what this setting does.
Exporting design data for 'filter_top' to ./syndb/final...
%# Begin write_design (12/07 19:07:07, mem=1481.34M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File ./syndb/final.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file ./syndb/final.default_const.sdc has been written
Info: file ./syndb/final.default_const.sdc has been written

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source ./syndb/final.invs_setup.tcl in an Innovus session.
** To load the database source ./syndb/final.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'filter_top' (command execution time mm:ss cpu = 00:04, real = 00:06).
.
%# End write_design (12/07 19:07:13, total cpu=03:00:04, real=03:00:06, peak res=1651.20M, current mem=1485.34M)
@file(run_genus.tcl) 49: file mkdir reports
@file(run_genus.tcl) 51: report_timing > reports/${basename}_report_timing.rpt
@file(run_genus.tcl) 52: report_power  > reports/${basename}_report_power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : filter_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   4%   8%  12%  16%  21%  25%  29%  33%  38%  42%  46%  50%  55%  59%  63%  67%  72%  76%  80%  84%  89%  93% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: reports/cdf45_report_power.rpt
@file(run_genus.tcl) 53: report_area   > reports/${basename}_report_area.rpt
@file(run_genus.tcl) 54: report_qor    > reports/${basename}_report_qor.rpt
@file(run_genus.tcl) 56: exit

Lic Summary:
[19:07:15.318472] Cdslmd servers: arc-lic-02
[19:07:15.318482] Feature usage summary:
[19:07:15.318483] Genus_Synthesis

Normal exit.