// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "11/16/2020 16:04:18"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cache_t (
	clk,
	clr,
	BUS_addr_o,
	BUS_data_o,
	BUS_req_o,
	BUS_ready_o,
	BUS_RW_o,
	DMA_o,
	grant_o,
	CPU_stall_o,
	CPU_addr_o,
	CPU_data_o,
	CPU_ready_o,
	CPU_stall_in,
	next_pc_o,
	we_a,
	we_b,
	we_c,
	needupdate,
	tag,
	hitA,
	hitB,
	RAM_A_out,
	next_data,
	next_req,
	mem_o,
	mem_ready);
input 	clk;
input 	clr;
output 	[31:0] BUS_addr_o;
output 	[31:0] BUS_data_o;
output 	BUS_req_o;
output 	BUS_ready_o;
output 	BUS_RW_o;
output 	[7:0] DMA_o;
output 	[7:0] grant_o;
output 	CPU_stall_o;
output 	[31:0] CPU_addr_o;
output 	[31:0] CPU_data_o;
output 	CPU_ready_o;
input 	CPU_stall_in;
output 	[31:0] next_pc_o;
output 	we_a;
output 	we_b;
output 	we_c;
output 	needupdate;
output 	[23:0] tag;
output 	hitA;
output 	hitB;
output 	[31:0] RAM_A_out;
output 	[31:0] next_data;
output 	next_req;
output 	[31:0] mem_o;
output 	mem_ready;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CPU_stall_in~input_o ;
wire \clk~input_o ;
wire \i[0]~3_combout ;
wire \clr~input_o ;
wire \D_cache|data_reg~0_combout ;
wire \address~0_combout ;
wire \I_cache|addr_reg~0_combout ;
wire \address~1_combout ;
wire \I_cache|addr_reg~1_combout ;
wire \I_cache|RAM_B.raddr_a[1]~1_combout ;
wire \I_cache|RAM_B.raddr_a[0]~0_combout ;
wire \I_cache|TAG_A~0_combout ;
wire \bus_control_0|state~0_combout ;
wire \bus_control_0|state~q ;
wire \I_cache|ready_in~0_combout ;
wire \address~2_combout ;
wire \I_cache|addr_reg~2_combout ;
wire \I_cache|RAM_B.raddr_a[2]~2_combout ;
wire \I_cache|NO_CACHE~0_combout ;
wire \I_cache|NO_CACHE~q ;
wire \I_cache|WE_A_o~0_combout ;
wire \~GND~combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \I_cache|Equal1~5_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \I_cache|Equal1~6_combout ;
wire \I_cache|TAG_B~0_combout ;
wire \I_cache|TAG_B~1_combout ;
wire \I_cache|Equal1~7_combout ;
wire \I_cache|VALID_A~0_combout ;
wire \I_cache|VALID_B~0_combout ;
wire \I_cache|VALID_B~1_combout ;
wire \I_cache|VALID_A~1_combout ;
wire \I_cache|VALID_B~2_combout ;
wire \I_cache|VALID_A~2_combout ;
wire \I_cache|VALID_B~3_combout ;
wire \I_cache|Mux1~0_combout ;
wire \I_cache|VALID_A~3_combout ;
wire \I_cache|VALID_B~4_combout ;
wire \I_cache|Mux1~1_combout ;
wire \I_cache|VALID_B~5_combout ;
wire \I_cache|VALID_B~6_combout ;
wire \I_cache|VALID_B~7_combout ;
wire \I_cache|VALID_A~4_combout ;
wire \I_cache|VALID_B~8_combout ;
wire \I_cache|Mux1~2_combout ;
wire \I_cache|VALID_B~9_combout ;
wire \I_cache|VALID_B~10_combout ;
wire \I_cache|Mux1~3_combout ;
wire \I_cache|Mux1~4_combout ;
wire \I_cache|VALID_B_out~q ;
wire \D_cache|random~0_combout ;
wire \D_cache|random~q ;
wire \I_cache|VALID_A~5_combout ;
wire \I_cache|VALID_A~6_combout ;
wire \I_cache|VALID_A~7_combout ;
wire \I_cache|VALID_A~8_combout ;
wire \I_cache|Mux0~0_combout ;
wire \I_cache|VALID_A~9_combout ;
wire \I_cache|Mux0~1_combout ;
wire \I_cache|VALID_A~10_combout ;
wire \I_cache|VALID_A~11_combout ;
wire \I_cache|VALID_A~12_combout ;
wire \I_cache|VALID_A~13_combout ;
wire \I_cache|Mux0~2_combout ;
wire \I_cache|VALID_A~14_combout ;
wire \I_cache|Mux0~3_combout ;
wire \I_cache|Mux0~4_combout ;
wire \I_cache|VALID_A_out~q ;
wire \I_cache|WE_A_o~1_combout ;
wire \I_cache|WE_A_o~2_combout ;
wire \I_cache|TAG_A~1_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \I_cache|Equal0~0_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \I_cache|Equal0~1_combout ;
wire \I_cache|Equal0~2_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \I_cache|Equal0~3_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \I_cache|Equal0~4_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \I_cache|Equal0~5_combout ;
wire \I_cache|Equal0~6_combout ;
wire \I_cache|Equal0~7_combout ;
wire \I_cache|Equal0~8_combout ;
wire \I_cache|WE_B_o~0_combout ;
wire \I_cache|WE_B_o~1_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \I_cache|Equal1~0_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \I_cache|Equal1~1_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \I_cache|Equal1~2_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \I_cache|Equal1~3_combout ;
wire \I_cache|Equal1~4_combout ;
wire \I_cache|HIT_B~0_combout ;
wire \I_cache|HIT_B~1_combout ;
wire \I_cache|VALID_C~0_combout ;
wire \I_cache|VALID_C~q ;
wire \I_cache|BUS_req~0_combout ;
wire \I_cache|BUS_req~1_combout ;
wire \bus_control_0|grant[0]~2_combout ;
wire \memory|state~11_combout ;
wire \memory|state.000~q ;
wire \memory|always1~1_combout ;
wire \memory|state.001~q ;
wire \memory|state.010~q ;
wire \memory|state.011~q ;
wire \memory|ready~0_combout ;
wire \memory|ready~q ;
wire \I_cache|ready_o~0_combout ;
wire \I_cache|ready_o~1_combout ;
wire \CPU_stall~1_combout ;
wire \D_cache|always6~0_combout ;
wire \i[0]~4 ;
wire \i[1]~5_combout ;
wire \i[1]~6 ;
wire \i[2]~7_combout ;
wire \CPU_stall~2_combout ;
wire \D_cache|CPU_req_reg~0_combout ;
wire \D_cache|CPU_req_reg~1_combout ;
wire \D_cache|CPU_req_reg~q ;
wire \Mux13~0_combout ;
wire \D_cache|CPU_RW_reg~0_combout ;
wire \D_cache|CPU_RW_reg~q ;
wire \D_cache|ready_reg~0_combout ;
wire \D_cache|ready_reg~q ;
wire \D_cache|RAM_B.raddr_a[1]~1_combout ;
wire \D_cache|addr_reg~1_combout ;
wire \D_cache|RAM_B.raddr_a[1]~2_combout ;
wire \D_cache|addr_reg~0_combout ;
wire \Mux12~1_combout ;
wire \D_cache|RAM_B.raddr_a[0]~0_combout ;
wire \D_cache|NO_CACHE~0_combout ;
wire \D_cache|NO_CACHE~q ;
wire \D_cache|ready_in~0_combout ;
wire \D_cache|VALID_C~0_combout ;
wire \D_cache|VALID_C~q ;
wire \D_cache|WE_A~0_combout ;
wire \D_cache|Decoder0~0_combout ;
wire \D_cache|VALID_A~0_combout ;
wire \D_cache|Decoder0~1_combout ;
wire \D_cache|VALID_A~1_combout ;
wire \D_cache|Decoder0~2_combout ;
wire \D_cache|VALID_A~2_combout ;
wire \D_cache|Mux0~0_combout ;
wire \D_cache|Decoder0~3_combout ;
wire \D_cache|VALID_A~3_combout ;
wire \D_cache|Mux0~1_combout ;
wire \D_cache|Decoder0~4_combout ;
wire \D_cache|VALID_A~4_combout ;
wire \D_cache|Decoder0~5_combout ;
wire \D_cache|VALID_A~5_combout ;
wire \D_cache|Decoder0~6_combout ;
wire \D_cache|VALID_A~6_combout ;
wire \D_cache|Mux0~2_combout ;
wire \D_cache|Decoder0~7_combout ;
wire \D_cache|VALID_A~7_combout ;
wire \D_cache|Mux0~3_combout ;
wire \D_cache|Mux0~4_combout ;
wire \D_cache|VALID_A_out~q ;
wire \D_cache|BUS_req~0_combout ;
wire \D_cache|BUS_req~1_combout ;
wire \bus_control_0|Decoder1~0_combout ;
wire \bus_control_0|grant[1]~1_combout ;
wire \bus_control_0|WideOr6~combout ;
wire \I_cache|BUS_addr[2]~32_combout ;
wire \I_cache|BUS_addr[3]~33_combout ;
wire \I_cache|BUS_addr[4]~34_combout ;
wire \memory|r_w_reg~0_combout ;
wire \memory|state.100~q ;
wire \memory|selected_reg~1_combout ;
wire \memory|r_w_reg~q ;
wire \memory|mem~2_combout ;
wire \D_cache|data_to_bus[0]~0_combout ;
wire \D_cache|data_to_bus[0]~1_combout ;
wire \memory|selected_reg~q ;
wire \memory|data~40_combout ;
wire \memory|data[0]~43_combout ;
wire \memory|data_reg~40_combout ;
wire \memory|data_reg~53_combout ;
wire \memory|addr_reg~9_combout ;
wire \memory|addr_reg~6_combout ;
wire \memory|addr_reg~10_combout ;
wire \memory|addr_reg~7_combout ;
wire \memory|addr_reg~11_combout ;
wire \memory|addr_reg~8_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \memory|mem~0_combout ;
wire \memory|mem~1_combout ;
wire \memory|data[0]~39_combout ;
wire \memory|data[0]~41_combout ;
wire \Mux12~0_combout ;
wire \D_cache|data_reg~1_combout ;
wire \memory|data[0]~42_combout ;
wire \memory|data_reg~41_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \memory|data[1]~44_combout ;
wire \memory|data[1]~45_combout ;
wire \Mux11~0_combout ;
wire \D_cache|data_reg~2_combout ;
wire \memory|data[1]~46_combout ;
wire \memory|data_reg~42_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \memory|data[2]~47_combout ;
wire \memory|data[2]~48_combout ;
wire \Mux10~0_combout ;
wire \D_cache|data_reg~3_combout ;
wire \memory|data[2]~49_combout ;
wire \memory|data_reg~43_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \memory|data[3]~50_combout ;
wire \memory|data[3]~51_combout ;
wire \Mux9~0_combout ;
wire \D_cache|data_reg~4_combout ;
wire \memory|data[3]~52_combout ;
wire \D_cache|BUS_data[4]~21_combout ;
wire \memory|data_reg~54_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \D_cache|BUS_data[4]~19_combout ;
wire \D_cache|BUS_data[4]~20_combout ;
wire \D_cache|BUS_data[4]~75_combout ;
wire \memory|data_reg~44_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \memory|data[5]~53_combout ;
wire \memory|data[5]~54_combout ;
wire \memory|data[5]~55_combout ;
wire \D_cache|BUS_data[6]~73_combout ;
wire \memory|data_reg~55_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \D_cache|BUS_data[6]~22_combout ;
wire \D_cache|BUS_data[6]~23_combout ;
wire \D_cache|BUS_data[6]~76_combout ;
wire \D_cache|BUS_data[7]~26_combout ;
wire \memory|data_reg~56_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \D_cache|BUS_data[7]~24_combout ;
wire \D_cache|BUS_data[7]~25_combout ;
wire \D_cache|BUS_data[7]~77_combout ;
wire \memory|data_reg~45_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \memory|data[8]~56_combout ;
wire \memory|data[8]~57_combout ;
wire \memory|data[8]~58_combout ;
wire \D_cache|BUS_data[9]~29_combout ;
wire \memory|data_reg~57_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \D_cache|BUS_data[9]~27_combout ;
wire \D_cache|BUS_data[9]~28_combout ;
wire \D_cache|BUS_data[9]~78_combout ;
wire \D_cache|BUS_data[10]~32_combout ;
wire \memory|data_reg~58_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \D_cache|BUS_data[10]~30_combout ;
wire \D_cache|BUS_data[10]~31_combout ;
wire \D_cache|BUS_data[10]~79_combout ;
wire \D_cache|BUS_data[11]~35_combout ;
wire \memory|data_reg~59_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \D_cache|BUS_data[11]~33_combout ;
wire \D_cache|BUS_data[11]~34_combout ;
wire \D_cache|BUS_data[11]~80_combout ;
wire \memory|data_reg~46_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \memory|data[12]~59_combout ;
wire \memory|data[12]~60_combout ;
wire \memory|data[12]~61_combout ;
wire \D_cache|BUS_data[13]~38_combout ;
wire \memory|data_reg~60_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \D_cache|BUS_data[13]~36_combout ;
wire \D_cache|BUS_data[13]~37_combout ;
wire \D_cache|BUS_data[13]~81_combout ;
wire \D_cache|BUS_data[14]~41_combout ;
wire \memory|data_reg~61_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \D_cache|BUS_data[14]~39_combout ;
wire \D_cache|BUS_data[14]~40_combout ;
wire \D_cache|BUS_data[14]~82_combout ;
wire \D_cache|BUS_data[15]~74_combout ;
wire \memory|data_reg~62_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \D_cache|BUS_data[15]~42_combout ;
wire \D_cache|BUS_data[15]~43_combout ;
wire \D_cache|BUS_data[15]~83_combout ;
wire \D_cache|BUS_data[16]~46_combout ;
wire \memory|data_reg~63_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \D_cache|BUS_data[16]~44_combout ;
wire \D_cache|BUS_data[16]~45_combout ;
wire \D_cache|BUS_data[16]~84_combout ;
wire \memory|data_reg~47_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \memory|data[17]~62_combout ;
wire \memory|data[17]~63_combout ;
wire \memory|data[17]~64_combout ;
wire \D_cache|BUS_data[18]~49_combout ;
wire \memory|data_reg~64_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \D_cache|BUS_data[18]~47_combout ;
wire \D_cache|BUS_data[18]~48_combout ;
wire \D_cache|BUS_data[18]~85_combout ;
wire \D_cache|BUS_data[19]~52_combout ;
wire \memory|data_reg~65_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \D_cache|BUS_data[19]~50_combout ;
wire \D_cache|BUS_data[19]~51_combout ;
wire \D_cache|BUS_data[19]~86_combout ;
wire \memory|data_reg~48_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \memory|data[20]~65_combout ;
wire \memory|data[20]~66_combout ;
wire \memory|data[20]~67_combout ;
wire \memory|data_reg~49_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \memory|data[21]~68_combout ;
wire \memory|data[21]~69_combout ;
wire \memory|data[21]~70_combout ;
wire \D_cache|BUS_data[22]~55_combout ;
wire \memory|data_reg~66_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \D_cache|BUS_data[22]~53_combout ;
wire \D_cache|BUS_data[22]~54_combout ;
wire \D_cache|BUS_data[22]~87_combout ;
wire \memory|data_reg~50_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \memory|data[23]~71_combout ;
wire \memory|data[23]~72_combout ;
wire \memory|data[23]~73_combout ;
wire \D_cache|BUS_data[24]~58_combout ;
wire \memory|data_reg~67_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \D_cache|BUS_data[24]~56_combout ;
wire \D_cache|BUS_data[24]~57_combout ;
wire \D_cache|BUS_data[24]~88_combout ;
wire \memory|data_reg~51_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \memory|data[25]~74_combout ;
wire \memory|data[25]~75_combout ;
wire \memory|data[25]~76_combout ;
wire \D_cache|BUS_data[26]~61_combout ;
wire \memory|data_reg~68_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \D_cache|BUS_data[26]~59_combout ;
wire \D_cache|BUS_data[26]~60_combout ;
wire \D_cache|BUS_data[26]~89_combout ;
wire \memory|data_reg~52_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \memory|data[27]~77_combout ;
wire \memory|data[27]~78_combout ;
wire \memory|data[27]~79_combout ;
wire \D_cache|BUS_data[28]~64_combout ;
wire \memory|data_reg~69_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \D_cache|BUS_data[28]~62_combout ;
wire \D_cache|BUS_data[28]~63_combout ;
wire \D_cache|BUS_data[28]~90_combout ;
wire \D_cache|BUS_data[29]~94_combout ;
wire \memory|data_reg~70_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \D_cache|BUS_data[29]~65_combout ;
wire \D_cache|BUS_data[29]~66_combout ;
wire \D_cache|BUS_data[29]~91_combout ;
wire \D_cache|BUS_data[30]~69_combout ;
wire \memory|data_reg~71_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \D_cache|BUS_data[30]~67_combout ;
wire \D_cache|BUS_data[30]~68_combout ;
wire \D_cache|BUS_data[30]~92_combout ;
wire \D_cache|BUS_data[31]~72_combout ;
wire \memory|data_reg~72_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \D_cache|BUS_data[31]~70_combout ;
wire \D_cache|BUS_data[31]~71_combout ;
wire \D_cache|BUS_data[31]~93_combout ;
wire \memory|ready_out~1_combout ;
wire \I_cache|BUS_RW~1_combout ;
wire \I_cache|data_o~35_combout ;
wire \memory|data[0]~80_combout ;
wire \I_cache|WE_C_o~combout ;
wire \I_cache|data_o~32_combout ;
wire \I_cache|data_o~33_combout ;
wire \I_cache|data_o~34_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \I_cache|RAM_A~0_combout ;
wire \I_cache|RAM_A~1_combout ;
wire \I_cache|RAM_A~2_combout ;
wire \I_cache|data_o~36_combout ;
wire \I_cache|data_o~37_combout ;
wire \I_cache|data_o~136_combout ;
wire \I_cache|data_o~39_combout ;
wire \memory|data[1]~81_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \I_cache|RAM_A~3_combout ;
wire \I_cache|data_o~40_combout ;
wire \I_cache|data_o~41_combout ;
wire \I_cache|data_o~137_combout ;
wire \I_cache|data_o~42_combout ;
wire \memory|data[2]~82_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \I_cache|RAM_A~4_combout ;
wire \I_cache|data_o~43_combout ;
wire \I_cache|data_o~44_combout ;
wire \I_cache|data_o~138_combout ;
wire \I_cache|data_o~45_combout ;
wire \memory|data[3]~83_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \I_cache|RAM_A~5_combout ;
wire \I_cache|data_o~46_combout ;
wire \I_cache|data_o~47_combout ;
wire \I_cache|data_o~139_combout ;
wire \I_cache|data_o~48_combout ;
wire \I_cache|data_o~38_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \I_cache|RAM_A~6_combout ;
wire \I_cache|data_o~49_combout ;
wire \I_cache|data_o~50_combout ;
wire \I_cache|data_o~51_combout ;
wire \memory|data[5]~84_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \I_cache|RAM_A~7_combout ;
wire \I_cache|data_o~52_combout ;
wire \I_cache|data_o~53_combout ;
wire \I_cache|data_o~140_combout ;
wire \I_cache|data_o~54_combout ;
wire \I_cache|data_o~55_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \I_cache|RAM_A~8_combout ;
wire \I_cache|data_o~56_combout ;
wire \I_cache|data_o~57_combout ;
wire \I_cache|data_o~141_combout ;
wire \I_cache|data_o~58_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \I_cache|RAM_A~9_combout ;
wire \I_cache|data_o~59_combout ;
wire \I_cache|data_o~60_combout ;
wire \I_cache|data_o~61_combout ;
wire \memory|data[8]~85_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \I_cache|RAM_A~10_combout ;
wire \I_cache|data_o~62_combout ;
wire \I_cache|data_o~63_combout ;
wire \I_cache|data_o~142_combout ;
wire \I_cache|data_o~64_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \I_cache|RAM_A~11_combout ;
wire \I_cache|data_o~65_combout ;
wire \I_cache|data_o~66_combout ;
wire \I_cache|data_o~67_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \I_cache|RAM_A~12_combout ;
wire \I_cache|data_o~68_combout ;
wire \I_cache|data_o~69_combout ;
wire \I_cache|data_o~70_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \I_cache|RAM_A~13_combout ;
wire \I_cache|data_o~71_combout ;
wire \I_cache|data_o~72_combout ;
wire \I_cache|data_o~73_combout ;
wire \memory|data[12]~86_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \I_cache|RAM_A~14_combout ;
wire \I_cache|data_o~74_combout ;
wire \I_cache|data_o~75_combout ;
wire \I_cache|data_o~143_combout ;
wire \I_cache|data_o~76_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \I_cache|RAM_A~15_combout ;
wire \I_cache|data_o~77_combout ;
wire \I_cache|data_o~78_combout ;
wire \I_cache|data_o~79_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \I_cache|RAM_A~16_combout ;
wire \I_cache|data_o~80_combout ;
wire \I_cache|data_o~81_combout ;
wire \I_cache|data_o~82_combout ;
wire \I_cache|data_o~83_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \I_cache|RAM_A~17_combout ;
wire \I_cache|data_o~84_combout ;
wire \I_cache|data_o~85_combout ;
wire \I_cache|data_o~144_combout ;
wire \I_cache|data_o~86_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \I_cache|RAM_A~18_combout ;
wire \I_cache|data_o~87_combout ;
wire \I_cache|data_o~88_combout ;
wire \I_cache|data_o~89_combout ;
wire \memory|data[17]~87_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \I_cache|RAM_A~19_combout ;
wire \I_cache|data_o~90_combout ;
wire \I_cache|data_o~91_combout ;
wire \I_cache|data_o~145_combout ;
wire \I_cache|data_o~92_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \I_cache|RAM_A~20_combout ;
wire \I_cache|data_o~93_combout ;
wire \I_cache|data_o~94_combout ;
wire \I_cache|data_o~95_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \I_cache|RAM_A~21_combout ;
wire \I_cache|data_o~96_combout ;
wire \I_cache|data_o~97_combout ;
wire \I_cache|data_o~98_combout ;
wire \memory|data[20]~88_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \I_cache|RAM_A~22_combout ;
wire \I_cache|data_o~99_combout ;
wire \I_cache|data_o~100_combout ;
wire \I_cache|data_o~146_combout ;
wire \I_cache|data_o~101_combout ;
wire \memory|data[21]~89_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \I_cache|RAM_A~23_combout ;
wire \I_cache|data_o~102_combout ;
wire \I_cache|data_o~103_combout ;
wire \I_cache|data_o~147_combout ;
wire \I_cache|data_o~104_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \I_cache|RAM_A~24_combout ;
wire \I_cache|data_o~105_combout ;
wire \I_cache|data_o~106_combout ;
wire \I_cache|data_o~107_combout ;
wire \memory|data[23]~90_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \I_cache|RAM_A~25_combout ;
wire \I_cache|data_o~108_combout ;
wire \I_cache|data_o~109_combout ;
wire \I_cache|data_o~148_combout ;
wire \I_cache|data_o~110_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \I_cache|RAM_A~26_combout ;
wire \I_cache|data_o~111_combout ;
wire \I_cache|data_o~112_combout ;
wire \I_cache|data_o~113_combout ;
wire \memory|data[25]~91_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \I_cache|RAM_A~27_combout ;
wire \I_cache|data_o~114_combout ;
wire \I_cache|data_o~115_combout ;
wire \I_cache|data_o~149_combout ;
wire \I_cache|data_o~116_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \I_cache|RAM_A~28_combout ;
wire \I_cache|data_o~117_combout ;
wire \I_cache|data_o~118_combout ;
wire \I_cache|data_o~119_combout ;
wire \memory|data[27]~92_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \I_cache|RAM_A~29_combout ;
wire \I_cache|data_o~120_combout ;
wire \I_cache|data_o~121_combout ;
wire \I_cache|data_o~150_combout ;
wire \I_cache|data_o~122_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \I_cache|RAM_A~30_combout ;
wire \I_cache|data_o~123_combout ;
wire \I_cache|data_o~124_combout ;
wire \I_cache|data_o~125_combout ;
wire \I_cache|data_o~126_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \I_cache|RAM_A~31_combout ;
wire \I_cache|data_o~127_combout ;
wire \I_cache|data_o~128_combout ;
wire \I_cache|data_o~151_combout ;
wire \I_cache|data_o~129_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \I_cache|RAM_A~32_combout ;
wire \I_cache|data_o~130_combout ;
wire \I_cache|data_o~131_combout ;
wire \I_cache|data_o~132_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \I_cache|RAM_A~33_combout ;
wire \I_cache|data_o~133_combout ;
wire \I_cache|data_o~134_combout ;
wire \I_cache|data_o~135_combout ;
wire \I_cache|TAG_A~2_combout ;
wire \I_cache|TAG_A~3_combout ;
wire \I_cache|TAG_A~4_combout ;
wire \I_cache|TAG_A~5_combout ;
wire \I_cache|TAG_A~6_combout ;
wire \I_cache|TAG_A~7_combout ;
wire \I_cache|TAG_A~8_combout ;
wire \I_cache|TAG_A~9_combout ;
wire \I_cache|TAG_A~10_combout ;
wire \I_cache|TAG_A~11_combout ;
wire \I_cache|TAG_A~12_combout ;
wire \I_cache|TAG_A~13_combout ;
wire \I_cache|TAG_A~14_combout ;
wire \I_cache|TAG_A~15_combout ;
wire \I_cache|TAG_A~16_combout ;
wire \I_cache|TAG_A~17_combout ;
wire \I_cache|TAG_A~18_combout ;
wire \I_cache|TAG_A~19_combout ;
wire \I_cache|TAG_A~20_combout ;
wire \I_cache|TAG_A~21_combout ;
wire \I_cache|TAG_A~22_combout ;
wire \I_cache|TAG_A~23_combout ;
wire \I_cache|TAG_A~24_combout ;
wire \I_cache|HIT_A~combout ;
wire \D_cache|RAM_in[0]~0_combout ;
wire \D_cache|WE_C_o~combout ;
wire \D_cache|RAM_A~160_q ;
wire \rtl~6_combout ;
wire \D_cache|RAM_A~256_combout ;
wire \D_cache|RAM_A~192_q ;
wire \rtl~7_combout ;
wire \D_cache|RAM_A~257_combout ;
wire \D_cache|RAM_A~128_q ;
wire \rtl~8_combout ;
wire \D_cache|RAM_A~258_combout ;
wire \D_cache|RAM_A~259_combout ;
wire \D_cache|RAM_A~224_q ;
wire \rtl~9_combout ;
wire \D_cache|RAM_A~260_combout ;
wire \D_cache|RAM_A~261_combout ;
wire \D_cache|RAM_A~64_q ;
wire \rtl~2_combout ;
wire \D_cache|RAM_A~262_combout ;
wire \D_cache|RAM_A~32_q ;
wire \rtl~3_combout ;
wire \D_cache|RAM_A~263_combout ;
wire \D_cache|RAM_A~0_q ;
wire \rtl~4_combout ;
wire \D_cache|RAM_A~264_combout ;
wire \D_cache|RAM_A~265_combout ;
wire \D_cache|RAM_A~96_q ;
wire \rtl~5_combout ;
wire \D_cache|RAM_A~266_combout ;
wire \D_cache|RAM_A~267_combout ;
wire \D_cache|RAM_A~268_combout ;
wire \D_cache|data_o[0]~26_combout ;
wire \D_cache|data_o[0]~93_combout ;
wire \D_cache|data_o[0]~27_combout ;
wire \D_cache|RAM_in[1]~1_combout ;
wire \D_cache|RAM_A~161_q ;
wire \D_cache|RAM_A~269_combout ;
wire \D_cache|RAM_A~193_q ;
wire \D_cache|RAM_A~270_combout ;
wire \D_cache|RAM_A~129_q ;
wire \D_cache|RAM_A~271_combout ;
wire \D_cache|RAM_A~272_combout ;
wire \D_cache|RAM_A~225_q ;
wire \D_cache|RAM_A~273_combout ;
wire \D_cache|RAM_A~274_combout ;
wire \D_cache|RAM_A~65_q ;
wire \D_cache|RAM_A~275_combout ;
wire \D_cache|RAM_A~33_q ;
wire \D_cache|RAM_A~276_combout ;
wire \D_cache|RAM_A~1_q ;
wire \D_cache|RAM_A~277_combout ;
wire \D_cache|RAM_A~278_combout ;
wire \D_cache|RAM_A~97_q ;
wire \D_cache|RAM_A~279_combout ;
wire \D_cache|RAM_A~280_combout ;
wire \D_cache|RAM_A~281_combout ;
wire \D_cache|data_o[1]~28_combout ;
wire \D_cache|data_o[1]~94_combout ;
wire \D_cache|data_o[1]~29_combout ;
wire \D_cache|RAM_in[2]~2_combout ;
wire \D_cache|RAM_A~162_q ;
wire \D_cache|RAM_A~282_combout ;
wire \D_cache|RAM_A~194_q ;
wire \D_cache|RAM_A~283_combout ;
wire \D_cache|RAM_A~130_q ;
wire \D_cache|RAM_A~284_combout ;
wire \D_cache|RAM_A~285_combout ;
wire \D_cache|RAM_A~226_q ;
wire \D_cache|RAM_A~286_combout ;
wire \D_cache|RAM_A~287_combout ;
wire \D_cache|RAM_A~66_q ;
wire \D_cache|RAM_A~288_combout ;
wire \D_cache|RAM_A~34_q ;
wire \D_cache|RAM_A~289_combout ;
wire \D_cache|RAM_A~2_q ;
wire \D_cache|RAM_A~290_combout ;
wire \D_cache|RAM_A~291_combout ;
wire \D_cache|RAM_A~98_q ;
wire \D_cache|RAM_A~292_combout ;
wire \D_cache|RAM_A~293_combout ;
wire \D_cache|RAM_A~294_combout ;
wire \D_cache|data_o[2]~30_combout ;
wire \D_cache|data_o[2]~95_combout ;
wire \D_cache|data_o[2]~31_combout ;
wire \D_cache|RAM_in[3]~3_combout ;
wire \D_cache|RAM_A~163_q ;
wire \D_cache|RAM_A~295_combout ;
wire \D_cache|RAM_A~195_q ;
wire \D_cache|RAM_A~296_combout ;
wire \D_cache|RAM_A~131_q ;
wire \D_cache|RAM_A~297_combout ;
wire \D_cache|RAM_A~298_combout ;
wire \D_cache|RAM_A~227_q ;
wire \D_cache|RAM_A~299_combout ;
wire \D_cache|RAM_A~300_combout ;
wire \D_cache|RAM_A~67_q ;
wire \D_cache|RAM_A~301_combout ;
wire \D_cache|RAM_A~35_q ;
wire \D_cache|RAM_A~302_combout ;
wire \D_cache|RAM_A~3_q ;
wire \D_cache|RAM_A~303_combout ;
wire \D_cache|RAM_A~304_combout ;
wire \D_cache|RAM_A~99_q ;
wire \D_cache|RAM_A~305_combout ;
wire \D_cache|RAM_A~306_combout ;
wire \D_cache|RAM_A~307_combout ;
wire \D_cache|data_o[3]~32_combout ;
wire \D_cache|data_o[3]~96_combout ;
wire \D_cache|data_o[3]~33_combout ;
wire \D_cache|RAM_in[4]~4_combout ;
wire \D_cache|RAM_A~164_q ;
wire \D_cache|RAM_A~308_combout ;
wire \D_cache|RAM_A~196_q ;
wire \D_cache|RAM_A~309_combout ;
wire \D_cache|RAM_A~132_q ;
wire \D_cache|RAM_A~310_combout ;
wire \D_cache|RAM_A~311_combout ;
wire \D_cache|RAM_A~228_q ;
wire \D_cache|RAM_A~312_combout ;
wire \D_cache|RAM_A~313_combout ;
wire \D_cache|RAM_A~68_q ;
wire \D_cache|RAM_A~314_combout ;
wire \D_cache|RAM_A~36_q ;
wire \D_cache|RAM_A~315_combout ;
wire \D_cache|RAM_A~4_q ;
wire \D_cache|RAM_A~316_combout ;
wire \D_cache|RAM_A~317_combout ;
wire \D_cache|RAM_A~100_q ;
wire \D_cache|RAM_A~318_combout ;
wire \D_cache|RAM_A~319_combout ;
wire \D_cache|RAM_A~320_combout ;
wire \D_cache|data_o[4]~34_combout ;
wire \D_cache|data_o[4]~35_combout ;
wire \D_cache|RAM_in[5]~5_combout ;
wire \D_cache|RAM_A~165_q ;
wire \D_cache|RAM_A~321_combout ;
wire \D_cache|RAM_A~197_q ;
wire \D_cache|RAM_A~322_combout ;
wire \D_cache|RAM_A~133_q ;
wire \D_cache|RAM_A~323_combout ;
wire \D_cache|RAM_A~324_combout ;
wire \D_cache|RAM_A~229_q ;
wire \D_cache|RAM_A~325_combout ;
wire \D_cache|RAM_A~326_combout ;
wire \D_cache|RAM_A~69_q ;
wire \D_cache|RAM_A~327_combout ;
wire \D_cache|RAM_A~37_q ;
wire \D_cache|RAM_A~328_combout ;
wire \D_cache|RAM_A~5_q ;
wire \D_cache|RAM_A~329_combout ;
wire \D_cache|RAM_A~330_combout ;
wire \D_cache|RAM_A~101_q ;
wire \D_cache|RAM_A~331_combout ;
wire \D_cache|RAM_A~332_combout ;
wire \D_cache|RAM_A~333_combout ;
wire \D_cache|data_o[5]~36_combout ;
wire \D_cache|data_o[5]~97_combout ;
wire \D_cache|data_o[5]~37_combout ;
wire \D_cache|RAM_in[6]~6_combout ;
wire \D_cache|RAM_A~166_q ;
wire \D_cache|RAM_A~334_combout ;
wire \D_cache|RAM_A~198_q ;
wire \D_cache|RAM_A~335_combout ;
wire \D_cache|RAM_A~134_q ;
wire \D_cache|RAM_A~336_combout ;
wire \D_cache|RAM_A~337_combout ;
wire \D_cache|RAM_A~230_q ;
wire \D_cache|RAM_A~338_combout ;
wire \D_cache|RAM_A~339_combout ;
wire \D_cache|RAM_A~70_q ;
wire \D_cache|RAM_A~340_combout ;
wire \D_cache|RAM_A~38_q ;
wire \D_cache|RAM_A~341_combout ;
wire \D_cache|RAM_A~6_q ;
wire \D_cache|RAM_A~342_combout ;
wire \D_cache|RAM_A~343_combout ;
wire \D_cache|RAM_A~102_q ;
wire \D_cache|RAM_A~344_combout ;
wire \D_cache|RAM_A~345_combout ;
wire \D_cache|RAM_A~346_combout ;
wire \D_cache|data_o[6]~38_combout ;
wire \D_cache|data_o[6]~39_combout ;
wire \D_cache|RAM_in[7]~7_combout ;
wire \D_cache|RAM_A~167_q ;
wire \D_cache|RAM_A~347_combout ;
wire \D_cache|RAM_A~199_q ;
wire \D_cache|RAM_A~348_combout ;
wire \D_cache|RAM_A~135_q ;
wire \D_cache|RAM_A~349_combout ;
wire \D_cache|RAM_A~350_combout ;
wire \D_cache|RAM_A~231_q ;
wire \D_cache|RAM_A~351_combout ;
wire \D_cache|RAM_A~352_combout ;
wire \D_cache|RAM_A~71_q ;
wire \D_cache|RAM_A~353_combout ;
wire \D_cache|RAM_A~39_q ;
wire \D_cache|RAM_A~354_combout ;
wire \D_cache|RAM_A~7_q ;
wire \D_cache|RAM_A~355_combout ;
wire \D_cache|RAM_A~356_combout ;
wire \D_cache|RAM_A~103_q ;
wire \D_cache|RAM_A~357_combout ;
wire \D_cache|RAM_A~358_combout ;
wire \D_cache|RAM_A~359_combout ;
wire \D_cache|data_o[7]~40_combout ;
wire \D_cache|data_o[7]~41_combout ;
wire \D_cache|RAM_in[8]~8_combout ;
wire \D_cache|RAM_A~168_q ;
wire \D_cache|RAM_A~360_combout ;
wire \D_cache|RAM_A~200_q ;
wire \D_cache|RAM_A~361_combout ;
wire \D_cache|RAM_A~136_q ;
wire \D_cache|RAM_A~362_combout ;
wire \D_cache|RAM_A~363_combout ;
wire \D_cache|RAM_A~232_q ;
wire \D_cache|RAM_A~364_combout ;
wire \D_cache|RAM_A~365_combout ;
wire \D_cache|RAM_A~72_q ;
wire \D_cache|RAM_A~366_combout ;
wire \D_cache|RAM_A~40_q ;
wire \D_cache|RAM_A~367_combout ;
wire \D_cache|RAM_A~8_q ;
wire \D_cache|RAM_A~368_combout ;
wire \D_cache|RAM_A~369_combout ;
wire \D_cache|RAM_A~104_q ;
wire \D_cache|RAM_A~370_combout ;
wire \D_cache|RAM_A~371_combout ;
wire \D_cache|RAM_A~372_combout ;
wire \D_cache|data_o[8]~42_combout ;
wire \D_cache|data_o[8]~98_combout ;
wire \D_cache|data_o[8]~43_combout ;
wire \D_cache|RAM_in[9]~9_combout ;
wire \D_cache|RAM_A~169_q ;
wire \D_cache|RAM_A~373_combout ;
wire \D_cache|RAM_A~201_q ;
wire \D_cache|RAM_A~374_combout ;
wire \D_cache|RAM_A~137_q ;
wire \D_cache|RAM_A~375_combout ;
wire \D_cache|RAM_A~376_combout ;
wire \D_cache|RAM_A~233_q ;
wire \D_cache|RAM_A~377_combout ;
wire \D_cache|RAM_A~378_combout ;
wire \D_cache|RAM_A~73_q ;
wire \D_cache|RAM_A~379_combout ;
wire \D_cache|RAM_A~41_q ;
wire \D_cache|RAM_A~380_combout ;
wire \D_cache|RAM_A~9_q ;
wire \D_cache|RAM_A~381_combout ;
wire \D_cache|RAM_A~382_combout ;
wire \D_cache|RAM_A~105_q ;
wire \D_cache|RAM_A~383_combout ;
wire \D_cache|RAM_A~384_combout ;
wire \D_cache|RAM_A~385_combout ;
wire \D_cache|data_o[9]~44_combout ;
wire \D_cache|data_o[9]~45_combout ;
wire \D_cache|RAM_in[10]~10_combout ;
wire \D_cache|RAM_A~170_q ;
wire \D_cache|RAM_A~386_combout ;
wire \D_cache|RAM_A~202_q ;
wire \D_cache|RAM_A~387_combout ;
wire \D_cache|RAM_A~138_q ;
wire \D_cache|RAM_A~388_combout ;
wire \D_cache|RAM_A~389_combout ;
wire \D_cache|RAM_A~234_q ;
wire \D_cache|RAM_A~390_combout ;
wire \D_cache|RAM_A~391_combout ;
wire \D_cache|RAM_A~74_q ;
wire \D_cache|RAM_A~392_combout ;
wire \D_cache|RAM_A~42_q ;
wire \D_cache|RAM_A~393_combout ;
wire \D_cache|RAM_A~10_q ;
wire \D_cache|RAM_A~394_combout ;
wire \D_cache|RAM_A~395_combout ;
wire \D_cache|RAM_A~106_q ;
wire \D_cache|RAM_A~396_combout ;
wire \D_cache|RAM_A~397_combout ;
wire \D_cache|RAM_A~398_combout ;
wire \D_cache|data_o[10]~46_combout ;
wire \D_cache|data_o[10]~47_combout ;
wire \D_cache|RAM_in[11]~11_combout ;
wire \D_cache|RAM_A~171_q ;
wire \D_cache|RAM_A~399_combout ;
wire \D_cache|RAM_A~203_q ;
wire \D_cache|RAM_A~400_combout ;
wire \D_cache|RAM_A~139_q ;
wire \D_cache|RAM_A~401_combout ;
wire \D_cache|RAM_A~402_combout ;
wire \D_cache|RAM_A~235_q ;
wire \D_cache|RAM_A~403_combout ;
wire \D_cache|RAM_A~404_combout ;
wire \D_cache|RAM_A~75_q ;
wire \D_cache|RAM_A~405_combout ;
wire \D_cache|RAM_A~43_q ;
wire \D_cache|RAM_A~406_combout ;
wire \D_cache|RAM_A~11_q ;
wire \D_cache|RAM_A~407_combout ;
wire \D_cache|RAM_A~408_combout ;
wire \D_cache|RAM_A~107_q ;
wire \D_cache|RAM_A~409_combout ;
wire \D_cache|RAM_A~410_combout ;
wire \D_cache|RAM_A~411_combout ;
wire \D_cache|data_o[11]~48_combout ;
wire \D_cache|data_o[11]~49_combout ;
wire \D_cache|RAM_in[12]~12_combout ;
wire \D_cache|RAM_A~172_q ;
wire \D_cache|RAM_A~412_combout ;
wire \D_cache|RAM_A~204_q ;
wire \D_cache|RAM_A~413_combout ;
wire \D_cache|RAM_A~140_q ;
wire \D_cache|RAM_A~414_combout ;
wire \D_cache|RAM_A~415_combout ;
wire \D_cache|RAM_A~236_q ;
wire \D_cache|RAM_A~416_combout ;
wire \D_cache|RAM_A~417_combout ;
wire \D_cache|RAM_A~76_q ;
wire \D_cache|RAM_A~418_combout ;
wire \D_cache|RAM_A~44_q ;
wire \D_cache|RAM_A~419_combout ;
wire \D_cache|RAM_A~12_q ;
wire \D_cache|RAM_A~420_combout ;
wire \D_cache|RAM_A~421_combout ;
wire \D_cache|RAM_A~108_q ;
wire \D_cache|RAM_A~422_combout ;
wire \D_cache|RAM_A~423_combout ;
wire \D_cache|RAM_A~424_combout ;
wire \D_cache|data_o[12]~50_combout ;
wire \D_cache|data_o[12]~99_combout ;
wire \D_cache|data_o[12]~51_combout ;
wire \D_cache|RAM_in[13]~13_combout ;
wire \D_cache|RAM_A~173_q ;
wire \D_cache|RAM_A~425_combout ;
wire \D_cache|RAM_A~205_q ;
wire \D_cache|RAM_A~426_combout ;
wire \D_cache|RAM_A~141_q ;
wire \D_cache|RAM_A~427_combout ;
wire \D_cache|RAM_A~428_combout ;
wire \D_cache|RAM_A~237_q ;
wire \D_cache|RAM_A~429_combout ;
wire \D_cache|RAM_A~430_combout ;
wire \D_cache|RAM_A~77_q ;
wire \D_cache|RAM_A~431_combout ;
wire \D_cache|RAM_A~45_q ;
wire \D_cache|RAM_A~432_combout ;
wire \D_cache|RAM_A~13_q ;
wire \D_cache|RAM_A~433_combout ;
wire \D_cache|RAM_A~434_combout ;
wire \D_cache|RAM_A~109_q ;
wire \D_cache|RAM_A~435_combout ;
wire \D_cache|RAM_A~436_combout ;
wire \D_cache|RAM_A~437_combout ;
wire \D_cache|data_o[13]~52_combout ;
wire \D_cache|data_o[13]~53_combout ;
wire \D_cache|RAM_in[14]~14_combout ;
wire \D_cache|RAM_A~174_q ;
wire \D_cache|RAM_A~438_combout ;
wire \D_cache|RAM_A~206_q ;
wire \D_cache|RAM_A~439_combout ;
wire \D_cache|RAM_A~142_q ;
wire \D_cache|RAM_A~440_combout ;
wire \D_cache|RAM_A~441_combout ;
wire \D_cache|RAM_A~238_q ;
wire \D_cache|RAM_A~442_combout ;
wire \D_cache|RAM_A~443_combout ;
wire \D_cache|RAM_A~78_q ;
wire \D_cache|RAM_A~444_combout ;
wire \D_cache|RAM_A~46_q ;
wire \D_cache|RAM_A~445_combout ;
wire \D_cache|RAM_A~14_q ;
wire \D_cache|RAM_A~446_combout ;
wire \D_cache|RAM_A~447_combout ;
wire \D_cache|RAM_A~110_q ;
wire \D_cache|RAM_A~448_combout ;
wire \D_cache|RAM_A~449_combout ;
wire \D_cache|RAM_A~450_combout ;
wire \D_cache|data_o[14]~54_combout ;
wire \D_cache|data_o[14]~55_combout ;
wire \D_cache|data_o[14]~56_combout ;
wire \D_cache|RAM_in[15]~15_combout ;
wire \D_cache|RAM_A~175_q ;
wire \D_cache|RAM_A~451_combout ;
wire \D_cache|RAM_A~207_q ;
wire \D_cache|RAM_A~452_combout ;
wire \D_cache|RAM_A~143_q ;
wire \D_cache|RAM_A~453_combout ;
wire \D_cache|RAM_A~454_combout ;
wire \D_cache|RAM_A~239_q ;
wire \D_cache|RAM_A~455_combout ;
wire \D_cache|RAM_A~456_combout ;
wire \D_cache|RAM_A~79_q ;
wire \D_cache|RAM_A~457_combout ;
wire \D_cache|RAM_A~47_q ;
wire \D_cache|RAM_A~458_combout ;
wire \D_cache|RAM_A~15_q ;
wire \D_cache|RAM_A~459_combout ;
wire \D_cache|RAM_A~460_combout ;
wire \D_cache|RAM_A~111_q ;
wire \D_cache|RAM_A~461_combout ;
wire \D_cache|RAM_A~462_combout ;
wire \D_cache|RAM_A~463_combout ;
wire \D_cache|data_o[15]~57_combout ;
wire \D_cache|data_o[15]~58_combout ;
wire \D_cache|RAM_in[16]~16_combout ;
wire \D_cache|RAM_A~176_q ;
wire \D_cache|RAM_A~464_combout ;
wire \D_cache|RAM_A~208_q ;
wire \D_cache|RAM_A~465_combout ;
wire \D_cache|RAM_A~144_q ;
wire \D_cache|RAM_A~466_combout ;
wire \D_cache|RAM_A~467_combout ;
wire \D_cache|RAM_A~240_q ;
wire \D_cache|RAM_A~468_combout ;
wire \D_cache|RAM_A~469_combout ;
wire \D_cache|RAM_A~80_q ;
wire \D_cache|RAM_A~470_combout ;
wire \D_cache|RAM_A~48_q ;
wire \D_cache|RAM_A~471_combout ;
wire \D_cache|RAM_A~16_q ;
wire \D_cache|RAM_A~472_combout ;
wire \D_cache|RAM_A~473_combout ;
wire \D_cache|RAM_A~112_q ;
wire \D_cache|RAM_A~474_combout ;
wire \D_cache|RAM_A~475_combout ;
wire \D_cache|RAM_A~476_combout ;
wire \D_cache|data_o[16]~59_combout ;
wire \D_cache|data_o[16]~60_combout ;
wire \D_cache|RAM_in[17]~17_combout ;
wire \D_cache|RAM_A~177_q ;
wire \D_cache|RAM_A~477_combout ;
wire \D_cache|RAM_A~209_q ;
wire \D_cache|RAM_A~478_combout ;
wire \D_cache|RAM_A~145_q ;
wire \D_cache|RAM_A~479_combout ;
wire \D_cache|RAM_A~480_combout ;
wire \D_cache|RAM_A~241_q ;
wire \D_cache|RAM_A~481_combout ;
wire \D_cache|RAM_A~482_combout ;
wire \D_cache|RAM_A~81_q ;
wire \D_cache|RAM_A~483_combout ;
wire \D_cache|RAM_A~49_q ;
wire \D_cache|RAM_A~484_combout ;
wire \D_cache|RAM_A~17_q ;
wire \D_cache|RAM_A~485_combout ;
wire \D_cache|RAM_A~486_combout ;
wire \D_cache|RAM_A~113_q ;
wire \D_cache|RAM_A~487_combout ;
wire \D_cache|RAM_A~488_combout ;
wire \D_cache|RAM_A~489_combout ;
wire \D_cache|data_o[17]~61_combout ;
wire \D_cache|data_o[17]~100_combout ;
wire \D_cache|data_o[17]~62_combout ;
wire \D_cache|RAM_in[18]~18_combout ;
wire \D_cache|RAM_A~178_q ;
wire \D_cache|RAM_A~490_combout ;
wire \D_cache|RAM_A~210_q ;
wire \D_cache|RAM_A~491_combout ;
wire \D_cache|RAM_A~146_q ;
wire \D_cache|RAM_A~492_combout ;
wire \D_cache|RAM_A~493_combout ;
wire \D_cache|RAM_A~242_q ;
wire \D_cache|RAM_A~494_combout ;
wire \D_cache|RAM_A~495_combout ;
wire \D_cache|RAM_A~82_q ;
wire \D_cache|RAM_A~496_combout ;
wire \D_cache|RAM_A~50_q ;
wire \D_cache|RAM_A~497_combout ;
wire \D_cache|RAM_A~18_q ;
wire \D_cache|RAM_A~498_combout ;
wire \D_cache|RAM_A~499_combout ;
wire \D_cache|RAM_A~114_q ;
wire \D_cache|RAM_A~500_combout ;
wire \D_cache|RAM_A~501_combout ;
wire \D_cache|RAM_A~502_combout ;
wire \D_cache|data_o[18]~63_combout ;
wire \D_cache|data_o[18]~64_combout ;
wire \D_cache|RAM_in[19]~19_combout ;
wire \D_cache|RAM_A~179_q ;
wire \D_cache|RAM_A~503_combout ;
wire \D_cache|RAM_A~211_q ;
wire \D_cache|RAM_A~504_combout ;
wire \D_cache|RAM_A~147_q ;
wire \D_cache|RAM_A~505_combout ;
wire \D_cache|RAM_A~506_combout ;
wire \D_cache|RAM_A~243_q ;
wire \D_cache|RAM_A~507_combout ;
wire \D_cache|RAM_A~508_combout ;
wire \D_cache|RAM_A~83_q ;
wire \D_cache|RAM_A~509_combout ;
wire \D_cache|RAM_A~51_q ;
wire \D_cache|RAM_A~510_combout ;
wire \D_cache|RAM_A~19_q ;
wire \D_cache|RAM_A~511_combout ;
wire \D_cache|RAM_A~512_combout ;
wire \D_cache|RAM_A~115_q ;
wire \D_cache|RAM_A~513_combout ;
wire \D_cache|RAM_A~514_combout ;
wire \D_cache|RAM_A~515_combout ;
wire \D_cache|data_o[19]~65_combout ;
wire \D_cache|data_o[19]~66_combout ;
wire \D_cache|RAM_in[20]~20_combout ;
wire \D_cache|RAM_A~180_q ;
wire \D_cache|RAM_A~516_combout ;
wire \D_cache|RAM_A~212_q ;
wire \D_cache|RAM_A~517_combout ;
wire \D_cache|RAM_A~148_q ;
wire \D_cache|RAM_A~518_combout ;
wire \D_cache|RAM_A~519_combout ;
wire \D_cache|RAM_A~244_q ;
wire \D_cache|RAM_A~520_combout ;
wire \D_cache|RAM_A~521_combout ;
wire \D_cache|RAM_A~84_q ;
wire \D_cache|RAM_A~522_combout ;
wire \D_cache|RAM_A~52_q ;
wire \D_cache|RAM_A~523_combout ;
wire \D_cache|RAM_A~20_q ;
wire \D_cache|RAM_A~524_combout ;
wire \D_cache|RAM_A~525_combout ;
wire \D_cache|RAM_A~116_q ;
wire \D_cache|RAM_A~526_combout ;
wire \D_cache|RAM_A~527_combout ;
wire \D_cache|RAM_A~528_combout ;
wire \D_cache|data_o[20]~67_combout ;
wire \D_cache|data_o[20]~101_combout ;
wire \D_cache|data_o[20]~68_combout ;
wire \D_cache|RAM_in[21]~21_combout ;
wire \D_cache|RAM_A~181_q ;
wire \D_cache|RAM_A~529_combout ;
wire \D_cache|RAM_A~213_q ;
wire \D_cache|RAM_A~530_combout ;
wire \D_cache|RAM_A~149_q ;
wire \D_cache|RAM_A~531_combout ;
wire \D_cache|RAM_A~532_combout ;
wire \D_cache|RAM_A~245_q ;
wire \D_cache|RAM_A~533_combout ;
wire \D_cache|RAM_A~534_combout ;
wire \D_cache|RAM_A~85_q ;
wire \D_cache|RAM_A~535_combout ;
wire \D_cache|RAM_A~53_q ;
wire \D_cache|RAM_A~536_combout ;
wire \D_cache|RAM_A~21_q ;
wire \D_cache|RAM_A~537_combout ;
wire \D_cache|RAM_A~538_combout ;
wire \D_cache|RAM_A~117_q ;
wire \D_cache|RAM_A~539_combout ;
wire \D_cache|RAM_A~540_combout ;
wire \D_cache|RAM_A~541_combout ;
wire \D_cache|data_o[21]~69_combout ;
wire \D_cache|data_o[21]~102_combout ;
wire \D_cache|data_o[21]~70_combout ;
wire \D_cache|RAM_in[22]~22_combout ;
wire \D_cache|RAM_A~182_q ;
wire \D_cache|RAM_A~542_combout ;
wire \D_cache|RAM_A~214_q ;
wire \D_cache|RAM_A~543_combout ;
wire \D_cache|RAM_A~150_q ;
wire \D_cache|RAM_A~544_combout ;
wire \D_cache|RAM_A~545_combout ;
wire \D_cache|RAM_A~246_q ;
wire \D_cache|RAM_A~546_combout ;
wire \D_cache|RAM_A~547_combout ;
wire \D_cache|RAM_A~86_q ;
wire \D_cache|RAM_A~548_combout ;
wire \D_cache|RAM_A~54_q ;
wire \D_cache|RAM_A~549_combout ;
wire \D_cache|RAM_A~22_q ;
wire \D_cache|RAM_A~550_combout ;
wire \D_cache|RAM_A~551_combout ;
wire \D_cache|RAM_A~118_q ;
wire \D_cache|RAM_A~552_combout ;
wire \D_cache|RAM_A~553_combout ;
wire \D_cache|RAM_A~554_combout ;
wire \D_cache|data_o[22]~71_combout ;
wire \D_cache|data_o[22]~72_combout ;
wire \D_cache|data_o[22]~73_combout ;
wire \D_cache|RAM_in[23]~23_combout ;
wire \D_cache|RAM_A~183_q ;
wire \D_cache|RAM_A~555_combout ;
wire \D_cache|RAM_A~215_q ;
wire \D_cache|RAM_A~556_combout ;
wire \D_cache|RAM_A~151_q ;
wire \D_cache|RAM_A~557_combout ;
wire \D_cache|RAM_A~558_combout ;
wire \D_cache|RAM_A~247_q ;
wire \D_cache|RAM_A~559_combout ;
wire \D_cache|RAM_A~560_combout ;
wire \D_cache|RAM_A~87_q ;
wire \D_cache|RAM_A~561_combout ;
wire \D_cache|RAM_A~55_q ;
wire \D_cache|RAM_A~562_combout ;
wire \D_cache|RAM_A~23_q ;
wire \D_cache|RAM_A~563_combout ;
wire \D_cache|RAM_A~564_combout ;
wire \D_cache|RAM_A~119_q ;
wire \D_cache|RAM_A~565_combout ;
wire \D_cache|RAM_A~566_combout ;
wire \D_cache|RAM_A~567_combout ;
wire \D_cache|data_o[23]~74_combout ;
wire \D_cache|data_o[23]~103_combout ;
wire \D_cache|data_o[23]~75_combout ;
wire \D_cache|RAM_in[24]~24_combout ;
wire \D_cache|RAM_A~184_q ;
wire \D_cache|RAM_A~568_combout ;
wire \D_cache|RAM_A~216_q ;
wire \D_cache|RAM_A~569_combout ;
wire \D_cache|RAM_A~152_q ;
wire \D_cache|RAM_A~570_combout ;
wire \D_cache|RAM_A~571_combout ;
wire \D_cache|RAM_A~248_q ;
wire \D_cache|RAM_A~572_combout ;
wire \D_cache|RAM_A~573_combout ;
wire \D_cache|RAM_A~88_q ;
wire \D_cache|RAM_A~574_combout ;
wire \D_cache|RAM_A~56_q ;
wire \D_cache|RAM_A~575_combout ;
wire \D_cache|RAM_A~24_q ;
wire \D_cache|RAM_A~576_combout ;
wire \D_cache|RAM_A~577_combout ;
wire \D_cache|RAM_A~120_q ;
wire \D_cache|RAM_A~578_combout ;
wire \D_cache|RAM_A~579_combout ;
wire \D_cache|RAM_A~580_combout ;
wire \D_cache|data_o[24]~76_combout ;
wire \D_cache|data_o[24]~77_combout ;
wire \D_cache|RAM_in[25]~25_combout ;
wire \D_cache|RAM_A~185_q ;
wire \D_cache|RAM_A~581_combout ;
wire \D_cache|RAM_A~217_q ;
wire \D_cache|RAM_A~582_combout ;
wire \D_cache|RAM_A~153_q ;
wire \D_cache|RAM_A~583_combout ;
wire \D_cache|RAM_A~584_combout ;
wire \D_cache|RAM_A~249_q ;
wire \D_cache|RAM_A~585_combout ;
wire \D_cache|RAM_A~586_combout ;
wire \D_cache|RAM_A~89_q ;
wire \D_cache|RAM_A~587_combout ;
wire \D_cache|RAM_A~57_q ;
wire \D_cache|RAM_A~588_combout ;
wire \D_cache|RAM_A~25_q ;
wire \D_cache|RAM_A~589_combout ;
wire \D_cache|RAM_A~590_combout ;
wire \D_cache|RAM_A~121_q ;
wire \D_cache|RAM_A~591_combout ;
wire \D_cache|RAM_A~592_combout ;
wire \D_cache|RAM_A~593_combout ;
wire \D_cache|data_o[25]~78_combout ;
wire \D_cache|data_o[25]~104_combout ;
wire \D_cache|data_o[25]~79_combout ;
wire \D_cache|RAM_in[26]~26_combout ;
wire \D_cache|RAM_A~186_q ;
wire \D_cache|RAM_A~594_combout ;
wire \D_cache|RAM_A~218_q ;
wire \D_cache|RAM_A~595_combout ;
wire \D_cache|RAM_A~154_q ;
wire \D_cache|RAM_A~596_combout ;
wire \D_cache|RAM_A~597_combout ;
wire \D_cache|RAM_A~250_q ;
wire \D_cache|RAM_A~598_combout ;
wire \D_cache|RAM_A~599_combout ;
wire \D_cache|RAM_A~90_q ;
wire \D_cache|RAM_A~600_combout ;
wire \D_cache|RAM_A~58_q ;
wire \D_cache|RAM_A~601_combout ;
wire \D_cache|RAM_A~26_q ;
wire \D_cache|RAM_A~602_combout ;
wire \D_cache|RAM_A~603_combout ;
wire \D_cache|RAM_A~122_q ;
wire \D_cache|RAM_A~604_combout ;
wire \D_cache|RAM_A~605_combout ;
wire \D_cache|RAM_A~606_combout ;
wire \D_cache|data_o[26]~80_combout ;
wire \D_cache|data_o[26]~81_combout ;
wire \D_cache|RAM_in[27]~27_combout ;
wire \D_cache|RAM_A~187_q ;
wire \D_cache|RAM_A~607_combout ;
wire \D_cache|RAM_A~219_q ;
wire \D_cache|RAM_A~608_combout ;
wire \D_cache|RAM_A~155_q ;
wire \D_cache|RAM_A~609_combout ;
wire \D_cache|RAM_A~610_combout ;
wire \D_cache|RAM_A~251_q ;
wire \D_cache|RAM_A~611_combout ;
wire \D_cache|RAM_A~612_combout ;
wire \D_cache|RAM_A~91_q ;
wire \D_cache|RAM_A~613_combout ;
wire \D_cache|RAM_A~59_q ;
wire \D_cache|RAM_A~614_combout ;
wire \D_cache|RAM_A~27_q ;
wire \D_cache|RAM_A~615_combout ;
wire \D_cache|RAM_A~616_combout ;
wire \D_cache|RAM_A~123_q ;
wire \D_cache|RAM_A~617_combout ;
wire \D_cache|RAM_A~618_combout ;
wire \D_cache|RAM_A~619_combout ;
wire \D_cache|data_o[27]~82_combout ;
wire \D_cache|data_o[27]~105_combout ;
wire \D_cache|data_o[27]~83_combout ;
wire \D_cache|RAM_in[28]~28_combout ;
wire \D_cache|RAM_A~188_q ;
wire \D_cache|RAM_A~620_combout ;
wire \D_cache|RAM_A~220_q ;
wire \D_cache|RAM_A~621_combout ;
wire \D_cache|RAM_A~156_q ;
wire \D_cache|RAM_A~622_combout ;
wire \D_cache|RAM_A~623_combout ;
wire \D_cache|RAM_A~252_q ;
wire \D_cache|RAM_A~624_combout ;
wire \D_cache|RAM_A~625_combout ;
wire \D_cache|RAM_A~92_q ;
wire \D_cache|RAM_A~626_combout ;
wire \D_cache|RAM_A~60_q ;
wire \D_cache|RAM_A~627_combout ;
wire \D_cache|RAM_A~28_q ;
wire \D_cache|RAM_A~628_combout ;
wire \D_cache|RAM_A~629_combout ;
wire \D_cache|RAM_A~124_q ;
wire \D_cache|RAM_A~630_combout ;
wire \D_cache|RAM_A~631_combout ;
wire \D_cache|RAM_A~632_combout ;
wire \D_cache|data_o[28]~84_combout ;
wire \D_cache|data_o[28]~85_combout ;
wire \D_cache|RAM_in[29]~29_combout ;
wire \D_cache|RAM_A~189_q ;
wire \D_cache|RAM_A~633_combout ;
wire \D_cache|RAM_A~221_q ;
wire \D_cache|RAM_A~634_combout ;
wire \D_cache|RAM_A~157_q ;
wire \D_cache|RAM_A~635_combout ;
wire \D_cache|RAM_A~636_combout ;
wire \D_cache|RAM_A~253_q ;
wire \D_cache|RAM_A~637_combout ;
wire \D_cache|RAM_A~638_combout ;
wire \D_cache|RAM_A~93_q ;
wire \D_cache|RAM_A~639_combout ;
wire \D_cache|RAM_A~61_q ;
wire \D_cache|RAM_A~640_combout ;
wire \D_cache|RAM_A~29_q ;
wire \D_cache|RAM_A~641_combout ;
wire \D_cache|RAM_A~642_combout ;
wire \D_cache|RAM_A~125_q ;
wire \D_cache|RAM_A~643_combout ;
wire \D_cache|RAM_A~644_combout ;
wire \D_cache|RAM_A~645_combout ;
wire \D_cache|data_o[29]~86_combout ;
wire \D_cache|data_o[29]~87_combout ;
wire \D_cache|data_o[29]~88_combout ;
wire \D_cache|RAM_in[30]~30_combout ;
wire \D_cache|RAM_A~190_q ;
wire \D_cache|RAM_A~646_combout ;
wire \D_cache|RAM_A~222_q ;
wire \D_cache|RAM_A~647_combout ;
wire \D_cache|RAM_A~158_q ;
wire \D_cache|RAM_A~648_combout ;
wire \D_cache|RAM_A~649_combout ;
wire \D_cache|RAM_A~254_q ;
wire \D_cache|RAM_A~650_combout ;
wire \D_cache|RAM_A~651_combout ;
wire \D_cache|RAM_A~94_q ;
wire \D_cache|RAM_A~652_combout ;
wire \D_cache|RAM_A~62_q ;
wire \D_cache|RAM_A~653_combout ;
wire \D_cache|RAM_A~30_q ;
wire \D_cache|RAM_A~654_combout ;
wire \D_cache|RAM_A~655_combout ;
wire \D_cache|RAM_A~126_q ;
wire \D_cache|RAM_A~656_combout ;
wire \D_cache|RAM_A~657_combout ;
wire \D_cache|RAM_A~658_combout ;
wire \D_cache|data_o[30]~89_combout ;
wire \D_cache|data_o[30]~90_combout ;
wire \D_cache|RAM_in[31]~31_combout ;
wire \D_cache|RAM_A~191_q ;
wire \D_cache|RAM_A~659_combout ;
wire \D_cache|RAM_A~223_q ;
wire \D_cache|RAM_A~660_combout ;
wire \D_cache|RAM_A~159_q ;
wire \D_cache|RAM_A~661_combout ;
wire \D_cache|RAM_A~662_combout ;
wire \D_cache|RAM_A~255_q ;
wire \D_cache|RAM_A~663_combout ;
wire \D_cache|RAM_A~664_combout ;
wire \D_cache|RAM_A~95_q ;
wire \D_cache|RAM_A~665_combout ;
wire \D_cache|RAM_A~63_q ;
wire \D_cache|RAM_A~666_combout ;
wire \D_cache|RAM_A~31_q ;
wire \D_cache|RAM_A~667_combout ;
wire \D_cache|RAM_A~668_combout ;
wire \D_cache|RAM_A~127_q ;
wire \D_cache|RAM_A~669_combout ;
wire \D_cache|RAM_A~670_combout ;
wire \D_cache|RAM_A~671_combout ;
wire \D_cache|data_o[31]~91_combout ;
wire \D_cache|data_o[31]~92_combout ;
wire \D_cache|ready_o~0_combout ;
wire [31:0] \D_cache|data_reg ;
wire [31:0] \memory|addr_reg ;
wire [7:0] \bus_control_0|grant_reg ;
wire [31:0] i;
wire [0:46] \I_cache|RAM_A_rtl_0_bypass ;
wire [0:46] \I_cache|RAM_B_rtl_0_bypass ;
wire [0:37] \I_cache|TAG_A_rtl_0_bypass ;
wire [0:37] \I_cache|TAG_B_rtl_0_bypass ;
wire [31:0] \I_cache|addr_reg ;
wire [31:0] \I_cache|RAM_C ;
wire [0:74] \memory|mem_rtl_0_bypass ;
wire [31:0] \D_cache|RAM_C ;
wire [31:0] \D_cache|RAM_A_out ;
wire [31:0] \D_cache|addr_reg ;
wire [127:0] \D_cache|VALID_A ;
wire [127:0] \I_cache|VALID_B ;
wire [127:0] \I_cache|VALID_A ;
wire [31:0] \memory|data_reg ;

wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

cycloneive_io_obuf \BUS_addr_o[0]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[0]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[0]~output .bus_hold = "false";
defparam \BUS_addr_o[0]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[1]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[1]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[1]~output .bus_hold = "false";
defparam \BUS_addr_o[1]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[2]~output (
	.i(\I_cache|BUS_addr[2]~32_combout ),
	.oe(\bus_control_0|WideOr6~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[2]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[2]~output .bus_hold = "false";
defparam \BUS_addr_o[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[3]~output (
	.i(\I_cache|BUS_addr[3]~33_combout ),
	.oe(\bus_control_0|WideOr6~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[3]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[3]~output .bus_hold = "false";
defparam \BUS_addr_o[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[4]~output (
	.i(\I_cache|BUS_addr[4]~34_combout ),
	.oe(\bus_control_0|WideOr6~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[4]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[4]~output .bus_hold = "false";
defparam \BUS_addr_o[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[5]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[5]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[5]~output .bus_hold = "false";
defparam \BUS_addr_o[5]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[6]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[6]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[6]~output .bus_hold = "false";
defparam \BUS_addr_o[6]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[7]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[7]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[7]~output .bus_hold = "false";
defparam \BUS_addr_o[7]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[8]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[8]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[8]~output .bus_hold = "false";
defparam \BUS_addr_o[8]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[9]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[9]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[9]~output .bus_hold = "false";
defparam \BUS_addr_o[9]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[10]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[10]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[10]~output .bus_hold = "false";
defparam \BUS_addr_o[10]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[11]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[11]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[11]~output .bus_hold = "false";
defparam \BUS_addr_o[11]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[12]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[12]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[12]~output .bus_hold = "false";
defparam \BUS_addr_o[12]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[13]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[13]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[13]~output .bus_hold = "false";
defparam \BUS_addr_o[13]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[14]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[14]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[14]~output .bus_hold = "false";
defparam \BUS_addr_o[14]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[15]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[15]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[15]~output .bus_hold = "false";
defparam \BUS_addr_o[15]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[16]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[16]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[16]~output .bus_hold = "false";
defparam \BUS_addr_o[16]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[17]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[17]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[17]~output .bus_hold = "false";
defparam \BUS_addr_o[17]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[18]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[18]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[18]~output .bus_hold = "false";
defparam \BUS_addr_o[18]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[19]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[19]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[19]~output .bus_hold = "false";
defparam \BUS_addr_o[19]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[20]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[20]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[20]~output .bus_hold = "false";
defparam \BUS_addr_o[20]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[21]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[21]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[21]~output .bus_hold = "false";
defparam \BUS_addr_o[21]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[22]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[22]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[22]~output .bus_hold = "false";
defparam \BUS_addr_o[22]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[23]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[23]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[23]~output .bus_hold = "false";
defparam \BUS_addr_o[23]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[24]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[24]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[24]~output .bus_hold = "false";
defparam \BUS_addr_o[24]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[25]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[25]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[25]~output .bus_hold = "false";
defparam \BUS_addr_o[25]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[26]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[26]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[26]~output .bus_hold = "false";
defparam \BUS_addr_o[26]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[27]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[27]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[27]~output .bus_hold = "false";
defparam \BUS_addr_o[27]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[28]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[28]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[28]~output .bus_hold = "false";
defparam \BUS_addr_o[28]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[29]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[29]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[29]~output .bus_hold = "false";
defparam \BUS_addr_o[29]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[30]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[30]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[30]~output .bus_hold = "false";
defparam \BUS_addr_o[30]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[31]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[31]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[31]~output .bus_hold = "false";
defparam \BUS_addr_o[31]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[0]~output (
	.i(\memory|data[0]~42_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[0]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[0]~output .bus_hold = "false";
defparam \BUS_data_o[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[1]~output (
	.i(\memory|data[1]~46_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[1]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[1]~output .bus_hold = "false";
defparam \BUS_data_o[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[2]~output (
	.i(\memory|data[2]~49_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[2]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[2]~output .bus_hold = "false";
defparam \BUS_data_o[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[3]~output (
	.i(\memory|data[3]~52_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[3]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[3]~output .bus_hold = "false";
defparam \BUS_data_o[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[4]~output (
	.i(\D_cache|BUS_data[4]~75_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[4]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[4]~output .bus_hold = "false";
defparam \BUS_data_o[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[5]~output (
	.i(\memory|data[5]~55_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[5]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[5]~output .bus_hold = "false";
defparam \BUS_data_o[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[6]~output (
	.i(\D_cache|BUS_data[6]~76_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[6]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[6]~output .bus_hold = "false";
defparam \BUS_data_o[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[7]~output (
	.i(\D_cache|BUS_data[7]~77_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[7]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[7]~output .bus_hold = "false";
defparam \BUS_data_o[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[8]~output (
	.i(\memory|data[8]~58_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[8]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[8]~output .bus_hold = "false";
defparam \BUS_data_o[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[9]~output (
	.i(\D_cache|BUS_data[9]~78_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[9]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[9]~output .bus_hold = "false";
defparam \BUS_data_o[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[10]~output (
	.i(\D_cache|BUS_data[10]~79_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[10]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[10]~output .bus_hold = "false";
defparam \BUS_data_o[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[11]~output (
	.i(\D_cache|BUS_data[11]~80_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[11]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[11]~output .bus_hold = "false";
defparam \BUS_data_o[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[12]~output (
	.i(\memory|data[12]~61_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[12]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[12]~output .bus_hold = "false";
defparam \BUS_data_o[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[13]~output (
	.i(\D_cache|BUS_data[13]~81_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[13]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[13]~output .bus_hold = "false";
defparam \BUS_data_o[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[14]~output (
	.i(\D_cache|BUS_data[14]~82_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[14]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[14]~output .bus_hold = "false";
defparam \BUS_data_o[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[15]~output (
	.i(\D_cache|BUS_data[15]~83_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[15]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[15]~output .bus_hold = "false";
defparam \BUS_data_o[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[16]~output (
	.i(\D_cache|BUS_data[16]~84_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[16]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[16]~output .bus_hold = "false";
defparam \BUS_data_o[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[17]~output (
	.i(\memory|data[17]~64_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[17]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[17]~output .bus_hold = "false";
defparam \BUS_data_o[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[18]~output (
	.i(\D_cache|BUS_data[18]~85_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[18]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[18]~output .bus_hold = "false";
defparam \BUS_data_o[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[19]~output (
	.i(\D_cache|BUS_data[19]~86_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[19]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[19]~output .bus_hold = "false";
defparam \BUS_data_o[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[20]~output (
	.i(\memory|data[20]~67_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[20]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[20]~output .bus_hold = "false";
defparam \BUS_data_o[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[21]~output (
	.i(\memory|data[21]~70_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[21]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[21]~output .bus_hold = "false";
defparam \BUS_data_o[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[22]~output (
	.i(\D_cache|BUS_data[22]~87_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[22]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[22]~output .bus_hold = "false";
defparam \BUS_data_o[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[23]~output (
	.i(\memory|data[23]~73_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[23]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[23]~output .bus_hold = "false";
defparam \BUS_data_o[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[24]~output (
	.i(\D_cache|BUS_data[24]~88_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[24]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[24]~output .bus_hold = "false";
defparam \BUS_data_o[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[25]~output (
	.i(\memory|data[25]~76_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[25]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[25]~output .bus_hold = "false";
defparam \BUS_data_o[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[26]~output (
	.i(\D_cache|BUS_data[26]~89_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[26]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[26]~output .bus_hold = "false";
defparam \BUS_data_o[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[27]~output (
	.i(\memory|data[27]~79_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[27]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[27]~output .bus_hold = "false";
defparam \BUS_data_o[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[28]~output (
	.i(\D_cache|BUS_data[28]~90_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[28]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[28]~output .bus_hold = "false";
defparam \BUS_data_o[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[29]~output (
	.i(\D_cache|BUS_data[29]~91_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[29]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[29]~output .bus_hold = "false";
defparam \BUS_data_o[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[30]~output (
	.i(\D_cache|BUS_data[30]~92_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[30]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[30]~output .bus_hold = "false";
defparam \BUS_data_o[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[31]~output (
	.i(\D_cache|BUS_data[31]~93_combout ),
	.oe(\memory|data[0]~43_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[31]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[31]~output .bus_hold = "false";
defparam \BUS_data_o[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_ready_o~output (
	.i(\memory|ready~q ),
	.oe(\memory|ready_out~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_ready_o),
	.obar());
// synopsys translate_off
defparam \BUS_ready_o~output .bus_hold = "false";
defparam \BUS_ready_o~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_RW_o~output (
	.i(\I_cache|BUS_RW~1_combout ),
	.oe(\bus_control_0|WideOr6~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_RW_o),
	.obar());
// synopsys translate_off
defparam \BUS_RW_o~output .bus_hold = "false";
defparam \BUS_RW_o~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_req_o~output (
	.i(\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_req_o),
	.obar());
// synopsys translate_off
defparam \BUS_req_o~output .bus_hold = "false";
defparam \BUS_req_o~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[0]~output (
	.i(\I_cache|BUS_req~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[0]),
	.obar());
// synopsys translate_off
defparam \DMA_o[0]~output .bus_hold = "false";
defparam \DMA_o[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[1]~output (
	.i(\D_cache|BUS_req~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[1]),
	.obar());
// synopsys translate_off
defparam \DMA_o[1]~output .bus_hold = "false";
defparam \DMA_o[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[2]),
	.obar());
// synopsys translate_off
defparam \DMA_o[2]~output .bus_hold = "false";
defparam \DMA_o[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[3]),
	.obar());
// synopsys translate_off
defparam \DMA_o[3]~output .bus_hold = "false";
defparam \DMA_o[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[4]),
	.obar());
// synopsys translate_off
defparam \DMA_o[4]~output .bus_hold = "false";
defparam \DMA_o[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[5]),
	.obar());
// synopsys translate_off
defparam \DMA_o[5]~output .bus_hold = "false";
defparam \DMA_o[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[6]),
	.obar());
// synopsys translate_off
defparam \DMA_o[6]~output .bus_hold = "false";
defparam \DMA_o[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[7]),
	.obar());
// synopsys translate_off
defparam \DMA_o[7]~output .bus_hold = "false";
defparam \DMA_o[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[0]~output (
	.i(\bus_control_0|grant[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[0]),
	.obar());
// synopsys translate_off
defparam \grant_o[0]~output .bus_hold = "false";
defparam \grant_o[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[1]~output (
	.i(\bus_control_0|grant[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[1]),
	.obar());
// synopsys translate_off
defparam \grant_o[1]~output .bus_hold = "false";
defparam \grant_o[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[2]),
	.obar());
// synopsys translate_off
defparam \grant_o[2]~output .bus_hold = "false";
defparam \grant_o[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[3]),
	.obar());
// synopsys translate_off
defparam \grant_o[3]~output .bus_hold = "false";
defparam \grant_o[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[4]),
	.obar());
// synopsys translate_off
defparam \grant_o[4]~output .bus_hold = "false";
defparam \grant_o[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[5]),
	.obar());
// synopsys translate_off
defparam \grant_o[5]~output .bus_hold = "false";
defparam \grant_o[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[6]),
	.obar());
// synopsys translate_off
defparam \grant_o[6]~output .bus_hold = "false";
defparam \grant_o[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[7]),
	.obar());
// synopsys translate_off
defparam \grant_o[7]~output .bus_hold = "false";
defparam \grant_o[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_stall_o~output (
	.i(\CPU_stall~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_stall_o),
	.obar());
// synopsys translate_off
defparam \CPU_stall_o~output .bus_hold = "false";
defparam \CPU_stall_o~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[0]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[0]~output .bus_hold = "false";
defparam \CPU_addr_o[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[1]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[1]~output .bus_hold = "false";
defparam \CPU_addr_o[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[2]~output (
	.i(\I_cache|addr_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[2]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[2]~output .bus_hold = "false";
defparam \CPU_addr_o[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[3]~output (
	.i(\I_cache|addr_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[3]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[3]~output .bus_hold = "false";
defparam \CPU_addr_o[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[4]~output (
	.i(\I_cache|addr_reg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[4]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[4]~output .bus_hold = "false";
defparam \CPU_addr_o[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[5]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[5]~output .bus_hold = "false";
defparam \CPU_addr_o[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[6]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[6]~output .bus_hold = "false";
defparam \CPU_addr_o[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[7]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[7]~output .bus_hold = "false";
defparam \CPU_addr_o[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[8]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[8]~output .bus_hold = "false";
defparam \CPU_addr_o[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[9]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[9]~output .bus_hold = "false";
defparam \CPU_addr_o[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[10]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[10]~output .bus_hold = "false";
defparam \CPU_addr_o[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[11]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[11]~output .bus_hold = "false";
defparam \CPU_addr_o[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[12]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[12]~output .bus_hold = "false";
defparam \CPU_addr_o[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[13]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[13]~output .bus_hold = "false";
defparam \CPU_addr_o[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[14]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[14]~output .bus_hold = "false";
defparam \CPU_addr_o[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[15]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[15]~output .bus_hold = "false";
defparam \CPU_addr_o[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[16]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[16]~output .bus_hold = "false";
defparam \CPU_addr_o[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[17]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[17]~output .bus_hold = "false";
defparam \CPU_addr_o[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[18]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[18]~output .bus_hold = "false";
defparam \CPU_addr_o[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[19]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[19]~output .bus_hold = "false";
defparam \CPU_addr_o[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[20]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[20]~output .bus_hold = "false";
defparam \CPU_addr_o[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[21]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[21]~output .bus_hold = "false";
defparam \CPU_addr_o[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[22]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[22]~output .bus_hold = "false";
defparam \CPU_addr_o[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[23]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[23]~output .bus_hold = "false";
defparam \CPU_addr_o[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[24]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[24]~output .bus_hold = "false";
defparam \CPU_addr_o[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[25]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[25]~output .bus_hold = "false";
defparam \CPU_addr_o[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[26]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[26]~output .bus_hold = "false";
defparam \CPU_addr_o[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[27]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[27]~output .bus_hold = "false";
defparam \CPU_addr_o[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[28]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[28]~output .bus_hold = "false";
defparam \CPU_addr_o[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[29]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[29]~output .bus_hold = "false";
defparam \CPU_addr_o[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[30]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[30]~output .bus_hold = "false";
defparam \CPU_addr_o[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[31]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[31]~output .bus_hold = "false";
defparam \CPU_addr_o[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[0]~output (
	.i(\I_cache|data_o~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[0]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[0]~output .bus_hold = "false";
defparam \CPU_data_o[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[1]~output (
	.i(\I_cache|data_o~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[1]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[1]~output .bus_hold = "false";
defparam \CPU_data_o[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[2]~output (
	.i(\I_cache|data_o~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[2]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[2]~output .bus_hold = "false";
defparam \CPU_data_o[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[3]~output (
	.i(\I_cache|data_o~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[3]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[3]~output .bus_hold = "false";
defparam \CPU_data_o[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[4]~output (
	.i(\I_cache|data_o~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[4]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[4]~output .bus_hold = "false";
defparam \CPU_data_o[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[5]~output (
	.i(\I_cache|data_o~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[5]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[5]~output .bus_hold = "false";
defparam \CPU_data_o[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[6]~output (
	.i(\I_cache|data_o~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[6]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[6]~output .bus_hold = "false";
defparam \CPU_data_o[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[7]~output (
	.i(\I_cache|data_o~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[7]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[7]~output .bus_hold = "false";
defparam \CPU_data_o[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[8]~output (
	.i(\I_cache|data_o~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[8]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[8]~output .bus_hold = "false";
defparam \CPU_data_o[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[9]~output (
	.i(\I_cache|data_o~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[9]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[9]~output .bus_hold = "false";
defparam \CPU_data_o[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[10]~output (
	.i(\I_cache|data_o~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[10]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[10]~output .bus_hold = "false";
defparam \CPU_data_o[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[11]~output (
	.i(\I_cache|data_o~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[11]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[11]~output .bus_hold = "false";
defparam \CPU_data_o[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[12]~output (
	.i(\I_cache|data_o~76_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[12]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[12]~output .bus_hold = "false";
defparam \CPU_data_o[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[13]~output (
	.i(\I_cache|data_o~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[13]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[13]~output .bus_hold = "false";
defparam \CPU_data_o[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[14]~output (
	.i(\I_cache|data_o~82_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[14]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[14]~output .bus_hold = "false";
defparam \CPU_data_o[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[15]~output (
	.i(\I_cache|data_o~86_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[15]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[15]~output .bus_hold = "false";
defparam \CPU_data_o[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[16]~output (
	.i(\I_cache|data_o~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[16]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[16]~output .bus_hold = "false";
defparam \CPU_data_o[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[17]~output (
	.i(\I_cache|data_o~92_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[17]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[17]~output .bus_hold = "false";
defparam \CPU_data_o[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[18]~output (
	.i(\I_cache|data_o~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[18]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[18]~output .bus_hold = "false";
defparam \CPU_data_o[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[19]~output (
	.i(\I_cache|data_o~98_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[19]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[19]~output .bus_hold = "false";
defparam \CPU_data_o[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[20]~output (
	.i(\I_cache|data_o~101_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[20]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[20]~output .bus_hold = "false";
defparam \CPU_data_o[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[21]~output (
	.i(\I_cache|data_o~104_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[21]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[21]~output .bus_hold = "false";
defparam \CPU_data_o[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[22]~output (
	.i(\I_cache|data_o~107_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[22]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[22]~output .bus_hold = "false";
defparam \CPU_data_o[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[23]~output (
	.i(\I_cache|data_o~110_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[23]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[23]~output .bus_hold = "false";
defparam \CPU_data_o[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[24]~output (
	.i(\I_cache|data_o~113_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[24]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[24]~output .bus_hold = "false";
defparam \CPU_data_o[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[25]~output (
	.i(\I_cache|data_o~116_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[25]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[25]~output .bus_hold = "false";
defparam \CPU_data_o[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[26]~output (
	.i(\I_cache|data_o~119_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[26]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[26]~output .bus_hold = "false";
defparam \CPU_data_o[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[27]~output (
	.i(\I_cache|data_o~122_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[27]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[27]~output .bus_hold = "false";
defparam \CPU_data_o[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[28]~output (
	.i(\I_cache|data_o~125_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[28]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[28]~output .bus_hold = "false";
defparam \CPU_data_o[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[29]~output (
	.i(\I_cache|data_o~129_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[29]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[29]~output .bus_hold = "false";
defparam \CPU_data_o[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[30]~output (
	.i(\I_cache|data_o~132_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[30]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[30]~output .bus_hold = "false";
defparam \CPU_data_o[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[31]~output (
	.i(\I_cache|data_o~135_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[31]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[31]~output .bus_hold = "false";
defparam \CPU_data_o[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_ready_o~output (
	.i(\I_cache|ready_o~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_ready_o),
	.obar());
// synopsys translate_off
defparam \CPU_ready_o~output .bus_hold = "false";
defparam \CPU_ready_o~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[0]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[0]~output .bus_hold = "false";
defparam \next_pc_o[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[1]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[1]~output .bus_hold = "false";
defparam \next_pc_o[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[2]~output (
	.i(!\address~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[2]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[2]~output .bus_hold = "false";
defparam \next_pc_o[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[3]~output (
	.i(\address~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[3]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[3]~output .bus_hold = "false";
defparam \next_pc_o[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[4]~output (
	.i(\address~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[4]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[4]~output .bus_hold = "false";
defparam \next_pc_o[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[5]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[5]~output .bus_hold = "false";
defparam \next_pc_o[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[6]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[6]~output .bus_hold = "false";
defparam \next_pc_o[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[7]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[7]~output .bus_hold = "false";
defparam \next_pc_o[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[8]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[8]~output .bus_hold = "false";
defparam \next_pc_o[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[9]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[9]~output .bus_hold = "false";
defparam \next_pc_o[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[10]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[10]~output .bus_hold = "false";
defparam \next_pc_o[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[11]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[11]~output .bus_hold = "false";
defparam \next_pc_o[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[12]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[12]~output .bus_hold = "false";
defparam \next_pc_o[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[13]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[13]~output .bus_hold = "false";
defparam \next_pc_o[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[14]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[14]~output .bus_hold = "false";
defparam \next_pc_o[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[15]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[15]~output .bus_hold = "false";
defparam \next_pc_o[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[16]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[16]~output .bus_hold = "false";
defparam \next_pc_o[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[17]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[17]~output .bus_hold = "false";
defparam \next_pc_o[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[18]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[18]~output .bus_hold = "false";
defparam \next_pc_o[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[19]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[19]~output .bus_hold = "false";
defparam \next_pc_o[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[20]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[20]~output .bus_hold = "false";
defparam \next_pc_o[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[21]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[21]~output .bus_hold = "false";
defparam \next_pc_o[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[22]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[22]~output .bus_hold = "false";
defparam \next_pc_o[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[23]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[23]~output .bus_hold = "false";
defparam \next_pc_o[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[24]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[24]~output .bus_hold = "false";
defparam \next_pc_o[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[25]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[25]~output .bus_hold = "false";
defparam \next_pc_o[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[26]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[26]~output .bus_hold = "false";
defparam \next_pc_o[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[27]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[27]~output .bus_hold = "false";
defparam \next_pc_o[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[28]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[28]~output .bus_hold = "false";
defparam \next_pc_o[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[29]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[29]~output .bus_hold = "false";
defparam \next_pc_o[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[30]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[30]~output .bus_hold = "false";
defparam \next_pc_o[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[31]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[31]~output .bus_hold = "false";
defparam \next_pc_o[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \we_a~output (
	.i(\I_cache|WE_A_o~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(we_a),
	.obar());
// synopsys translate_off
defparam \we_a~output .bus_hold = "false";
defparam \we_a~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \we_b~output (
	.i(\I_cache|WE_B_o~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(we_b),
	.obar());
// synopsys translate_off
defparam \we_b~output .bus_hold = "false";
defparam \we_b~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \we_c~output (
	.i(\I_cache|WE_C_o~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(we_c),
	.obar());
// synopsys translate_off
defparam \we_c~output .bus_hold = "false";
defparam \we_c~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \needupdate~output (
	.i(\I_cache|ready_in~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(needupdate),
	.obar());
// synopsys translate_off
defparam \needupdate~output .bus_hold = "false";
defparam \needupdate~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[0]~output (
	.i(\I_cache|TAG_A~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[0]),
	.obar());
// synopsys translate_off
defparam \tag[0]~output .bus_hold = "false";
defparam \tag[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[1]~output (
	.i(\I_cache|TAG_A~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[1]),
	.obar());
// synopsys translate_off
defparam \tag[1]~output .bus_hold = "false";
defparam \tag[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[2]~output (
	.i(\I_cache|TAG_A~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[2]),
	.obar());
// synopsys translate_off
defparam \tag[2]~output .bus_hold = "false";
defparam \tag[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[3]~output (
	.i(\I_cache|TAG_A~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[3]),
	.obar());
// synopsys translate_off
defparam \tag[3]~output .bus_hold = "false";
defparam \tag[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[4]~output (
	.i(\I_cache|TAG_A~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[4]),
	.obar());
// synopsys translate_off
defparam \tag[4]~output .bus_hold = "false";
defparam \tag[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[5]~output (
	.i(\I_cache|TAG_A~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[5]),
	.obar());
// synopsys translate_off
defparam \tag[5]~output .bus_hold = "false";
defparam \tag[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[6]~output (
	.i(\I_cache|TAG_A~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[6]),
	.obar());
// synopsys translate_off
defparam \tag[6]~output .bus_hold = "false";
defparam \tag[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[7]~output (
	.i(\I_cache|TAG_A~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[7]),
	.obar());
// synopsys translate_off
defparam \tag[7]~output .bus_hold = "false";
defparam \tag[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[8]~output (
	.i(\I_cache|TAG_A~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[8]),
	.obar());
// synopsys translate_off
defparam \tag[8]~output .bus_hold = "false";
defparam \tag[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[9]~output (
	.i(\I_cache|TAG_A~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[9]),
	.obar());
// synopsys translate_off
defparam \tag[9]~output .bus_hold = "false";
defparam \tag[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[10]~output (
	.i(\I_cache|TAG_A~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[10]),
	.obar());
// synopsys translate_off
defparam \tag[10]~output .bus_hold = "false";
defparam \tag[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[11]~output (
	.i(\I_cache|TAG_A~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[11]),
	.obar());
// synopsys translate_off
defparam \tag[11]~output .bus_hold = "false";
defparam \tag[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[12]~output (
	.i(\I_cache|TAG_A~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[12]),
	.obar());
// synopsys translate_off
defparam \tag[12]~output .bus_hold = "false";
defparam \tag[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[13]~output (
	.i(\I_cache|TAG_A~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[13]),
	.obar());
// synopsys translate_off
defparam \tag[13]~output .bus_hold = "false";
defparam \tag[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[14]~output (
	.i(\I_cache|TAG_A~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[14]),
	.obar());
// synopsys translate_off
defparam \tag[14]~output .bus_hold = "false";
defparam \tag[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[15]~output (
	.i(\I_cache|TAG_A~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[15]),
	.obar());
// synopsys translate_off
defparam \tag[15]~output .bus_hold = "false";
defparam \tag[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[16]~output (
	.i(\I_cache|TAG_A~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[16]),
	.obar());
// synopsys translate_off
defparam \tag[16]~output .bus_hold = "false";
defparam \tag[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[17]~output (
	.i(\I_cache|TAG_A~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[17]),
	.obar());
// synopsys translate_off
defparam \tag[17]~output .bus_hold = "false";
defparam \tag[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[18]~output (
	.i(\I_cache|TAG_A~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[18]),
	.obar());
// synopsys translate_off
defparam \tag[18]~output .bus_hold = "false";
defparam \tag[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[19]~output (
	.i(\I_cache|TAG_A~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[19]),
	.obar());
// synopsys translate_off
defparam \tag[19]~output .bus_hold = "false";
defparam \tag[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[20]~output (
	.i(\I_cache|TAG_A~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[20]),
	.obar());
// synopsys translate_off
defparam \tag[20]~output .bus_hold = "false";
defparam \tag[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[21]~output (
	.i(\I_cache|TAG_A~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[21]),
	.obar());
// synopsys translate_off
defparam \tag[21]~output .bus_hold = "false";
defparam \tag[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[22]~output (
	.i(\I_cache|TAG_A~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[22]),
	.obar());
// synopsys translate_off
defparam \tag[22]~output .bus_hold = "false";
defparam \tag[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \tag[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tag[23]),
	.obar());
// synopsys translate_off
defparam \tag[23]~output .bus_hold = "false";
defparam \tag[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \hitA~output (
	.i(!\I_cache|HIT_A~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hitA),
	.obar());
// synopsys translate_off
defparam \hitA~output .bus_hold = "false";
defparam \hitA~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \hitB~output (
	.i(!\I_cache|HIT_B~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hitB),
	.obar());
// synopsys translate_off
defparam \hitB~output .bus_hold = "false";
defparam \hitB~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[0]~output (
	.i(\I_cache|RAM_A~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[0]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[0]~output .bus_hold = "false";
defparam \RAM_A_out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[1]~output (
	.i(\I_cache|RAM_A~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[1]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[1]~output .bus_hold = "false";
defparam \RAM_A_out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[2]~output (
	.i(\I_cache|RAM_A~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[2]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[2]~output .bus_hold = "false";
defparam \RAM_A_out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[3]~output (
	.i(\I_cache|RAM_A~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[3]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[3]~output .bus_hold = "false";
defparam \RAM_A_out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[4]~output (
	.i(\I_cache|RAM_A~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[4]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[4]~output .bus_hold = "false";
defparam \RAM_A_out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[5]~output (
	.i(\I_cache|RAM_A~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[5]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[5]~output .bus_hold = "false";
defparam \RAM_A_out[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[6]~output (
	.i(\I_cache|RAM_A~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[6]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[6]~output .bus_hold = "false";
defparam \RAM_A_out[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[7]~output (
	.i(\I_cache|RAM_A~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[7]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[7]~output .bus_hold = "false";
defparam \RAM_A_out[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[8]~output (
	.i(\I_cache|RAM_A~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[8]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[8]~output .bus_hold = "false";
defparam \RAM_A_out[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[9]~output (
	.i(\I_cache|RAM_A~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[9]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[9]~output .bus_hold = "false";
defparam \RAM_A_out[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[10]~output (
	.i(\I_cache|RAM_A~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[10]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[10]~output .bus_hold = "false";
defparam \RAM_A_out[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[11]~output (
	.i(\I_cache|RAM_A~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[11]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[11]~output .bus_hold = "false";
defparam \RAM_A_out[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[12]~output (
	.i(\I_cache|RAM_A~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[12]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[12]~output .bus_hold = "false";
defparam \RAM_A_out[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[13]~output (
	.i(\I_cache|RAM_A~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[13]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[13]~output .bus_hold = "false";
defparam \RAM_A_out[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[14]~output (
	.i(\I_cache|RAM_A~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[14]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[14]~output .bus_hold = "false";
defparam \RAM_A_out[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[15]~output (
	.i(\I_cache|RAM_A~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[15]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[15]~output .bus_hold = "false";
defparam \RAM_A_out[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[16]~output (
	.i(\I_cache|RAM_A~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[16]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[16]~output .bus_hold = "false";
defparam \RAM_A_out[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[17]~output (
	.i(\I_cache|RAM_A~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[17]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[17]~output .bus_hold = "false";
defparam \RAM_A_out[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[18]~output (
	.i(\I_cache|RAM_A~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[18]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[18]~output .bus_hold = "false";
defparam \RAM_A_out[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[19]~output (
	.i(\I_cache|RAM_A~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[19]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[19]~output .bus_hold = "false";
defparam \RAM_A_out[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[20]~output (
	.i(\I_cache|RAM_A~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[20]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[20]~output .bus_hold = "false";
defparam \RAM_A_out[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[21]~output (
	.i(\I_cache|RAM_A~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[21]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[21]~output .bus_hold = "false";
defparam \RAM_A_out[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[22]~output (
	.i(\I_cache|RAM_A~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[22]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[22]~output .bus_hold = "false";
defparam \RAM_A_out[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[23]~output (
	.i(\I_cache|RAM_A~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[23]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[23]~output .bus_hold = "false";
defparam \RAM_A_out[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[24]~output (
	.i(\I_cache|RAM_A~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[24]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[24]~output .bus_hold = "false";
defparam \RAM_A_out[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[25]~output (
	.i(\I_cache|RAM_A~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[25]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[25]~output .bus_hold = "false";
defparam \RAM_A_out[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[26]~output (
	.i(\I_cache|RAM_A~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[26]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[26]~output .bus_hold = "false";
defparam \RAM_A_out[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[27]~output (
	.i(\I_cache|RAM_A~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[27]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[27]~output .bus_hold = "false";
defparam \RAM_A_out[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[28]~output (
	.i(\I_cache|RAM_A~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[28]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[28]~output .bus_hold = "false";
defparam \RAM_A_out[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[29]~output (
	.i(\I_cache|RAM_A~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[29]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[29]~output .bus_hold = "false";
defparam \RAM_A_out[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[30]~output (
	.i(\I_cache|RAM_A~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[30]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[30]~output .bus_hold = "false";
defparam \RAM_A_out[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \RAM_A_out[31]~output (
	.i(\I_cache|RAM_A~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAM_A_out[31]),
	.obar());
// synopsys translate_off
defparam \RAM_A_out[31]~output .bus_hold = "false";
defparam \RAM_A_out[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[0]~output (
	.i(\Mux12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[0]),
	.obar());
// synopsys translate_off
defparam \next_data[0]~output .bus_hold = "false";
defparam \next_data[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[1]~output (
	.i(!\Mux11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[1]),
	.obar());
// synopsys translate_off
defparam \next_data[1]~output .bus_hold = "false";
defparam \next_data[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[2]~output (
	.i(\Mux10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[2]),
	.obar());
// synopsys translate_off
defparam \next_data[2]~output .bus_hold = "false";
defparam \next_data[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[3]~output (
	.i(\Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[3]),
	.obar());
// synopsys translate_off
defparam \next_data[3]~output .bus_hold = "false";
defparam \next_data[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[4]),
	.obar());
// synopsys translate_off
defparam \next_data[4]~output .bus_hold = "false";
defparam \next_data[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[5]),
	.obar());
// synopsys translate_off
defparam \next_data[5]~output .bus_hold = "false";
defparam \next_data[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[6]),
	.obar());
// synopsys translate_off
defparam \next_data[6]~output .bus_hold = "false";
defparam \next_data[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[7]),
	.obar());
// synopsys translate_off
defparam \next_data[7]~output .bus_hold = "false";
defparam \next_data[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[8]),
	.obar());
// synopsys translate_off
defparam \next_data[8]~output .bus_hold = "false";
defparam \next_data[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[9]),
	.obar());
// synopsys translate_off
defparam \next_data[9]~output .bus_hold = "false";
defparam \next_data[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[10]),
	.obar());
// synopsys translate_off
defparam \next_data[10]~output .bus_hold = "false";
defparam \next_data[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[11]),
	.obar());
// synopsys translate_off
defparam \next_data[11]~output .bus_hold = "false";
defparam \next_data[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[12]),
	.obar());
// synopsys translate_off
defparam \next_data[12]~output .bus_hold = "false";
defparam \next_data[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[13]),
	.obar());
// synopsys translate_off
defparam \next_data[13]~output .bus_hold = "false";
defparam \next_data[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[14]),
	.obar());
// synopsys translate_off
defparam \next_data[14]~output .bus_hold = "false";
defparam \next_data[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[15]),
	.obar());
// synopsys translate_off
defparam \next_data[15]~output .bus_hold = "false";
defparam \next_data[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[16]),
	.obar());
// synopsys translate_off
defparam \next_data[16]~output .bus_hold = "false";
defparam \next_data[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[17]),
	.obar());
// synopsys translate_off
defparam \next_data[17]~output .bus_hold = "false";
defparam \next_data[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[18]),
	.obar());
// synopsys translate_off
defparam \next_data[18]~output .bus_hold = "false";
defparam \next_data[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[19]),
	.obar());
// synopsys translate_off
defparam \next_data[19]~output .bus_hold = "false";
defparam \next_data[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[20]),
	.obar());
// synopsys translate_off
defparam \next_data[20]~output .bus_hold = "false";
defparam \next_data[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[21]),
	.obar());
// synopsys translate_off
defparam \next_data[21]~output .bus_hold = "false";
defparam \next_data[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[22]),
	.obar());
// synopsys translate_off
defparam \next_data[22]~output .bus_hold = "false";
defparam \next_data[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[23]),
	.obar());
// synopsys translate_off
defparam \next_data[23]~output .bus_hold = "false";
defparam \next_data[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[24]),
	.obar());
// synopsys translate_off
defparam \next_data[24]~output .bus_hold = "false";
defparam \next_data[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[25]),
	.obar());
// synopsys translate_off
defparam \next_data[25]~output .bus_hold = "false";
defparam \next_data[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[26]),
	.obar());
// synopsys translate_off
defparam \next_data[26]~output .bus_hold = "false";
defparam \next_data[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[27]),
	.obar());
// synopsys translate_off
defparam \next_data[27]~output .bus_hold = "false";
defparam \next_data[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[28]),
	.obar());
// synopsys translate_off
defparam \next_data[28]~output .bus_hold = "false";
defparam \next_data[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[29]),
	.obar());
// synopsys translate_off
defparam \next_data[29]~output .bus_hold = "false";
defparam \next_data[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[30]),
	.obar());
// synopsys translate_off
defparam \next_data[30]~output .bus_hold = "false";
defparam \next_data[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_data[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_data[31]),
	.obar());
// synopsys translate_off
defparam \next_data[31]~output .bus_hold = "false";
defparam \next_data[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_req~output (
	.i(\Mux13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_req),
	.obar());
// synopsys translate_off
defparam \next_req~output .bus_hold = "false";
defparam \next_req~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[0]~output (
	.i(\D_cache|data_o[0]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[0]),
	.obar());
// synopsys translate_off
defparam \mem_o[0]~output .bus_hold = "false";
defparam \mem_o[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[1]~output (
	.i(\D_cache|data_o[1]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[1]),
	.obar());
// synopsys translate_off
defparam \mem_o[1]~output .bus_hold = "false";
defparam \mem_o[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[2]~output (
	.i(\D_cache|data_o[2]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[2]),
	.obar());
// synopsys translate_off
defparam \mem_o[2]~output .bus_hold = "false";
defparam \mem_o[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[3]~output (
	.i(\D_cache|data_o[3]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[3]),
	.obar());
// synopsys translate_off
defparam \mem_o[3]~output .bus_hold = "false";
defparam \mem_o[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[4]~output (
	.i(\D_cache|data_o[4]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[4]),
	.obar());
// synopsys translate_off
defparam \mem_o[4]~output .bus_hold = "false";
defparam \mem_o[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[5]~output (
	.i(\D_cache|data_o[5]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[5]),
	.obar());
// synopsys translate_off
defparam \mem_o[5]~output .bus_hold = "false";
defparam \mem_o[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[6]~output (
	.i(\D_cache|data_o[6]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[6]),
	.obar());
// synopsys translate_off
defparam \mem_o[6]~output .bus_hold = "false";
defparam \mem_o[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[7]~output (
	.i(\D_cache|data_o[7]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[7]),
	.obar());
// synopsys translate_off
defparam \mem_o[7]~output .bus_hold = "false";
defparam \mem_o[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[8]~output (
	.i(\D_cache|data_o[8]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[8]),
	.obar());
// synopsys translate_off
defparam \mem_o[8]~output .bus_hold = "false";
defparam \mem_o[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[9]~output (
	.i(\D_cache|data_o[9]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[9]),
	.obar());
// synopsys translate_off
defparam \mem_o[9]~output .bus_hold = "false";
defparam \mem_o[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[10]~output (
	.i(\D_cache|data_o[10]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[10]),
	.obar());
// synopsys translate_off
defparam \mem_o[10]~output .bus_hold = "false";
defparam \mem_o[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[11]~output (
	.i(\D_cache|data_o[11]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[11]),
	.obar());
// synopsys translate_off
defparam \mem_o[11]~output .bus_hold = "false";
defparam \mem_o[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[12]~output (
	.i(\D_cache|data_o[12]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[12]),
	.obar());
// synopsys translate_off
defparam \mem_o[12]~output .bus_hold = "false";
defparam \mem_o[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[13]~output (
	.i(\D_cache|data_o[13]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[13]),
	.obar());
// synopsys translate_off
defparam \mem_o[13]~output .bus_hold = "false";
defparam \mem_o[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[14]~output (
	.i(\D_cache|data_o[14]~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[14]),
	.obar());
// synopsys translate_off
defparam \mem_o[14]~output .bus_hold = "false";
defparam \mem_o[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[15]~output (
	.i(\D_cache|data_o[15]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[15]),
	.obar());
// synopsys translate_off
defparam \mem_o[15]~output .bus_hold = "false";
defparam \mem_o[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[16]~output (
	.i(\D_cache|data_o[16]~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[16]),
	.obar());
// synopsys translate_off
defparam \mem_o[16]~output .bus_hold = "false";
defparam \mem_o[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[17]~output (
	.i(\D_cache|data_o[17]~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[17]),
	.obar());
// synopsys translate_off
defparam \mem_o[17]~output .bus_hold = "false";
defparam \mem_o[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[18]~output (
	.i(\D_cache|data_o[18]~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[18]),
	.obar());
// synopsys translate_off
defparam \mem_o[18]~output .bus_hold = "false";
defparam \mem_o[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[19]~output (
	.i(\D_cache|data_o[19]~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[19]),
	.obar());
// synopsys translate_off
defparam \mem_o[19]~output .bus_hold = "false";
defparam \mem_o[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[20]~output (
	.i(\D_cache|data_o[20]~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[20]),
	.obar());
// synopsys translate_off
defparam \mem_o[20]~output .bus_hold = "false";
defparam \mem_o[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[21]~output (
	.i(\D_cache|data_o[21]~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[21]),
	.obar());
// synopsys translate_off
defparam \mem_o[21]~output .bus_hold = "false";
defparam \mem_o[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[22]~output (
	.i(\D_cache|data_o[22]~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[22]),
	.obar());
// synopsys translate_off
defparam \mem_o[22]~output .bus_hold = "false";
defparam \mem_o[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[23]~output (
	.i(\D_cache|data_o[23]~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[23]),
	.obar());
// synopsys translate_off
defparam \mem_o[23]~output .bus_hold = "false";
defparam \mem_o[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[24]~output (
	.i(\D_cache|data_o[24]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[24]),
	.obar());
// synopsys translate_off
defparam \mem_o[24]~output .bus_hold = "false";
defparam \mem_o[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[25]~output (
	.i(\D_cache|data_o[25]~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[25]),
	.obar());
// synopsys translate_off
defparam \mem_o[25]~output .bus_hold = "false";
defparam \mem_o[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[26]~output (
	.i(\D_cache|data_o[26]~81_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[26]),
	.obar());
// synopsys translate_off
defparam \mem_o[26]~output .bus_hold = "false";
defparam \mem_o[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[27]~output (
	.i(\D_cache|data_o[27]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[27]),
	.obar());
// synopsys translate_off
defparam \mem_o[27]~output .bus_hold = "false";
defparam \mem_o[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[28]~output (
	.i(\D_cache|data_o[28]~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[28]),
	.obar());
// synopsys translate_off
defparam \mem_o[28]~output .bus_hold = "false";
defparam \mem_o[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[29]~output (
	.i(\D_cache|data_o[29]~88_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[29]),
	.obar());
// synopsys translate_off
defparam \mem_o[29]~output .bus_hold = "false";
defparam \mem_o[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[30]~output (
	.i(\D_cache|data_o[30]~90_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[30]),
	.obar());
// synopsys translate_off
defparam \mem_o[30]~output .bus_hold = "false";
defparam \mem_o[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_o[31]~output (
	.i(\D_cache|data_o[31]~92_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_o[31]),
	.obar());
// synopsys translate_off
defparam \mem_o[31]~output .bus_hold = "false";
defparam \mem_o[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mem_ready~output (
	.i(\D_cache|ready_o~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_ready),
	.obar());
// synopsys translate_off
defparam \mem_ready~output .bus_hold = "false";
defparam \mem_ready~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \i[0]~3 (
// Equation(s):
// \i[0]~3_combout  = i[0] $ (VCC)
// \i[0]~4  = CARRY(i[0])

	.dataa(i[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i[0]~3_combout ),
	.cout(\i[0]~4 ));
// synopsys translate_off
defparam \i[0]~3 .lut_mask = 16'h55AA;
defparam \i[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \clr~input (
	.i(clr),
	.ibar(gnd),
	.o(\clr~input_o ));
// synopsys translate_off
defparam \clr~input .bus_hold = "false";
defparam \clr~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_reg~0 (
// Equation(s):
// \D_cache|data_reg~0_combout  = (\D_cache|data_reg [5]) # ((\clr~input_o ) # (!\CPU_stall~1_combout ))

	.dataa(\D_cache|data_reg [5]),
	.datab(\clr~input_o ),
	.datac(gnd),
	.datad(\CPU_stall~1_combout ),
	.cin(gnd),
	.combout(\D_cache|data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_reg~0 .lut_mask = 16'hEEFF;
defparam \D_cache|data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|data_reg[5] (
	.clk(\clk~input_o ),
	.d(\D_cache|data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|data_reg[5] .is_wysiwyg = "true";
defparam \D_cache|data_reg[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \address~0 (
// Equation(s):
// \address~0_combout  = ((i[2] & !i[1])) # (!i[0])

	.dataa(i[2]),
	.datab(gnd),
	.datac(i[1]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\address~0_combout ),
	.cout());
// synopsys translate_off
defparam \address~0 .lut_mask = 16'h0AFF;
defparam \address~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|addr_reg~0 (
// Equation(s):
// \I_cache|addr_reg~0_combout  = (!\clr~input_o  & ((\CPU_stall~1_combout  & (\I_cache|addr_reg [2])) # (!\CPU_stall~1_combout  & ((!\address~0_combout )))))

	.dataa(\I_cache|addr_reg [2]),
	.datab(\CPU_stall~1_combout ),
	.datac(\address~0_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|addr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|addr_reg~0 .lut_mask = 16'h008B;
defparam \I_cache|addr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|addr_reg[2] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|addr_reg[2] .is_wysiwyg = "true";
defparam \I_cache|addr_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|TAG_A_rtl_0_bypass[1] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_A_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \I_cache|TAG_A_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \address~1 (
// Equation(s):
// \address~1_combout  = (i[2] & (!i[0] & !i[1]))

	.dataa(i[2]),
	.datab(gnd),
	.datac(i[0]),
	.datad(i[1]),
	.cin(gnd),
	.combout(\address~1_combout ),
	.cout());
// synopsys translate_off
defparam \address~1 .lut_mask = 16'h000A;
defparam \address~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|addr_reg~1 (
// Equation(s):
// \I_cache|addr_reg~1_combout  = (!\clr~input_o  & ((\CPU_stall~1_combout  & (\I_cache|addr_reg [3])) # (!\CPU_stall~1_combout  & ((\address~1_combout )))))

	.dataa(\I_cache|addr_reg [3]),
	.datab(\address~1_combout ),
	.datac(\CPU_stall~1_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|addr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|addr_reg~1 .lut_mask = 16'h00AC;
defparam \I_cache|addr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|addr_reg[3] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|addr_reg[3] .is_wysiwyg = "true";
defparam \I_cache|addr_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|TAG_A_rtl_0_bypass[3] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_A_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \I_cache|TAG_A_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_B.raddr_a[1]~1 (
// Equation(s):
// \I_cache|RAM_B.raddr_a[1]~1_combout  = (\CPU_stall~1_combout  & ((\clr~input_o  & (\address~1_combout )) # (!\clr~input_o  & ((\I_cache|addr_reg [3]))))) # (!\CPU_stall~1_combout  & (\address~1_combout ))

	.dataa(\address~1_combout ),
	.datab(\I_cache|addr_reg [3]),
	.datac(\CPU_stall~1_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|RAM_B.raddr_a[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B.raddr_a[1]~1 .lut_mask = 16'hAACA;
defparam \I_cache|RAM_B.raddr_a[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|TAG_A_rtl_0_bypass[4] (
	.clk(\clk~input_o ),
	.d(\I_cache|RAM_B.raddr_a[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_A_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \I_cache|TAG_A_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_B.raddr_a[0]~0 (
// Equation(s):
// \I_cache|RAM_B.raddr_a[0]~0_combout  = (\CPU_stall~1_combout  & ((\clr~input_o  & ((!\address~0_combout ))) # (!\clr~input_o  & (\I_cache|addr_reg [2])))) # (!\CPU_stall~1_combout  & (((!\address~0_combout ))))

	.dataa(\I_cache|addr_reg [2]),
	.datab(\CPU_stall~1_combout ),
	.datac(\clr~input_o ),
	.datad(\address~0_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_B.raddr_a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B.raddr_a[0]~0 .lut_mask = 16'h08FB;
defparam \I_cache|RAM_B.raddr_a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|TAG_A_rtl_0_bypass[2] (
	.clk(\clk~input_o ),
	.d(\I_cache|RAM_B.raddr_a[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_A_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \I_cache|TAG_A_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~0 (
// Equation(s):
// \I_cache|TAG_A~0_combout  = (\I_cache|TAG_A_rtl_0_bypass [1] & (\I_cache|TAG_A_rtl_0_bypass [2] & (\I_cache|TAG_A_rtl_0_bypass [3] $ (!\I_cache|TAG_A_rtl_0_bypass [4])))) # (!\I_cache|TAG_A_rtl_0_bypass [1] & (!\I_cache|TAG_A_rtl_0_bypass [2] & 
// (\I_cache|TAG_A_rtl_0_bypass [3] $ (!\I_cache|TAG_A_rtl_0_bypass [4]))))

	.dataa(\I_cache|TAG_A_rtl_0_bypass [1]),
	.datab(\I_cache|TAG_A_rtl_0_bypass [3]),
	.datac(\I_cache|TAG_A_rtl_0_bypass [4]),
	.datad(\I_cache|TAG_A_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\I_cache|TAG_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~0 .lut_mask = 16'h8241;
defparam \I_cache|TAG_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \bus_control_0|state~0 (
// Equation(s):
// \bus_control_0|state~0_combout  = (\bus_control_0|state~q  & (((!\bus_control_0|grant[0]~2_combout  & !\bus_control_0|grant[1]~1_combout )) # (!\memory|ready~q ))) # (!\bus_control_0|state~q  & ((\bus_control_0|grant[0]~2_combout ) # 
// ((\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\bus_control_0|state~q ),
	.datad(\memory|ready~q ),
	.cin(gnd),
	.combout(\bus_control_0|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_control_0|state~0 .lut_mask = 16'h1EFE;
defparam \bus_control_0|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bus_control_0|state (
	.clk(\clk~input_o ),
	.d(\bus_control_0|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_control_0|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_control_0|state .is_wysiwyg = "true";
defparam \bus_control_0|state .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|ready_in~0 (
// Equation(s):
// \I_cache|ready_in~0_combout  = (\memory|ready~q  & ((\bus_control_0|state~q  & (\bus_control_0|grant_reg [0])) # (!\bus_control_0|state~q  & ((\I_cache|BUS_req~1_combout )))))

	.dataa(\memory|ready~q ),
	.datab(\bus_control_0|grant_reg [0]),
	.datac(\I_cache|BUS_req~1_combout ),
	.datad(\bus_control_0|state~q ),
	.cin(gnd),
	.combout(\I_cache|ready_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|ready_in~0 .lut_mask = 16'h88A0;
defparam \I_cache|ready_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \address~2 (
// Equation(s):
// \address~2_combout  = (i[2] & (i[0] & !i[1]))

	.dataa(i[2]),
	.datab(i[0]),
	.datac(gnd),
	.datad(i[1]),
	.cin(gnd),
	.combout(\address~2_combout ),
	.cout());
// synopsys translate_off
defparam \address~2 .lut_mask = 16'h0088;
defparam \address~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|addr_reg~2 (
// Equation(s):
// \I_cache|addr_reg~2_combout  = (!\clr~input_o  & ((\CPU_stall~1_combout  & (\I_cache|addr_reg [4])) # (!\CPU_stall~1_combout  & ((\address~2_combout )))))

	.dataa(\I_cache|addr_reg [4]),
	.datab(\address~2_combout ),
	.datac(\CPU_stall~1_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|addr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|addr_reg~2 .lut_mask = 16'h00AC;
defparam \I_cache|addr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|addr_reg[4] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|addr_reg[4] .is_wysiwyg = "true";
defparam \I_cache|addr_reg[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_B.raddr_a[2]~2 (
// Equation(s):
// \I_cache|RAM_B.raddr_a[2]~2_combout  = (\CPU_stall~1_combout  & ((\clr~input_o  & (\address~2_combout )) # (!\clr~input_o  & ((\I_cache|addr_reg [4]))))) # (!\CPU_stall~1_combout  & (\address~2_combout ))

	.dataa(\address~2_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\CPU_stall~1_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|RAM_B.raddr_a[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B.raddr_a[2]~2 .lut_mask = 16'hAACA;
defparam \I_cache|RAM_B.raddr_a[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|NO_CACHE~0 (
// Equation(s):
// \I_cache|NO_CACHE~0_combout  = (!\I_cache|RAM_B.raddr_a[1]~1_combout  & (\I_cache|RAM_B.raddr_a[0]~0_combout  & \I_cache|RAM_B.raddr_a[2]~2_combout ))

	.dataa(\I_cache|RAM_B.raddr_a[1]~1_combout ),
	.datab(gnd),
	.datac(\I_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\I_cache|RAM_B.raddr_a[2]~2_combout ),
	.cin(gnd),
	.combout(\I_cache|NO_CACHE~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|NO_CACHE~0 .lut_mask = 16'h5000;
defparam \I_cache|NO_CACHE~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|NO_CACHE (
	.clk(\clk~input_o ),
	.d(\I_cache|NO_CACHE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|NO_CACHE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|NO_CACHE .is_wysiwyg = "true";
defparam \I_cache|NO_CACHE .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|WE_A_o~0 (
// Equation(s):
// \I_cache|WE_A_o~0_combout  = (\I_cache|ready_in~0_combout  & !\I_cache|NO_CACHE~q )

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\I_cache|WE_A_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_A_o~0 .lut_mask = 16'h00AA;
defparam \I_cache|WE_A_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~5 (
// Equation(s):
// \I_cache|Equal1~5_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18~portbdataout ) # 
// (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19~portbdataout )))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~5 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~6 (
// Equation(s):
// \I_cache|Equal1~6_combout  = (\I_cache|Equal1~5_combout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21~portbdataout ) # 
// (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22~portbdataout )))

	.dataa(\I_cache|Equal1~5_combout ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~6 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|TAG_B_rtl_0_bypass[1] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_B_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \I_cache|TAG_B_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|TAG_B_rtl_0_bypass[3] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_B_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \I_cache|TAG_B_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|TAG_B_rtl_0_bypass[4] (
	.clk(\clk~input_o ),
	.d(\I_cache|RAM_B.raddr_a[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_B_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \I_cache|TAG_B_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|TAG_B_rtl_0_bypass[2] (
	.clk(\clk~input_o ),
	.d(\I_cache|RAM_B.raddr_a[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_B_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \I_cache|TAG_B_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_B~0 (
// Equation(s):
// \I_cache|TAG_B~0_combout  = (\I_cache|TAG_B_rtl_0_bypass [1] & (\I_cache|TAG_B_rtl_0_bypass [2] & (\I_cache|TAG_B_rtl_0_bypass [3] $ (!\I_cache|TAG_B_rtl_0_bypass [4])))) # (!\I_cache|TAG_B_rtl_0_bypass [1] & (!\I_cache|TAG_B_rtl_0_bypass [2] & 
// (\I_cache|TAG_B_rtl_0_bypass [3] $ (!\I_cache|TAG_B_rtl_0_bypass [4]))))

	.dataa(\I_cache|TAG_B_rtl_0_bypass [1]),
	.datab(\I_cache|TAG_B_rtl_0_bypass [3]),
	.datac(\I_cache|TAG_B_rtl_0_bypass [4]),
	.datad(\I_cache|TAG_B_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\I_cache|TAG_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_B~0 .lut_mask = 16'h8241;
defparam \I_cache|TAG_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|TAG_B_rtl_0_bypass[0] (
	.clk(\clk~input_o ),
	.d(\I_cache|WE_B_o~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_B_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \I_cache|TAG_B_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|TAG_B_rtl_0_bypass[5] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_B_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \I_cache|TAG_B_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|TAG_B_rtl_0_bypass[6] (
	.clk(\clk~input_o ),
	.d(\I_cache|RAM_B.raddr_a[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_B_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \I_cache|TAG_B_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_B~1 (
// Equation(s):
// \I_cache|TAG_B~1_combout  = (\I_cache|TAG_B~0_combout  & (\I_cache|TAG_B_rtl_0_bypass [0] & (\I_cache|TAG_B_rtl_0_bypass [5] $ (!\I_cache|TAG_B_rtl_0_bypass [6]))))

	.dataa(\I_cache|TAG_B~0_combout ),
	.datab(\I_cache|TAG_B_rtl_0_bypass [0]),
	.datac(\I_cache|TAG_B_rtl_0_bypass [5]),
	.datad(\I_cache|TAG_B_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\I_cache|TAG_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_B~1 .lut_mask = 16'h8008;
defparam \I_cache|TAG_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~7 (
// Equation(s):
// \I_cache|Equal1~7_combout  = (!\I_cache|TAG_B~1_combout  & ((\I_cache|Equal1~4_combout ) # (\I_cache|Equal1~6_combout )))

	.dataa(\I_cache|Equal1~4_combout ),
	.datab(\I_cache|Equal1~6_combout ),
	.datac(gnd),
	.datad(\I_cache|TAG_B~1_combout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~7 .lut_mask = 16'h00EE;
defparam \I_cache|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[5] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[5] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~0 (
// Equation(s):
// \I_cache|VALID_A~0_combout  = (\I_cache|addr_reg [2] & !\I_cache|addr_reg [3])

	.dataa(\I_cache|addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_cache|addr_reg [3]),
	.cin(gnd),
	.combout(\I_cache|VALID_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~0 .lut_mask = 16'h00AA;
defparam \I_cache|VALID_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~0 (
// Equation(s):
// \I_cache|VALID_B~0_combout  = (\I_cache|addr_reg [4] & \I_cache|WE_B_o~1_combout )

	.dataa(\I_cache|addr_reg [4]),
	.datab(\I_cache|WE_B_o~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~0 .lut_mask = 16'h8888;
defparam \I_cache|VALID_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~1 (
// Equation(s):
// \I_cache|VALID_B~1_combout  = (!\clr~input_o  & ((\I_cache|VALID_B [5]) # ((\I_cache|VALID_A~0_combout  & \I_cache|VALID_B~0_combout ))))

	.dataa(\I_cache|VALID_B [5]),
	.datab(\I_cache|VALID_A~0_combout ),
	.datac(\I_cache|VALID_B~0_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~1 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[6] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[6] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~1 (
// Equation(s):
// \I_cache|VALID_A~1_combout  = (\I_cache|addr_reg [3] & !\I_cache|addr_reg [2])

	.dataa(\I_cache|addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_cache|addr_reg [2]),
	.cin(gnd),
	.combout(\I_cache|VALID_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~1 .lut_mask = 16'h00AA;
defparam \I_cache|VALID_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~2 (
// Equation(s):
// \I_cache|VALID_B~2_combout  = (!\clr~input_o  & ((\I_cache|VALID_B [6]) # ((\I_cache|VALID_A~1_combout  & \I_cache|VALID_B~0_combout ))))

	.dataa(\I_cache|VALID_B [6]),
	.datab(\I_cache|VALID_A~1_combout ),
	.datac(\I_cache|VALID_B~0_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~2 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[4] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[4] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~2 (
// Equation(s):
// \I_cache|VALID_A~2_combout  = (!\I_cache|addr_reg [2] & !\I_cache|addr_reg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_cache|addr_reg [2]),
	.datad(\I_cache|addr_reg [3]),
	.cin(gnd),
	.combout(\I_cache|VALID_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~2 .lut_mask = 16'h000F;
defparam \I_cache|VALID_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~3 (
// Equation(s):
// \I_cache|VALID_B~3_combout  = (!\clr~input_o  & ((\I_cache|VALID_B [4]) # ((\I_cache|VALID_A~2_combout  & \I_cache|VALID_B~0_combout ))))

	.dataa(\I_cache|VALID_B [4]),
	.datab(\I_cache|VALID_A~2_combout ),
	.datac(\I_cache|VALID_B~0_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~3 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux1~0 (
// Equation(s):
// \I_cache|Mux1~0_combout  = (\I_cache|RAM_B.raddr_a[0]~0_combout  & (((\I_cache|RAM_B.raddr_a[1]~1_combout )))) # (!\I_cache|RAM_B.raddr_a[0]~0_combout  & ((\I_cache|RAM_B.raddr_a[1]~1_combout  & (\I_cache|VALID_B~2_combout )) # 
// (!\I_cache|RAM_B.raddr_a[1]~1_combout  & ((\I_cache|VALID_B~3_combout )))))

	.dataa(\I_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\I_cache|VALID_B~2_combout ),
	.datac(\I_cache|RAM_B.raddr_a[1]~1_combout ),
	.datad(\I_cache|VALID_B~3_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~0 .lut_mask = 16'hE5E0;
defparam \I_cache|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[7] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[7] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~3 (
// Equation(s):
// \I_cache|VALID_A~3_combout  = (\I_cache|addr_reg [2] & (\I_cache|addr_reg [3] & \I_cache|addr_reg [4]))

	.dataa(\I_cache|addr_reg [2]),
	.datab(\I_cache|addr_reg [3]),
	.datac(\I_cache|addr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~3 .lut_mask = 16'h8080;
defparam \I_cache|VALID_A~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~4 (
// Equation(s):
// \I_cache|VALID_B~4_combout  = (!\clr~input_o  & ((\I_cache|VALID_B [7]) # ((\I_cache|WE_B_o~1_combout  & \I_cache|VALID_A~3_combout ))))

	.dataa(\I_cache|VALID_B [7]),
	.datab(\I_cache|WE_B_o~1_combout ),
	.datac(\I_cache|VALID_A~3_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~4 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_B~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux1~1 (
// Equation(s):
// \I_cache|Mux1~1_combout  = (\I_cache|RAM_B.raddr_a[0]~0_combout  & ((\I_cache|Mux1~0_combout  & ((\I_cache|VALID_B~4_combout ))) # (!\I_cache|Mux1~0_combout  & (\I_cache|VALID_B~1_combout )))) # (!\I_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\I_cache|Mux1~0_combout ))))

	.dataa(\I_cache|VALID_B~1_combout ),
	.datab(\I_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\I_cache|Mux1~0_combout ),
	.datad(\I_cache|VALID_B~4_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~1 .lut_mask = 16'hF838;
defparam \I_cache|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[2] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[2] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~5 (
// Equation(s):
// \I_cache|VALID_B~5_combout  = (\I_cache|WE_B_o~1_combout  & !\I_cache|addr_reg [4])

	.dataa(\I_cache|WE_B_o~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_cache|addr_reg [4]),
	.cin(gnd),
	.combout(\I_cache|VALID_B~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~5 .lut_mask = 16'h00AA;
defparam \I_cache|VALID_B~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~6 (
// Equation(s):
// \I_cache|VALID_B~6_combout  = (!\clr~input_o  & ((\I_cache|VALID_B [2]) # ((\I_cache|VALID_A~1_combout  & \I_cache|VALID_B~5_combout ))))

	.dataa(\I_cache|VALID_B [2]),
	.datab(\I_cache|VALID_A~1_combout ),
	.datac(\I_cache|VALID_B~5_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~6 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_B~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[1] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[1] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~7 (
// Equation(s):
// \I_cache|VALID_B~7_combout  = (!\clr~input_o  & ((\I_cache|VALID_B [1]) # ((\I_cache|VALID_A~0_combout  & \I_cache|VALID_B~5_combout ))))

	.dataa(\I_cache|VALID_B [1]),
	.datab(\I_cache|VALID_A~0_combout ),
	.datac(\I_cache|VALID_B~5_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~7 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_B~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[0] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[0] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~4 (
// Equation(s):
// \I_cache|VALID_A~4_combout  = (!\I_cache|addr_reg [2] & (!\I_cache|addr_reg [3] & !\I_cache|addr_reg [4]))

	.dataa(gnd),
	.datab(\I_cache|addr_reg [2]),
	.datac(\I_cache|addr_reg [3]),
	.datad(\I_cache|addr_reg [4]),
	.cin(gnd),
	.combout(\I_cache|VALID_A~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~4 .lut_mask = 16'h0003;
defparam \I_cache|VALID_A~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~8 (
// Equation(s):
// \I_cache|VALID_B~8_combout  = (!\clr~input_o  & ((\I_cache|VALID_B [0]) # ((\I_cache|WE_B_o~1_combout  & \I_cache|VALID_A~4_combout ))))

	.dataa(\I_cache|VALID_B [0]),
	.datab(\I_cache|WE_B_o~1_combout ),
	.datac(\I_cache|VALID_A~4_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~8 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_B~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux1~2 (
// Equation(s):
// \I_cache|Mux1~2_combout  = (\I_cache|RAM_B.raddr_a[1]~1_combout  & (((\I_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\I_cache|RAM_B.raddr_a[1]~1_combout  & ((\I_cache|RAM_B.raddr_a[0]~0_combout  & (\I_cache|VALID_B~7_combout )) # 
// (!\I_cache|RAM_B.raddr_a[0]~0_combout  & ((\I_cache|VALID_B~8_combout )))))

	.dataa(\I_cache|RAM_B.raddr_a[1]~1_combout ),
	.datab(\I_cache|VALID_B~7_combout ),
	.datac(\I_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\I_cache|VALID_B~8_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~2 .lut_mask = 16'hE5E0;
defparam \I_cache|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[3] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[3] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~9 (
// Equation(s):
// \I_cache|VALID_B~9_combout  = (\I_cache|addr_reg [2] & (\I_cache|addr_reg [3] & !\I_cache|addr_reg [4]))

	.dataa(\I_cache|addr_reg [2]),
	.datab(\I_cache|addr_reg [3]),
	.datac(gnd),
	.datad(\I_cache|addr_reg [4]),
	.cin(gnd),
	.combout(\I_cache|VALID_B~9_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~9 .lut_mask = 16'h0088;
defparam \I_cache|VALID_B~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~10 (
// Equation(s):
// \I_cache|VALID_B~10_combout  = (!\clr~input_o  & ((\I_cache|VALID_B [3]) # ((\I_cache|WE_B_o~1_combout  & \I_cache|VALID_B~9_combout ))))

	.dataa(\I_cache|VALID_B [3]),
	.datab(\I_cache|WE_B_o~1_combout ),
	.datac(\I_cache|VALID_B~9_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~10_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~10 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_B~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux1~3 (
// Equation(s):
// \I_cache|Mux1~3_combout  = (\I_cache|RAM_B.raddr_a[1]~1_combout  & ((\I_cache|Mux1~2_combout  & ((\I_cache|VALID_B~10_combout ))) # (!\I_cache|Mux1~2_combout  & (\I_cache|VALID_B~6_combout )))) # (!\I_cache|RAM_B.raddr_a[1]~1_combout  & 
// (((\I_cache|Mux1~2_combout ))))

	.dataa(\I_cache|VALID_B~6_combout ),
	.datab(\I_cache|RAM_B.raddr_a[1]~1_combout ),
	.datac(\I_cache|Mux1~2_combout ),
	.datad(\I_cache|VALID_B~10_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~3 .lut_mask = 16'hF838;
defparam \I_cache|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux1~4 (
// Equation(s):
// \I_cache|Mux1~4_combout  = (\I_cache|RAM_B.raddr_a[2]~2_combout  & (\I_cache|Mux1~1_combout )) # (!\I_cache|RAM_B.raddr_a[2]~2_combout  & ((\I_cache|Mux1~3_combout )))

	.dataa(\I_cache|Mux1~1_combout ),
	.datab(\I_cache|Mux1~3_combout ),
	.datac(gnd),
	.datad(\I_cache|RAM_B.raddr_a[2]~2_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~4 .lut_mask = 16'hAACC;
defparam \I_cache|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B_out (
	.clk(\clk~input_o ),
	.d(\I_cache|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B_out .is_wysiwyg = "true";
defparam \I_cache|VALID_B_out .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|random~0 (
// Equation(s):
// \D_cache|random~0_combout  = !\D_cache|random~q 

	.dataa(\D_cache|random~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\D_cache|random~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|random~0 .lut_mask = 16'h5555;
defparam \D_cache|random~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|random (
	.clk(\clk~input_o ),
	.d(\D_cache|random~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|random~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|random .is_wysiwyg = "true";
defparam \D_cache|random .power_up = "low";
// synopsys translate_on

dffeas \I_cache|VALID_A[5] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[5] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~5 (
// Equation(s):
// \I_cache|VALID_A~5_combout  = (\I_cache|addr_reg [4] & \I_cache|WE_A_o~2_combout )

	.dataa(\I_cache|addr_reg [4]),
	.datab(\I_cache|WE_A_o~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~5 .lut_mask = 16'h8888;
defparam \I_cache|VALID_A~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~6 (
// Equation(s):
// \I_cache|VALID_A~6_combout  = (!\clr~input_o  & ((\I_cache|VALID_A [5]) # ((\I_cache|VALID_A~0_combout  & \I_cache|VALID_A~5_combout ))))

	.dataa(\I_cache|VALID_A [5]),
	.datab(\I_cache|VALID_A~0_combout ),
	.datac(\I_cache|VALID_A~5_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~6 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_A~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[6] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[6] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~7 (
// Equation(s):
// \I_cache|VALID_A~7_combout  = (!\clr~input_o  & ((\I_cache|VALID_A [6]) # ((\I_cache|VALID_A~5_combout  & \I_cache|VALID_A~1_combout ))))

	.dataa(\I_cache|VALID_A [6]),
	.datab(\I_cache|VALID_A~5_combout ),
	.datac(\I_cache|VALID_A~1_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~7 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_A~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[4] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[4] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~8 (
// Equation(s):
// \I_cache|VALID_A~8_combout  = (!\clr~input_o  & ((\I_cache|VALID_A [4]) # ((\I_cache|VALID_A~5_combout  & \I_cache|VALID_A~2_combout ))))

	.dataa(\I_cache|VALID_A [4]),
	.datab(\I_cache|VALID_A~5_combout ),
	.datac(\I_cache|VALID_A~2_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~8 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_A~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux0~0 (
// Equation(s):
// \I_cache|Mux0~0_combout  = (\I_cache|RAM_B.raddr_a[0]~0_combout  & (((\I_cache|RAM_B.raddr_a[1]~1_combout )))) # (!\I_cache|RAM_B.raddr_a[0]~0_combout  & ((\I_cache|RAM_B.raddr_a[1]~1_combout  & (\I_cache|VALID_A~7_combout )) # 
// (!\I_cache|RAM_B.raddr_a[1]~1_combout  & ((\I_cache|VALID_A~8_combout )))))

	.dataa(\I_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\I_cache|VALID_A~7_combout ),
	.datac(\I_cache|RAM_B.raddr_a[1]~1_combout ),
	.datad(\I_cache|VALID_A~8_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~0 .lut_mask = 16'hE5E0;
defparam \I_cache|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[7] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[7] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~9 (
// Equation(s):
// \I_cache|VALID_A~9_combout  = (!\clr~input_o  & ((\I_cache|VALID_A [7]) # ((\I_cache|WE_A_o~2_combout  & \I_cache|VALID_A~3_combout ))))

	.dataa(\I_cache|VALID_A [7]),
	.datab(\I_cache|WE_A_o~2_combout ),
	.datac(\I_cache|VALID_A~3_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~9_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~9 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_A~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux0~1 (
// Equation(s):
// \I_cache|Mux0~1_combout  = (\I_cache|RAM_B.raddr_a[0]~0_combout  & ((\I_cache|Mux0~0_combout  & ((\I_cache|VALID_A~9_combout ))) # (!\I_cache|Mux0~0_combout  & (\I_cache|VALID_A~6_combout )))) # (!\I_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\I_cache|Mux0~0_combout ))))

	.dataa(\I_cache|VALID_A~6_combout ),
	.datab(\I_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\I_cache|Mux0~0_combout ),
	.datad(\I_cache|VALID_A~9_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~1 .lut_mask = 16'hF838;
defparam \I_cache|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[2] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[2] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~10 (
// Equation(s):
// \I_cache|VALID_A~10_combout  = (\I_cache|WE_A_o~2_combout  & !\I_cache|addr_reg [4])

	.dataa(\I_cache|WE_A_o~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_cache|addr_reg [4]),
	.cin(gnd),
	.combout(\I_cache|VALID_A~10_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~10 .lut_mask = 16'h00AA;
defparam \I_cache|VALID_A~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~11 (
// Equation(s):
// \I_cache|VALID_A~11_combout  = (!\clr~input_o  & ((\I_cache|VALID_A [2]) # ((\I_cache|VALID_A~1_combout  & \I_cache|VALID_A~10_combout ))))

	.dataa(\I_cache|VALID_A [2]),
	.datab(\I_cache|VALID_A~1_combout ),
	.datac(\I_cache|VALID_A~10_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~11_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~11 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_A~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[1] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[1] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~12 (
// Equation(s):
// \I_cache|VALID_A~12_combout  = (!\clr~input_o  & ((\I_cache|VALID_A [1]) # ((\I_cache|VALID_A~0_combout  & \I_cache|VALID_A~10_combout ))))

	.dataa(\I_cache|VALID_A [1]),
	.datab(\I_cache|VALID_A~0_combout ),
	.datac(\I_cache|VALID_A~10_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~12_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~12 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_A~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[0] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[0] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~13 (
// Equation(s):
// \I_cache|VALID_A~13_combout  = (!\clr~input_o  & ((\I_cache|VALID_A [0]) # ((\I_cache|WE_A_o~2_combout  & \I_cache|VALID_A~4_combout ))))

	.dataa(\I_cache|VALID_A [0]),
	.datab(\I_cache|WE_A_o~2_combout ),
	.datac(\I_cache|VALID_A~4_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~13_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~13 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_A~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux0~2 (
// Equation(s):
// \I_cache|Mux0~2_combout  = (\I_cache|RAM_B.raddr_a[1]~1_combout  & (((\I_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\I_cache|RAM_B.raddr_a[1]~1_combout  & ((\I_cache|RAM_B.raddr_a[0]~0_combout  & (\I_cache|VALID_A~12_combout )) # 
// (!\I_cache|RAM_B.raddr_a[0]~0_combout  & ((\I_cache|VALID_A~13_combout )))))

	.dataa(\I_cache|RAM_B.raddr_a[1]~1_combout ),
	.datab(\I_cache|VALID_A~12_combout ),
	.datac(\I_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\I_cache|VALID_A~13_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~2 .lut_mask = 16'hE5E0;
defparam \I_cache|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[3] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[3] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~14 (
// Equation(s):
// \I_cache|VALID_A~14_combout  = (!\clr~input_o  & ((\I_cache|VALID_A [3]) # ((\I_cache|WE_A_o~2_combout  & \I_cache|VALID_B~9_combout ))))

	.dataa(\I_cache|VALID_A [3]),
	.datab(\I_cache|WE_A_o~2_combout ),
	.datac(\I_cache|VALID_B~9_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~14_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~14 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_A~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux0~3 (
// Equation(s):
// \I_cache|Mux0~3_combout  = (\I_cache|RAM_B.raddr_a[1]~1_combout  & ((\I_cache|Mux0~2_combout  & ((\I_cache|VALID_A~14_combout ))) # (!\I_cache|Mux0~2_combout  & (\I_cache|VALID_A~11_combout )))) # (!\I_cache|RAM_B.raddr_a[1]~1_combout  & 
// (((\I_cache|Mux0~2_combout ))))

	.dataa(\I_cache|VALID_A~11_combout ),
	.datab(\I_cache|RAM_B.raddr_a[1]~1_combout ),
	.datac(\I_cache|Mux0~2_combout ),
	.datad(\I_cache|VALID_A~14_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~3 .lut_mask = 16'hF838;
defparam \I_cache|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux0~4 (
// Equation(s):
// \I_cache|Mux0~4_combout  = (\I_cache|RAM_B.raddr_a[2]~2_combout  & (\I_cache|Mux0~1_combout )) # (!\I_cache|RAM_B.raddr_a[2]~2_combout  & ((\I_cache|Mux0~3_combout )))

	.dataa(\I_cache|Mux0~1_combout ),
	.datab(\I_cache|Mux0~3_combout ),
	.datac(gnd),
	.datad(\I_cache|RAM_B.raddr_a[2]~2_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~4 .lut_mask = 16'hAACC;
defparam \I_cache|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A_out (
	.clk(\clk~input_o ),
	.d(\I_cache|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A_out .is_wysiwyg = "true";
defparam \I_cache|VALID_A_out .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|WE_A_o~1 (
// Equation(s):
// \I_cache|WE_A_o~1_combout  = (\I_cache|VALID_B_out~q  & ((\D_cache|random~q ) # (!\I_cache|VALID_A_out~q ))) # (!\I_cache|VALID_B_out~q  & (\D_cache|random~q  & !\I_cache|VALID_A_out~q ))

	.dataa(\I_cache|VALID_B_out~q ),
	.datab(\D_cache|random~q ),
	.datac(gnd),
	.datad(\I_cache|VALID_A_out~q ),
	.cin(gnd),
	.combout(\I_cache|WE_A_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_A_o~1 .lut_mask = 16'h88EE;
defparam \I_cache|WE_A_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|WE_A_o~2 (
// Equation(s):
// \I_cache|WE_A_o~2_combout  = (\I_cache|WE_A_o~0_combout  & (((\I_cache|Equal1~7_combout  & \I_cache|WE_A_o~1_combout )) # (!\I_cache|Equal0~8_combout )))

	.dataa(\I_cache|WE_A_o~0_combout ),
	.datab(\I_cache|Equal1~7_combout ),
	.datac(\I_cache|WE_A_o~1_combout ),
	.datad(\I_cache|Equal0~8_combout ),
	.cin(gnd),
	.combout(\I_cache|WE_A_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_A_o~2 .lut_mask = 16'h80AA;
defparam \I_cache|WE_A_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|TAG_A_rtl_0_bypass[0] (
	.clk(\clk~input_o ),
	.d(\I_cache|WE_A_o~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_A_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \I_cache|TAG_A_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|TAG_A_rtl_0_bypass[5] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_A_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \I_cache|TAG_A_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|TAG_A_rtl_0_bypass[6] (
	.clk(\clk~input_o ),
	.d(\I_cache|RAM_B.raddr_a[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_A_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \I_cache|TAG_A_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~1 (
// Equation(s):
// \I_cache|TAG_A~1_combout  = (\I_cache|TAG_A_rtl_0_bypass [0] & (\I_cache|TAG_A_rtl_0_bypass [5] $ (!\I_cache|TAG_A_rtl_0_bypass [6])))

	.dataa(\I_cache|TAG_A_rtl_0_bypass [0]),
	.datab(\I_cache|TAG_A_rtl_0_bypass [5]),
	.datac(\I_cache|TAG_A_rtl_0_bypass [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|TAG_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~1 .lut_mask = 16'h8282;
defparam \I_cache|TAG_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~0 (
// Equation(s):
// \I_cache|Equal0~0_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19~portbdataout ) # (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18~portbdataout ))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~0 .lut_mask = 16'hFEFE;
defparam \I_cache|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~1 (
// Equation(s):
// \I_cache|Equal0~1_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11~portbdataout ) # 
// (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12~portbdataout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~1 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~2 (
// Equation(s):
// \I_cache|Equal0~2_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16~portbdataout ) # 
// (\I_cache|Equal0~1_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datad(\I_cache|Equal0~1_combout ),
	.cin(gnd),
	.combout(\I_cache|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~2 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~3 (
// Equation(s):
// \I_cache|Equal0~3_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7~portbdataout ) # (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8~portbdataout ))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~3 .lut_mask = 16'hFEFE;
defparam \I_cache|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~4 (
// Equation(s):
// \I_cache|Equal0~4_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0~portbdataout ) # 
// (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1~portbdataout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~4 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~5 (
// Equation(s):
// \I_cache|Equal0~5_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3~portbdataout ) # (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4~portbdataout ))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~5 .lut_mask = 16'hFEFE;
defparam \I_cache|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~6 (
// Equation(s):
// \I_cache|Equal0~6_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13~portbdataout ) # ((\I_cache|Equal0~3_combout ) # ((\I_cache|Equal0~4_combout ) # (\I_cache|Equal0~5_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(\I_cache|Equal0~3_combout ),
	.datac(\I_cache|Equal0~4_combout ),
	.datad(\I_cache|Equal0~5_combout ),
	.cin(gnd),
	.combout(\I_cache|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~6 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~7 (
// Equation(s):
// \I_cache|Equal0~7_combout  = (\I_cache|Equal0~2_combout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21~portbdataout ) # (\I_cache|Equal0~6_combout )))

	.dataa(\I_cache|Equal0~2_combout ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(\I_cache|Equal0~6_combout ),
	.cin(gnd),
	.combout(\I_cache|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~7 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~8 (
// Equation(s):
// \I_cache|Equal0~8_combout  = (\I_cache|TAG_A~0_combout  & (!\I_cache|TAG_A~1_combout  & ((\I_cache|Equal0~0_combout ) # (\I_cache|Equal0~7_combout )))) # (!\I_cache|TAG_A~0_combout  & (((\I_cache|Equal0~0_combout ) # (\I_cache|Equal0~7_combout ))))

	.dataa(\I_cache|TAG_A~0_combout ),
	.datab(\I_cache|TAG_A~1_combout ),
	.datac(\I_cache|Equal0~0_combout ),
	.datad(\I_cache|Equal0~7_combout ),
	.cin(gnd),
	.combout(\I_cache|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~8 .lut_mask = 16'h7770;
defparam \I_cache|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|WE_B_o~0 (
// Equation(s):
// \I_cache|WE_B_o~0_combout  = (\I_cache|VALID_A_out~q  & ((!\D_cache|random~q ) # (!\I_cache|VALID_B_out~q ))) # (!\I_cache|VALID_A_out~q  & (!\I_cache|VALID_B_out~q  & !\D_cache|random~q ))

	.dataa(\I_cache|VALID_A_out~q ),
	.datab(gnd),
	.datac(\I_cache|VALID_B_out~q ),
	.datad(\D_cache|random~q ),
	.cin(gnd),
	.combout(\I_cache|WE_B_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_B_o~0 .lut_mask = 16'h0AAF;
defparam \I_cache|WE_B_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|WE_B_o~1 (
// Equation(s):
// \I_cache|WE_B_o~1_combout  = (\I_cache|Equal0~8_combout  & (\I_cache|WE_A_o~0_combout  & ((\I_cache|WE_B_o~0_combout ) # (!\I_cache|Equal1~7_combout ))))

	.dataa(\I_cache|Equal0~8_combout ),
	.datab(\I_cache|WE_A_o~0_combout ),
	.datac(\I_cache|WE_B_o~0_combout ),
	.datad(\I_cache|Equal1~7_combout ),
	.cin(gnd),
	.combout(\I_cache|WE_B_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_B_o~1 .lut_mask = 16'h8088;
defparam \I_cache|WE_B_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~0 (
// Equation(s):
// \I_cache|Equal1~0_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3~portbdataout )))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~0 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~1 (
// Equation(s):
// \I_cache|Equal1~1_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6~portbdataout ) # 
// (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7~portbdataout )))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~1 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~2 (
// Equation(s):
// \I_cache|Equal1~2_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10~portbdataout ) # 
// (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11~portbdataout )))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~2 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~3 (
// Equation(s):
// \I_cache|Equal1~3_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14~portbdataout ) # 
// (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15~portbdataout )))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~3 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~4 (
// Equation(s):
// \I_cache|Equal1~4_combout  = (\I_cache|Equal1~0_combout ) # ((\I_cache|Equal1~1_combout ) # ((\I_cache|Equal1~2_combout ) # (\I_cache|Equal1~3_combout )))

	.dataa(\I_cache|Equal1~0_combout ),
	.datab(\I_cache|Equal1~1_combout ),
	.datac(\I_cache|Equal1~2_combout ),
	.datad(\I_cache|Equal1~3_combout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~4 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|HIT_B~0 (
// Equation(s):
// \I_cache|HIT_B~0_combout  = (\I_cache|TAG_B_rtl_0_bypass [0] & (\I_cache|TAG_B~0_combout  & (\I_cache|TAG_B_rtl_0_bypass [5] $ (!\I_cache|TAG_B_rtl_0_bypass [6]))))

	.dataa(\I_cache|TAG_B_rtl_0_bypass [0]),
	.datab(\I_cache|TAG_B_rtl_0_bypass [5]),
	.datac(\I_cache|TAG_B_rtl_0_bypass [6]),
	.datad(\I_cache|TAG_B~0_combout ),
	.cin(gnd),
	.combout(\I_cache|HIT_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|HIT_B~0 .lut_mask = 16'h8200;
defparam \I_cache|HIT_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|HIT_B~1 (
// Equation(s):
// \I_cache|HIT_B~1_combout  = ((!\I_cache|HIT_B~0_combout  & ((\I_cache|Equal1~4_combout ) # (\I_cache|Equal1~6_combout )))) # (!\I_cache|VALID_B_out~q )

	.dataa(\I_cache|Equal1~4_combout ),
	.datab(\I_cache|Equal1~6_combout ),
	.datac(\I_cache|VALID_B_out~q ),
	.datad(\I_cache|HIT_B~0_combout ),
	.cin(gnd),
	.combout(\I_cache|HIT_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|HIT_B~1 .lut_mask = 16'h0FEF;
defparam \I_cache|HIT_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_C~0 (
// Equation(s):
// \I_cache|VALID_C~0_combout  = (!\D_cache|always6~0_combout  & ((\I_cache|VALID_C~q ) # ((\I_cache|NO_CACHE~q  & \I_cache|ready_in~0_combout ))))

	.dataa(\I_cache|VALID_C~q ),
	.datab(\I_cache|NO_CACHE~q ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\D_cache|always6~0_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_C~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_C~0 .lut_mask = 16'h00EA;
defparam \I_cache|VALID_C~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_C (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_C~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_C .is_wysiwyg = "true";
defparam \I_cache|VALID_C .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|BUS_req~0 (
// Equation(s):
// \I_cache|BUS_req~0_combout  = (\D_cache|data_reg [5] & ((\I_cache|NO_CACHE~q  & ((!\I_cache|VALID_C~q ))) # (!\I_cache|NO_CACHE~q  & (\I_cache|HIT_B~1_combout ))))

	.dataa(\D_cache|data_reg [5]),
	.datab(\I_cache|HIT_B~1_combout ),
	.datac(\I_cache|NO_CACHE~q ),
	.datad(\I_cache|VALID_C~q ),
	.cin(gnd),
	.combout(\I_cache|BUS_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|BUS_req~0 .lut_mask = 16'h08A8;
defparam \I_cache|BUS_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|BUS_req~1 (
// Equation(s):
// \I_cache|BUS_req~1_combout  = (\I_cache|BUS_req~0_combout  & ((\I_cache|Equal0~8_combout ) # ((\I_cache|NO_CACHE~q ) # (!\I_cache|VALID_A_out~q ))))

	.dataa(\I_cache|BUS_req~0_combout ),
	.datab(\I_cache|Equal0~8_combout ),
	.datac(\I_cache|NO_CACHE~q ),
	.datad(\I_cache|VALID_A_out~q ),
	.cin(gnd),
	.combout(\I_cache|BUS_req~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|BUS_req~1 .lut_mask = 16'hA8AA;
defparam \I_cache|BUS_req~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bus_control_0|grant_reg[0] (
	.clk(\clk~input_o ),
	.d(\I_cache|BUS_req~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bus_control_0|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_control_0|grant_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_control_0|grant_reg[0] .is_wysiwyg = "true";
defparam \bus_control_0|grant_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \bus_control_0|grant[0]~2 (
// Equation(s):
// \bus_control_0|grant[0]~2_combout  = (\bus_control_0|state~q  & (\bus_control_0|grant_reg [0])) # (!\bus_control_0|state~q  & ((\I_cache|BUS_req~1_combout )))

	.dataa(\bus_control_0|grant_reg [0]),
	.datab(\I_cache|BUS_req~1_combout ),
	.datac(gnd),
	.datad(\bus_control_0|state~q ),
	.cin(gnd),
	.combout(\bus_control_0|grant[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_control_0|grant[0]~2 .lut_mask = 16'hAACC;
defparam \bus_control_0|grant[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|state~11 (
// Equation(s):
// \memory|state~11_combout  = (\memory|state.011~q ) # ((\memory|state.001~q ) # ((\memory|state.010~q ) # (\memory|always1~1_combout )))

	.dataa(\memory|state.011~q ),
	.datab(\memory|state.001~q ),
	.datac(\memory|state.010~q ),
	.datad(\memory|always1~1_combout ),
	.cin(gnd),
	.combout(\memory|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|state~11 .lut_mask = 16'hFFFE;
defparam \memory|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|state.000 (
	.clk(\clk~input_o ),
	.d(\memory|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|state.000 .is_wysiwyg = "true";
defparam \memory|state.000 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|always1~1 (
// Equation(s):
// \memory|always1~1_combout  = (!\memory|state.000~q  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout )))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(gnd),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|always1~1 .lut_mask = 16'h00EE;
defparam \memory|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|state.001 (
	.clk(\clk~input_o ),
	.d(\memory|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|state.001 .is_wysiwyg = "true";
defparam \memory|state.001 .power_up = "low";
// synopsys translate_on

dffeas \memory|state.010 (
	.clk(\clk~input_o ),
	.d(\memory|state.001~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|state.010 .is_wysiwyg = "true";
defparam \memory|state.010 .power_up = "low";
// synopsys translate_on

dffeas \memory|state.011 (
	.clk(\clk~input_o ),
	.d(\memory|state.010~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|state.011 .is_wysiwyg = "true";
defparam \memory|state.011 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|ready~0 (
// Equation(s):
// \memory|ready~0_combout  = (\memory|state.001~q  & (\memory|ready~q )) # (!\memory|state.001~q  & ((\memory|state.010~q  & (\memory|ready~q )) # (!\memory|state.010~q  & ((\memory|state.011~q )))))

	.dataa(\memory|ready~q ),
	.datab(\memory|state.011~q ),
	.datac(\memory|state.001~q ),
	.datad(\memory|state.010~q ),
	.cin(gnd),
	.combout(\memory|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|ready~0 .lut_mask = 16'hAAAC;
defparam \memory|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|ready (
	.clk(\clk~input_o ),
	.d(\memory|ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ready .is_wysiwyg = "true";
defparam \memory|ready .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|ready_o~0 (
// Equation(s):
// \I_cache|ready_o~0_combout  = (\I_cache|BUS_req~0_combout  & ((\I_cache|NO_CACHE~q ) # ((\I_cache|Equal0~8_combout ) # (!\I_cache|VALID_A_out~q ))))

	.dataa(\I_cache|NO_CACHE~q ),
	.datab(\I_cache|VALID_A_out~q ),
	.datac(\I_cache|BUS_req~0_combout ),
	.datad(\I_cache|Equal0~8_combout ),
	.cin(gnd),
	.combout(\I_cache|ready_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|ready_o~0 .lut_mask = 16'hF0B0;
defparam \I_cache|ready_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|ready_o~1 (
// Equation(s):
// \I_cache|ready_o~1_combout  = ((\memory|ready~q  & ((\bus_control_0|grant_reg [0]) # (!\bus_control_0|state~q )))) # (!\I_cache|ready_o~0_combout )

	.dataa(\memory|ready~q ),
	.datab(\bus_control_0|grant_reg [0]),
	.datac(\bus_control_0|state~q ),
	.datad(\I_cache|ready_o~0_combout ),
	.cin(gnd),
	.combout(\I_cache|ready_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|ready_o~1 .lut_mask = 16'h8AFF;
defparam \I_cache|ready_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CPU_stall~1 (
// Equation(s):
// \CPU_stall~1_combout  = ((\D_cache|BUS_req~1_combout  & ((!\memory|ready~q ) # (!\bus_control_0|grant[1]~1_combout )))) # (!\I_cache|ready_o~1_combout )

	.dataa(\D_cache|BUS_req~1_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|ready~q ),
	.datad(\I_cache|ready_o~1_combout ),
	.cin(gnd),
	.combout(\CPU_stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_stall~1 .lut_mask = 16'h2AFF;
defparam \CPU_stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|always6~0 (
// Equation(s):
// \D_cache|always6~0_combout  = (\clr~input_o ) # (!\CPU_stall~1_combout )

	.dataa(\clr~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_stall~1_combout ),
	.cin(gnd),
	.combout(\D_cache|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|always6~0 .lut_mask = 16'hAAFF;
defparam \D_cache|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \i[0] (
	.clk(\clk~input_o ),
	.d(\i[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\D_cache|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i[0] .is_wysiwyg = "true";
defparam \i[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \i[1]~5 (
// Equation(s):
// \i[1]~5_combout  = (i[1] & (!\i[0]~4 )) # (!i[1] & ((\i[0]~4 ) # (GND)))
// \i[1]~6  = CARRY((!\i[0]~4 ) # (!i[1]))

	.dataa(i[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[0]~4 ),
	.combout(\i[1]~5_combout ),
	.cout(\i[1]~6 ));
// synopsys translate_off
defparam \i[1]~5 .lut_mask = 16'h5A5F;
defparam \i[1]~5 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \i[1] (
	.clk(\clk~input_o ),
	.d(\i[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\D_cache|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i[1] .is_wysiwyg = "true";
defparam \i[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \i[2]~7 (
// Equation(s):
// \i[2]~7_combout  = i[2] $ (!\i[1]~6 )

	.dataa(i[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\i[1]~6 ),
	.combout(\i[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \i[2]~7 .lut_mask = 16'hA5A5;
defparam \i[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \i[2] (
	.clk(\clk~input_o ),
	.d(\i[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\D_cache|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i[2] .is_wysiwyg = "true";
defparam \i[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CPU_stall~2 (
// Equation(s):
// \CPU_stall~2_combout  = (\CPU_stall~1_combout  & !\clr~input_o )

	.dataa(\CPU_stall~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\CPU_stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_stall~2 .lut_mask = 16'h00AA;
defparam \CPU_stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|CPU_req_reg~0 (
// Equation(s):
// \D_cache|CPU_req_reg~0_combout  = (\CPU_stall~2_combout  & (\D_cache|CPU_req_reg~q )) # (!\CPU_stall~2_combout  & (((i[2]) # (i[0]))))

	.dataa(\D_cache|CPU_req_reg~q ),
	.datab(i[2]),
	.datac(i[0]),
	.datad(\CPU_stall~2_combout ),
	.cin(gnd),
	.combout(\D_cache|CPU_req_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|CPU_req_reg~0 .lut_mask = 16'hAAFC;
defparam \D_cache|CPU_req_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|CPU_req_reg~1 (
// Equation(s):
// \D_cache|CPU_req_reg~1_combout  = (\D_cache|CPU_req_reg~0_combout  & !\clr~input_o )

	.dataa(\D_cache|CPU_req_reg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|CPU_req_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|CPU_req_reg~1 .lut_mask = 16'h00AA;
defparam \D_cache|CPU_req_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|CPU_req_reg (
	.clk(\clk~input_o ),
	.d(\D_cache|CPU_req_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|CPU_req_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|CPU_req_reg .is_wysiwyg = "true";
defparam \D_cache|CPU_req_reg .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (i[0] & ((!i[2]))) # (!i[0] & (i[1] & i[2]))

	.dataa(i[1]),
	.datab(gnd),
	.datac(i[0]),
	.datad(i[2]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'h0AF0;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|CPU_RW_reg~0 (
// Equation(s):
// \D_cache|CPU_RW_reg~0_combout  = (!\clr~input_o  & ((\CPU_stall~1_combout  & (\D_cache|CPU_RW_reg~q )) # (!\CPU_stall~1_combout  & ((\Mux13~0_combout )))))

	.dataa(\D_cache|CPU_RW_reg~q ),
	.datab(\Mux13~0_combout ),
	.datac(\CPU_stall~1_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|CPU_RW_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|CPU_RW_reg~0 .lut_mask = 16'h00AC;
defparam \D_cache|CPU_RW_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|CPU_RW_reg (
	.clk(\clk~input_o ),
	.d(\D_cache|CPU_RW_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|CPU_RW_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|CPU_RW_reg .is_wysiwyg = "true";
defparam \D_cache|CPU_RW_reg .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|ready_reg~0 (
// Equation(s):
// \D_cache|ready_reg~0_combout  = (\D_cache|ready_reg~q ) # ((\D_cache|CPU_req_reg~q  & (\bus_control_0|grant[1]~1_combout  & \memory|ready~q )))

	.dataa(\D_cache|ready_reg~q ),
	.datab(\D_cache|CPU_req_reg~q ),
	.datac(\bus_control_0|grant[1]~1_combout ),
	.datad(\memory|ready~q ),
	.cin(gnd),
	.combout(\D_cache|ready_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|ready_reg~0 .lut_mask = 16'hEAAA;
defparam \D_cache|ready_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|ready_reg (
	.clk(\clk~input_o ),
	.d(\D_cache|ready_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU_stall~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|ready_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|ready_reg .is_wysiwyg = "true";
defparam \D_cache|ready_reg .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_B.raddr_a[1]~1 (
// Equation(s):
// \D_cache|RAM_B.raddr_a[1]~1_combout  = (i[2] & ((i[0]) # (i[1])))

	.dataa(i[2]),
	.datab(i[0]),
	.datac(i[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\D_cache|RAM_B.raddr_a[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_B.raddr_a[1]~1 .lut_mask = 16'hA8A8;
defparam \D_cache|RAM_B.raddr_a[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|addr_reg~1 (
// Equation(s):
// \D_cache|addr_reg~1_combout  = (!\clr~input_o  & ((\CPU_stall~1_combout  & (\D_cache|addr_reg [3])) # (!\CPU_stall~1_combout  & ((\D_cache|RAM_B.raddr_a[1]~1_combout )))))

	.dataa(\D_cache|addr_reg [3]),
	.datab(\D_cache|RAM_B.raddr_a[1]~1_combout ),
	.datac(\CPU_stall~1_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|addr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|addr_reg~1 .lut_mask = 16'h00AC;
defparam \D_cache|addr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|addr_reg[3] (
	.clk(\clk~input_o ),
	.d(\D_cache|addr_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|addr_reg[3] .is_wysiwyg = "true";
defparam \D_cache|addr_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_B.raddr_a[1]~2 (
// Equation(s):
// \D_cache|RAM_B.raddr_a[1]~2_combout  = (\CPU_stall~1_combout  & ((\clr~input_o  & (\D_cache|RAM_B.raddr_a[1]~1_combout )) # (!\clr~input_o  & ((\D_cache|addr_reg [3]))))) # (!\CPU_stall~1_combout  & (\D_cache|RAM_B.raddr_a[1]~1_combout ))

	.dataa(\D_cache|RAM_B.raddr_a[1]~1_combout ),
	.datab(\D_cache|addr_reg [3]),
	.datac(\CPU_stall~1_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_B.raddr_a[1]~2 .lut_mask = 16'hAACA;
defparam \D_cache|RAM_B.raddr_a[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|addr_reg~0 (
// Equation(s):
// \D_cache|addr_reg~0_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & !\clr~input_o )

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|addr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|addr_reg~0 .lut_mask = 16'h00AA;
defparam \D_cache|addr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|addr_reg[2] (
	.clk(\clk~input_o ),
	.d(\D_cache|addr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|addr_reg[2] .is_wysiwyg = "true";
defparam \D_cache|addr_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (i[0] & !i[2])

	.dataa(i[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(i[2]),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'h00AA;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_B.raddr_a[0]~0 (
// Equation(s):
// \D_cache|RAM_B.raddr_a[0]~0_combout  = (\CPU_stall~2_combout  & (\D_cache|addr_reg [2])) # (!\CPU_stall~2_combout  & (((\Mux12~1_combout ) # (\address~1_combout ))))

	.dataa(\D_cache|addr_reg [2]),
	.datab(\Mux12~1_combout ),
	.datac(\address~1_combout ),
	.datad(\CPU_stall~2_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_B.raddr_a[0]~0 .lut_mask = 16'hAAFC;
defparam \D_cache|RAM_B.raddr_a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|NO_CACHE~0 (
// Equation(s):
// \D_cache|NO_CACHE~0_combout  = (!\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|CPU_req_reg~0_combout  & \D_cache|RAM_B.raddr_a[0]~0_combout ))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(gnd),
	.datac(\D_cache|CPU_req_reg~0_combout ),
	.datad(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.cin(gnd),
	.combout(\D_cache|NO_CACHE~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|NO_CACHE~0 .lut_mask = 16'h5000;
defparam \D_cache|NO_CACHE~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|NO_CACHE (
	.clk(\clk~input_o ),
	.d(\D_cache|NO_CACHE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|NO_CACHE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|NO_CACHE .is_wysiwyg = "true";
defparam \D_cache|NO_CACHE .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|ready_in~0 (
// Equation(s):
// \D_cache|ready_in~0_combout  = (\bus_control_0|grant[1]~1_combout  & \memory|ready~q )

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\D_cache|ready_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|ready_in~0 .lut_mask = 16'h8888;
defparam \D_cache|ready_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|VALID_C~0 (
// Equation(s):
// \D_cache|VALID_C~0_combout  = (!\D_cache|always6~0_combout  & ((\D_cache|VALID_C~q ) # ((\D_cache|NO_CACHE~q  & \D_cache|ready_in~0_combout ))))

	.dataa(\D_cache|VALID_C~q ),
	.datab(\D_cache|NO_CACHE~q ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|always6~0_combout ),
	.cin(gnd),
	.combout(\D_cache|VALID_C~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|VALID_C~0 .lut_mask = 16'h00EA;
defparam \D_cache|VALID_C~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|VALID_C (
	.clk(\clk~input_o ),
	.d(\D_cache|VALID_C~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|VALID_C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|VALID_C .is_wysiwyg = "true";
defparam \D_cache|VALID_C .power_up = "low";
// synopsys translate_on

dffeas \D_cache|VALID_A[5] (
	.clk(\clk~input_o ),
	.d(\D_cache|VALID_A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|VALID_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|VALID_A[5] .is_wysiwyg = "true";
defparam \D_cache|VALID_A[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|WE_A~0 (
// Equation(s):
// \D_cache|WE_A~0_combout  = (\bus_control_0|grant[1]~1_combout  & (\memory|ready~q  & !\D_cache|NO_CACHE~q ))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(gnd),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|WE_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|WE_A~0 .lut_mask = 16'h0088;
defparam \D_cache|WE_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|Decoder0~0 (
// Equation(s):
// \D_cache|Decoder0~0_combout  = (\D_cache|addr_reg [2] & (!\D_cache|addr_reg [3] & (\D_cache|CPU_req_reg~q  & \D_cache|WE_A~0_combout )))

	.dataa(\D_cache|addr_reg [2]),
	.datab(\D_cache|addr_reg [3]),
	.datac(\D_cache|CPU_req_reg~q ),
	.datad(\D_cache|WE_A~0_combout ),
	.cin(gnd),
	.combout(\D_cache|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|Decoder0~0 .lut_mask = 16'h2000;
defparam \D_cache|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|VALID_A~0 (
// Equation(s):
// \D_cache|VALID_A~0_combout  = (!\clr~input_o  & ((\D_cache|VALID_A [5]) # (\D_cache|Decoder0~0_combout )))

	.dataa(\D_cache|VALID_A [5]),
	.datab(\D_cache|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|VALID_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|VALID_A~0 .lut_mask = 16'h00EE;
defparam \D_cache|VALID_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|VALID_A[6] (
	.clk(\clk~input_o ),
	.d(\D_cache|VALID_A~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|VALID_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|VALID_A[6] .is_wysiwyg = "true";
defparam \D_cache|VALID_A[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|Decoder0~1 (
// Equation(s):
// \D_cache|Decoder0~1_combout  = (!\D_cache|addr_reg [2] & (\D_cache|addr_reg [3] & (\D_cache|CPU_req_reg~q  & \D_cache|WE_A~0_combout )))

	.dataa(\D_cache|addr_reg [2]),
	.datab(\D_cache|addr_reg [3]),
	.datac(\D_cache|CPU_req_reg~q ),
	.datad(\D_cache|WE_A~0_combout ),
	.cin(gnd),
	.combout(\D_cache|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|Decoder0~1 .lut_mask = 16'h4000;
defparam \D_cache|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|VALID_A~1 (
// Equation(s):
// \D_cache|VALID_A~1_combout  = (!\clr~input_o  & ((\D_cache|VALID_A [6]) # (\D_cache|Decoder0~1_combout )))

	.dataa(\D_cache|VALID_A [6]),
	.datab(\D_cache|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|VALID_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|VALID_A~1 .lut_mask = 16'h00EE;
defparam \D_cache|VALID_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|VALID_A[4] (
	.clk(\clk~input_o ),
	.d(\D_cache|VALID_A~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|VALID_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|VALID_A[4] .is_wysiwyg = "true";
defparam \D_cache|VALID_A[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|Decoder0~2 (
// Equation(s):
// \D_cache|Decoder0~2_combout  = (!\D_cache|addr_reg [2] & (!\D_cache|addr_reg [3] & (\D_cache|CPU_req_reg~q  & \D_cache|WE_A~0_combout )))

	.dataa(\D_cache|addr_reg [2]),
	.datab(\D_cache|addr_reg [3]),
	.datac(\D_cache|CPU_req_reg~q ),
	.datad(\D_cache|WE_A~0_combout ),
	.cin(gnd),
	.combout(\D_cache|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|Decoder0~2 .lut_mask = 16'h1000;
defparam \D_cache|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|VALID_A~2 (
// Equation(s):
// \D_cache|VALID_A~2_combout  = (!\clr~input_o  & ((\D_cache|VALID_A [4]) # (\D_cache|Decoder0~2_combout )))

	.dataa(\D_cache|VALID_A [4]),
	.datab(\D_cache|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|VALID_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|VALID_A~2 .lut_mask = 16'h00EE;
defparam \D_cache|VALID_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|Mux0~0 (
// Equation(s):
// \D_cache|Mux0~0_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|VALID_A~1_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|VALID_A~2_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|VALID_A~1_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|VALID_A~2_combout ),
	.cin(gnd),
	.combout(\D_cache|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|Mux0~0 .lut_mask = 16'hE5E0;
defparam \D_cache|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|VALID_A[7] (
	.clk(\clk~input_o ),
	.d(\D_cache|VALID_A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|VALID_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|VALID_A[7] .is_wysiwyg = "true";
defparam \D_cache|VALID_A[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|Decoder0~3 (
// Equation(s):
// \D_cache|Decoder0~3_combout  = (\D_cache|addr_reg [2] & (\D_cache|addr_reg [3] & (\D_cache|CPU_req_reg~q  & \D_cache|WE_A~0_combout )))

	.dataa(\D_cache|addr_reg [2]),
	.datab(\D_cache|addr_reg [3]),
	.datac(\D_cache|CPU_req_reg~q ),
	.datad(\D_cache|WE_A~0_combout ),
	.cin(gnd),
	.combout(\D_cache|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|Decoder0~3 .lut_mask = 16'h8000;
defparam \D_cache|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|VALID_A~3 (
// Equation(s):
// \D_cache|VALID_A~3_combout  = (!\clr~input_o  & ((\D_cache|VALID_A [7]) # (\D_cache|Decoder0~3_combout )))

	.dataa(\D_cache|VALID_A [7]),
	.datab(\D_cache|Decoder0~3_combout ),
	.datac(gnd),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|VALID_A~3_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|VALID_A~3 .lut_mask = 16'h00EE;
defparam \D_cache|VALID_A~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|Mux0~1 (
// Equation(s):
// \D_cache|Mux0~1_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|Mux0~0_combout  & ((\D_cache|VALID_A~3_combout ))) # (!\D_cache|Mux0~0_combout  & (\D_cache|VALID_A~0_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|Mux0~0_combout ))))

	.dataa(\D_cache|VALID_A~0_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|Mux0~0_combout ),
	.datad(\D_cache|VALID_A~3_combout ),
	.cin(gnd),
	.combout(\D_cache|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|Mux0~1 .lut_mask = 16'hF838;
defparam \D_cache|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|VALID_A[2] (
	.clk(\clk~input_o ),
	.d(\D_cache|VALID_A~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|VALID_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|VALID_A[2] .is_wysiwyg = "true";
defparam \D_cache|VALID_A[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|Decoder0~4 (
// Equation(s):
// \D_cache|Decoder0~4_combout  = (!\D_cache|addr_reg [2] & (\D_cache|addr_reg [3] & (!\D_cache|CPU_req_reg~q  & \D_cache|WE_A~0_combout )))

	.dataa(\D_cache|addr_reg [2]),
	.datab(\D_cache|addr_reg [3]),
	.datac(\D_cache|CPU_req_reg~q ),
	.datad(\D_cache|WE_A~0_combout ),
	.cin(gnd),
	.combout(\D_cache|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|Decoder0~4 .lut_mask = 16'h0400;
defparam \D_cache|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|VALID_A~4 (
// Equation(s):
// \D_cache|VALID_A~4_combout  = (!\clr~input_o  & ((\D_cache|VALID_A [2]) # (\D_cache|Decoder0~4_combout )))

	.dataa(\D_cache|VALID_A [2]),
	.datab(\D_cache|Decoder0~4_combout ),
	.datac(gnd),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|VALID_A~4_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|VALID_A~4 .lut_mask = 16'h00EE;
defparam \D_cache|VALID_A~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|VALID_A[1] (
	.clk(\clk~input_o ),
	.d(\D_cache|VALID_A~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|VALID_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|VALID_A[1] .is_wysiwyg = "true";
defparam \D_cache|VALID_A[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|Decoder0~5 (
// Equation(s):
// \D_cache|Decoder0~5_combout  = (\D_cache|addr_reg [2] & (!\D_cache|addr_reg [3] & (!\D_cache|CPU_req_reg~q  & \D_cache|WE_A~0_combout )))

	.dataa(\D_cache|addr_reg [2]),
	.datab(\D_cache|addr_reg [3]),
	.datac(\D_cache|CPU_req_reg~q ),
	.datad(\D_cache|WE_A~0_combout ),
	.cin(gnd),
	.combout(\D_cache|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|Decoder0~5 .lut_mask = 16'h0200;
defparam \D_cache|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|VALID_A~5 (
// Equation(s):
// \D_cache|VALID_A~5_combout  = (!\clr~input_o  & ((\D_cache|VALID_A [1]) # (\D_cache|Decoder0~5_combout )))

	.dataa(\D_cache|VALID_A [1]),
	.datab(\D_cache|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|VALID_A~5_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|VALID_A~5 .lut_mask = 16'h00EE;
defparam \D_cache|VALID_A~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|VALID_A[0] (
	.clk(\clk~input_o ),
	.d(\D_cache|VALID_A~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|VALID_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|VALID_A[0] .is_wysiwyg = "true";
defparam \D_cache|VALID_A[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|Decoder0~6 (
// Equation(s):
// \D_cache|Decoder0~6_combout  = (!\D_cache|addr_reg [2] & (!\D_cache|addr_reg [3] & (!\D_cache|CPU_req_reg~q  & \D_cache|WE_A~0_combout )))

	.dataa(\D_cache|addr_reg [2]),
	.datab(\D_cache|addr_reg [3]),
	.datac(\D_cache|CPU_req_reg~q ),
	.datad(\D_cache|WE_A~0_combout ),
	.cin(gnd),
	.combout(\D_cache|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|Decoder0~6 .lut_mask = 16'h0100;
defparam \D_cache|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|VALID_A~6 (
// Equation(s):
// \D_cache|VALID_A~6_combout  = (!\clr~input_o  & ((\D_cache|VALID_A [0]) # (\D_cache|Decoder0~6_combout )))

	.dataa(\D_cache|VALID_A [0]),
	.datab(\D_cache|Decoder0~6_combout ),
	.datac(gnd),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|VALID_A~6_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|VALID_A~6 .lut_mask = 16'h00EE;
defparam \D_cache|VALID_A~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|Mux0~2 (
// Equation(s):
// \D_cache|Mux0~2_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|VALID_A~5_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|VALID_A~6_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|VALID_A~5_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|VALID_A~6_combout ),
	.cin(gnd),
	.combout(\D_cache|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|Mux0~2 .lut_mask = 16'hE5E0;
defparam \D_cache|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|VALID_A[3] (
	.clk(\clk~input_o ),
	.d(\D_cache|VALID_A~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|VALID_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|VALID_A[3] .is_wysiwyg = "true";
defparam \D_cache|VALID_A[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|Decoder0~7 (
// Equation(s):
// \D_cache|Decoder0~7_combout  = (\D_cache|addr_reg [2] & (\D_cache|addr_reg [3] & (!\D_cache|CPU_req_reg~q  & \D_cache|WE_A~0_combout )))

	.dataa(\D_cache|addr_reg [2]),
	.datab(\D_cache|addr_reg [3]),
	.datac(\D_cache|CPU_req_reg~q ),
	.datad(\D_cache|WE_A~0_combout ),
	.cin(gnd),
	.combout(\D_cache|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|Decoder0~7 .lut_mask = 16'h0800;
defparam \D_cache|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|VALID_A~7 (
// Equation(s):
// \D_cache|VALID_A~7_combout  = (!\clr~input_o  & ((\D_cache|VALID_A [3]) # (\D_cache|Decoder0~7_combout )))

	.dataa(\D_cache|VALID_A [3]),
	.datab(\D_cache|Decoder0~7_combout ),
	.datac(gnd),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|VALID_A~7_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|VALID_A~7 .lut_mask = 16'h00EE;
defparam \D_cache|VALID_A~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|Mux0~3 (
// Equation(s):
// \D_cache|Mux0~3_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|Mux0~2_combout  & ((\D_cache|VALID_A~7_combout ))) # (!\D_cache|Mux0~2_combout  & (\D_cache|VALID_A~4_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|Mux0~2_combout ))))

	.dataa(\D_cache|VALID_A~4_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|Mux0~2_combout ),
	.datad(\D_cache|VALID_A~7_combout ),
	.cin(gnd),
	.combout(\D_cache|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|Mux0~3 .lut_mask = 16'hF838;
defparam \D_cache|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|Mux0~4 (
// Equation(s):
// \D_cache|Mux0~4_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|Mux0~1_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|Mux0~3_combout )))

	.dataa(\D_cache|Mux0~1_combout ),
	.datab(\D_cache|Mux0~3_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|Mux0~4 .lut_mask = 16'hAACC;
defparam \D_cache|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|VALID_A_out (
	.clk(\clk~input_o ),
	.d(\D_cache|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|VALID_A_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|VALID_A_out .is_wysiwyg = "true";
defparam \D_cache|VALID_A_out .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_req~0 (
// Equation(s):
// \D_cache|BUS_req~0_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|NO_CACHE~q  & (\D_cache|VALID_C~q )) # (!\D_cache|NO_CACHE~q  & ((\D_cache|VALID_A_out~q )))))

	.dataa(\D_cache|VALID_C~q ),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|NO_CACHE~q ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|BUS_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_req~0 .lut_mask = 16'h00AC;
defparam \D_cache|BUS_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_req~1 (
// Equation(s):
// \D_cache|BUS_req~1_combout  = (\D_cache|CPU_req_reg~q  & (!\D_cache|BUS_req~0_combout  & ((!\D_cache|ready_reg~q ) # (!\D_cache|CPU_RW_reg~q ))))

	.dataa(\D_cache|CPU_req_reg~q ),
	.datab(\D_cache|CPU_RW_reg~q ),
	.datac(\D_cache|ready_reg~q ),
	.datad(\D_cache|BUS_req~0_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_req~1_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_req~1 .lut_mask = 16'h002A;
defparam \D_cache|BUS_req~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \bus_control_0|Decoder1~0 (
// Equation(s):
// \bus_control_0|Decoder1~0_combout  = (\D_cache|BUS_req~1_combout  & !\I_cache|BUS_req~1_combout )

	.dataa(\D_cache|BUS_req~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_cache|BUS_req~1_combout ),
	.cin(gnd),
	.combout(\bus_control_0|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_control_0|Decoder1~0 .lut_mask = 16'h00AA;
defparam \bus_control_0|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bus_control_0|grant_reg[1] (
	.clk(\clk~input_o ),
	.d(\bus_control_0|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bus_control_0|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_control_0|grant_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_control_0|grant_reg[1] .is_wysiwyg = "true";
defparam \bus_control_0|grant_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \bus_control_0|grant[1]~1 (
// Equation(s):
// \bus_control_0|grant[1]~1_combout  = (\bus_control_0|state~q  & (\bus_control_0|grant_reg [1])) # (!\bus_control_0|state~q  & (((\D_cache|BUS_req~1_combout  & !\I_cache|BUS_req~1_combout ))))

	.dataa(\bus_control_0|grant_reg [1]),
	.datab(\bus_control_0|state~q ),
	.datac(\D_cache|BUS_req~1_combout ),
	.datad(\I_cache|BUS_req~1_combout ),
	.cin(gnd),
	.combout(\bus_control_0|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_control_0|grant[1]~1 .lut_mask = 16'h88B8;
defparam \bus_control_0|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \bus_control_0|WideOr6 (
// Equation(s):
// \bus_control_0|WideOr6~combout  = (\bus_control_0|grant[1]~1_combout ) # ((\bus_control_0|state~q  & (\bus_control_0|grant_reg [0])) # (!\bus_control_0|state~q  & ((\I_cache|BUS_req~1_combout ))))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\bus_control_0|grant_reg [0]),
	.datac(\I_cache|BUS_req~1_combout ),
	.datad(\bus_control_0|state~q ),
	.cin(gnd),
	.combout(\bus_control_0|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \bus_control_0|WideOr6 .lut_mask = 16'hEEFA;
defparam \bus_control_0|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|BUS_addr[2]~32 (
// Equation(s):
// \I_cache|BUS_addr[2]~32_combout  = (\D_cache|addr_reg [2] & ((\I_cache|addr_reg [2]) # ((!\bus_control_0|grant[0]~2_combout )))) # (!\D_cache|addr_reg [2] & (!\bus_control_0|grant[1]~1_combout  & ((\I_cache|addr_reg [2]) # 
// (!\bus_control_0|grant[0]~2_combout ))))

	.dataa(\D_cache|addr_reg [2]),
	.datab(\I_cache|addr_reg [2]),
	.datac(\bus_control_0|grant[0]~2_combout ),
	.datad(\bus_control_0|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\I_cache|BUS_addr[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|BUS_addr[2]~32 .lut_mask = 16'h8ACF;
defparam \I_cache|BUS_addr[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|BUS_addr[3]~33 (
// Equation(s):
// \I_cache|BUS_addr[3]~33_combout  = (\D_cache|addr_reg [3] & ((\I_cache|addr_reg [3]) # ((!\bus_control_0|grant[0]~2_combout )))) # (!\D_cache|addr_reg [3] & (!\bus_control_0|grant[1]~1_combout  & ((\I_cache|addr_reg [3]) # 
// (!\bus_control_0|grant[0]~2_combout ))))

	.dataa(\D_cache|addr_reg [3]),
	.datab(\I_cache|addr_reg [3]),
	.datac(\bus_control_0|grant[0]~2_combout ),
	.datad(\bus_control_0|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\I_cache|BUS_addr[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|BUS_addr[3]~33 .lut_mask = 16'h8ACF;
defparam \I_cache|BUS_addr[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|BUS_addr[4]~34 (
// Equation(s):
// \I_cache|BUS_addr[4]~34_combout  = (\D_cache|CPU_req_reg~q  & ((\I_cache|addr_reg [4]) # ((!\bus_control_0|grant[0]~2_combout )))) # (!\D_cache|CPU_req_reg~q  & (!\bus_control_0|grant[1]~1_combout  & ((\I_cache|addr_reg [4]) # 
// (!\bus_control_0|grant[0]~2_combout ))))

	.dataa(\D_cache|CPU_req_reg~q ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\bus_control_0|grant[0]~2_combout ),
	.datad(\bus_control_0|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\I_cache|BUS_addr[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|BUS_addr[4]~34 .lut_mask = 16'h8ACF;
defparam \I_cache|BUS_addr[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|r_w_reg~0 (
// Equation(s):
// \memory|r_w_reg~0_combout  = (\D_cache|CPU_RW_reg~q  & (\bus_control_0|grant[1]~1_combout  & (!\bus_control_0|grant[0]~2_combout  & !\memory|state.000~q )))

	.dataa(\D_cache|CPU_RW_reg~q ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\bus_control_0|grant[0]~2_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|r_w_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|r_w_reg~0 .lut_mask = 16'h0008;
defparam \memory|r_w_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|state.100 (
	.clk(\clk~input_o ),
	.d(\memory|state.011~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|state.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|state.100 .is_wysiwyg = "true";
defparam \memory|state.100 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|selected_reg~1 (
// Equation(s):
// \memory|selected_reg~1_combout  = (\memory|state.100~q ) # (!\memory|state.000~q )

	.dataa(\memory|state.100~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|selected_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|selected_reg~1 .lut_mask = 16'hAAFF;
defparam \memory|selected_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|r_w_reg (
	.clk(\clk~input_o ),
	.d(\memory|r_w_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|selected_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|r_w_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|r_w_reg .is_wysiwyg = "true";
defparam \memory|r_w_reg .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~2 (
// Equation(s):
// \memory|mem~2_combout  = (\memory|r_w_reg~q  & \memory|state.001~q )

	.dataa(\memory|r_w_reg~q ),
	.datab(\memory|state.001~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~2 .lut_mask = 16'h8888;
defparam \memory|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_to_bus[0]~0 (
// Equation(s):
// \D_cache|data_to_bus[0]~0_combout  = (\D_cache|CPU_RW_reg~q  & (\bus_control_0|grant[1]~1_combout  & (\CPU_stall~1_combout  & !\clr~input_o )))

	.dataa(\D_cache|CPU_RW_reg~q ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\CPU_stall~1_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|data_to_bus[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_to_bus[0]~0 .lut_mask = 16'h0080;
defparam \D_cache|data_to_bus[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_to_bus[0]~1 (
// Equation(s):
// \D_cache|data_to_bus[0]~1_combout  = (\bus_control_0|grant[1]~1_combout  & (\Mux13~0_combout  & ((\clr~input_o ) # (!\CPU_stall~1_combout ))))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\Mux13~0_combout ),
	.datac(\clr~input_o ),
	.datad(\CPU_stall~1_combout ),
	.cin(gnd),
	.combout(\D_cache|data_to_bus[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_to_bus[0]~1 .lut_mask = 16'h8088;
defparam \D_cache|data_to_bus[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|selected_reg (
	.clk(\clk~input_o ),
	.d(\memory|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|selected_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|selected_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|selected_reg .is_wysiwyg = "true";
defparam \memory|selected_reg .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data~40 (
// Equation(s):
// \memory|data~40_combout  = (\memory|ready~q  & (\memory|selected_reg~q  & !\memory|r_w_reg~q ))

	.dataa(\memory|ready~q ),
	.datab(\memory|selected_reg~q ),
	.datac(gnd),
	.datad(\memory|r_w_reg~q ),
	.cin(gnd),
	.combout(\memory|data~40_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data~40 .lut_mask = 16'h0088;
defparam \memory|data~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[0]~43 (
// Equation(s):
// \memory|data[0]~43_combout  = (\D_cache|data_to_bus[0]~0_combout ) # ((\D_cache|data_to_bus[0]~1_combout ) # (\memory|data~40_combout ))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\memory|data~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|data[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[0]~43 .lut_mask = 16'hFEFE;
defparam \memory|data[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~40 (
// Equation(s):
// \memory|data_reg~40_combout  = (\memory|always1~1_combout  & ((\memory|data[0]~42_combout ) # (!\memory|data[0]~43_combout )))

	.dataa(\memory|always1~1_combout ),
	.datab(\memory|data[0]~42_combout ),
	.datac(gnd),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~40 .lut_mask = 16'h88AA;
defparam \memory|data_reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~53 (
// Equation(s):
// \memory|data_reg~53_combout  = (\memory|r_w_reg~0_combout ) # ((!\memory|always1~1_combout  & ((\memory|state.100~q ) # (!\memory|state.000~q ))))

	.dataa(\memory|state.100~q ),
	.datab(\memory|state.000~q ),
	.datac(\memory|r_w_reg~0_combout ),
	.datad(\memory|always1~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~53_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~53 .lut_mask = 16'hF0FB;
defparam \memory|data_reg~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[0] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[0] .is_wysiwyg = "true";
defparam \memory|data_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|addr_reg~9 (
// Equation(s):
// \memory|addr_reg~9_combout  = (!\memory|state.100~q  & (\memory|state.000~q  & (\memory|addr_reg [2] & !\memory|always1~1_combout )))

	.dataa(\memory|state.100~q ),
	.datab(\memory|state.000~q ),
	.datac(\memory|addr_reg [2]),
	.datad(\memory|always1~1_combout ),
	.cin(gnd),
	.combout(\memory|addr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~9 .lut_mask = 16'h0040;
defparam \memory|addr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|addr_reg~6 (
// Equation(s):
// \memory|addr_reg~6_combout  = (\memory|addr_reg~9_combout ) # ((\memory|always1~1_combout  & ((\I_cache|BUS_addr[2]~32_combout ) # (!\bus_control_0|WideOr6~combout ))))

	.dataa(\memory|addr_reg~9_combout ),
	.datab(\memory|always1~1_combout ),
	.datac(\I_cache|BUS_addr[2]~32_combout ),
	.datad(\bus_control_0|WideOr6~combout ),
	.cin(gnd),
	.combout(\memory|addr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~6 .lut_mask = 16'hEAEE;
defparam \memory|addr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|addr_reg[2] (
	.clk(\clk~input_o ),
	.d(\memory|addr_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_reg[2] .is_wysiwyg = "true";
defparam \memory|addr_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|addr_reg~10 (
// Equation(s):
// \memory|addr_reg~10_combout  = (!\memory|state.100~q  & (\memory|state.000~q  & (\memory|addr_reg [3] & !\memory|always1~1_combout )))

	.dataa(\memory|state.100~q ),
	.datab(\memory|state.000~q ),
	.datac(\memory|addr_reg [3]),
	.datad(\memory|always1~1_combout ),
	.cin(gnd),
	.combout(\memory|addr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~10 .lut_mask = 16'h0040;
defparam \memory|addr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|addr_reg~7 (
// Equation(s):
// \memory|addr_reg~7_combout  = (\memory|addr_reg~10_combout ) # ((\memory|always1~1_combout  & ((\I_cache|BUS_addr[3]~33_combout ) # (!\bus_control_0|WideOr6~combout ))))

	.dataa(\memory|addr_reg~10_combout ),
	.datab(\memory|always1~1_combout ),
	.datac(\I_cache|BUS_addr[3]~33_combout ),
	.datad(\bus_control_0|WideOr6~combout ),
	.cin(gnd),
	.combout(\memory|addr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~7 .lut_mask = 16'hEAEE;
defparam \memory|addr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|addr_reg[3] (
	.clk(\clk~input_o ),
	.d(\memory|addr_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_reg[3] .is_wysiwyg = "true";
defparam \memory|addr_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|addr_reg~11 (
// Equation(s):
// \memory|addr_reg~11_combout  = (!\memory|state.100~q  & (\memory|state.000~q  & (\memory|addr_reg [4] & !\memory|always1~1_combout )))

	.dataa(\memory|state.100~q ),
	.datab(\memory|state.000~q ),
	.datac(\memory|addr_reg [4]),
	.datad(\memory|always1~1_combout ),
	.cin(gnd),
	.combout(\memory|addr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~11 .lut_mask = 16'h0040;
defparam \memory|addr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|addr_reg~8 (
// Equation(s):
// \memory|addr_reg~8_combout  = (\memory|addr_reg~11_combout ) # ((\memory|always1~1_combout  & ((\I_cache|BUS_addr[4]~34_combout ) # (!\bus_control_0|WideOr6~combout ))))

	.dataa(\memory|addr_reg~11_combout ),
	.datab(\memory|always1~1_combout ),
	.datac(\I_cache|BUS_addr[4]~34_combout ),
	.datad(\bus_control_0|WideOr6~combout ),
	.cin(gnd),
	.combout(\memory|addr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~8 .lut_mask = 16'hEAEE;
defparam \memory|addr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|addr_reg[4] (
	.clk(\clk~input_o ),
	.d(\memory|addr_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_reg[4] .is_wysiwyg = "true";
defparam \memory|addr_reg[4] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [0]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 32'hAAAAAAAA;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[11] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[12] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[5] (
	.clk(\clk~input_o ),
	.d(\memory|addr_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[7] (
	.clk(\clk~input_o ),
	.d(\memory|addr_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[8] (
	.clk(\clk~input_o ),
	.d(\memory|addr_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[6] (
	.clk(\clk~input_o ),
	.d(\memory|addr_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~0 (
// Equation(s):
// \memory|mem~0_combout  = (\memory|mem_rtl_0_bypass [5] & (\memory|mem_rtl_0_bypass [6] & (\memory|mem_rtl_0_bypass [7] $ (!\memory|mem_rtl_0_bypass [8])))) # (!\memory|mem_rtl_0_bypass [5] & (!\memory|mem_rtl_0_bypass [6] & (\memory|mem_rtl_0_bypass [7] $ 
// (!\memory|mem_rtl_0_bypass [8]))))

	.dataa(\memory|mem_rtl_0_bypass [5]),
	.datab(\memory|mem_rtl_0_bypass [7]),
	.datac(\memory|mem_rtl_0_bypass [8]),
	.datad(\memory|mem_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\memory|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~0 .lut_mask = 16'h8241;
defparam \memory|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[0] (
	.clk(\clk~input_o ),
	.d(\memory|mem~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[9] (
	.clk(\clk~input_o ),
	.d(\memory|addr_reg [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[10] (
	.clk(\clk~input_o ),
	.d(\memory|addr_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~1 (
// Equation(s):
// \memory|mem~1_combout  = (\memory|mem~0_combout  & (\memory|mem_rtl_0_bypass [0] & (\memory|mem_rtl_0_bypass [9] $ (!\memory|mem_rtl_0_bypass [10]))))

	.dataa(\memory|mem~0_combout ),
	.datab(\memory|mem_rtl_0_bypass [0]),
	.datac(\memory|mem_rtl_0_bypass [9]),
	.datad(\memory|mem_rtl_0_bypass [10]),
	.cin(gnd),
	.combout(\memory|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~1 .lut_mask = 16'h8008;
defparam \memory|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[0]~39 (
// Equation(s):
// \memory|data[0]~39_combout  = (\memory|mem_rtl_0_bypass [12] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\memory|data[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[0]~39 .lut_mask = 16'h00AA;
defparam \memory|data[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[0]~41 (
// Equation(s):
// \memory|data[0]~41_combout  = ((\memory|data[0]~39_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\memory|data[0]~39_combout  & ((\memory|mem_rtl_0_bypass [11])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [11]),
	.datac(\memory|data[0]~39_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\memory|data[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[0]~41 .lut_mask = 16'hACFF;
defparam \memory|data[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (i[2] & (i[1])) # (!i[2] & ((i[0])))

	.dataa(i[1]),
	.datab(i[0]),
	.datac(gnd),
	.datad(i[2]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hAACC;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_reg~1 (
// Equation(s):
// \D_cache|data_reg~1_combout  = (\CPU_stall~1_combout  & ((\clr~input_o  & (\Mux12~0_combout )) # (!\clr~input_o  & ((\D_cache|data_reg [0]))))) # (!\CPU_stall~1_combout  & (\Mux12~0_combout ))

	.dataa(\Mux12~0_combout ),
	.datab(\D_cache|data_reg [0]),
	.datac(\CPU_stall~1_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|data_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_reg~1 .lut_mask = 16'hAACA;
defparam \D_cache|data_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|data_reg[0] (
	.clk(\clk~input_o ),
	.d(\D_cache|data_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|data_reg[0] .is_wysiwyg = "true";
defparam \D_cache|data_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[0]~42 (
// Equation(s):
// \memory|data[0]~42_combout  = (\memory|data[0]~41_combout  & ((\D_cache|data_reg [0]) # ((!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))))

	.dataa(\memory|data[0]~41_combout ),
	.datab(\D_cache|data_reg [0]),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[0]~42 .lut_mask = 16'h888A;
defparam \memory|data[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~41 (
// Equation(s):
// \memory|data_reg~41_combout  = (\memory|always1~1_combout  & ((\memory|data[1]~46_combout ) # (!\memory|data[0]~43_combout )))

	.dataa(\memory|always1~1_combout ),
	.datab(\memory|data[1]~46_combout ),
	.datac(gnd),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~41 .lut_mask = 16'h88AA;
defparam \memory|data_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[1] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[1] .is_wysiwyg = "true";
defparam \memory|data_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [1]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 32'hCCCCCCCC;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[13] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[14] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[1]~44 (
// Equation(s):
// \memory|data[1]~44_combout  = (\memory|mem_rtl_0_bypass [14] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\memory|data[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[1]~44 .lut_mask = 16'h00AA;
defparam \memory|data[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[1]~45 (
// Equation(s):
// \memory|data[1]~45_combout  = ((\memory|data[1]~44_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (!\memory|data[1]~44_combout  & ((\memory|mem_rtl_0_bypass [13])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [13]),
	.datac(\memory|data[1]~44_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\memory|data[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[1]~45 .lut_mask = 16'hACFF;
defparam \memory|data[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (i[2]) # ((i[1] & !i[0]))

	.dataa(i[2]),
	.datab(i[1]),
	.datac(gnd),
	.datad(i[0]),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hAAEE;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_reg~2 (
// Equation(s):
// \D_cache|data_reg~2_combout  = (\CPU_stall~1_combout  & ((\clr~input_o  & ((!\Mux11~0_combout ))) # (!\clr~input_o  & (\D_cache|data_reg [1])))) # (!\CPU_stall~1_combout  & (((!\Mux11~0_combout ))))

	.dataa(\D_cache|data_reg [1]),
	.datab(\CPU_stall~1_combout ),
	.datac(\clr~input_o ),
	.datad(\Mux11~0_combout ),
	.cin(gnd),
	.combout(\D_cache|data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_reg~2 .lut_mask = 16'h08FB;
defparam \D_cache|data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|data_reg[1] (
	.clk(\clk~input_o ),
	.d(\D_cache|data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|data_reg[1] .is_wysiwyg = "true";
defparam \D_cache|data_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[1]~46 (
// Equation(s):
// \memory|data[1]~46_combout  = (\memory|data[1]~45_combout  & ((\D_cache|data_reg [1]) # ((!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))))

	.dataa(\memory|data[1]~45_combout ),
	.datab(\D_cache|data_reg [1]),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[1]~46 .lut_mask = 16'h888A;
defparam \memory|data[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~42 (
// Equation(s):
// \memory|data_reg~42_combout  = (\memory|always1~1_combout  & ((\memory|data[2]~49_combout ) # (!\memory|data[0]~43_combout )))

	.dataa(\memory|always1~1_combout ),
	.datab(\memory|data[2]~49_combout ),
	.datac(gnd),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~42 .lut_mask = 16'h88AA;
defparam \memory|data_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[2] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[2] .is_wysiwyg = "true";
defparam \memory|data_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [2]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 32'hF0F0F0F0;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[15] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[16] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[2]~47 (
// Equation(s):
// \memory|data[2]~47_combout  = (\memory|mem_rtl_0_bypass [16] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\memory|data[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[2]~47 .lut_mask = 16'h00AA;
defparam \memory|data[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[2]~48 (
// Equation(s):
// \memory|data[2]~48_combout  = ((\memory|data[2]~47_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (!\memory|data[2]~47_combout  & ((\memory|mem_rtl_0_bypass [15])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [15]),
	.datac(\memory|data[2]~47_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\memory|data[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[2]~48 .lut_mask = 16'hACFF;
defparam \memory|data[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (!i[0] & (i[2] $ (i[1])))

	.dataa(gnd),
	.datab(i[2]),
	.datac(i[1]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'h003C;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_reg~3 (
// Equation(s):
// \D_cache|data_reg~3_combout  = (\CPU_stall~1_combout  & ((\clr~input_o  & (\Mux10~0_combout )) # (!\clr~input_o  & ((\D_cache|data_reg [2]))))) # (!\CPU_stall~1_combout  & (\Mux10~0_combout ))

	.dataa(\Mux10~0_combout ),
	.datab(\D_cache|data_reg [2]),
	.datac(\CPU_stall~1_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_reg~3 .lut_mask = 16'hAACA;
defparam \D_cache|data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|data_reg[2] (
	.clk(\clk~input_o ),
	.d(\D_cache|data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|data_reg[2] .is_wysiwyg = "true";
defparam \D_cache|data_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[2]~49 (
// Equation(s):
// \memory|data[2]~49_combout  = (\memory|data[2]~48_combout  & ((\D_cache|data_reg [2]) # ((!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))))

	.dataa(\memory|data[2]~48_combout ),
	.datab(\D_cache|data_reg [2]),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[2]~49 .lut_mask = 16'h888A;
defparam \memory|data[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~43 (
// Equation(s):
// \memory|data_reg~43_combout  = (\memory|always1~1_combout  & ((\memory|data[3]~52_combout ) # (!\memory|data[0]~43_combout )))

	.dataa(\memory|always1~1_combout ),
	.datab(\memory|data[3]~52_combout ),
	.datac(gnd),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~43 .lut_mask = 16'h88AA;
defparam \memory|data_reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[3] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[3] .is_wysiwyg = "true";
defparam \memory|data_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [3]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 32'hFF00FF00;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[17] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[18] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[3]~50 (
// Equation(s):
// \memory|data[3]~50_combout  = (\memory|mem_rtl_0_bypass [18] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\memory|data[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[3]~50 .lut_mask = 16'h00AA;
defparam \memory|data[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[3]~51 (
// Equation(s):
// \memory|data[3]~51_combout  = ((\memory|data[3]~50_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (!\memory|data[3]~50_combout  & ((\memory|mem_rtl_0_bypass [17])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [17]),
	.datac(\memory|data[3]~50_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\memory|data[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[3]~51 .lut_mask = 16'hACFF;
defparam \memory|data[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (i[0] & ((!i[1]))) # (!i[0] & ((i[1]) # (!i[2])))

	.dataa(gnd),
	.datab(i[2]),
	.datac(i[0]),
	.datad(i[1]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'h0FF3;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_reg~4 (
// Equation(s):
// \D_cache|data_reg~4_combout  = (\CPU_stall~1_combout  & ((\clr~input_o  & (\Mux9~0_combout )) # (!\clr~input_o  & ((\D_cache|data_reg [3]))))) # (!\CPU_stall~1_combout  & (\Mux9~0_combout ))

	.dataa(\Mux9~0_combout ),
	.datab(\D_cache|data_reg [3]),
	.datac(\CPU_stall~1_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\D_cache|data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_reg~4 .lut_mask = 16'hAACA;
defparam \D_cache|data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|data_reg[3] (
	.clk(\clk~input_o ),
	.d(\D_cache|data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|data_reg[3] .is_wysiwyg = "true";
defparam \D_cache|data_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[3]~52 (
// Equation(s):
// \memory|data[3]~52_combout  = (\memory|data[3]~51_combout  & ((\D_cache|data_reg [3]) # ((!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))))

	.dataa(\memory|data[3]~51_combout ),
	.datab(\D_cache|data_reg [3]),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[3]~52 .lut_mask = 16'h888A;
defparam \memory|data[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[4]~21 (
// Equation(s):
// \D_cache|BUS_data[4]~21_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[4]~20_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[4]~20_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[4]~21 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~54 (
// Equation(s):
// \memory|data_reg~54_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[4]~21_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[4]~21_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~54_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~54 .lut_mask = 16'h0E00;
defparam \memory|data_reg~54 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[4] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[4] .is_wysiwyg = "true";
defparam \memory|data_reg[4] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [4]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 32'hFFFF0000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[19] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[20] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[4]~19 (
// Equation(s):
// \D_cache|BUS_data[4]~19_combout  = (\memory|mem_rtl_0_bypass [20] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[4]~19 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[4]~20 (
// Equation(s):
// \D_cache|BUS_data[4]~20_combout  = ((\D_cache|BUS_data[4]~19_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (!\D_cache|BUS_data[4]~19_combout  & ((\memory|mem_rtl_0_bypass [19])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [19]),
	.datac(\D_cache|BUS_data[4]~19_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[4]~20 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[4]~75 (
// Equation(s):
// \D_cache|BUS_data[4]~75_combout  = (\D_cache|BUS_data[4]~20_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[4]~20_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[4]~75_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[4]~75 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[4]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~44 (
// Equation(s):
// \memory|data_reg~44_combout  = (\memory|always1~1_combout  & ((\memory|data[5]~55_combout ) # (!\memory|data[0]~43_combout )))

	.dataa(\memory|always1~1_combout ),
	.datab(\memory|data[5]~55_combout ),
	.datac(gnd),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~44 .lut_mask = 16'h88AA;
defparam \memory|data_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[5] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[5] .is_wysiwyg = "true";
defparam \memory|data_reg[5] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [5]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[21] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[22] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[5]~53 (
// Equation(s):
// \memory|data[5]~53_combout  = (\memory|mem_rtl_0_bypass [22] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\memory|data[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[5]~53 .lut_mask = 16'h00AA;
defparam \memory|data[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[5]~54 (
// Equation(s):
// \memory|data[5]~54_combout  = ((\memory|data[5]~53_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a5~portbdataout )) # (!\memory|data[5]~53_combout  & ((\memory|mem_rtl_0_bypass [21])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [21]),
	.datac(\memory|data[5]~53_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\memory|data[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[5]~54 .lut_mask = 16'hACFF;
defparam \memory|data[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[5]~55 (
// Equation(s):
// \memory|data[5]~55_combout  = (\memory|data[5]~54_combout  & ((\D_cache|data_reg [5]) # ((!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))))

	.dataa(\memory|data[5]~54_combout ),
	.datab(\D_cache|data_reg [5]),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[5]~55 .lut_mask = 16'h888A;
defparam \memory|data[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[6]~73 (
// Equation(s):
// \D_cache|BUS_data[6]~73_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[6]~23_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[6]~23_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[6]~73 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~55 (
// Equation(s):
// \memory|data_reg~55_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[6]~73_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[6]~73_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~55_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~55 .lut_mask = 16'h0E00;
defparam \memory|data_reg~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[6] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[6] .is_wysiwyg = "true";
defparam \memory|data_reg[6] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [6]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[23] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[24] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[6]~22 (
// Equation(s):
// \D_cache|BUS_data[6]~22_combout  = (\memory|mem_rtl_0_bypass [24] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[6]~22 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[6]~23 (
// Equation(s):
// \D_cache|BUS_data[6]~23_combout  = ((\D_cache|BUS_data[6]~22_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (!\D_cache|BUS_data[6]~22_combout  & ((\memory|mem_rtl_0_bypass [23])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [23]),
	.datac(\D_cache|BUS_data[6]~22_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[6]~23 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[6]~76 (
// Equation(s):
// \D_cache|BUS_data[6]~76_combout  = (\D_cache|BUS_data[6]~23_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[6]~23_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[6]~76 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[7]~26 (
// Equation(s):
// \D_cache|BUS_data[7]~26_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[7]~25_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[7]~25_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[7]~26 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~56 (
// Equation(s):
// \memory|data_reg~56_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[7]~26_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[7]~26_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~56_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~56 .lut_mask = 16'h0E00;
defparam \memory|data_reg~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[7] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[7] .is_wysiwyg = "true";
defparam \memory|data_reg[7] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [7]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[25] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[26] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[7]~24 (
// Equation(s):
// \D_cache|BUS_data[7]~24_combout  = (\memory|mem_rtl_0_bypass [26] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[7]~24 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[7]~25 (
// Equation(s):
// \D_cache|BUS_data[7]~25_combout  = ((\D_cache|BUS_data[7]~24_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (!\D_cache|BUS_data[7]~24_combout  & ((\memory|mem_rtl_0_bypass [25])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [25]),
	.datac(\D_cache|BUS_data[7]~24_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[7]~25 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[7]~77 (
// Equation(s):
// \D_cache|BUS_data[7]~77_combout  = (\D_cache|BUS_data[7]~25_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[7]~25_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[7]~77_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[7]~77 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[7]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~45 (
// Equation(s):
// \memory|data_reg~45_combout  = (\memory|always1~1_combout  & ((\memory|data[8]~58_combout ) # (!\memory|data[0]~43_combout )))

	.dataa(\memory|always1~1_combout ),
	.datab(\memory|data[8]~58_combout ),
	.datac(gnd),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~45 .lut_mask = 16'h88AA;
defparam \memory|data_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[8] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[8] .is_wysiwyg = "true";
defparam \memory|data_reg[8] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [8]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[27] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[28] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[8]~56 (
// Equation(s):
// \memory|data[8]~56_combout  = (\memory|mem_rtl_0_bypass [28] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\memory|data[8]~56_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[8]~56 .lut_mask = 16'h00AA;
defparam \memory|data[8]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[8]~57 (
// Equation(s):
// \memory|data[8]~57_combout  = ((\memory|data[8]~56_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a8~portbdataout )) # (!\memory|data[8]~56_combout  & ((\memory|mem_rtl_0_bypass [27])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [27]),
	.datac(\memory|data[8]~56_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\memory|data[8]~57_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[8]~57 .lut_mask = 16'hACFF;
defparam \memory|data[8]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[8]~58 (
// Equation(s):
// \memory|data[8]~58_combout  = (\memory|data[8]~57_combout  & ((\D_cache|data_reg [5]) # ((!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))))

	.dataa(\memory|data[8]~57_combout ),
	.datab(\D_cache|data_reg [5]),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data[8]~58_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[8]~58 .lut_mask = 16'h888A;
defparam \memory|data[8]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[9]~29 (
// Equation(s):
// \D_cache|BUS_data[9]~29_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[9]~28_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[9]~28_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[9]~29 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~57 (
// Equation(s):
// \memory|data_reg~57_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[9]~29_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[9]~29_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~57_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~57 .lut_mask = 16'h0E00;
defparam \memory|data_reg~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[9] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[9] .is_wysiwyg = "true";
defparam \memory|data_reg[9] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [9]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[29] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[30] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[9]~27 (
// Equation(s):
// \D_cache|BUS_data[9]~27_combout  = (\memory|mem_rtl_0_bypass [30] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[9]~27 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[9]~28 (
// Equation(s):
// \D_cache|BUS_data[9]~28_combout  = ((\D_cache|BUS_data[9]~27_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a9~portbdataout )) # (!\D_cache|BUS_data[9]~27_combout  & ((\memory|mem_rtl_0_bypass [29])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [29]),
	.datac(\D_cache|BUS_data[9]~27_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[9]~28 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[9]~78 (
// Equation(s):
// \D_cache|BUS_data[9]~78_combout  = (\D_cache|BUS_data[9]~28_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[9]~28_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[9]~78_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[9]~78 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[9]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[10]~32 (
// Equation(s):
// \D_cache|BUS_data[10]~32_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[10]~31_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[10]~31_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[10]~32 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~58 (
// Equation(s):
// \memory|data_reg~58_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[10]~32_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[10]~32_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~58_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~58 .lut_mask = 16'h0E00;
defparam \memory|data_reg~58 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[10] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[10] .is_wysiwyg = "true";
defparam \memory|data_reg[10] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [10]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[31] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[32] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[10]~30 (
// Equation(s):
// \D_cache|BUS_data[10]~30_combout  = (\memory|mem_rtl_0_bypass [32] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [32]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[10]~30 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[10]~31 (
// Equation(s):
// \D_cache|BUS_data[10]~31_combout  = ((\D_cache|BUS_data[10]~30_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a10~portbdataout )) # (!\D_cache|BUS_data[10]~30_combout  & ((\memory|mem_rtl_0_bypass [31])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [31]),
	.datac(\D_cache|BUS_data[10]~30_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[10]~31 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[10]~79 (
// Equation(s):
// \D_cache|BUS_data[10]~79_combout  = (\D_cache|BUS_data[10]~31_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[10]~31_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[10]~79_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[10]~79 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[10]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[11]~35 (
// Equation(s):
// \D_cache|BUS_data[11]~35_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[11]~34_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[11]~34_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[11]~35 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~59 (
// Equation(s):
// \memory|data_reg~59_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[11]~35_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[11]~35_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~59_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~59 .lut_mask = 16'h0E00;
defparam \memory|data_reg~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[11] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[11] .is_wysiwyg = "true";
defparam \memory|data_reg[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [11]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[33] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[34] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[11]~33 (
// Equation(s):
// \D_cache|BUS_data[11]~33_combout  = (\memory|mem_rtl_0_bypass [34] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [34]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[11]~33 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[11]~34 (
// Equation(s):
// \D_cache|BUS_data[11]~34_combout  = ((\D_cache|BUS_data[11]~33_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a11~portbdataout )) # (!\D_cache|BUS_data[11]~33_combout  & ((\memory|mem_rtl_0_bypass [33])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [33]),
	.datac(\D_cache|BUS_data[11]~33_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[11]~34 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[11]~80 (
// Equation(s):
// \D_cache|BUS_data[11]~80_combout  = (\D_cache|BUS_data[11]~34_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[11]~34_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[11]~80_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[11]~80 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[11]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~46 (
// Equation(s):
// \memory|data_reg~46_combout  = (\memory|always1~1_combout  & ((\memory|data[12]~61_combout ) # (!\memory|data[0]~43_combout )))

	.dataa(\memory|always1~1_combout ),
	.datab(\memory|data[12]~61_combout ),
	.datac(gnd),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~46 .lut_mask = 16'h88AA;
defparam \memory|data_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[12] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[12] .is_wysiwyg = "true";
defparam \memory|data_reg[12] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [12]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[35] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[36] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[12]~59 (
// Equation(s):
// \memory|data[12]~59_combout  = (\memory|mem_rtl_0_bypass [36] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [36]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\memory|data[12]~59_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[12]~59 .lut_mask = 16'h00AA;
defparam \memory|data[12]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[12]~60 (
// Equation(s):
// \memory|data[12]~60_combout  = ((\memory|data[12]~59_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (!\memory|data[12]~59_combout  & ((\memory|mem_rtl_0_bypass [35])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [35]),
	.datac(\memory|data[12]~59_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\memory|data[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[12]~60 .lut_mask = 16'hACFF;
defparam \memory|data[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[12]~61 (
// Equation(s):
// \memory|data[12]~61_combout  = (\memory|data[12]~60_combout  & ((\D_cache|data_reg [5]) # ((!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))))

	.dataa(\memory|data[12]~60_combout ),
	.datab(\D_cache|data_reg [5]),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[12]~61 .lut_mask = 16'h888A;
defparam \memory|data[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[13]~38 (
// Equation(s):
// \D_cache|BUS_data[13]~38_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[13]~37_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[13]~37_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[13]~38 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[13]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~60 (
// Equation(s):
// \memory|data_reg~60_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[13]~38_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[13]~38_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~60_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~60 .lut_mask = 16'h0E00;
defparam \memory|data_reg~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[13] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[13] .is_wysiwyg = "true";
defparam \memory|data_reg[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [13]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[37] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[38] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[13]~36 (
// Equation(s):
// \D_cache|BUS_data[13]~36_combout  = (\memory|mem_rtl_0_bypass [38] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [38]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[13]~36 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[13]~37 (
// Equation(s):
// \D_cache|BUS_data[13]~37_combout  = ((\D_cache|BUS_data[13]~36_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (!\D_cache|BUS_data[13]~36_combout  & ((\memory|mem_rtl_0_bypass [37])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [37]),
	.datac(\D_cache|BUS_data[13]~36_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[13]~37 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[13]~81 (
// Equation(s):
// \D_cache|BUS_data[13]~81_combout  = (\D_cache|BUS_data[13]~37_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[13]~37_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[13]~81 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[14]~41 (
// Equation(s):
// \D_cache|BUS_data[14]~41_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[14]~40_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[14]~40_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[14]~41_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[14]~41 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[14]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~61 (
// Equation(s):
// \memory|data_reg~61_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[14]~41_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[14]~41_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~61_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~61 .lut_mask = 16'h0E00;
defparam \memory|data_reg~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[14] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[14] .is_wysiwyg = "true";
defparam \memory|data_reg[14] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [14]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[39] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[40] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[14]~39 (
// Equation(s):
// \D_cache|BUS_data[14]~39_combout  = (\memory|mem_rtl_0_bypass [40] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [40]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[14]~39_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[14]~39 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[14]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[14]~40 (
// Equation(s):
// \D_cache|BUS_data[14]~40_combout  = ((\D_cache|BUS_data[14]~39_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (!\D_cache|BUS_data[14]~39_combout  & ((\memory|mem_rtl_0_bypass [39])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [39]),
	.datac(\D_cache|BUS_data[14]~39_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[14]~40_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[14]~40 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[14]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[14]~82 (
// Equation(s):
// \D_cache|BUS_data[14]~82_combout  = (\D_cache|BUS_data[14]~40_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[14]~40_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[14]~82_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[14]~82 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[14]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[15]~74 (
// Equation(s):
// \D_cache|BUS_data[15]~74_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[15]~43_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[15]~43_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[15]~74_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[15]~74 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[15]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~62 (
// Equation(s):
// \memory|data_reg~62_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[15]~74_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[15]~74_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~62_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~62 .lut_mask = 16'h0E00;
defparam \memory|data_reg~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[15] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[15] .is_wysiwyg = "true";
defparam \memory|data_reg[15] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [15]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[41] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[42] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[15]~42 (
// Equation(s):
// \D_cache|BUS_data[15]~42_combout  = (\memory|mem_rtl_0_bypass [42] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [42]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[15]~42 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[15]~43 (
// Equation(s):
// \D_cache|BUS_data[15]~43_combout  = ((\D_cache|BUS_data[15]~42_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a15~portbdataout )) # (!\D_cache|BUS_data[15]~42_combout  & ((\memory|mem_rtl_0_bypass [41])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [41]),
	.datac(\D_cache|BUS_data[15]~42_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[15]~43 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[15]~83 (
// Equation(s):
// \D_cache|BUS_data[15]~83_combout  = (\D_cache|BUS_data[15]~43_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[15]~43_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[15]~83_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[15]~83 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[15]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[16]~46 (
// Equation(s):
// \D_cache|BUS_data[16]~46_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[16]~45_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[16]~45_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[16]~46_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[16]~46 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[16]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~63 (
// Equation(s):
// \memory|data_reg~63_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[16]~46_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[16]~46_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~63_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~63 .lut_mask = 16'h0E00;
defparam \memory|data_reg~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[16] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[16] .is_wysiwyg = "true";
defparam \memory|data_reg[16] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [16]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[43] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[44] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[16]~44 (
// Equation(s):
// \D_cache|BUS_data[16]~44_combout  = (\memory|mem_rtl_0_bypass [44] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [44]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[16]~44_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[16]~44 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[16]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[16]~45 (
// Equation(s):
// \D_cache|BUS_data[16]~45_combout  = ((\D_cache|BUS_data[16]~44_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (!\D_cache|BUS_data[16]~44_combout  & ((\memory|mem_rtl_0_bypass [43])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [43]),
	.datac(\D_cache|BUS_data[16]~44_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[16]~45_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[16]~45 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[16]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[16]~84 (
// Equation(s):
// \D_cache|BUS_data[16]~84_combout  = (\D_cache|BUS_data[16]~45_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[16]~45_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[16]~84_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[16]~84 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[16]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~47 (
// Equation(s):
// \memory|data_reg~47_combout  = (\memory|always1~1_combout  & ((\memory|data[17]~64_combout ) # (!\memory|data[0]~43_combout )))

	.dataa(\memory|always1~1_combout ),
	.datab(\memory|data[17]~64_combout ),
	.datac(gnd),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~47 .lut_mask = 16'h88AA;
defparam \memory|data_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[17] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[17] .is_wysiwyg = "true";
defparam \memory|data_reg[17] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [17]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[45] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[46] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[17]~62 (
// Equation(s):
// \memory|data[17]~62_combout  = (\memory|mem_rtl_0_bypass [46] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [46]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\memory|data[17]~62_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[17]~62 .lut_mask = 16'h00AA;
defparam \memory|data[17]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[17]~63 (
// Equation(s):
// \memory|data[17]~63_combout  = ((\memory|data[17]~62_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (!\memory|data[17]~62_combout  & ((\memory|mem_rtl_0_bypass [45])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [45]),
	.datac(\memory|data[17]~62_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\memory|data[17]~63_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[17]~63 .lut_mask = 16'hACFF;
defparam \memory|data[17]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[17]~64 (
// Equation(s):
// \memory|data[17]~64_combout  = (\memory|data[17]~63_combout  & ((\D_cache|data_reg [5]) # ((!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))))

	.dataa(\memory|data[17]~63_combout ),
	.datab(\D_cache|data_reg [5]),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data[17]~64_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[17]~64 .lut_mask = 16'h888A;
defparam \memory|data[17]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[18]~49 (
// Equation(s):
// \D_cache|BUS_data[18]~49_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[18]~48_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[18]~48_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[18]~49 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~64 (
// Equation(s):
// \memory|data_reg~64_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[18]~49_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[18]~49_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~64_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~64 .lut_mask = 16'h0E00;
defparam \memory|data_reg~64 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[18] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[18] .is_wysiwyg = "true";
defparam \memory|data_reg[18] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [18]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[47] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[48] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[18]~47 (
// Equation(s):
// \D_cache|BUS_data[18]~47_combout  = (\memory|mem_rtl_0_bypass [48] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [48]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[18]~47_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[18]~47 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[18]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[18]~48 (
// Equation(s):
// \D_cache|BUS_data[18]~48_combout  = ((\D_cache|BUS_data[18]~47_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (!\D_cache|BUS_data[18]~47_combout  & ((\memory|mem_rtl_0_bypass [47])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [47]),
	.datac(\D_cache|BUS_data[18]~47_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[18]~48_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[18]~48 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[18]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[18]~85 (
// Equation(s):
// \D_cache|BUS_data[18]~85_combout  = (\D_cache|BUS_data[18]~48_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[18]~48_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[18]~85_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[18]~85 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[18]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[19]~52 (
// Equation(s):
// \D_cache|BUS_data[19]~52_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[19]~51_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[19]~51_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[19]~52_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[19]~52 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[19]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~65 (
// Equation(s):
// \memory|data_reg~65_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[19]~52_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[19]~52_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~65_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~65 .lut_mask = 16'h0E00;
defparam \memory|data_reg~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[19] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[19] .is_wysiwyg = "true";
defparam \memory|data_reg[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [19]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[49] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[50] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[19]~50 (
// Equation(s):
// \D_cache|BUS_data[19]~50_combout  = (\memory|mem_rtl_0_bypass [50] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [50]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[19]~50_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[19]~50 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[19]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[19]~51 (
// Equation(s):
// \D_cache|BUS_data[19]~51_combout  = ((\D_cache|BUS_data[19]~50_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (!\D_cache|BUS_data[19]~50_combout  & ((\memory|mem_rtl_0_bypass [49])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [49]),
	.datac(\D_cache|BUS_data[19]~50_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[19]~51_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[19]~51 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[19]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[19]~86 (
// Equation(s):
// \D_cache|BUS_data[19]~86_combout  = (\D_cache|BUS_data[19]~51_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[19]~51_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[19]~86_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[19]~86 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[19]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~48 (
// Equation(s):
// \memory|data_reg~48_combout  = (\memory|always1~1_combout  & ((\memory|data[20]~67_combout ) # (!\memory|data[0]~43_combout )))

	.dataa(\memory|always1~1_combout ),
	.datab(\memory|data[20]~67_combout ),
	.datac(gnd),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~48 .lut_mask = 16'h88AA;
defparam \memory|data_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[20] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[20] .is_wysiwyg = "true";
defparam \memory|data_reg[20] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [20]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[51] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[52] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[20]~65 (
// Equation(s):
// \memory|data[20]~65_combout  = (\memory|mem_rtl_0_bypass [52] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [52]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\memory|data[20]~65_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[20]~65 .lut_mask = 16'h00AA;
defparam \memory|data[20]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[20]~66 (
// Equation(s):
// \memory|data[20]~66_combout  = ((\memory|data[20]~65_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (!\memory|data[20]~65_combout  & ((\memory|mem_rtl_0_bypass [51])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [51]),
	.datac(\memory|data[20]~65_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\memory|data[20]~66_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[20]~66 .lut_mask = 16'hACFF;
defparam \memory|data[20]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[20]~67 (
// Equation(s):
// \memory|data[20]~67_combout  = (\memory|data[20]~66_combout  & ((\D_cache|data_reg [5]) # ((!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))))

	.dataa(\memory|data[20]~66_combout ),
	.datab(\D_cache|data_reg [5]),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data[20]~67_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[20]~67 .lut_mask = 16'h888A;
defparam \memory|data[20]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~49 (
// Equation(s):
// \memory|data_reg~49_combout  = (\memory|always1~1_combout  & ((\memory|data[21]~70_combout ) # (!\memory|data[0]~43_combout )))

	.dataa(\memory|always1~1_combout ),
	.datab(\memory|data[21]~70_combout ),
	.datac(gnd),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~49 .lut_mask = 16'h88AA;
defparam \memory|data_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[21] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[21] .is_wysiwyg = "true";
defparam \memory|data_reg[21] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [21]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[53] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[54] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[21]~68 (
// Equation(s):
// \memory|data[21]~68_combout  = (\memory|mem_rtl_0_bypass [54] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [54]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\memory|data[21]~68_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[21]~68 .lut_mask = 16'h00AA;
defparam \memory|data[21]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[21]~69 (
// Equation(s):
// \memory|data[21]~69_combout  = ((\memory|data[21]~68_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a21~portbdataout )) # (!\memory|data[21]~68_combout  & ((\memory|mem_rtl_0_bypass [53])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [53]),
	.datac(\memory|data[21]~68_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\memory|data[21]~69_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[21]~69 .lut_mask = 16'hACFF;
defparam \memory|data[21]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[21]~70 (
// Equation(s):
// \memory|data[21]~70_combout  = (\memory|data[21]~69_combout  & ((\D_cache|data_reg [5]) # ((!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))))

	.dataa(\memory|data[21]~69_combout ),
	.datab(\D_cache|data_reg [5]),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data[21]~70_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[21]~70 .lut_mask = 16'h888A;
defparam \memory|data[21]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[22]~55 (
// Equation(s):
// \D_cache|BUS_data[22]~55_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[22]~54_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[22]~54_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[22]~55_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[22]~55 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[22]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~66 (
// Equation(s):
// \memory|data_reg~66_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[22]~55_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[22]~55_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~66_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~66 .lut_mask = 16'h0E00;
defparam \memory|data_reg~66 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[22] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[22] .is_wysiwyg = "true";
defparam \memory|data_reg[22] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [22]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[55] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[56] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[22]~53 (
// Equation(s):
// \D_cache|BUS_data[22]~53_combout  = (\memory|mem_rtl_0_bypass [56] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [56]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[22]~53_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[22]~53 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[22]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[22]~54 (
// Equation(s):
// \D_cache|BUS_data[22]~54_combout  = ((\D_cache|BUS_data[22]~53_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (!\D_cache|BUS_data[22]~53_combout  & ((\memory|mem_rtl_0_bypass [55])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [55]),
	.datac(\D_cache|BUS_data[22]~53_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[22]~54_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[22]~54 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[22]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[22]~87 (
// Equation(s):
// \D_cache|BUS_data[22]~87_combout  = (\D_cache|BUS_data[22]~54_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[22]~54_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[22]~87_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[22]~87 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[22]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~50 (
// Equation(s):
// \memory|data_reg~50_combout  = (\memory|always1~1_combout  & ((\memory|data[23]~73_combout ) # (!\memory|data[0]~43_combout )))

	.dataa(\memory|always1~1_combout ),
	.datab(\memory|data[23]~73_combout ),
	.datac(gnd),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~50 .lut_mask = 16'h88AA;
defparam \memory|data_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[23] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[23] .is_wysiwyg = "true";
defparam \memory|data_reg[23] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [23]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[57] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[58] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[23]~71 (
// Equation(s):
// \memory|data[23]~71_combout  = (\memory|mem_rtl_0_bypass [58] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [58]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\memory|data[23]~71_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[23]~71 .lut_mask = 16'h00AA;
defparam \memory|data[23]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[23]~72 (
// Equation(s):
// \memory|data[23]~72_combout  = ((\memory|data[23]~71_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (!\memory|data[23]~71_combout  & ((\memory|mem_rtl_0_bypass [57])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [57]),
	.datac(\memory|data[23]~71_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\memory|data[23]~72_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[23]~72 .lut_mask = 16'hACFF;
defparam \memory|data[23]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[23]~73 (
// Equation(s):
// \memory|data[23]~73_combout  = (\memory|data[23]~72_combout  & ((\D_cache|data_reg [5]) # ((!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))))

	.dataa(\memory|data[23]~72_combout ),
	.datab(\D_cache|data_reg [5]),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data[23]~73_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[23]~73 .lut_mask = 16'h888A;
defparam \memory|data[23]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[24]~58 (
// Equation(s):
// \D_cache|BUS_data[24]~58_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[24]~57_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[24]~57_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[24]~58_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[24]~58 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[24]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~67 (
// Equation(s):
// \memory|data_reg~67_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[24]~58_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[24]~58_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~67_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~67 .lut_mask = 16'h0E00;
defparam \memory|data_reg~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[24] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[24] .is_wysiwyg = "true";
defparam \memory|data_reg[24] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [24]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[59] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[60] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[24]~56 (
// Equation(s):
// \D_cache|BUS_data[24]~56_combout  = (\memory|mem_rtl_0_bypass [60] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [60]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[24]~56_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[24]~56 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[24]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[24]~57 (
// Equation(s):
// \D_cache|BUS_data[24]~57_combout  = ((\D_cache|BUS_data[24]~56_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (!\D_cache|BUS_data[24]~56_combout  & ((\memory|mem_rtl_0_bypass [59])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [59]),
	.datac(\D_cache|BUS_data[24]~56_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[24]~57_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[24]~57 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[24]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[24]~88 (
// Equation(s):
// \D_cache|BUS_data[24]~88_combout  = (\D_cache|BUS_data[24]~57_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[24]~57_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[24]~88_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[24]~88 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[24]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~51 (
// Equation(s):
// \memory|data_reg~51_combout  = (\memory|always1~1_combout  & ((\memory|data[25]~76_combout ) # (!\memory|data[0]~43_combout )))

	.dataa(\memory|always1~1_combout ),
	.datab(\memory|data[25]~76_combout ),
	.datac(gnd),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~51_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~51 .lut_mask = 16'h88AA;
defparam \memory|data_reg~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[25] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[25] .is_wysiwyg = "true";
defparam \memory|data_reg[25] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [25]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[61] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[62] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[25]~74 (
// Equation(s):
// \memory|data[25]~74_combout  = (\memory|mem_rtl_0_bypass [62] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [62]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\memory|data[25]~74_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[25]~74 .lut_mask = 16'h00AA;
defparam \memory|data[25]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[25]~75 (
// Equation(s):
// \memory|data[25]~75_combout  = ((\memory|data[25]~74_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (!\memory|data[25]~74_combout  & ((\memory|mem_rtl_0_bypass [61])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [61]),
	.datac(\memory|data[25]~74_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\memory|data[25]~75_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[25]~75 .lut_mask = 16'hACFF;
defparam \memory|data[25]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[25]~76 (
// Equation(s):
// \memory|data[25]~76_combout  = (\memory|data[25]~75_combout  & ((\D_cache|data_reg [5]) # ((!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))))

	.dataa(\memory|data[25]~75_combout ),
	.datab(\D_cache|data_reg [5]),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data[25]~76_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[25]~76 .lut_mask = 16'h888A;
defparam \memory|data[25]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[26]~61 (
// Equation(s):
// \D_cache|BUS_data[26]~61_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[26]~60_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[26]~60_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[26]~61_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[26]~61 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[26]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~68 (
// Equation(s):
// \memory|data_reg~68_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[26]~61_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[26]~61_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~68_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~68 .lut_mask = 16'h0E00;
defparam \memory|data_reg~68 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[26] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[26] .is_wysiwyg = "true";
defparam \memory|data_reg[26] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [26]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[63] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[64] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[26]~59 (
// Equation(s):
// \D_cache|BUS_data[26]~59_combout  = (\memory|mem_rtl_0_bypass [64] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [64]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[26]~59_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[26]~59 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[26]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[26]~60 (
// Equation(s):
// \D_cache|BUS_data[26]~60_combout  = ((\D_cache|BUS_data[26]~59_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (!\D_cache|BUS_data[26]~59_combout  & ((\memory|mem_rtl_0_bypass [63])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [63]),
	.datac(\D_cache|BUS_data[26]~59_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[26]~60_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[26]~60 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[26]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[26]~89 (
// Equation(s):
// \D_cache|BUS_data[26]~89_combout  = (\D_cache|BUS_data[26]~60_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[26]~60_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[26]~89_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[26]~89 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[26]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~52 (
// Equation(s):
// \memory|data_reg~52_combout  = (\memory|always1~1_combout  & ((\memory|data[27]~79_combout ) # (!\memory|data[0]~43_combout )))

	.dataa(\memory|always1~1_combout ),
	.datab(\memory|data[27]~79_combout ),
	.datac(gnd),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~52_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~52 .lut_mask = 16'h88AA;
defparam \memory|data_reg~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[27] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[27] .is_wysiwyg = "true";
defparam \memory|data_reg[27] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [27]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[65] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[66] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[27]~77 (
// Equation(s):
// \memory|data[27]~77_combout  = (\memory|mem_rtl_0_bypass [66] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [66]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\memory|data[27]~77_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[27]~77 .lut_mask = 16'h00AA;
defparam \memory|data[27]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[27]~78 (
// Equation(s):
// \memory|data[27]~78_combout  = ((\memory|data[27]~77_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a27~portbdataout )) # (!\memory|data[27]~77_combout  & ((\memory|mem_rtl_0_bypass [65])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [65]),
	.datac(\memory|data[27]~77_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\memory|data[27]~78_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[27]~78 .lut_mask = 16'hACFF;
defparam \memory|data[27]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[27]~79 (
// Equation(s):
// \memory|data[27]~79_combout  = (\memory|data[27]~78_combout  & ((\D_cache|data_reg [5]) # ((!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))))

	.dataa(\memory|data[27]~78_combout ),
	.datab(\D_cache|data_reg [5]),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data[27]~79_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[27]~79 .lut_mask = 16'h888A;
defparam \memory|data[27]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[28]~64 (
// Equation(s):
// \D_cache|BUS_data[28]~64_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[28]~63_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[28]~63_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[28]~64_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[28]~64 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[28]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~69 (
// Equation(s):
// \memory|data_reg~69_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[28]~64_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[28]~64_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~69_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~69 .lut_mask = 16'h0E00;
defparam \memory|data_reg~69 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[28] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[28] .is_wysiwyg = "true";
defparam \memory|data_reg[28] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [28]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[67] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[68] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[28]~62 (
// Equation(s):
// \D_cache|BUS_data[28]~62_combout  = (\memory|mem_rtl_0_bypass [68] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [68]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[28]~62 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[28]~63 (
// Equation(s):
// \D_cache|BUS_data[28]~63_combout  = ((\D_cache|BUS_data[28]~62_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (!\D_cache|BUS_data[28]~62_combout  & ((\memory|mem_rtl_0_bypass [67])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [67]),
	.datac(\D_cache|BUS_data[28]~62_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[28]~63_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[28]~63 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[28]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[28]~90 (
// Equation(s):
// \D_cache|BUS_data[28]~90_combout  = (\D_cache|BUS_data[28]~63_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[28]~63_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[28]~90 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[29]~94 (
// Equation(s):
// \D_cache|BUS_data[29]~94_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[29]~66_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[29]~66_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[29]~94_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[29]~94 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[29]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~70 (
// Equation(s):
// \memory|data_reg~70_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[29]~94_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[29]~94_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~70_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~70 .lut_mask = 16'h0E00;
defparam \memory|data_reg~70 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[29] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[29] .is_wysiwyg = "true";
defparam \memory|data_reg[29] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [29]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[69] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[70] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[29]~65 (
// Equation(s):
// \D_cache|BUS_data[29]~65_combout  = (\memory|mem_rtl_0_bypass [70] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [70]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[29]~65 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[29]~66 (
// Equation(s):
// \D_cache|BUS_data[29]~66_combout  = ((\D_cache|BUS_data[29]~65_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (!\D_cache|BUS_data[29]~65_combout  & ((\memory|mem_rtl_0_bypass [69])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [69]),
	.datac(\D_cache|BUS_data[29]~65_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[29]~66 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[29]~91 (
// Equation(s):
// \D_cache|BUS_data[29]~91_combout  = (\D_cache|BUS_data[29]~66_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[29]~66_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[29]~91_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[29]~91 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[29]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[30]~69 (
// Equation(s):
// \D_cache|BUS_data[30]~69_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[30]~68_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[30]~68_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[30]~69_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[30]~69 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[30]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~71 (
// Equation(s):
// \memory|data_reg~71_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[30]~69_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[30]~69_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~71_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~71 .lut_mask = 16'h0E00;
defparam \memory|data_reg~71 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[30] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[30] .is_wysiwyg = "true";
defparam \memory|data_reg[30] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [30]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[71] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[72] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[30]~67 (
// Equation(s):
// \D_cache|BUS_data[30]~67_combout  = (\memory|mem_rtl_0_bypass [72] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [72]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[30]~67_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[30]~67 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[30]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[30]~68 (
// Equation(s):
// \D_cache|BUS_data[30]~68_combout  = ((\D_cache|BUS_data[30]~67_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (!\D_cache|BUS_data[30]~67_combout  & ((\memory|mem_rtl_0_bypass [71])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [71]),
	.datac(\D_cache|BUS_data[30]~67_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[30]~68_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[30]~68 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[30]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[30]~92 (
// Equation(s):
// \D_cache|BUS_data[30]~92_combout  = (\D_cache|BUS_data[30]~68_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[30]~68_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[30]~92_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[30]~92 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[30]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[31]~72 (
// Equation(s):
// \D_cache|BUS_data[31]~72_combout  = (!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & ((\D_cache|BUS_data[31]~71_combout ) # (!\memory|data~40_combout ))))

	.dataa(\D_cache|BUS_data[31]~71_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[31]~72_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[31]~72 .lut_mask = 16'h000B;
defparam \D_cache|BUS_data[31]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~72 (
// Equation(s):
// \memory|data_reg~72_combout  = (!\memory|state.000~q  & (\D_cache|BUS_data[31]~72_combout  & ((\bus_control_0|grant[0]~2_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|state.000~q ),
	.datad(\D_cache|BUS_data[31]~72_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~72_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~72 .lut_mask = 16'h0E00;
defparam \memory|data_reg~72 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[31] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[31] .is_wysiwyg = "true";
defparam \memory|data_reg[31] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\memory|mem~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [31]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_k4e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[73] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[74] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[31]~70 (
// Equation(s):
// \D_cache|BUS_data[31]~70_combout  = (\memory|mem_rtl_0_bypass [74] & !\memory|mem~1_combout )

	.dataa(\memory|mem_rtl_0_bypass [74]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[31]~70_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[31]~70 .lut_mask = 16'h00AA;
defparam \D_cache|BUS_data[31]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[31]~71 (
// Equation(s):
// \D_cache|BUS_data[31]~71_combout  = ((\D_cache|BUS_data[31]~70_combout  & (\memory|mem_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (!\D_cache|BUS_data[31]~70_combout  & ((\memory|mem_rtl_0_bypass [73])))) # (!\memory|data~40_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [73]),
	.datac(\D_cache|BUS_data[31]~70_combout ),
	.datad(\memory|data~40_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[31]~71_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[31]~71 .lut_mask = 16'hACFF;
defparam \D_cache|BUS_data[31]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|BUS_data[31]~93 (
// Equation(s):
// \D_cache|BUS_data[31]~93_combout  = (\D_cache|BUS_data[31]~71_combout  & (!\D_cache|data_to_bus[0]~0_combout  & !\D_cache|data_to_bus[0]~1_combout ))

	.dataa(\D_cache|BUS_data[31]~71_combout ),
	.datab(gnd),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|BUS_data[31]~93_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|BUS_data[31]~93 .lut_mask = 16'h000A;
defparam \D_cache|BUS_data[31]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|ready_out~1 (
// Equation(s):
// \memory|ready_out~1_combout  = (\bus_control_0|grant[0]~2_combout ) # ((\bus_control_0|grant[1]~1_combout ) # (\memory|selected_reg~q ))

	.dataa(\bus_control_0|grant[0]~2_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|selected_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|ready_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|ready_out~1 .lut_mask = 16'hFEFE;
defparam \memory|ready_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|BUS_RW~1 (
// Equation(s):
// \I_cache|BUS_RW~1_combout  = (!\bus_control_0|grant[0]~2_combout  & ((\D_cache|CPU_RW_reg~q ) # (!\bus_control_0|grant[1]~1_combout )))

	.dataa(\D_cache|CPU_RW_reg~q ),
	.datab(gnd),
	.datac(\bus_control_0|grant[1]~1_combout ),
	.datad(\bus_control_0|grant[0]~2_combout ),
	.cin(gnd),
	.combout(\I_cache|BUS_RW~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|BUS_RW~1 .lut_mask = 16'h00AF;
defparam \I_cache|BUS_RW~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~35 (
// Equation(s):
// \I_cache|data_o~35_combout  = (!\I_cache|NO_CACHE~q  & ((\I_cache|Equal0~8_combout ) # (!\I_cache|VALID_A_out~q )))

	.dataa(\I_cache|Equal0~8_combout ),
	.datab(gnd),
	.datac(\I_cache|VALID_A_out~q ),
	.datad(\I_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\I_cache|data_o~35_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~35 .lut_mask = 16'h00AF;
defparam \I_cache|data_o~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[0]~80 (
// Equation(s):
// \memory|data[0]~80_combout  = (\memory|data[0]~42_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & !\memory|data~40_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\memory|data~40_combout ),
	.datad(\memory|data[0]~42_combout ),
	.cin(gnd),
	.combout(\memory|data[0]~80_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[0]~80 .lut_mask = 16'hFF01;
defparam \memory|data[0]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|WE_C_o (
// Equation(s):
// \I_cache|WE_C_o~combout  = (\I_cache|NO_CACHE~q  & \I_cache|ready_in~0_combout )

	.dataa(\I_cache|NO_CACHE~q ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|WE_C_o~combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_C_o .lut_mask = 16'h8888;
defparam \I_cache|WE_C_o .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[0] (
	.clk(\clk~input_o ),
	.d(\memory|data[0]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[0] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[0] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[1] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[3] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[4] (
	.clk(\clk~input_o ),
	.d(\I_cache|RAM_B.raddr_a[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[2] (
	.clk(\clk~input_o ),
	.d(\I_cache|RAM_B.raddr_a[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~32 (
// Equation(s):
// \I_cache|data_o~32_combout  = (\I_cache|RAM_B_rtl_0_bypass [1] & (\I_cache|RAM_B_rtl_0_bypass [2] & (\I_cache|RAM_B_rtl_0_bypass [3] $ (!\I_cache|RAM_B_rtl_0_bypass [4])))) # (!\I_cache|RAM_B_rtl_0_bypass [1] & (!\I_cache|RAM_B_rtl_0_bypass [2] & 
// (\I_cache|RAM_B_rtl_0_bypass [3] $ (!\I_cache|RAM_B_rtl_0_bypass [4]))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [1]),
	.datab(\I_cache|RAM_B_rtl_0_bypass [3]),
	.datac(\I_cache|RAM_B_rtl_0_bypass [4]),
	.datad(\I_cache|RAM_B_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\I_cache|data_o~32_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~32 .lut_mask = 16'h8241;
defparam \I_cache|data_o~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[0] (
	.clk(\clk~input_o ),
	.d(\I_cache|WE_B_o~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[5] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[6] (
	.clk(\clk~input_o ),
	.d(\I_cache|RAM_B.raddr_a[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~33 (
// Equation(s):
// \I_cache|data_o~33_combout  = (\I_cache|data_o~32_combout  & (\I_cache|RAM_B_rtl_0_bypass [0] & (\I_cache|RAM_B_rtl_0_bypass [5] $ (!\I_cache|RAM_B_rtl_0_bypass [6]))))

	.dataa(\I_cache|data_o~32_combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [0]),
	.datac(\I_cache|RAM_B_rtl_0_bypass [5]),
	.datad(\I_cache|RAM_B_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\I_cache|data_o~33_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~33 .lut_mask = 16'h8008;
defparam \I_cache|data_o~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~34 (
// Equation(s):
// \I_cache|data_o~34_combout  = (\I_cache|NO_CACHE~q ) # ((\I_cache|data_o~33_combout  & ((\I_cache|Equal0~8_combout ) # (!\I_cache|VALID_A_out~q ))))

	.dataa(\I_cache|NO_CACHE~q ),
	.datab(\I_cache|data_o~33_combout ),
	.datac(\I_cache|Equal0~8_combout ),
	.datad(\I_cache|VALID_A_out~q ),
	.cin(gnd),
	.combout(\I_cache|data_o~34_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~34 .lut_mask = 16'hEAEE;
defparam \I_cache|data_o~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[0]~80_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[15] (
	.clk(\clk~input_o ),
	.d(\memory|data[0]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[0]~80_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[1] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[3] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[4] (
	.clk(\clk~input_o ),
	.d(\I_cache|RAM_B.raddr_a[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[2] (
	.clk(\clk~input_o ),
	.d(\I_cache|RAM_B.raddr_a[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~0 (
// Equation(s):
// \I_cache|RAM_A~0_combout  = (\I_cache|RAM_A_rtl_0_bypass [1] & (\I_cache|RAM_A_rtl_0_bypass [2] & (\I_cache|RAM_A_rtl_0_bypass [3] $ (!\I_cache|RAM_A_rtl_0_bypass [4])))) # (!\I_cache|RAM_A_rtl_0_bypass [1] & (!\I_cache|RAM_A_rtl_0_bypass [2] & 
// (\I_cache|RAM_A_rtl_0_bypass [3] $ (!\I_cache|RAM_A_rtl_0_bypass [4]))))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [1]),
	.datab(\I_cache|RAM_A_rtl_0_bypass [3]),
	.datac(\I_cache|RAM_A_rtl_0_bypass [4]),
	.datad(\I_cache|RAM_A_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\I_cache|RAM_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~0 .lut_mask = 16'h8241;
defparam \I_cache|RAM_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[0] (
	.clk(\clk~input_o ),
	.d(\I_cache|WE_A_o~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[5] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[6] (
	.clk(\clk~input_o ),
	.d(\I_cache|RAM_B.raddr_a[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~1 (
// Equation(s):
// \I_cache|RAM_A~1_combout  = (\I_cache|RAM_A~0_combout  & (\I_cache|RAM_A_rtl_0_bypass [0] & (\I_cache|RAM_A_rtl_0_bypass [5] $ (!\I_cache|RAM_A_rtl_0_bypass [6]))))

	.dataa(\I_cache|RAM_A~0_combout ),
	.datab(\I_cache|RAM_A_rtl_0_bypass [0]),
	.datac(\I_cache|RAM_A_rtl_0_bypass [5]),
	.datad(\I_cache|RAM_A_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\I_cache|RAM_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~1 .lut_mask = 16'h8008;
defparam \I_cache|RAM_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~2 (
// Equation(s):
// \I_cache|RAM_A~2_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [15])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [15]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~2 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~36 (
// Equation(s):
// \I_cache|data_o~36_combout  = (\I_cache|data_o~34_combout  & (((\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~2_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~2_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~36_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~36 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[15] (
	.clk(\clk~input_o ),
	.d(\memory|data[0]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~37 (
// Equation(s):
// \I_cache|data_o~37_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~36_combout  & ((\I_cache|RAM_B_rtl_0_bypass [15]))) # (!\I_cache|data_o~36_combout  & (\I_cache|RAM_C [0])))) # (!\I_cache|data_o~34_combout  & (((\I_cache|data_o~36_combout 
// ))))

	.dataa(\I_cache|RAM_C [0]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|data_o~36_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [15]),
	.cin(gnd),
	.combout(\I_cache|data_o~37_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~37 .lut_mask = 16'hF838;
defparam \I_cache|data_o~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~136 (
// Equation(s):
// \I_cache|data_o~136_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~37_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~37_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~136_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~136 .lut_mask = 16'h0700;
defparam \I_cache|data_o~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~39 (
// Equation(s):
// \I_cache|data_o~39_combout  = (\I_cache|data_o~136_combout ) # ((\I_cache|ready_in~0_combout  & ((\memory|data[0]~42_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\I_cache|data_o~136_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[0]~42_combout ),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~39_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~39 .lut_mask = 16'hEAEE;
defparam \I_cache|data_o~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[1]~81 (
// Equation(s):
// \memory|data[1]~81_combout  = (\memory|data[1]~46_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & !\memory|data~40_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\memory|data~40_combout ),
	.datad(\memory|data[1]~46_combout ),
	.cin(gnd),
	.combout(\memory|data[1]~81_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[1]~81 .lut_mask = 16'hFF01;
defparam \memory|data[1]~81 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[1] (
	.clk(\clk~input_o ),
	.d(\memory|data[1]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[1] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[1] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[1]~81_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[16] (
	.clk(\clk~input_o ),
	.d(\memory|data[1]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[1]~81_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~3 (
// Equation(s):
// \I_cache|RAM_A~3_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [16])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [16]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~3 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~40 (
// Equation(s):
// \I_cache|data_o~40_combout  = (\I_cache|data_o~34_combout  & (((\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~3_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~3_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~40_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~40 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[16] (
	.clk(\clk~input_o ),
	.d(\memory|data[1]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~41 (
// Equation(s):
// \I_cache|data_o~41_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~40_combout  & ((\I_cache|RAM_B_rtl_0_bypass [16]))) # (!\I_cache|data_o~40_combout  & (\I_cache|RAM_C [1])))) # (!\I_cache|data_o~34_combout  & (((\I_cache|data_o~40_combout 
// ))))

	.dataa(\I_cache|RAM_C [1]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|data_o~40_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\I_cache|data_o~41_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~41 .lut_mask = 16'hF838;
defparam \I_cache|data_o~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~137 (
// Equation(s):
// \I_cache|data_o~137_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~41_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~41_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~137_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~137 .lut_mask = 16'h0700;
defparam \I_cache|data_o~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~42 (
// Equation(s):
// \I_cache|data_o~42_combout  = (\I_cache|data_o~137_combout ) # ((\I_cache|ready_in~0_combout  & ((\memory|data[1]~46_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\I_cache|data_o~137_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[1]~46_combout ),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~42_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~42 .lut_mask = 16'hEAEE;
defparam \I_cache|data_o~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[2]~82 (
// Equation(s):
// \memory|data[2]~82_combout  = (\memory|data[2]~49_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & !\memory|data~40_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\memory|data~40_combout ),
	.datad(\memory|data[2]~49_combout ),
	.cin(gnd),
	.combout(\memory|data[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[2]~82 .lut_mask = 16'hFF01;
defparam \memory|data[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[2]~82_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_C[2] (
	.clk(\clk~input_o ),
	.d(\memory|data[2]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[2] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[2] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[17] (
	.clk(\clk~input_o ),
	.d(\memory|data[2]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[2]~82_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~4 (
// Equation(s):
// \I_cache|RAM_A~4_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [17])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [17]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~4 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~43 (
// Equation(s):
// \I_cache|data_o~43_combout  = (\I_cache|data_o~35_combout  & (((\I_cache|data_o~34_combout )))) # (!\I_cache|data_o~35_combout  & ((\I_cache|data_o~34_combout  & (\I_cache|RAM_C [2])) # (!\I_cache|data_o~34_combout  & ((\I_cache|RAM_A~4_combout )))))

	.dataa(\I_cache|data_o~35_combout ),
	.datab(\I_cache|RAM_C [2]),
	.datac(\I_cache|data_o~34_combout ),
	.datad(\I_cache|RAM_A~4_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~43_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~43 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[17] (
	.clk(\clk~input_o ),
	.d(\memory|data[2]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~44 (
// Equation(s):
// \I_cache|data_o~44_combout  = (\I_cache|data_o~35_combout  & ((\I_cache|data_o~43_combout  & ((\I_cache|RAM_B_rtl_0_bypass [17]))) # (!\I_cache|data_o~43_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2~portbdataout )))) # 
// (!\I_cache|data_o~35_combout  & (((\I_cache|data_o~43_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|data_o~43_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [17]),
	.cin(gnd),
	.combout(\I_cache|data_o~44_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~44 .lut_mask = 16'hF838;
defparam \I_cache|data_o~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~138 (
// Equation(s):
// \I_cache|data_o~138_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~44_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~44_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~138_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~138 .lut_mask = 16'h0700;
defparam \I_cache|data_o~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~45 (
// Equation(s):
// \I_cache|data_o~45_combout  = (\I_cache|data_o~138_combout ) # ((\I_cache|ready_in~0_combout  & ((\memory|data[2]~49_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\I_cache|data_o~138_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[2]~49_combout ),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~45_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~45 .lut_mask = 16'hEAEE;
defparam \I_cache|data_o~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[3]~83 (
// Equation(s):
// \memory|data[3]~83_combout  = (\memory|data[3]~52_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & !\memory|data~40_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\memory|data~40_combout ),
	.datad(\memory|data[3]~52_combout ),
	.cin(gnd),
	.combout(\memory|data[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[3]~83 .lut_mask = 16'hFF01;
defparam \memory|data[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[3] (
	.clk(\clk~input_o ),
	.d(\memory|data[3]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[3] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[3] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[3]~83_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[18] (
	.clk(\clk~input_o ),
	.d(\memory|data[3]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[3]~83_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~5 (
// Equation(s):
// \I_cache|RAM_A~5_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [18])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [18]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~5 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~46 (
// Equation(s):
// \I_cache|data_o~46_combout  = (\I_cache|data_o~34_combout  & (((\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~5_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~5_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~46_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~46 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[18] (
	.clk(\clk~input_o ),
	.d(\memory|data[3]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~47 (
// Equation(s):
// \I_cache|data_o~47_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~46_combout  & ((\I_cache|RAM_B_rtl_0_bypass [18]))) # (!\I_cache|data_o~46_combout  & (\I_cache|RAM_C [3])))) # (!\I_cache|data_o~34_combout  & (((\I_cache|data_o~46_combout 
// ))))

	.dataa(\I_cache|RAM_C [3]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|data_o~46_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [18]),
	.cin(gnd),
	.combout(\I_cache|data_o~47_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~47 .lut_mask = 16'hF838;
defparam \I_cache|data_o~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~139 (
// Equation(s):
// \I_cache|data_o~139_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~47_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~47_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~139_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~139 .lut_mask = 16'h0700;
defparam \I_cache|data_o~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~48 (
// Equation(s):
// \I_cache|data_o~48_combout  = (\I_cache|data_o~139_combout ) # ((\I_cache|ready_in~0_combout  & ((\memory|data[3]~52_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\I_cache|data_o~139_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[3]~52_combout ),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~48_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~48 .lut_mask = 16'hEAEE;
defparam \I_cache|data_o~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~38 (
// Equation(s):
// \I_cache|data_o~38_combout  = (!\I_cache|ready_in~0_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout )))

	.dataa(gnd),
	.datab(\I_cache|HIT_B~1_combout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~38_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~38 .lut_mask = 16'h003F;
defparam \I_cache|data_o~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[4]~21_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_C[4] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[4] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[4] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[19] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[4]~21_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~6 (
// Equation(s):
// \I_cache|RAM_A~6_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [19])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [19]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~6 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~49 (
// Equation(s):
// \I_cache|data_o~49_combout  = (\I_cache|data_o~35_combout  & (((\I_cache|data_o~34_combout )))) # (!\I_cache|data_o~35_combout  & ((\I_cache|data_o~34_combout  & (\I_cache|RAM_C [4])) # (!\I_cache|data_o~34_combout  & ((\I_cache|RAM_A~6_combout )))))

	.dataa(\I_cache|data_o~35_combout ),
	.datab(\I_cache|RAM_C [4]),
	.datac(\I_cache|data_o~34_combout ),
	.datad(\I_cache|RAM_A~6_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~49_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~49 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[19] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~50 (
// Equation(s):
// \I_cache|data_o~50_combout  = (\I_cache|data_o~35_combout  & ((\I_cache|data_o~49_combout  & ((\I_cache|RAM_B_rtl_0_bypass [19]))) # (!\I_cache|data_o~49_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4~portbdataout )))) # 
// (!\I_cache|data_o~35_combout  & (((\I_cache|data_o~49_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|data_o~49_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [19]),
	.cin(gnd),
	.combout(\I_cache|data_o~50_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~50 .lut_mask = 16'hF838;
defparam \I_cache|data_o~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~51 (
// Equation(s):
// \I_cache|data_o~51_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[4]~21_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~50_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~50_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~50_combout ),
	.datad(\D_cache|BUS_data[4]~21_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~51_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~51 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[5]~84 (
// Equation(s):
// \memory|data[5]~84_combout  = (\memory|data[5]~55_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & !\memory|data~40_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\memory|data~40_combout ),
	.datad(\memory|data[5]~55_combout ),
	.cin(gnd),
	.combout(\memory|data[5]~84_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[5]~84 .lut_mask = 16'hFF01;
defparam \memory|data[5]~84 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[5] (
	.clk(\clk~input_o ),
	.d(\memory|data[5]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[5] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[5] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[5]~84_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[20] (
	.clk(\clk~input_o ),
	.d(\memory|data[5]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[5]~84_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~7 (
// Equation(s):
// \I_cache|RAM_A~7_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [20])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [20]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~7 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~52 (
// Equation(s):
// \I_cache|data_o~52_combout  = (\I_cache|data_o~34_combout  & (((\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~7_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~7_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~52_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~52 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[20] (
	.clk(\clk~input_o ),
	.d(\memory|data[5]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~53 (
// Equation(s):
// \I_cache|data_o~53_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~52_combout  & ((\I_cache|RAM_B_rtl_0_bypass [20]))) # (!\I_cache|data_o~52_combout  & (\I_cache|RAM_C [5])))) # (!\I_cache|data_o~34_combout  & (((\I_cache|data_o~52_combout 
// ))))

	.dataa(\I_cache|RAM_C [5]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|data_o~52_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [20]),
	.cin(gnd),
	.combout(\I_cache|data_o~53_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~53 .lut_mask = 16'hF838;
defparam \I_cache|data_o~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~140 (
// Equation(s):
// \I_cache|data_o~140_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~53_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~53_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~140_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~140 .lut_mask = 16'h0700;
defparam \I_cache|data_o~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~54 (
// Equation(s):
// \I_cache|data_o~54_combout  = (\I_cache|data_o~140_combout ) # ((\I_cache|ready_in~0_combout  & ((\memory|data[5]~55_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\I_cache|data_o~140_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[5]~55_combout ),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~54_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~54 .lut_mask = 16'hEAEE;
defparam \I_cache|data_o~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~55 (
// Equation(s):
// \I_cache|data_o~55_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[6]~23_combout ) # (!\memory|data~40_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\D_cache|BUS_data[6]~23_combout ),
	.datac(\memory|data~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|data_o~55_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~55 .lut_mask = 16'h8A8A;
defparam \I_cache|data_o~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[6]~73_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[21] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[6]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_C[6] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[6]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[6] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[6] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[21] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[6]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[6]~73_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~8 (
// Equation(s):
// \I_cache|RAM_A~8_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [21])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [21]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~8 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~56 (
// Equation(s):
// \I_cache|data_o~56_combout  = (\I_cache|data_o~35_combout  & (((!\I_cache|data_o~34_combout )))) # (!\I_cache|data_o~35_combout  & ((\I_cache|data_o~34_combout  & (\I_cache|RAM_C [6])) # (!\I_cache|data_o~34_combout  & ((\I_cache|RAM_A~8_combout )))))

	.dataa(\I_cache|data_o~35_combout ),
	.datab(\I_cache|RAM_C [6]),
	.datac(\I_cache|data_o~34_combout ),
	.datad(\I_cache|RAM_A~8_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~56_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~56 .lut_mask = 16'h4F4A;
defparam \I_cache|data_o~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~57 (
// Equation(s):
// \I_cache|data_o~57_combout  = (\I_cache|data_o~35_combout  & ((\I_cache|data_o~56_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (!\I_cache|data_o~56_combout  & ((\I_cache|RAM_B_rtl_0_bypass [21]))))) # 
// (!\I_cache|data_o~35_combout  & (((\I_cache|data_o~56_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [21]),
	.datad(\I_cache|data_o~56_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~57_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~57 .lut_mask = 16'hBBC0;
defparam \I_cache|data_o~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~141 (
// Equation(s):
// \I_cache|data_o~141_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~57_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~57_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~141_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~141 .lut_mask = 16'h0700;
defparam \I_cache|data_o~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~58 (
// Equation(s):
// \I_cache|data_o~58_combout  = (\I_cache|data_o~141_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & \I_cache|data_o~55_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\I_cache|data_o~55_combout ),
	.datad(\I_cache|data_o~141_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~58_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~58 .lut_mask = 16'hFF10;
defparam \I_cache|data_o~58 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[7] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[7] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[7] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[7]~26_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[22] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[7]~26_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~9 (
// Equation(s):
// \I_cache|RAM_A~9_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [22])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [22]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~9_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~9 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~59 (
// Equation(s):
// \I_cache|data_o~59_combout  = (\I_cache|data_o~34_combout  & (((\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~9_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~9_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~59_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~59 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[22] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~60 (
// Equation(s):
// \I_cache|data_o~60_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~59_combout  & ((\I_cache|RAM_B_rtl_0_bypass [22]))) # (!\I_cache|data_o~59_combout  & (\I_cache|RAM_C [7])))) # (!\I_cache|data_o~34_combout  & (((\I_cache|data_o~59_combout 
// ))))

	.dataa(\I_cache|RAM_C [7]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|data_o~59_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [22]),
	.cin(gnd),
	.combout(\I_cache|data_o~60_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~60 .lut_mask = 16'hF838;
defparam \I_cache|data_o~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~61 (
// Equation(s):
// \I_cache|data_o~61_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[7]~26_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~60_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~60_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~60_combout ),
	.datad(\D_cache|BUS_data[7]~26_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~61_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~61 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[8]~85 (
// Equation(s):
// \memory|data[8]~85_combout  = (\memory|data[8]~58_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & !\memory|data~40_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\memory|data~40_combout ),
	.datad(\memory|data[8]~58_combout ),
	.cin(gnd),
	.combout(\memory|data[8]~85_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[8]~85 .lut_mask = 16'hFF01;
defparam \memory|data[8]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[8]~85_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_C[8] (
	.clk(\clk~input_o ),
	.d(\memory|data[8]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[8] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[8] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[23] (
	.clk(\clk~input_o ),
	.d(\memory|data[8]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[8]~85_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~10 (
// Equation(s):
// \I_cache|RAM_A~10_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [23])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [23]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~10_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~10 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~62 (
// Equation(s):
// \I_cache|data_o~62_combout  = (\I_cache|data_o~35_combout  & (((\I_cache|data_o~34_combout )))) # (!\I_cache|data_o~35_combout  & ((\I_cache|data_o~34_combout  & (\I_cache|RAM_C [8])) # (!\I_cache|data_o~34_combout  & ((\I_cache|RAM_A~10_combout )))))

	.dataa(\I_cache|data_o~35_combout ),
	.datab(\I_cache|RAM_C [8]),
	.datac(\I_cache|data_o~34_combout ),
	.datad(\I_cache|RAM_A~10_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~62_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~62 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[23] (
	.clk(\clk~input_o ),
	.d(\memory|data[8]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~63 (
// Equation(s):
// \I_cache|data_o~63_combout  = (\I_cache|data_o~35_combout  & ((\I_cache|data_o~62_combout  & ((\I_cache|RAM_B_rtl_0_bypass [23]))) # (!\I_cache|data_o~62_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8~portbdataout )))) # 
// (!\I_cache|data_o~35_combout  & (((\I_cache|data_o~62_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|data_o~62_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [23]),
	.cin(gnd),
	.combout(\I_cache|data_o~63_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~63 .lut_mask = 16'hF838;
defparam \I_cache|data_o~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~142 (
// Equation(s):
// \I_cache|data_o~142_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~63_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~63_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~142_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~142 .lut_mask = 16'h0700;
defparam \I_cache|data_o~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~64 (
// Equation(s):
// \I_cache|data_o~64_combout  = (\I_cache|data_o~142_combout ) # ((\I_cache|ready_in~0_combout  & ((\memory|data[8]~58_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\I_cache|data_o~142_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[8]~58_combout ),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~64_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~64 .lut_mask = 16'hEAEE;
defparam \I_cache|data_o~64 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[9] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[9] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[9] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[9]~29_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[24] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[9]~29_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~11 (
// Equation(s):
// \I_cache|RAM_A~11_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [24])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [24]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~11_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~11 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~65 (
// Equation(s):
// \I_cache|data_o~65_combout  = (\I_cache|data_o~34_combout  & (((\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~11_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~11_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~65_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~65 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[24] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~66 (
// Equation(s):
// \I_cache|data_o~66_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~65_combout  & ((\I_cache|RAM_B_rtl_0_bypass [24]))) # (!\I_cache|data_o~65_combout  & (\I_cache|RAM_C [9])))) # (!\I_cache|data_o~34_combout  & (((\I_cache|data_o~65_combout 
// ))))

	.dataa(\I_cache|RAM_C [9]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|data_o~65_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\I_cache|data_o~66_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~66 .lut_mask = 16'hF838;
defparam \I_cache|data_o~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~67 (
// Equation(s):
// \I_cache|data_o~67_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[9]~29_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~66_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~66_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~66_combout ),
	.datad(\D_cache|BUS_data[9]~29_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~67_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~67 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[10]~32_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_C[10] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[10] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[10] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[25] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[10]~32_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~12 (
// Equation(s):
// \I_cache|RAM_A~12_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [25])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [25]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~12_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~12 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~68 (
// Equation(s):
// \I_cache|data_o~68_combout  = (\I_cache|data_o~35_combout  & (((\I_cache|data_o~34_combout )))) # (!\I_cache|data_o~35_combout  & ((\I_cache|data_o~34_combout  & (\I_cache|RAM_C [10])) # (!\I_cache|data_o~34_combout  & ((\I_cache|RAM_A~12_combout )))))

	.dataa(\I_cache|data_o~35_combout ),
	.datab(\I_cache|RAM_C [10]),
	.datac(\I_cache|data_o~34_combout ),
	.datad(\I_cache|RAM_A~12_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~68_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~68 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~68 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[25] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~69 (
// Equation(s):
// \I_cache|data_o~69_combout  = (\I_cache|data_o~35_combout  & ((\I_cache|data_o~68_combout  & ((\I_cache|RAM_B_rtl_0_bypass [25]))) # (!\I_cache|data_o~68_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10~portbdataout )))) # 
// (!\I_cache|data_o~35_combout  & (((\I_cache|data_o~68_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|data_o~68_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [25]),
	.cin(gnd),
	.combout(\I_cache|data_o~69_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~69 .lut_mask = 16'hF838;
defparam \I_cache|data_o~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~70 (
// Equation(s):
// \I_cache|data_o~70_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[10]~32_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~69_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~69_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~69_combout ),
	.datad(\D_cache|BUS_data[10]~32_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~70_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~70 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~70 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[11] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[11] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[11]~35_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[26] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[11]~35_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~13 (
// Equation(s):
// \I_cache|RAM_A~13_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [26])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [26]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~13_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~13 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~71 (
// Equation(s):
// \I_cache|data_o~71_combout  = (\I_cache|data_o~34_combout  & (((\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~13_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~13_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~71_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~71 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~71 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[26] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~72 (
// Equation(s):
// \I_cache|data_o~72_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~71_combout  & ((\I_cache|RAM_B_rtl_0_bypass [26]))) # (!\I_cache|data_o~71_combout  & (\I_cache|RAM_C [11])))) # (!\I_cache|data_o~34_combout  & (((\I_cache|data_o~71_combout 
// ))))

	.dataa(\I_cache|RAM_C [11]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|data_o~71_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [26]),
	.cin(gnd),
	.combout(\I_cache|data_o~72_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~72 .lut_mask = 16'hF838;
defparam \I_cache|data_o~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~73 (
// Equation(s):
// \I_cache|data_o~73_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[11]~35_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~72_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~72_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~72_combout ),
	.datad(\D_cache|BUS_data[11]~35_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~73_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~73 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[12]~86 (
// Equation(s):
// \memory|data[12]~86_combout  = (\memory|data[12]~61_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & !\memory|data~40_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\memory|data~40_combout ),
	.datad(\memory|data[12]~61_combout ),
	.cin(gnd),
	.combout(\memory|data[12]~86_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[12]~86 .lut_mask = 16'hFF01;
defparam \memory|data[12]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[12]~86_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_C[12] (
	.clk(\clk~input_o ),
	.d(\memory|data[12]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[12] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[12] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[27] (
	.clk(\clk~input_o ),
	.d(\memory|data[12]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[12]~86_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~14 (
// Equation(s):
// \I_cache|RAM_A~14_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [27])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [27]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~14_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~14 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~74 (
// Equation(s):
// \I_cache|data_o~74_combout  = (\I_cache|data_o~35_combout  & (((\I_cache|data_o~34_combout )))) # (!\I_cache|data_o~35_combout  & ((\I_cache|data_o~34_combout  & (\I_cache|RAM_C [12])) # (!\I_cache|data_o~34_combout  & ((\I_cache|RAM_A~14_combout )))))

	.dataa(\I_cache|data_o~35_combout ),
	.datab(\I_cache|RAM_C [12]),
	.datac(\I_cache|data_o~34_combout ),
	.datad(\I_cache|RAM_A~14_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~74_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~74 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~74 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[27] (
	.clk(\clk~input_o ),
	.d(\memory|data[12]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~75 (
// Equation(s):
// \I_cache|data_o~75_combout  = (\I_cache|data_o~35_combout  & ((\I_cache|data_o~74_combout  & ((\I_cache|RAM_B_rtl_0_bypass [27]))) # (!\I_cache|data_o~74_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12~portbdataout )))) # 
// (!\I_cache|data_o~35_combout  & (((\I_cache|data_o~74_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|data_o~74_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [27]),
	.cin(gnd),
	.combout(\I_cache|data_o~75_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~75 .lut_mask = 16'hF838;
defparam \I_cache|data_o~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~143 (
// Equation(s):
// \I_cache|data_o~143_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~75_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~75_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~143_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~143 .lut_mask = 16'h0700;
defparam \I_cache|data_o~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~76 (
// Equation(s):
// \I_cache|data_o~76_combout  = (\I_cache|data_o~143_combout ) # ((\I_cache|ready_in~0_combout  & ((\memory|data[12]~61_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\I_cache|data_o~143_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[12]~61_combout ),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~76_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~76 .lut_mask = 16'hEAEE;
defparam \I_cache|data_o~76 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[13] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[13]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[13] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[13]~38_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[28] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[13]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[13]~38_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~15 (
// Equation(s):
// \I_cache|RAM_A~15_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [28])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [28]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~15_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~15 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~77 (
// Equation(s):
// \I_cache|data_o~77_combout  = (\I_cache|data_o~34_combout  & (((\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~15_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~15_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~77_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~77 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[28] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[13]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~78 (
// Equation(s):
// \I_cache|data_o~78_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~77_combout  & ((\I_cache|RAM_B_rtl_0_bypass [28]))) # (!\I_cache|data_o~77_combout  & (\I_cache|RAM_C [13])))) # (!\I_cache|data_o~34_combout  & (((\I_cache|data_o~77_combout 
// ))))

	.dataa(\I_cache|RAM_C [13]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|data_o~77_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\I_cache|data_o~78_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~78 .lut_mask = 16'hF838;
defparam \I_cache|data_o~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~79 (
// Equation(s):
// \I_cache|data_o~79_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[13]~38_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~78_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~78_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~78_combout ),
	.datad(\D_cache|BUS_data[13]~38_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~79_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~79 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[14]~41_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_C[14] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[14] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[14] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[29] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[14]~41_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~16 (
// Equation(s):
// \I_cache|RAM_A~16_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [29])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [29]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~16_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~16 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~80 (
// Equation(s):
// \I_cache|data_o~80_combout  = (\I_cache|data_o~35_combout  & (((\I_cache|data_o~34_combout )))) # (!\I_cache|data_o~35_combout  & ((\I_cache|data_o~34_combout  & (\I_cache|RAM_C [14])) # (!\I_cache|data_o~34_combout  & ((\I_cache|RAM_A~16_combout )))))

	.dataa(\I_cache|data_o~35_combout ),
	.datab(\I_cache|RAM_C [14]),
	.datac(\I_cache|data_o~34_combout ),
	.datad(\I_cache|RAM_A~16_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~80_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~80 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~80 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[29] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~81 (
// Equation(s):
// \I_cache|data_o~81_combout  = (\I_cache|data_o~35_combout  & ((\I_cache|data_o~80_combout  & ((\I_cache|RAM_B_rtl_0_bypass [29]))) # (!\I_cache|data_o~80_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14~portbdataout )))) # 
// (!\I_cache|data_o~35_combout  & (((\I_cache|data_o~80_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|data_o~80_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [29]),
	.cin(gnd),
	.combout(\I_cache|data_o~81_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~81 .lut_mask = 16'hF838;
defparam \I_cache|data_o~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~82 (
// Equation(s):
// \I_cache|data_o~82_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[14]~41_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~81_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~81_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~81_combout ),
	.datad(\D_cache|BUS_data[14]~41_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~82_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~82 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~83 (
// Equation(s):
// \I_cache|data_o~83_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[15]~43_combout ) # (!\memory|data~40_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\D_cache|BUS_data[15]~43_combout ),
	.datac(\memory|data~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|data_o~83_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~83 .lut_mask = 16'h8A8A;
defparam \I_cache|data_o~83 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[15] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[15]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[15] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[15] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[30] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[15]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[15]~74_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[30] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[15]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[15]~74_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~17 (
// Equation(s):
// \I_cache|RAM_A~17_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [30])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [30]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~17_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~17 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~84 (
// Equation(s):
// \I_cache|data_o~84_combout  = (\I_cache|data_o~34_combout  & (((!\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~17_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~17_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~84_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~84 .lut_mask = 16'h4F4A;
defparam \I_cache|data_o~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~85 (
// Equation(s):
// \I_cache|data_o~85_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~84_combout  & (\I_cache|RAM_C [15])) # (!\I_cache|data_o~84_combout  & ((\I_cache|RAM_B_rtl_0_bypass [30]))))) # (!\I_cache|data_o~34_combout  & (((\I_cache|data_o~84_combout 
// ))))

	.dataa(\I_cache|RAM_C [15]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [30]),
	.datad(\I_cache|data_o~84_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~85_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~85 .lut_mask = 16'hBBC0;
defparam \I_cache|data_o~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~144 (
// Equation(s):
// \I_cache|data_o~144_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~85_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~85_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~144_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~144 .lut_mask = 16'h0700;
defparam \I_cache|data_o~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~86 (
// Equation(s):
// \I_cache|data_o~86_combout  = (\I_cache|data_o~144_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & \I_cache|data_o~83_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\I_cache|data_o~83_combout ),
	.datad(\I_cache|data_o~144_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~86_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~86 .lut_mask = 16'hFF10;
defparam \I_cache|data_o~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[16]~46_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_C[16] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[16]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [16]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[16] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[16] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[31] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[16]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[16]~46_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~18 (
// Equation(s):
// \I_cache|RAM_A~18_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [31])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [31]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~18_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~18 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~87 (
// Equation(s):
// \I_cache|data_o~87_combout  = (\I_cache|data_o~35_combout  & (((\I_cache|data_o~34_combout )))) # (!\I_cache|data_o~35_combout  & ((\I_cache|data_o~34_combout  & (\I_cache|RAM_C [16])) # (!\I_cache|data_o~34_combout  & ((\I_cache|RAM_A~18_combout )))))

	.dataa(\I_cache|data_o~35_combout ),
	.datab(\I_cache|RAM_C [16]),
	.datac(\I_cache|data_o~34_combout ),
	.datad(\I_cache|RAM_A~18_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~87_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~87 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~87 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[31] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[16]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~88 (
// Equation(s):
// \I_cache|data_o~88_combout  = (\I_cache|data_o~35_combout  & ((\I_cache|data_o~87_combout  & ((\I_cache|RAM_B_rtl_0_bypass [31]))) # (!\I_cache|data_o~87_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16~portbdataout )))) # 
// (!\I_cache|data_o~35_combout  & (((\I_cache|data_o~87_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|data_o~87_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\I_cache|data_o~88_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~88 .lut_mask = 16'hF838;
defparam \I_cache|data_o~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~89 (
// Equation(s):
// \I_cache|data_o~89_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[16]~46_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~88_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~88_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~88_combout ),
	.datad(\D_cache|BUS_data[16]~46_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~89_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~89 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[17]~87 (
// Equation(s):
// \memory|data[17]~87_combout  = (\memory|data[17]~64_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & !\memory|data~40_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\memory|data~40_combout ),
	.datad(\memory|data[17]~64_combout ),
	.cin(gnd),
	.combout(\memory|data[17]~87_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[17]~87 .lut_mask = 16'hFF01;
defparam \memory|data[17]~87 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[17] (
	.clk(\clk~input_o ),
	.d(\memory|data[17]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [17]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[17] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[17] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[17]~87_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[32] (
	.clk(\clk~input_o ),
	.d(\memory|data[17]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[17]~87_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~19 (
// Equation(s):
// \I_cache|RAM_A~19_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [32])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [32]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~19_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~19 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~90 (
// Equation(s):
// \I_cache|data_o~90_combout  = (\I_cache|data_o~34_combout  & (((\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~19_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~19_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~90_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~90 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~90 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[32] (
	.clk(\clk~input_o ),
	.d(\memory|data[17]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~91 (
// Equation(s):
// \I_cache|data_o~91_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~90_combout  & ((\I_cache|RAM_B_rtl_0_bypass [32]))) # (!\I_cache|data_o~90_combout  & (\I_cache|RAM_C [17])))) # (!\I_cache|data_o~34_combout  & (((\I_cache|data_o~90_combout 
// ))))

	.dataa(\I_cache|RAM_C [17]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|data_o~90_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [32]),
	.cin(gnd),
	.combout(\I_cache|data_o~91_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~91 .lut_mask = 16'hF838;
defparam \I_cache|data_o~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~145 (
// Equation(s):
// \I_cache|data_o~145_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~91_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~91_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~145_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~145 .lut_mask = 16'h0700;
defparam \I_cache|data_o~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~92 (
// Equation(s):
// \I_cache|data_o~92_combout  = (\I_cache|data_o~145_combout ) # ((\I_cache|ready_in~0_combout  & ((\memory|data[17]~64_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\I_cache|data_o~145_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[17]~64_combout ),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~92_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~92 .lut_mask = 16'hEAEE;
defparam \I_cache|data_o~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[18]~49_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_C[18] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[18]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [18]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[18] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[18] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[33] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[18]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[18]~49_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~20 (
// Equation(s):
// \I_cache|RAM_A~20_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [33])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [33]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~20_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~20 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~93 (
// Equation(s):
// \I_cache|data_o~93_combout  = (\I_cache|data_o~35_combout  & (((\I_cache|data_o~34_combout )))) # (!\I_cache|data_o~35_combout  & ((\I_cache|data_o~34_combout  & (\I_cache|RAM_C [18])) # (!\I_cache|data_o~34_combout  & ((\I_cache|RAM_A~20_combout )))))

	.dataa(\I_cache|data_o~35_combout ),
	.datab(\I_cache|RAM_C [18]),
	.datac(\I_cache|data_o~34_combout ),
	.datad(\I_cache|RAM_A~20_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~93_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~93 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~93 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[33] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[18]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~94 (
// Equation(s):
// \I_cache|data_o~94_combout  = (\I_cache|data_o~35_combout  & ((\I_cache|data_o~93_combout  & ((\I_cache|RAM_B_rtl_0_bypass [33]))) # (!\I_cache|data_o~93_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18~portbdataout )))) # 
// (!\I_cache|data_o~35_combout  & (((\I_cache|data_o~93_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|data_o~93_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [33]),
	.cin(gnd),
	.combout(\I_cache|data_o~94_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~94 .lut_mask = 16'hF838;
defparam \I_cache|data_o~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~95 (
// Equation(s):
// \I_cache|data_o~95_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[18]~49_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~94_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~94_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~94_combout ),
	.datad(\D_cache|BUS_data[18]~49_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~95_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~95 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~95 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[19] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[19]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [19]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[19] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[19]~52_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[34] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[19]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[19]~52_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~21 (
// Equation(s):
// \I_cache|RAM_A~21_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [34])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [34]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~21_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~21 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~96 (
// Equation(s):
// \I_cache|data_o~96_combout  = (\I_cache|data_o~34_combout  & (((\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~21_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~21_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~96_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~96 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~96 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[34] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[19]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~97 (
// Equation(s):
// \I_cache|data_o~97_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~96_combout  & ((\I_cache|RAM_B_rtl_0_bypass [34]))) # (!\I_cache|data_o~96_combout  & (\I_cache|RAM_C [19])))) # (!\I_cache|data_o~34_combout  & (((\I_cache|data_o~96_combout 
// ))))

	.dataa(\I_cache|RAM_C [19]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|data_o~96_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [34]),
	.cin(gnd),
	.combout(\I_cache|data_o~97_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~97 .lut_mask = 16'hF838;
defparam \I_cache|data_o~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~98 (
// Equation(s):
// \I_cache|data_o~98_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[19]~52_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~97_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~97_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~97_combout ),
	.datad(\D_cache|BUS_data[19]~52_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~98_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~98 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[20]~88 (
// Equation(s):
// \memory|data[20]~88_combout  = (\memory|data[20]~67_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & !\memory|data~40_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\memory|data~40_combout ),
	.datad(\memory|data[20]~67_combout ),
	.cin(gnd),
	.combout(\memory|data[20]~88_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[20]~88 .lut_mask = 16'hFF01;
defparam \memory|data[20]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[20]~88_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_C[20] (
	.clk(\clk~input_o ),
	.d(\memory|data[20]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [20]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[20] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[20] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[35] (
	.clk(\clk~input_o ),
	.d(\memory|data[20]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[20]~88_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~22 (
// Equation(s):
// \I_cache|RAM_A~22_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [35])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [35]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~22_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~22 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~99 (
// Equation(s):
// \I_cache|data_o~99_combout  = (\I_cache|data_o~35_combout  & (((\I_cache|data_o~34_combout )))) # (!\I_cache|data_o~35_combout  & ((\I_cache|data_o~34_combout  & (\I_cache|RAM_C [20])) # (!\I_cache|data_o~34_combout  & ((\I_cache|RAM_A~22_combout )))))

	.dataa(\I_cache|data_o~35_combout ),
	.datab(\I_cache|RAM_C [20]),
	.datac(\I_cache|data_o~34_combout ),
	.datad(\I_cache|RAM_A~22_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~99_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~99 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~99 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[35] (
	.clk(\clk~input_o ),
	.d(\memory|data[20]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~100 (
// Equation(s):
// \I_cache|data_o~100_combout  = (\I_cache|data_o~35_combout  & ((\I_cache|data_o~99_combout  & ((\I_cache|RAM_B_rtl_0_bypass [35]))) # (!\I_cache|data_o~99_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20~portbdataout )))) # 
// (!\I_cache|data_o~35_combout  & (((\I_cache|data_o~99_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|data_o~99_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [35]),
	.cin(gnd),
	.combout(\I_cache|data_o~100_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~100 .lut_mask = 16'hF838;
defparam \I_cache|data_o~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~146 (
// Equation(s):
// \I_cache|data_o~146_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~100_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~100_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~146_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~146 .lut_mask = 16'h0700;
defparam \I_cache|data_o~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~101 (
// Equation(s):
// \I_cache|data_o~101_combout  = (\I_cache|data_o~146_combout ) # ((\I_cache|ready_in~0_combout  & ((\memory|data[20]~67_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\I_cache|data_o~146_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[20]~67_combout ),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~101_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~101 .lut_mask = 16'hEAEE;
defparam \I_cache|data_o~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[21]~89 (
// Equation(s):
// \memory|data[21]~89_combout  = (\memory|data[21]~70_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & !\memory|data~40_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\memory|data~40_combout ),
	.datad(\memory|data[21]~70_combout ),
	.cin(gnd),
	.combout(\memory|data[21]~89_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[21]~89 .lut_mask = 16'hFF01;
defparam \memory|data[21]~89 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[21] (
	.clk(\clk~input_o ),
	.d(\memory|data[21]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [21]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[21] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[21] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[21]~89_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[36] (
	.clk(\clk~input_o ),
	.d(\memory|data[21]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[21]~89_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~23 (
// Equation(s):
// \I_cache|RAM_A~23_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [36])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [36]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~23_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~23 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~102 (
// Equation(s):
// \I_cache|data_o~102_combout  = (\I_cache|data_o~34_combout  & (((\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~23_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~23_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~102_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~102 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~102 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[36] (
	.clk(\clk~input_o ),
	.d(\memory|data[21]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~103 (
// Equation(s):
// \I_cache|data_o~103_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~102_combout  & ((\I_cache|RAM_B_rtl_0_bypass [36]))) # (!\I_cache|data_o~102_combout  & (\I_cache|RAM_C [21])))) # (!\I_cache|data_o~34_combout  & 
// (((\I_cache|data_o~102_combout ))))

	.dataa(\I_cache|RAM_C [21]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|data_o~102_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [36]),
	.cin(gnd),
	.combout(\I_cache|data_o~103_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~103 .lut_mask = 16'hF838;
defparam \I_cache|data_o~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~147 (
// Equation(s):
// \I_cache|data_o~147_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~103_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~103_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~147_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~147 .lut_mask = 16'h0700;
defparam \I_cache|data_o~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~104 (
// Equation(s):
// \I_cache|data_o~104_combout  = (\I_cache|data_o~147_combout ) # ((\I_cache|ready_in~0_combout  & ((\memory|data[21]~70_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\I_cache|data_o~147_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[21]~70_combout ),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~104_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~104 .lut_mask = 16'hEAEE;
defparam \I_cache|data_o~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[22]~55_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_C[22] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[22]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [22]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[22] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[22] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[37] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[22]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[22]~55_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~24 (
// Equation(s):
// \I_cache|RAM_A~24_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [37])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [37]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~24_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~24 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~105 (
// Equation(s):
// \I_cache|data_o~105_combout  = (\I_cache|data_o~35_combout  & (((\I_cache|data_o~34_combout )))) # (!\I_cache|data_o~35_combout  & ((\I_cache|data_o~34_combout  & (\I_cache|RAM_C [22])) # (!\I_cache|data_o~34_combout  & ((\I_cache|RAM_A~24_combout )))))

	.dataa(\I_cache|data_o~35_combout ),
	.datab(\I_cache|RAM_C [22]),
	.datac(\I_cache|data_o~34_combout ),
	.datad(\I_cache|RAM_A~24_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~105_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~105 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~105 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[37] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[22]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~106 (
// Equation(s):
// \I_cache|data_o~106_combout  = (\I_cache|data_o~35_combout  & ((\I_cache|data_o~105_combout  & ((\I_cache|RAM_B_rtl_0_bypass [37]))) # (!\I_cache|data_o~105_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22~portbdataout )))) # 
// (!\I_cache|data_o~35_combout  & (((\I_cache|data_o~105_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|data_o~105_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [37]),
	.cin(gnd),
	.combout(\I_cache|data_o~106_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~106 .lut_mask = 16'hF838;
defparam \I_cache|data_o~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~107 (
// Equation(s):
// \I_cache|data_o~107_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[22]~55_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~106_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~106_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~106_combout ),
	.datad(\D_cache|BUS_data[22]~55_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~107_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~107 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[23]~90 (
// Equation(s):
// \memory|data[23]~90_combout  = (\memory|data[23]~73_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & !\memory|data~40_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\memory|data~40_combout ),
	.datad(\memory|data[23]~73_combout ),
	.cin(gnd),
	.combout(\memory|data[23]~90_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[23]~90 .lut_mask = 16'hFF01;
defparam \memory|data[23]~90 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[23] (
	.clk(\clk~input_o ),
	.d(\memory|data[23]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [23]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[23] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[23] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[23]~90_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[38] (
	.clk(\clk~input_o ),
	.d(\memory|data[23]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[23]~90_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~25 (
// Equation(s):
// \I_cache|RAM_A~25_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [38])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [38]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~25_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~25 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~108 (
// Equation(s):
// \I_cache|data_o~108_combout  = (\I_cache|data_o~34_combout  & (((\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~25_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~25_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~108_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~108 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~108 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[38] (
	.clk(\clk~input_o ),
	.d(\memory|data[23]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~109 (
// Equation(s):
// \I_cache|data_o~109_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~108_combout  & ((\I_cache|RAM_B_rtl_0_bypass [38]))) # (!\I_cache|data_o~108_combout  & (\I_cache|RAM_C [23])))) # (!\I_cache|data_o~34_combout  & 
// (((\I_cache|data_o~108_combout ))))

	.dataa(\I_cache|RAM_C [23]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|data_o~108_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [38]),
	.cin(gnd),
	.combout(\I_cache|data_o~109_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~109 .lut_mask = 16'hF838;
defparam \I_cache|data_o~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~148 (
// Equation(s):
// \I_cache|data_o~148_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~109_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~109_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~148_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~148 .lut_mask = 16'h0700;
defparam \I_cache|data_o~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~110 (
// Equation(s):
// \I_cache|data_o~110_combout  = (\I_cache|data_o~148_combout ) # ((\I_cache|ready_in~0_combout  & ((\memory|data[23]~73_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\I_cache|data_o~148_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[23]~73_combout ),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~110_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~110 .lut_mask = 16'hEAEE;
defparam \I_cache|data_o~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[24]~58_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_C[24] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[24]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [24]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[24] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[24] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[39] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[24]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[24]~58_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~26 (
// Equation(s):
// \I_cache|RAM_A~26_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [39])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [39]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~26_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~26 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~111 (
// Equation(s):
// \I_cache|data_o~111_combout  = (\I_cache|data_o~35_combout  & (((\I_cache|data_o~34_combout )))) # (!\I_cache|data_o~35_combout  & ((\I_cache|data_o~34_combout  & (\I_cache|RAM_C [24])) # (!\I_cache|data_o~34_combout  & ((\I_cache|RAM_A~26_combout )))))

	.dataa(\I_cache|data_o~35_combout ),
	.datab(\I_cache|RAM_C [24]),
	.datac(\I_cache|data_o~34_combout ),
	.datad(\I_cache|RAM_A~26_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~111_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~111 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~111 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[39] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[24]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~112 (
// Equation(s):
// \I_cache|data_o~112_combout  = (\I_cache|data_o~35_combout  & ((\I_cache|data_o~111_combout  & ((\I_cache|RAM_B_rtl_0_bypass [39]))) # (!\I_cache|data_o~111_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24~portbdataout )))) # 
// (!\I_cache|data_o~35_combout  & (((\I_cache|data_o~111_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|data_o~111_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [39]),
	.cin(gnd),
	.combout(\I_cache|data_o~112_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~112 .lut_mask = 16'hF838;
defparam \I_cache|data_o~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~113 (
// Equation(s):
// \I_cache|data_o~113_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[24]~58_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~112_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~112_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~112_combout ),
	.datad(\D_cache|BUS_data[24]~58_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~113_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~113 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[25]~91 (
// Equation(s):
// \memory|data[25]~91_combout  = (\memory|data[25]~76_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & !\memory|data~40_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\memory|data~40_combout ),
	.datad(\memory|data[25]~76_combout ),
	.cin(gnd),
	.combout(\memory|data[25]~91_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[25]~91 .lut_mask = 16'hFF01;
defparam \memory|data[25]~91 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[25] (
	.clk(\clk~input_o ),
	.d(\memory|data[25]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [25]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[25] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[25] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[25]~91_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[40] (
	.clk(\clk~input_o ),
	.d(\memory|data[25]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[25]~91_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~27 (
// Equation(s):
// \I_cache|RAM_A~27_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [40])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [40]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~27_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~27 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~114 (
// Equation(s):
// \I_cache|data_o~114_combout  = (\I_cache|data_o~34_combout  & (((\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~27_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~27_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~114_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~114 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~114 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[40] (
	.clk(\clk~input_o ),
	.d(\memory|data[25]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~115 (
// Equation(s):
// \I_cache|data_o~115_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~114_combout  & ((\I_cache|RAM_B_rtl_0_bypass [40]))) # (!\I_cache|data_o~114_combout  & (\I_cache|RAM_C [25])))) # (!\I_cache|data_o~34_combout  & 
// (((\I_cache|data_o~114_combout ))))

	.dataa(\I_cache|RAM_C [25]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|data_o~114_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [40]),
	.cin(gnd),
	.combout(\I_cache|data_o~115_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~115 .lut_mask = 16'hF838;
defparam \I_cache|data_o~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~149 (
// Equation(s):
// \I_cache|data_o~149_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~115_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~115_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~149_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~149 .lut_mask = 16'h0700;
defparam \I_cache|data_o~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~116 (
// Equation(s):
// \I_cache|data_o~116_combout  = (\I_cache|data_o~149_combout ) # ((\I_cache|ready_in~0_combout  & ((\memory|data[25]~76_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\I_cache|data_o~149_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[25]~76_combout ),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~116_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~116 .lut_mask = 16'hEAEE;
defparam \I_cache|data_o~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[26]~61_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_C[26] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[26]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [26]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[26] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[26] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[41] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[26]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[26]~61_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~28 (
// Equation(s):
// \I_cache|RAM_A~28_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [41])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [41]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~28_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~28 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~117 (
// Equation(s):
// \I_cache|data_o~117_combout  = (\I_cache|data_o~35_combout  & (((\I_cache|data_o~34_combout )))) # (!\I_cache|data_o~35_combout  & ((\I_cache|data_o~34_combout  & (\I_cache|RAM_C [26])) # (!\I_cache|data_o~34_combout  & ((\I_cache|RAM_A~28_combout )))))

	.dataa(\I_cache|data_o~35_combout ),
	.datab(\I_cache|RAM_C [26]),
	.datac(\I_cache|data_o~34_combout ),
	.datad(\I_cache|RAM_A~28_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~117_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~117 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~117 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[41] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[26]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~118 (
// Equation(s):
// \I_cache|data_o~118_combout  = (\I_cache|data_o~35_combout  & ((\I_cache|data_o~117_combout  & ((\I_cache|RAM_B_rtl_0_bypass [41]))) # (!\I_cache|data_o~117_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26~portbdataout )))) # 
// (!\I_cache|data_o~35_combout  & (((\I_cache|data_o~117_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|data_o~117_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [41]),
	.cin(gnd),
	.combout(\I_cache|data_o~118_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~118 .lut_mask = 16'hF838;
defparam \I_cache|data_o~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~119 (
// Equation(s):
// \I_cache|data_o~119_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[26]~61_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~118_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~118_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~118_combout ),
	.datad(\D_cache|BUS_data[26]~61_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~119_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~119 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[27]~92 (
// Equation(s):
// \memory|data[27]~92_combout  = (\memory|data[27]~79_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & !\memory|data~40_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\memory|data~40_combout ),
	.datad(\memory|data[27]~79_combout ),
	.cin(gnd),
	.combout(\memory|data[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[27]~92 .lut_mask = 16'hFF01;
defparam \memory|data[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[27] (
	.clk(\clk~input_o ),
	.d(\memory|data[27]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [27]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[27] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[27] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[27]~92_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[42] (
	.clk(\clk~input_o ),
	.d(\memory|data[27]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[27]~92_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~29 (
// Equation(s):
// \I_cache|RAM_A~29_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [42])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [42]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~29_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~29 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~120 (
// Equation(s):
// \I_cache|data_o~120_combout  = (\I_cache|data_o~34_combout  & (((\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~29_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~29_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~120_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~120 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~120 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[42] (
	.clk(\clk~input_o ),
	.d(\memory|data[27]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~121 (
// Equation(s):
// \I_cache|data_o~121_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~120_combout  & ((\I_cache|RAM_B_rtl_0_bypass [42]))) # (!\I_cache|data_o~120_combout  & (\I_cache|RAM_C [27])))) # (!\I_cache|data_o~34_combout  & 
// (((\I_cache|data_o~120_combout ))))

	.dataa(\I_cache|RAM_C [27]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|data_o~120_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [42]),
	.cin(gnd),
	.combout(\I_cache|data_o~121_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~121 .lut_mask = 16'hF838;
defparam \I_cache|data_o~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~150 (
// Equation(s):
// \I_cache|data_o~150_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~121_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~121_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~150_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~150 .lut_mask = 16'h0700;
defparam \I_cache|data_o~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~122 (
// Equation(s):
// \I_cache|data_o~122_combout  = (\I_cache|data_o~150_combout ) # ((\I_cache|ready_in~0_combout  & ((\memory|data[27]~79_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\I_cache|data_o~150_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[27]~79_combout ),
	.datad(\memory|data[0]~43_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~122_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~122 .lut_mask = 16'hEAEE;
defparam \I_cache|data_o~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[28]~64_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_C[28] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[28]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [28]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[28] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[28] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[43] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[28]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[28]~64_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~30 (
// Equation(s):
// \I_cache|RAM_A~30_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [43])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [43]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~30_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~30 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~123 (
// Equation(s):
// \I_cache|data_o~123_combout  = (\I_cache|data_o~35_combout  & (((\I_cache|data_o~34_combout )))) # (!\I_cache|data_o~35_combout  & ((\I_cache|data_o~34_combout  & (\I_cache|RAM_C [28])) # (!\I_cache|data_o~34_combout  & ((\I_cache|RAM_A~30_combout )))))

	.dataa(\I_cache|data_o~35_combout ),
	.datab(\I_cache|RAM_C [28]),
	.datac(\I_cache|data_o~34_combout ),
	.datad(\I_cache|RAM_A~30_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~123_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~123 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~123 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[43] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[28]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~124 (
// Equation(s):
// \I_cache|data_o~124_combout  = (\I_cache|data_o~35_combout  & ((\I_cache|data_o~123_combout  & ((\I_cache|RAM_B_rtl_0_bypass [43]))) # (!\I_cache|data_o~123_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28~portbdataout )))) # 
// (!\I_cache|data_o~35_combout  & (((\I_cache|data_o~123_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|data_o~123_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [43]),
	.cin(gnd),
	.combout(\I_cache|data_o~124_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~124 .lut_mask = 16'hF838;
defparam \I_cache|data_o~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~125 (
// Equation(s):
// \I_cache|data_o~125_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[28]~64_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~124_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~124_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~124_combout ),
	.datad(\D_cache|BUS_data[28]~64_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~125_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~125 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~126 (
// Equation(s):
// \I_cache|data_o~126_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[29]~66_combout ) # (!\memory|data~40_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\D_cache|BUS_data[29]~66_combout ),
	.datac(\memory|data~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|data_o~126_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~126 .lut_mask = 16'h8A8A;
defparam \I_cache|data_o~126 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[29] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[29]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [29]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[29] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[29] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[44] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[29]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[29]~94_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[44] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[29]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[29]~94_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~31 (
// Equation(s):
// \I_cache|RAM_A~31_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [44])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [44]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~31_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~31 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~127 (
// Equation(s):
// \I_cache|data_o~127_combout  = (\I_cache|data_o~34_combout  & (((!\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~31_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~31_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~127_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~127 .lut_mask = 16'h4F4A;
defparam \I_cache|data_o~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~128 (
// Equation(s):
// \I_cache|data_o~128_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~127_combout  & (\I_cache|RAM_C [29])) # (!\I_cache|data_o~127_combout  & ((\I_cache|RAM_B_rtl_0_bypass [44]))))) # (!\I_cache|data_o~34_combout  & 
// (((\I_cache|data_o~127_combout ))))

	.dataa(\I_cache|RAM_C [29]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [44]),
	.datad(\I_cache|data_o~127_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~128_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~128 .lut_mask = 16'hBBC0;
defparam \I_cache|data_o~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~151 (
// Equation(s):
// \I_cache|data_o~151_combout  = (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~128_combout  & ((!\I_cache|data_o~35_combout ) # (!\I_cache|HIT_B~1_combout ))))

	.dataa(\I_cache|HIT_B~1_combout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~128_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~151_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~151 .lut_mask = 16'h0700;
defparam \I_cache|data_o~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~129 (
// Equation(s):
// \I_cache|data_o~129_combout  = (\I_cache|data_o~151_combout ) # ((!\D_cache|data_to_bus[0]~0_combout  & (!\D_cache|data_to_bus[0]~1_combout  & \I_cache|data_o~126_combout )))

	.dataa(\D_cache|data_to_bus[0]~0_combout ),
	.datab(\D_cache|data_to_bus[0]~1_combout ),
	.datac(\I_cache|data_o~126_combout ),
	.datad(\I_cache|data_o~151_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~129_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~129 .lut_mask = 16'hFF10;
defparam \I_cache|data_o~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[30]~69_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_C[30] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[30]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [30]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[30] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[30] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[45] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[30]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[30]~69_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~32 (
// Equation(s):
// \I_cache|RAM_A~32_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [45])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [45]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~32_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~32 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~130 (
// Equation(s):
// \I_cache|data_o~130_combout  = (\I_cache|data_o~35_combout  & (((\I_cache|data_o~34_combout )))) # (!\I_cache|data_o~35_combout  & ((\I_cache|data_o~34_combout  & (\I_cache|RAM_C [30])) # (!\I_cache|data_o~34_combout  & ((\I_cache|RAM_A~32_combout )))))

	.dataa(\I_cache|data_o~35_combout ),
	.datab(\I_cache|RAM_C [30]),
	.datac(\I_cache|data_o~34_combout ),
	.datad(\I_cache|RAM_A~32_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~130_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~130 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~130 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[45] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[30]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~131 (
// Equation(s):
// \I_cache|data_o~131_combout  = (\I_cache|data_o~35_combout  & ((\I_cache|data_o~130_combout  & ((\I_cache|RAM_B_rtl_0_bypass [45]))) # (!\I_cache|data_o~130_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30~portbdataout )))) # 
// (!\I_cache|data_o~35_combout  & (((\I_cache|data_o~130_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datab(\I_cache|data_o~35_combout ),
	.datac(\I_cache|data_o~130_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [45]),
	.cin(gnd),
	.combout(\I_cache|data_o~131_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~131 .lut_mask = 16'hF838;
defparam \I_cache|data_o~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~132 (
// Equation(s):
// \I_cache|data_o~132_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[30]~69_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~131_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~131_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~131_combout ),
	.datad(\D_cache|BUS_data[30]~69_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~132_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~132 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~132 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_C[31] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[31]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\I_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_C [31]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_C[31] .is_wysiwyg = "true";
defparam \I_cache|RAM_C[31] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\I_cache|WE_B_o~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B_o~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[31]~72_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[46] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[31]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\I_cache|WE_A_o~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A_o~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\D_cache|BUS_data[31]~72_combout }),
	.portaaddr({\I_cache|addr_reg [4],\I_cache|addr_reg [3],\I_cache|addr_reg [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[2]~2_combout ,\I_cache|RAM_B.raddr_a[1]~1_combout ,\I_cache|RAM_B.raddr_a[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_A~33 (
// Equation(s):
// \I_cache|RAM_A~33_combout  = (\I_cache|RAM_A~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [46])) # (!\I_cache|RAM_A~1_combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31~portbdataout )))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [46]),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datac(gnd),
	.datad(\I_cache|RAM_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_A~33_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A~33 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_A~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~133 (
// Equation(s):
// \I_cache|data_o~133_combout  = (\I_cache|data_o~34_combout  & (((\I_cache|data_o~35_combout )))) # (!\I_cache|data_o~34_combout  & ((\I_cache|data_o~35_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31~portbdataout )) # 
// (!\I_cache|data_o~35_combout  & ((\I_cache|RAM_A~33_combout )))))

	.dataa(\I_cache|data_o~34_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A~33_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~133_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~133 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~133 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[46] (
	.clk(\clk~input_o ),
	.d(\D_cache|BUS_data[31]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~134 (
// Equation(s):
// \I_cache|data_o~134_combout  = (\I_cache|data_o~34_combout  & ((\I_cache|data_o~133_combout  & ((\I_cache|RAM_B_rtl_0_bypass [46]))) # (!\I_cache|data_o~133_combout  & (\I_cache|RAM_C [31])))) # (!\I_cache|data_o~34_combout  & 
// (((\I_cache|data_o~133_combout ))))

	.dataa(\I_cache|RAM_C [31]),
	.datab(\I_cache|data_o~34_combout ),
	.datac(\I_cache|data_o~133_combout ),
	.datad(\I_cache|RAM_B_rtl_0_bypass [46]),
	.cin(gnd),
	.combout(\I_cache|data_o~134_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~134 .lut_mask = 16'hF838;
defparam \I_cache|data_o~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~135 (
// Equation(s):
// \I_cache|data_o~135_combout  = (\I_cache|ready_in~0_combout  & ((\D_cache|BUS_data[31]~72_combout ) # ((\I_cache|data_o~38_combout  & \I_cache|data_o~134_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~38_combout  & 
// (\I_cache|data_o~134_combout )))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|data_o~38_combout ),
	.datac(\I_cache|data_o~134_combout ),
	.datad(\D_cache|BUS_data[31]~72_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~135_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~135 .lut_mask = 16'hEAC0;
defparam \I_cache|data_o~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~2 (
// Equation(s):
// \I_cache|TAG_A~2_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~2 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~3 (
// Equation(s):
// \I_cache|TAG_A~3_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~3 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~4 (
// Equation(s):
// \I_cache|TAG_A~4_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~4 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~5 (
// Equation(s):
// \I_cache|TAG_A~5_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~5 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~6 (
// Equation(s):
// \I_cache|TAG_A~6_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~6 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~7 (
// Equation(s):
// \I_cache|TAG_A~7_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~7 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~8 (
// Equation(s):
// \I_cache|TAG_A~8_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~8 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~9 (
// Equation(s):
// \I_cache|TAG_A~9_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~9_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~9 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~10 (
// Equation(s):
// \I_cache|TAG_A~10_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~10_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~10 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~11 (
// Equation(s):
// \I_cache|TAG_A~11_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~11_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~11 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~12 (
// Equation(s):
// \I_cache|TAG_A~12_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~12_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~12 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~13 (
// Equation(s):
// \I_cache|TAG_A~13_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~13_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~13 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~14 (
// Equation(s):
// \I_cache|TAG_A~14_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~14_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~14 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~15 (
// Equation(s):
// \I_cache|TAG_A~15_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~15_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~15 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~16 (
// Equation(s):
// \I_cache|TAG_A~16_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~16_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~16 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~17 (
// Equation(s):
// \I_cache|TAG_A~17_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~17_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~17 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~18 (
// Equation(s):
// \I_cache|TAG_A~18_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~18_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~18 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~19 (
// Equation(s):
// \I_cache|TAG_A~19_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~19_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~19 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~20 (
// Equation(s):
// \I_cache|TAG_A~20_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~20_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~20 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~21 (
// Equation(s):
// \I_cache|TAG_A~21_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~21_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~21 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~22 (
// Equation(s):
// \I_cache|TAG_A~22_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~22_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~22 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~23 (
// Equation(s):
// \I_cache|TAG_A~23_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~23_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~23 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|TAG_A~24 (
// Equation(s):
// \I_cache|TAG_A~24_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22~portbdataout  & ((!\I_cache|TAG_A~1_combout ) # (!\I_cache|TAG_A~0_combout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datab(gnd),
	.datac(\I_cache|TAG_A~0_combout ),
	.datad(\I_cache|TAG_A~1_combout ),
	.cin(gnd),
	.combout(\I_cache|TAG_A~24_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|TAG_A~24 .lut_mask = 16'h0AAA;
defparam \I_cache|TAG_A~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|HIT_A (
// Equation(s):
// \I_cache|HIT_A~combout  = (\I_cache|Equal0~8_combout ) # (!\I_cache|VALID_A_out~q )

	.dataa(\I_cache|Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_cache|VALID_A_out~q ),
	.cin(gnd),
	.combout(\I_cache|HIT_A~combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|HIT_A .lut_mask = 16'hAAFF;
defparam \I_cache|HIT_A .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[0]~0 (
// Equation(s):
// \D_cache|RAM_in[0]~0_combout  = (\D_cache|CPU_RW_reg~q  & (\D_cache|data_reg [0])) # (!\D_cache|CPU_RW_reg~q  & (((\memory|data[0]~42_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\D_cache|data_reg [0]),
	.datab(\memory|data[0]~42_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[0]~0 .lut_mask = 16'hAACF;
defparam \D_cache|RAM_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|WE_C_o (
// Equation(s):
// \D_cache|WE_C_o~combout  = (\D_cache|NO_CACHE~q  & (\bus_control_0|grant[1]~1_combout  & \memory|ready~q ))

	.dataa(\D_cache|NO_CACHE~q ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\memory|ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\D_cache|WE_C_o~combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|WE_C_o .lut_mask = 16'h8080;
defparam \D_cache|WE_C_o .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[0] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[0] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[0] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~160 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~256_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~160 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~160 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rtl~6 (
// Equation(s):
// \rtl~6_combout  = (\D_cache|CPU_req_reg~q  & (\D_cache|addr_reg [2] & (\D_cache|WE_A~0_combout  & !\D_cache|addr_reg [3])))

	.dataa(\D_cache|CPU_req_reg~q ),
	.datab(\D_cache|addr_reg [2]),
	.datac(\D_cache|WE_A~0_combout ),
	.datad(\D_cache|addr_reg [3]),
	.cin(gnd),
	.combout(\rtl~6_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~6 .lut_mask = 16'h0080;
defparam \rtl~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~256 (
// Equation(s):
// \D_cache|RAM_A~256_combout  = (\rtl~6_combout  & (\D_cache|RAM_in[0]~0_combout )) # (!\rtl~6_combout  & ((\D_cache|RAM_A~160_q )))

	.dataa(\D_cache|RAM_in[0]~0_combout ),
	.datab(\D_cache|RAM_A~160_q ),
	.datac(gnd),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~256_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~256 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~256 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~192 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~257_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~192 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~192 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rtl~7 (
// Equation(s):
// \rtl~7_combout  = (\D_cache|CPU_req_reg~q  & (\D_cache|addr_reg [3] & (\D_cache|WE_A~0_combout  & !\D_cache|addr_reg [2])))

	.dataa(\D_cache|CPU_req_reg~q ),
	.datab(\D_cache|addr_reg [3]),
	.datac(\D_cache|WE_A~0_combout ),
	.datad(\D_cache|addr_reg [2]),
	.cin(gnd),
	.combout(\rtl~7_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~7 .lut_mask = 16'h0080;
defparam \rtl~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~257 (
// Equation(s):
// \D_cache|RAM_A~257_combout  = (\rtl~7_combout  & (\D_cache|RAM_in[0]~0_combout )) # (!\rtl~7_combout  & ((\D_cache|RAM_A~192_q )))

	.dataa(\D_cache|RAM_in[0]~0_combout ),
	.datab(\D_cache|RAM_A~192_q ),
	.datac(gnd),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~257_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~257 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~257 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~128 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~258_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~128 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~128 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rtl~8 (
// Equation(s):
// \rtl~8_combout  = (\D_cache|CPU_req_reg~q  & (\D_cache|WE_A~0_combout  & (!\D_cache|addr_reg [2] & !\D_cache|addr_reg [3])))

	.dataa(\D_cache|CPU_req_reg~q ),
	.datab(\D_cache|WE_A~0_combout ),
	.datac(\D_cache|addr_reg [2]),
	.datad(\D_cache|addr_reg [3]),
	.cin(gnd),
	.combout(\rtl~8_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~8 .lut_mask = 16'h0008;
defparam \rtl~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~258 (
// Equation(s):
// \D_cache|RAM_A~258_combout  = (\rtl~8_combout  & (\D_cache|RAM_in[0]~0_combout )) # (!\rtl~8_combout  & ((\D_cache|RAM_A~128_q )))

	.dataa(\D_cache|RAM_in[0]~0_combout ),
	.datab(\D_cache|RAM_A~128_q ),
	.datac(gnd),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~258_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~258 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~258 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~259 (
// Equation(s):
// \D_cache|RAM_A~259_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~257_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~258_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~257_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~258_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~259_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~259 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~259 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~224 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~224 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~224 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rtl~9 (
// Equation(s):
// \rtl~9_combout  = (\D_cache|CPU_req_reg~q  & (\D_cache|addr_reg [2] & (\D_cache|addr_reg [3] & \D_cache|WE_A~0_combout )))

	.dataa(\D_cache|CPU_req_reg~q ),
	.datab(\D_cache|addr_reg [2]),
	.datac(\D_cache|addr_reg [3]),
	.datad(\D_cache|WE_A~0_combout ),
	.cin(gnd),
	.combout(\rtl~9_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~9 .lut_mask = 16'h8000;
defparam \rtl~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~260 (
// Equation(s):
// \D_cache|RAM_A~260_combout  = (\rtl~9_combout  & (\D_cache|RAM_in[0]~0_combout )) # (!\rtl~9_combout  & ((\D_cache|RAM_A~224_q )))

	.dataa(\D_cache|RAM_in[0]~0_combout ),
	.datab(\D_cache|RAM_A~224_q ),
	.datac(gnd),
	.datad(\rtl~9_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~260_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~260 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~261 (
// Equation(s):
// \D_cache|RAM_A~261_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~259_combout  & ((\D_cache|RAM_A~260_combout ))) # (!\D_cache|RAM_A~259_combout  & (\D_cache|RAM_A~256_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~259_combout ))))

	.dataa(\D_cache|RAM_A~256_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~259_combout ),
	.datad(\D_cache|RAM_A~260_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~261_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~261 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~261 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~64 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~262_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~64 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~64 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rtl~2 (
// Equation(s):
// \rtl~2_combout  = (\D_cache|addr_reg [3] & (\D_cache|WE_A~0_combout  & (!\D_cache|CPU_req_reg~q  & !\D_cache|addr_reg [2])))

	.dataa(\D_cache|addr_reg [3]),
	.datab(\D_cache|WE_A~0_combout ),
	.datac(\D_cache|CPU_req_reg~q ),
	.datad(\D_cache|addr_reg [2]),
	.cin(gnd),
	.combout(\rtl~2_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~2 .lut_mask = 16'h0008;
defparam \rtl~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~262 (
// Equation(s):
// \D_cache|RAM_A~262_combout  = (\rtl~2_combout  & (\D_cache|RAM_in[0]~0_combout )) # (!\rtl~2_combout  & ((\D_cache|RAM_A~64_q )))

	.dataa(\D_cache|RAM_in[0]~0_combout ),
	.datab(\D_cache|RAM_A~64_q ),
	.datac(gnd),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~262_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~262 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~262 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~32 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~263_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~32 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~32 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rtl~3 (
// Equation(s):
// \rtl~3_combout  = (\D_cache|addr_reg [2] & (\D_cache|WE_A~0_combout  & (!\D_cache|CPU_req_reg~q  & !\D_cache|addr_reg [3])))

	.dataa(\D_cache|addr_reg [2]),
	.datab(\D_cache|WE_A~0_combout ),
	.datac(\D_cache|CPU_req_reg~q ),
	.datad(\D_cache|addr_reg [3]),
	.cin(gnd),
	.combout(\rtl~3_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~3 .lut_mask = 16'h0008;
defparam \rtl~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~263 (
// Equation(s):
// \D_cache|RAM_A~263_combout  = (\rtl~3_combout  & (\D_cache|RAM_in[0]~0_combout )) # (!\rtl~3_combout  & ((\D_cache|RAM_A~32_q )))

	.dataa(\D_cache|RAM_in[0]~0_combout ),
	.datab(\D_cache|RAM_A~32_q ),
	.datac(gnd),
	.datad(\rtl~3_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~263_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~263 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~263 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~0 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~264_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~0 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~0 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rtl~4 (
// Equation(s):
// \rtl~4_combout  = (\D_cache|WE_A~0_combout  & (!\D_cache|CPU_req_reg~q  & (!\D_cache|addr_reg [2] & !\D_cache|addr_reg [3])))

	.dataa(\D_cache|WE_A~0_combout ),
	.datab(\D_cache|CPU_req_reg~q ),
	.datac(\D_cache|addr_reg [2]),
	.datad(\D_cache|addr_reg [3]),
	.cin(gnd),
	.combout(\rtl~4_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~4 .lut_mask = 16'h0002;
defparam \rtl~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~264 (
// Equation(s):
// \D_cache|RAM_A~264_combout  = (\rtl~4_combout  & (\D_cache|RAM_in[0]~0_combout )) # (!\rtl~4_combout  & ((\D_cache|RAM_A~0_q )))

	.dataa(\D_cache|RAM_in[0]~0_combout ),
	.datab(\D_cache|RAM_A~0_q ),
	.datac(gnd),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~264_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~264 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~264 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~265 (
// Equation(s):
// \D_cache|RAM_A~265_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~263_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~264_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~263_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~264_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~265_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~265 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~265 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~96 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~266_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~96 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~96 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \rtl~5 (
// Equation(s):
// \rtl~5_combout  = (\D_cache|addr_reg [2] & (\D_cache|addr_reg [3] & (\D_cache|WE_A~0_combout  & !\D_cache|CPU_req_reg~q )))

	.dataa(\D_cache|addr_reg [2]),
	.datab(\D_cache|addr_reg [3]),
	.datac(\D_cache|WE_A~0_combout ),
	.datad(\D_cache|CPU_req_reg~q ),
	.cin(gnd),
	.combout(\rtl~5_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~5 .lut_mask = 16'h0080;
defparam \rtl~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~266 (
// Equation(s):
// \D_cache|RAM_A~266_combout  = (\rtl~5_combout  & (\D_cache|RAM_in[0]~0_combout )) # (!\rtl~5_combout  & ((\D_cache|RAM_A~96_q )))

	.dataa(\D_cache|RAM_in[0]~0_combout ),
	.datab(\D_cache|RAM_A~96_q ),
	.datac(gnd),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~266_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~266 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~266 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~267 (
// Equation(s):
// \D_cache|RAM_A~267_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~265_combout  & ((\D_cache|RAM_A~266_combout ))) # (!\D_cache|RAM_A~265_combout  & (\D_cache|RAM_A~262_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~265_combout ))))

	.dataa(\D_cache|RAM_A~262_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~265_combout ),
	.datad(\D_cache|RAM_A~266_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~267_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~267 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~268 (
// Equation(s):
// \D_cache|RAM_A~268_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~261_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~267_combout )))

	.dataa(\D_cache|RAM_A~261_combout ),
	.datab(\D_cache|RAM_A~267_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~268_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~268 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~268 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[0] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~268_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[0] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[0]~26 (
// Equation(s):
// \D_cache|data_o[0]~26_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [0])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [0]))))

	.dataa(\D_cache|RAM_C [0]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [0]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[0]~26 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[0]~93 (
// Equation(s):
// \D_cache|data_o[0]~93_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|data_o[0]~26_combout ) # ((\bus_control_0|grant[1]~1_combout  & \memory|ready~q ))))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\D_cache|CPU_RW_reg~q ),
	.datad(\D_cache|data_o[0]~26_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[0]~93 .lut_mask = 16'h0F08;
defparam \D_cache|data_o[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[0]~27 (
// Equation(s):
// \D_cache|data_o[0]~27_combout  = (\D_cache|data_o[0]~93_combout  & (((\memory|data[0]~42_combout ) # (!\memory|data[0]~43_combout )) # (!\D_cache|ready_in~0_combout )))

	.dataa(\D_cache|ready_in~0_combout ),
	.datab(\memory|data[0]~42_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|data_o[0]~93_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[0]~27 .lut_mask = 16'hDF00;
defparam \D_cache|data_o[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[1]~1 (
// Equation(s):
// \D_cache|RAM_in[1]~1_combout  = (\D_cache|CPU_RW_reg~q  & (\D_cache|data_reg [1])) # (!\D_cache|CPU_RW_reg~q  & (((\memory|data[1]~46_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\D_cache|data_reg [1]),
	.datab(\memory|data[1]~46_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[1]~1 .lut_mask = 16'hAACF;
defparam \D_cache|RAM_in[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[1] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[1] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[1] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~161 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~269_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~161 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~161 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~269 (
// Equation(s):
// \D_cache|RAM_A~269_combout  = (\rtl~6_combout  & (\D_cache|RAM_in[1]~1_combout )) # (!\rtl~6_combout  & ((\D_cache|RAM_A~161_q )))

	.dataa(\D_cache|RAM_in[1]~1_combout ),
	.datab(\D_cache|RAM_A~161_q ),
	.datac(gnd),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~269_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~269 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~269 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~193 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~270_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~193 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~193 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~270 (
// Equation(s):
// \D_cache|RAM_A~270_combout  = (\rtl~7_combout  & (\D_cache|RAM_in[1]~1_combout )) # (!\rtl~7_combout  & ((\D_cache|RAM_A~193_q )))

	.dataa(\D_cache|RAM_in[1]~1_combout ),
	.datab(\D_cache|RAM_A~193_q ),
	.datac(gnd),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~270_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~270 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~270 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~129 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~271_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~129 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~129 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~271 (
// Equation(s):
// \D_cache|RAM_A~271_combout  = (\rtl~8_combout  & (\D_cache|RAM_in[1]~1_combout )) # (!\rtl~8_combout  & ((\D_cache|RAM_A~129_q )))

	.dataa(\D_cache|RAM_in[1]~1_combout ),
	.datab(\D_cache|RAM_A~129_q ),
	.datac(gnd),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~271_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~271 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~271 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~272 (
// Equation(s):
// \D_cache|RAM_A~272_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~270_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~271_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~270_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~271_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~272_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~272 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~272 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~225 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~225 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~225 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~273 (
// Equation(s):
// \D_cache|RAM_A~273_combout  = (\rtl~9_combout  & (\D_cache|RAM_in[1]~1_combout )) # (!\rtl~9_combout  & ((\D_cache|RAM_A~225_q )))

	.dataa(\D_cache|RAM_in[1]~1_combout ),
	.datab(\D_cache|RAM_A~225_q ),
	.datac(gnd),
	.datad(\rtl~9_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~273_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~273 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~273 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~274 (
// Equation(s):
// \D_cache|RAM_A~274_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~272_combout  & ((\D_cache|RAM_A~273_combout ))) # (!\D_cache|RAM_A~272_combout  & (\D_cache|RAM_A~269_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~272_combout ))))

	.dataa(\D_cache|RAM_A~269_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~272_combout ),
	.datad(\D_cache|RAM_A~273_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~274_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~274 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~274 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~65 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~65 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~65 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~275 (
// Equation(s):
// \D_cache|RAM_A~275_combout  = (\rtl~2_combout  & (\D_cache|RAM_in[1]~1_combout )) # (!\rtl~2_combout  & ((\D_cache|RAM_A~65_q )))

	.dataa(\D_cache|RAM_in[1]~1_combout ),
	.datab(\D_cache|RAM_A~65_q ),
	.datac(gnd),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~275_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~275 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~275 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~33 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~276_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~33 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~33 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~276 (
// Equation(s):
// \D_cache|RAM_A~276_combout  = (\rtl~3_combout  & (\D_cache|RAM_in[1]~1_combout )) # (!\rtl~3_combout  & ((\D_cache|RAM_A~33_q )))

	.dataa(\D_cache|RAM_in[1]~1_combout ),
	.datab(\D_cache|RAM_A~33_q ),
	.datac(gnd),
	.datad(\rtl~3_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~276_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~276 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~276 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~1 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~277_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~1 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~1 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~277 (
// Equation(s):
// \D_cache|RAM_A~277_combout  = (\rtl~4_combout  & (\D_cache|RAM_in[1]~1_combout )) # (!\rtl~4_combout  & ((\D_cache|RAM_A~1_q )))

	.dataa(\D_cache|RAM_in[1]~1_combout ),
	.datab(\D_cache|RAM_A~1_q ),
	.datac(gnd),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~277_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~277 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~278 (
// Equation(s):
// \D_cache|RAM_A~278_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~276_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~277_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~276_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~277_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~278_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~278 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~278 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~97 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~279_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~97 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~97 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~279 (
// Equation(s):
// \D_cache|RAM_A~279_combout  = (\rtl~5_combout  & (\D_cache|RAM_in[1]~1_combout )) # (!\rtl~5_combout  & ((\D_cache|RAM_A~97_q )))

	.dataa(\D_cache|RAM_in[1]~1_combout ),
	.datab(\D_cache|RAM_A~97_q ),
	.datac(gnd),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~279_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~279 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~279 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~280 (
// Equation(s):
// \D_cache|RAM_A~280_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~278_combout  & ((\D_cache|RAM_A~279_combout ))) # (!\D_cache|RAM_A~278_combout  & (\D_cache|RAM_A~275_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~278_combout ))))

	.dataa(\D_cache|RAM_A~275_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~278_combout ),
	.datad(\D_cache|RAM_A~279_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~280_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~280 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~281 (
// Equation(s):
// \D_cache|RAM_A~281_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~274_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~280_combout )))

	.dataa(\D_cache|RAM_A~274_combout ),
	.datab(\D_cache|RAM_A~280_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~281_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~281 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~281 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[1] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~281_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[1] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[1]~28 (
// Equation(s):
// \D_cache|data_o[1]~28_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [1])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [1]))))

	.dataa(\D_cache|RAM_C [1]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [1]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[1]~28 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[1]~94 (
// Equation(s):
// \D_cache|data_o[1]~94_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|data_o[1]~28_combout ) # ((\bus_control_0|grant[1]~1_combout  & \memory|ready~q ))))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\D_cache|CPU_RW_reg~q ),
	.datad(\D_cache|data_o[1]~28_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[1]~94 .lut_mask = 16'h0F08;
defparam \D_cache|data_o[1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[1]~29 (
// Equation(s):
// \D_cache|data_o[1]~29_combout  = (\D_cache|data_o[1]~94_combout  & (((\memory|data[1]~46_combout ) # (!\memory|data[0]~43_combout )) # (!\D_cache|ready_in~0_combout )))

	.dataa(\D_cache|ready_in~0_combout ),
	.datab(\memory|data[1]~46_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|data_o[1]~94_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[1]~29 .lut_mask = 16'hDF00;
defparam \D_cache|data_o[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[2]~2 (
// Equation(s):
// \D_cache|RAM_in[2]~2_combout  = (\D_cache|CPU_RW_reg~q  & (\D_cache|data_reg [2])) # (!\D_cache|CPU_RW_reg~q  & (((\memory|data[2]~49_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\D_cache|data_reg [2]),
	.datab(\memory|data[2]~49_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[2]~2 .lut_mask = 16'hAACF;
defparam \D_cache|RAM_in[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[2] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[2] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[2] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~162 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~282_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~162 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~162 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~282 (
// Equation(s):
// \D_cache|RAM_A~282_combout  = (\rtl~6_combout  & (\D_cache|RAM_in[2]~2_combout )) # (!\rtl~6_combout  & ((\D_cache|RAM_A~162_q )))

	.dataa(\D_cache|RAM_in[2]~2_combout ),
	.datab(\D_cache|RAM_A~162_q ),
	.datac(gnd),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~282_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~282 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~282 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~194 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~194 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~194 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~283 (
// Equation(s):
// \D_cache|RAM_A~283_combout  = (\rtl~7_combout  & (\D_cache|RAM_in[2]~2_combout )) # (!\rtl~7_combout  & ((\D_cache|RAM_A~194_q )))

	.dataa(\D_cache|RAM_in[2]~2_combout ),
	.datab(\D_cache|RAM_A~194_q ),
	.datac(gnd),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~283_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~283 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~283 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~130 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~284_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~130 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~130 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~284 (
// Equation(s):
// \D_cache|RAM_A~284_combout  = (\rtl~8_combout  & (\D_cache|RAM_in[2]~2_combout )) # (!\rtl~8_combout  & ((\D_cache|RAM_A~130_q )))

	.dataa(\D_cache|RAM_in[2]~2_combout ),
	.datab(\D_cache|RAM_A~130_q ),
	.datac(gnd),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~284_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~284 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~285 (
// Equation(s):
// \D_cache|RAM_A~285_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~283_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~284_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~283_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~284_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~285_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~285 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~285 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~226 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~286_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~226 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~226 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~286 (
// Equation(s):
// \D_cache|RAM_A~286_combout  = (\rtl~9_combout  & (\D_cache|RAM_in[2]~2_combout )) # (!\rtl~9_combout  & ((\D_cache|RAM_A~226_q )))

	.dataa(\D_cache|RAM_in[2]~2_combout ),
	.datab(\D_cache|RAM_A~226_q ),
	.datac(gnd),
	.datad(\rtl~9_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~286_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~286 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~286 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~287 (
// Equation(s):
// \D_cache|RAM_A~287_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~285_combout  & ((\D_cache|RAM_A~286_combout ))) # (!\D_cache|RAM_A~285_combout  & (\D_cache|RAM_A~282_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~285_combout ))))

	.dataa(\D_cache|RAM_A~282_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~285_combout ),
	.datad(\D_cache|RAM_A~286_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~287_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~287 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~287 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~66 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~288_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~66 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~66 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~288 (
// Equation(s):
// \D_cache|RAM_A~288_combout  = (\rtl~2_combout  & (\D_cache|RAM_in[2]~2_combout )) # (!\rtl~2_combout  & ((\D_cache|RAM_A~66_q )))

	.dataa(\D_cache|RAM_in[2]~2_combout ),
	.datab(\D_cache|RAM_A~66_q ),
	.datac(gnd),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~288_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~288 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~288 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~34 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~289_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~34 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~34 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~289 (
// Equation(s):
// \D_cache|RAM_A~289_combout  = (\rtl~3_combout  & (\D_cache|RAM_in[2]~2_combout )) # (!\rtl~3_combout  & ((\D_cache|RAM_A~34_q )))

	.dataa(\D_cache|RAM_in[2]~2_combout ),
	.datab(\D_cache|RAM_A~34_q ),
	.datac(gnd),
	.datad(\rtl~3_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~289_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~289 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~289 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~2 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~290_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~2 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~2 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~290 (
// Equation(s):
// \D_cache|RAM_A~290_combout  = (\rtl~4_combout  & (\D_cache|RAM_in[2]~2_combout )) # (!\rtl~4_combout  & ((\D_cache|RAM_A~2_q )))

	.dataa(\D_cache|RAM_in[2]~2_combout ),
	.datab(\D_cache|RAM_A~2_q ),
	.datac(gnd),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~290_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~290 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~290 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~291 (
// Equation(s):
// \D_cache|RAM_A~291_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~289_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~290_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~289_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~290_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~291_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~291 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~291 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~98 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~292_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~98 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~98 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~292 (
// Equation(s):
// \D_cache|RAM_A~292_combout  = (\rtl~5_combout  & (\D_cache|RAM_in[2]~2_combout )) # (!\rtl~5_combout  & ((\D_cache|RAM_A~98_q )))

	.dataa(\D_cache|RAM_in[2]~2_combout ),
	.datab(\D_cache|RAM_A~98_q ),
	.datac(gnd),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~292_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~292 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~292 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~293 (
// Equation(s):
// \D_cache|RAM_A~293_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~291_combout  & ((\D_cache|RAM_A~292_combout ))) # (!\D_cache|RAM_A~291_combout  & (\D_cache|RAM_A~288_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~291_combout ))))

	.dataa(\D_cache|RAM_A~288_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~291_combout ),
	.datad(\D_cache|RAM_A~292_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~293_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~293 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~293 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~294 (
// Equation(s):
// \D_cache|RAM_A~294_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~287_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~293_combout )))

	.dataa(\D_cache|RAM_A~287_combout ),
	.datab(\D_cache|RAM_A~293_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~294_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~294 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~294 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[2] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~294_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[2] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[2]~30 (
// Equation(s):
// \D_cache|data_o[2]~30_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [2])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [2]))))

	.dataa(\D_cache|RAM_C [2]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [2]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[2]~30 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[2]~95 (
// Equation(s):
// \D_cache|data_o[2]~95_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|data_o[2]~30_combout ) # ((\bus_control_0|grant[1]~1_combout  & \memory|ready~q ))))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\D_cache|CPU_RW_reg~q ),
	.datad(\D_cache|data_o[2]~30_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[2]~95_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[2]~95 .lut_mask = 16'h0F08;
defparam \D_cache|data_o[2]~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[2]~31 (
// Equation(s):
// \D_cache|data_o[2]~31_combout  = (\D_cache|data_o[2]~95_combout  & (((\memory|data[2]~49_combout ) # (!\memory|data[0]~43_combout )) # (!\D_cache|ready_in~0_combout )))

	.dataa(\D_cache|ready_in~0_combout ),
	.datab(\memory|data[2]~49_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|data_o[2]~95_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[2]~31 .lut_mask = 16'hDF00;
defparam \D_cache|data_o[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[3]~3 (
// Equation(s):
// \D_cache|RAM_in[3]~3_combout  = (\D_cache|CPU_RW_reg~q  & (\D_cache|data_reg [3])) # (!\D_cache|CPU_RW_reg~q  & (((\memory|data[3]~52_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\D_cache|data_reg [3]),
	.datab(\memory|data[3]~52_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[3]~3 .lut_mask = 16'hAACF;
defparam \D_cache|RAM_in[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[3] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[3] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[3] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~163 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~163 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~163 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~295 (
// Equation(s):
// \D_cache|RAM_A~295_combout  = (\rtl~6_combout  & (\D_cache|RAM_in[3]~3_combout )) # (!\rtl~6_combout  & ((\D_cache|RAM_A~163_q )))

	.dataa(\D_cache|RAM_in[3]~3_combout ),
	.datab(\D_cache|RAM_A~163_q ),
	.datac(gnd),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~295_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~295 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~295 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~195 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~296_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~195 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~195 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~296 (
// Equation(s):
// \D_cache|RAM_A~296_combout  = (\rtl~7_combout  & (\D_cache|RAM_in[3]~3_combout )) # (!\rtl~7_combout  & ((\D_cache|RAM_A~195_q )))

	.dataa(\D_cache|RAM_in[3]~3_combout ),
	.datab(\D_cache|RAM_A~195_q ),
	.datac(gnd),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~296_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~296 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~296 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~131 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~297_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~131 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~131 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~297 (
// Equation(s):
// \D_cache|RAM_A~297_combout  = (\rtl~8_combout  & (\D_cache|RAM_in[3]~3_combout )) # (!\rtl~8_combout  & ((\D_cache|RAM_A~131_q )))

	.dataa(\D_cache|RAM_in[3]~3_combout ),
	.datab(\D_cache|RAM_A~131_q ),
	.datac(gnd),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~297_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~297 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~297 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~298 (
// Equation(s):
// \D_cache|RAM_A~298_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~296_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~297_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~296_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~297_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~298_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~298 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~298 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~227 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~227 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~227 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~299 (
// Equation(s):
// \D_cache|RAM_A~299_combout  = (\rtl~9_combout  & (\D_cache|RAM_in[3]~3_combout )) # (!\rtl~9_combout  & ((\D_cache|RAM_A~227_q )))

	.dataa(\D_cache|RAM_in[3]~3_combout ),
	.datab(\D_cache|RAM_A~227_q ),
	.datac(gnd),
	.datad(\rtl~9_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~299_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~299 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~299 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~300 (
// Equation(s):
// \D_cache|RAM_A~300_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~298_combout  & ((\D_cache|RAM_A~299_combout ))) # (!\D_cache|RAM_A~298_combout  & (\D_cache|RAM_A~295_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~298_combout ))))

	.dataa(\D_cache|RAM_A~295_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~298_combout ),
	.datad(\D_cache|RAM_A~299_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~300_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~300 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~300 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~67 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~301_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~67 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~67 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~301 (
// Equation(s):
// \D_cache|RAM_A~301_combout  = (\rtl~2_combout  & (\D_cache|RAM_in[3]~3_combout )) # (!\rtl~2_combout  & ((\D_cache|RAM_A~67_q )))

	.dataa(\D_cache|RAM_in[3]~3_combout ),
	.datab(\D_cache|RAM_A~67_q ),
	.datac(gnd),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~301_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~301 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~301 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~35 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~302_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~35 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~35 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~302 (
// Equation(s):
// \D_cache|RAM_A~302_combout  = (\rtl~3_combout  & (\D_cache|RAM_in[3]~3_combout )) # (!\rtl~3_combout  & ((\D_cache|RAM_A~35_q )))

	.dataa(\D_cache|RAM_in[3]~3_combout ),
	.datab(\D_cache|RAM_A~35_q ),
	.datac(gnd),
	.datad(\rtl~3_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~302_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~302 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~302 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~3 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~303_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~3 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~3 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~303 (
// Equation(s):
// \D_cache|RAM_A~303_combout  = (\rtl~4_combout  & (\D_cache|RAM_in[3]~3_combout )) # (!\rtl~4_combout  & ((\D_cache|RAM_A~3_q )))

	.dataa(\D_cache|RAM_in[3]~3_combout ),
	.datab(\D_cache|RAM_A~3_q ),
	.datac(gnd),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~303_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~303 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~303 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~304 (
// Equation(s):
// \D_cache|RAM_A~304_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~302_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~303_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~302_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~303_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~304_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~304 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~304 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~99 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~99 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~99 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~305 (
// Equation(s):
// \D_cache|RAM_A~305_combout  = (\rtl~5_combout  & (\D_cache|RAM_in[3]~3_combout )) # (!\rtl~5_combout  & ((\D_cache|RAM_A~99_q )))

	.dataa(\D_cache|RAM_in[3]~3_combout ),
	.datab(\D_cache|RAM_A~99_q ),
	.datac(gnd),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~305_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~305 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~305 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~306 (
// Equation(s):
// \D_cache|RAM_A~306_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~304_combout  & ((\D_cache|RAM_A~305_combout ))) # (!\D_cache|RAM_A~304_combout  & (\D_cache|RAM_A~301_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~304_combout ))))

	.dataa(\D_cache|RAM_A~301_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~304_combout ),
	.datad(\D_cache|RAM_A~305_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~306_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~306 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~306 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~307 (
// Equation(s):
// \D_cache|RAM_A~307_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~300_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~306_combout )))

	.dataa(\D_cache|RAM_A~300_combout ),
	.datab(\D_cache|RAM_A~306_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~307_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~307 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~307 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[3] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~307_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[3] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[3]~32 (
// Equation(s):
// \D_cache|data_o[3]~32_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [3])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [3]))))

	.dataa(\D_cache|RAM_C [3]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [3]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[3]~32 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[3]~96 (
// Equation(s):
// \D_cache|data_o[3]~96_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|data_o[3]~32_combout ) # ((\bus_control_0|grant[1]~1_combout  & \memory|ready~q ))))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\D_cache|CPU_RW_reg~q ),
	.datad(\D_cache|data_o[3]~32_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[3]~96_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[3]~96 .lut_mask = 16'h0F08;
defparam \D_cache|data_o[3]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[3]~33 (
// Equation(s):
// \D_cache|data_o[3]~33_combout  = (\D_cache|data_o[3]~96_combout  & (((\memory|data[3]~52_combout ) # (!\memory|data[0]~43_combout )) # (!\D_cache|ready_in~0_combout )))

	.dataa(\D_cache|ready_in~0_combout ),
	.datab(\memory|data[3]~52_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|data_o[3]~96_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[3]~33 .lut_mask = 16'hDF00;
defparam \D_cache|data_o[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[4]~4 (
// Equation(s):
// \D_cache|RAM_in[4]~4_combout  = (\D_cache|BUS_data[4]~21_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[4]~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[4]~4 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[4] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[4] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[4] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~164 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~308_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~164 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~164 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~308 (
// Equation(s):
// \D_cache|RAM_A~308_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[4]~21_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~164_q ))

	.dataa(\D_cache|RAM_A~164_q ),
	.datab(\D_cache|BUS_data[4]~21_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~308_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~308 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~308 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~196 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~309_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~196 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~196 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~309 (
// Equation(s):
// \D_cache|RAM_A~309_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[4]~21_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~196_q ))

	.dataa(\D_cache|RAM_A~196_q ),
	.datab(\D_cache|BUS_data[4]~21_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~309_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~309 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~309 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~132 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~310_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~132 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~132 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~310 (
// Equation(s):
// \D_cache|RAM_A~310_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[4]~21_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~132_q ))

	.dataa(\D_cache|RAM_A~132_q ),
	.datab(\D_cache|BUS_data[4]~21_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~310_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~310 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~310 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~311 (
// Equation(s):
// \D_cache|RAM_A~311_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~309_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~310_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~309_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~310_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~311_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~311 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~311 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~228 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~312_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~228 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~228 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~312 (
// Equation(s):
// \D_cache|RAM_A~312_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[4]~21_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~228_q ))

	.dataa(\D_cache|RAM_A~228_q ),
	.datab(\D_cache|BUS_data[4]~21_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~312_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~312 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~312 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~313 (
// Equation(s):
// \D_cache|RAM_A~313_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~311_combout  & ((\D_cache|RAM_A~312_combout ))) # (!\D_cache|RAM_A~311_combout  & (\D_cache|RAM_A~308_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~311_combout ))))

	.dataa(\D_cache|RAM_A~308_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~311_combout ),
	.datad(\D_cache|RAM_A~312_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~313_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~313 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~313 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~68 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~314_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~68 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~68 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~314 (
// Equation(s):
// \D_cache|RAM_A~314_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[4]~21_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~68_q ))

	.dataa(\D_cache|RAM_A~68_q ),
	.datab(\D_cache|BUS_data[4]~21_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~314_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~314 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~314 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~36 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~36 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~36 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~315 (
// Equation(s):
// \D_cache|RAM_A~315_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[4]~21_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~36_q ))

	.dataa(\D_cache|RAM_A~36_q ),
	.datab(\D_cache|BUS_data[4]~21_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~315_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~315 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~315 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~4 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~316_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~4 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~4 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~316 (
// Equation(s):
// \D_cache|RAM_A~316_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[4]~21_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~4_q ))

	.dataa(\D_cache|RAM_A~4_q ),
	.datab(\D_cache|BUS_data[4]~21_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~316_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~316 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~316 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~317 (
// Equation(s):
// \D_cache|RAM_A~317_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~315_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~316_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~315_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~316_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~317_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~317 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~317 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~100 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~318_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~100 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~100 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~318 (
// Equation(s):
// \D_cache|RAM_A~318_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[4]~21_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~100_q ))

	.dataa(\D_cache|RAM_A~100_q ),
	.datab(\D_cache|BUS_data[4]~21_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~318_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~318 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~318 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~319 (
// Equation(s):
// \D_cache|RAM_A~319_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~317_combout  & ((\D_cache|RAM_A~318_combout ))) # (!\D_cache|RAM_A~317_combout  & (\D_cache|RAM_A~314_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~317_combout ))))

	.dataa(\D_cache|RAM_A~314_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~317_combout ),
	.datad(\D_cache|RAM_A~318_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~319_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~319 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~319 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~320 (
// Equation(s):
// \D_cache|RAM_A~320_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~313_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~319_combout )))

	.dataa(\D_cache|RAM_A~313_combout ),
	.datab(\D_cache|RAM_A~319_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~320_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~320 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~320 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[4] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~320_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[4] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[4]~34 (
// Equation(s):
// \D_cache|data_o[4]~34_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [4])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [4]))))

	.dataa(\D_cache|RAM_C [4]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [4]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[4]~34 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[4]~35 (
// Equation(s):
// \D_cache|data_o[4]~35_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[4]~21_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[4]~34_combout )))))

	.dataa(\D_cache|BUS_data[4]~21_combout ),
	.datab(\D_cache|data_o[4]~34_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[4]~35 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[5]~5 (
// Equation(s):
// \D_cache|RAM_in[5]~5_combout  = (\D_cache|CPU_RW_reg~q  & (\D_cache|data_reg [5])) # (!\D_cache|CPU_RW_reg~q  & (((\memory|data[5]~55_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\D_cache|data_reg [5]),
	.datab(\memory|data[5]~55_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[5]~5 .lut_mask = 16'hAACF;
defparam \D_cache|RAM_in[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[5] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[5] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[5] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~165 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~321_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~165 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~165 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~321 (
// Equation(s):
// \D_cache|RAM_A~321_combout  = (\rtl~6_combout  & (\D_cache|RAM_in[5]~5_combout )) # (!\rtl~6_combout  & ((\D_cache|RAM_A~165_q )))

	.dataa(\D_cache|RAM_in[5]~5_combout ),
	.datab(\D_cache|RAM_A~165_q ),
	.datac(gnd),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~321_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~321 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~321 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~197 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~322_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~197 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~197 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~322 (
// Equation(s):
// \D_cache|RAM_A~322_combout  = (\rtl~7_combout  & (\D_cache|RAM_in[5]~5_combout )) # (!\rtl~7_combout  & ((\D_cache|RAM_A~197_q )))

	.dataa(\D_cache|RAM_in[5]~5_combout ),
	.datab(\D_cache|RAM_A~197_q ),
	.datac(gnd),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~322_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~322 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~322 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~133 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~323_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~133 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~133 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~323 (
// Equation(s):
// \D_cache|RAM_A~323_combout  = (\rtl~8_combout  & (\D_cache|RAM_in[5]~5_combout )) # (!\rtl~8_combout  & ((\D_cache|RAM_A~133_q )))

	.dataa(\D_cache|RAM_in[5]~5_combout ),
	.datab(\D_cache|RAM_A~133_q ),
	.datac(gnd),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~323_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~323 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~323 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~324 (
// Equation(s):
// \D_cache|RAM_A~324_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~322_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~323_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~322_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~323_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~324_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~324 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~324 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~229 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~229 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~229 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~325 (
// Equation(s):
// \D_cache|RAM_A~325_combout  = (\rtl~9_combout  & (\D_cache|RAM_in[5]~5_combout )) # (!\rtl~9_combout  & ((\D_cache|RAM_A~229_q )))

	.dataa(\D_cache|RAM_in[5]~5_combout ),
	.datab(\D_cache|RAM_A~229_q ),
	.datac(gnd),
	.datad(\rtl~9_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~325_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~325 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~325 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~326 (
// Equation(s):
// \D_cache|RAM_A~326_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~324_combout  & ((\D_cache|RAM_A~325_combout ))) # (!\D_cache|RAM_A~324_combout  & (\D_cache|RAM_A~321_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~324_combout ))))

	.dataa(\D_cache|RAM_A~321_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~324_combout ),
	.datad(\D_cache|RAM_A~325_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~326_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~326 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~326 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~69 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~327_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~69 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~69 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~327 (
// Equation(s):
// \D_cache|RAM_A~327_combout  = (\rtl~2_combout  & (\D_cache|RAM_in[5]~5_combout )) # (!\rtl~2_combout  & ((\D_cache|RAM_A~69_q )))

	.dataa(\D_cache|RAM_in[5]~5_combout ),
	.datab(\D_cache|RAM_A~69_q ),
	.datac(gnd),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~327_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~327 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~327 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~37 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~328_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~37 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~37 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~328 (
// Equation(s):
// \D_cache|RAM_A~328_combout  = (\rtl~3_combout  & (\D_cache|RAM_in[5]~5_combout )) # (!\rtl~3_combout  & ((\D_cache|RAM_A~37_q )))

	.dataa(\D_cache|RAM_in[5]~5_combout ),
	.datab(\D_cache|RAM_A~37_q ),
	.datac(gnd),
	.datad(\rtl~3_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~328_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~328 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~328 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~5 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~329_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~5 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~5 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~329 (
// Equation(s):
// \D_cache|RAM_A~329_combout  = (\rtl~4_combout  & (\D_cache|RAM_in[5]~5_combout )) # (!\rtl~4_combout  & ((\D_cache|RAM_A~5_q )))

	.dataa(\D_cache|RAM_in[5]~5_combout ),
	.datab(\D_cache|RAM_A~5_q ),
	.datac(gnd),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~329_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~329 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~329 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~330 (
// Equation(s):
// \D_cache|RAM_A~330_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~328_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~329_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~328_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~329_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~330_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~330 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~330 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~101 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~331_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~101 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~101 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~331 (
// Equation(s):
// \D_cache|RAM_A~331_combout  = (\rtl~5_combout  & (\D_cache|RAM_in[5]~5_combout )) # (!\rtl~5_combout  & ((\D_cache|RAM_A~101_q )))

	.dataa(\D_cache|RAM_in[5]~5_combout ),
	.datab(\D_cache|RAM_A~101_q ),
	.datac(gnd),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~331_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~331 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~331 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~332 (
// Equation(s):
// \D_cache|RAM_A~332_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~330_combout  & ((\D_cache|RAM_A~331_combout ))) # (!\D_cache|RAM_A~330_combout  & (\D_cache|RAM_A~327_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~330_combout ))))

	.dataa(\D_cache|RAM_A~327_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~330_combout ),
	.datad(\D_cache|RAM_A~331_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~332_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~332 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~332 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~333 (
// Equation(s):
// \D_cache|RAM_A~333_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~326_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~332_combout )))

	.dataa(\D_cache|RAM_A~326_combout ),
	.datab(\D_cache|RAM_A~332_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~333_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~333 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~333 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[5] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~333_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[5] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[5]~36 (
// Equation(s):
// \D_cache|data_o[5]~36_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [5])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [5]))))

	.dataa(\D_cache|RAM_C [5]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [5]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[5]~36 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[5]~97 (
// Equation(s):
// \D_cache|data_o[5]~97_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|data_o[5]~36_combout ) # ((\bus_control_0|grant[1]~1_combout  & \memory|ready~q ))))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\D_cache|CPU_RW_reg~q ),
	.datad(\D_cache|data_o[5]~36_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[5]~97_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[5]~97 .lut_mask = 16'h0F08;
defparam \D_cache|data_o[5]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[5]~37 (
// Equation(s):
// \D_cache|data_o[5]~37_combout  = (\D_cache|data_o[5]~97_combout  & (((\memory|data[5]~55_combout ) # (!\memory|data[0]~43_combout )) # (!\D_cache|ready_in~0_combout )))

	.dataa(\D_cache|ready_in~0_combout ),
	.datab(\memory|data[5]~55_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|data_o[5]~97_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[5]~37 .lut_mask = 16'hDF00;
defparam \D_cache|data_o[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[6]~6 (
// Equation(s):
// \D_cache|RAM_in[6]~6_combout  = (\D_cache|BUS_data[6]~73_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[6]~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[6]~6 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[6] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[6] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[6] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~166 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~334_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~166 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~166 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~334 (
// Equation(s):
// \D_cache|RAM_A~334_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[6]~73_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~166_q ))

	.dataa(\D_cache|RAM_A~166_q ),
	.datab(\D_cache|BUS_data[6]~73_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~334_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~334 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~334 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~198 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~198 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~198 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~335 (
// Equation(s):
// \D_cache|RAM_A~335_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[6]~73_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~198_q ))

	.dataa(\D_cache|RAM_A~198_q ),
	.datab(\D_cache|BUS_data[6]~73_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~335_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~335 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~335 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~134 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~336_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~134 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~134 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~336 (
// Equation(s):
// \D_cache|RAM_A~336_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[6]~73_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~134_q ))

	.dataa(\D_cache|RAM_A~134_q ),
	.datab(\D_cache|BUS_data[6]~73_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~336_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~336 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~336 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~337 (
// Equation(s):
// \D_cache|RAM_A~337_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~335_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~336_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~335_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~336_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~337_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~337 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~337 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~230 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~338_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~230 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~230 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~338 (
// Equation(s):
// \D_cache|RAM_A~338_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[6]~73_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~230_q ))

	.dataa(\D_cache|RAM_A~230_q ),
	.datab(\D_cache|BUS_data[6]~73_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~338_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~338 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~338 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~339 (
// Equation(s):
// \D_cache|RAM_A~339_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~337_combout  & ((\D_cache|RAM_A~338_combout ))) # (!\D_cache|RAM_A~337_combout  & (\D_cache|RAM_A~334_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~337_combout ))))

	.dataa(\D_cache|RAM_A~334_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~337_combout ),
	.datad(\D_cache|RAM_A~338_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~339_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~339 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~339 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~70 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~340_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~70 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~70 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~340 (
// Equation(s):
// \D_cache|RAM_A~340_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[6]~73_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~70_q ))

	.dataa(\D_cache|RAM_A~70_q ),
	.datab(\D_cache|BUS_data[6]~73_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~340_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~340 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~340 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~38 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~341_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~38 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~38 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~341 (
// Equation(s):
// \D_cache|RAM_A~341_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[6]~73_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~38_q ))

	.dataa(\D_cache|RAM_A~38_q ),
	.datab(\D_cache|BUS_data[6]~73_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~341_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~341 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~341 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~6 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~342_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~6 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~6 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~342 (
// Equation(s):
// \D_cache|RAM_A~342_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[6]~73_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~6_q ))

	.dataa(\D_cache|RAM_A~6_q ),
	.datab(\D_cache|BUS_data[6]~73_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~342_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~342 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~342 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~343 (
// Equation(s):
// \D_cache|RAM_A~343_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~341_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~342_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~341_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~342_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~343_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~343 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~343 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~102 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~344_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~102 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~102 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~344 (
// Equation(s):
// \D_cache|RAM_A~344_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[6]~73_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~102_q ))

	.dataa(\D_cache|RAM_A~102_q ),
	.datab(\D_cache|BUS_data[6]~73_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~344_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~344 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~344 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~345 (
// Equation(s):
// \D_cache|RAM_A~345_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~343_combout  & ((\D_cache|RAM_A~344_combout ))) # (!\D_cache|RAM_A~343_combout  & (\D_cache|RAM_A~340_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~343_combout ))))

	.dataa(\D_cache|RAM_A~340_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~343_combout ),
	.datad(\D_cache|RAM_A~344_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~345_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~345 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~345 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~346 (
// Equation(s):
// \D_cache|RAM_A~346_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~339_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~345_combout )))

	.dataa(\D_cache|RAM_A~339_combout ),
	.datab(\D_cache|RAM_A~345_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~346_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~346 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~346 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[6] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~346_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[6] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[6]~38 (
// Equation(s):
// \D_cache|data_o[6]~38_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [6])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [6]))))

	.dataa(\D_cache|RAM_C [6]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [6]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[6]~38 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[6]~39 (
// Equation(s):
// \D_cache|data_o[6]~39_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[6]~73_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[6]~38_combout )))))

	.dataa(\D_cache|BUS_data[6]~73_combout ),
	.datab(\D_cache|data_o[6]~38_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[6]~39 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[7]~7 (
// Equation(s):
// \D_cache|RAM_in[7]~7_combout  = (\D_cache|BUS_data[7]~26_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[7]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[7]~7 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[7] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[7] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[7] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~167 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~347_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~167 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~167 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~347 (
// Equation(s):
// \D_cache|RAM_A~347_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[7]~26_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~167_q ))

	.dataa(\D_cache|RAM_A~167_q ),
	.datab(\D_cache|BUS_data[7]~26_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~347_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~347 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~347 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~199 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~348_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~199 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~199 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~348 (
// Equation(s):
// \D_cache|RAM_A~348_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[7]~26_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~199_q ))

	.dataa(\D_cache|RAM_A~199_q ),
	.datab(\D_cache|BUS_data[7]~26_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~348_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~348 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~348 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~135 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~349_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~135 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~135 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~349 (
// Equation(s):
// \D_cache|RAM_A~349_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[7]~26_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~135_q ))

	.dataa(\D_cache|RAM_A~135_q ),
	.datab(\D_cache|BUS_data[7]~26_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~349_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~349 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~349 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~350 (
// Equation(s):
// \D_cache|RAM_A~350_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~348_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~349_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~348_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~349_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~350_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~350 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~350 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~231 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~351_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~231 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~231 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~351 (
// Equation(s):
// \D_cache|RAM_A~351_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[7]~26_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~231_q ))

	.dataa(\D_cache|RAM_A~231_q ),
	.datab(\D_cache|BUS_data[7]~26_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~351_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~351 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~351 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~352 (
// Equation(s):
// \D_cache|RAM_A~352_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~350_combout  & ((\D_cache|RAM_A~351_combout ))) # (!\D_cache|RAM_A~350_combout  & (\D_cache|RAM_A~347_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~350_combout ))))

	.dataa(\D_cache|RAM_A~347_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~350_combout ),
	.datad(\D_cache|RAM_A~351_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~352_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~352 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~352 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~71 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~353_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~71 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~71 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~353 (
// Equation(s):
// \D_cache|RAM_A~353_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[7]~26_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~71_q ))

	.dataa(\D_cache|RAM_A~71_q ),
	.datab(\D_cache|BUS_data[7]~26_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~353_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~353 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~353 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~39 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~354_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~39 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~39 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~354 (
// Equation(s):
// \D_cache|RAM_A~354_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[7]~26_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~39_q ))

	.dataa(\D_cache|RAM_A~39_q ),
	.datab(\D_cache|BUS_data[7]~26_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~354_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~354 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~354 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~7 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~7 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~7 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~355 (
// Equation(s):
// \D_cache|RAM_A~355_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[7]~26_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~7_q ))

	.dataa(\D_cache|RAM_A~7_q ),
	.datab(\D_cache|BUS_data[7]~26_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~355_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~355 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~355 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~356 (
// Equation(s):
// \D_cache|RAM_A~356_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~354_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~355_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~354_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~355_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~356_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~356 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~356 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~103 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~357_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~103 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~103 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~357 (
// Equation(s):
// \D_cache|RAM_A~357_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[7]~26_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~103_q ))

	.dataa(\D_cache|RAM_A~103_q ),
	.datab(\D_cache|BUS_data[7]~26_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~357_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~357 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~357 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~358 (
// Equation(s):
// \D_cache|RAM_A~358_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~356_combout  & ((\D_cache|RAM_A~357_combout ))) # (!\D_cache|RAM_A~356_combout  & (\D_cache|RAM_A~353_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~356_combout ))))

	.dataa(\D_cache|RAM_A~353_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~356_combout ),
	.datad(\D_cache|RAM_A~357_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~358_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~358 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~358 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~359 (
// Equation(s):
// \D_cache|RAM_A~359_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~352_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~358_combout )))

	.dataa(\D_cache|RAM_A~352_combout ),
	.datab(\D_cache|RAM_A~358_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~359_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~359 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~359 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[7] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~359_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[7] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[7]~40 (
// Equation(s):
// \D_cache|data_o[7]~40_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [7])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [7]))))

	.dataa(\D_cache|RAM_C [7]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [7]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[7]~40 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[7]~41 (
// Equation(s):
// \D_cache|data_o[7]~41_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[7]~26_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[7]~40_combout )))))

	.dataa(\D_cache|BUS_data[7]~26_combout ),
	.datab(\D_cache|data_o[7]~40_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[7]~41 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[8]~8 (
// Equation(s):
// \D_cache|RAM_in[8]~8_combout  = (\D_cache|CPU_RW_reg~q  & (\D_cache|data_reg [5])) # (!\D_cache|CPU_RW_reg~q  & (((\memory|data[8]~58_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\D_cache|data_reg [5]),
	.datab(\memory|data[8]~58_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[8]~8 .lut_mask = 16'hAACF;
defparam \D_cache|RAM_in[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[8] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[8] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[8] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~168 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~360_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~168 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~168 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~360 (
// Equation(s):
// \D_cache|RAM_A~360_combout  = (\rtl~6_combout  & (\D_cache|RAM_in[8]~8_combout )) # (!\rtl~6_combout  & ((\D_cache|RAM_A~168_q )))

	.dataa(\D_cache|RAM_in[8]~8_combout ),
	.datab(\D_cache|RAM_A~168_q ),
	.datac(gnd),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~360_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~360 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~360 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~200 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~361_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~200 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~200 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~361 (
// Equation(s):
// \D_cache|RAM_A~361_combout  = (\rtl~7_combout  & (\D_cache|RAM_in[8]~8_combout )) # (!\rtl~7_combout  & ((\D_cache|RAM_A~200_q )))

	.dataa(\D_cache|RAM_in[8]~8_combout ),
	.datab(\D_cache|RAM_A~200_q ),
	.datac(gnd),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~361_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~361 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~361 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~136 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~362_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~136 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~136 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~362 (
// Equation(s):
// \D_cache|RAM_A~362_combout  = (\rtl~8_combout  & (\D_cache|RAM_in[8]~8_combout )) # (!\rtl~8_combout  & ((\D_cache|RAM_A~136_q )))

	.dataa(\D_cache|RAM_in[8]~8_combout ),
	.datab(\D_cache|RAM_A~136_q ),
	.datac(gnd),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~362_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~362 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~362 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~363 (
// Equation(s):
// \D_cache|RAM_A~363_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~361_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~362_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~361_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~362_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~363_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~363 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~363 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~232 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~364_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~232 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~232 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~364 (
// Equation(s):
// \D_cache|RAM_A~364_combout  = (\rtl~9_combout  & (\D_cache|RAM_in[8]~8_combout )) # (!\rtl~9_combout  & ((\D_cache|RAM_A~232_q )))

	.dataa(\D_cache|RAM_in[8]~8_combout ),
	.datab(\D_cache|RAM_A~232_q ),
	.datac(gnd),
	.datad(\rtl~9_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~364_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~364 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~364 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~365 (
// Equation(s):
// \D_cache|RAM_A~365_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~363_combout  & ((\D_cache|RAM_A~364_combout ))) # (!\D_cache|RAM_A~363_combout  & (\D_cache|RAM_A~360_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~363_combout ))))

	.dataa(\D_cache|RAM_A~360_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~363_combout ),
	.datad(\D_cache|RAM_A~364_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~365_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~365 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~365 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~72 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~366_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~72 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~72 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~366 (
// Equation(s):
// \D_cache|RAM_A~366_combout  = (\rtl~2_combout  & (\D_cache|RAM_in[8]~8_combout )) # (!\rtl~2_combout  & ((\D_cache|RAM_A~72_q )))

	.dataa(\D_cache|RAM_in[8]~8_combout ),
	.datab(\D_cache|RAM_A~72_q ),
	.datac(gnd),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~366_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~366 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~366 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~40 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~367_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~40 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~40 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~367 (
// Equation(s):
// \D_cache|RAM_A~367_combout  = (\rtl~3_combout  & (\D_cache|RAM_in[8]~8_combout )) # (!\rtl~3_combout  & ((\D_cache|RAM_A~40_q )))

	.dataa(\D_cache|RAM_in[8]~8_combout ),
	.datab(\D_cache|RAM_A~40_q ),
	.datac(gnd),
	.datad(\rtl~3_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~367_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~367 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~367 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~8 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~368_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~8 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~8 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~368 (
// Equation(s):
// \D_cache|RAM_A~368_combout  = (\rtl~4_combout  & (\D_cache|RAM_in[8]~8_combout )) # (!\rtl~4_combout  & ((\D_cache|RAM_A~8_q )))

	.dataa(\D_cache|RAM_in[8]~8_combout ),
	.datab(\D_cache|RAM_A~8_q ),
	.datac(gnd),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~368_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~368 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~368 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~369 (
// Equation(s):
// \D_cache|RAM_A~369_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~367_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~368_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~367_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~368_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~369_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~369 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~369 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~104 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~370_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~104 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~104 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~370 (
// Equation(s):
// \D_cache|RAM_A~370_combout  = (\rtl~5_combout  & (\D_cache|RAM_in[8]~8_combout )) # (!\rtl~5_combout  & ((\D_cache|RAM_A~104_q )))

	.dataa(\D_cache|RAM_in[8]~8_combout ),
	.datab(\D_cache|RAM_A~104_q ),
	.datac(gnd),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~370_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~370 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~370 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~371 (
// Equation(s):
// \D_cache|RAM_A~371_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~369_combout  & ((\D_cache|RAM_A~370_combout ))) # (!\D_cache|RAM_A~369_combout  & (\D_cache|RAM_A~366_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~369_combout ))))

	.dataa(\D_cache|RAM_A~366_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~369_combout ),
	.datad(\D_cache|RAM_A~370_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~371_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~371 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~371 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~372 (
// Equation(s):
// \D_cache|RAM_A~372_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~365_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~371_combout )))

	.dataa(\D_cache|RAM_A~365_combout ),
	.datab(\D_cache|RAM_A~371_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~372_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~372 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~372 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[8] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~372_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[8] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[8]~42 (
// Equation(s):
// \D_cache|data_o[8]~42_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [8])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [8]))))

	.dataa(\D_cache|RAM_C [8]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [8]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[8]~42 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[8]~98 (
// Equation(s):
// \D_cache|data_o[8]~98_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|data_o[8]~42_combout ) # ((\bus_control_0|grant[1]~1_combout  & \memory|ready~q ))))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\D_cache|CPU_RW_reg~q ),
	.datad(\D_cache|data_o[8]~42_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[8]~98_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[8]~98 .lut_mask = 16'h0F08;
defparam \D_cache|data_o[8]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[8]~43 (
// Equation(s):
// \D_cache|data_o[8]~43_combout  = (\D_cache|data_o[8]~98_combout  & (((\memory|data[8]~58_combout ) # (!\memory|data[0]~43_combout )) # (!\D_cache|ready_in~0_combout )))

	.dataa(\D_cache|ready_in~0_combout ),
	.datab(\memory|data[8]~58_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|data_o[8]~98_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[8]~43 .lut_mask = 16'hDF00;
defparam \D_cache|data_o[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[9]~9 (
// Equation(s):
// \D_cache|RAM_in[9]~9_combout  = (\D_cache|BUS_data[9]~29_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[9]~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[9]~9 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[9] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[9] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[9] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~169 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~373_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~169 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~169 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~373 (
// Equation(s):
// \D_cache|RAM_A~373_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[9]~29_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~169_q ))

	.dataa(\D_cache|RAM_A~169_q ),
	.datab(\D_cache|BUS_data[9]~29_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~373_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~373 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~373 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~201 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~374_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~201 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~201 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~374 (
// Equation(s):
// \D_cache|RAM_A~374_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[9]~29_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~201_q ))

	.dataa(\D_cache|RAM_A~201_q ),
	.datab(\D_cache|BUS_data[9]~29_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~374_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~374 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~374 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~137 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~137 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~137 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~375 (
// Equation(s):
// \D_cache|RAM_A~375_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[9]~29_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~137_q ))

	.dataa(\D_cache|RAM_A~137_q ),
	.datab(\D_cache|BUS_data[9]~29_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~375_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~375 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~375 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~376 (
// Equation(s):
// \D_cache|RAM_A~376_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~374_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~375_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~374_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~375_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~376_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~376 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~376 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~233 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~377_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~233 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~233 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~377 (
// Equation(s):
// \D_cache|RAM_A~377_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[9]~29_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~233_q ))

	.dataa(\D_cache|RAM_A~233_q ),
	.datab(\D_cache|BUS_data[9]~29_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~377_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~377 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~377 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~378 (
// Equation(s):
// \D_cache|RAM_A~378_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~376_combout  & ((\D_cache|RAM_A~377_combout ))) # (!\D_cache|RAM_A~376_combout  & (\D_cache|RAM_A~373_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~376_combout ))))

	.dataa(\D_cache|RAM_A~373_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~376_combout ),
	.datad(\D_cache|RAM_A~377_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~378_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~378 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~378 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~73 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~379_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~73 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~73 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~379 (
// Equation(s):
// \D_cache|RAM_A~379_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[9]~29_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~73_q ))

	.dataa(\D_cache|RAM_A~73_q ),
	.datab(\D_cache|BUS_data[9]~29_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~379_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~379 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~379 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~41 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~380_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~41 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~41 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~380 (
// Equation(s):
// \D_cache|RAM_A~380_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[9]~29_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~41_q ))

	.dataa(\D_cache|RAM_A~41_q ),
	.datab(\D_cache|BUS_data[9]~29_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~380_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~380 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~380 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~9 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~381_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~9 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~9 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~381 (
// Equation(s):
// \D_cache|RAM_A~381_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[9]~29_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~9_q ))

	.dataa(\D_cache|RAM_A~9_q ),
	.datab(\D_cache|BUS_data[9]~29_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~381_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~381 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~381 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~382 (
// Equation(s):
// \D_cache|RAM_A~382_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~380_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~381_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~380_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~381_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~382_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~382 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~382 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~105 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~383_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~105 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~105 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~383 (
// Equation(s):
// \D_cache|RAM_A~383_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[9]~29_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~105_q ))

	.dataa(\D_cache|RAM_A~105_q ),
	.datab(\D_cache|BUS_data[9]~29_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~383_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~383 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~383 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~384 (
// Equation(s):
// \D_cache|RAM_A~384_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~382_combout  & ((\D_cache|RAM_A~383_combout ))) # (!\D_cache|RAM_A~382_combout  & (\D_cache|RAM_A~379_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~382_combout ))))

	.dataa(\D_cache|RAM_A~379_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~382_combout ),
	.datad(\D_cache|RAM_A~383_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~384_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~384 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~384 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~385 (
// Equation(s):
// \D_cache|RAM_A~385_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~378_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~384_combout )))

	.dataa(\D_cache|RAM_A~378_combout ),
	.datab(\D_cache|RAM_A~384_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~385_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~385 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~385 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[9] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~385_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[9] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[9]~44 (
// Equation(s):
// \D_cache|data_o[9]~44_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [9])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [9]))))

	.dataa(\D_cache|RAM_C [9]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [9]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[9]~44 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[9]~45 (
// Equation(s):
// \D_cache|data_o[9]~45_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[9]~29_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[9]~44_combout )))))

	.dataa(\D_cache|BUS_data[9]~29_combout ),
	.datab(\D_cache|data_o[9]~44_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[9]~45 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[10]~10 (
// Equation(s):
// \D_cache|RAM_in[10]~10_combout  = (\D_cache|BUS_data[10]~32_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[10]~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[10]~10 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[10] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[10] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[10] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~170 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~386_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~170 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~170 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~386 (
// Equation(s):
// \D_cache|RAM_A~386_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[10]~32_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~170_q ))

	.dataa(\D_cache|RAM_A~170_q ),
	.datab(\D_cache|BUS_data[10]~32_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~386_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~386 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~386 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~202 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~387_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~202 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~202 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~387 (
// Equation(s):
// \D_cache|RAM_A~387_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[10]~32_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~202_q ))

	.dataa(\D_cache|RAM_A~202_q ),
	.datab(\D_cache|BUS_data[10]~32_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~387_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~387 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~387 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~138 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~388_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~138 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~138 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~388 (
// Equation(s):
// \D_cache|RAM_A~388_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[10]~32_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~138_q ))

	.dataa(\D_cache|RAM_A~138_q ),
	.datab(\D_cache|BUS_data[10]~32_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~388_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~388 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~388 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~389 (
// Equation(s):
// \D_cache|RAM_A~389_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~387_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~388_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~387_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~388_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~389_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~389 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~389 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~234 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~390_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~234 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~234 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~390 (
// Equation(s):
// \D_cache|RAM_A~390_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[10]~32_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~234_q ))

	.dataa(\D_cache|RAM_A~234_q ),
	.datab(\D_cache|BUS_data[10]~32_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~390_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~390 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~390 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~391 (
// Equation(s):
// \D_cache|RAM_A~391_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~389_combout  & ((\D_cache|RAM_A~390_combout ))) # (!\D_cache|RAM_A~389_combout  & (\D_cache|RAM_A~386_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~389_combout ))))

	.dataa(\D_cache|RAM_A~386_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~389_combout ),
	.datad(\D_cache|RAM_A~390_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~391_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~391 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~391 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~74 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~392_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~74 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~74 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~392 (
// Equation(s):
// \D_cache|RAM_A~392_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[10]~32_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~74_q ))

	.dataa(\D_cache|RAM_A~74_q ),
	.datab(\D_cache|BUS_data[10]~32_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~392_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~392 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~392 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~42 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~393_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~42 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~42 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~393 (
// Equation(s):
// \D_cache|RAM_A~393_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[10]~32_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~42_q ))

	.dataa(\D_cache|RAM_A~42_q ),
	.datab(\D_cache|BUS_data[10]~32_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~393_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~393 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~393 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~10 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~394_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~10 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~10 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~394 (
// Equation(s):
// \D_cache|RAM_A~394_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[10]~32_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~10_q ))

	.dataa(\D_cache|RAM_A~10_q ),
	.datab(\D_cache|BUS_data[10]~32_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~394_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~394 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~394 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~395 (
// Equation(s):
// \D_cache|RAM_A~395_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~393_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~394_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~393_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~394_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~395_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~395 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~395 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~106 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~396_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~106 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~106 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~396 (
// Equation(s):
// \D_cache|RAM_A~396_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[10]~32_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~106_q ))

	.dataa(\D_cache|RAM_A~106_q ),
	.datab(\D_cache|BUS_data[10]~32_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~396_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~396 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~396 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~397 (
// Equation(s):
// \D_cache|RAM_A~397_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~395_combout  & ((\D_cache|RAM_A~396_combout ))) # (!\D_cache|RAM_A~395_combout  & (\D_cache|RAM_A~392_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~395_combout ))))

	.dataa(\D_cache|RAM_A~392_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~395_combout ),
	.datad(\D_cache|RAM_A~396_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~397_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~397 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~397 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~398 (
// Equation(s):
// \D_cache|RAM_A~398_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~391_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~397_combout )))

	.dataa(\D_cache|RAM_A~391_combout ),
	.datab(\D_cache|RAM_A~397_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~398_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~398 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~398 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[10] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~398_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[10] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[10]~46 (
// Equation(s):
// \D_cache|data_o[10]~46_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [10])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [10]))))

	.dataa(\D_cache|RAM_C [10]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [10]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[10]~46_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[10]~46 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[10]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[10]~47 (
// Equation(s):
// \D_cache|data_o[10]~47_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[10]~32_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[10]~46_combout )))))

	.dataa(\D_cache|BUS_data[10]~32_combout ),
	.datab(\D_cache|data_o[10]~46_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[10]~47_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[10]~47 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[10]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[11]~11 (
// Equation(s):
// \D_cache|RAM_in[11]~11_combout  = (\D_cache|BUS_data[11]~35_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[11]~35_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[11]~11 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[11] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[11] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[11] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~171 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~399_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~171 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~171 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~399 (
// Equation(s):
// \D_cache|RAM_A~399_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[11]~35_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~171_q ))

	.dataa(\D_cache|RAM_A~171_q ),
	.datab(\D_cache|BUS_data[11]~35_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~399_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~399 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~399 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~203 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~400_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~203 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~203 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~400 (
// Equation(s):
// \D_cache|RAM_A~400_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[11]~35_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~203_q ))

	.dataa(\D_cache|RAM_A~203_q ),
	.datab(\D_cache|BUS_data[11]~35_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~400_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~400 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~400 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~139 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~401_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~139 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~139 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~401 (
// Equation(s):
// \D_cache|RAM_A~401_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[11]~35_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~139_q ))

	.dataa(\D_cache|RAM_A~139_q ),
	.datab(\D_cache|BUS_data[11]~35_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~401_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~401 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~401 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~402 (
// Equation(s):
// \D_cache|RAM_A~402_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~400_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~401_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~400_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~401_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~402_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~402 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~402 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~235 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~403_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~235 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~235 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~403 (
// Equation(s):
// \D_cache|RAM_A~403_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[11]~35_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~235_q ))

	.dataa(\D_cache|RAM_A~235_q ),
	.datab(\D_cache|BUS_data[11]~35_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~403_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~403 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~403 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~404 (
// Equation(s):
// \D_cache|RAM_A~404_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~402_combout  & ((\D_cache|RAM_A~403_combout ))) # (!\D_cache|RAM_A~402_combout  & (\D_cache|RAM_A~399_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~402_combout ))))

	.dataa(\D_cache|RAM_A~399_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~402_combout ),
	.datad(\D_cache|RAM_A~403_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~404_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~404 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~404 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~75 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~405_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~75 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~75 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~405 (
// Equation(s):
// \D_cache|RAM_A~405_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[11]~35_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~75_q ))

	.dataa(\D_cache|RAM_A~75_q ),
	.datab(\D_cache|BUS_data[11]~35_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~405_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~405 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~405 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~43 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~406_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~43 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~43 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~406 (
// Equation(s):
// \D_cache|RAM_A~406_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[11]~35_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~43_q ))

	.dataa(\D_cache|RAM_A~43_q ),
	.datab(\D_cache|BUS_data[11]~35_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~406_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~406 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~406 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~11 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~407_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~11 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~11 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~407 (
// Equation(s):
// \D_cache|RAM_A~407_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[11]~35_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~11_q ))

	.dataa(\D_cache|RAM_A~11_q ),
	.datab(\D_cache|BUS_data[11]~35_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~407_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~407 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~407 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~408 (
// Equation(s):
// \D_cache|RAM_A~408_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~406_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~407_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~406_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~407_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~408_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~408 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~408 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~107 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~409_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~107 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~107 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~409 (
// Equation(s):
// \D_cache|RAM_A~409_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[11]~35_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~107_q ))

	.dataa(\D_cache|RAM_A~107_q ),
	.datab(\D_cache|BUS_data[11]~35_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~409_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~409 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~409 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~410 (
// Equation(s):
// \D_cache|RAM_A~410_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~408_combout  & ((\D_cache|RAM_A~409_combout ))) # (!\D_cache|RAM_A~408_combout  & (\D_cache|RAM_A~405_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~408_combout ))))

	.dataa(\D_cache|RAM_A~405_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~408_combout ),
	.datad(\D_cache|RAM_A~409_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~410_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~410 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~410 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~411 (
// Equation(s):
// \D_cache|RAM_A~411_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~404_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~410_combout )))

	.dataa(\D_cache|RAM_A~404_combout ),
	.datab(\D_cache|RAM_A~410_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~411_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~411 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~411 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[11] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~411_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[11] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[11]~48 (
// Equation(s):
// \D_cache|data_o[11]~48_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [11])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [11]))))

	.dataa(\D_cache|RAM_C [11]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [11]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[11]~48_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[11]~48 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[11]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[11]~49 (
// Equation(s):
// \D_cache|data_o[11]~49_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[11]~35_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[11]~48_combout )))))

	.dataa(\D_cache|BUS_data[11]~35_combout ),
	.datab(\D_cache|data_o[11]~48_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[11]~49_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[11]~49 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[11]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[12]~12 (
// Equation(s):
// \D_cache|RAM_in[12]~12_combout  = (\D_cache|CPU_RW_reg~q  & (\D_cache|data_reg [5])) # (!\D_cache|CPU_RW_reg~q  & (((\memory|data[12]~61_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\D_cache|data_reg [5]),
	.datab(\memory|data[12]~61_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[12]~12 .lut_mask = 16'hAACF;
defparam \D_cache|RAM_in[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[12] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[12] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[12] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~172 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~412_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~172 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~172 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~412 (
// Equation(s):
// \D_cache|RAM_A~412_combout  = (\rtl~6_combout  & (\D_cache|RAM_in[12]~12_combout )) # (!\rtl~6_combout  & ((\D_cache|RAM_A~172_q )))

	.dataa(\D_cache|RAM_in[12]~12_combout ),
	.datab(\D_cache|RAM_A~172_q ),
	.datac(gnd),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~412_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~412 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~412 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~204 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~413_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~204 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~204 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~413 (
// Equation(s):
// \D_cache|RAM_A~413_combout  = (\rtl~7_combout  & (\D_cache|RAM_in[12]~12_combout )) # (!\rtl~7_combout  & ((\D_cache|RAM_A~204_q )))

	.dataa(\D_cache|RAM_in[12]~12_combout ),
	.datab(\D_cache|RAM_A~204_q ),
	.datac(gnd),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~413_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~413 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~413 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~140 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~414_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~140 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~140 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~414 (
// Equation(s):
// \D_cache|RAM_A~414_combout  = (\rtl~8_combout  & (\D_cache|RAM_in[12]~12_combout )) # (!\rtl~8_combout  & ((\D_cache|RAM_A~140_q )))

	.dataa(\D_cache|RAM_in[12]~12_combout ),
	.datab(\D_cache|RAM_A~140_q ),
	.datac(gnd),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~414_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~414 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~414 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~415 (
// Equation(s):
// \D_cache|RAM_A~415_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~413_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~414_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~413_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~414_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~415_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~415 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~415 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~236 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~416_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~236 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~236 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~416 (
// Equation(s):
// \D_cache|RAM_A~416_combout  = (\rtl~9_combout  & (\D_cache|RAM_in[12]~12_combout )) # (!\rtl~9_combout  & ((\D_cache|RAM_A~236_q )))

	.dataa(\D_cache|RAM_in[12]~12_combout ),
	.datab(\D_cache|RAM_A~236_q ),
	.datac(gnd),
	.datad(\rtl~9_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~416_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~416 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~416 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~417 (
// Equation(s):
// \D_cache|RAM_A~417_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~415_combout  & ((\D_cache|RAM_A~416_combout ))) # (!\D_cache|RAM_A~415_combout  & (\D_cache|RAM_A~412_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~415_combout ))))

	.dataa(\D_cache|RAM_A~412_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~415_combout ),
	.datad(\D_cache|RAM_A~416_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~417_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~417 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~417 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~76 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~418_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~76 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~76 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~418 (
// Equation(s):
// \D_cache|RAM_A~418_combout  = (\rtl~2_combout  & (\D_cache|RAM_in[12]~12_combout )) # (!\rtl~2_combout  & ((\D_cache|RAM_A~76_q )))

	.dataa(\D_cache|RAM_in[12]~12_combout ),
	.datab(\D_cache|RAM_A~76_q ),
	.datac(gnd),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~418_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~418 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~418 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~44 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~419_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~44 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~44 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~419 (
// Equation(s):
// \D_cache|RAM_A~419_combout  = (\rtl~3_combout  & (\D_cache|RAM_in[12]~12_combout )) # (!\rtl~3_combout  & ((\D_cache|RAM_A~44_q )))

	.dataa(\D_cache|RAM_in[12]~12_combout ),
	.datab(\D_cache|RAM_A~44_q ),
	.datac(gnd),
	.datad(\rtl~3_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~419_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~419 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~419 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~12 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~420_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~12 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~12 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~420 (
// Equation(s):
// \D_cache|RAM_A~420_combout  = (\rtl~4_combout  & (\D_cache|RAM_in[12]~12_combout )) # (!\rtl~4_combout  & ((\D_cache|RAM_A~12_q )))

	.dataa(\D_cache|RAM_in[12]~12_combout ),
	.datab(\D_cache|RAM_A~12_q ),
	.datac(gnd),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~420_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~420 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~420 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~421 (
// Equation(s):
// \D_cache|RAM_A~421_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~419_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~420_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~419_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~420_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~421_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~421 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~421 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~108 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~422_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~108 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~108 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~422 (
// Equation(s):
// \D_cache|RAM_A~422_combout  = (\rtl~5_combout  & (\D_cache|RAM_in[12]~12_combout )) # (!\rtl~5_combout  & ((\D_cache|RAM_A~108_q )))

	.dataa(\D_cache|RAM_in[12]~12_combout ),
	.datab(\D_cache|RAM_A~108_q ),
	.datac(gnd),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~422_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~422 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~422 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~423 (
// Equation(s):
// \D_cache|RAM_A~423_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~421_combout  & ((\D_cache|RAM_A~422_combout ))) # (!\D_cache|RAM_A~421_combout  & (\D_cache|RAM_A~418_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~421_combout ))))

	.dataa(\D_cache|RAM_A~418_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~421_combout ),
	.datad(\D_cache|RAM_A~422_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~423_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~423 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~423 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~424 (
// Equation(s):
// \D_cache|RAM_A~424_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~417_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~423_combout )))

	.dataa(\D_cache|RAM_A~417_combout ),
	.datab(\D_cache|RAM_A~423_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~424_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~424 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~424 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[12] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~424_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[12] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[12]~50 (
// Equation(s):
// \D_cache|data_o[12]~50_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [12])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [12]))))

	.dataa(\D_cache|RAM_C [12]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [12]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[12]~50_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[12]~50 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[12]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[12]~99 (
// Equation(s):
// \D_cache|data_o[12]~99_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|data_o[12]~50_combout ) # ((\bus_control_0|grant[1]~1_combout  & \memory|ready~q ))))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\D_cache|CPU_RW_reg~q ),
	.datad(\D_cache|data_o[12]~50_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[12]~99_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[12]~99 .lut_mask = 16'h0F08;
defparam \D_cache|data_o[12]~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[12]~51 (
// Equation(s):
// \D_cache|data_o[12]~51_combout  = (\D_cache|data_o[12]~99_combout  & (((\memory|data[12]~61_combout ) # (!\memory|data[0]~43_combout )) # (!\D_cache|ready_in~0_combout )))

	.dataa(\D_cache|ready_in~0_combout ),
	.datab(\memory|data[12]~61_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|data_o[12]~99_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[12]~51_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[12]~51 .lut_mask = 16'hDF00;
defparam \D_cache|data_o[12]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[13]~13 (
// Equation(s):
// \D_cache|RAM_in[13]~13_combout  = (\D_cache|BUS_data[13]~38_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[13]~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[13]~13 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[13] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[13] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[13] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~173 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~425_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~173 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~173 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~425 (
// Equation(s):
// \D_cache|RAM_A~425_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[13]~38_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~173_q ))

	.dataa(\D_cache|RAM_A~173_q ),
	.datab(\D_cache|BUS_data[13]~38_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~425_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~425 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~425 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~205 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~426_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~205 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~205 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~426 (
// Equation(s):
// \D_cache|RAM_A~426_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[13]~38_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~205_q ))

	.dataa(\D_cache|RAM_A~205_q ),
	.datab(\D_cache|BUS_data[13]~38_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~426_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~426 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~426 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~141 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~427_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~141 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~141 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~427 (
// Equation(s):
// \D_cache|RAM_A~427_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[13]~38_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~141_q ))

	.dataa(\D_cache|RAM_A~141_q ),
	.datab(\D_cache|BUS_data[13]~38_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~427_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~427 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~427 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~428 (
// Equation(s):
// \D_cache|RAM_A~428_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~426_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~427_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~426_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~427_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~428_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~428 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~428 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~237 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~429_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~237 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~237 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~429 (
// Equation(s):
// \D_cache|RAM_A~429_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[13]~38_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~237_q ))

	.dataa(\D_cache|RAM_A~237_q ),
	.datab(\D_cache|BUS_data[13]~38_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~429_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~429 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~429 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~430 (
// Equation(s):
// \D_cache|RAM_A~430_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~428_combout  & ((\D_cache|RAM_A~429_combout ))) # (!\D_cache|RAM_A~428_combout  & (\D_cache|RAM_A~425_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~428_combout ))))

	.dataa(\D_cache|RAM_A~425_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~428_combout ),
	.datad(\D_cache|RAM_A~429_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~430_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~430 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~430 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~77 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~431_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~77 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~77 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~431 (
// Equation(s):
// \D_cache|RAM_A~431_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[13]~38_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~77_q ))

	.dataa(\D_cache|RAM_A~77_q ),
	.datab(\D_cache|BUS_data[13]~38_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~431_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~431 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~431 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~45 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~432_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~45 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~45 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~432 (
// Equation(s):
// \D_cache|RAM_A~432_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[13]~38_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~45_q ))

	.dataa(\D_cache|RAM_A~45_q ),
	.datab(\D_cache|BUS_data[13]~38_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~432_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~432 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~432 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~13 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~433_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~13 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~13 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~433 (
// Equation(s):
// \D_cache|RAM_A~433_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[13]~38_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~13_q ))

	.dataa(\D_cache|RAM_A~13_q ),
	.datab(\D_cache|BUS_data[13]~38_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~433_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~433 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~433 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~434 (
// Equation(s):
// \D_cache|RAM_A~434_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~432_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~433_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~432_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~433_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~434_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~434 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~434 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~109 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~435_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~109 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~109 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~435 (
// Equation(s):
// \D_cache|RAM_A~435_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[13]~38_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~109_q ))

	.dataa(\D_cache|RAM_A~109_q ),
	.datab(\D_cache|BUS_data[13]~38_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~435_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~435 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~435 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~436 (
// Equation(s):
// \D_cache|RAM_A~436_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~434_combout  & ((\D_cache|RAM_A~435_combout ))) # (!\D_cache|RAM_A~434_combout  & (\D_cache|RAM_A~431_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~434_combout ))))

	.dataa(\D_cache|RAM_A~431_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~434_combout ),
	.datad(\D_cache|RAM_A~435_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~436_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~436 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~436 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~437 (
// Equation(s):
// \D_cache|RAM_A~437_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~430_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~436_combout )))

	.dataa(\D_cache|RAM_A~430_combout ),
	.datab(\D_cache|RAM_A~436_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~437_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~437 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~437 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[13] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~437_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[13] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[13]~52 (
// Equation(s):
// \D_cache|data_o[13]~52_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [13])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [13]))))

	.dataa(\D_cache|RAM_C [13]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [13]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[13]~52_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[13]~52 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[13]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[13]~53 (
// Equation(s):
// \D_cache|data_o[13]~53_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[13]~38_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[13]~52_combout )))))

	.dataa(\D_cache|BUS_data[13]~38_combout ),
	.datab(\D_cache|data_o[13]~52_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[13]~53_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[13]~53 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[13]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[14]~14 (
// Equation(s):
// \D_cache|RAM_in[14]~14_combout  = (\D_cache|BUS_data[14]~41_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[14]~41_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[14]~14 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[14] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[14] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[14] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~174 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~438_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~174 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~174 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~438 (
// Equation(s):
// \D_cache|RAM_A~438_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[14]~41_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~174_q ))

	.dataa(\D_cache|RAM_A~174_q ),
	.datab(\D_cache|BUS_data[14]~41_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~438_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~438 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~438 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~206 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~439_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~206 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~206 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~439 (
// Equation(s):
// \D_cache|RAM_A~439_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[14]~41_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~206_q ))

	.dataa(\D_cache|RAM_A~206_q ),
	.datab(\D_cache|BUS_data[14]~41_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~439_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~439 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~439 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~142 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~440_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~142 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~142 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~440 (
// Equation(s):
// \D_cache|RAM_A~440_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[14]~41_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~142_q ))

	.dataa(\D_cache|RAM_A~142_q ),
	.datab(\D_cache|BUS_data[14]~41_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~440_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~440 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~440 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~441 (
// Equation(s):
// \D_cache|RAM_A~441_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~439_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~440_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~439_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~440_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~441_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~441 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~441 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~238 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~442_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~238 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~238 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~442 (
// Equation(s):
// \D_cache|RAM_A~442_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[14]~41_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~238_q ))

	.dataa(\D_cache|RAM_A~238_q ),
	.datab(\D_cache|BUS_data[14]~41_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~442_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~442 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~442 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~443 (
// Equation(s):
// \D_cache|RAM_A~443_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~441_combout  & ((\D_cache|RAM_A~442_combout ))) # (!\D_cache|RAM_A~441_combout  & (\D_cache|RAM_A~438_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~441_combout ))))

	.dataa(\D_cache|RAM_A~438_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~441_combout ),
	.datad(\D_cache|RAM_A~442_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~443_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~443 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~443 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~78 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~444_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~78 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~78 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~444 (
// Equation(s):
// \D_cache|RAM_A~444_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[14]~41_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~78_q ))

	.dataa(\D_cache|RAM_A~78_q ),
	.datab(\D_cache|BUS_data[14]~41_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~444_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~444 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~444 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~46 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~445_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~46 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~46 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~445 (
// Equation(s):
// \D_cache|RAM_A~445_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[14]~41_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~46_q ))

	.dataa(\D_cache|RAM_A~46_q ),
	.datab(\D_cache|BUS_data[14]~41_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~445_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~445 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~445 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~14 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~446_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~14 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~14 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~446 (
// Equation(s):
// \D_cache|RAM_A~446_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[14]~41_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~14_q ))

	.dataa(\D_cache|RAM_A~14_q ),
	.datab(\D_cache|BUS_data[14]~41_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~446_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~446 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~446 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~447 (
// Equation(s):
// \D_cache|RAM_A~447_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~445_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~446_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~445_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~446_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~447_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~447 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~447 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~110 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~448_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~110 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~110 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~448 (
// Equation(s):
// \D_cache|RAM_A~448_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[14]~41_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~110_q ))

	.dataa(\D_cache|RAM_A~110_q ),
	.datab(\D_cache|BUS_data[14]~41_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~448_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~448 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~448 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~449 (
// Equation(s):
// \D_cache|RAM_A~449_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~447_combout  & ((\D_cache|RAM_A~448_combout ))) # (!\D_cache|RAM_A~447_combout  & (\D_cache|RAM_A~444_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~447_combout ))))

	.dataa(\D_cache|RAM_A~444_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~447_combout ),
	.datad(\D_cache|RAM_A~448_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~449_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~449 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~449 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~450 (
// Equation(s):
// \D_cache|RAM_A~450_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~443_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~449_combout )))

	.dataa(\D_cache|RAM_A~443_combout ),
	.datab(\D_cache|RAM_A~449_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~450_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~450 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~450 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[14] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~450_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[14] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[14]~54 (
// Equation(s):
// \D_cache|data_o[14]~54_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [14])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [14]))))

	.dataa(\D_cache|RAM_C [14]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [14]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[14]~54_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[14]~54 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[14]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[14]~55 (
// Equation(s):
// \D_cache|data_o[14]~55_combout  = (\D_cache|data_to_bus[0]~0_combout ) # ((\D_cache|data_to_bus[0]~1_combout ) # ((!\D_cache|BUS_data[14]~40_combout  & \memory|data~40_combout )))

	.dataa(\D_cache|BUS_data[14]~40_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[14]~55_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[14]~55 .lut_mask = 16'hFFF4;
defparam \D_cache|data_o[14]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[14]~56 (
// Equation(s):
// \D_cache|data_o[14]~56_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & ((!\D_cache|data_o[14]~55_combout ))) # (!\D_cache|ready_in~0_combout  & (\D_cache|data_o[14]~54_combout ))))

	.dataa(\D_cache|CPU_RW_reg~q ),
	.datab(\D_cache|ready_in~0_combout ),
	.datac(\D_cache|data_o[14]~54_combout ),
	.datad(\D_cache|data_o[14]~55_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[14]~56_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[14]~56 .lut_mask = 16'h1054;
defparam \D_cache|data_o[14]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[15]~15 (
// Equation(s):
// \D_cache|RAM_in[15]~15_combout  = (\D_cache|BUS_data[15]~74_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[15]~74_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[15]~15 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[15] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[15] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[15] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~175 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~451_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~175 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~175 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~451 (
// Equation(s):
// \D_cache|RAM_A~451_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[15]~74_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~175_q ))

	.dataa(\D_cache|RAM_A~175_q ),
	.datab(\D_cache|BUS_data[15]~74_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~451_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~451 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~451 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~207 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~452_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~207 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~207 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~452 (
// Equation(s):
// \D_cache|RAM_A~452_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[15]~74_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~207_q ))

	.dataa(\D_cache|RAM_A~207_q ),
	.datab(\D_cache|BUS_data[15]~74_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~452_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~452 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~452 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~143 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~453_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~143 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~143 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~453 (
// Equation(s):
// \D_cache|RAM_A~453_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[15]~74_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~143_q ))

	.dataa(\D_cache|RAM_A~143_q ),
	.datab(\D_cache|BUS_data[15]~74_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~453_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~453 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~453 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~454 (
// Equation(s):
// \D_cache|RAM_A~454_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~452_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~453_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~452_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~453_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~454_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~454 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~454 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~239 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~455_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~239 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~239 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~455 (
// Equation(s):
// \D_cache|RAM_A~455_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[15]~74_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~239_q ))

	.dataa(\D_cache|RAM_A~239_q ),
	.datab(\D_cache|BUS_data[15]~74_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~455_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~455 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~455 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~456 (
// Equation(s):
// \D_cache|RAM_A~456_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~454_combout  & ((\D_cache|RAM_A~455_combout ))) # (!\D_cache|RAM_A~454_combout  & (\D_cache|RAM_A~451_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~454_combout ))))

	.dataa(\D_cache|RAM_A~451_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~454_combout ),
	.datad(\D_cache|RAM_A~455_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~456_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~456 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~456 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~79 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~457_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~79 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~79 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~457 (
// Equation(s):
// \D_cache|RAM_A~457_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[15]~74_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~79_q ))

	.dataa(\D_cache|RAM_A~79_q ),
	.datab(\D_cache|BUS_data[15]~74_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~457_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~457 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~457 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~47 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~458_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~47 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~47 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~458 (
// Equation(s):
// \D_cache|RAM_A~458_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[15]~74_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~47_q ))

	.dataa(\D_cache|RAM_A~47_q ),
	.datab(\D_cache|BUS_data[15]~74_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~458_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~458 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~458 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~15 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~459_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~15 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~15 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~459 (
// Equation(s):
// \D_cache|RAM_A~459_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[15]~74_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~15_q ))

	.dataa(\D_cache|RAM_A~15_q ),
	.datab(\D_cache|BUS_data[15]~74_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~459_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~459 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~459 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~460 (
// Equation(s):
// \D_cache|RAM_A~460_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~458_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~459_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~458_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~459_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~460_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~460 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~460 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~111 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~461_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~111 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~111 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~461 (
// Equation(s):
// \D_cache|RAM_A~461_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[15]~74_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~111_q ))

	.dataa(\D_cache|RAM_A~111_q ),
	.datab(\D_cache|BUS_data[15]~74_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~461_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~461 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~461 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~462 (
// Equation(s):
// \D_cache|RAM_A~462_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~460_combout  & ((\D_cache|RAM_A~461_combout ))) # (!\D_cache|RAM_A~460_combout  & (\D_cache|RAM_A~457_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~460_combout ))))

	.dataa(\D_cache|RAM_A~457_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~460_combout ),
	.datad(\D_cache|RAM_A~461_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~462_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~462 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~462 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~463 (
// Equation(s):
// \D_cache|RAM_A~463_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~456_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~462_combout )))

	.dataa(\D_cache|RAM_A~456_combout ),
	.datab(\D_cache|RAM_A~462_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~463_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~463 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~463 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[15] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~463_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[15] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[15]~57 (
// Equation(s):
// \D_cache|data_o[15]~57_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [15])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [15]))))

	.dataa(\D_cache|RAM_C [15]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [15]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[15]~57_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[15]~57 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[15]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[15]~58 (
// Equation(s):
// \D_cache|data_o[15]~58_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[15]~74_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[15]~57_combout )))))

	.dataa(\D_cache|BUS_data[15]~74_combout ),
	.datab(\D_cache|data_o[15]~57_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[15]~58_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[15]~58 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[15]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[16]~16 (
// Equation(s):
// \D_cache|RAM_in[16]~16_combout  = (\D_cache|BUS_data[16]~46_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[16]~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[16]~16 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[16] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [16]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[16] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[16] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~176 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~464_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~176 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~176 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~464 (
// Equation(s):
// \D_cache|RAM_A~464_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[16]~46_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~176_q ))

	.dataa(\D_cache|RAM_A~176_q ),
	.datab(\D_cache|BUS_data[16]~46_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~464_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~464 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~464 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~208 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~465_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~208 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~208 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~465 (
// Equation(s):
// \D_cache|RAM_A~465_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[16]~46_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~208_q ))

	.dataa(\D_cache|RAM_A~208_q ),
	.datab(\D_cache|BUS_data[16]~46_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~465_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~465 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~465 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~144 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~466_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~144 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~144 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~466 (
// Equation(s):
// \D_cache|RAM_A~466_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[16]~46_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~144_q ))

	.dataa(\D_cache|RAM_A~144_q ),
	.datab(\D_cache|BUS_data[16]~46_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~466_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~466 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~466 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~467 (
// Equation(s):
// \D_cache|RAM_A~467_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~465_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~466_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~465_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~466_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~467_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~467 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~467 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~240 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~468_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~240 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~240 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~468 (
// Equation(s):
// \D_cache|RAM_A~468_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[16]~46_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~240_q ))

	.dataa(\D_cache|RAM_A~240_q ),
	.datab(\D_cache|BUS_data[16]~46_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~468_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~468 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~468 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~469 (
// Equation(s):
// \D_cache|RAM_A~469_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~467_combout  & ((\D_cache|RAM_A~468_combout ))) # (!\D_cache|RAM_A~467_combout  & (\D_cache|RAM_A~464_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~467_combout ))))

	.dataa(\D_cache|RAM_A~464_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~467_combout ),
	.datad(\D_cache|RAM_A~468_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~469_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~469 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~469 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~80 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~470_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~80 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~80 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~470 (
// Equation(s):
// \D_cache|RAM_A~470_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[16]~46_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~80_q ))

	.dataa(\D_cache|RAM_A~80_q ),
	.datab(\D_cache|BUS_data[16]~46_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~470_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~470 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~470 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~48 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~471_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~48 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~48 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~471 (
// Equation(s):
// \D_cache|RAM_A~471_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[16]~46_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~48_q ))

	.dataa(\D_cache|RAM_A~48_q ),
	.datab(\D_cache|BUS_data[16]~46_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~471_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~471 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~471 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~16 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~472_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~16 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~16 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~472 (
// Equation(s):
// \D_cache|RAM_A~472_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[16]~46_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~16_q ))

	.dataa(\D_cache|RAM_A~16_q ),
	.datab(\D_cache|BUS_data[16]~46_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~472_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~472 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~472 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~473 (
// Equation(s):
// \D_cache|RAM_A~473_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~471_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~472_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~471_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~472_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~473_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~473 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~473 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~112 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~474_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~112 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~112 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~474 (
// Equation(s):
// \D_cache|RAM_A~474_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[16]~46_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~112_q ))

	.dataa(\D_cache|RAM_A~112_q ),
	.datab(\D_cache|BUS_data[16]~46_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~474_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~474 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~474 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~475 (
// Equation(s):
// \D_cache|RAM_A~475_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~473_combout  & ((\D_cache|RAM_A~474_combout ))) # (!\D_cache|RAM_A~473_combout  & (\D_cache|RAM_A~470_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~473_combout ))))

	.dataa(\D_cache|RAM_A~470_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~473_combout ),
	.datad(\D_cache|RAM_A~474_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~475_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~475 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~475 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~476 (
// Equation(s):
// \D_cache|RAM_A~476_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~469_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~475_combout )))

	.dataa(\D_cache|RAM_A~469_combout ),
	.datab(\D_cache|RAM_A~475_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~476_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~476 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~476 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[16] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~476_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[16] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[16]~59 (
// Equation(s):
// \D_cache|data_o[16]~59_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [16])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [16]))))

	.dataa(\D_cache|RAM_C [16]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [16]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[16]~59_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[16]~59 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[16]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[16]~60 (
// Equation(s):
// \D_cache|data_o[16]~60_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[16]~46_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[16]~59_combout )))))

	.dataa(\D_cache|BUS_data[16]~46_combout ),
	.datab(\D_cache|data_o[16]~59_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[16]~60_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[16]~60 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[16]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[17]~17 (
// Equation(s):
// \D_cache|RAM_in[17]~17_combout  = (\D_cache|CPU_RW_reg~q  & (\D_cache|data_reg [5])) # (!\D_cache|CPU_RW_reg~q  & (((\memory|data[17]~64_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\D_cache|data_reg [5]),
	.datab(\memory|data[17]~64_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[17]~17 .lut_mask = 16'hAACF;
defparam \D_cache|RAM_in[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[17] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [17]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[17] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[17] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~177 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~477_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~177 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~177 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~477 (
// Equation(s):
// \D_cache|RAM_A~477_combout  = (\rtl~6_combout  & (\D_cache|RAM_in[17]~17_combout )) # (!\rtl~6_combout  & ((\D_cache|RAM_A~177_q )))

	.dataa(\D_cache|RAM_in[17]~17_combout ),
	.datab(\D_cache|RAM_A~177_q ),
	.datac(gnd),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~477_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~477 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~477 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~209 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~478_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~209 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~209 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~478 (
// Equation(s):
// \D_cache|RAM_A~478_combout  = (\rtl~7_combout  & (\D_cache|RAM_in[17]~17_combout )) # (!\rtl~7_combout  & ((\D_cache|RAM_A~209_q )))

	.dataa(\D_cache|RAM_in[17]~17_combout ),
	.datab(\D_cache|RAM_A~209_q ),
	.datac(gnd),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~478_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~478 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~478 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~145 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~479_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~145 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~145 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~479 (
// Equation(s):
// \D_cache|RAM_A~479_combout  = (\rtl~8_combout  & (\D_cache|RAM_in[17]~17_combout )) # (!\rtl~8_combout  & ((\D_cache|RAM_A~145_q )))

	.dataa(\D_cache|RAM_in[17]~17_combout ),
	.datab(\D_cache|RAM_A~145_q ),
	.datac(gnd),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~479_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~479 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~479 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~480 (
// Equation(s):
// \D_cache|RAM_A~480_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~478_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~479_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~478_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~479_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~480_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~480 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~480 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~241 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~481_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~241 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~241 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~481 (
// Equation(s):
// \D_cache|RAM_A~481_combout  = (\rtl~9_combout  & (\D_cache|RAM_in[17]~17_combout )) # (!\rtl~9_combout  & ((\D_cache|RAM_A~241_q )))

	.dataa(\D_cache|RAM_in[17]~17_combout ),
	.datab(\D_cache|RAM_A~241_q ),
	.datac(gnd),
	.datad(\rtl~9_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~481_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~481 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~481 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~482 (
// Equation(s):
// \D_cache|RAM_A~482_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~480_combout  & ((\D_cache|RAM_A~481_combout ))) # (!\D_cache|RAM_A~480_combout  & (\D_cache|RAM_A~477_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~480_combout ))))

	.dataa(\D_cache|RAM_A~477_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~480_combout ),
	.datad(\D_cache|RAM_A~481_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~482_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~482 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~482 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~81 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~483_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~81 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~81 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~483 (
// Equation(s):
// \D_cache|RAM_A~483_combout  = (\rtl~2_combout  & (\D_cache|RAM_in[17]~17_combout )) # (!\rtl~2_combout  & ((\D_cache|RAM_A~81_q )))

	.dataa(\D_cache|RAM_in[17]~17_combout ),
	.datab(\D_cache|RAM_A~81_q ),
	.datac(gnd),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~483_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~483 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~483 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~49 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~484_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~49 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~49 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~484 (
// Equation(s):
// \D_cache|RAM_A~484_combout  = (\rtl~3_combout  & (\D_cache|RAM_in[17]~17_combout )) # (!\rtl~3_combout  & ((\D_cache|RAM_A~49_q )))

	.dataa(\D_cache|RAM_in[17]~17_combout ),
	.datab(\D_cache|RAM_A~49_q ),
	.datac(gnd),
	.datad(\rtl~3_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~484_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~484 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~484 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~17 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~485_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~17 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~17 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~485 (
// Equation(s):
// \D_cache|RAM_A~485_combout  = (\rtl~4_combout  & (\D_cache|RAM_in[17]~17_combout )) # (!\rtl~4_combout  & ((\D_cache|RAM_A~17_q )))

	.dataa(\D_cache|RAM_in[17]~17_combout ),
	.datab(\D_cache|RAM_A~17_q ),
	.datac(gnd),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~485_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~485 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~485 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~486 (
// Equation(s):
// \D_cache|RAM_A~486_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~484_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~485_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~484_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~485_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~486_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~486 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~486 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~113 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~487_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~113 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~113 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~487 (
// Equation(s):
// \D_cache|RAM_A~487_combout  = (\rtl~5_combout  & (\D_cache|RAM_in[17]~17_combout )) # (!\rtl~5_combout  & ((\D_cache|RAM_A~113_q )))

	.dataa(\D_cache|RAM_in[17]~17_combout ),
	.datab(\D_cache|RAM_A~113_q ),
	.datac(gnd),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~487_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~487 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~487 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~488 (
// Equation(s):
// \D_cache|RAM_A~488_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~486_combout  & ((\D_cache|RAM_A~487_combout ))) # (!\D_cache|RAM_A~486_combout  & (\D_cache|RAM_A~483_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~486_combout ))))

	.dataa(\D_cache|RAM_A~483_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~486_combout ),
	.datad(\D_cache|RAM_A~487_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~488_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~488 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~488 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~489 (
// Equation(s):
// \D_cache|RAM_A~489_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~482_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~488_combout )))

	.dataa(\D_cache|RAM_A~482_combout ),
	.datab(\D_cache|RAM_A~488_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~489_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~489 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~489 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[17] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~489_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[17] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[17]~61 (
// Equation(s):
// \D_cache|data_o[17]~61_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [17])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [17]))))

	.dataa(\D_cache|RAM_C [17]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [17]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[17]~61_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[17]~61 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[17]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[17]~100 (
// Equation(s):
// \D_cache|data_o[17]~100_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|data_o[17]~61_combout ) # ((\bus_control_0|grant[1]~1_combout  & \memory|ready~q ))))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\D_cache|CPU_RW_reg~q ),
	.datad(\D_cache|data_o[17]~61_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[17]~100_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[17]~100 .lut_mask = 16'h0F08;
defparam \D_cache|data_o[17]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[17]~62 (
// Equation(s):
// \D_cache|data_o[17]~62_combout  = (\D_cache|data_o[17]~100_combout  & (((\memory|data[17]~64_combout ) # (!\memory|data[0]~43_combout )) # (!\D_cache|ready_in~0_combout )))

	.dataa(\D_cache|ready_in~0_combout ),
	.datab(\memory|data[17]~64_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|data_o[17]~100_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[17]~62_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[17]~62 .lut_mask = 16'hDF00;
defparam \D_cache|data_o[17]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[18]~18 (
// Equation(s):
// \D_cache|RAM_in[18]~18_combout  = (\D_cache|BUS_data[18]~49_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[18]~49_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[18]~18 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[18] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [18]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[18] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[18] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~178 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~490_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~178 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~178 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~490 (
// Equation(s):
// \D_cache|RAM_A~490_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[18]~49_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~178_q ))

	.dataa(\D_cache|RAM_A~178_q ),
	.datab(\D_cache|BUS_data[18]~49_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~490_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~490 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~490 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~210 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~491_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~210 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~210 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~491 (
// Equation(s):
// \D_cache|RAM_A~491_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[18]~49_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~210_q ))

	.dataa(\D_cache|RAM_A~210_q ),
	.datab(\D_cache|BUS_data[18]~49_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~491_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~491 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~491 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~146 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~492_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~146 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~146 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~492 (
// Equation(s):
// \D_cache|RAM_A~492_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[18]~49_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~146_q ))

	.dataa(\D_cache|RAM_A~146_q ),
	.datab(\D_cache|BUS_data[18]~49_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~492_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~492 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~492 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~493 (
// Equation(s):
// \D_cache|RAM_A~493_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~491_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~492_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~491_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~492_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~493_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~493 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~493 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~242 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~494_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~242 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~242 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~494 (
// Equation(s):
// \D_cache|RAM_A~494_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[18]~49_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~242_q ))

	.dataa(\D_cache|RAM_A~242_q ),
	.datab(\D_cache|BUS_data[18]~49_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~494_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~494 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~494 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~495 (
// Equation(s):
// \D_cache|RAM_A~495_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~493_combout  & ((\D_cache|RAM_A~494_combout ))) # (!\D_cache|RAM_A~493_combout  & (\D_cache|RAM_A~490_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~493_combout ))))

	.dataa(\D_cache|RAM_A~490_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~493_combout ),
	.datad(\D_cache|RAM_A~494_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~495_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~495 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~495 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~82 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~496_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~82 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~82 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~496 (
// Equation(s):
// \D_cache|RAM_A~496_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[18]~49_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~82_q ))

	.dataa(\D_cache|RAM_A~82_q ),
	.datab(\D_cache|BUS_data[18]~49_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~496_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~496 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~496 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~50 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~497_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~50 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~50 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~497 (
// Equation(s):
// \D_cache|RAM_A~497_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[18]~49_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~50_q ))

	.dataa(\D_cache|RAM_A~50_q ),
	.datab(\D_cache|BUS_data[18]~49_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~497_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~497 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~497 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~18 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~498_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~18 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~18 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~498 (
// Equation(s):
// \D_cache|RAM_A~498_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[18]~49_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~18_q ))

	.dataa(\D_cache|RAM_A~18_q ),
	.datab(\D_cache|BUS_data[18]~49_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~498_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~498 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~498 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~499 (
// Equation(s):
// \D_cache|RAM_A~499_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~497_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~498_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~497_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~498_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~499_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~499 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~499 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~114 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~500_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~114 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~114 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~500 (
// Equation(s):
// \D_cache|RAM_A~500_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[18]~49_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~114_q ))

	.dataa(\D_cache|RAM_A~114_q ),
	.datab(\D_cache|BUS_data[18]~49_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~500_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~500 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~500 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~501 (
// Equation(s):
// \D_cache|RAM_A~501_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~499_combout  & ((\D_cache|RAM_A~500_combout ))) # (!\D_cache|RAM_A~499_combout  & (\D_cache|RAM_A~496_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~499_combout ))))

	.dataa(\D_cache|RAM_A~496_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~499_combout ),
	.datad(\D_cache|RAM_A~500_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~501_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~501 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~501 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~502 (
// Equation(s):
// \D_cache|RAM_A~502_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~495_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~501_combout )))

	.dataa(\D_cache|RAM_A~495_combout ),
	.datab(\D_cache|RAM_A~501_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~502_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~502 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~502 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[18] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~502_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[18] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[18]~63 (
// Equation(s):
// \D_cache|data_o[18]~63_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [18])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [18]))))

	.dataa(\D_cache|RAM_C [18]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [18]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[18]~63_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[18]~63 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[18]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[18]~64 (
// Equation(s):
// \D_cache|data_o[18]~64_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[18]~49_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[18]~63_combout )))))

	.dataa(\D_cache|BUS_data[18]~49_combout ),
	.datab(\D_cache|data_o[18]~63_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[18]~64_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[18]~64 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[18]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[19]~19 (
// Equation(s):
// \D_cache|RAM_in[19]~19_combout  = (\D_cache|BUS_data[19]~52_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[19]~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[19]~19 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[19] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [19]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[19] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[19] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~179 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~503_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~179 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~179 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~503 (
// Equation(s):
// \D_cache|RAM_A~503_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[19]~52_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~179_q ))

	.dataa(\D_cache|RAM_A~179_q ),
	.datab(\D_cache|BUS_data[19]~52_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~503_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~503 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~503 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~211 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~504_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~211 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~211 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~504 (
// Equation(s):
// \D_cache|RAM_A~504_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[19]~52_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~211_q ))

	.dataa(\D_cache|RAM_A~211_q ),
	.datab(\D_cache|BUS_data[19]~52_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~504_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~504 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~504 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~147 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~505_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~147 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~147 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~505 (
// Equation(s):
// \D_cache|RAM_A~505_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[19]~52_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~147_q ))

	.dataa(\D_cache|RAM_A~147_q ),
	.datab(\D_cache|BUS_data[19]~52_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~505_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~505 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~505 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~506 (
// Equation(s):
// \D_cache|RAM_A~506_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~504_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~505_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~504_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~505_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~506_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~506 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~506 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~243 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~507_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~243 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~243 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~507 (
// Equation(s):
// \D_cache|RAM_A~507_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[19]~52_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~243_q ))

	.dataa(\D_cache|RAM_A~243_q ),
	.datab(\D_cache|BUS_data[19]~52_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~507_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~507 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~507 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~508 (
// Equation(s):
// \D_cache|RAM_A~508_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~506_combout  & ((\D_cache|RAM_A~507_combout ))) # (!\D_cache|RAM_A~506_combout  & (\D_cache|RAM_A~503_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~506_combout ))))

	.dataa(\D_cache|RAM_A~503_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~506_combout ),
	.datad(\D_cache|RAM_A~507_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~508_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~508 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~508 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~83 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~509_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~83 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~83 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~509 (
// Equation(s):
// \D_cache|RAM_A~509_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[19]~52_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~83_q ))

	.dataa(\D_cache|RAM_A~83_q ),
	.datab(\D_cache|BUS_data[19]~52_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~509_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~509 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~509 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~51 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~510_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~51 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~51 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~510 (
// Equation(s):
// \D_cache|RAM_A~510_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[19]~52_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~51_q ))

	.dataa(\D_cache|RAM_A~51_q ),
	.datab(\D_cache|BUS_data[19]~52_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~510_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~510 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~510 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~19 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~511_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~19 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~511 (
// Equation(s):
// \D_cache|RAM_A~511_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[19]~52_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~19_q ))

	.dataa(\D_cache|RAM_A~19_q ),
	.datab(\D_cache|BUS_data[19]~52_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~511_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~511 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~511 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~512 (
// Equation(s):
// \D_cache|RAM_A~512_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~510_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~511_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~510_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~511_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~512_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~512 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~512 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~115 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~513_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~115 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~115 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~513 (
// Equation(s):
// \D_cache|RAM_A~513_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[19]~52_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~115_q ))

	.dataa(\D_cache|RAM_A~115_q ),
	.datab(\D_cache|BUS_data[19]~52_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~513_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~513 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~513 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~514 (
// Equation(s):
// \D_cache|RAM_A~514_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~512_combout  & ((\D_cache|RAM_A~513_combout ))) # (!\D_cache|RAM_A~512_combout  & (\D_cache|RAM_A~509_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~512_combout ))))

	.dataa(\D_cache|RAM_A~509_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~512_combout ),
	.datad(\D_cache|RAM_A~513_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~514_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~514 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~514 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~515 (
// Equation(s):
// \D_cache|RAM_A~515_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~508_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~514_combout )))

	.dataa(\D_cache|RAM_A~508_combout ),
	.datab(\D_cache|RAM_A~514_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~515_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~515 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~515 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[19] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~515_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[19] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[19]~65 (
// Equation(s):
// \D_cache|data_o[19]~65_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [19])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [19]))))

	.dataa(\D_cache|RAM_C [19]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [19]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[19]~65_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[19]~65 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[19]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[19]~66 (
// Equation(s):
// \D_cache|data_o[19]~66_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[19]~52_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[19]~65_combout )))))

	.dataa(\D_cache|BUS_data[19]~52_combout ),
	.datab(\D_cache|data_o[19]~65_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[19]~66_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[19]~66 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[19]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[20]~20 (
// Equation(s):
// \D_cache|RAM_in[20]~20_combout  = (\D_cache|CPU_RW_reg~q  & (\D_cache|data_reg [5])) # (!\D_cache|CPU_RW_reg~q  & (((\memory|data[20]~67_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\D_cache|data_reg [5]),
	.datab(\memory|data[20]~67_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[20]~20 .lut_mask = 16'hAACF;
defparam \D_cache|RAM_in[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[20] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [20]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[20] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[20] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~180 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~516_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~180 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~180 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~516 (
// Equation(s):
// \D_cache|RAM_A~516_combout  = (\rtl~6_combout  & (\D_cache|RAM_in[20]~20_combout )) # (!\rtl~6_combout  & ((\D_cache|RAM_A~180_q )))

	.dataa(\D_cache|RAM_in[20]~20_combout ),
	.datab(\D_cache|RAM_A~180_q ),
	.datac(gnd),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~516_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~516 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~516 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~212 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~517_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~212 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~212 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~517 (
// Equation(s):
// \D_cache|RAM_A~517_combout  = (\rtl~7_combout  & (\D_cache|RAM_in[20]~20_combout )) # (!\rtl~7_combout  & ((\D_cache|RAM_A~212_q )))

	.dataa(\D_cache|RAM_in[20]~20_combout ),
	.datab(\D_cache|RAM_A~212_q ),
	.datac(gnd),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~517_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~517 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~517 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~148 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~518_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~148 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~148 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~518 (
// Equation(s):
// \D_cache|RAM_A~518_combout  = (\rtl~8_combout  & (\D_cache|RAM_in[20]~20_combout )) # (!\rtl~8_combout  & ((\D_cache|RAM_A~148_q )))

	.dataa(\D_cache|RAM_in[20]~20_combout ),
	.datab(\D_cache|RAM_A~148_q ),
	.datac(gnd),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~518_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~518 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~518 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~519 (
// Equation(s):
// \D_cache|RAM_A~519_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~517_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~518_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~517_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~518_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~519_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~519 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~519 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~244 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~520_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~244 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~244 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~520 (
// Equation(s):
// \D_cache|RAM_A~520_combout  = (\rtl~9_combout  & (\D_cache|RAM_in[20]~20_combout )) # (!\rtl~9_combout  & ((\D_cache|RAM_A~244_q )))

	.dataa(\D_cache|RAM_in[20]~20_combout ),
	.datab(\D_cache|RAM_A~244_q ),
	.datac(gnd),
	.datad(\rtl~9_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~520_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~520 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~520 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~521 (
// Equation(s):
// \D_cache|RAM_A~521_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~519_combout  & ((\D_cache|RAM_A~520_combout ))) # (!\D_cache|RAM_A~519_combout  & (\D_cache|RAM_A~516_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~519_combout ))))

	.dataa(\D_cache|RAM_A~516_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~519_combout ),
	.datad(\D_cache|RAM_A~520_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~521_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~521 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~521 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~84 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~522_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~84 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~84 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~522 (
// Equation(s):
// \D_cache|RAM_A~522_combout  = (\rtl~2_combout  & (\D_cache|RAM_in[20]~20_combout )) # (!\rtl~2_combout  & ((\D_cache|RAM_A~84_q )))

	.dataa(\D_cache|RAM_in[20]~20_combout ),
	.datab(\D_cache|RAM_A~84_q ),
	.datac(gnd),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~522_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~522 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~522 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~52 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~523_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~52 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~52 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~523 (
// Equation(s):
// \D_cache|RAM_A~523_combout  = (\rtl~3_combout  & (\D_cache|RAM_in[20]~20_combout )) # (!\rtl~3_combout  & ((\D_cache|RAM_A~52_q )))

	.dataa(\D_cache|RAM_in[20]~20_combout ),
	.datab(\D_cache|RAM_A~52_q ),
	.datac(gnd),
	.datad(\rtl~3_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~523_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~523 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~523 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~20 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~524_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~20 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~20 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~524 (
// Equation(s):
// \D_cache|RAM_A~524_combout  = (\rtl~4_combout  & (\D_cache|RAM_in[20]~20_combout )) # (!\rtl~4_combout  & ((\D_cache|RAM_A~20_q )))

	.dataa(\D_cache|RAM_in[20]~20_combout ),
	.datab(\D_cache|RAM_A~20_q ),
	.datac(gnd),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~524_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~524 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~524 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~525 (
// Equation(s):
// \D_cache|RAM_A~525_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~523_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~524_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~523_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~524_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~525_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~525 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~525 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~116 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~526_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~116 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~116 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~526 (
// Equation(s):
// \D_cache|RAM_A~526_combout  = (\rtl~5_combout  & (\D_cache|RAM_in[20]~20_combout )) # (!\rtl~5_combout  & ((\D_cache|RAM_A~116_q )))

	.dataa(\D_cache|RAM_in[20]~20_combout ),
	.datab(\D_cache|RAM_A~116_q ),
	.datac(gnd),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~526_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~526 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~526 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~527 (
// Equation(s):
// \D_cache|RAM_A~527_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~525_combout  & ((\D_cache|RAM_A~526_combout ))) # (!\D_cache|RAM_A~525_combout  & (\D_cache|RAM_A~522_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~525_combout ))))

	.dataa(\D_cache|RAM_A~522_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~525_combout ),
	.datad(\D_cache|RAM_A~526_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~527_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~527 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~527 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~528 (
// Equation(s):
// \D_cache|RAM_A~528_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~521_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~527_combout )))

	.dataa(\D_cache|RAM_A~521_combout ),
	.datab(\D_cache|RAM_A~527_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~528_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~528 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~528 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[20] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~528_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[20] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[20]~67 (
// Equation(s):
// \D_cache|data_o[20]~67_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [20])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [20]))))

	.dataa(\D_cache|RAM_C [20]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [20]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[20]~67_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[20]~67 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[20]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[20]~101 (
// Equation(s):
// \D_cache|data_o[20]~101_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|data_o[20]~67_combout ) # ((\bus_control_0|grant[1]~1_combout  & \memory|ready~q ))))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\D_cache|CPU_RW_reg~q ),
	.datad(\D_cache|data_o[20]~67_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[20]~101_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[20]~101 .lut_mask = 16'h0F08;
defparam \D_cache|data_o[20]~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[20]~68 (
// Equation(s):
// \D_cache|data_o[20]~68_combout  = (\D_cache|data_o[20]~101_combout  & (((\memory|data[20]~67_combout ) # (!\memory|data[0]~43_combout )) # (!\D_cache|ready_in~0_combout )))

	.dataa(\D_cache|ready_in~0_combout ),
	.datab(\memory|data[20]~67_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|data_o[20]~101_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[20]~68_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[20]~68 .lut_mask = 16'hDF00;
defparam \D_cache|data_o[20]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[21]~21 (
// Equation(s):
// \D_cache|RAM_in[21]~21_combout  = (\D_cache|CPU_RW_reg~q  & (\D_cache|data_reg [5])) # (!\D_cache|CPU_RW_reg~q  & (((\memory|data[21]~70_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\D_cache|data_reg [5]),
	.datab(\memory|data[21]~70_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[21]~21 .lut_mask = 16'hAACF;
defparam \D_cache|RAM_in[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[21] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [21]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[21] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[21] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~181 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~529_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~181 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~181 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~529 (
// Equation(s):
// \D_cache|RAM_A~529_combout  = (\rtl~6_combout  & (\D_cache|RAM_in[21]~21_combout )) # (!\rtl~6_combout  & ((\D_cache|RAM_A~181_q )))

	.dataa(\D_cache|RAM_in[21]~21_combout ),
	.datab(\D_cache|RAM_A~181_q ),
	.datac(gnd),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~529_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~529 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~529 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~213 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~530_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~213 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~213 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~530 (
// Equation(s):
// \D_cache|RAM_A~530_combout  = (\rtl~7_combout  & (\D_cache|RAM_in[21]~21_combout )) # (!\rtl~7_combout  & ((\D_cache|RAM_A~213_q )))

	.dataa(\D_cache|RAM_in[21]~21_combout ),
	.datab(\D_cache|RAM_A~213_q ),
	.datac(gnd),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~530_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~530 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~530 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~149 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~531_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~149 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~149 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~531 (
// Equation(s):
// \D_cache|RAM_A~531_combout  = (\rtl~8_combout  & (\D_cache|RAM_in[21]~21_combout )) # (!\rtl~8_combout  & ((\D_cache|RAM_A~149_q )))

	.dataa(\D_cache|RAM_in[21]~21_combout ),
	.datab(\D_cache|RAM_A~149_q ),
	.datac(gnd),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~531_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~531 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~531 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~532 (
// Equation(s):
// \D_cache|RAM_A~532_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~530_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~531_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~530_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~531_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~532_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~532 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~532 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~245 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~533_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~245 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~245 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~533 (
// Equation(s):
// \D_cache|RAM_A~533_combout  = (\rtl~9_combout  & (\D_cache|RAM_in[21]~21_combout )) # (!\rtl~9_combout  & ((\D_cache|RAM_A~245_q )))

	.dataa(\D_cache|RAM_in[21]~21_combout ),
	.datab(\D_cache|RAM_A~245_q ),
	.datac(gnd),
	.datad(\rtl~9_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~533_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~533 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~533 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~534 (
// Equation(s):
// \D_cache|RAM_A~534_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~532_combout  & ((\D_cache|RAM_A~533_combout ))) # (!\D_cache|RAM_A~532_combout  & (\D_cache|RAM_A~529_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~532_combout ))))

	.dataa(\D_cache|RAM_A~529_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~532_combout ),
	.datad(\D_cache|RAM_A~533_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~534_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~534 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~534 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~85 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~535_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~85 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~85 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~535 (
// Equation(s):
// \D_cache|RAM_A~535_combout  = (\rtl~2_combout  & (\D_cache|RAM_in[21]~21_combout )) # (!\rtl~2_combout  & ((\D_cache|RAM_A~85_q )))

	.dataa(\D_cache|RAM_in[21]~21_combout ),
	.datab(\D_cache|RAM_A~85_q ),
	.datac(gnd),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~535_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~535 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~535 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~53 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~536_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~53 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~53 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~536 (
// Equation(s):
// \D_cache|RAM_A~536_combout  = (\rtl~3_combout  & (\D_cache|RAM_in[21]~21_combout )) # (!\rtl~3_combout  & ((\D_cache|RAM_A~53_q )))

	.dataa(\D_cache|RAM_in[21]~21_combout ),
	.datab(\D_cache|RAM_A~53_q ),
	.datac(gnd),
	.datad(\rtl~3_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~536_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~536 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~536 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~21 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~537_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~21 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~21 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~537 (
// Equation(s):
// \D_cache|RAM_A~537_combout  = (\rtl~4_combout  & (\D_cache|RAM_in[21]~21_combout )) # (!\rtl~4_combout  & ((\D_cache|RAM_A~21_q )))

	.dataa(\D_cache|RAM_in[21]~21_combout ),
	.datab(\D_cache|RAM_A~21_q ),
	.datac(gnd),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~537_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~537 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~537 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~538 (
// Equation(s):
// \D_cache|RAM_A~538_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~536_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~537_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~536_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~537_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~538_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~538 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~538 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~117 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~539_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~117 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~117 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~539 (
// Equation(s):
// \D_cache|RAM_A~539_combout  = (\rtl~5_combout  & (\D_cache|RAM_in[21]~21_combout )) # (!\rtl~5_combout  & ((\D_cache|RAM_A~117_q )))

	.dataa(\D_cache|RAM_in[21]~21_combout ),
	.datab(\D_cache|RAM_A~117_q ),
	.datac(gnd),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~539_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~539 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~539 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~540 (
// Equation(s):
// \D_cache|RAM_A~540_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~538_combout  & ((\D_cache|RAM_A~539_combout ))) # (!\D_cache|RAM_A~538_combout  & (\D_cache|RAM_A~535_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~538_combout ))))

	.dataa(\D_cache|RAM_A~535_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~538_combout ),
	.datad(\D_cache|RAM_A~539_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~540_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~540 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~540 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~541 (
// Equation(s):
// \D_cache|RAM_A~541_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~534_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~540_combout )))

	.dataa(\D_cache|RAM_A~534_combout ),
	.datab(\D_cache|RAM_A~540_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~541_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~541 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~541 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[21] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~541_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[21] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[21]~69 (
// Equation(s):
// \D_cache|data_o[21]~69_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [21])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [21]))))

	.dataa(\D_cache|RAM_C [21]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [21]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[21]~69_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[21]~69 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[21]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[21]~102 (
// Equation(s):
// \D_cache|data_o[21]~102_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|data_o[21]~69_combout ) # ((\bus_control_0|grant[1]~1_combout  & \memory|ready~q ))))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\D_cache|CPU_RW_reg~q ),
	.datad(\D_cache|data_o[21]~69_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[21]~102_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[21]~102 .lut_mask = 16'h0F08;
defparam \D_cache|data_o[21]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[21]~70 (
// Equation(s):
// \D_cache|data_o[21]~70_combout  = (\D_cache|data_o[21]~102_combout  & (((\memory|data[21]~70_combout ) # (!\memory|data[0]~43_combout )) # (!\D_cache|ready_in~0_combout )))

	.dataa(\D_cache|ready_in~0_combout ),
	.datab(\memory|data[21]~70_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|data_o[21]~102_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[21]~70_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[21]~70 .lut_mask = 16'hDF00;
defparam \D_cache|data_o[21]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[22]~22 (
// Equation(s):
// \D_cache|RAM_in[22]~22_combout  = (\D_cache|BUS_data[22]~55_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[22]~55_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[22]~22 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[22] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [22]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[22] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[22] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~182 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~542_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~182 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~182 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~542 (
// Equation(s):
// \D_cache|RAM_A~542_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[22]~55_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~182_q ))

	.dataa(\D_cache|RAM_A~182_q ),
	.datab(\D_cache|BUS_data[22]~55_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~542_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~542 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~542 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~214 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~543_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~214 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~214 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~543 (
// Equation(s):
// \D_cache|RAM_A~543_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[22]~55_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~214_q ))

	.dataa(\D_cache|RAM_A~214_q ),
	.datab(\D_cache|BUS_data[22]~55_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~543_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~543 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~543 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~150 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~544_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~150 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~150 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~544 (
// Equation(s):
// \D_cache|RAM_A~544_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[22]~55_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~150_q ))

	.dataa(\D_cache|RAM_A~150_q ),
	.datab(\D_cache|BUS_data[22]~55_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~544_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~544 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~544 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~545 (
// Equation(s):
// \D_cache|RAM_A~545_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~543_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~544_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~543_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~544_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~545_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~545 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~545 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~246 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~546_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~246 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~246 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~546 (
// Equation(s):
// \D_cache|RAM_A~546_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[22]~55_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~246_q ))

	.dataa(\D_cache|RAM_A~246_q ),
	.datab(\D_cache|BUS_data[22]~55_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~546_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~546 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~546 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~547 (
// Equation(s):
// \D_cache|RAM_A~547_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~545_combout  & ((\D_cache|RAM_A~546_combout ))) # (!\D_cache|RAM_A~545_combout  & (\D_cache|RAM_A~542_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~545_combout ))))

	.dataa(\D_cache|RAM_A~542_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~545_combout ),
	.datad(\D_cache|RAM_A~546_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~547_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~547 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~547 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~86 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~548_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~86 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~86 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~548 (
// Equation(s):
// \D_cache|RAM_A~548_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[22]~55_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~86_q ))

	.dataa(\D_cache|RAM_A~86_q ),
	.datab(\D_cache|BUS_data[22]~55_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~548_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~548 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~548 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~54 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~549_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~54 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~54 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~549 (
// Equation(s):
// \D_cache|RAM_A~549_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[22]~55_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~54_q ))

	.dataa(\D_cache|RAM_A~54_q ),
	.datab(\D_cache|BUS_data[22]~55_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~549_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~549 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~549 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~22 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~550_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~22 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~22 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~550 (
// Equation(s):
// \D_cache|RAM_A~550_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[22]~55_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~22_q ))

	.dataa(\D_cache|RAM_A~22_q ),
	.datab(\D_cache|BUS_data[22]~55_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~550_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~550 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~550 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~551 (
// Equation(s):
// \D_cache|RAM_A~551_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~549_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~550_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~549_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~550_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~551_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~551 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~551 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~118 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~552_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~118 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~118 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~552 (
// Equation(s):
// \D_cache|RAM_A~552_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[22]~55_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~118_q ))

	.dataa(\D_cache|RAM_A~118_q ),
	.datab(\D_cache|BUS_data[22]~55_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~552_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~552 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~552 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~553 (
// Equation(s):
// \D_cache|RAM_A~553_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~551_combout  & ((\D_cache|RAM_A~552_combout ))) # (!\D_cache|RAM_A~551_combout  & (\D_cache|RAM_A~548_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~551_combout ))))

	.dataa(\D_cache|RAM_A~548_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~551_combout ),
	.datad(\D_cache|RAM_A~552_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~553_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~553 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~553 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~554 (
// Equation(s):
// \D_cache|RAM_A~554_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~547_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~553_combout )))

	.dataa(\D_cache|RAM_A~547_combout ),
	.datab(\D_cache|RAM_A~553_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~554_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~554 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~554 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[22] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~554_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[22] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[22]~71 (
// Equation(s):
// \D_cache|data_o[22]~71_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [22])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [22]))))

	.dataa(\D_cache|RAM_C [22]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [22]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[22]~71_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[22]~71 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[22]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[22]~72 (
// Equation(s):
// \D_cache|data_o[22]~72_combout  = (\D_cache|data_to_bus[0]~0_combout ) # ((\D_cache|data_to_bus[0]~1_combout ) # ((!\D_cache|BUS_data[22]~54_combout  & \memory|data~40_combout )))

	.dataa(\D_cache|BUS_data[22]~54_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[22]~72_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[22]~72 .lut_mask = 16'hFFF4;
defparam \D_cache|data_o[22]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[22]~73 (
// Equation(s):
// \D_cache|data_o[22]~73_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & ((!\D_cache|data_o[22]~72_combout ))) # (!\D_cache|ready_in~0_combout  & (\D_cache|data_o[22]~71_combout ))))

	.dataa(\D_cache|CPU_RW_reg~q ),
	.datab(\D_cache|ready_in~0_combout ),
	.datac(\D_cache|data_o[22]~71_combout ),
	.datad(\D_cache|data_o[22]~72_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[22]~73_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[22]~73 .lut_mask = 16'h1054;
defparam \D_cache|data_o[22]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[23]~23 (
// Equation(s):
// \D_cache|RAM_in[23]~23_combout  = (\D_cache|CPU_RW_reg~q  & (\D_cache|data_reg [5])) # (!\D_cache|CPU_RW_reg~q  & (((\memory|data[23]~73_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\D_cache|data_reg [5]),
	.datab(\memory|data[23]~73_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[23]~23 .lut_mask = 16'hAACF;
defparam \D_cache|RAM_in[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[23] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [23]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[23] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[23] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~183 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~555_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~183 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~183 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~555 (
// Equation(s):
// \D_cache|RAM_A~555_combout  = (\rtl~6_combout  & (\D_cache|RAM_in[23]~23_combout )) # (!\rtl~6_combout  & ((\D_cache|RAM_A~183_q )))

	.dataa(\D_cache|RAM_in[23]~23_combout ),
	.datab(\D_cache|RAM_A~183_q ),
	.datac(gnd),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~555_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~555 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~555 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~215 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~556_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~215 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~215 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~556 (
// Equation(s):
// \D_cache|RAM_A~556_combout  = (\rtl~7_combout  & (\D_cache|RAM_in[23]~23_combout )) # (!\rtl~7_combout  & ((\D_cache|RAM_A~215_q )))

	.dataa(\D_cache|RAM_in[23]~23_combout ),
	.datab(\D_cache|RAM_A~215_q ),
	.datac(gnd),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~556_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~556 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~556 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~151 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~557_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~151 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~151 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~557 (
// Equation(s):
// \D_cache|RAM_A~557_combout  = (\rtl~8_combout  & (\D_cache|RAM_in[23]~23_combout )) # (!\rtl~8_combout  & ((\D_cache|RAM_A~151_q )))

	.dataa(\D_cache|RAM_in[23]~23_combout ),
	.datab(\D_cache|RAM_A~151_q ),
	.datac(gnd),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~557_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~557 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~557 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~558 (
// Equation(s):
// \D_cache|RAM_A~558_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~556_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~557_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~556_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~557_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~558_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~558 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~558 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~247 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~559_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~247 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~247 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~559 (
// Equation(s):
// \D_cache|RAM_A~559_combout  = (\rtl~9_combout  & (\D_cache|RAM_in[23]~23_combout )) # (!\rtl~9_combout  & ((\D_cache|RAM_A~247_q )))

	.dataa(\D_cache|RAM_in[23]~23_combout ),
	.datab(\D_cache|RAM_A~247_q ),
	.datac(gnd),
	.datad(\rtl~9_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~559_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~559 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~559 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~560 (
// Equation(s):
// \D_cache|RAM_A~560_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~558_combout  & ((\D_cache|RAM_A~559_combout ))) # (!\D_cache|RAM_A~558_combout  & (\D_cache|RAM_A~555_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~558_combout ))))

	.dataa(\D_cache|RAM_A~555_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~558_combout ),
	.datad(\D_cache|RAM_A~559_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~560_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~560 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~560 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~87 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~561_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~87 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~87 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~561 (
// Equation(s):
// \D_cache|RAM_A~561_combout  = (\rtl~2_combout  & (\D_cache|RAM_in[23]~23_combout )) # (!\rtl~2_combout  & ((\D_cache|RAM_A~87_q )))

	.dataa(\D_cache|RAM_in[23]~23_combout ),
	.datab(\D_cache|RAM_A~87_q ),
	.datac(gnd),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~561_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~561 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~561 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~55 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~562_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~55 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~55 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~562 (
// Equation(s):
// \D_cache|RAM_A~562_combout  = (\rtl~3_combout  & (\D_cache|RAM_in[23]~23_combout )) # (!\rtl~3_combout  & ((\D_cache|RAM_A~55_q )))

	.dataa(\D_cache|RAM_in[23]~23_combout ),
	.datab(\D_cache|RAM_A~55_q ),
	.datac(gnd),
	.datad(\rtl~3_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~562_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~562 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~562 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~23 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~563_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~23 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~23 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~563 (
// Equation(s):
// \D_cache|RAM_A~563_combout  = (\rtl~4_combout  & (\D_cache|RAM_in[23]~23_combout )) # (!\rtl~4_combout  & ((\D_cache|RAM_A~23_q )))

	.dataa(\D_cache|RAM_in[23]~23_combout ),
	.datab(\D_cache|RAM_A~23_q ),
	.datac(gnd),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~563_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~563 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~563 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~564 (
// Equation(s):
// \D_cache|RAM_A~564_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~562_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~563_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~562_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~563_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~564_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~564 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~564 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~119 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~565_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~119 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~119 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~565 (
// Equation(s):
// \D_cache|RAM_A~565_combout  = (\rtl~5_combout  & (\D_cache|RAM_in[23]~23_combout )) # (!\rtl~5_combout  & ((\D_cache|RAM_A~119_q )))

	.dataa(\D_cache|RAM_in[23]~23_combout ),
	.datab(\D_cache|RAM_A~119_q ),
	.datac(gnd),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~565_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~565 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~565 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~566 (
// Equation(s):
// \D_cache|RAM_A~566_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~564_combout  & ((\D_cache|RAM_A~565_combout ))) # (!\D_cache|RAM_A~564_combout  & (\D_cache|RAM_A~561_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~564_combout ))))

	.dataa(\D_cache|RAM_A~561_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~564_combout ),
	.datad(\D_cache|RAM_A~565_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~566_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~566 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~566 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~567 (
// Equation(s):
// \D_cache|RAM_A~567_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~560_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~566_combout )))

	.dataa(\D_cache|RAM_A~560_combout ),
	.datab(\D_cache|RAM_A~566_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~567_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~567 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~567 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[23] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~567_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[23] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[23]~74 (
// Equation(s):
// \D_cache|data_o[23]~74_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [23])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [23]))))

	.dataa(\D_cache|RAM_C [23]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [23]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[23]~74_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[23]~74 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[23]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[23]~103 (
// Equation(s):
// \D_cache|data_o[23]~103_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|data_o[23]~74_combout ) # ((\bus_control_0|grant[1]~1_combout  & \memory|ready~q ))))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\D_cache|CPU_RW_reg~q ),
	.datad(\D_cache|data_o[23]~74_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[23]~103_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[23]~103 .lut_mask = 16'h0F08;
defparam \D_cache|data_o[23]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[23]~75 (
// Equation(s):
// \D_cache|data_o[23]~75_combout  = (\D_cache|data_o[23]~103_combout  & (((\memory|data[23]~73_combout ) # (!\memory|data[0]~43_combout )) # (!\D_cache|ready_in~0_combout )))

	.dataa(\D_cache|ready_in~0_combout ),
	.datab(\memory|data[23]~73_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|data_o[23]~103_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[23]~75_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[23]~75 .lut_mask = 16'hDF00;
defparam \D_cache|data_o[23]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[24]~24 (
// Equation(s):
// \D_cache|RAM_in[24]~24_combout  = (\D_cache|BUS_data[24]~58_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[24]~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[24]~24 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[24] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [24]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[24] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[24] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~184 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~568_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~184 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~184 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~568 (
// Equation(s):
// \D_cache|RAM_A~568_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[24]~58_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~184_q ))

	.dataa(\D_cache|RAM_A~184_q ),
	.datab(\D_cache|BUS_data[24]~58_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~568_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~568 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~568 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~216 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~569_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~216 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~216 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~569 (
// Equation(s):
// \D_cache|RAM_A~569_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[24]~58_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~216_q ))

	.dataa(\D_cache|RAM_A~216_q ),
	.datab(\D_cache|BUS_data[24]~58_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~569_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~569 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~569 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~152 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~570_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~152 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~152 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~570 (
// Equation(s):
// \D_cache|RAM_A~570_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[24]~58_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~152_q ))

	.dataa(\D_cache|RAM_A~152_q ),
	.datab(\D_cache|BUS_data[24]~58_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~570_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~570 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~570 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~571 (
// Equation(s):
// \D_cache|RAM_A~571_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~569_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~570_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~569_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~570_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~571_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~571 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~571 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~248 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~572_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~248 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~248 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~572 (
// Equation(s):
// \D_cache|RAM_A~572_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[24]~58_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~248_q ))

	.dataa(\D_cache|RAM_A~248_q ),
	.datab(\D_cache|BUS_data[24]~58_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~572_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~572 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~572 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~573 (
// Equation(s):
// \D_cache|RAM_A~573_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~571_combout  & ((\D_cache|RAM_A~572_combout ))) # (!\D_cache|RAM_A~571_combout  & (\D_cache|RAM_A~568_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~571_combout ))))

	.dataa(\D_cache|RAM_A~568_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~571_combout ),
	.datad(\D_cache|RAM_A~572_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~573_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~573 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~573 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~88 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~574_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~88 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~88 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~574 (
// Equation(s):
// \D_cache|RAM_A~574_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[24]~58_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~88_q ))

	.dataa(\D_cache|RAM_A~88_q ),
	.datab(\D_cache|BUS_data[24]~58_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~574_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~574 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~574 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~56 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~575_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~56 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~56 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~575 (
// Equation(s):
// \D_cache|RAM_A~575_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[24]~58_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~56_q ))

	.dataa(\D_cache|RAM_A~56_q ),
	.datab(\D_cache|BUS_data[24]~58_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~575_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~575 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~575 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~24 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~576_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~24 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~24 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~576 (
// Equation(s):
// \D_cache|RAM_A~576_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[24]~58_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~24_q ))

	.dataa(\D_cache|RAM_A~24_q ),
	.datab(\D_cache|BUS_data[24]~58_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~576_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~576 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~576 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~577 (
// Equation(s):
// \D_cache|RAM_A~577_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~575_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~576_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~575_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~576_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~577_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~577 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~577 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~120 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~578_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~120 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~120 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~578 (
// Equation(s):
// \D_cache|RAM_A~578_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[24]~58_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~120_q ))

	.dataa(\D_cache|RAM_A~120_q ),
	.datab(\D_cache|BUS_data[24]~58_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~578_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~578 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~578 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~579 (
// Equation(s):
// \D_cache|RAM_A~579_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~577_combout  & ((\D_cache|RAM_A~578_combout ))) # (!\D_cache|RAM_A~577_combout  & (\D_cache|RAM_A~574_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~577_combout ))))

	.dataa(\D_cache|RAM_A~574_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~577_combout ),
	.datad(\D_cache|RAM_A~578_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~579_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~579 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~579 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~580 (
// Equation(s):
// \D_cache|RAM_A~580_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~573_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~579_combout )))

	.dataa(\D_cache|RAM_A~573_combout ),
	.datab(\D_cache|RAM_A~579_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~580_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~580 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~580 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[24] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~580_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[24] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[24]~76 (
// Equation(s):
// \D_cache|data_o[24]~76_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [24])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [24]))))

	.dataa(\D_cache|RAM_C [24]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [24]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[24]~76_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[24]~76 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[24]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[24]~77 (
// Equation(s):
// \D_cache|data_o[24]~77_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[24]~58_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[24]~76_combout )))))

	.dataa(\D_cache|BUS_data[24]~58_combout ),
	.datab(\D_cache|data_o[24]~76_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[24]~77_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[24]~77 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[24]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[25]~25 (
// Equation(s):
// \D_cache|RAM_in[25]~25_combout  = (\D_cache|CPU_RW_reg~q  & (\D_cache|data_reg [5])) # (!\D_cache|CPU_RW_reg~q  & (((\memory|data[25]~76_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\D_cache|data_reg [5]),
	.datab(\memory|data[25]~76_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[25]~25 .lut_mask = 16'hAACF;
defparam \D_cache|RAM_in[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[25] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [25]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[25] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[25] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~185 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~581_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~185 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~185 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~581 (
// Equation(s):
// \D_cache|RAM_A~581_combout  = (\rtl~6_combout  & (\D_cache|RAM_in[25]~25_combout )) # (!\rtl~6_combout  & ((\D_cache|RAM_A~185_q )))

	.dataa(\D_cache|RAM_in[25]~25_combout ),
	.datab(\D_cache|RAM_A~185_q ),
	.datac(gnd),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~581_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~581 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~581 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~217 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~582_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~217 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~217 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~582 (
// Equation(s):
// \D_cache|RAM_A~582_combout  = (\rtl~7_combout  & (\D_cache|RAM_in[25]~25_combout )) # (!\rtl~7_combout  & ((\D_cache|RAM_A~217_q )))

	.dataa(\D_cache|RAM_in[25]~25_combout ),
	.datab(\D_cache|RAM_A~217_q ),
	.datac(gnd),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~582_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~582 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~582 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~153 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~583_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~153 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~153 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~583 (
// Equation(s):
// \D_cache|RAM_A~583_combout  = (\rtl~8_combout  & (\D_cache|RAM_in[25]~25_combout )) # (!\rtl~8_combout  & ((\D_cache|RAM_A~153_q )))

	.dataa(\D_cache|RAM_in[25]~25_combout ),
	.datab(\D_cache|RAM_A~153_q ),
	.datac(gnd),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~583_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~583 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~583 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~584 (
// Equation(s):
// \D_cache|RAM_A~584_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~582_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~583_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~582_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~583_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~584_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~584 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~584 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~249 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~585_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~249 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~249 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~585 (
// Equation(s):
// \D_cache|RAM_A~585_combout  = (\rtl~9_combout  & (\D_cache|RAM_in[25]~25_combout )) # (!\rtl~9_combout  & ((\D_cache|RAM_A~249_q )))

	.dataa(\D_cache|RAM_in[25]~25_combout ),
	.datab(\D_cache|RAM_A~249_q ),
	.datac(gnd),
	.datad(\rtl~9_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~585_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~585 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~585 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~586 (
// Equation(s):
// \D_cache|RAM_A~586_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~584_combout  & ((\D_cache|RAM_A~585_combout ))) # (!\D_cache|RAM_A~584_combout  & (\D_cache|RAM_A~581_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~584_combout ))))

	.dataa(\D_cache|RAM_A~581_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~584_combout ),
	.datad(\D_cache|RAM_A~585_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~586_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~586 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~586 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~89 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~587_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~89 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~89 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~587 (
// Equation(s):
// \D_cache|RAM_A~587_combout  = (\rtl~2_combout  & (\D_cache|RAM_in[25]~25_combout )) # (!\rtl~2_combout  & ((\D_cache|RAM_A~89_q )))

	.dataa(\D_cache|RAM_in[25]~25_combout ),
	.datab(\D_cache|RAM_A~89_q ),
	.datac(gnd),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~587_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~587 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~587 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~57 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~588_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~57 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~57 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~588 (
// Equation(s):
// \D_cache|RAM_A~588_combout  = (\rtl~3_combout  & (\D_cache|RAM_in[25]~25_combout )) # (!\rtl~3_combout  & ((\D_cache|RAM_A~57_q )))

	.dataa(\D_cache|RAM_in[25]~25_combout ),
	.datab(\D_cache|RAM_A~57_q ),
	.datac(gnd),
	.datad(\rtl~3_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~588_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~588 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~588 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~25 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~589_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~25 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~25 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~589 (
// Equation(s):
// \D_cache|RAM_A~589_combout  = (\rtl~4_combout  & (\D_cache|RAM_in[25]~25_combout )) # (!\rtl~4_combout  & ((\D_cache|RAM_A~25_q )))

	.dataa(\D_cache|RAM_in[25]~25_combout ),
	.datab(\D_cache|RAM_A~25_q ),
	.datac(gnd),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~589_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~589 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~589 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~590 (
// Equation(s):
// \D_cache|RAM_A~590_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~588_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~589_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~588_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~589_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~590_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~590 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~590 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~121 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~591_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~121 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~121 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~591 (
// Equation(s):
// \D_cache|RAM_A~591_combout  = (\rtl~5_combout  & (\D_cache|RAM_in[25]~25_combout )) # (!\rtl~5_combout  & ((\D_cache|RAM_A~121_q )))

	.dataa(\D_cache|RAM_in[25]~25_combout ),
	.datab(\D_cache|RAM_A~121_q ),
	.datac(gnd),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~591_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~591 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~591 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~592 (
// Equation(s):
// \D_cache|RAM_A~592_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~590_combout  & ((\D_cache|RAM_A~591_combout ))) # (!\D_cache|RAM_A~590_combout  & (\D_cache|RAM_A~587_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~590_combout ))))

	.dataa(\D_cache|RAM_A~587_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~590_combout ),
	.datad(\D_cache|RAM_A~591_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~592_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~592 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~592 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~593 (
// Equation(s):
// \D_cache|RAM_A~593_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~586_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~592_combout )))

	.dataa(\D_cache|RAM_A~586_combout ),
	.datab(\D_cache|RAM_A~592_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~593_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~593 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~593 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[25] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~593_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[25] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[25]~78 (
// Equation(s):
// \D_cache|data_o[25]~78_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [25])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [25]))))

	.dataa(\D_cache|RAM_C [25]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [25]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[25]~78_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[25]~78 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[25]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[25]~104 (
// Equation(s):
// \D_cache|data_o[25]~104_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|data_o[25]~78_combout ) # ((\bus_control_0|grant[1]~1_combout  & \memory|ready~q ))))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\D_cache|CPU_RW_reg~q ),
	.datad(\D_cache|data_o[25]~78_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[25]~104_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[25]~104 .lut_mask = 16'h0F08;
defparam \D_cache|data_o[25]~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[25]~79 (
// Equation(s):
// \D_cache|data_o[25]~79_combout  = (\D_cache|data_o[25]~104_combout  & (((\memory|data[25]~76_combout ) # (!\memory|data[0]~43_combout )) # (!\D_cache|ready_in~0_combout )))

	.dataa(\D_cache|ready_in~0_combout ),
	.datab(\memory|data[25]~76_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|data_o[25]~104_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[25]~79_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[25]~79 .lut_mask = 16'hDF00;
defparam \D_cache|data_o[25]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[26]~26 (
// Equation(s):
// \D_cache|RAM_in[26]~26_combout  = (\D_cache|BUS_data[26]~61_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[26]~61_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[26]~26 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[26] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [26]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[26] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[26] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~186 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~594_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~186 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~186 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~594 (
// Equation(s):
// \D_cache|RAM_A~594_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[26]~61_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~186_q ))

	.dataa(\D_cache|RAM_A~186_q ),
	.datab(\D_cache|BUS_data[26]~61_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~594_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~594 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~594 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~218 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~595_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~218 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~218 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~595 (
// Equation(s):
// \D_cache|RAM_A~595_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[26]~61_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~218_q ))

	.dataa(\D_cache|RAM_A~218_q ),
	.datab(\D_cache|BUS_data[26]~61_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~595_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~595 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~595 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~154 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~596_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~154 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~154 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~596 (
// Equation(s):
// \D_cache|RAM_A~596_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[26]~61_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~154_q ))

	.dataa(\D_cache|RAM_A~154_q ),
	.datab(\D_cache|BUS_data[26]~61_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~596_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~596 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~596 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~597 (
// Equation(s):
// \D_cache|RAM_A~597_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~595_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~596_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~595_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~596_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~597_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~597 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~597 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~250 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~598_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~250 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~250 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~598 (
// Equation(s):
// \D_cache|RAM_A~598_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[26]~61_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~250_q ))

	.dataa(\D_cache|RAM_A~250_q ),
	.datab(\D_cache|BUS_data[26]~61_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~598_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~598 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~598 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~599 (
// Equation(s):
// \D_cache|RAM_A~599_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~597_combout  & ((\D_cache|RAM_A~598_combout ))) # (!\D_cache|RAM_A~597_combout  & (\D_cache|RAM_A~594_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~597_combout ))))

	.dataa(\D_cache|RAM_A~594_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~597_combout ),
	.datad(\D_cache|RAM_A~598_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~599_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~599 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~599 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~90 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~600_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~90 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~90 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~600 (
// Equation(s):
// \D_cache|RAM_A~600_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[26]~61_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~90_q ))

	.dataa(\D_cache|RAM_A~90_q ),
	.datab(\D_cache|BUS_data[26]~61_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~600_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~600 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~600 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~58 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~601_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~58 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~58 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~601 (
// Equation(s):
// \D_cache|RAM_A~601_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[26]~61_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~58_q ))

	.dataa(\D_cache|RAM_A~58_q ),
	.datab(\D_cache|BUS_data[26]~61_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~601_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~601 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~601 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~26 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~602_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~26 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~602 (
// Equation(s):
// \D_cache|RAM_A~602_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[26]~61_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~26_q ))

	.dataa(\D_cache|RAM_A~26_q ),
	.datab(\D_cache|BUS_data[26]~61_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~602_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~602 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~602 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~603 (
// Equation(s):
// \D_cache|RAM_A~603_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~601_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~602_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~601_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~602_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~603_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~603 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~603 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~122 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~604_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~122 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~122 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~604 (
// Equation(s):
// \D_cache|RAM_A~604_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[26]~61_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~122_q ))

	.dataa(\D_cache|RAM_A~122_q ),
	.datab(\D_cache|BUS_data[26]~61_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~604_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~604 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~604 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~605 (
// Equation(s):
// \D_cache|RAM_A~605_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~603_combout  & ((\D_cache|RAM_A~604_combout ))) # (!\D_cache|RAM_A~603_combout  & (\D_cache|RAM_A~600_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~603_combout ))))

	.dataa(\D_cache|RAM_A~600_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~603_combout ),
	.datad(\D_cache|RAM_A~604_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~605_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~605 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~605 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~606 (
// Equation(s):
// \D_cache|RAM_A~606_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~599_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~605_combout )))

	.dataa(\D_cache|RAM_A~599_combout ),
	.datab(\D_cache|RAM_A~605_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~606_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~606 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~606 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[26] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~606_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[26] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[26]~80 (
// Equation(s):
// \D_cache|data_o[26]~80_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [26])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [26]))))

	.dataa(\D_cache|RAM_C [26]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [26]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[26]~80_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[26]~80 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[26]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[26]~81 (
// Equation(s):
// \D_cache|data_o[26]~81_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[26]~61_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[26]~80_combout )))))

	.dataa(\D_cache|BUS_data[26]~61_combout ),
	.datab(\D_cache|data_o[26]~80_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[26]~81_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[26]~81 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[26]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[27]~27 (
// Equation(s):
// \D_cache|RAM_in[27]~27_combout  = (\D_cache|CPU_RW_reg~q  & (\D_cache|data_reg [5])) # (!\D_cache|CPU_RW_reg~q  & (((\memory|data[27]~79_combout ) # (!\memory|data[0]~43_combout ))))

	.dataa(\D_cache|data_reg [5]),
	.datab(\memory|data[27]~79_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[27]~27 .lut_mask = 16'hAACF;
defparam \D_cache|RAM_in[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[27] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [27]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[27] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[27] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~187 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~607_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~187 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~187 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~607 (
// Equation(s):
// \D_cache|RAM_A~607_combout  = (\rtl~6_combout  & (\D_cache|RAM_in[27]~27_combout )) # (!\rtl~6_combout  & ((\D_cache|RAM_A~187_q )))

	.dataa(\D_cache|RAM_in[27]~27_combout ),
	.datab(\D_cache|RAM_A~187_q ),
	.datac(gnd),
	.datad(\rtl~6_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~607_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~607 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~607 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~219 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~608_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~219 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~219 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~608 (
// Equation(s):
// \D_cache|RAM_A~608_combout  = (\rtl~7_combout  & (\D_cache|RAM_in[27]~27_combout )) # (!\rtl~7_combout  & ((\D_cache|RAM_A~219_q )))

	.dataa(\D_cache|RAM_in[27]~27_combout ),
	.datab(\D_cache|RAM_A~219_q ),
	.datac(gnd),
	.datad(\rtl~7_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~608_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~608 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~608 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~155 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~609_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~155 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~155 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~609 (
// Equation(s):
// \D_cache|RAM_A~609_combout  = (\rtl~8_combout  & (\D_cache|RAM_in[27]~27_combout )) # (!\rtl~8_combout  & ((\D_cache|RAM_A~155_q )))

	.dataa(\D_cache|RAM_in[27]~27_combout ),
	.datab(\D_cache|RAM_A~155_q ),
	.datac(gnd),
	.datad(\rtl~8_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~609_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~609 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~609 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~610 (
// Equation(s):
// \D_cache|RAM_A~610_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~608_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~609_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~608_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~609_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~610_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~610 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~610 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~251 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~611_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~251 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~251 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~611 (
// Equation(s):
// \D_cache|RAM_A~611_combout  = (\rtl~9_combout  & (\D_cache|RAM_in[27]~27_combout )) # (!\rtl~9_combout  & ((\D_cache|RAM_A~251_q )))

	.dataa(\D_cache|RAM_in[27]~27_combout ),
	.datab(\D_cache|RAM_A~251_q ),
	.datac(gnd),
	.datad(\rtl~9_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~611_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~611 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~611 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~612 (
// Equation(s):
// \D_cache|RAM_A~612_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~610_combout  & ((\D_cache|RAM_A~611_combout ))) # (!\D_cache|RAM_A~610_combout  & (\D_cache|RAM_A~607_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~610_combout ))))

	.dataa(\D_cache|RAM_A~607_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~610_combout ),
	.datad(\D_cache|RAM_A~611_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~612_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~612 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~612 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~91 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~613_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~91 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~91 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~613 (
// Equation(s):
// \D_cache|RAM_A~613_combout  = (\rtl~2_combout  & (\D_cache|RAM_in[27]~27_combout )) # (!\rtl~2_combout  & ((\D_cache|RAM_A~91_q )))

	.dataa(\D_cache|RAM_in[27]~27_combout ),
	.datab(\D_cache|RAM_A~91_q ),
	.datac(gnd),
	.datad(\rtl~2_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~613_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~613 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~613 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~59 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~614_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~59 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~59 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~614 (
// Equation(s):
// \D_cache|RAM_A~614_combout  = (\rtl~3_combout  & (\D_cache|RAM_in[27]~27_combout )) # (!\rtl~3_combout  & ((\D_cache|RAM_A~59_q )))

	.dataa(\D_cache|RAM_in[27]~27_combout ),
	.datab(\D_cache|RAM_A~59_q ),
	.datac(gnd),
	.datad(\rtl~3_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~614_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~614 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~614 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~27 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~615_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~27 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~615 (
// Equation(s):
// \D_cache|RAM_A~615_combout  = (\rtl~4_combout  & (\D_cache|RAM_in[27]~27_combout )) # (!\rtl~4_combout  & ((\D_cache|RAM_A~27_q )))

	.dataa(\D_cache|RAM_in[27]~27_combout ),
	.datab(\D_cache|RAM_A~27_q ),
	.datac(gnd),
	.datad(\rtl~4_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~615_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~615 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~615 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~616 (
// Equation(s):
// \D_cache|RAM_A~616_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~614_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~615_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~614_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~615_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~616_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~616 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~616 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~123 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~617_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~123 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~123 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~617 (
// Equation(s):
// \D_cache|RAM_A~617_combout  = (\rtl~5_combout  & (\D_cache|RAM_in[27]~27_combout )) # (!\rtl~5_combout  & ((\D_cache|RAM_A~123_q )))

	.dataa(\D_cache|RAM_in[27]~27_combout ),
	.datab(\D_cache|RAM_A~123_q ),
	.datac(gnd),
	.datad(\rtl~5_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~617_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~617 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~617 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~618 (
// Equation(s):
// \D_cache|RAM_A~618_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~616_combout  & ((\D_cache|RAM_A~617_combout ))) # (!\D_cache|RAM_A~616_combout  & (\D_cache|RAM_A~613_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~616_combout ))))

	.dataa(\D_cache|RAM_A~613_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~616_combout ),
	.datad(\D_cache|RAM_A~617_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~618_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~618 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~618 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~619 (
// Equation(s):
// \D_cache|RAM_A~619_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~612_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~618_combout )))

	.dataa(\D_cache|RAM_A~612_combout ),
	.datab(\D_cache|RAM_A~618_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~619_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~619 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~619 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[27] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~619_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[27] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[27]~82 (
// Equation(s):
// \D_cache|data_o[27]~82_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [27])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [27]))))

	.dataa(\D_cache|RAM_C [27]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [27]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[27]~82_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[27]~82 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[27]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[27]~105 (
// Equation(s):
// \D_cache|data_o[27]~105_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|data_o[27]~82_combout ) # ((\bus_control_0|grant[1]~1_combout  & \memory|ready~q ))))

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\D_cache|CPU_RW_reg~q ),
	.datad(\D_cache|data_o[27]~82_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[27]~105_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[27]~105 .lut_mask = 16'h0F08;
defparam \D_cache|data_o[27]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[27]~83 (
// Equation(s):
// \D_cache|data_o[27]~83_combout  = (\D_cache|data_o[27]~105_combout  & (((\memory|data[27]~79_combout ) # (!\memory|data[0]~43_combout )) # (!\D_cache|ready_in~0_combout )))

	.dataa(\D_cache|ready_in~0_combout ),
	.datab(\memory|data[27]~79_combout ),
	.datac(\memory|data[0]~43_combout ),
	.datad(\D_cache|data_o[27]~105_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[27]~83_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[27]~83 .lut_mask = 16'hDF00;
defparam \D_cache|data_o[27]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[28]~28 (
// Equation(s):
// \D_cache|RAM_in[28]~28_combout  = (\D_cache|BUS_data[28]~64_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[28]~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[28]~28 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[28] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [28]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[28] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[28] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~188 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~620_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~188 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~188 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~620 (
// Equation(s):
// \D_cache|RAM_A~620_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[28]~64_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~188_q ))

	.dataa(\D_cache|RAM_A~188_q ),
	.datab(\D_cache|BUS_data[28]~64_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~620_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~620 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~620 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~220 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~621_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~220 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~220 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~621 (
// Equation(s):
// \D_cache|RAM_A~621_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[28]~64_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~220_q ))

	.dataa(\D_cache|RAM_A~220_q ),
	.datab(\D_cache|BUS_data[28]~64_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~621_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~621 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~621 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~156 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~622_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~156 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~156 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~622 (
// Equation(s):
// \D_cache|RAM_A~622_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[28]~64_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~156_q ))

	.dataa(\D_cache|RAM_A~156_q ),
	.datab(\D_cache|BUS_data[28]~64_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~622_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~622 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~622 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~623 (
// Equation(s):
// \D_cache|RAM_A~623_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~621_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~622_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~621_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~622_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~623_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~623 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~623 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~252 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~624_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~252 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~252 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~624 (
// Equation(s):
// \D_cache|RAM_A~624_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[28]~64_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~252_q ))

	.dataa(\D_cache|RAM_A~252_q ),
	.datab(\D_cache|BUS_data[28]~64_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~624_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~624 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~624 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~625 (
// Equation(s):
// \D_cache|RAM_A~625_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~623_combout  & ((\D_cache|RAM_A~624_combout ))) # (!\D_cache|RAM_A~623_combout  & (\D_cache|RAM_A~620_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~623_combout ))))

	.dataa(\D_cache|RAM_A~620_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~623_combout ),
	.datad(\D_cache|RAM_A~624_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~625_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~625 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~625 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~92 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~626_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~92 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~92 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~626 (
// Equation(s):
// \D_cache|RAM_A~626_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[28]~64_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~92_q ))

	.dataa(\D_cache|RAM_A~92_q ),
	.datab(\D_cache|BUS_data[28]~64_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~626_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~626 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~626 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~60 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~627_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~60 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~60 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~627 (
// Equation(s):
// \D_cache|RAM_A~627_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[28]~64_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~60_q ))

	.dataa(\D_cache|RAM_A~60_q ),
	.datab(\D_cache|BUS_data[28]~64_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~627_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~627 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~627 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~28 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~628_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~28 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~628 (
// Equation(s):
// \D_cache|RAM_A~628_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[28]~64_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~28_q ))

	.dataa(\D_cache|RAM_A~28_q ),
	.datab(\D_cache|BUS_data[28]~64_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~628_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~628 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~628 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~629 (
// Equation(s):
// \D_cache|RAM_A~629_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~627_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~628_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~627_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~628_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~629_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~629 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~629 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~124 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~630_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~124 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~124 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~630 (
// Equation(s):
// \D_cache|RAM_A~630_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[28]~64_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~124_q ))

	.dataa(\D_cache|RAM_A~124_q ),
	.datab(\D_cache|BUS_data[28]~64_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~630_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~630 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~630 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~631 (
// Equation(s):
// \D_cache|RAM_A~631_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~629_combout  & ((\D_cache|RAM_A~630_combout ))) # (!\D_cache|RAM_A~629_combout  & (\D_cache|RAM_A~626_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~629_combout ))))

	.dataa(\D_cache|RAM_A~626_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~629_combout ),
	.datad(\D_cache|RAM_A~630_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~631_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~631 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~631 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~632 (
// Equation(s):
// \D_cache|RAM_A~632_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~625_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~631_combout )))

	.dataa(\D_cache|RAM_A~625_combout ),
	.datab(\D_cache|RAM_A~631_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~632_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~632 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~632 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[28] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~632_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[28] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[28]~84 (
// Equation(s):
// \D_cache|data_o[28]~84_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [28])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [28]))))

	.dataa(\D_cache|RAM_C [28]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [28]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[28]~84_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[28]~84 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[28]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[28]~85 (
// Equation(s):
// \D_cache|data_o[28]~85_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[28]~64_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[28]~84_combout )))))

	.dataa(\D_cache|BUS_data[28]~64_combout ),
	.datab(\D_cache|data_o[28]~84_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[28]~85 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[29]~29 (
// Equation(s):
// \D_cache|RAM_in[29]~29_combout  = (\D_cache|BUS_data[29]~94_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[29]~94_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[29]~29 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[29] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [29]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[29] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[29] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~189 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~633_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~189 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~189 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~633 (
// Equation(s):
// \D_cache|RAM_A~633_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[29]~94_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~189_q ))

	.dataa(\D_cache|RAM_A~189_q ),
	.datab(\D_cache|BUS_data[29]~94_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~633_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~633 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~633 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~221 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~634_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~221 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~221 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~634 (
// Equation(s):
// \D_cache|RAM_A~634_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[29]~94_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~221_q ))

	.dataa(\D_cache|RAM_A~221_q ),
	.datab(\D_cache|BUS_data[29]~94_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~634_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~634 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~634 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~157 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~635_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~157 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~157 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~635 (
// Equation(s):
// \D_cache|RAM_A~635_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[29]~94_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~157_q ))

	.dataa(\D_cache|RAM_A~157_q ),
	.datab(\D_cache|BUS_data[29]~94_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~635_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~635 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~635 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~636 (
// Equation(s):
// \D_cache|RAM_A~636_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~634_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~635_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~634_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~635_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~636_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~636 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~636 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~253 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~637_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~253 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~253 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~637 (
// Equation(s):
// \D_cache|RAM_A~637_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[29]~94_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~253_q ))

	.dataa(\D_cache|RAM_A~253_q ),
	.datab(\D_cache|BUS_data[29]~94_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~637_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~637 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~637 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~638 (
// Equation(s):
// \D_cache|RAM_A~638_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~636_combout  & ((\D_cache|RAM_A~637_combout ))) # (!\D_cache|RAM_A~636_combout  & (\D_cache|RAM_A~633_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~636_combout ))))

	.dataa(\D_cache|RAM_A~633_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~636_combout ),
	.datad(\D_cache|RAM_A~637_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~638_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~638 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~638 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~93 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~639_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~93 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~93 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~639 (
// Equation(s):
// \D_cache|RAM_A~639_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[29]~94_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~93_q ))

	.dataa(\D_cache|RAM_A~93_q ),
	.datab(\D_cache|BUS_data[29]~94_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~639_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~639 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~639 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~61 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~640_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~61 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~61 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~640 (
// Equation(s):
// \D_cache|RAM_A~640_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[29]~94_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~61_q ))

	.dataa(\D_cache|RAM_A~61_q ),
	.datab(\D_cache|BUS_data[29]~94_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~640_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~640 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~640 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~29 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~641_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~29 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~641 (
// Equation(s):
// \D_cache|RAM_A~641_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[29]~94_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~29_q ))

	.dataa(\D_cache|RAM_A~29_q ),
	.datab(\D_cache|BUS_data[29]~94_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~641_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~641 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~641 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~642 (
// Equation(s):
// \D_cache|RAM_A~642_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~640_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~641_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~640_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~641_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~642_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~642 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~642 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~125 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~643_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~125 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~125 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~643 (
// Equation(s):
// \D_cache|RAM_A~643_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[29]~94_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~125_q ))

	.dataa(\D_cache|RAM_A~125_q ),
	.datab(\D_cache|BUS_data[29]~94_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~643_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~643 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~643 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~644 (
// Equation(s):
// \D_cache|RAM_A~644_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~642_combout  & ((\D_cache|RAM_A~643_combout ))) # (!\D_cache|RAM_A~642_combout  & (\D_cache|RAM_A~639_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~642_combout ))))

	.dataa(\D_cache|RAM_A~639_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~642_combout ),
	.datad(\D_cache|RAM_A~643_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~644_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~644 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~644 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~645 (
// Equation(s):
// \D_cache|RAM_A~645_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~638_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~644_combout )))

	.dataa(\D_cache|RAM_A~638_combout ),
	.datab(\D_cache|RAM_A~644_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~645_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~645 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~645 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[29] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~645_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[29] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[29]~86 (
// Equation(s):
// \D_cache|data_o[29]~86_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [29])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [29]))))

	.dataa(\D_cache|RAM_C [29]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [29]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[29]~86_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[29]~86 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[29]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[29]~87 (
// Equation(s):
// \D_cache|data_o[29]~87_combout  = (\D_cache|data_to_bus[0]~0_combout ) # ((\D_cache|data_to_bus[0]~1_combout ) # ((!\D_cache|BUS_data[29]~66_combout  & \memory|data~40_combout )))

	.dataa(\D_cache|BUS_data[29]~66_combout ),
	.datab(\memory|data~40_combout ),
	.datac(\D_cache|data_to_bus[0]~0_combout ),
	.datad(\D_cache|data_to_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[29]~87_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[29]~87 .lut_mask = 16'hFFF4;
defparam \D_cache|data_o[29]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[29]~88 (
// Equation(s):
// \D_cache|data_o[29]~88_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & ((!\D_cache|data_o[29]~87_combout ))) # (!\D_cache|ready_in~0_combout  & (\D_cache|data_o[29]~86_combout ))))

	.dataa(\D_cache|CPU_RW_reg~q ),
	.datab(\D_cache|ready_in~0_combout ),
	.datac(\D_cache|data_o[29]~86_combout ),
	.datad(\D_cache|data_o[29]~87_combout ),
	.cin(gnd),
	.combout(\D_cache|data_o[29]~88_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[29]~88 .lut_mask = 16'h1054;
defparam \D_cache|data_o[29]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[30]~30 (
// Equation(s):
// \D_cache|RAM_in[30]~30_combout  = (\D_cache|BUS_data[30]~69_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[30]~69_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[30]~30 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[30] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [30]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[30] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[30] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~190 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~646_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~190 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~190 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~646 (
// Equation(s):
// \D_cache|RAM_A~646_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[30]~69_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~190_q ))

	.dataa(\D_cache|RAM_A~190_q ),
	.datab(\D_cache|BUS_data[30]~69_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~646_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~646 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~646 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~222 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~647_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~222 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~222 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~647 (
// Equation(s):
// \D_cache|RAM_A~647_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[30]~69_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~222_q ))

	.dataa(\D_cache|RAM_A~222_q ),
	.datab(\D_cache|BUS_data[30]~69_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~647_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~647 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~647 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~158 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~648_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~158 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~158 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~648 (
// Equation(s):
// \D_cache|RAM_A~648_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[30]~69_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~158_q ))

	.dataa(\D_cache|RAM_A~158_q ),
	.datab(\D_cache|BUS_data[30]~69_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~648_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~648 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~648 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~649 (
// Equation(s):
// \D_cache|RAM_A~649_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~647_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~648_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~647_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~648_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~649_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~649 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~649 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~254 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~650_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~254 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~254 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~650 (
// Equation(s):
// \D_cache|RAM_A~650_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[30]~69_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~254_q ))

	.dataa(\D_cache|RAM_A~254_q ),
	.datab(\D_cache|BUS_data[30]~69_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~650_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~650 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~650 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~651 (
// Equation(s):
// \D_cache|RAM_A~651_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~649_combout  & ((\D_cache|RAM_A~650_combout ))) # (!\D_cache|RAM_A~649_combout  & (\D_cache|RAM_A~646_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~649_combout ))))

	.dataa(\D_cache|RAM_A~646_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~649_combout ),
	.datad(\D_cache|RAM_A~650_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~651_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~651 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~651 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~94 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~652_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~94 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~94 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~652 (
// Equation(s):
// \D_cache|RAM_A~652_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[30]~69_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~94_q ))

	.dataa(\D_cache|RAM_A~94_q ),
	.datab(\D_cache|BUS_data[30]~69_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~652_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~652 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~652 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~62 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~653_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~62 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~62 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~653 (
// Equation(s):
// \D_cache|RAM_A~653_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[30]~69_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~62_q ))

	.dataa(\D_cache|RAM_A~62_q ),
	.datab(\D_cache|BUS_data[30]~69_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~653_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~653 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~653 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~30 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~654_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~30 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~654 (
// Equation(s):
// \D_cache|RAM_A~654_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[30]~69_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~30_q ))

	.dataa(\D_cache|RAM_A~30_q ),
	.datab(\D_cache|BUS_data[30]~69_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~654_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~654 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~654 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~655 (
// Equation(s):
// \D_cache|RAM_A~655_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~653_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~654_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~653_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~654_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~655_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~655 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~655 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~126 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~656_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~126 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~126 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~656 (
// Equation(s):
// \D_cache|RAM_A~656_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[30]~69_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~126_q ))

	.dataa(\D_cache|RAM_A~126_q ),
	.datab(\D_cache|BUS_data[30]~69_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~656_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~656 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~656 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~657 (
// Equation(s):
// \D_cache|RAM_A~657_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~655_combout  & ((\D_cache|RAM_A~656_combout ))) # (!\D_cache|RAM_A~655_combout  & (\D_cache|RAM_A~652_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~655_combout ))))

	.dataa(\D_cache|RAM_A~652_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~655_combout ),
	.datad(\D_cache|RAM_A~656_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~657_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~657 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~657 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~658 (
// Equation(s):
// \D_cache|RAM_A~658_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~651_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~657_combout )))

	.dataa(\D_cache|RAM_A~651_combout ),
	.datab(\D_cache|RAM_A~657_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~658_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~658 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~658 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[30] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~658_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[30] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[30]~89 (
// Equation(s):
// \D_cache|data_o[30]~89_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [30])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [30]))))

	.dataa(\D_cache|RAM_C [30]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [30]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[30]~89_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[30]~89 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[30]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[30]~90 (
// Equation(s):
// \D_cache|data_o[30]~90_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[30]~69_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[30]~89_combout )))))

	.dataa(\D_cache|BUS_data[30]~69_combout ),
	.datab(\D_cache|data_o[30]~89_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[30]~90_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[30]~90 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[30]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_in[31]~31 (
// Equation(s):
// \D_cache|RAM_in[31]~31_combout  = (\D_cache|BUS_data[31]~72_combout  & !\D_cache|CPU_RW_reg~q )

	.dataa(\D_cache|BUS_data[31]~72_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_in[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_in[31]~31 .lut_mask = 16'h00AA;
defparam \D_cache|RAM_in[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_C[31] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_in[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D_cache|WE_C_o~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_C [31]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_C[31] .is_wysiwyg = "true";
defparam \D_cache|RAM_C[31] .power_up = "low";
// synopsys translate_on

dffeas \D_cache|RAM_A~191 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~659_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~191 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~191 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~659 (
// Equation(s):
// \D_cache|RAM_A~659_combout  = (\rtl~6_combout  & (((\D_cache|BUS_data[31]~72_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~6_combout  & (\D_cache|RAM_A~191_q ))

	.dataa(\D_cache|RAM_A~191_q ),
	.datab(\D_cache|BUS_data[31]~72_combout ),
	.datac(\rtl~6_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~659_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~659 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~659 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~223 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~660_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~223 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~223 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~660 (
// Equation(s):
// \D_cache|RAM_A~660_combout  = (\rtl~7_combout  & (((\D_cache|BUS_data[31]~72_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~7_combout  & (\D_cache|RAM_A~223_q ))

	.dataa(\D_cache|RAM_A~223_q ),
	.datab(\D_cache|BUS_data[31]~72_combout ),
	.datac(\rtl~7_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~660_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~660 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~660 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~159 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~661_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~159 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~159 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~661 (
// Equation(s):
// \D_cache|RAM_A~661_combout  = (\rtl~8_combout  & (((\D_cache|BUS_data[31]~72_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~8_combout  & (\D_cache|RAM_A~159_q ))

	.dataa(\D_cache|RAM_A~159_q ),
	.datab(\D_cache|BUS_data[31]~72_combout ),
	.datac(\rtl~8_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~661_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~661 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~661 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~662 (
// Equation(s):
// \D_cache|RAM_A~662_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & (((\D_cache|RAM_B.raddr_a[1]~2_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_B.raddr_a[1]~2_combout  & (\D_cache|RAM_A~660_combout )) # 
// (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~661_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datab(\D_cache|RAM_A~660_combout ),
	.datac(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datad(\D_cache|RAM_A~661_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~662_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~662 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~662 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~255 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~663_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~255 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~255 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~663 (
// Equation(s):
// \D_cache|RAM_A~663_combout  = (\rtl~9_combout  & (((\D_cache|BUS_data[31]~72_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~9_combout  & (\D_cache|RAM_A~255_q ))

	.dataa(\D_cache|RAM_A~255_q ),
	.datab(\D_cache|BUS_data[31]~72_combout ),
	.datac(\rtl~9_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~663_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~663 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~663 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~664 (
// Equation(s):
// \D_cache|RAM_A~664_combout  = (\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~662_combout  & ((\D_cache|RAM_A~663_combout ))) # (!\D_cache|RAM_A~662_combout  & (\D_cache|RAM_A~659_combout )))) # (!\D_cache|RAM_B.raddr_a[0]~0_combout  & 
// (((\D_cache|RAM_A~662_combout ))))

	.dataa(\D_cache|RAM_A~659_combout ),
	.datab(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datac(\D_cache|RAM_A~662_combout ),
	.datad(\D_cache|RAM_A~663_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~664_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~664 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~664 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~95 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~665_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~95 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~95 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~665 (
// Equation(s):
// \D_cache|RAM_A~665_combout  = (\rtl~2_combout  & (((\D_cache|BUS_data[31]~72_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~2_combout  & (\D_cache|RAM_A~95_q ))

	.dataa(\D_cache|RAM_A~95_q ),
	.datab(\D_cache|BUS_data[31]~72_combout ),
	.datac(\rtl~2_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~665_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~665 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~665 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~63 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~666_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~63 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~63 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~666 (
// Equation(s):
// \D_cache|RAM_A~666_combout  = (\rtl~3_combout  & (((\D_cache|BUS_data[31]~72_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~3_combout  & (\D_cache|RAM_A~63_q ))

	.dataa(\D_cache|RAM_A~63_q ),
	.datab(\D_cache|BUS_data[31]~72_combout ),
	.datac(\rtl~3_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~666_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~666 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~666 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~31 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~667_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~31 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~667 (
// Equation(s):
// \D_cache|RAM_A~667_combout  = (\rtl~4_combout  & (((\D_cache|BUS_data[31]~72_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~4_combout  & (\D_cache|RAM_A~31_q ))

	.dataa(\D_cache|RAM_A~31_q ),
	.datab(\D_cache|BUS_data[31]~72_combout ),
	.datac(\rtl~4_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~667_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~667 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~667 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~668 (
// Equation(s):
// \D_cache|RAM_A~668_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & (((\D_cache|RAM_B.raddr_a[0]~0_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_B.raddr_a[0]~0_combout  & (\D_cache|RAM_A~666_combout )) # 
// (!\D_cache|RAM_B.raddr_a[0]~0_combout  & ((\D_cache|RAM_A~667_combout )))))

	.dataa(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datab(\D_cache|RAM_A~666_combout ),
	.datac(\D_cache|RAM_B.raddr_a[0]~0_combout ),
	.datad(\D_cache|RAM_A~667_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~668_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~668 .lut_mask = 16'hE5E0;
defparam \D_cache|RAM_A~668 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A~127 (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~669_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A~127 .is_wysiwyg = "true";
defparam \D_cache|RAM_A~127 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~669 (
// Equation(s):
// \D_cache|RAM_A~669_combout  = (\rtl~5_combout  & (((\D_cache|BUS_data[31]~72_combout  & !\D_cache|CPU_RW_reg~q )))) # (!\rtl~5_combout  & (\D_cache|RAM_A~127_q ))

	.dataa(\D_cache|RAM_A~127_q ),
	.datab(\D_cache|BUS_data[31]~72_combout ),
	.datac(\rtl~5_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~669_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~669 .lut_mask = 16'h0ACA;
defparam \D_cache|RAM_A~669 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~670 (
// Equation(s):
// \D_cache|RAM_A~670_combout  = (\D_cache|RAM_B.raddr_a[1]~2_combout  & ((\D_cache|RAM_A~668_combout  & ((\D_cache|RAM_A~669_combout ))) # (!\D_cache|RAM_A~668_combout  & (\D_cache|RAM_A~665_combout )))) # (!\D_cache|RAM_B.raddr_a[1]~2_combout  & 
// (((\D_cache|RAM_A~668_combout ))))

	.dataa(\D_cache|RAM_A~665_combout ),
	.datab(\D_cache|RAM_B.raddr_a[1]~2_combout ),
	.datac(\D_cache|RAM_A~668_combout ),
	.datad(\D_cache|RAM_A~669_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~670_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~670 .lut_mask = 16'hF838;
defparam \D_cache|RAM_A~670 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|RAM_A~671 (
// Equation(s):
// \D_cache|RAM_A~671_combout  = (\D_cache|CPU_req_reg~0_combout  & (\D_cache|RAM_A~664_combout )) # (!\D_cache|CPU_req_reg~0_combout  & ((\D_cache|RAM_A~670_combout )))

	.dataa(\D_cache|RAM_A~664_combout ),
	.datab(\D_cache|RAM_A~670_combout ),
	.datac(gnd),
	.datad(\D_cache|CPU_req_reg~0_combout ),
	.cin(gnd),
	.combout(\D_cache|RAM_A~671_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|RAM_A~671 .lut_mask = 16'hAACC;
defparam \D_cache|RAM_A~671 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \D_cache|RAM_A_out[31] (
	.clk(\clk~input_o ),
	.d(\D_cache|RAM_A~671_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D_cache|RAM_A_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \D_cache|RAM_A_out[31] .is_wysiwyg = "true";
defparam \D_cache|RAM_A_out[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[31]~91 (
// Equation(s):
// \D_cache|data_o[31]~91_combout  = (\D_cache|NO_CACHE~q  & (\D_cache|RAM_C [31])) # (!\D_cache|NO_CACHE~q  & (((\D_cache|VALID_A_out~q  & \D_cache|RAM_A_out [31]))))

	.dataa(\D_cache|RAM_C [31]),
	.datab(\D_cache|VALID_A_out~q ),
	.datac(\D_cache|RAM_A_out [31]),
	.datad(\D_cache|NO_CACHE~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[31]~91 .lut_mask = 16'hAAC0;
defparam \D_cache|data_o[31]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|data_o[31]~92 (
// Equation(s):
// \D_cache|data_o[31]~92_combout  = (!\D_cache|CPU_RW_reg~q  & ((\D_cache|ready_in~0_combout  & (\D_cache|BUS_data[31]~72_combout )) # (!\D_cache|ready_in~0_combout  & ((\D_cache|data_o[31]~91_combout )))))

	.dataa(\D_cache|BUS_data[31]~72_combout ),
	.datab(\D_cache|data_o[31]~91_combout ),
	.datac(\D_cache|ready_in~0_combout ),
	.datad(\D_cache|CPU_RW_reg~q ),
	.cin(gnd),
	.combout(\D_cache|data_o[31]~92_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|data_o[31]~92 .lut_mask = 16'h00AC;
defparam \D_cache|data_o[31]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \D_cache|ready_o~0 (
// Equation(s):
// \D_cache|ready_o~0_combout  = ((\bus_control_0|grant[1]~1_combout  & \memory|ready~q )) # (!\D_cache|BUS_req~1_combout )

	.dataa(\bus_control_0|grant[1]~1_combout ),
	.datab(\memory|ready~q ),
	.datac(gnd),
	.datad(\D_cache|BUS_req~1_combout ),
	.cin(gnd),
	.combout(\D_cache|ready_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \D_cache|ready_o~0 .lut_mask = 16'h88FF;
defparam \D_cache|ready_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \CPU_stall_in~input (
	.i(CPU_stall_in),
	.ibar(gnd),
	.o(\CPU_stall_in~input_o ));
// synopsys translate_off
defparam \CPU_stall_in~input .bus_hold = "false";
defparam \CPU_stall_in~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
