Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" in Library work.
Entity <projeto> compiled.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 37. parse error, unexpected FUNCTION
--> 

Total memory usage is 132160 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" in Library work.
Entity <projeto> compiled.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 41. parse error, unexpected TOKBEGIN, expecting AFFECT or SEMICOLON
--> 

Total memory usage is 131584 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" in Library work.
Entity <projeto> compiled.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 42. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 42. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 43. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 43. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 44. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 44. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 45. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 45. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 47. parse error, unexpected IDENTIFIER, expecting IF
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 61. Undefined symbol 'transistor'.
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 62. Undefined symbol 'contador'.
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 63. Undefined symbol 'uni'.
ERROR:HDLParsers:1209 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 65. contador: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 66. uni: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 72. parse error, unexpected IDENTIFIER, expecting SEMICOLON
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 78. parse error, unexpected PROCESS, expecting SEMICOLON
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 80. Undefined symbol 'segmento'.
ERROR:HDLParsers:1209 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 80. segmento: Undefined symbol (last report in this block)
WARNING:HDLParsers:523 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 82. The function decodificador does not contain any return statement.
ERROR:HDLParsers:3011 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 82. End Identifier Behavioral does not match declaration, decodificador.
WARNING:HDLParsers:3310 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 82. Function decodificador is not pure.  VHDL 87 allowed this; VHDL 93 requires the keyword IMPURE.
ERROR:HDLParsers:3524 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 02/P2 - VHDL/projeto.vhd" Line 83. Unexpected end of line.
--> 

Total memory usage is 132416 kilobytes

Number of errors   :   20 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 42. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 42. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 43. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 43. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 44. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 44. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 45. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 45. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 46. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 46. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 47. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 47. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 48. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 48. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 49. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 49. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 50. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 50. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 51. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 51. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 53. parse error, unexpected IDENTIFIER, expecting IF
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 67. Undefined symbol 'transistor'.
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 68. Undefined symbol 'contador'.
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 69. Undefined symbol 'uni'.
ERROR:HDLParsers:1209 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 71. contador: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 72. uni: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 78. parse error, unexpected IDENTIFIER, expecting SEMICOLON
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 84. parse error, unexpected PROCESS, expecting SEMICOLON
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 86. Undefined symbol 'segmento'.
ERROR:HDLParsers:1209 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 86. segmento: Undefined symbol (last report in this block)
WARNING:HDLParsers:523 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 88. The function decodificador does not contain any return statement.
ERROR:HDLParsers:3011 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 88. End Identifier Behavioral does not match declaration, decodificador.
WARNING:HDLParsers:3310 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 88. Function decodificador is not pure.  VHDL 87 allowed this; VHDL 93 requires the keyword IMPURE.
ERROR:HDLParsers:3524 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 89. Unexpected end of line.
--> 

Total memory usage is 132796 kilobytes

Number of errors   :   32 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" in Library work.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 32. parse error, unexpected ENTITY
--> 

Total memory usage is 131968 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 42. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 42. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 43. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 43. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 44. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 44. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 45. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 45. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 46. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 46. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 47. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 47. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 48. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 48. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 49. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 49. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 50. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 50. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:410 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 51. Variable 'saida' saida is at left hand side of signal assignment statement.
ERROR:HDLParsers:3472 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 51. Signal Assignment statement can not be used inside function body.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 53. parse error, unexpected IDENTIFIER, expecting IF
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 67. Undefined symbol 'transistor'.
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 68. Undefined symbol 'contador'.
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 69. Undefined symbol 'uni'.
ERROR:HDLParsers:1209 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 71. contador: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 72. uni: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 78. parse error, unexpected IDENTIFIER, expecting SEMICOLON
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 84. parse error, unexpected PROCESS, expecting SEMICOLON
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 86. Undefined symbol 'segmento'.
ERROR:HDLParsers:1209 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 86. segmento: Undefined symbol (last report in this block)
WARNING:HDLParsers:523 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 88. The function decodificador does not contain any return statement.
ERROR:HDLParsers:3011 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 88. End Identifier Behavioral does not match declaration, decodificador.
WARNING:HDLParsers:3310 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 88. Function decodificador is not pure.  VHDL 87 allowed this; VHDL 93 requires the keyword IMPURE.
ERROR:HDLParsers:3524 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 89. Unexpected end of line.
--> 

Total memory usage is 132352 kilobytes

Number of errors   :   32 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 56. parse error, unexpected SIGNAL, expecting SEMICOLON
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 68. Undefined symbol 'transistor'.
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 69. Undefined symbol 'contador'.
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 70. Undefined symbol 'uni'.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 71. parse error, unexpected ELSIF, expecting END
ERROR:HDLParsers:1209 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 80. contador: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 81. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 87. Undefined symbol 'segmento'.
ERROR:HDLParsers:1209 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 87. segmento: Undefined symbol (last report in this block)
WARNING:HDLParsers:523 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 89. The function decodificador does not contain any return statement.
ERROR:HDLParsers:3011 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 89. End Identifier Behavioral does not match declaration, decodificador.
ERROR:HDLParsers:3524 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 90. Unexpected end of line.
--> 

Total memory usage is 132096 kilobytes

Number of errors   :   11 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
ERROR:HDLParsers:800 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 57. Type of transistor is incompatible with type of 1.
ERROR:HDLParsers:800 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 68. Type of transistor is incompatible with type of 1.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 79. parse error, unexpected IDENTIFIER, expecting SEMICOLON
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 87. Undefined symbol 'saida'.
--> 

Total memory usage is 131776 kilobytes

Number of errors   :    4 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
ERROR:HDLParsers:800 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 68. Type of transistor is incompatible with type of 1.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 79. parse error, unexpected IDENTIFIER, expecting SEMICOLON
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 87. Undefined symbol 'saida'.
--> 

Total memory usage is 132096 kilobytes

Number of errors   :    3 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 79. parse error, unexpected IDENTIFIER, expecting SEMICOLON
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 87. Undefined symbol 'saida'.
--> 

Total memory usage is 132032 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" in Library work.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 79. parse error, unexpected IDENTIFIER, expecting SEMICOLON
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 87. Undefined symbol 'saida'.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax for Simulation".

Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" in Library isim_temp.
Entity <projeto> compiled.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 79. parse error, unexpected IDENTIFIER, expecting SEMICOLON
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 87. Undefined symbol 'saida'.
Parsing "projeto_stx.prj": 0.08
ERROR: vhpcomp failed
Process "Check Syntax for Simulation" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" Line 79. parse error, unexpected IDENTIFIER, expecting SEMICOLON
--> 

Total memory usage is 132224 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <Behavioral>).
INFO:Xst:1304 - Contents of register <transistor> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd".
WARNING:Xst:1306 - Output <unidade> is never assigned.
WARNING:Xst:646 - Signal <transistor> is assigned but never used.
    Found 16x8-bit ROM for signal <$n0011>.
    Found 26-bit up counter for signal <contador>.
    Found 8-bit register for signal <segmento>.
    Found 4-bit up counter for signal <uni>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   8 D-type flip-flop(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Counters                         : 2
 26-bit up counter                 : 1
 4-bit up counter                  : 1
# Registers                        : 1
 8-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Program Files (x86)/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      27  out of   4656     0%  
 Number of Slice Flip Flops:            38  out of   9312     0%  
 Number of 4 input LUTs:                51  out of   9312     0%  
 Number of bonded IOBs:                 11  out of    232     4%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 38    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.844ns (Maximum Frequency: 101.585MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.986ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
"c:\users\eg\onedrive\faculdade\s13\linguagens e descrição de hardware\aula
03\p1 - display/_ngo" -nt timestamp -i -p xc3s500e-fg320-4 projeto.ngc
projeto.ngd 

Reading NGO file 'C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de
Hardware/Aula 03/P1 - Display/projeto.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <transistor> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd".
    Found 16x8-bit ROM for signal <$n0011>.
    Found 26-bit up counter for signal <contador>.
    Found 8-bit register for signal <segmento>.
    Found 4-bit up counter for signal <uni>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   8 D-type flip-flop(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Counters                         : 2
 26-bit up counter                 : 1
 4-bit up counter                  : 1
# Registers                        : 1
 8-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Program Files (x86)/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      27  out of   4656     0%  
 Number of Slice Flip Flops:            38  out of   9312     0%  
 Number of 4 input LUTs:                51  out of   9312     0%  
 Number of bonded IOBs:                 11  out of    232     4%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 38    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.844ns (Maximum Frequency: 101.585MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.986ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
"c:\users\eg\onedrive\faculdade\s13\linguagens e descrição de hardware\aula
03\p1 - display/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4
projeto.ngc projeto.ngd 

Reading NGO file 'C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de
Hardware/Aula 03/P1 - Display/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
"c:\users\eg\onedrive\faculdade\s13\linguagens e descrição de hardware\aula
03\p1 - display/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4
projeto.ngc projeto.ngd 

Reading NGO file 'C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de
Hardware/Aula 03/P1 - Display/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s500efg320-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          30 out of   9,312    1%
  Number of 4 input LUTs:              49 out of   9,312    1%
Logic Distribution:
  Number of occupied Slices:                           27 out of   4,656    1%
    Number of Slices containing only related logic:      27 out of      27  100%
    Number of Slices containing unrelated logic:          0 out of      27    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             51 out of   9,312    1%
  Number used as logic:                 49
  Number used as a route-thru:           2
  Number of bonded IOBs:               11 out of     232    4%
    IOB Flip Flops:                     8
  Number of GCLKs:                     1 out of      24    4%

Total equivalent gate count for design:  757
Additional JTAG gate count for IOBs:  528
Peak Memory Usage:  182 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "projeto_map.mrp" for details.




Started process "Place & Route".




Constraints file: projeto.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Program Files (x86)/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.13 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 24      4%
   Number of External IBUFs            2 out of 232     1%
      Number of LOCed IBUFs            2 out of 2     100%

   Number of External IOBs             9 out of 176     5%
      Number of LOCed IOBs             9 out of 9     100%

   Number of Slices                   27 out of 4656    1%
      Number of SLICEMs                0 out of 2328    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989701) REAL time: 3 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.2
......
..........


Phase 3.2 (Checksum:98b3f8) REAL time: 4 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.8
.
.
Phase 5.8 (Checksum:98ff16) REAL time: 4 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 4 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 4 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 4 secs 

Writing design to file projeto.ncd


Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 4 secs 

Starting Router

Phase 1: 263 unrouted;       REAL time: 6 secs 

Phase 2: 239 unrouted;       REAL time: 6 secs 

Phase 3: 50 unrouted;       REAL time: 6 secs 

Phase 4: 50 unrouted; (5232)      REAL time: 6 secs 

Phase 5: 60 unrouted; (602)      REAL time: 6 secs 

Phase 6: 62 unrouted; (0)      REAL time: 6 secs 

Phase 7: 0 unrouted; (0)      REAL time: 6 secs 

Phase 8: 0 unrouted; (0)      REAL time: 6 secs 


Total REAL time to Router completion: 6 secs 
Total CPU time to Router completion: 5 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clock_BUFGP | BUFGMUX_X1Y11| No   |   24 |  0.020     |  1.070      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clock = PERIOD TIMEGRP "clock" 10 ns H | 10.000ns   | 9.909ns    | 14   
  IGH 50%                                   |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 6 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  159 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file projeto.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Program Files (x86)/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Analysis completed Wed Mar 20 20:04:29 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 3 secs 


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <transistor> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd".
    Found 16x8-bit ROM for signal <$n0013>.
    Found 26-bit up counter for signal <contador>.
    Found 8-bit register for signal <segmento>.
    Found 4-bit up counter for signal <uni>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   8 D-type flip-flop(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Counters                         : 2
 26-bit up counter                 : 1
 4-bit up counter                  : 1
# Registers                        : 1
 8-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Program Files (x86)/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      27  out of   4656     0%  
 Number of Slice Flip Flops:            38  out of   9312     0%  
 Number of 4 input LUTs:                51  out of   9312     0%  
 Number of bonded IOBs:                 11  out of    232     4%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 38    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.844ns (Maximum Frequency: 101.585MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.986ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
"c:\users\eg\onedrive\faculdade\s13\linguagens e descrição de hardware\aula
03\p1 - display/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4
projeto.ngc projeto.ngd 

Reading NGO file 'C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de
Hardware/Aula 03/P1 - Display/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Map".

Using target part "3s500efg320-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          30 out of   9,312    1%
  Number of 4 input LUTs:              49 out of   9,312    1%
Logic Distribution:
  Number of occupied Slices:                           27 out of   4,656    1%
    Number of Slices containing only related logic:      27 out of      27  100%
    Number of Slices containing unrelated logic:          0 out of      27    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             51 out of   9,312    1%
  Number used as logic:                 49
  Number used as a route-thru:           2
  Number of bonded IOBs:               11 out of     232    4%
    IOB Flip Flops:                     8
  Number of GCLKs:                     1 out of      24    4%

Total equivalent gate count for design:  757
Additional JTAG gate count for IOBs:  528
Peak Memory Usage:  181 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "projeto_map.mrp" for details.




Started process "Place & Route".




Constraints file: projeto.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Program Files (x86)/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.13 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 24      4%
   Number of External IBUFs            2 out of 232     1%
      Number of LOCed IBUFs            2 out of 2     100%

   Number of External IOBs             9 out of 176     5%
      Number of LOCed IOBs             9 out of 9     100%

   Number of Slices                   27 out of 4656    1%
      Number of SLICEMs                0 out of 2328    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989701) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
......
..........


Phase 3.2 (Checksum:98b3f8) REAL time: 4 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.8
.
.
Phase 5.8 (Checksum:98fcbe) REAL time: 4 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 4 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 4 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 4 secs 

Writing design to file projeto.ncd


Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 4 secs 

Starting Router

Phase 1: 265 unrouted;       REAL time: 5 secs 

Phase 2: 241 unrouted;       REAL time: 5 secs 

Phase 3: 54 unrouted;       REAL time: 5 secs 

Phase 4: 54 unrouted; (3272)      REAL time: 5 secs 

Phase 5: 64 unrouted; (118)      REAL time: 5 secs 

Phase 6: 66 unrouted; (0)      REAL time: 5 secs 

Phase 7: 0 unrouted; (0)      REAL time: 5 secs 

Phase 8: 0 unrouted; (0)      REAL time: 5 secs 


Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 5 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clock_BUFGP | BUFGMUX_X1Y11| No   |   24 |  0.020     |  1.070      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clock = PERIOD TIMEGRP "clock" 10 ns H | 10.000ns   | 9.933ns    | 14   
  IGH 50%                                   |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  158 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file projeto.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Program Files (x86)/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Analysis completed Wed Mar 20 20:08:47 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
"c:\users\eg\onedrive\faculdade\s13\linguagens e descrição de hardware\aula
03\p1 - display/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4
projeto.ngc projeto.ngd 

Reading NGO file 'C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de
Hardware/Aula 03/P1 - Display/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s500efg320-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          30 out of   9,312    1%
  Number of 4 input LUTs:              49 out of   9,312    1%
Logic Distribution:
  Number of occupied Slices:                           27 out of   4,656    1%
    Number of Slices containing only related logic:      27 out of      27  100%
    Number of Slices containing unrelated logic:          0 out of      27    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             51 out of   9,312    1%
  Number used as logic:                 49
  Number used as a route-thru:           2
  Number of bonded IOBs:               11 out of     232    4%
    IOB Flip Flops:                     8
  Number of GCLKs:                     1 out of      24    4%

Total equivalent gate count for design:  757
Additional JTAG gate count for IOBs:  528
Peak Memory Usage:  181 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "projeto_map.mrp" for details.




Started process "Place & Route".




Constraints file: projeto.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Program Files (x86)/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.13 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 24      4%
   Number of External IBUFs            2 out of 232     1%
      Number of LOCed IBUFs            2 out of 2     100%

   Number of External IOBs             9 out of 176     5%
      Number of LOCed IOBs             9 out of 9     100%

   Number of Slices                   27 out of 4656    1%
      Number of SLICEMs                0 out of 2328    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989701) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
.
.
Phase 5.8 (Checksum:98fafc) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Writing design to file projeto.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 265 unrouted;       REAL time: 4 secs 

Phase 2: 240 unrouted;       REAL time: 4 secs 

Phase 3: 54 unrouted;       REAL time: 4 secs 

Phase 4: 54 unrouted; (3272)      REAL time: 4 secs 

Phase 5: 64 unrouted; (118)      REAL time: 4 secs 

Phase 6: 66 unrouted; (0)      REAL time: 4 secs 

Phase 7: 0 unrouted; (0)      REAL time: 4 secs 

Phase 8: 0 unrouted; (0)      REAL time: 4 secs 


Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clock_BUFGP | BUFGMUX_X2Y11| No   |   24 |  0.020     |  1.070      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clock = PERIOD TIMEGRP "clock" 10 ns H | 10.000ns   | 9.933ns    | 14   
  IGH 50%                                   |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  159 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file projeto.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Program Files (x86)/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Analysis completed Wed Mar 20 20:11:06 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax for Simulation".

Compiling vhdl file "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd" in Library isim_temp.
Entity <projeto> compiled.
Entity <projeto> (Architecture <Behavioral>) compiled.
Parsing "projeto_stx.prj": 0.03


Project Navigator Auto-Make Log File
-------------------------------------






Plugin HSimPlugin couldn't be found

Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/PROJETO is now defined in a different file: was C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd, now is C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd
WARNING:HDLParsers:3215 - Unit work/PROJETO/BEHAVIORAL is now defined in a different file: was C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 03/P1 - Display/projeto.vhd, now is C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd
Compiling vhdl file "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <transistor> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd".
    Found 16x8-bit ROM for signal <$n0013>.
    Found 26-bit up counter for signal <contador>.
    Found 8-bit register for signal <segmento>.
    Found 4-bit up counter for signal <uni>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   8 D-type flip-flop(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Counters                         : 2
 26-bit up counter                 : 1
 4-bit up counter                  : 1
# Registers                        : 1
 8-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Users/Felipe/Desktop/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      27  out of   4656     0%  
 Number of Slice Flip Flops:            38  out of   9312     0%  
 Number of 4 input LUTs:                51  out of   9312     0%  
 Number of bonded IOBs:                 11  out of    232     4%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 38    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.844ns (Maximum Frequency: 101.585MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.986ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\users\felipe\desktop\p1 -
display/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4 projeto.ngc
projeto.ngd 

Reading NGO file 'C:/Users/Felipe/Desktop/P1 - Display/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Map".

Using target part "3s500efg320-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          30 out of   9,312    1%
  Number of 4 input LUTs:              49 out of   9,312    1%
Logic Distribution:
  Number of occupied Slices:                           27 out of   4,656    1%
    Number of Slices containing only related logic:      27 out of      27  100%
    Number of Slices containing unrelated logic:          0 out of      27    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             51 out of   9,312    1%
  Number used as logic:                 49
  Number used as a route-thru:           2
  Number of bonded IOBs:               11 out of     232    4%
    IOB Flip Flops:                     8
  Number of GCLKs:                     1 out of      24    4%

Total equivalent gate count for design:  757
Additional JTAG gate count for IOBs:  528
Peak Memory Usage:  191 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "projeto_map.mrp" for details.




Started process "Place & Route".




Constraints file: projeto.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.13 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 24      4%
   Number of External IBUFs            2 out of 232     1%
      Number of LOCed IBUFs            2 out of 2     100%

   Number of External IOBs             9 out of 176     5%
      Number of LOCed IOBs             9 out of 9     100%

   Number of Slices                   27 out of 4656    1%
      Number of SLICEMs                0 out of 2328    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989701) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
.
.
Phase 5.8 (Checksum:98fafc) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Writing design to file projeto.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 265 unrouted;       REAL time: 4 secs 

Phase 2: 240 unrouted;       REAL time: 4 secs 

Phase 3: 54 unrouted;       REAL time: 4 secs 

Phase 4: 54 unrouted; (3272)      REAL time: 4 secs 

Phase 5: 64 unrouted; (118)      REAL time: 4 secs 

Phase 6: 66 unrouted; (0)      REAL time: 4 secs 

Phase 7: 0 unrouted; (0)      REAL time: 4 secs 

Phase 8: 0 unrouted; (0)      REAL time: 5 secs 


Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clock_BUFGP | BUFGMUX_X2Y11| No   |   24 |  0.020     |  1.070      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clock = PERIOD TIMEGRP "clock" 10 ns H | 10.000ns   | 9.933ns    | 14   
  IGH 50%                                   |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  167 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file projeto.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Analysis completed Wed Mar 20 20:29:35 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <transistor> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd".
    Found 16x8-bit ROM for signal <$n0011>.
    Found 8-bit register for signal <segmento>.
    Found 4-bit up counter for signal <uni>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Counters                         : 1
 4-bit up counter                  : 1
# Registers                        : 1
 8-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Users/Felipe/Desktop/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       7  out of   4656     0%  
 Number of Slice Flip Flops:            12  out of   9312     0%  
 Number of 4 input LUTs:                11  out of   9312     0%  
 Number of bonded IOBs:                 11  out of    232     4%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 12    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.570ns (Maximum Frequency: 280.112MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.986ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\users\felipe\desktop\p1 -
display/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4 projeto.ngc
projeto.ngd 

Reading NGO file 'C:/Users/Felipe/Desktop/P1 - Display/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s500efg320-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:           4 out of   9,312    1%
  Number of 4 input LUTs:              11 out of   9,312    1%
Logic Distribution:
  Number of occupied Slices:                            6 out of   4,656    1%
    Number of Slices containing only related logic:       6 out of       6  100%
    Number of Slices containing unrelated logic:          0 out of       6    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          11 out of   9,312    1%
  Number of bonded IOBs:               11 out of     232    4%
    IOB Flip Flops:                     8
  Number of GCLKs:                     1 out of      24    4%

Total equivalent gate count for design:  165
Additional JTAG gate count for IOBs:  528
Peak Memory Usage:  190 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "projeto_map.mrp" for details.




Started process "Place & Route".




Constraints file: projeto.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.13 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 24      4%
   Number of External IBUFs            2 out of 232     1%
      Number of LOCed IBUFs            1 out of 2      50%

   Number of External IOBs             9 out of 176     5%
      Number of LOCed IOBs             9 out of 9     100%

   Number of Slices                    6 out of 4656    1%
      Number of SLICEMs                0 out of 2328    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896c7) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
.
.
Phase 5.8 (Checksum:98c76c) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Writing design to file projeto.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 75 unrouted;       REAL time: 4 secs 

Phase 2: 64 unrouted;       REAL time: 4 secs 

Phase 3: 12 unrouted;       REAL time: 4 secs 

Phase 4: 12 unrouted; (0)      REAL time: 4 secs 

Phase 5: 12 unrouted; (0)      REAL time: 4 secs 

Phase 6: 12 unrouted; (0)      REAL time: 4 secs 

Phase 7: 0 unrouted; (0)      REAL time: 4 secs 

Phase 8: 0 unrouted; (0)      REAL time: 4 secs 


Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clock_BUFGP |  BUFGMUX_X2Y1| No   |   10 |  0.020     |  1.070      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clock = PERIOD TIMEGRP "clock" 10 ns H | 10.000ns   | 5.566ns    | 1    
  IGH 50%                                   |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 4 secs 

Peak Memory Usage:  167 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file projeto.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Analysis completed Wed Mar 20 20:39:43 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\users\felipe\desktop\p1 -
display/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4 projeto.ngc
projeto.ngd 

Reading NGO file 'C:/Users/Felipe/Desktop/P1 - Display/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s500efg320-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:           4 out of   9,312    1%
  Number of 4 input LUTs:              11 out of   9,312    1%
Logic Distribution:
  Number of occupied Slices:                            6 out of   4,656    1%
    Number of Slices containing only related logic:       6 out of       6  100%
    Number of Slices containing unrelated logic:          0 out of       6    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          11 out of   9,312    1%
  Number of bonded IOBs:               11 out of     232    4%
    IOB Flip Flops:                     8
  Number of GCLKs:                     1 out of      24    4%

Total equivalent gate count for design:  165
Additional JTAG gate count for IOBs:  528
Peak Memory Usage:  190 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "projeto_map.mrp" for details.




Started process "Place & Route".




Constraints file: projeto.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.13 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 24      4%
   Number of External IBUFs            2 out of 232     1%
      Number of LOCed IBUFs            2 out of 2     100%

   Number of External IOBs             9 out of 176     5%
      Number of LOCed IOBs             9 out of 9     100%

   Number of Slices                    6 out of 4656    1%
      Number of SLICEMs                0 out of 2328    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896c7) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
......
..........


Phase 3.2 (Checksum:98b4b2) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
.
.
Phase 5.8 (Checksum:98d3ba) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Writing design to file projeto.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 75 unrouted;       REAL time: 4 secs 

Phase 2: 65 unrouted;       REAL time: 4 secs 

Phase 3: 14 unrouted;       REAL time: 4 secs 

Phase 4: 14 unrouted; (0)      REAL time: 4 secs 

Phase 5: 14 unrouted; (0)      REAL time: 4 secs 

Phase 6: 14 unrouted; (0)      REAL time: 4 secs 

Phase 7: 0 unrouted; (0)      REAL time: 4 secs 

Phase 8: 0 unrouted; (0)      REAL time: 4 secs 


Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clock_BUFGP | BUFGMUX_X2Y10| No   |   10 |  0.020     |  1.070      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clock = PERIOD TIMEGRP "clock" 10 ns H | 10.000ns   | 4.903ns    | 1    
  IGH 50%                                   |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 4 secs 

Peak Memory Usage:  167 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file projeto.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Analysis completed Wed Mar 20 20:44:43 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax for Simulation".

Compiling vhdl file "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd" in Library isim_temp.
Entity <projeto> compiled.
ERROR:HDLParsers:808 - "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd" Line 79. = can not have such operands in this context.
ERROR:HDLParsers:164 - "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd" Line 83. parse error, unexpected SEMICOLON, expecting THEN
Parsing "projeto_stx.prj": 0.02
ERROR: vhpcomp failed
Process "Check Syntax for Simulation" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax for Simulation".

Compiling vhdl file "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd" in Library isim_temp.
Entity <projeto> compiled.
ERROR:HDLParsers:164 - "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd" Line 83. parse error, unexpected SEMICOLON, expecting THEN
Parsing "projeto_stx.prj": 0.02
ERROR: vhpcomp failed
Process "Check Syntax for Simulation" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax for Simulation".

Compiling vhdl file "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd" in Library isim_temp.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.
Parsing "projeto_stx.prj": 0.02


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <transistor> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd".
    Found 16x8-bit ROM for signal <$n0014>.
    Found 26-bit up counter for signal <contador>.
    Found 1-bit register for signal <estado<0>>.
    Found 8-bit register for signal <segmento>.
    Found 4-bit up counter for signal <uni>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Counters                         : 2
 26-bit up counter                 : 1
 4-bit up counter                  : 1
# Registers                        : 2
 1-bit register                    : 1
 8-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Users/Felipe/Desktop/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      28  out of   4656     0%  
 Number of Slice Flip Flops:            39  out of   9312     0%  
 Number of 4 input LUTs:                52  out of   9312     0%  
 Number of bonded IOBs:                 12  out of    232     5%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.128ns (Maximum Frequency: 140.292MHz)
   Minimum input arrival time before clock: 7.706ns
   Maximum output required time after clock: 7.986ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\users\felipe\desktop\p1 -
display/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4 projeto.ngc
projeto.ngd 

Reading NGO file 'C:/Users/Felipe/Desktop/P1 - Display/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s500efg320-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          31 out of   9,312    1%
  Number of 4 input LUTs:              52 out of   9,312    1%
Logic Distribution:
  Number of occupied Slices:                           29 out of   4,656    1%
    Number of Slices containing only related logic:      29 out of      29  100%
    Number of Slices containing unrelated logic:          0 out of      29    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          52 out of   9,312    1%
  Number of bonded IOBs:               12 out of     232    5%
    IOB Flip Flops:                     8
  Number of GCLKs:                     1 out of      24    4%

Total equivalent gate count for design:  783
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  190 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "projeto_map.mrp" for details.




Started process "Place & Route".




Constraints file: projeto.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.13 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 24      4%
   Number of External IBUFs            3 out of 232     1%
      Number of LOCed IBUFs            3 out of 3     100%

   Number of External IOBs             9 out of 176     5%
      Number of LOCed IOBs             9 out of 9     100%

   Number of Slices                   29 out of 4656    1%
      Number of SLICEMs                0 out of 2328    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989710) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
....
.
Phase 5.8 (Checksum:99008d) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Writing design to file projeto.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 265 unrouted;       REAL time: 4 secs 

Phase 2: 239 unrouted;       REAL time: 4 secs 

Phase 3: 32 unrouted;       REAL time: 4 secs 

Phase 4: 32 unrouted; (0)      REAL time: 4 secs 

Phase 5: 32 unrouted; (0)      REAL time: 4 secs 

Phase 6: 32 unrouted; (0)      REAL time: 4 secs 

Phase 7: 0 unrouted; (0)      REAL time: 4 secs 

Phase 8: 0 unrouted; (0)      REAL time: 4 secs 


Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clock_BUFGP | BUFGMUX_X2Y11| No   |   25 |  0.021     |  1.071      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clock = PERIOD TIMEGRP "clock" 10 ns H | 10.000ns   | 7.370ns    | 2    
  IGH 50%                                   |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  168 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file projeto.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Analysis completed Wed Mar 20 21:28:42 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <transistor> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd".
    Found 16x8-bit ROM for signal <$n0014>.
    Found 26-bit up counter for signal <contador>.
    Found 1-bit register for signal <estado<0>>.
    Found 8-bit register for signal <segmento>.
    Found 4-bit up counter for signal <uni>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Counters                         : 2
 26-bit up counter                 : 1
 4-bit up counter                  : 1
# Registers                        : 2
 1-bit register                    : 1
 8-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Users/Felipe/Desktop/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      28  out of   4656     0%  
 Number of Slice Flip Flops:            39  out of   9312     0%  
 Number of 4 input LUTs:                52  out of   9312     0%  
 Number of bonded IOBs:                 12  out of    232     5%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.128ns (Maximum Frequency: 140.292MHz)
   Minimum input arrival time before clock: 7.706ns
   Maximum output required time after clock: 7.986ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\users\felipe\desktop\p1 -
display/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4 projeto.ngc
projeto.ngd 

Reading NGO file 'C:/Users/Felipe/Desktop/P1 - Display/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s500efg320-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          31 out of   9,312    1%
  Number of 4 input LUTs:              52 out of   9,312    1%
Logic Distribution:
  Number of occupied Slices:                           29 out of   4,656    1%
    Number of Slices containing only related logic:      29 out of      29  100%
    Number of Slices containing unrelated logic:          0 out of      29    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          52 out of   9,312    1%
  Number of bonded IOBs:               12 out of     232    5%
    IOB Flip Flops:                     8
  Number of GCLKs:                     1 out of      24    4%

Total equivalent gate count for design:  783
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  190 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "projeto_map.mrp" for details.




Started process "Place & Route".




Constraints file: projeto.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.13 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 24      4%
   Number of External IBUFs            3 out of 232     1%
      Number of LOCed IBUFs            3 out of 3     100%

   Number of External IOBs             9 out of 176     5%
      Number of LOCed IOBs             9 out of 9     100%

   Number of Slices                   29 out of 4656    1%
      Number of SLICEMs                0 out of 2328    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989710) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
....
.
Phase 5.8 (Checksum:99008d) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Writing design to file projeto.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 265 unrouted;       REAL time: 4 secs 

Phase 2: 239 unrouted;       REAL time: 4 secs 

Phase 3: 32 unrouted;       REAL time: 4 secs 

Phase 4: 32 unrouted; (0)      REAL time: 4 secs 

Phase 5: 32 unrouted; (0)      REAL time: 4 secs 

Phase 6: 32 unrouted; (0)      REAL time: 4 secs 

Phase 7: 0 unrouted; (0)      REAL time: 4 secs 

Phase 8: 0 unrouted; (0)      REAL time: 4 secs 


Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clock_BUFGP | BUFGMUX_X2Y11| No   |   25 |  0.021     |  1.071      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clock = PERIOD TIMEGRP "clock" 10 ns H | 10.000ns   | 7.370ns    | 2    
  IGH 50%                                   |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 4 secs 

Peak Memory Usage:  168 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file projeto.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Analysis completed Wed Mar 20 21:29:21 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <transistor> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd".
    Found 16x8-bit ROM for signal <$n0016>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0013>.
    Found 26-bit up counter for signal <contador>.
    Found 1-bit register for signal <estado<0>>.
    Found 8-bit register for signal <segmento>.
    Found 4-bit up counter for signal <uni>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Counters                         : 2
 26-bit up counter                 : 1
 4-bit up counter                  : 1
# Registers                        : 2
 1-bit register                    : 1
 8-bit register                    : 1
# Multiplexers                     : 1
 1-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Users/Felipe/Desktop/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      35  out of   4656     0%  
 Number of Slice Flip Flops:            39  out of   9312     0%  
 Number of 4 input LUTs:                53  out of   9312     0%  
 Number of bonded IOBs:                 12  out of    232     5%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.699ns (Maximum Frequency: 114.956MHz)
   Minimum input arrival time before clock: 7.706ns
   Maximum output required time after clock: 7.986ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\users\felipe\desktop\p1 -
display/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4 projeto.ngc
projeto.ngd 

Reading NGO file 'C:/Users/Felipe/Desktop/P1 - Display/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s500efg320-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          31 out of   9,312    1%
  Number of 4 input LUTs:              53 out of   9,312    1%
Logic Distribution:
  Number of occupied Slices:                           30 out of   4,656    1%
    Number of Slices containing only related logic:      30 out of      30  100%
    Number of Slices containing unrelated logic:          0 out of      30    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          53 out of   9,312    1%
  Number of bonded IOBs:               12 out of     232    5%
    IOB Flip Flops:                     8
  Number of GCLKs:                     1 out of      24    4%

Total equivalent gate count for design:  789
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  190 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "projeto_map.mrp" for details.




Started process "Place & Route".




Constraints file: projeto.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.13 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 24      4%
   Number of External IBUFs            3 out of 232     1%
      Number of LOCed IBUFs            3 out of 3     100%

   Number of External IOBs             9 out of 176     5%
      Number of LOCed IOBs             9 out of 9     100%

   Number of Slices                   30 out of 4656    1%
      Number of SLICEMs                0 out of 2328    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989715) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
....
.
Phase 5.8 (Checksum:99016e) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Writing design to file projeto.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 268 unrouted;       REAL time: 4 secs 

Phase 2: 242 unrouted;       REAL time: 4 secs 

Phase 3: 23 unrouted;       REAL time: 4 secs 

Phase 4: 23 unrouted; (0)      REAL time: 4 secs 

Phase 5: 23 unrouted; (0)      REAL time: 4 secs 

Phase 6: 23 unrouted; (0)      REAL time: 4 secs 

Phase 7: 0 unrouted; (0)      REAL time: 4 secs 

Phase 8: 0 unrouted; (0)      REAL time: 4 secs 


Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clock_BUFGP | BUFGMUX_X2Y11| No   |   25 |  0.021     |  1.071      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clock = PERIOD TIMEGRP "clock" 10 ns H | 10.000ns   | 8.043ns    | 3    
  IGH 50%                                   |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  168 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file projeto.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Analysis completed Wed Mar 20 21:35:27 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <transistor> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd".
    Found 16x8-bit ROM for signal <$n0016>.
    Found 26-bit up counter for signal <contador>.
    Found 1-bit register for signal <estado<0>>.
    Found 8-bit register for signal <segmento>.
    Found 4-bit up counter for signal <uni>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Counters                         : 2
 26-bit up counter                 : 1
 4-bit up counter                  : 1
# Registers                        : 2
 1-bit register                    : 1
 8-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Users/Felipe/Desktop/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      28  out of   4656     0%  
 Number of Slice Flip Flops:            39  out of   9312     0%  
 Number of 4 input LUTs:                52  out of   9312     0%  
 Number of bonded IOBs:                 12  out of    232     5%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.128ns (Maximum Frequency: 140.292MHz)
   Minimum input arrival time before clock: 7.706ns
   Maximum output required time after clock: 7.986ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\users\felipe\desktop\p1 -
display/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4 projeto.ngc
projeto.ngd 

Reading NGO file 'C:/Users/Felipe/Desktop/P1 - Display/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s500efg320-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          31 out of   9,312    1%
  Number of 4 input LUTs:              52 out of   9,312    1%
Logic Distribution:
  Number of occupied Slices:                           29 out of   4,656    1%
    Number of Slices containing only related logic:      29 out of      29  100%
    Number of Slices containing unrelated logic:          0 out of      29    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          52 out of   9,312    1%
  Number of bonded IOBs:               12 out of     232    5%
    IOB Flip Flops:                     8
  Number of GCLKs:                     1 out of      24    4%

Total equivalent gate count for design:  783
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  190 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "projeto_map.mrp" for details.




Started process "Place & Route".




Constraints file: projeto.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.13 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 24      4%
   Number of External IBUFs            3 out of 232     1%
      Number of LOCed IBUFs            3 out of 3     100%

   Number of External IOBs             9 out of 176     5%
      Number of LOCed IOBs             9 out of 9     100%

   Number of Slices                   29 out of 4656    1%
      Number of SLICEMs                0 out of 2328    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989710) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
....
.
Phase 5.8 (Checksum:98fd09) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Writing design to file projeto.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 267 unrouted;       REAL time: 4 secs 

Phase 2: 241 unrouted;       REAL time: 4 secs 

Phase 3: 23 unrouted;       REAL time: 4 secs 

Phase 4: 23 unrouted; (0)      REAL time: 4 secs 

Phase 5: 23 unrouted; (0)      REAL time: 4 secs 

Phase 6: 23 unrouted; (0)      REAL time: 4 secs 

Phase 7: 0 unrouted; (0)      REAL time: 4 secs 

Phase 8: 0 unrouted; (0)      REAL time: 4 secs 


Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clock_BUFGP | BUFGMUX_X2Y11| No   |   25 |  0.021     |  1.071      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clock = PERIOD TIMEGRP "clock" 10 ns H | 10.000ns   | 7.380ns    | 3    
  IGH 50%                                   |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  168 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file projeto.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Analysis completed Wed Mar 20 21:38:04 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <transistor> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/Felipe/Desktop/P1 - Display/projeto.vhd".
    Found 16x8-bit ROM for signal <$n0016>.
    Found 26-bit up counter for signal <contador>.
    Found 1-bit register for signal <estado<0>>.
    Found 8-bit register for signal <segmento>.
    Found 4-bit up counter for signal <uni>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x8-bit ROM                      : 1
# Counters                         : 2
 26-bit up counter                 : 1
 4-bit up counter                  : 1
# Registers                        : 2
 1-bit register                    : 1
 8-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Users/Felipe/Desktop/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      28  out of   4656     0%  
 Number of Slice Flip Flops:            39  out of   9312     0%  
 Number of 4 input LUTs:                52  out of   9312     0%  
 Number of bonded IOBs:                 12  out of    232     5%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.128ns (Maximum Frequency: 140.292MHz)
   Minimum input arrival time before clock: 7.706ns
   Maximum output required time after clock: 7.986ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\users\felipe\desktop\p1 -
display/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4 projeto.ngc
projeto.ngd 

Reading NGO file 'C:/Users/Felipe/Desktop/P1 - Display/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s500efg320-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          31 out of   9,312    1%
  Number of 4 input LUTs:              52 out of   9,312    1%
Logic Distribution:
  Number of occupied Slices:                           29 out of   4,656    1%
    Number of Slices containing only related logic:      29 out of      29  100%
    Number of Slices containing unrelated logic:          0 out of      29    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          52 out of   9,312    1%
  Number of bonded IOBs:               12 out of     232    5%
    IOB Flip Flops:                     8
  Number of GCLKs:                     1 out of      24    4%

Total equivalent gate count for design:  783
Additional JTAG gate count for IOBs:  576
Peak Memory Usage:  191 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "projeto_map.mrp" for details.




Started process "Place & Route".




Constraints file: projeto.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.13 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 24      4%
   Number of External IBUFs            3 out of 232     1%
      Number of LOCed IBUFs            3 out of 3     100%

   Number of External IOBs             9 out of 176     5%
      Number of LOCed IOBs             9 out of 9     100%

   Number of Slices                   29 out of 4656    1%
      Number of SLICEMs                0 out of 2328    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989710) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.8
....
.
Phase 5.8 (Checksum:98fd09) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Writing design to file projeto.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 267 unrouted;       REAL time: 4 secs 

Phase 2: 241 unrouted;       REAL time: 4 secs 

Phase 3: 23 unrouted;       REAL time: 4 secs 

Phase 4: 23 unrouted; (0)      REAL time: 4 secs 

Phase 5: 23 unrouted; (0)      REAL time: 4 secs 

Phase 6: 23 unrouted; (0)      REAL time: 4 secs 

Phase 7: 0 unrouted; (0)      REAL time: 4 secs 

Phase 8: 0 unrouted; (0)      REAL time: 4 secs 


Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clock_BUFGP | BUFGMUX_X2Y11| No   |   25 |  0.021     |  1.071      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clock = PERIOD TIMEGRP "clock" 10 ns H | 10.000ns   | 7.380ns    | 3    
  IGH 50%                                   |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  167 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file projeto.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Analysis completed Wed Mar 20 21:40:12 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".


