INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrganize/verilog/CSON/project_2/project_2.gen/sources_1/ip/ROMc/sim/ROMc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROMc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrganize/verilog/CSON/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrganize/verilog/CSON/01_Test/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrganize/verilog/CSON/src/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrganize/verilog/CSON/project_2/project_2.srcs/sources_1/new/barrelshifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelshifter32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrganize/verilog/CSON/src/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-2938] 'rs_imm_s' is already implicitly declared on line 41 [E:/ComputerOrganize/verilog/CSON/src/controller.v:51]
WARNING: [VRFC 10-2938] 'SHIFT_OP' is already implicitly declared on line 42 [E:/ComputerOrganize/verilog/CSON/src/controller.v:52]
WARNING: [VRFC 10-2938] 'ALU_OP' is already implicitly declared on line 43 [E:/ComputerOrganize/verilog/CSON/src/controller.v:53]
WARNING: [VRFC 10-2938] 'S' is already implicitly declared on line 44 [E:/ComputerOrganize/verilog/CSON/src/controller.v:54]
WARNING: [VRFC 10-2938] 'rm_imm_s' is already implicitly declared on line 40 [E:/ComputerOrganize/verilog/CSON/src/controller.v:55]
WARNING: [VRFC 10-2938] 'TTCC' is already implicitly declared on line 45 [E:/ComputerOrganize/verilog/CSON/src/controller.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrganize/verilog/CSON/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrganize/verilog/CSON/src/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrganize/verilog/CSON/src/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrganize/verilog/CSON/src/translation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrganize/verilog/CSON/01_Test/Board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/ComputerOrganize/verilog/CSON/01_Test/Board.v:322]
