// Seed: 2767140341
module module_0 (
    input id_0,
    input logic id_1
    , id_8,
    input id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    input id_6,
    input id_7
);
  assign id_8 = id_2;
  type_12(
      1 | id_7 | id_7, 1 || id_4, id_4
  );
endmodule
