module decoder5_32 (out, in);

input logic [4:0] in;
output logic [31:0] out;
logic [9:0] ins;

generate
buf #50 buf1(ins[4:0], );

generate
	for(i=0; i<2; i++) begin : bit1
	 for(j=0; j<2; j++) begin : bit2
	  for(k=0; k<2; k++) begin : bit3
	   for(l=0; l<2; l++) begin : bit4
	    for(m=0; m<2; m++) begin : bit5
		  and5_1(out[i+j*2+k*4+l*8+m*16], in[
	    end
	   end
	  end
	 end
	end
endgenerate


endmodule
