<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>goingclockless.wordpress.com</spirit:vendor>
  <spirit:library>ncl</spirit:library>
  <spirit:name>ncl_fulladder_wrapper</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>iA</spirit:name>
      <spirit:busType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iA_0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iA_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>iB</spirit:name>
      <spirit:busType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iB_0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iB_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>iC</spirit:name>
      <spirit:busType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iC_0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>iC_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>oC</spirit:name>
      <spirit:busType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oC_0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oC_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>oS</spirit:name>
      <spirit:busType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="goingclockless.wordpress.com" spirit:library="ncl" spirit:name="ncl_2rail_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>0</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oS_0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oS_1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>ncl_fulladder_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dcc47442</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>ncl_fulladder_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dcc47442</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>ncl_fulladder_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d6b75d1e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>iA_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iA_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iB_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iB_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iC_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iC_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oS_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oS_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oC_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oC_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ncl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FullAdder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fulladder_vivado_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cfbae028</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ncl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FullAdder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fulladder_vivado_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/FullAdder_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ncl_fulladder_wrapper_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Null Convention Logic Full Adder module with dual-rail inputs/outputs.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ncl_fulladder_wrapper_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>NCL Full Adder</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>James Talbert</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://goingclockless.wordpress.com</xilinx:vendorURL>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>iastate.edu:user:ncl_fulladder_wrapper:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2019-01-25T23:47:59Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d350979_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75538b8b_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613546fa_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677307d7_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e87a1cf_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dde28eb_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9ac91c_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f25ad31_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2316ee98_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b19b1ed_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc033d1_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cfcc42_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa212b7_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2ec4cb_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619c97c6_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50acb7cf_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4280840e_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ca4c5e_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b916125_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2edc0b4_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc9cd37_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eaca109_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe2fa3f_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e096b28_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e74798_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef2d7e6_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377e04a3_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26417ff4_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e48246b_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4825a84d_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244c8021_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740262f0_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2697a40c_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e77badf_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2006f93c_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ac7415_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127c0832_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7612f60f_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a794d0_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a01bc3e_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350fd697_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ba01c2_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a67dcac_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57986c46_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cfddacb_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b594cd_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40792e85_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd26ed7_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd723ce_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14372812_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411b6e98_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24741d63_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4563d5b5_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a352d8_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ce83c_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442b8dfb_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ce2293_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e8d606_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8cef14_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf0774b_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5054f891_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2710c63b_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c059198_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ec4434_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f239fb_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36782cbc_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57cada93_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@222321a3_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d00fcd_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cfd039e_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8cbed4_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46567195_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2c006d_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406e9271_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7280018f_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244add69_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c5cce7_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283afb51_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c7050b_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba6cdb2_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a253dea_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab2acd2_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e31bcbd_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f967420_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50148fa_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e42c0e1_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7c64f9_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b71aa39_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6934839a_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e7fff_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140f514b_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280515d8_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd09167_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d6f48dd_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3008126f_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b30e3f9_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6efed31c_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2b80d7_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ad3b87_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b808322_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b418f8e_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b8b229_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605966ca_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325ca48d_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701631c8_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4841c2aa_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318eda2d_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eed99ec_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2773b7b9_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54dff0b5_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3182fce7_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31029c10_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af31274_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e82a8d_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cad7d73_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0d9604_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cfe706_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513b0cbe_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60620447_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c7de65_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6110c4_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5435b1dc_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778c742f_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a41b6fc_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6deb620d_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7095b301_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13147318_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354cb06e_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1857b9e5_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39be403_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659ced9c_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ded24bc_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa95008_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c0c16e_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2943f716_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed7382a_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466bc48_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688efb29_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4207976b_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a93a36_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70591e7c_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57be64fd_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2a6863_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2639504f_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac2f564_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e0a872_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7dfb68_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142442c5_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46de04ef_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b341c0c_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@584a2aec_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a29d06a_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e7134c_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a01ea6_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c798495_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@caebbf_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729e5087_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349ccbe6_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f9cda8_ARCHIVE_LOCATION">u:/Asynchronous-Logic/Vivado/ip_repo/ncl_fulladder_v1_0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="1201507f"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8e9db7ab"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f3be3b68"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="3046e3f1"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
