<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [openocd-svn] Main OpenOCD repository branch, master,	updated. 0.2.0-383-g06fd6e7
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2009-October/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%200.2.0-383-g06fd6e7&In-Reply-To=%3CE1MzcLT-0002G4-Hb%40cj8yhf1.ch3.sourceforge.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001646.html">
   <LINK REL="Next"  HREF="001648.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[openocd-svn] Main OpenOCD repository branch, master,	updated. 0.2.0-383-g06fd6e7</H1>
    <B>&#216;yvind Harboe</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%200.2.0-383-g06fd6e7&In-Reply-To=%3CE1MzcLT-0002G4-Hb%40cj8yhf1.ch3.sourceforge.com%3E"
       TITLE="[openocd-svn] Main OpenOCD repository branch, master,	updated. 0.2.0-383-g06fd6e7">gowinex at users.sourceforge.net
       </A><BR>
    <I>Sun Oct 18 22:27:13 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="001646.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. 0.2.0-382-gc7941f3
</A></li>
        <LI>Next message: <A HREF="001648.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. 0.2.0-384-g60b66de
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1647">[ date ]</a>
              <a href="thread.html#1647">[ thread ]</a>
              <a href="subject.html#1647">[ subject ]</a>
              <a href="author.html#1647">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project &quot;Main OpenOCD repository&quot;.

The branch, master has been updated
       via  06fd6e7d67ab31d6cf23461e01d0bbe225bbf488 (commit)
      from  c7941f3aa02cc53e741b0a42531098aded64a5db (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.

- Log -----------------------------------------------------------------
commit 06fd6e7d67ab31d6cf23461e01d0bbe225bbf488
Author: Dean Glazeski &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">dnglaze at gmail.com</A>&gt;
Date:   Sun Oct 18 22:26:38 2009 +0200

    SDRAM and clock configuration for the SAM9-L9260 board from Olimex

diff --git a/tcl/board/olimex_sam9_l9260.cfg b/tcl/board/olimex_sam9_l9260.cfg
index fbd8f5c..b5cd10e 100644
--- a/tcl/board/olimex_sam9_l9260.cfg
+++ b/tcl/board/olimex_sam9_l9260.cfg
@@ -1,10 +1,89 @@
-##
-# Olimex SAM9-L9260 board configuration file
+################################################################################
+# Olimex SAM9-L9260 Development Board
 #
-# Date			Author			Change
-# ----			-----			-----
-# 17/Jan/2009	Dean Glazeski	Initial Creation
+# <A HREF="http://www.olimex.com/dev/sam9-L9260.html">http://www.olimex.com/dev/sam9-L9260.html</A>
 #
-##
+# Atmel AT91SAM9260 : PLLA = 198.656 MHz, MCK = 99.328 MHz
+#                     PMC configured for external 18.432 MHz crystal
+#
+# 32-bit SDRAM : 2 x Samsung K4S561632J-UC75, 4M x 16Bit x 4 Banks
+# 8-bit NAND Flash : 1 x Samsung K9F4G08U0M, 512M x 8Bit
+# Dataflash : 1 x Atmel AT45DB161D, 16Mbit
+#
+################################################################################
 
 source [find target/at91sam9260.cfg]
+
+# NTRST_E jumper is enabled by default, so we don't need to override the reset
+# config.
+#reset_config srst_only
+
+$_TARGETNAME configure -event reset-start {
+	# At reset, CPU runs at 32.768 kHz.  JTAG frequency must be 6 times slower if
+	# RCLK is not supported.
+	jtag_rclk 5
+	halt
+	
+	# RSTC_MR : enable user reset, reset length is 64 slow clock cycles.  MMU may 
+	# be enabled... use physical address.
+	arm926ejs mww_phys 0xfffffd08 0xa5000501
+}
+
+$_TARGETNAME configure -event reset-init {
+	mww 0xfffffd44 0x00008000 # WDT_MR : disable watchdog
+	
+	##
+	# Clock configuration for 99.328 MHz main clock.
+	##
+	mww 0xfffffc20 0x00004001 # CKGR_MOR : enable main oscillator, 512 slow clock startup
+	sleep 20                  # wait 20 ms (need 15.6 ms for startup)
+	mww 0xfffffc30 0x00000001 # PMC_MCKR : switch to main oscillator (18.432 MHz)
+	sleep 10                  # wait 10 ms
+	mww 0xfffffc28 0x2060bf09 # CKGR_PLLAR : 18.432 MHz / 9 * 97 = 198.656 MHz, 63 slow clock startup
+	sleep 20                  # wait 20 ms (need 1.9 ms for startup)
+	mww 0xfffffc30 0x00000101 # PMC_MCKR : no scale on proc clock, master is proc / 2
+	sleep 10                  # wait 10 ms
+	mww 0xfffffc30 0x00000102 # PMC_MCKR : switch to PLLA (99.328 MHz)
+	
+	# Increase JTAG speed to 6 MHz if RCLK is not supported.
+	jtag_rclk 6000
+	
+	arm7_9 dcc_downloads enable # Enable faster DCC downloads.
+	
+	##
+	# SDRAM configuration for 2 x Samsung K4S561632J-UC75, 4M x 16Bit x 4 Banks.
+	##
+	mww 0xfffff870 0xffff0000 # PIOC_ASR : select peripheral function for D15..D31
+	mww 0xfffff804 0xffff0000 # PIOC_PDR : disable PIO function for D15..D31
+	
+	mww 0xffffef1c 0x00010002 # EBI_CSA : assign EBI CS1 to SDRAM, VDDIOMSEL set for +3V3 memory
+	
+	mww 0xffffea08 0x85237259 # SDRAMC_CR : configure SDRAM for Samsung chips
+	
+	mww 0xffffea00 0x1        # SDRAMC_MR : issue NOP command
+	mww 0x20000000 0
+	mww 0xffffea00 0x2        # SDRAMC_MR : issue an 'All Banks Precharge' command
+	mww 0x20000000 0
+	mww 0xffffea00 0x4        # SDRAMC_MR : issue 8 x 'Auto-Refresh' command
+	mww 0x20000000 0
+	mww 0xffffea00 0x4
+	mww 0x20000000 0
+	mww 0xffffea00 0x4
+	mww 0x20000000 0
+	mww 0xffffea00 0x4
+	mww 0x20000000 0
+	mww 0xffffea00 0x4
+	mww 0x20000000 0
+	mww 0xffffea00 0x4
+	mww 0x20000000 0
+	mww 0xffffea00 0x4
+	mww 0x20000000 0
+	mww 0xffffea00 0x4
+	mww 0x20000000 0
+	mww 0xffffea00 0x3        # SDRAMC_MR : issue a 'Load Mode Register' command
+	mww 0x20000000 0
+	mww 0xffffea00 0x0        # SDRAMC_MR : normal mode
+	mww 0x20000000 0
+	
+	mww 0xffffea04 0x2b6      # SDRAMC_TR : set refresh timer count to 7 us
+}

-----------------------------------------------------------------------

Summary of changes:
 tcl/board/olimex_sam9_l9260.cfg |   91 ++++++++++++++++++++++++++++++++++++---
 1 files changed, 85 insertions(+), 6 deletions(-)


hooks/post-receive
-- 
Main OpenOCD repository

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001646.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. 0.2.0-382-gc7941f3
</A></li>
	<LI>Next message: <A HREF="001648.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. 0.2.0-384-g60b66de
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1647">[ date ]</a>
              <a href="thread.html#1647">[ thread ]</a>
              <a href="subject.html#1647">[ subject ]</a>
              <a href="author.html#1647">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
