{"Source Block": ["oh/elink/hdl/etx_arbiter.v@156:168@HdlStmProcess", "\t   etx_access         <= access_in ;\n\t   etx_rr             <= txrr_grant & ~txrr_wait;\n\tend\t   \n   \n   //packet\n   always @ (posedge clk)\n     if (access_in & ~(etx_wr_wait | etx_rd_wait))\n\t  etx_packet[PW-1:0] <= etx_mux[PW-1:0];\t \n   \nendmodule // etx_arbiter\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../emesh/hdl\")\n// End:\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[162, "     if (access_in & ~(etx_wr_wait | etx_rd_wait))\n"], [163, "\t  etx_packet[PW-1:0] <= etx_mux[PW-1:0];\t \n"]], "Add": [[163, "     if (access_in & ~etx_all_wait)\n"], [163, "       etx_packet[PW-1:0] <= etx_mux[PW-1:0];\t \n"]]}}