
*** Running vivado
    with args -log temp_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source temp_test.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source temp_test.tcl -notrace
Command: synth_design -top temp_test -part xcku040-ffva1156-2-i
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/ip/clk_ref/clk_ref.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/ip/clk_ref/clk_ref.xci

INFO: [IP_Flow 19-2162] IP 'clk_ref' is locked:
* Current project part 'xcku040-ffva1156-2-i' and the part 'xc7k325tffg900-2' used to customize the IP 'clk_ref' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 414.020 ; gain = 50.695
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'temp_test' [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/temp_test.v:23]
INFO: [Synth 8-638] synthesizing module 'i2c_read_lm75' [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/i2c_read_lm75.v:26]
	Parameter IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter ADDR bound to: 4'b0010 
	Parameter ACK1 bound to: 4'b0011 
	Parameter DATA1 bound to: 4'b0100 
	Parameter ACK2 bound to: 4'b0101 
	Parameter DATA2 bound to: 4'b0110 
	Parameter NACK bound to: 4'b0111 
	Parameter STOP bound to: 4'b1000 
WARNING: [Synth 8-5788] Register db_r_reg in module i2c_read_lm75 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/i2c_read_lm75.v:99]
INFO: [Synth 8-256] done synthesizing module 'i2c_read_lm75' (1#1) [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/i2c_read_lm75.v:26]
INFO: [Synth 8-638] synthesizing module 'hextobcd' [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:21]
INFO: [Synth 8-226] default block is never used [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:69]
INFO: [Synth 8-226] default block is never used [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'resd_reg' and it is trimmed from '6' to '4' bits. [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'resc_reg' and it is trimmed from '6' to '4' bits. [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'resb_reg' and it is trimmed from '6' to '4' bits. [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'resa_reg' and it is trimmed from '6' to '4' bits. [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:41]
INFO: [Synth 8-256] done synthesizing module 'hextobcd' (2#1) [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:21]
INFO: [Synth 8-638] synthesizing module 'clk_ref' [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.runs/synth_1/.Xil/Vivado-23068-DESKTOP-C3F5G4E/realtime/clk_ref_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ref' (3#1) [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.runs/synth_1/.Xil/Vivado-23068-DESKTOP-C3F5G4E/realtime/clk_ref_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_send' [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/uart_send.v:20]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
	Parameter Dly_wait bound to: 28'b0010111110101111000010000000 
INFO: [Synth 8-638] synthesizing module 'uart_rx' [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/uart_rx.v:29]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/uart_rx.v:29]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/uart_tx.v:29]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (5#1) [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/uart_tx.v:29]
INFO: [Synth 8-256] done synthesizing module 'uart_send' (6#1) [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/uart_send.v:20]
INFO: [Synth 8-256] done synthesizing module 'temp_test' (7#1) [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/temp_test.v:23]
WARNING: [Synth 8-3917] design temp_test has port fan_pwm driven by constant 0
WARNING: [Synth 8-3331] design uart_send has unconnected port read_bcd_Temp[19]
WARNING: [Synth 8-3331] design uart_send has unconnected port read_bcd_Temp[18]
WARNING: [Synth 8-3331] design uart_send has unconnected port read_bcd_Temp[17]
WARNING: [Synth 8-3331] design uart_send has unconnected port read_bcd_Temp[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 465.770 ; gain = 102.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 465.770 ; gain = 102.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.runs/synth_1/.Xil/Vivado-23068-DESKTOP-C3F5G4E/dcp1/clk_ref_in_context.xdc] for cell 'U2'
Finished Parsing XDC File [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.runs/synth_1/.Xil/Vivado-23068-DESKTOP-C3F5G4E/dcp1/clk_ref_in_context.xdc] for cell 'U2'
Parsing XDC File [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/constrs_1/new/temp_test.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/constrs_1/new/temp_test.xdc:11]
Finished Parsing XDC File [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/constrs_1/new/temp_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/constrs_1/new/temp_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/temp_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/temp_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1047.605 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1047.605 ; gain = 684.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1047.605 ; gain = 684.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.runs/synth_1/.Xil/Vivado-23068-DESKTOP-C3F5G4E/dcp1/clk_ref_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.runs/synth_1/.Xil/Vivado-23068-DESKTOP-C3F5G4E/dcp1/clk_ref_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.runs/synth_1/.Xil/Vivado-23068-DESKTOP-C3F5G4E/dcp1/clk_ref_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.runs/synth_1/.Xil/Vivado-23068-DESKTOP-C3F5G4E/dcp1/clk_ref_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for U2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1047.605 ; gain = 684.281
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "scl_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scl_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sda_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sda_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sda_link" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tim_reg was removed.  [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/i2c_read_lm75.v:82]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wait_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tx_cnt_reg was removed.  [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/uart_send.v:56]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1047.605 ; gain = 684.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 5     
	   4 Input      6 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	  10 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 13    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	  10 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_read_lm75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module hextobcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 5     
	   4 Input      6 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module uart_send 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tim_reg was removed.  [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/i2c_read_lm75.v:82]
DSP Report: Generating DSP data_conv1, operation Mode is: A*(B:0x7d).
DSP Report: operator data_conv1 is absorbed into DSP data_conv1.
INFO: [Synth 8-5546] ROM "uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tx_cnt_reg was removed.  [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/uart_send.v:56]
WARNING: [Synth 8-3917] design temp_test has port fan_pwm driven by constant 0
WARNING: [Synth 8-3331] design uart_send has unconnected port read_bcd_Temp[19]
WARNING: [Synth 8-3331] design uart_send has unconnected port read_bcd_Temp[18]
WARNING: [Synth 8-3331] design uart_send has unconnected port read_bcd_Temp[17]
WARNING: [Synth 8-3331] design uart_send has unconnected port read_bcd_Temp[16]
INFO: [Synth 8-3886] merging instance 'U0/data_reg[15]' (FDC) to 'U0/data_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[13]' (FDC) to 'U0/data_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[14]' (FDC) to 'U0/data_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/data_reg[12] )
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[12]' (FD) to 'U1/rhexb_reg[0]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[4]' (FD) to 'U1/rhexd_reg[1]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[5]' (FD) to 'U1/rhexd_reg[6]'
INFO: [Synth 8-3886] merging instance 'U1/rhexb_reg[4]' (FD) to 'U1/rhexb_reg[1]'
INFO: [Synth 8-3886] merging instance 'U1/rhexc_reg[0]' (FD) to 'U1/rhexb_reg[0]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[0]' (FD) to 'U1/rhexb_reg[0]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[2]' (FD) to 'U1/rhexd_reg[14]'
INFO: [Synth 8-3886] merging instance 'U1/rhexb_reg[0]' (FD) to 'U1/rhexd_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/rhexd_reg[11] )
INFO: [Synth 8-3886] merging instance 'uart_send_m0/state_reg[2]' (FDCE) to 'uart_send_m0/state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_send_m0/state_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/db_r_reg[0]' (FDE) to 'U0/db_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/db_r_reg[1]' (FDE) to 'U0/db_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/db_r_reg[2]' (FDE) to 'U0/db_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/db_r_reg[3]' (FDE) to 'U0/db_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/db_r_reg[4]' (FDE) to 'U0/db_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/db_r_reg[5]' (FDE) to 'U0/db_r_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/db_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/db_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'U1/rhex_reg[3][3]' (FD) to 'U1/rhex_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'U1/rhex_reg[3][1]' (FD) to 'U1/rhex_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'U1/rhex_reg[3][2]' (FD) to 'U1/rhex_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'U1/rhexc_reg[4]' (FD) to 'U1/rhexc_reg[1]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[15]' (FD) to 'U1/rhexd_reg[14]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[11]' (FD) to 'U1/rhexd_reg[14]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[8]' (FD) to 'U1/rhexd_reg[14]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[9]' (FD) to 'U1/rhexd_reg[14]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[10]' (FD) to 'U1/rhexd_reg[14]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[6]' (FD) to 'U1/rhexd_reg[14]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[1]' (FD) to 'U1/rhexd_reg[14]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[3]' (FD) to 'U1/rhexd_reg[14]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[7]' (FD) to 'U1/rhexd_reg[14]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[13]' (FD) to 'U1/rhexd_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/rhexd_reg[14] )
WARNING: [Synth 8-3332] Sequential element (U0/db_r_reg[7]) is unused and will be removed from module temp_test.
WARNING: [Synth 8-3332] Sequential element (U0/db_r_reg[6]) is unused and will be removed from module temp_test.
WARNING: [Synth 8-3332] Sequential element (U0/data_reg[12]) is unused and will be removed from module temp_test.
WARNING: [Synth 8-3332] Sequential element (U1/rhex_reg[3][0]) is unused and will be removed from module temp_test.
WARNING: [Synth 8-3332] Sequential element (U1/rhexd_reg[17]) is unused and will be removed from module temp_test.
WARNING: [Synth 8-3332] Sequential element (U1/rhexd_reg[16]) is unused and will be removed from module temp_test.
WARNING: [Synth 8-3332] Sequential element (U1/rese_reg[2]) is unused and will be removed from module temp_test.
WARNING: [Synth 8-3332] Sequential element (U1/rese_reg[1]) is unused and will be removed from module temp_test.
WARNING: [Synth 8-3332] Sequential element (U1/rese_reg[0]) is unused and will be removed from module temp_test.
WARNING: [Synth 8-3332] Sequential element (U1/rhexd_reg[14]) is unused and will be removed from module temp_test.
WARNING: [Synth 8-3332] Sequential element (uart_send_m0/state_reg[3]) is unused and will be removed from module temp_test.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/resd_reg[3] )
WARNING: [Synth 8-3332] Sequential element (U1/resd_reg[3]) is unused and will be removed from module temp_test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1047.605 ; gain = 684.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|i2c_read_lm75 | A*(B:0x7d)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U2/clk_out1' to pin 'U2/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk_p'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1309.613 ; gain = 946.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1321.387 ; gain = 958.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/i2c_read_lm75.v:91]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1344.805 ; gain = 981.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1344.805 ; gain = 981.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1344.805 ; gain = 981.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1344.805 ; gain = 981.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1344.805 ; gain = 981.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1344.805 ; gain = 981.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1344.805 ; gain = 981.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|temp_test   | U1/resa_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_ref       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |clk_ref         |     1|
|2     |CARRY8          |    24|
|3     |DSP_ALU         |     1|
|4     |DSP_A_B_DATA    |     1|
|5     |DSP_C_DATA      |     1|
|6     |DSP_MULTIPLIER  |     1|
|7     |DSP_M_DATA      |     1|
|8     |DSP_OUTPUT      |     1|
|9     |DSP_PREADD      |     1|
|10    |DSP_PREADD_DATA |     1|
|11    |LUT1            |    12|
|12    |LUT2            |   106|
|13    |LUT3            |   123|
|14    |LUT4            |   117|
|15    |LUT5            |    67|
|16    |LUT6            |   211|
|17    |MUXF7           |     1|
|18    |SRL16E          |     1|
|19    |FDCE            |   193|
|20    |FDPE            |     5|
|21    |FDRE            |    49|
|22    |IBUF            |     2|
|23    |IOBUF           |     1|
|24    |OBUF            |     3|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------+-----------------------+------+
|      |Instance         |Module                 |Cells |
+------+-----------------+-----------------------+------+
|1     |top              |                       |   925|
|2     |  U0             |i2c_read_lm75          |   438|
|3     |    data_conv1   |\U0/data_conv1_funnel  |     8|
|4     |  U1             |hextobcd               |   136|
|5     |  uart_send_m0   |uart_send              |   343|
|6     |    uart_rx_inst |uart_rx                |   153|
|7     |    uart_tx_inst |uart_tx                |    89|
+------+-----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1344.805 ; gain = 981.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1344.805 ; gain = 399.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1344.805 ; gain = 981.480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1352.723 ; gain = 989.398
INFO: [Common 17-1381] The checkpoint 'E:/ax/AX7325_CD_20201209/demo/06_temp_lm75_test/temp_lm75_test/temp_lm75_test.runs/synth_1/temp_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file temp_test_utilization_synth.rpt -pb temp_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1352.723 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 16 17:40:49 2021...
