{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582510546992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582510546997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 23 20:15:46 2020 " "Processing started: Sun Feb 23 20:15:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582510546997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1582510546997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --archive -revision 3b_adder -output C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/3b_adder/quartus/3b_adder.qar 3b_adder " "Command: quartus_sh --archive -revision 3b_adder -output C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/3b_adder/quartus/3b_adder.qar 3b_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1582510546997 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-qar -revision 3b_adder -output C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/3b_adder/quartus/3b_adder.qar 3b_adder " "Quartus(args): -qar -revision 3b_adder -output C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/3b_adder/quartus/3b_adder.qar 3b_adder" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1582510546997 ""}
{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "Shell" 0 0 1582510547080 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "Shell" 0 0 1582510547287 ""}
{ "Info" "0" "" "Running Analysis & Elaboration to discover source files" {  } {  } 0 0 "Running Analysis & Elaboration to discover source files" 0 0 "Shell" 0 0 1582510547328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1582510547859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Shell" 0 -1 1582510547860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/campo/max1000-fpga-senior-design-verilog-code/digital_logic/3b_adder/3b_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/campo/max1000-fpga-senior-design-verilog-code/digital_logic/3b_adder/3b_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../3b_adder.v" "" { Text "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/3b_adder/3b_adder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582510554857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1582510554857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3b_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3b_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3b_adder " "Found entity 1: 3b_adder" {  } { { "3b_adder.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/3b_adder/quartus/3b_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582510554860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Shell" 0 -1 1582510554860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "3b_adder " "Elaborating entity \"3b_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Shell" 0 -1 1582510554877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst " "Elaborating entity \"adder\" for hierarchy \"adder:inst\"" {  } { { "3b_adder.bdf" "inst" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/3b_adder/quartus/3b_adder.bdf" { { 216 416 576 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Shell" 0 -1 1582510554890 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1582510555565 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1582510555565 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "Shell" 0 0 1582510555565 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "Shell" 0 0 1582510555600 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1582510555637 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/3b_adder/ " "Using common directory C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/3b_adder/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1582510555650 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1582510555675 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1582510555675 ""}
{ "Info" "0" "" "Generated archive 'C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/3b_adder/quartus/3b_adder.qar'" {  } {  } 0 0 "Generated archive 'C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/3b_adder/quartus/3b_adder.qar'" 0 0 "Shell" 0 0 1582510555675 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1582510555675 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1582510555675 ""}
{ "Info" "0" "" "Generated report '3b_adder.archive.rpt'" {  } {  } 0 0 "Generated report '3b_adder.archive.rpt'" 0 0 "Shell" 0 0 1582510555676 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "y:/intelfpga_lite/18.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script y:/intelfpga_lite/18.1/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1582510555687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 2 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582510555687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 23 20:15:55 2020 " "Processing ended: Sun Feb 23 20:15:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582510555687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582510555687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582510555687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1582510555687 ""}
