#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug  5 17:12:50 2020
# Process ID: 9196
# Current directory: C:/Users/danie/Documents/Implementaciones_FPGA/PYNQ/PYNQ_base/base
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9964 C:\Users\danie\Documents\Implementaciones_FPGA\PYNQ\PYNQ_base\base\base.xpr
# Log file: C:/Users/danie/Documents/Implementaciones_FPGA/PYNQ/PYNQ_base/base/vivado.log
# Journal file: C:/Users/danie/Documents/Implementaciones_FPGA/PYNQ/PYNQ_base/base\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/danie/Documents/Implementaciones_FPGA/PYNQ/PYNQ_base/base/base.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/danie/Documents/Repaso_VIVADO/PYNQ_base/base' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/PYNQ/boards/ip'; using path 'C:/PYNQ/boards/ip' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/PYNQ/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:01:21 ; elapsed = 00:01:09 . Memory (MB): peak = 1269.617 ; gain = 660.590
update_compile_order -fileset sources_1
open_bd_design {C:/Users/danie/Documents/Implementaciones_FPGA/PYNQ/PYNQ_base/base/base.srcs/sources_1/bd/base/base.bd}
Adding component instance block -- xilinx.com:user:audio_direct:1.1 - audio_direct_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - audio_path_sel
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - btns_gpio
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_arduino
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_interrupts
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_pmoda
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant_10bit_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant_8bit_0
Adding component instance block -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - arduino_gpio
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - ck_gpio
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - iic_direct
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - intc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding component instance block -- xilinx.com:user:io_switch:1.1 - io_switch_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - mb
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - mb_bram_ctrl
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m10_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m11_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m12_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m13_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m14_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m15_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m16_regslice
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_direct
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_shared
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_7
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - mb3_timer_generate
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - mb3_timer_pwm
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - mb3_timers_interrupt
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_1
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_2
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_3
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_4
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_5
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - uartlite
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_arduino/clk_100M(clk) and /iop_arduino/dff_en_reset_vector_0/clk(undef)
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - iop_interrupts
Adding component instance block -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - iic
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - intc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding component instance block -- xilinx.com:user:io_switch:1.1 - io_switch
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - mb
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - mb_bram_ctrl
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_pmoda/clk_100M(clk) and /iop_pmoda/dff_en_reset_vector_0/clk(undef)
Adding component instance block -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - gpio
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - iic
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - intc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding component instance block -- xilinx.com:user:io_switch:1.1 - io_switch
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - mb
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - mb_bram_ctrl
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_pmodb/clk_100M(clk) and /iop_pmodb/dff_en_reset_vector_0/clk(undef)
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb_iop_arduino_intr_ack
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb_iop_arduino_reset
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmoda_intr_ack
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmoda_reset
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmodb_intr_ack
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmodb_reset
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - rgbleds_gpio
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk3
Adding component instance block -- xilinx.com:user:interface_slice:1.0 - slice_arduino_direct_iic
Adding component instance block -- xilinx.com:user:interface_slice:1.0 - slice_arduino_gpio
Adding component instance block -- xilinx.com:user:interface_slice:1.0 - slice_pmoda_gpio
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - switches_gpio
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - system_interrupts
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant_tkeep_tstrb
Adding component instance block -- xilinx.com:hls:trace_cntrl_64:1.4 - trace_cntrl_64_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant_tkeep_tstrb
Adding component instance block -- xilinx.com:hls:trace_cntrl_32:1.4 - trace_cntrl_32_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding component instance block -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_hdmiin
Adding component instance block -- xilinx.com:user:color_swap:1.1 - color_swap_0
Adding component instance block -- digilentinc.com:ip:dvi2rgb:1.7 - dvi2rgb_0
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - vtc_in
Adding component instance block -- xilinx.com:hls:pixel_pack:1.0 - pixel_pack
Adding component instance block -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding component instance block -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk
Adding component instance block -- xilinx.com:user:color_swap:1.1 - color_swap_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - hdmi_out_hpd_video
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - vtc_out
WARNING: [BD 41-1731] Type mismatch between connected pins: /video/hdmi_out/frontend/axi_dynclk/LOCKED_O(undef) and /video/hdmi_out/frontend/rgb2dvi_0/aRst_n(rst)
Adding component instance block -- xilinx.com:hls:pixel_unpack:1.0 - pixel_unpack
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_pixelclk
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <base> from BD file <C:/Users/danie/Documents/Implementaciones_FPGA/PYNQ/PYNQ_base/base/base.srcs/sources_1/bd/base/base.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1985.926 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug  5 17:17:09 2020...
