<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p537" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_537{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_537{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_537{left:718px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_537{left:70px;bottom:1079px;letter-spacing:0.14px;}
#t5_537{left:151px;bottom:1079px;letter-spacing:0.2px;}
#t6_537{left:70px;bottom:1057px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t7_537{left:70px;bottom:1040px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_537{left:70px;bottom:1024px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t9_537{left:70px;bottom:1007px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_537{left:70px;bottom:990px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_537{left:70px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_537{left:70px;bottom:915px;letter-spacing:0.12px;}
#td_537{left:152px;bottom:915px;letter-spacing:0.14px;word-spacing:0.01px;}
#te_537{left:70px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_537{left:70px;bottom:867px;}
#tg_537{left:96px;bottom:871px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#th_537{left:96px;bottom:854px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_537{left:70px;bottom:828px;}
#tj_537{left:96px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_537{left:70px;bottom:805px;}
#tl_537{left:96px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_537{left:70px;bottom:782px;}
#tn_537{left:96px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_537{left:96px;bottom:768px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tp_537{left:70px;bottom:742px;}
#tq_537{left:96px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_537{left:96px;bottom:729px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ts_537{left:70px;bottom:702px;}
#tt_537{left:96px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_537{left:96px;bottom:689px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#tv_537{left:96px;bottom:672px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tw_537{left:70px;bottom:646px;}
#tx_537{left:96px;bottom:649px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ty_537{left:70px;bottom:628px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_537{left:70px;bottom:611px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#t10_537{left:70px;bottom:594px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#t11_537{left:70px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t12_537{left:70px;bottom:561px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t13_537{left:267px;bottom:385px;letter-spacing:0.13px;word-spacing:-0.09px;}
#t14_537{left:349px;bottom:385px;letter-spacing:0.12px;}
#t15_537{left:70px;bottom:324px;letter-spacing:0.12px;}
#t16_537{left:152px;bottom:324px;letter-spacing:0.15px;word-spacing:0.01px;}
#t17_537{left:70px;bottom:303px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t18_537{left:70px;bottom:245px;letter-spacing:0.12px;}
#t19_537{left:152px;bottom:245px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1a_537{left:70px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_537{left:70px;bottom:165px;letter-spacing:0.12px;}
#t1c_537{left:152px;bottom:165px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1d_537{left:70px;bottom:144px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1e_537{left:453px;bottom:446px;letter-spacing:-0.17px;}
#t1f_537{left:473px;bottom:480px;}
#t1g_537{left:199px;bottom:446px;letter-spacing:-0.11px;}
#t1h_537{left:300px;bottom:446px;letter-spacing:-0.14px;}
#t1i_537{left:377px;bottom:446px;letter-spacing:-0.32px;}
#t1j_537{left:536px;bottom:446px;letter-spacing:-0.16px;}
#t1k_537{left:600px;bottom:446px;letter-spacing:-0.11px;}
#t1l_537{left:671px;bottom:446px;letter-spacing:-0.16px;}
#t1m_537{left:312px;bottom:480px;letter-spacing:0.11px;}
#t1n_537{left:396px;bottom:480px;}
#t1o_537{left:543px;bottom:480px;letter-spacing:0.1px;}
#t1p_537{left:615px;bottom:480px;letter-spacing:0.09px;}
#t1q_537{left:685px;bottom:480px;letter-spacing:0.1px;}
#t1r_537{left:182px;bottom:480px;letter-spacing:0.1px;word-spacing:0.04px;}

.s1_537{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_537{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_537{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_537{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_537{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_537{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_537{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_537{font-size:14px;font-family:TimesNewRoman_b5y;color:#000;}
.s9_537{font-size:15px;font-family:TimesNewRoman_b5y;color:#000;}
.t.v0_537{transform:scaleX(0.981);}
.t.v1_537{transform:scaleX(0.991);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts537" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg537Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg537" style="-webkit-user-select: none;"><object width="935" height="1210" data="537/537.svg" type="image/svg+xml" id="pdf537" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_537" class="t s1_537">Vol. 2A </span><span id="t2_537" class="t s1_537">2-13 </span>
<span id="t3_537" class="t s2_537">INSTRUCTION FORMAT </span>
<span id="t4_537" class="t s3_537">2.3 </span><span id="t5_537" class="t s3_537">INTEL® ADVANCED VECTOR EXTENSIONS (INTEL® AVX) </span>
<span id="t6_537" class="t s4_537">Intel AVX instructions are encoded using an encoding scheme that combines prefix bytes, opcode extension field, </span>
<span id="t7_537" class="t s4_537">operand encoding fields, and vector length encoding capability into a new prefix, referred to as VEX. In the VEX </span>
<span id="t8_537" class="t s4_537">encoding scheme, the VEX prefix may be two or three bytes long, depending on the instruction semantics. Despite </span>
<span id="t9_537" class="t s4_537">the two-byte or three-byte length of the VEX prefix, the VEX encoding format provides a more compact represen- </span>
<span id="ta_537" class="t s4_537">tation/packing of the components of encoding an instruction in Intel 64 architecture. The VEX encoding scheme </span>
<span id="tb_537" class="t s4_537">also allows more headroom for future growth of Intel 64 architecture. </span>
<span id="tc_537" class="t s5_537">2.3.1 </span><span id="td_537" class="t s5_537">Instruction Format </span>
<span id="te_537" class="t s4_537">Instruction encoding using VEX prefix provides several advantages: </span>
<span id="tf_537" class="t s6_537">• </span><span id="tg_537" class="t s4_537">Instruction syntax support for three operands and up-to four operands when necessary. For example, the third </span>
<span id="th_537" class="t s4_537">source register used by VBLENDVPD is encoded using bits 7:4 of the immediate byte. </span>
<span id="ti_537" class="t s6_537">• </span><span id="tj_537" class="t s4_537">Encoding support for vector length of 128 bits (using XMM registers) and 256 bits (using YMM registers). </span>
<span id="tk_537" class="t s6_537">• </span><span id="tl_537" class="t s4_537">Encoding support for instruction syntax of non-destructive source operands. </span>
<span id="tm_537" class="t s6_537">• </span><span id="tn_537" class="t s4_537">Elimination of escape opcode byte (0FH), SIMD prefix byte (66H, F2H, F3H) via a compact bit field represen- </span>
<span id="to_537" class="t s4_537">tation within the VEX prefix. </span>
<span id="tp_537" class="t s6_537">• </span><span id="tq_537" class="t s4_537">Elimination of the need to use REX prefix to encode the extended half of general-purpose register sets (R8- </span>
<span id="tr_537" class="t s4_537">R15) for direct register access, memory addressing, or accessing XMM8-XMM15 (including YMM8-YMM15). </span>
<span id="ts_537" class="t s6_537">• </span><span id="tt_537" class="t s4_537">Flexible and more compact bit fields are provided in the VEX prefix to retain the full functionality provided by </span>
<span id="tu_537" class="t s4_537">REX prefix. REX.W, REX.X, REX.B functionalities are provided in the three-byte VEX prefix only because only a </span>
<span id="tv_537" class="t s4_537">subset of SIMD instructions need them. </span>
<span id="tw_537" class="t s6_537">• </span><span id="tx_537" class="t s4_537">Extensibility for future instruction extensions without significant instruction length increase. </span>
<span id="ty_537" class="t s4_537">Figure 2-8 shows the Intel 64 instruction encoding format with VEX prefix support. Legacy instruction without a </span>
<span id="tz_537" class="t s4_537">VEX prefix is fully supported and unchanged. The use of VEX prefix in an Intel 64 instruction is optional, but a VEX </span>
<span id="t10_537" class="t s4_537">prefix is required for Intel 64 instructions that operate on YMM registers or support three and four operand syntax. </span>
<span id="t11_537" class="t s4_537">VEX prefix is not a constant-valued, “single-purpose” byte like 0FH, 66H, F2H, F3H in legacy SSE instructions. VEX </span>
<span id="t12_537" class="t s4_537">prefix provides substantially richer capability than the REX prefix. </span>
<span id="t13_537" class="t s7_537">Figure 2-8. </span><span id="t14_537" class="t s7_537">Instruction Encoding Format with VEX Prefix </span>
<span id="t15_537" class="t s5_537">2.3.2 </span><span id="t16_537" class="t s5_537">VEX and the LOCK prefix </span>
<span id="t17_537" class="t s4_537">Any VEX-encoded instruction with a LOCK prefix preceding VEX will #UD. </span>
<span id="t18_537" class="t s5_537">2.3.3 </span><span id="t19_537" class="t s5_537">VEX and the 66H, F2H, and F3H prefixes </span>
<span id="t1a_537" class="t s4_537">Any VEX-encoded instruction with a 66H, F2H, or F3H prefix preceding VEX will #UD. </span>
<span id="t1b_537" class="t s5_537">2.3.4 </span><span id="t1c_537" class="t s5_537">VEX and the REX prefix </span>
<span id="t1d_537" class="t s4_537">Any VEX-encoded instruction with a REX prefix proceeding VEX will #UD. </span>
<span id="t1e_537" class="t s8_537">ModR/M </span>
<span id="t1f_537" class="t s9_537">1 </span>
<span id="t1g_537" class="t s8_537">[Prefixes] </span><span id="t1h_537" class="t s8_537">[VEX] </span><span id="t1i_537" class="t s8_537">OPCODE </span><span id="t1j_537" class="t v0_537 s8_537">[SIB] </span><span id="t1k_537" class="t s8_537">[DISP] </span><span id="t1l_537" class="t s8_537">[IMM] </span>
<span id="t1m_537" class="t s9_537">2,3 </span><span id="t1n_537" class="t v1_537 s9_537">1 </span><span id="t1o_537" class="t s9_537">0,1 </span><span id="t1p_537" class="t s9_537">0,1,2,4 </span><span id="t1q_537" class="t s9_537">0,1 </span><span id="t1r_537" class="t s9_537"># Bytes </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
