t effect reconfigur unit superscalar processor a paper describ onechip third gener reconfigur processor architectur integr reconfigur function unit rfu superscalar reduc instruct set comput risc processor pipelin architectur allow dynam schedul dynam reconfigur also provid support preload configur least recent use lru configur managementto evalu perform onechip architectur sever offtheshelf softwar applic compil execut simonechip architectur simul onechip includ softwar environ program system architectur compar similar one without dynam schedul without rfu onechip achiev perform improv show speedup rang differ applic data size use result show dynam schedul help perform averag rfu alway improv perform best execut rfu b introduct recent idea use reconfigur resourc along convent processor led research area permiss make digit hard copi part work person classroom use grant without fee provid copi made distribut profit commerci advantag copi bear notic full citat first page copi otherwis republish post server redistribut list requir prior specif permiss andor fee fpga februari monterey ca usa reconfigur comput main goal take advantag capabl featur resourc processor take care generalpurpos comput reconfigur hardwar act special coprocessor take care special applica tion platform specif properti applica tion parallel regular comput data granular exploit creat custom oper ator pipelin interconnect pathway research done depart electr comput engin univers toronto reconfigur processor name onechip processor model develop first model tightli integr reconfigur logic resourc memori fixedlog processor core use reconfigur unit architectur execut time special applic reduc model map transmogrifi fieldprogramm sy tem work done ralph wittig followon model call onechip integr memoryconsist interfac hardwar implement allow processor reconfigur array oper concurr also provid scheme specifi reconfigur instruct suitabl typic program model model partial map transmogrifi fieldprogramm system work done je jacob onechip architectur extend superscalar processor allow multipl instruct issu simultan perform outoford execut lead much better perform sinc processor reconfigur logic execut sever instruct parallel perform improv architectur show come memori stream applica tion is applic read block data memori perform comput it write back memori multimedia applic characterist use evalu architectur previou subset onechip architectur model implement hardwar purpos work properli determin feasibl architectur build full softwar model capabl simul execut real applic use term onechip refer latest version onechip architectur relat work gener system combin generalpurpos processor reconfigur logic known fieldprogramm custom comput machin fccm research fccm done group report speedup obtain combin two techniqu howev research group focus aspect reconfigur fabric compil system much onechip work focus toward interfac two technolog re sult applic modifi hand modif done compil simul model function latenc reconfigur fabric specif fabric architectur work studi eect combin reconfigur advanc techniqu speedup processor superscalar pipelin focus interplay them use outoford issu execut one exploit instructionlevel parallel ap plicat without incur overhead involv reconfigur special hardwar previous perform report group done use applic kernel dct fir filter small kernelori applic recent group report perform use complet applic give meaning result work focus architectur perform full applic onechip architectur section give brief overview onechip architectur includ recent ad featur processor main featur propos are mipslik risc architectur simpl instruct encod pipelin dynam schedul allow outoford issu complet dynam reconfigur reconfigur runtim reconfigur function unit rfu integr programm logic processor pipelin addit onechip extend includ superscalar pipelin allow multipl instruct issu per cycl configur preload support allow load configur ahead time configur compress support reduc configur size lru configur manag support reduc number reconfigur processor pipelin origin onechip pipelin describ base dlx risc processor describ hennessi patterson consist five stage instruct fetch if instruct decod id execut ex memori access mem rfu figur onechip pipelin fpga instruct buffer rfur memori interfac rbt control storag context memori fpga storag context memori figur rfu architectur writeback wb diagram pipelin shown figur rfu integr parallel ex mem stage perform comput ex stage direct access memori mem stage doe rfu contain structur memori interfac instruct buer reconfigur bit tabl rbt reserv station onechip capabl execut multipl instruct parallel ex stage consist multipl function unit dierent type integ unit float point unit reconfigur unit due flexibl reconfigur unit implement custom instruct programm compil gener configur reconfigur unit intern pipelin parallel both dynam schedul rfu instruct implement onechip data depend rfu cpu instruct handl use rfu reserv station rfu architectur rfu onechip contain one fpga fpga control shown figur fpga multipl context capabl hold one configur programm logic configur store context memori make fpga capabl rapidli switch among configura tion context fpga configur independ other act cach configur one context may activ given time instruct target rfu onechip forward fpga control contain reserv station reconfigur bit tabl rbt fpga control respons program fpga context switch select configur replac necessari fpga control also contain buer instruct memori interfac rbt act configur manag keep track fpga configur locat memori interfac fpga control consist dma control respons transfer configur memori context memori accord valu rbt also transfer data fpga oper local storag local storag may consid fpga data cach memori multipl fpga rfu share fpga control fpga context memori local storag onechip enhanc support configur compress reduc overhead involv configur fpga algorithm compress configur propos hauck et al featur model simul result sinc intern architectur fpga fabric yet defin therefor actual size configur bitstream unknown futhermor benchmark use one configur eect overhead easili manag preload configur architectur also extend support configur manag although fpga hold multipl configur hardwar limit number configur hold onechip use least recent use lru algorithm mechan swap configur fpga lru implement onechip use tabl configur refer bit approach similar additionalreferencebit algorithm describ silberschatz galvin fixedwidth shift regist use keep track load configur histori everi context switch shift regist shift bit right highord bit regist place inact configur activ one shift regist contain mean use long time contain mean use everi context switch configur histori regist valu use recent anoth valu later one use recent one valu therefor configur select replac one smallest valu histori regist notic overal behavior regist keep track locat configur queue recent use configur come front last one one replac simul featur implement time requir benchmark reconfigur bit tabl rbt act configur manag keep track fpga configur locat inform tabl includ address configur flag keep track load activ configur rbt describ enhanc support algorithm configur manag histori configur also store tabl allow lru configur manag select configur replac tabl memori consist scheme hazard hazard number type action taken rfu rd flush rfu sourc address cpu cach instruct issu cpu wr prevent rfu read pend cpu store instruct outstand cpu rd invalid rfu destin address cpu cach rfu instruct issu prevent cpu read rfu destin address rfu write destin block rfu wr prevent rfu write pend cpu load instruct outstand cpu rd cpu wr prevent cpu write rfu sourc address rfu read sourc block rfu rd rfu wr prevent rfu write pend cpu store instruct outstand cpu wr prevent cpu write rfu destin address rfu write destin block rfu rd prevent rfu read lock rfu destin address rfu wr prevent rfu write lock rfu sourc address rfu rd rfu wr prevent rfu write lock rfu destin address instruct specif onechip design obtain speedup mainli memori stream applic way vector coprocessor do gener rfu instruct take block data store memori perform custom oper data store back memori previous onechip support twooperand rfu instruct flexibl wider rang applic extend support three operand rfu instruct twooperand instruct one specifi opcod fpga function one sourc one destin regist hold respect memori address block size instruct sourc destin block size dierent three operand instruct one block size replac anoth sourc regist allow rfu get sourc data two dierent memori locat need continu instruct three block size onechip two configur instruct one configur address instruct use assign memori address rbt configur instruct preload instruct use prefetch instruct fpga reduc configur overhead compil prefetch techniqu previous publish reconfigur system memori control onechip allow superscalar dynam schedul henc instruct dierent latenc may execut paral lel rfu onechip direct access memori also allow execut parallel cpu data depend rfu cpu system act multiprocessor system provid speed up howev data depend exist them potenti memori inconsist must prevent memori consist scheme previous propos onechip describ allow parallel execut one fpga cpu scheme extend support one fpga rfu nine possibl hazard onechip may experi along action taken prevent them list tabl scheme preserv memori consist cpu fpga two fpga allow execut concurr onechip implement memori consist scheme use block lock tabl blt blt structur contain four field entri lock memori block prevent undesir access inform store tabl includ block address block size instruct tag srcdst flag simonechip section describ implement sim onechip simul model architectur onechip function executiondriven simul deriv simoutord simplescalar tool set model behaviour onechip need alreadi exist simul capabl outoford execut easili cutomiz use basi add onechip featur two exist architectur simul consid modif simplescalar chosen platform besid complet set tool annot capabl attract featur sinc would allow addit new instruct simpl manner modif simoutord modif done simoutord model onechip reserv station reconfigur bit tabl block lock tabl reconfigur unit overal function simoutord preserv reserv station simonechip implement queue besid alreadi exist schedul queue basic function unit bfu instruct memori mem instruct third schedul queue implement hold rfu instruct queue refer reconfigur instruct queue recq dispatch stage detect instruct target rfu place recq futur issu rbt implement link list rbt model fgpa control perform dynam reconfigur configur manag function provid assign configur address load configur perform context switch blt implement link list entri hold field two sourc destin memori block rfu instruct ensur onechip memori consist scheme model action taken hazard present keep track memori locat current block conflict instruct properli stall rfu includ rest function unit resourc pool function unit resourc configur pipelin descript abl adapt onechip simplescalar ar chitectur sever modif done origin pipelin simonechip pipelin simoutord consist six stage fetch dispatch issu execut writeback commit section describ modif icach dcach fetch dispatch issu bfu writeback commit mem main memori rfu execut figur simonechip pipelin done stage simoutord place onechip structur includ simonechip pipelin shown figur fetch stage remain unmodifi fetch instruct icach dispatch queue dispatch stage decod instruct perform regist renam move instruct dispatch queue reserv station three schedul queue regist updat unit ruu load store queue lsq reconfigur instruct queue recq stage add entri blt lock memori block rfu instruct dispatch issu stage identifi readi instruct schedul queue ruu lsq recq allow proceed pipelin stage also check blt keep memori consist stall correspond instruct execut stage instruct execut correspond function unit complet instruct schedul event queue writeback event stage divid three parallel stage bfu stage mem stage rfu stage bfu stage oper requir basic function unit integ float point execut mem stage memori access oper execut access dcach and rfu stage rfu instruct execut writeback stage remain unmodifi move complet oper result function unit ruu depend chain complet instruct also scan wake depend instruct commit stage retir instruct inord free resourc use instruct commit result complet instruct ruu regist file store lsq commit result data data cach stage clear blt entri remov memori lock correspond rfu instruct commit blt access dispatch issu commit stage memori consist scheme requir instruct enter blt remov program order pipelin issu execut writeback stage necessarili follow program order sinc outof order issu execut complet allow henc memori block lock correspond entri blt need enter rfu instruct di patch sinc dispatch done program order like simonechip simul oclibh fpgaconf ssgcc compil sourc code c onechip binari oc gcc compil simonechip sourc code simul statist figur simonechip simul process wise entri blt need remov rfu instruct commit sinc commit also perform program order action memori consist scheme taken issu stage issu stage allow probe blt memori lock instruct conflict lock memori block prevent issu point other allow proceed provid depend rfu instruct annot instruct simplescalar use creat new instruct attach opcod assembl file assembl translat append annot field assembl instruct take advantag featur new instruct creat without need modifi assembl onechip rfu instruct disguis alreadi exist annot instruct simul recogn rfu instruct model correspond oper without annot instruct treat regular one annot becom instruct target reconfigur unit four instruct defin onechip ie two rfu oper instruct two configur instruct creat simonechip macro use translat c specif correspond annot assembl instruct program model current program model onechip use circuit librari program simonechip done c user may use exist configur librari configur creat custom one configur defin c sever macro avail access memori instruct field complet simul process shown figur c program includ call rfu instruct compil simplescalar gcc compil ssgcc along onechip librari oclibh produc binari file execut simul simonechip program configur specifi fpgaconf must previous compil gcc along simul sourc code produc simul binari readi simul simul execut binari produc correspond statist simonechip processor specif defin commandlin argument one specifi processor core paramet fetch decod bandwidth intern queue size number execut unit memori hierarchi branch predictor also modifi onechip librari librari defin follow five macro oc configaddressfunc addr use specifi configur address specifi function associ function func address addr fpga configur bit taken enter correspond entri blt oc preloadfunc use preload configur associ specifi function func avail fpga context rec addrfunc src addr dst addr src size dst size twooperand reconfigur instruct func fpga function number src addr dst addr sourc destin block address src size dst size sourc destin block size encod rec addrfunc src addr src addr dst addr blk size threeoperand reconfigur instruct func fpga function number src addr src addr dst addr sourc sourc destin block address blk size block size encod reconfigur instruct perform context switch activ function func execut correspond oper associ it also lock respect sourc destin block memori enter correspond field blt long function take execut finish blt entri correspond instruct clear oc encodesizes macro use encod size memori block obtain encod valu tabl defin function log size macro use encod block size reconfigur instruct exampl a b c defin unsign char a b c activ function perform oper array b sourc data array c destin data encod size pass reconfigur instruct log configur definit behavior rfu model highlevel function simul given input function produc correspond output without perform detail microarchitectur simul programm logic configur defin follow configur address ie locat configur bit memori oper latenc ie number cycl result readi use issu latenc ie number cycl anoth oper issu resourc express describ reconfigur function separ instruct latenc oper issu latenc allow specif pipelin con figur exampl assum one configur take cycl complet one instruct configur pipelin one instruct start everi cycl case oper latenc issu latenc henc configur execut instruct time throughput configur impli per instruct express field semant configur specifi c express implement configur defin express must modifi processor state aect instruct execut memori access defconf express must done memori interfac macro avail memori read write access gener purpos regist float point miscellan regist access valu rfu instruct operand field valu and creat block mask decod block size configur exampl includ program simonechip section present exampl port applic use rfu onechip get speedup applic implement tap fir filter consid c code file call firc file firc includ stdioh defin tap defin max_input int int inputsmax_input void main int i j int x int ymax_input input random number fir filter kernel j x inner loop fir filter kernel line firc port execut entir onechip rfu that need modif c code file firocc reflect chang shown below file firocc includ stdioh includ oclibh defin max_input int int inputsmax_input void main int i j int x int ymax_input oc_configaddress xfffc set input random number fir filter kernel rec_addr x coef yi oc_encodes x printfnfir filter donen first step includ onechip librari code shown line firocc second step defin address configur bitstream fir filter case use configur memori address xfffc shown line third step notic line firc remov replac operand rfu instruct line firocc instruct use configur pass address two sourc memori block x coef pointer well address destin memori block iter yi block size pass use function oc encodes previou three chang necessari furthermor want reduc configur overhead would introduc preload instruct line instruct tell processor configur use soon way time get execut rfu instruc tion configur alreadi load time spent wait configur load instruct necessari configur load fpga processor automat load it c code modifi use rfu need defin fpga configur perform fir filter configur defin fpgaconf fir filter definit use shown below configur operand instruct use fir filter program defconfxfffc int oc_index index unsign int oc_word store word unsign int oc_result store result oc_index oc_maskoc_a_b oc_index oc_result oc_word write_wordoc_result gproc_a_dr configur equival inner loop fir filter kernel line firc note configur memori access done memori interfac line defin configur address xfffc oper issu latenc line defin iter loop fir fil ter line read word memori locat defin address store gener purpos regist contain one sourc address plu correspond memori oset way line read word sourc block multipli data previous read store oc word variabl line simpli accumul multipli valu across loop iter loop finish line write result memori locat defin address store gener purpos regist destin block address simul gener statist number instruct execut program speedup obtain simonechip verifi applic evalu perform onechip architectur sever benchmark applic compil execut simonechip experiment setup experi four step perform applic step one identif part applic suitabl implement hard ware step two model hardwar implement identifi part code step three replac identifi code applic correspond hardwar function call step four execut verif origin port version applic pipelin configur use simul default use simplescalar among relev characterist instruct fetch queue size instruct instruct decod issu commit bandwidth instruct per cycl entri regist updat unit ruu entri loadstor queue lsq number execut unit avail pipelin integ alu integ multiplierdivid memori system port avail to cpu floatingpoint alu floatingpoint multiplierdivid also case simonechip reconfigur function unit rfu entri rbt entri blt use branch predictor cach configur remain unmodifi well benchmark applic current standard benchmark suit reconfigur processor c lee et al univers california lo angel propos set benchmark evalu multimedia commun sy tem call mediabench sinc current reconfigur processor avail use mostli commun applic mediabench taken suit evalu onechip applic use evalu could port simplescalar due complex makefil due miss librari howev rest applic provid good feedback architectur perform profil profil execut applic help identifi part applic take lot time execut henc candid rewrit make execut faster profil applic perform use gnu profil gprof includ gnu binutil packag profil inform identifi specif function applic worth improv execut special hardwar implement onechip reconfigur unit port applic onechip piec code must long execut time perform memori access regular manner applic suitabl vector processor gener applic sped vector processor also suitabl onechip analysi modif four applic met requir port onechip jpeg imag compress adpcm audio code pegwit data encrypt mpeg video encod encod decod one port modif applic done hand ie compil technolog use rfu time applic assum memori access domin comput logic bottleneck memori bandwidth also assum one memori access perfom one cycl latenc oper obtain count total number memori access perform opera tion time approach may precis highli comput intens oper case applic result origin modifi version eight chosen applic execut simul applic test three dierent size data one small one medium one larg four experi done applic first experi execut origin applic inord issu a verifi mani cycl one take execut second experi execut onechip version tabl speedup applic data size onechip inord onechip outord cd outord origin outord onechip total jpeg encod small x x x x x medium x x x x x larg x x x x x jpeg decod small x x x x x medium x x x x x larg x x x x x adpcm encod small x x x x x medium x x x x x larg x x x x x larg x x x x x pegwit encrypt small x x x x x medium x x x x x larg x x x x x pegwit decrypt small x x x x x medium x x x x x larg x x x x x medium x x x x x larg x x x x x mpeg encod small x x x x x larg x x x x x applic also inord issu b third experi execut origin version applic outoford issu c fourth last experi execut onechip version outoford issu d way could verifi speedup obtain use featur reconfigur unit outof order issu onechip pipelin output file verifi correct data encod decod simul speedup obtain experi shown tabl first column ab show speedup obtain use reconfigur unit second column cd show speedup obtain introduc reconfigur unit outoford issu pipelin third column ac show speedup obtain use outoford issu fourth column bd show speedup obtain introduc outoford issu pipelin reconfigur unit onechip fifth column ad show total speedup obtain use reconfigur unit outof order issu time analyz simul statist note blt instruct stall ie instruct stall due memori lock applic except jpeg mean either rfu fast enough keep program execut memori access perform proxim rfu instruct execut second one actual case import confus blt stall prevent data hazard stall due unavail resourc structur hazard two consecut rfu instruct read write between like structur hazard sinc one rfu trail rfu instruct stall rfu avail consid blt stall case jpeg cpu read write perform proxim rfu instruct shown tabl rfu instruct show total dynam tabl jpeg rfu instruct applic data size rfu instruct x instruct stall stall per rfu instruct rfu overlap jpeg encod small larg larg count rfu instruct program blt instruct stall number cpu read write stall rfu write execut thi type hazard present next column show stall per rfu instruct last one show averag rfu instruct overlap cpu execut note oper latenc jpeg see jpeg encod overlap approxim instruct jpeg decod overlap approxim instruct discuss tabl see approxim overlap instruct jpeg decod mean rfu instruct issu follow instruct also allow issu outoford data depend then even rfu issu oper latenc improv ie reduc new hardwar technolog maximum improv applic observ configur latenc cycl is latenc lower improv perform overlap instruct still need execut rfu need wait them observ jpeg decod latenc cycl rest applic overlap improv rfu latenc reflect overal perform adpcm show fairli larg speedup onechip applic perform data valid oper besid call encod kernel data simpli read standard input encod block byte time written standard out put behaviour applic like kernel expect adpcm applic speedup due amdahl law state perform improv gain use faster mode execut limit fraction time faster mode use adpcm perform clearli depend size data larger data less time applic read write data time rfu execut instruct blt instruct stall applic pegwit perform also show depend data size howev dierent behavior observ rfu outoford issu featur rfu show better perform small data outoford issu show better perform improv larger data overal speedup featur greater input data larger decod applic make number rfu instruct call independ data size even data size call dierent latenc everi call encod almost thing happen blt instruct stall origin applic mpeg perform also data size depend case decod larger data greater perform improv appli both rfu featur outoford issu featur case encod perform improv shown larger frame size get larger higher perform improv test small medium input data dierent frame size almost number frame test medium larg data frame size dierent number frame applic blt instruct stall applic see outoford issu produc big gain ac use rfu still add speedup applic speedup obtain dynam schedul rang speedup obtain rfu abrang use time even techniqu limit potenti gain produc overal speedup increas dynam schedul seem eectiv applic except ad pcm biggest gain come use rfu lead us think kernelori applic better use rfu without complex outof order issu applic better use dynam schedul possibl augment rfu conclus futur work work behavior onechip architectur model studi perform measur execut sever otheshelf softwar applic softwar model system result obtain confirm perform improv architectur dsptype applic work question aris whether addit hardwar cost complex structur block lock tabl realli necessari reconfigur processor shown concept blt accomplish purpos maintain memori consist close link reconfigur logic memori parallel execut desir cpu pfu howev consid one four applic ie jpeg use research actual use blt take advantag it conclud remov simpli make cpu stall memori access occur rfu execut degrad perform significantli type benchmark studi jpeg averag overlap instruct configur oper latenc slot rfu use approxim time jpeg encod perform improv overlap small amount compar perform improv dynam schedul ing approxim ie speedup henc dynam schedul improv perform significantli use rel short oper delay instruct oppos onechip rfu instruct larg oper delay base four applic work appear number context need larg achiev good perform improv rfu applic one context use applic consider speedup obtain applic second context could provid increas improv much first context becaus base profil could implement dierent routin second context way first one wa would frequent use anoth question aris work whether configur small enough fit today reconfigur hardwar even implement hardwar implement dsp structur done group even shown outperform digit signal processor proven fit exist altera xilinx devic maximum logic gate today fpga million system gate avail estim silicon area version onechip start area processor requir much larger simpl processor use previou version onechip similar processor mip r processor core way superscalar processor support outoford execut includ kb instruct cach kb data cach use cmo m process die area approxim estim fabric technolog approach m process size processor core would approxim mm onechip processor includ small processor core insignific area eightcontext fpga structur k gate logic mbyte sram m process estim take mm scale m bring mm add mm processor complet onechip devic would quit manufactur obvious would desir add gate fpga logic process technolog continu shrink would easi do also conclud dynam schedul import achiev good perform produc big gain number applic kernel orient applic gain obtain rfu bigger complet applic biggest gain obtain outoford issu execut investig necessari area compil reconfigur processor specif compil design onechip architectur need fulli exploit better estim advantag disadvantag architectur featur develop compil system allow automat detect structur suitabl onechip rfu well gener correspond configur replac structur program allow investig optim number context rfu compil abl preload configur reduc delay also make optim use blt schedul mani instruct rfu delay slot also futur work investig architectur rfu work assum optim rfu work done type logic block interconnect resourc use fpga simul extend properli simul fpga fabric configur latenc issu ye et al model rfu execut latenc use simpl instructionlevel transistorlevel model howev architectur target finegrain instruct onechip target coarsegrain instruct point becom dicult make detail comparison onechip perform current reconfigur system standard applic benchmark avail reconfigur processor howev group report perform improv result similar one present paper use mediabench spec benchmark although onechip share certain similar system target memorystream applic focu looplevel code optim standard set benchmark metric reconfigur processor need properli evalu dierenc them acknowledg would like akcnowlegd chameleon system inc financi support onechip project jorg carrillo also support uoft open fellowship would also like thank review help comment r simplescalar tool set garp architectur c compil reconfigur architectur compil configur prefetch singl context reconfigur coprocessor chimaera reconfigur function unit configur compress xilinx xc fpga comput architectur quantit approach memori interfac onechip reconfigur processor memori interfac instruct specif reconfigur processor tool evalu synthes multimedia commun system morphosi parallel reconfigur system quantit analysi reconfigur coprocessor multimedia applic rsim executiondriven simul ilpbas sharedmemori multiprocessor uniprocessor napa adapt process architectur oper system concept compil direct approach hide configur latenc chameleon processor onechip fpga processor reconfigur logic tr highperform microarchitectur hardwareprogramm function unit mediabench configur prefetch singl context reconfigur coprocessor comput architectur nd ed memori interfac instruct specif reconfigur processor chimaera garp architectur c compil piperench morphosi parallel reconfigur system compil direct approach hide configur latenc chameleon processor chimaera reconfigur function unit configur compress xilinx xc fpga napa adapt process architectur quantit analysi reconfigur coprocessor multimedia applic fpgabas structur onlin fft dct ctr hamid noori farhad mehdipour kazuaki murakami koji inou maziar goudarzi interact present gener execut multiexit custom instruct adapt extens processor proceed confer design autom test europ april nice franc scott hauck thoma w fri matthew m hosler jeffrey p kao chimaera reconfigur function unit ieee transact larg scale integr vlsi system v n p februari paul beckett andrew jen toward nanocomput architectur australian comput scienc commun v n p januaryfebruari nathan clark manjunath kudlur hyunchul park scott mahlk krisztian flautner applicationspecif process generalpurpos core via transpar instruct set custom proceed th annual ieeeacm intern symposium microarchitectur p decemb portland oregon explor design space lutbas transpar acceler proceed intern confer compil architectur synthesi embed system septemb san francisco california usa shobana padmanabhan phillip jone david v schuehler scott j friedman praveen krishnamurthi huakai zhang roger chamberlain ron k cytron jason fritt john w lockwood extract improv microarchitectur perform reconfigur architectur intern journal parallel program v n p june philip garcia katherin compton michael schult emili blem wenyin fu overview reconfigur hardwar embed system eurasip journal embed system v n p januari