// Seed: 915451560
`define pp_2 0
module module_0 (
    input id_0,
    output logic id_1
);
  type_4(
      1, 1, 1
  );
  assign id_1 = id_0;
  logic id_2;
endmodule
