/// Auto-generated bit field definitions for USBPHYC
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f7::usbphyc {

using namespace alloy::hal::bitfields;

// ============================================================================
// USBPHYC Bit Field Definitions
// ============================================================================

/// PLL1 - USBPHYC PLL1 control register
namespace pll1 {
    /// Enable the PLL1 inside PHY
    /// Position: 0, Width: 1
    using PLL1EN = BitField<0, 1>;
    constexpr uint32_t PLL1EN_Pos = 0;
    constexpr uint32_t PLL1EN_Msk = PLL1EN::mask;

    /// : Controls the PHY PLL1 input clock frequency selection
    /// Position: 1, Width: 3
    using PLL1SEL = BitField<1, 3>;
    constexpr uint32_t PLL1SEL_Pos = 1;
    constexpr uint32_t PLL1SEL_Msk = PLL1SEL::mask;

}  // namespace pll1

/// TUNE - USBPHYC tuning control register
namespace tune {
    /// Controls the current boosting function
    /// Position: 0, Width: 1
    using INCURREN = BitField<0, 1>;
    constexpr uint32_t INCURREN_Pos = 0;
    constexpr uint32_t INCURREN_Msk = INCURREN::mask;

    /// Controls PHY current boosting
    /// Position: 1, Width: 1
    using INCURRINT = BitField<1, 1>;
    constexpr uint32_t INCURRINT_Pos = 1;
    constexpr uint32_t INCURRINT_Msk = INCURRINT::mask;

    /// : Enables the Low Full Speed feedback capacitor
    /// Position: 2, Width: 1
    using LFSCAPEN = BitField<2, 1>;
    constexpr uint32_t LFSCAPEN_Pos = 2;
    constexpr uint32_t LFSCAPEN_Msk = LFSCAPEN::mask;

    /// Controls the HS driver slew rate
    /// Position: 3, Width: 1
    using HSDRVSLEW = BitField<3, 1>;
    constexpr uint32_t HSDRVSLEW_Pos = 3;
    constexpr uint32_t HSDRVSLEW_Msk = HSDRVSLEW::mask;

    /// Decreases the HS driver DC level
    /// Position: 4, Width: 1
    using HSDRVDCCUR = BitField<4, 1>;
    constexpr uint32_t HSDRVDCCUR_Pos = 4;
    constexpr uint32_t HSDRVDCCUR_Msk = HSDRVDCCUR::mask;

    /// Increases the HS Driver DC level. Not applicable during the HS Test J and Test K data transfer
    /// Position: 5, Width: 1
    using HSDRVDCLEV = BitField<5, 1>;
    constexpr uint32_t HSDRVDCLEV_Pos = 5;
    constexpr uint32_t HSDRVDCLEV_Msk = HSDRVDCLEV::mask;

    /// Enable the HS driver current increase feature
    /// Position: 6, Width: 1
    using HSDRVCURINCR = BitField<6, 1>;
    constexpr uint32_t HSDRVCURINCR_Pos = 6;
    constexpr uint32_t HSDRVCURINCR_Msk = HSDRVCURINCR::mask;

    /// Tuning pin to adjust the full speed rise/fall time
    /// Position: 7, Width: 1
    using FSDRVRFADJ = BitField<7, 1>;
    constexpr uint32_t FSDRVRFADJ_Pos = 7;
    constexpr uint32_t FSDRVRFADJ_Msk = FSDRVRFADJ::mask;

    /// High Speed rise-fall reduction enable
    /// Position: 8, Width: 1
    using HSDRVRFRED = BitField<8, 1>;
    constexpr uint32_t HSDRVRFRED_Pos = 8;
    constexpr uint32_t HSDRVRFRED_Msk = HSDRVRFRED::mask;

    /// HS Driver current trimming pins for choke compensation
    /// Position: 9, Width: 4
    using HSDRVCHKITRM = BitField<9, 4>;
    constexpr uint32_t HSDRVCHKITRM_Pos = 9;
    constexpr uint32_t HSDRVCHKITRM_Msk = HSDRVCHKITRM::mask;

    /// Controls the PHY bus HS driver impedance tuning for choke compensation
    /// Position: 13, Width: 2
    using HSDRVCHKZTRM = BitField<13, 2>;
    constexpr uint32_t HSDRVCHKZTRM_Pos = 13;
    constexpr uint32_t HSDRVCHKZTRM_Msk = HSDRVCHKZTRM::mask;

    /// Adjust the squelch DC threshold value
    /// Position: 15, Width: 2
    using SQLCHCTL = BitField<15, 2>;
    constexpr uint32_t SQLCHCTL_Pos = 15;
    constexpr uint32_t SQLCHCTL_Msk = SQLCHCTL::mask;

    /// Enables the HS Rx Gain Equalizer
    /// Position: 17, Width: 1
    using HDRXGNEQEN = BitField<17, 1>;
    constexpr uint32_t HDRXGNEQEN_Pos = 17;
    constexpr uint32_t HDRXGNEQEN_Msk = HDRXGNEQEN::mask;

    /// HS Tx staggering enable
    /// Position: 18, Width: 1
    using STAGSEL = BitField<18, 1>;
    constexpr uint32_t STAGSEL_Pos = 18;
    constexpr uint32_t STAGSEL_Msk = STAGSEL::mask;

    /// HS Fall time control of single ended signals during pre-emphasis
    /// Position: 19, Width: 1
    using HSFALLPREEM = BitField<19, 1>;
    constexpr uint32_t HSFALLPREEM_Pos = 19;
    constexpr uint32_t HSFALLPREEM_Msk = HSFALLPREEM::mask;

    /// : HS Receiver Offset adjustment
    /// Position: 20, Width: 2
    using HSRXOFF = BitField<20, 2>;
    constexpr uint32_t HSRXOFF_Pos = 20;
    constexpr uint32_t HSRXOFF_Msk = HSRXOFF::mask;

    /// Enables the short circuit protection circuitry in LS/FS driver
    /// Position: 22, Width: 1
    using SHTCCTCTLPROT = BitField<22, 1>;
    constexpr uint32_t SHTCCTCTLPROT_Pos = 22;
    constexpr uint32_t SHTCCTCTLPROT_Msk = SHTCCTCTLPROT::mask;

    /// This pin is used to bypass the squelch inter-locking circuitry
    /// Position: 23, Width: 1
    using SQLBYP = BitField<23, 1>;
    constexpr uint32_t SQLBYP_Pos = 23;
    constexpr uint32_t SQLBYP_Msk = SQLBYP::mask;

}  // namespace tune

/// LDO - USBPHYC LDO control and status register
namespace ldo {
    /// Indicates the presence of the LDO in the chip
    /// Position: 0, Width: 1
    /// Access: read-only
    using LDO_USED = BitField<0, 1>;
    constexpr uint32_t LDO_USED_Pos = 0;
    constexpr uint32_t LDO_USED_Msk = LDO_USED::mask;

    /// Monitors the status of the PHY's LDO
    /// Position: 1, Width: 1
    /// Access: read-only
    using LDO_STATUS = BitField<1, 1>;
    constexpr uint32_t LDO_STATUS_Pos = 1;
    constexpr uint32_t LDO_STATUS_Msk = LDO_STATUS::mask;

    /// Controls disable of the High Speed PHY's LDO
    /// Position: 2, Width: 1
    /// Access: read-write
    using LDO_DISABLE = BitField<2, 1>;
    constexpr uint32_t LDO_DISABLE_Pos = 2;
    constexpr uint32_t LDO_DISABLE_Msk = LDO_DISABLE::mask;

}  // namespace ldo

}  // namespace alloy::hal::st::stm32f7::usbphyc
