

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:32:33 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Col_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1297921|  1297921|  1297921|  1297921|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                  |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  1297920|  1297920|        60|          -|          -|  21632|    no    |
        | + W_Row_Loop_W_Col_Loop          |       55|       55|         8|          6|          1|      9|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    434|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    269|    -|
|Register         |        -|      -|     356|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      6|     727|   1647|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_cud_U1  |conv_1_fadd_32ns_cud  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_eOg_U3  |conv_1_fcmp_32ns_eOg  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_dEe_U2  |conv_1_fmul_32ns_dEe  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_1_mac_muladdfYi_U4  |conv_1_mac_muladdfYi  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U       |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        2|  0|   0|    0|   320|   64|     2|        10240|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_654_p2     |     +    |      0|  0|  13|           1|          11|
    |add_ln18_1_fu_454_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln18_fu_510_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln26_1_fu_581_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln26_2_fu_571_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln26_3_fu_590_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln26_4_fu_623_p2     |     +    |      0|  0|  17|           1|          13|
    |add_ln26_5_fu_634_p2     |     +    |      0|  0|  17|           2|          13|
    |add_ln26_fu_557_p2       |     +    |      0|  0|   8|           5|           5|
    |add_ln35_1_fu_437_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln8_fu_326_p2        |     +    |      0|  0|  21|          15|           1|
    |c_fu_382_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_649_p2              |     +    |      0|  0|  15|           1|           6|
    |r_fu_332_p2              |     +    |      0|  0|  15|           5|           1|
    |wc_fu_644_p2             |     +    |      0|  0|  10|           1|           2|
    |wr_fu_460_p2             |     +    |      0|  0|  10|           1|           2|
    |sub_ln26_1_fu_539_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_612_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_fu_504_p2       |     -    |      0|  0|   8|           5|           5|
    |and_ln34_fu_703_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_376_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_338_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln14_fu_370_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln18_fu_448_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln21_fu_466_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_691_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_685_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_320_p2       |   icmp   |      0|  0|  13|          15|          15|
    |or_ln34_fu_697_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_388_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_660_p3    |  select  |      0|  0|  11|           1|           1|
    |select_ln18_1_fu_480_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln18_fu_472_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln35_1_fu_352_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_2_fu_394_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_3_fu_402_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_344_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_364_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 434|         201|         230|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_243_p4  |   9|          2|    4|          8|
    |ap_phi_mux_wc_0_phi_fu_277_p4            |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_254_p4            |   9|          2|    2|          4|
    |c_0_reg_217                              |   9|          2|    5|         10|
    |conv_input_address0                      |  15|          3|   12|         36|
    |f_0_reg_228                              |   9|          2|    6|         12|
    |grp_fu_284_p0                            |  21|          4|   32|        128|
    |grp_fu_284_p1                            |  27|          5|   32|        160|
    |grp_fu_290_p0                            |  21|          4|   32|        128|
    |grp_fu_290_p1                            |  15|          3|   32|         96|
    |indvar_flatten21_reg_183                 |   9|          2|   15|         30|
    |indvar_flatten7_reg_205                  |   9|          2|   11|         22|
    |indvar_flatten_reg_239                   |   9|          2|    4|          8|
    |r_0_reg_194                              |   9|          2|    5|         10|
    |w_sum_1_reg_261                          |   9|          2|   32|         64|
    |wc_0_reg_273                             |   9|          2|    2|          4|
    |wr_0_reg_250                             |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 269|         57|  232|        742|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln18_1_reg_777               |   4|   0|    4|          0|
    |add_ln8_reg_731                  |  15|   0|   15|          0|
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_217                      |   5|   0|    5|          0|
    |conv_input_load_1_reg_822        |  32|   0|   32|          0|
    |conv_out_addr_reg_768            |  15|   0|   15|          0|
    |f_0_reg_228                      |   6|   0|    6|          0|
    |f_reg_847                        |   6|   0|    6|          0|
    |icmp_ln11_reg_736                |   1|   0|    1|          0|
    |icmp_ln18_reg_773                |   1|   0|    1|          0|
    |icmp_ln18_reg_773_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten21_reg_183         |  15|   0|   15|          0|
    |indvar_flatten7_reg_205          |  11|   0|   11|          0|
    |indvar_flatten_reg_239           |   4|   0|    4|          0|
    |r_0_reg_194                      |   5|   0|    5|          0|
    |reg_304                          |  32|   0|   32|          0|
    |reg_310                          |  32|   0|   32|          0|
    |reg_315                          |  32|   0|   32|          0|
    |select_ln11_reg_852              |  11|   0|   11|          0|
    |select_ln18_1_reg_787            |   2|   0|    2|          0|
    |select_ln18_reg_782              |   2|   0|    2|          0|
    |select_ln35_1_reg_741            |   5|   0|    5|          0|
    |select_ln35_2_reg_747            |   6|   0|    6|          0|
    |select_ln35_3_reg_752            |   5|   0|    5|          0|
    |sub_ln26_2_reg_797               |  13|   0|   13|          0|
    |tmp_1_2_reg_827                  |  32|   0|   32|          0|
    |w_sum_1_reg_261                  |  32|   0|   32|          0|
    |wc_0_reg_273                     |   2|   0|    2|          0|
    |wc_reg_832                       |   2|   0|    2|          0|
    |wr_0_reg_250                     |   2|   0|    2|          0|
    |zext_ln26_reg_758                |   6|   0|   64|         58|
    |zext_ln35_2_reg_763              |   6|   0|   10|          4|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 356|   0|  418|         62|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_input_address1  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce1       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q1        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

