#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Mon May 19 13:46:55 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {ad_clk} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led_display_seg[0]} LOC=V23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[0]} LOC=V23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[1]} LOC=W23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[1]} LOC=W23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[2]} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[2]} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[3]} LOC=Y20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[3]} LOC=Y20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[4]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[4]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[5]} LOC=AB25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[5]} LOC=AB25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[6]} LOC=V24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[6]} LOC=V24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[7]} LOC=W24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[7]} LOC=W24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[0]} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[0]} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[1]} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[1]} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[2]} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[2]} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[3]} LOC=W19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[3]} LOC=W19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[4]} LOC=U25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[4]} LOC=U25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[5]} LOC=U26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[5]} LOC=U26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[6]} LOC=AA22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[6]} LOC=AA22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[7]} LOC=AA23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[7]} LOC=AA23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {ad_data[0]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[0]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[1]} LOC=Y25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[1]} LOC=Y25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[2]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[2]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[3]} LOC=U21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[3]} LOC=U21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[4]} LOC=AC26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[4]} LOC=AC26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[5]} LOC=AB26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[5]} LOC=AB26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[6]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[6]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[7]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[7]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance PLLinst/u_gpll/gpll_inst to GPLL_7_1075.
Phase 1.1 1st GP placement started.
Design Utilization : 4%.
First map gop timing takes 1.47 sec
Worst slack after clock region global placement is 907896
Wirelength after clock region global placement is 12183 and checksum is FE4E542D02A36784.
1st GP placement takes 3.31 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_1/gopclkbufg to USCM_215_627.
Clock placement takes 0.14 sec.

Wirelength after Pre Global Placement is 12183 and checksum is FE4E542D02A36784.
Pre global placement takes 3.92 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_obuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst ad_data_ibuf[0]/opit_1 on IOLHR_16_252.
Placed fixed group with base inst ad_data_ibuf[1]/opit_1 on IOLHR_16_246.
Placed fixed group with base inst ad_data_ibuf[2]/opit_1 on IOLHR_16_138.
Placed fixed group with base inst ad_data_ibuf[3]/opit_1 on IOLHR_16_144.
Placed fixed group with base inst ad_data_ibuf[4]/opit_1 on IOLHR_16_264.
Placed fixed group with base inst ad_data_ibuf[5]/opit_1 on IOLHR_16_270.
Placed fixed group with base inst ad_data_ibuf[6]/opit_1 on IOLHR_16_30.
Placed fixed group with base inst ad_data_ibuf[7]/opit_1 on IOLHR_16_36.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst led_display_seg_obuf[0]/opit_1 on IOLHR_16_186.
Placed fixed group with base inst led_display_seg_obuf[1]/opit_1 on IOLHR_16_180.
Placed fixed group with base inst led_display_seg_obuf[2]/opit_1 on IOLHR_16_108.
Placed fixed group with base inst led_display_seg_obuf[3]/opit_1 on IOLHR_16_102.
Placed fixed group with base inst led_display_seg_obuf[4]/opit_1 on IOLHR_16_222.
Placed fixed group with base inst led_display_seg_obuf[5]/opit_1 on IOLHR_16_216.
Placed fixed group with base inst led_display_seg_obuf[6]/opit_1 on IOLHR_16_234.
Placed fixed group with base inst led_display_seg_obuf[7]/opit_1 on IOLHR_16_228.
Placed fixed group with base inst led_display_sel_obuf[0]/opit_1 on IOLHR_16_48.
Placed fixed group with base inst led_display_sel_obuf[1]/opit_1 on IOLHR_16_42.
Placed fixed group with base inst led_display_sel_obuf[2]/opit_1 on IOLHR_16_84.
Placed fixed group with base inst led_display_sel_obuf[3]/opit_1 on IOLHR_16_78.
Placed fixed group with base inst led_display_sel_obuf[4]/opit_1 on IOLHR_16_294.
Placed fixed group with base inst led_display_sel_obuf[5]/opit_1 on IOLHR_16_288.
Placed fixed group with base inst led_display_sel_obuf[6]/opit_1 on IOLHR_16_210.
Placed fixed group with base inst led_display_sel_obuf[7]/opit_1 on IOLHR_16_204.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance PLLinst/u_gpll/gpll_inst on GPLL_7_1075.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_215_627.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.11 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.06 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 869525.
	5 iterations finished.
	Final slack 912424.
Super clustering done.
Design Utilization : 4%.
Worst slack after global placement is 900237
2nd GP placement takes 62.11 sec.

Wirelength after global placement is 25542 and checksum is FB2E06A9ED3322C4.
Global placement takes 62.28 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 161 LUT6 in collection, pack success:12
Packing LUT6D takes 0.12 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 24905 and checksum is E50BDDA82EE27717.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 869525.
	5 iterations finished.
	Final slack 912424.
Super clustering done.
Design Utilization : 4%.
Worst slack after post global placement is 902141
3rd GP placement takes 60.86 sec.

Wirelength after post global placement is 24938 and checksum is 4F16601CAD81F272.
Packing LUT6D started.
I: LUT6D pack result: There are 137 LUT6 in collection, pack success:0
Packing LUT6D takes 0.14 sec.
Post global placement takes 61.12 sec.

Phase 4 Legalization started.
The average distance in LP is 0.448030.
Wirelength after legalization is 26066 and checksum is FD6DA6D25CDFCB88.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 910048.
Replication placement takes 0.12 sec.

Wirelength after replication placement is 26066 and checksum is FD6DA6D25CDFCB88.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 910048, TNS before detailed placement is 0. 
Worst slack after detailed placement is 910048, TNS after detailed placement is 0. 
Swapping placement takes 0.08 sec.

Wirelength after detailed placement is 26066 and checksum is FD6DA6D25CDFCB88.
Timing-driven detailed placement takes 0.20 sec.

Worst slack is 910048, TNS after placement is 0.
Placement done.
Total placement takes 128.00 sec.
Finished placement.

Routing started.
Building routing graph takes 3.64 sec.
Worst slack is 910048, TNS before global route is 0.
Processing design graph takes 0.89 sec.
Total memory for routing:
	218.112422 M.
Total nets for routing : 2989.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 145 at the end of iteration 0.
Unrouted nets 96 at the end of iteration 1.
Unrouted nets 67 at the end of iteration 2.
Unrouted nets 50 at the end of iteration 3.
Unrouted nets 20 at the end of iteration 4.
Unrouted nets 19 at the end of iteration 5.
Unrouted nets 14 at the end of iteration 6.
Unrouted nets 10 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 4 processed 199 nets, it takes 0.95 sec.
Global routing takes 1.05 sec.
Total 3853 subnets.
    forward max bucket size 394 , backward 331.
        Unrouted nets 2632 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.562500 sec.
    forward max bucket size 393 , backward 262.
        Unrouted nets 2140 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.515625 sec.
    forward max bucket size 185 , backward 278.
        Unrouted nets 1818 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.437500 sec.
    forward max bucket size 170 , backward 262.
        Unrouted nets 1487 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.312500 sec.
    forward max bucket size 125 , backward 252.
        Unrouted nets 1153 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.250000 sec.
    forward max bucket size 160 , backward 129.
        Unrouted nets 831 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.187500 sec.
    forward max bucket size 135 , backward 141.
        Unrouted nets 583 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.125000 sec.
    forward max bucket size 108 , backward 108.
        Unrouted nets 367 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.093750 sec.
    forward max bucket size 115 , backward 83.
        Unrouted nets 244 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.062500 sec.
    forward max bucket size 43 , backward 88.
        Unrouted nets 169 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.046875 sec.
    forward max bucket size 128 , backward 81.
        Unrouted nets 69 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.031250 sec.
    forward max bucket size 167 , backward 86.
        Unrouted nets 49 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 31 , backward 15.
        Unrouted nets 35 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 35 , backward 16.
        Unrouted nets 32 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 48 , backward 91.
        Unrouted nets 19 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 36 , backward 90.
        Unrouted nets 12 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.031250 sec.
    forward max bucket size 36 , backward 19.
        Unrouted nets 8 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 13.
        Unrouted nets 0 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
Detailed routing takes 17 iterations
I: Design net led_display_driver_inst/u_led_display_selector/N105 is routed by general path.
C: Route-2036: The clock path from led_display_driver_inst/u_led_display_selector/N105_inv/gateop:L6 to led_display_driver_inst/u_led_display_selector/led_display_seg[5]/opit_0:CLK is routed by SRB.
I: Design net ad_pulse is routed by general path.
C: Route-2036: The clock path from pulse_gen_inst/N0/gateop:L6 to cymometer_inst/N57_m1/gopapm:CLK is routed by SRB.
Detailed routing takes 2.89 sec.
Start fix hold violation.
Build tmp routing results takes 0.03 sec.
Timing analysis takes 0.06 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.12 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.12 sec.
Used SRB routing arc is 28829.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 10.70 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 2        | 240           | 1                  
| Use of BKCL                 | 2        | 6             | 34                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 392      | 11675         | 4                  
|   FF                        | 116      | 93400         | 1                  
|   LUT                       | 1404     | 46700         | 4                  
|   LUT-FF pairs              | 75       | 46700         | 1                  
| Use of CLMS                 | 197      | 4975          | 4                  
|   FF                        | 72       | 39800         | 1                  
|   LUT                       | 688      | 19900         | 4                  
|   LUT-FF pairs              | 20       | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 1        | 6             | 17                 
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 119      | 10550         | 2                  
| Use of HCKB                 | 4        | 96            | 5                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 27       | 300           | 9                  
|   IOBD                      | 15       | 144           | 11                 
|   IOBS                      | 12       | 156           | 8                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 27       | 300           | 9                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 1        | 24            | 5                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 2        | 32            | 7                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'frequency_meter' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:3m:0s
Action pnr: CPU time elapsed is 0h:2m:36s
Action pnr: Process CPU time elapsed is 0h:2m:36s
Current time: Mon May 19 13:49:54 2025
Action pnr: Peak memory pool usage is 1,196 MB
