0.7
2020.2
Oct 14 2022
05:07:14
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/AESL_axi_master_gmem.v,1710022475,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/AESL_axi_slave_control.v,1710022475,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/csv_file_dump.svh,1710022475,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/dataflow_monitor.sv,1710022475,systemVerilog,/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/nodf_module_interface.svh;/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/upc_loop_interface.svh,,/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/dump_file_agent.svh;/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/csv_file_dump.svh;/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/sample_agent.svh;/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/loop_sample_agent.svh;/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/sample_manager.svh;/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/nodf_module_interface.svh;/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/nodf_module_monitor.svh;/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/upc_loop_interface.svh;/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/dump_file_agent.svh,1710022475,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/fifo_para.vh,1710022475,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/loop_sample_agent.svh,1710022475,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3.autotb.v,1710022475,systemVerilog,,,/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/fifo_para.vh,apatb_mm3_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3.v,1710022462,systemVerilog,,,,mm3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_control_s_axi.v,1710022464,systemVerilog,,,,mm3_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_flow_control_loop_pipe_sequential_init.v,1710022464,systemVerilog,,,,mm3_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_gmem_m_axi.v,1710022462,systemVerilog,,,,mm3_gmem_m_axi;mm3_gmem_m_axi_fifo;mm3_gmem_m_axi_load;mm3_gmem_m_axi_mem;mm3_gmem_m_axi_read;mm3_gmem_m_axi_reg_slice;mm3_gmem_m_axi_srl;mm3_gmem_m_axi_store;mm3_gmem_m_axi_throttle;mm3_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2.v,1710022458,systemVerilog,,,,mm3_mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5.v,1710022459,systemVerilog,,,,mm3_mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8.v,1710022461,systemVerilog,,,,mm3_mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_mul_32s_32s_32_1_1.v,1710022461,systemVerilog,,,,mm3_mul_32s_32s_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/mm3_mul_32s_32s_48_1_1.v,1710022458,systemVerilog,,,,mm3_mul_32s_32s_48_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/nodf_module_interface.svh,1710022475,verilog,,,,nodf_module_intf,,,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/nodf_module_monitor.svh,1710022475,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/sample_agent.svh,1710022475,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/sample_manager.svh,1710022475,verilog,,,,,,,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/upc_loop_interface.svh,1710022475,verilog,,,,upc_loop_intf,,,,,,,,
/home/bruno/Desktop/benchmarks/mm3/proj_mm3/solution1/sim/verilog/upc_loop_monitor.svh,1710022475,verilog,,,,,,,,,,,,
