-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "02/02/2015 16:20:40"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	digital_cam_impl1 IS
    PORT (
	clk_50 : IN std_logic;
	btn_resend : IN std_logic;
	led_config_finished : BUFFER std_logic;
	vga_hsync : BUFFER std_logic;
	vga_vsync : BUFFER std_logic;
	vga_r : BUFFER std_logic_vector(7 DOWNTO 0);
	vga_g : BUFFER std_logic_vector(7 DOWNTO 0);
	vga_b : BUFFER std_logic_vector(7 DOWNTO 0);
	vga_blank_N : BUFFER std_logic;
	vga_sync_N : BUFFER std_logic;
	vga_CLK : BUFFER std_logic;
	ov7670_pclk : IN std_logic;
	ov7670_xclk : BUFFER std_logic;
	ov7670_vsync : IN std_logic;
	ov7670_href : IN std_logic;
	ov7670_data : IN std_logic_vector(7 DOWNTO 0);
	ov7670_sioc : BUFFER std_logic;
	ov7670_siod : BUFFER std_logic;
	ov7670_pwdn : BUFFER std_logic;
	ov7670_reset : BUFFER std_logic
	);
END digital_cam_impl1;

-- Design Ports Information
-- led_config_finished	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_hsync	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_vsync	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_r[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_g[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_b[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_blank_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_sync_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ov7670_xclk	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ov7670_sioc	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ov7670_pwdn	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ov7670_reset	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ov7670_siod	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ov7670_pclk	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- btn_resend	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_vsync	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_href	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[7]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[1]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[4]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[5]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[0]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF digital_cam_impl1 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk_50 : std_logic;
SIGNAL ww_btn_resend : std_logic;
SIGNAL ww_led_config_finished : std_logic;
SIGNAL ww_vga_hsync : std_logic;
SIGNAL ww_vga_vsync : std_logic;
SIGNAL ww_vga_r : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_g : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_b : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_blank_N : std_logic;
SIGNAL ww_vga_sync_N : std_logic;
SIGNAL ww_vga_CLK : std_logic;
SIGNAL ww_ov7670_pclk : std_logic;
SIGNAL ww_ov7670_xclk : std_logic;
SIGNAL ww_ov7670_vsync : std_logic;
SIGNAL ww_ov7670_href : std_logic;
SIGNAL ww_ov7670_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ov7670_sioc : std_logic;
SIGNAL ww_ov7670_siod : std_logic;
SIGNAL ww_ov7670_pwdn : std_logic;
SIGNAL ww_ov7670_reset : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ov7670_siod~input_o\ : std_logic;
SIGNAL \clk_50~input_o\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|taken~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout\ : std_logic;
SIGNAL \btn_resend~input_o\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~1\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~3\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~5\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~7\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~34_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr[1]~60_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|process_0~1_combout\ : std_logic;
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \Inst_VGA|Add1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~1\ : std_logic;
SIGNAL \Inst_VGA|Add1~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~3\ : std_logic;
SIGNAL \Inst_VGA|Add1~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~5\ : std_logic;
SIGNAL \Inst_VGA|Add1~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~7\ : std_logic;
SIGNAL \Inst_VGA|Add1~8_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~9\ : std_logic;
SIGNAL \Inst_VGA|Add1~10_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~13\ : std_logic;
SIGNAL \Inst_VGA|Add1~14_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~15\ : std_logic;
SIGNAL \Inst_VGA|Add1~16_combout\ : std_logic;
SIGNAL \Inst_VGA|Hcnt~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~17\ : std_logic;
SIGNAL \Inst_VGA|Add1~18_combout\ : std_logic;
SIGNAL \Inst_VGA|Hcnt~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Hcnt~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~11\ : std_logic;
SIGNAL \Inst_VGA|Add1~12_combout\ : std_logic;
SIGNAL \Inst_VGA|process_1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|process_1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Hsync~q\ : std_logic;
SIGNAL \Inst_VGA|Equal1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~15\ : std_logic;
SIGNAL \Inst_VGA|Add0~16_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~17\ : std_logic;
SIGNAL \Inst_VGA|Add0~18_combout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~3_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~1\ : std_logic;
SIGNAL \Inst_VGA|Add0~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~3\ : std_logic;
SIGNAL \Inst_VGA|Add0~4_combout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~5\ : std_logic;
SIGNAL \Inst_VGA|Add0~6_combout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~7\ : std_logic;
SIGNAL \Inst_VGA|Add0~8_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~9\ : std_logic;
SIGNAL \Inst_VGA|Add0~10_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~11\ : std_logic;
SIGNAL \Inst_VGA|Add0~12_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~13\ : std_logic;
SIGNAL \Inst_VGA|Add0~14_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~0_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~1_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Vsync~q\ : std_logic;
SIGNAL \Inst_VGA|activeArea~0_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~1_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~2_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~3_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~4_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~q\ : std_logic;
SIGNAL \ov7670_pclk~input_o\ : std_logic;
SIGNAL \ov7670_href~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_href~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_hold~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_hold~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|line~1_combout\ : std_logic;
SIGNAL \ov7670_vsync~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_vsync~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_vsync~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|line~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|we_reg~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|we_reg~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[0]~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[0]~18\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[1]~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[1]~20\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[2]~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[2]~22\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[3]~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[3]~24\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[4]~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[4]~26\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[5]~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[5]~28\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[6]~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[6]~30\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[7]~31_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[7]~32\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[8]~33_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[8]~34\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[9]~35_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[9]~36\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[10]~37_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[10]~38\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[11]~39_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[11]~40\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[12]~41_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[12]~42\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[13]~43_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[13]~44\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[14]~45_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[14]~46\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[15]~47_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[15]~48\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[16]~49_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[0]~17_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[11]~51_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[14]~46\ : std_logic;
SIGNAL \Inst_Address_Generator|val[15]~47_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[15]~48\ : std_logic;
SIGNAL \Inst_Address_Generator|val[16]~49_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[11]~52_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[11]~53_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[0]~18\ : std_logic;
SIGNAL \Inst_Address_Generator|val[1]~19_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[1]~20\ : std_logic;
SIGNAL \Inst_Address_Generator|val[2]~21_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[2]~22\ : std_logic;
SIGNAL \Inst_Address_Generator|val[3]~23_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[3]~24\ : std_logic;
SIGNAL \Inst_Address_Generator|val[4]~25_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[4]~26\ : std_logic;
SIGNAL \Inst_Address_Generator|val[5]~27_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[5]~28\ : std_logic;
SIGNAL \Inst_Address_Generator|val[6]~29_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[6]~30\ : std_logic;
SIGNAL \Inst_Address_Generator|val[7]~31_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[7]~32\ : std_logic;
SIGNAL \Inst_Address_Generator|val[8]~33_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[8]~34\ : std_logic;
SIGNAL \Inst_Address_Generator|val[9]~35_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[9]~36\ : std_logic;
SIGNAL \Inst_Address_Generator|val[10]~37_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[10]~38\ : std_logic;
SIGNAL \Inst_Address_Generator|val[11]~39_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[11]~40\ : std_logic;
SIGNAL \Inst_Address_Generator|val[12]~41_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[12]~42\ : std_logic;
SIGNAL \Inst_Address_Generator|val[13]~43_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[13]~44\ : std_logic;
SIGNAL \Inst_Address_Generator|val[14]~45_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ : std_logic;
SIGNAL \ov7670_data[4]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[4]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[4]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~7_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~8_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~4_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~1_combout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~9_combout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~10_combout\ : std_logic;
SIGNAL \ov7670_data[5]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[5]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[13]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~18_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~19_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~13_combout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~14_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~15_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~16_combout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~17_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~11_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~20_combout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~21_combout\ : std_logic;
SIGNAL \ov7670_data[6]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[6]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[6]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[14]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~22_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~23_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~29_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~30_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~26_combout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~27_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~24_combout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~25_combout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~28_combout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~31_combout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~32_combout\ : std_logic;
SIGNAL \ov7670_data[7]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[15]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~33_combout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~34_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~37_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~38_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~35_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~36_combout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~39_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~40_combout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~41_combout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~42_combout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~43_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~4_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~7_combout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~8_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~1_combout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~9_combout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~10_combout\ : std_logic;
SIGNAL \ov7670_data[0]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~11_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~12_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~13_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~14_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~15_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~16_combout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~17_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~18_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~19_combout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~20_combout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~21_combout\ : std_logic;
SIGNAL \ov7670_data[1]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~29_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~30_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~26_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~27_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~24_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~25_combout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~28_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~22_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~23_combout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~31_combout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~32_combout\ : std_logic;
SIGNAL \ov7670_data[2]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~40_combout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~41_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~33_combout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~34_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~37_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~38_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~35_combout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~36_combout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~39_combout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~42_combout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~43_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~7_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~8_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~2_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~4_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~1_combout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~9_combout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~10_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~11_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~12_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~18_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~19_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~13_combout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~14_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~15_combout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~16_combout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~17_combout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~20_combout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~21_combout\ : std_logic;
SIGNAL \ov7670_data[3]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[3]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[3]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~29_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~30_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~26_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~27_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~24_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~25_combout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~28_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~22_combout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~23_combout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~31_combout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~32_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~37_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~38_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~35_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~36_combout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~39_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~33_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~34_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~40_combout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~41_combout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~42_combout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~43_combout\ : std_logic;
SIGNAL \Inst_VGA|Nblank~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Nblank~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|sys_clk~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|sys_clk~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Inst_VGA|Vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_VGA|Hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|line\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|latched_d\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|href_last\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|d_latch\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|address\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Address_Generator|val\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_btn_resend~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_pclk~input_o\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\ : std_logic_vector(31 DOWNTO 31);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[6]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\ : std_logic_vector(31 DOWNTO 31);
SIGNAL \Inst_VGA|ALT_INV_Vsync~q\ : std_logic;

BEGIN

ww_clk_50 <= clk_50;
ww_btn_resend <= btn_resend;
led_config_finished <= ww_led_config_finished;
vga_hsync <= ww_vga_hsync;
vga_vsync <= ww_vga_vsync;
vga_r <= ww_vga_r;
vga_g <= ww_vga_g;
vga_b <= ww_vga_b;
vga_blank_N <= ww_vga_blank_N;
vga_sync_N <= ww_vga_sync_N;
vga_CLK <= ww_vga_CLK;
ww_ov7670_pclk <= ov7670_pclk;
ov7670_xclk <= ww_ov7670_xclk;
ww_ov7670_vsync <= ov7670_vsync;
ww_ov7670_href <= ov7670_href;
ww_ov7670_data <= ov7670_data;
ov7670_sioc <= ww_ov7670_sioc;
ov7670_siod <= ww_ov7670_siod;
ov7670_pwdn <= ww_ov7670_pwdn;
ov7670_reset <= ww_ov7670_reset;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_controller|Inst_ov7670_registers|address\(7) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & 
\Inst_ov7670_controller|Inst_ov7670_registers|address\(5) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(3) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & 
\Inst_ov7670_controller|Inst_ov7670_registers|address\(1) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(0));

\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address\(11) & \Inst_ov7670_capture|address\(10) & \Inst_ov7670_capture|address\(9) & 
\Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address\(6) & \Inst_ov7670_capture|address\(5) & \Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address\(3) & 
\Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address\(1) & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\Inst_vga_pll|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk_50~input_o\);

\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\(0) <= \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus\(0);
\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\(1) <= \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus\(1);
\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\(2) <= \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus\(2);
\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\(3) <= \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus\(3);
\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\(4) <= \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus\(4);

\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\(1));

\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk\(0));
\ALT_INV_btn_resend~input_o\ <= NOT \btn_resend~input_o\;
\ALT_INV_ov7670_pclk~input_o\ <= NOT \ov7670_pclk~input_o\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[6]~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31);
\Inst_VGA|ALT_INV_Vsync~q\ <= NOT \Inst_VGA|Vsync~q\;

-- Location: IOOBUF_X107_Y73_N9
\led_config_finished~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	devoe => ww_devoe,
	o => ww_led_config_finished);

-- Location: IOOBUF_X38_Y73_N16
\vga_hsync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Hsync~q\,
	devoe => ww_devoe,
	o => ww_vga_hsync);

-- Location: IOOBUF_X54_Y73_N2
\vga_vsync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Vsync~q\,
	devoe => ww_devoe,
	o => ww_vga_vsync);

-- Location: IOOBUF_X33_Y73_N2
\vga_r[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[0]~10_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(0));

-- Location: IOOBUF_X31_Y73_N2
\vga_r[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[1]~21_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(1));

-- Location: IOOBUF_X35_Y73_N23
\vga_r[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[2]~32_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(2));

-- Location: IOOBUF_X33_Y73_N9
\vga_r[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[3]~43_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(3));

-- Location: IOOBUF_X20_Y73_N9
\vga_r[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[0]~10_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(4));

-- Location: IOOBUF_X40_Y73_N9
\vga_r[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[1]~21_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(5));

-- Location: IOOBUF_X11_Y73_N23
\vga_r[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[2]~32_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(6));

-- Location: IOOBUF_X20_Y73_N16
\vga_r[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[3]~43_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(7));

-- Location: IOOBUF_X11_Y73_N16
\vga_g[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[0]~10_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(0));

-- Location: IOOBUF_X25_Y73_N16
\vga_g[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[1]~21_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(1));

-- Location: IOOBUF_X11_Y73_N9
\vga_g[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[2]~32_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(2));

-- Location: IOOBUF_X25_Y73_N23
\vga_g[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[3]~43_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(3));

-- Location: IOOBUF_X16_Y73_N9
\vga_g[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[0]~10_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(4));

-- Location: IOOBUF_X16_Y73_N2
\vga_g[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[1]~21_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(5));

-- Location: IOOBUF_X20_Y73_N2
\vga_g[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[2]~32_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(6));

-- Location: IOOBUF_X23_Y73_N16
\vga_g[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[3]~43_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(7));

-- Location: IOOBUF_X38_Y73_N9
\vga_b[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[0]~10_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(0));

-- Location: IOOBUF_X38_Y73_N2
\vga_b[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[1]~21_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(1));

-- Location: IOOBUF_X23_Y73_N2
\vga_b[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[2]~32_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(2));

-- Location: IOOBUF_X42_Y73_N9
\vga_b[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[3]~43_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(3));

-- Location: IOOBUF_X42_Y73_N2
\vga_b[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[0]~10_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(4));

-- Location: IOOBUF_X52_Y73_N16
\vga_b[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[1]~21_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(5));

-- Location: IOOBUF_X23_Y73_N9
\vga_b[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[2]~32_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(6));

-- Location: IOOBUF_X52_Y73_N23
\vga_b[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[3]~43_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(7));

-- Location: IOOBUF_X31_Y73_N9
\vga_blank_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Nblank~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_blank_N);

-- Location: IOOBUF_X35_Y73_N16
\vga_sync_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_vga_sync_N);

-- Location: IOOBUF_X47_Y73_N2
\vga_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_vga_CLK);

-- Location: IOOBUF_X65_Y0_N16
\ov7670_xclk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|sys_clk~q\,
	devoe => ww_devoe,
	o => ww_ov7670_xclk);

-- Location: IOOBUF_X83_Y0_N9
\ov7670_sioc~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\,
	devoe => ww_devoe,
	o => ww_ov7670_sioc);

-- Location: IOOBUF_X94_Y0_N2
\ov7670_pwdn~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ov7670_pwdn);

-- Location: IOOBUF_X60_Y0_N2
\ov7670_reset~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ov7670_reset);

-- Location: IOOBUF_X85_Y0_N2
\ov7670_siod~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31),
	oe => \Inst_ov7670_controller|Inst_i2c_sender|process_0~1_combout\,
	devoe => ww_devoe,
	o => ww_ov7670_siod);

-- Location: IOIBUF_X0_Y36_N15
\clk_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_50,
	o => \clk_50~input_o\);

-- Location: PLL_1
\Inst_vga_pll|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 6,
	c0_initial => 1,
	c0_low => 6,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 12,
	c1_initial => 1,
	c1_low => 12,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 2,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 3825,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \Inst_vga_pll|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X103_Y62_N10
\Inst_ov7670_controller|Inst_i2c_sender|divider~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider~1_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & !\Inst_ov7670_controller|Inst_i2c_sender|divider\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider~1_combout\);

-- Location: FF_X103_Y62_N5
\Inst_ov7670_controller|Inst_i2c_sender|taken\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~3_combout\,
	sclr => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\);

-- Location: LCCOMB_X105_Y61_N10
\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(0) & (\Inst_ov7670_controller|Inst_i2c_sender|taken~q\ $ (VCC))) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(0) & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|taken~q\ & VCC))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\ = CARRY((\Inst_ov7670_controller|Inst_ov7670_registers|address\(0) & \Inst_ov7670_controller|Inst_i2c_sender|taken~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|address\(0),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\,
	datad => VCC,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\);

-- Location: IOIBUF_X115_Y40_N8
\btn_resend~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_btn_resend,
	o => \btn_resend~input_o\);

-- Location: FF_X105_Y61_N11
\Inst_ov7670_controller|Inst_ov7670_registers|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(0));

-- Location: LCCOMB_X105_Y61_N12
\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(1) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\)) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(1) & ((\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\) # (GND)))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\ = CARRY((!\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|address\(1),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\);

-- Location: FF_X105_Y61_N13
\Inst_ov7670_controller|Inst_ov7670_registers|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(1));

-- Location: LCCOMB_X105_Y61_N14
\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & (\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\ $ (GND))) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\ & VCC))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\ = CARRY((\Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & !\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|address\(2),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\);

-- Location: FF_X105_Y61_N15
\Inst_ov7670_controller|Inst_ov7670_registers|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(2));

-- Location: LCCOMB_X105_Y61_N16
\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(3) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\)) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(3) & ((\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\) # (GND)))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\ = CARRY((!\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|address\(3),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\);

-- Location: FF_X105_Y61_N17
\Inst_ov7670_controller|Inst_ov7670_registers|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(3));

-- Location: LCCOMB_X105_Y61_N18
\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & (\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\ $ (GND))) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\ & VCC))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\ = CARRY((\Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & !\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|address\(4),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\);

-- Location: FF_X105_Y61_N19
\Inst_ov7670_controller|Inst_ov7670_registers|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(4));

-- Location: LCCOMB_X105_Y61_N20
\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(5) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\)) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(5) & ((\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\) # (GND)))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\ = CARRY((!\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|address\(5),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\);

-- Location: FF_X105_Y61_N21
\Inst_ov7670_controller|Inst_ov7670_registers|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(5));

-- Location: LCCOMB_X105_Y61_N22
\Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & (\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\ $ (GND))) # 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\ & VCC))
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21\ = CARRY((\Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & !\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|address\(6),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21\);

-- Location: FF_X105_Y61_N23
\Inst_ov7670_controller|Inst_ov7670_registers|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(6));

-- Location: LCCOMB_X105_Y61_N24
\Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout\ = \Inst_ov7670_controller|Inst_ov7670_registers|address\(7) $ (\Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|address\(7),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout\);

-- Location: FF_X105_Y61_N25
\Inst_ov7670_controller|Inst_ov7670_registers|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(7));

-- Location: M9K_X104_Y61_N0
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3F",
	mem_init1 => X"FFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3",
	mem_init0 => X"FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF3FFFCFFFF1407441CD1C134308D084340059001A400890002400F1001C4F2B1020B852D600258047200AC81E3C152708E1C2E3B0D0AC34330E0942251040843B1E0406834BC0867014300DE5830260254C2186088E80022003BC1E068022A25328E84A0C2282C0A00BC81C28081700802000800031001F00030002202048005200148",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "digital_cam_impl1.digital_cam_impl10.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6h11:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X102_Y61_N14
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\);

-- Location: LCCOMB_X103_Y61_N0
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\);

-- Location: LCCOMB_X102_Y61_N16
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\);

-- Location: LCCOMB_X103_Y61_N2
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\);

-- Location: LCCOMB_X103_Y61_N6
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\);

-- Location: LCCOMB_X103_Y62_N2
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|divider\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\);

-- Location: LCCOMB_X103_Y62_N8
\Inst_ov7670_controller|Inst_i2c_sender|divider[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~0_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\) # ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~0_combout\);

-- Location: LCCOMB_X103_Y62_N16
\Inst_ov7670_controller|Inst_i2c_sender|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\ = \Inst_ov7670_controller|Inst_i2c_sender|divider\(0) $ (GND)
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~1\ = CARRY(!\Inst_ov7670_controller|Inst_i2c_sender|divider\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0),
	datad => VCC,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~1\);

-- Location: LCCOMB_X103_Y62_N14
\Inst_ov7670_controller|Inst_i2c_sender|divider~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider~1_combout\ & (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider[6]~0_combout\) 
-- # (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider~1_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider[6]~0_combout\) # 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~0_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider~2_combout\);

-- Location: FF_X103_Y62_N15
\Inst_ov7670_controller|Inst_i2c_sender|divider[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0));

-- Location: LCCOMB_X103_Y62_N18
\Inst_ov7670_controller|Inst_i2c_sender|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~1\)) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~1\) # (GND)))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~3\ = CARRY((!\Inst_ov7670_controller|Inst_i2c_sender|Add0~1\) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~1\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~3\);

-- Location: FF_X103_Y62_N19
\Inst_ov7670_controller|Inst_i2c_sender|divider[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1));

-- Location: LCCOMB_X103_Y62_N20
\Inst_ov7670_controller|Inst_i2c_sender|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~3\ $ (GND))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~3\ & VCC))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~5\ = CARRY((\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & !\Inst_ov7670_controller|Inst_i2c_sender|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~3\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~5\);

-- Location: FF_X103_Y62_N21
\Inst_ov7670_controller|Inst_i2c_sender|divider[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2));

-- Location: LCCOMB_X103_Y62_N22
\Inst_ov7670_controller|Inst_i2c_sender|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~5\)) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~5\) # (GND)))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~7\ = CARRY((!\Inst_ov7670_controller|Inst_i2c_sender|Add0~5\) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~5\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~7\);

-- Location: FF_X103_Y62_N23
\Inst_ov7670_controller|Inst_i2c_sender|divider[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3));

-- Location: LCCOMB_X103_Y62_N24
\Inst_ov7670_controller|Inst_i2c_sender|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~7\ $ (GND))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~7\ & VCC))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~9\ = CARRY((\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & !\Inst_ov7670_controller|Inst_i2c_sender|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~7\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~9\);

-- Location: FF_X103_Y62_N25
\Inst_ov7670_controller|Inst_i2c_sender|divider[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4));

-- Location: LCCOMB_X103_Y62_N26
\Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~9\)) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~9\) # (GND)))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~11\ = CARRY((!\Inst_ov7670_controller|Inst_i2c_sender|Add0~9\) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~9\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~11\);

-- Location: FF_X103_Y62_N27
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5));

-- Location: LCCOMB_X103_Y62_N28
\Inst_ov7670_controller|Inst_i2c_sender|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~11\ $ (GND))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~11\ & VCC))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~13\ = CARRY((\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & !\Inst_ov7670_controller|Inst_i2c_sender|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6),
	datad => VCC,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~11\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~13\);

-- Location: FF_X103_Y62_N29
\Inst_ov7670_controller|Inst_i2c_sender|divider[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6));

-- Location: LCCOMB_X103_Y62_N30
\Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout\ = \Inst_ov7670_controller|Inst_i2c_sender|divider\(7) $ (\Inst_ov7670_controller|Inst_i2c_sender|Add0~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~13\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout\);

-- Location: FF_X103_Y62_N31
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7));

-- Location: LCCOMB_X103_Y62_N12
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\);

-- Location: LCCOMB_X103_Y62_N4
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~3_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~4_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~3_combout\);

-- Location: LCCOMB_X103_Y62_N0
\Inst_ov7670_controller|Inst_i2c_sender|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\ = (((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6)) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(4))) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\);

-- Location: LCCOMB_X103_Y62_N6
\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ = (((\Inst_ov7670_controller|Inst_i2c_sender|divider\(0)) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(2))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(1))) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\);

-- Location: LCCOMB_X102_Y62_N24
\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\) # (\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\);

-- Location: LCCOMB_X102_Y62_N8
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~7_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & (((\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~3_combout\ & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~3_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~7_combout\);

-- Location: FF_X102_Y62_N9
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0));

-- Location: LCCOMB_X102_Y62_N16
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5_combout\);

-- Location: LCCOMB_X102_Y62_N22
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (!\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\))) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~3_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\);

-- Location: FF_X102_Y62_N17
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1));

-- Location: LCCOMB_X102_Y62_N4
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\);

-- Location: FF_X102_Y62_N5
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2));

-- Location: LCCOMB_X101_Y62_N0
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout\);

-- Location: FF_X101_Y62_N1
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3));

-- Location: LCCOMB_X100_Y62_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\);

-- Location: FF_X100_Y62_N31
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4));

-- Location: LCCOMB_X100_Y62_N26
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\);

-- Location: FF_X100_Y62_N27
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5));

-- Location: LCCOMB_X100_Y62_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\);

-- Location: FF_X100_Y62_N11
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6));

-- Location: LCCOMB_X100_Y62_N8
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\);

-- Location: FF_X100_Y62_N9
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7));

-- Location: LCCOMB_X100_Y62_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\);

-- Location: FF_X100_Y62_N19
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8));

-- Location: LCCOMB_X100_Y62_N2
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\);

-- Location: FF_X100_Y62_N3
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9));

-- Location: LCCOMB_X100_Y62_N14
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\);

-- Location: FF_X100_Y62_N15
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10));

-- Location: LCCOMB_X101_Y62_N28
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\);

-- Location: FF_X101_Y62_N29
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11));

-- Location: LCCOMB_X101_Y62_N26
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~34_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~34_combout\);

-- Location: FF_X101_Y62_N27
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~34_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12));

-- Location: LCCOMB_X101_Y62_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\);

-- Location: FF_X101_Y62_N11
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13));

-- Location: LCCOMB_X101_Y62_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\);

-- Location: FF_X101_Y62_N19
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14));

-- Location: LCCOMB_X101_Y62_N2
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\);

-- Location: FF_X101_Y62_N3
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15));

-- Location: LCCOMB_X101_Y62_N24
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\);

-- Location: FF_X101_Y62_N25
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16));

-- Location: LCCOMB_X101_Y62_N14
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\);

-- Location: FF_X101_Y62_N15
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17));

-- Location: LCCOMB_X102_Y62_N12
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\);

-- Location: FF_X102_Y62_N13
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18));

-- Location: LCCOMB_X102_Y62_N28
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\);

-- Location: FF_X102_Y62_N29
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19));

-- Location: LCCOMB_X101_Y62_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\);

-- Location: FF_X101_Y62_N31
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20));

-- Location: LCCOMB_X101_Y62_N16
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\);

-- Location: FF_X101_Y62_N17
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21));

-- Location: LCCOMB_X101_Y62_N8
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\);

-- Location: FF_X101_Y62_N9
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22));

-- Location: LCCOMB_X101_Y62_N12
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\);

-- Location: FF_X101_Y62_N13
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23));

-- Location: LCCOMB_X100_Y62_N6
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\);

-- Location: FF_X100_Y62_N7
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24));

-- Location: LCCOMB_X100_Y62_N24
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\);

-- Location: FF_X100_Y62_N25
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25));

-- Location: LCCOMB_X101_Y62_N4
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\);

-- Location: FF_X101_Y62_N5
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26));

-- Location: LCCOMB_X102_Y62_N2
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\);

-- Location: FF_X102_Y62_N3
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27));

-- Location: LCCOMB_X102_Y62_N6
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\);

-- Location: FF_X102_Y62_N7
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28));

-- Location: LCCOMB_X102_Y62_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\);

-- Location: FF_X102_Y62_N31
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29));

-- Location: LCCOMB_X102_Y62_N26
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\);

-- Location: FF_X102_Y62_N27
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30));

-- Location: LCCOMB_X102_Y62_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~8_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30)) # ((\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\)))) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~3_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~8_combout\);

-- Location: FF_X102_Y62_N19
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31));

-- Location: LCCOMB_X103_Y61_N20
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[1]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr[1]~60_combout\ = !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr[1]~60_combout\);

-- Location: FF_X103_Y61_N21
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr[1]~60_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(1));

-- Location: LCCOMB_X103_Y61_N10
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(1)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\);

-- Location: FF_X103_Y61_N11
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2));

-- Location: LCCOMB_X103_Y61_N28
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2),
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\);

-- Location: FF_X103_Y61_N29
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3));

-- Location: LCCOMB_X103_Y61_N26
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\);

-- Location: FF_X103_Y61_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4));

-- Location: LCCOMB_X103_Y61_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4),
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\);

-- Location: FF_X103_Y61_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5));

-- Location: LCCOMB_X103_Y61_N22
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\);

-- Location: FF_X103_Y61_N23
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6));

-- Location: LCCOMB_X103_Y61_N8
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6),
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\);

-- Location: FF_X103_Y61_N9
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7));

-- Location: LCCOMB_X103_Y61_N30
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\);

-- Location: FF_X103_Y61_N31
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8));

-- Location: LCCOMB_X103_Y61_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8),
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\);

-- Location: FF_X103_Y61_N13
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9));

-- Location: LCCOMB_X103_Y61_N14
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\);

-- Location: FF_X103_Y61_N15
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10));

-- Location: LCCOMB_X102_Y61_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\);

-- Location: FF_X102_Y61_N13
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11));

-- Location: LCCOMB_X102_Y61_N30
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\);

-- Location: FF_X102_Y61_N31
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12));

-- Location: LCCOMB_X102_Y61_N20
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\);

-- Location: FF_X102_Y61_N21
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13));

-- Location: LCCOMB_X102_Y61_N6
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\);

-- Location: FF_X102_Y61_N7
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14));

-- Location: LCCOMB_X102_Y61_N4
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14)))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\);

-- Location: FF_X102_Y61_N5
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15));

-- Location: LCCOMB_X102_Y61_N26
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\);

-- Location: FF_X102_Y61_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16));

-- Location: LCCOMB_X102_Y61_N28
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\);

-- Location: FF_X102_Y61_N29
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17));

-- Location: LCCOMB_X102_Y61_N22
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\);

-- Location: FF_X102_Y61_N23
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18));

-- Location: LCCOMB_X102_Y61_N8
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\);

-- Location: FF_X102_Y61_N9
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19));

-- Location: LCCOMB_X102_Y61_N18
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\);

-- Location: FF_X102_Y61_N19
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20));

-- Location: LCCOMB_X102_Y61_N0
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\);

-- Location: FF_X102_Y61_N1
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21));

-- Location: LCCOMB_X102_Y61_N2
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\);

-- Location: FF_X102_Y61_N3
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22));

-- Location: LCCOMB_X102_Y61_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\);

-- Location: FF_X102_Y61_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23));

-- Location: LCCOMB_X101_Y62_N6
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\);

-- Location: FF_X101_Y62_N7
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24));

-- Location: LCCOMB_X100_Y62_N28
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\);

-- Location: FF_X100_Y62_N29
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25));

-- Location: LCCOMB_X100_Y62_N16
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\);

-- Location: FF_X100_Y62_N17
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26));

-- Location: LCCOMB_X100_Y62_N20
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26) & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\);

-- Location: FF_X100_Y62_N21
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27));

-- Location: LCCOMB_X100_Y62_N22
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\);

-- Location: FF_X100_Y62_N23
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28));

-- Location: LCCOMB_X100_Y62_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\);

-- Location: FF_X100_Y62_N13
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29));

-- Location: LCCOMB_X100_Y62_N0
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\);

-- Location: FF_X100_Y62_N1
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30));

-- Location: LCCOMB_X100_Y62_N4
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30) & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\);

-- Location: FF_X100_Y62_N5
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31));

-- Location: LCCOMB_X101_Y62_N20
\Inst_ov7670_controller|Inst_i2c_sender|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) & (((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20) & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19))))) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11)) # ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20) & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\);

-- Location: LCCOMB_X101_Y62_N22
\Inst_ov7670_controller|Inst_i2c_sender|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|process_0~1_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28)) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|process_0~1_combout\);

-- Location: CLKCTRL_G4
\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X38_Y69_N10
\Inst_VGA|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~0_combout\ = \Inst_VGA|Hcnt\(0) $ (VCC)
-- \Inst_VGA|Add1~1\ = CARRY(\Inst_VGA|Hcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(0),
	datad => VCC,
	combout => \Inst_VGA|Add1~0_combout\,
	cout => \Inst_VGA|Add1~1\);

-- Location: FF_X38_Y69_N11
\Inst_VGA|Hcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(0));

-- Location: LCCOMB_X38_Y69_N12
\Inst_VGA|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~2_combout\ = (\Inst_VGA|Hcnt\(1) & (!\Inst_VGA|Add1~1\)) # (!\Inst_VGA|Hcnt\(1) & ((\Inst_VGA|Add1~1\) # (GND)))
-- \Inst_VGA|Add1~3\ = CARRY((!\Inst_VGA|Add1~1\) # (!\Inst_VGA|Hcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(1),
	datad => VCC,
	cin => \Inst_VGA|Add1~1\,
	combout => \Inst_VGA|Add1~2_combout\,
	cout => \Inst_VGA|Add1~3\);

-- Location: FF_X38_Y69_N13
\Inst_VGA|Hcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(1));

-- Location: LCCOMB_X38_Y69_N14
\Inst_VGA|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~4_combout\ = (\Inst_VGA|Hcnt\(2) & (\Inst_VGA|Add1~3\ $ (GND))) # (!\Inst_VGA|Hcnt\(2) & (!\Inst_VGA|Add1~3\ & VCC))
-- \Inst_VGA|Add1~5\ = CARRY((\Inst_VGA|Hcnt\(2) & !\Inst_VGA|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(2),
	datad => VCC,
	cin => \Inst_VGA|Add1~3\,
	combout => \Inst_VGA|Add1~4_combout\,
	cout => \Inst_VGA|Add1~5\);

-- Location: FF_X38_Y69_N15
\Inst_VGA|Hcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(2));

-- Location: LCCOMB_X38_Y69_N16
\Inst_VGA|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~6_combout\ = (\Inst_VGA|Hcnt\(3) & (!\Inst_VGA|Add1~5\)) # (!\Inst_VGA|Hcnt\(3) & ((\Inst_VGA|Add1~5\) # (GND)))
-- \Inst_VGA|Add1~7\ = CARRY((!\Inst_VGA|Add1~5\) # (!\Inst_VGA|Hcnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(3),
	datad => VCC,
	cin => \Inst_VGA|Add1~5\,
	combout => \Inst_VGA|Add1~6_combout\,
	cout => \Inst_VGA|Add1~7\);

-- Location: FF_X38_Y69_N17
\Inst_VGA|Hcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(3));

-- Location: LCCOMB_X38_Y69_N18
\Inst_VGA|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~8_combout\ = (\Inst_VGA|Hcnt\(4) & (\Inst_VGA|Add1~7\ $ (GND))) # (!\Inst_VGA|Hcnt\(4) & (!\Inst_VGA|Add1~7\ & VCC))
-- \Inst_VGA|Add1~9\ = CARRY((\Inst_VGA|Hcnt\(4) & !\Inst_VGA|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(4),
	datad => VCC,
	cin => \Inst_VGA|Add1~7\,
	combout => \Inst_VGA|Add1~8_combout\,
	cout => \Inst_VGA|Add1~9\);

-- Location: FF_X38_Y69_N19
\Inst_VGA|Hcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(4));

-- Location: LCCOMB_X38_Y69_N20
\Inst_VGA|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~10_combout\ = (\Inst_VGA|Hcnt\(5) & (!\Inst_VGA|Add1~9\)) # (!\Inst_VGA|Hcnt\(5) & ((\Inst_VGA|Add1~9\) # (GND)))
-- \Inst_VGA|Add1~11\ = CARRY((!\Inst_VGA|Add1~9\) # (!\Inst_VGA|Hcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(5),
	datad => VCC,
	cin => \Inst_VGA|Add1~9\,
	combout => \Inst_VGA|Add1~10_combout\,
	cout => \Inst_VGA|Add1~11\);

-- Location: LCCOMB_X38_Y69_N22
\Inst_VGA|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~12_combout\ = (\Inst_VGA|Hcnt\(6) & (\Inst_VGA|Add1~11\ $ (GND))) # (!\Inst_VGA|Hcnt\(6) & (!\Inst_VGA|Add1~11\ & VCC))
-- \Inst_VGA|Add1~13\ = CARRY((\Inst_VGA|Hcnt\(6) & !\Inst_VGA|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(6),
	datad => VCC,
	cin => \Inst_VGA|Add1~11\,
	combout => \Inst_VGA|Add1~12_combout\,
	cout => \Inst_VGA|Add1~13\);

-- Location: LCCOMB_X38_Y69_N24
\Inst_VGA|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~14_combout\ = (\Inst_VGA|Hcnt\(7) & (!\Inst_VGA|Add1~13\)) # (!\Inst_VGA|Hcnt\(7) & ((\Inst_VGA|Add1~13\) # (GND)))
-- \Inst_VGA|Add1~15\ = CARRY((!\Inst_VGA|Add1~13\) # (!\Inst_VGA|Hcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(7),
	datad => VCC,
	cin => \Inst_VGA|Add1~13\,
	combout => \Inst_VGA|Add1~14_combout\,
	cout => \Inst_VGA|Add1~15\);

-- Location: FF_X38_Y69_N25
\Inst_VGA|Hcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(7));

-- Location: LCCOMB_X38_Y69_N26
\Inst_VGA|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~16_combout\ = (\Inst_VGA|Hcnt\(8) & (\Inst_VGA|Add1~15\ $ (GND))) # (!\Inst_VGA|Hcnt\(8) & (!\Inst_VGA|Add1~15\ & VCC))
-- \Inst_VGA|Add1~17\ = CARRY((\Inst_VGA|Hcnt\(8) & !\Inst_VGA|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(8),
	datad => VCC,
	cin => \Inst_VGA|Add1~15\,
	combout => \Inst_VGA|Add1~16_combout\,
	cout => \Inst_VGA|Add1~17\);

-- Location: LCCOMB_X38_Y69_N6
\Inst_VGA|Hcnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Hcnt~0_combout\ = (\Inst_VGA|Add1~16_combout\ & !\Inst_VGA|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Add1~16_combout\,
	datad => \Inst_VGA|Equal0~2_combout\,
	combout => \Inst_VGA|Hcnt~0_combout\);

-- Location: FF_X38_Y69_N7
\Inst_VGA|Hcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Hcnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(8));

-- Location: LCCOMB_X38_Y69_N30
\Inst_VGA|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~1_combout\ = (\Inst_VGA|Hcnt\(8) & (\Inst_VGA|Hcnt\(4) & (!\Inst_VGA|Hcnt\(6) & !\Inst_VGA|Hcnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(8),
	datab => \Inst_VGA|Hcnt\(4),
	datac => \Inst_VGA|Hcnt\(6),
	datad => \Inst_VGA|Hcnt\(7),
	combout => \Inst_VGA|Equal0~1_combout\);

-- Location: LCCOMB_X38_Y69_N28
\Inst_VGA|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~18_combout\ = \Inst_VGA|Add1~17\ $ (\Inst_VGA|Hcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Hcnt\(9),
	cin => \Inst_VGA|Add1~17\,
	combout => \Inst_VGA|Add1~18_combout\);

-- Location: LCCOMB_X38_Y69_N0
\Inst_VGA|Hcnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Hcnt~1_combout\ = (\Inst_VGA|Add1~18_combout\ & !\Inst_VGA|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Add1~18_combout\,
	datad => \Inst_VGA|Equal0~2_combout\,
	combout => \Inst_VGA|Hcnt~1_combout\);

-- Location: FF_X38_Y69_N1
\Inst_VGA|Hcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Hcnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(9));

-- Location: LCCOMB_X38_Y69_N8
\Inst_VGA|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~0_combout\ = (\Inst_VGA|Hcnt\(0) & (\Inst_VGA|Hcnt\(3) & (\Inst_VGA|Hcnt\(2) & \Inst_VGA|Hcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(0),
	datab => \Inst_VGA|Hcnt\(3),
	datac => \Inst_VGA|Hcnt\(2),
	datad => \Inst_VGA|Hcnt\(1),
	combout => \Inst_VGA|Equal0~0_combout\);

-- Location: LCCOMB_X39_Y69_N24
\Inst_VGA|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~2_combout\ = (!\Inst_VGA|Hcnt\(5) & (\Inst_VGA|Equal0~1_combout\ & (\Inst_VGA|Hcnt\(9) & \Inst_VGA|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(5),
	datab => \Inst_VGA|Equal0~1_combout\,
	datac => \Inst_VGA|Hcnt\(9),
	datad => \Inst_VGA|Equal0~0_combout\,
	combout => \Inst_VGA|Equal0~2_combout\);

-- Location: LCCOMB_X38_Y69_N2
\Inst_VGA|Hcnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Hcnt~2_combout\ = (\Inst_VGA|Add1~10_combout\ & !\Inst_VGA|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Add1~10_combout\,
	datad => \Inst_VGA|Equal0~2_combout\,
	combout => \Inst_VGA|Hcnt~2_combout\);

-- Location: FF_X38_Y69_N3
\Inst_VGA|Hcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Hcnt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(5));

-- Location: FF_X38_Y69_N23
\Inst_VGA|Hcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(6));

-- Location: LCCOMB_X39_Y69_N26
\Inst_VGA|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_1~0_combout\ = (!\Inst_VGA|Hcnt\(8) & (\Inst_VGA|Hcnt\(9) & \Inst_VGA|Hcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Hcnt\(8),
	datac => \Inst_VGA|Hcnt\(9),
	datad => \Inst_VGA|Hcnt\(7),
	combout => \Inst_VGA|process_1~0_combout\);

-- Location: LCCOMB_X38_Y69_N4
\Inst_VGA|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_1~1_combout\ = ((\Inst_VGA|Hcnt\(6) & (\Inst_VGA|Hcnt\(5) & \Inst_VGA|Hcnt\(4))) # (!\Inst_VGA|Hcnt\(6) & (!\Inst_VGA|Hcnt\(5) & !\Inst_VGA|Hcnt\(4)))) # (!\Inst_VGA|process_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(6),
	datab => \Inst_VGA|Hcnt\(5),
	datac => \Inst_VGA|Hcnt\(4),
	datad => \Inst_VGA|process_1~0_combout\,
	combout => \Inst_VGA|process_1~1_combout\);

-- Location: FF_X38_Y69_N5
\Inst_VGA|Hsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hsync~q\);

-- Location: LCCOMB_X40_Y69_N2
\Inst_VGA|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~1_combout\ = (!\Inst_VGA|Vcnt\(6) & (!\Inst_VGA|Vcnt\(7) & (!\Inst_VGA|Vcnt\(4) & !\Inst_VGA|Vcnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(6),
	datab => \Inst_VGA|Vcnt\(7),
	datac => \Inst_VGA|Vcnt\(4),
	datad => \Inst_VGA|Vcnt\(5),
	combout => \Inst_VGA|Equal1~1_combout\);

-- Location: LCCOMB_X40_Y69_N20
\Inst_VGA|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~14_combout\ = (\Inst_VGA|Vcnt\(7) & (!\Inst_VGA|Add0~13\)) # (!\Inst_VGA|Vcnt\(7) & ((\Inst_VGA|Add0~13\) # (GND)))
-- \Inst_VGA|Add0~15\ = CARRY((!\Inst_VGA|Add0~13\) # (!\Inst_VGA|Vcnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(7),
	datad => VCC,
	cin => \Inst_VGA|Add0~13\,
	combout => \Inst_VGA|Add0~14_combout\,
	cout => \Inst_VGA|Add0~15\);

-- Location: LCCOMB_X40_Y69_N22
\Inst_VGA|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~16_combout\ = (\Inst_VGA|Vcnt\(8) & (\Inst_VGA|Add0~15\ $ (GND))) # (!\Inst_VGA|Vcnt\(8) & (!\Inst_VGA|Add0~15\ & VCC))
-- \Inst_VGA|Add0~17\ = CARRY((\Inst_VGA|Vcnt\(8) & !\Inst_VGA|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(8),
	datad => VCC,
	cin => \Inst_VGA|Add0~15\,
	combout => \Inst_VGA|Add0~16_combout\,
	cout => \Inst_VGA|Add0~17\);

-- Location: FF_X40_Y69_N23
\Inst_VGA|Vcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~16_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(8));

-- Location: LCCOMB_X40_Y69_N24
\Inst_VGA|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~18_combout\ = \Inst_VGA|Add0~17\ $ (!\Inst_VGA|Vcnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|Vcnt\(9),
	cin => \Inst_VGA|Add0~17\,
	combout => \Inst_VGA|Add0~18_combout\);

-- Location: LCCOMB_X40_Y69_N0
\Inst_VGA|Vcnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~0_combout\ = (\Inst_VGA|Equal1~2_combout\) # (!\Inst_VGA|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Equal1~2_combout\,
	datad => \Inst_VGA|Add0~18_combout\,
	combout => \Inst_VGA|Vcnt~0_combout\);

-- Location: FF_X40_Y69_N1
\Inst_VGA|Vcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Vcnt~0_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(9));

-- Location: LCCOMB_X40_Y69_N6
\Inst_VGA|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~0_combout\ = \Inst_VGA|Vcnt\(0) $ (VCC)
-- \Inst_VGA|Add0~1\ = CARRY(\Inst_VGA|Vcnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(0),
	datad => VCC,
	combout => \Inst_VGA|Add0~0_combout\,
	cout => \Inst_VGA|Add0~1\);

-- Location: LCCOMB_X40_Y69_N28
\Inst_VGA|Vcnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~3_combout\ = (!\Inst_VGA|Equal1~2_combout\ & \Inst_VGA|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Equal1~2_combout\,
	datad => \Inst_VGA|Add0~0_combout\,
	combout => \Inst_VGA|Vcnt~3_combout\);

-- Location: FF_X40_Y69_N29
\Inst_VGA|Vcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Vcnt~3_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(0));

-- Location: LCCOMB_X40_Y69_N8
\Inst_VGA|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~2_combout\ = (\Inst_VGA|Vcnt\(1) & (!\Inst_VGA|Add0~1\)) # (!\Inst_VGA|Vcnt\(1) & ((\Inst_VGA|Add0~1\) # (GND)))
-- \Inst_VGA|Add0~3\ = CARRY((!\Inst_VGA|Add0~1\) # (!\Inst_VGA|Vcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(1),
	datad => VCC,
	cin => \Inst_VGA|Add0~1\,
	combout => \Inst_VGA|Add0~2_combout\,
	cout => \Inst_VGA|Add0~3\);

-- Location: FF_X40_Y69_N9
\Inst_VGA|Vcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~2_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(1));

-- Location: LCCOMB_X40_Y69_N10
\Inst_VGA|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~4_combout\ = (\Inst_VGA|Vcnt\(2) & (\Inst_VGA|Add0~3\ $ (GND))) # (!\Inst_VGA|Vcnt\(2) & (!\Inst_VGA|Add0~3\ & VCC))
-- \Inst_VGA|Add0~5\ = CARRY((\Inst_VGA|Vcnt\(2) & !\Inst_VGA|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(2),
	datad => VCC,
	cin => \Inst_VGA|Add0~3\,
	combout => \Inst_VGA|Add0~4_combout\,
	cout => \Inst_VGA|Add0~5\);

-- Location: LCCOMB_X40_Y69_N26
\Inst_VGA|Vcnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~2_combout\ = (!\Inst_VGA|Equal1~2_combout\ & \Inst_VGA|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Equal1~2_combout\,
	datad => \Inst_VGA|Add0~4_combout\,
	combout => \Inst_VGA|Vcnt~2_combout\);

-- Location: FF_X40_Y69_N27
\Inst_VGA|Vcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Vcnt~2_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(2));

-- Location: LCCOMB_X39_Y69_N2
\Inst_VGA|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~0_combout\ = (!\Inst_VGA|Vcnt\(3) & (\Inst_VGA|Vcnt\(2) & (!\Inst_VGA|Vcnt\(1) & !\Inst_VGA|Vcnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(3),
	datab => \Inst_VGA|Vcnt\(2),
	datac => \Inst_VGA|Vcnt\(1),
	datad => \Inst_VGA|Vcnt\(0),
	combout => \Inst_VGA|Equal1~0_combout\);

-- Location: LCCOMB_X39_Y69_N12
\Inst_VGA|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~2_combout\ = (\Inst_VGA|Equal1~1_combout\ & (!\Inst_VGA|Vcnt\(8) & (!\Inst_VGA|Vcnt\(9) & \Inst_VGA|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Equal1~1_combout\,
	datab => \Inst_VGA|Vcnt\(8),
	datac => \Inst_VGA|Vcnt\(9),
	datad => \Inst_VGA|Equal1~0_combout\,
	combout => \Inst_VGA|Equal1~2_combout\);

-- Location: LCCOMB_X40_Y69_N12
\Inst_VGA|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~6_combout\ = (\Inst_VGA|Vcnt\(3) & ((\Inst_VGA|Add0~5\) # (GND))) # (!\Inst_VGA|Vcnt\(3) & (!\Inst_VGA|Add0~5\))
-- \Inst_VGA|Add0~7\ = CARRY((\Inst_VGA|Vcnt\(3)) # (!\Inst_VGA|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(3),
	datad => VCC,
	cin => \Inst_VGA|Add0~5\,
	combout => \Inst_VGA|Add0~6_combout\,
	cout => \Inst_VGA|Add0~7\);

-- Location: LCCOMB_X40_Y69_N4
\Inst_VGA|Vcnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~1_combout\ = (\Inst_VGA|Equal1~2_combout\) # (!\Inst_VGA|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Equal1~2_combout\,
	datad => \Inst_VGA|Add0~6_combout\,
	combout => \Inst_VGA|Vcnt~1_combout\);

-- Location: FF_X40_Y69_N5
\Inst_VGA|Vcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Vcnt~1_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(3));

-- Location: LCCOMB_X40_Y69_N14
\Inst_VGA|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~8_combout\ = (\Inst_VGA|Vcnt\(4) & (\Inst_VGA|Add0~7\ $ (GND))) # (!\Inst_VGA|Vcnt\(4) & (!\Inst_VGA|Add0~7\ & VCC))
-- \Inst_VGA|Add0~9\ = CARRY((\Inst_VGA|Vcnt\(4) & !\Inst_VGA|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(4),
	datad => VCC,
	cin => \Inst_VGA|Add0~7\,
	combout => \Inst_VGA|Add0~8_combout\,
	cout => \Inst_VGA|Add0~9\);

-- Location: FF_X40_Y69_N15
\Inst_VGA|Vcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~8_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(4));

-- Location: LCCOMB_X40_Y69_N16
\Inst_VGA|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~10_combout\ = (\Inst_VGA|Vcnt\(5) & (!\Inst_VGA|Add0~9\)) # (!\Inst_VGA|Vcnt\(5) & ((\Inst_VGA|Add0~9\) # (GND)))
-- \Inst_VGA|Add0~11\ = CARRY((!\Inst_VGA|Add0~9\) # (!\Inst_VGA|Vcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(5),
	datad => VCC,
	cin => \Inst_VGA|Add0~9\,
	combout => \Inst_VGA|Add0~10_combout\,
	cout => \Inst_VGA|Add0~11\);

-- Location: FF_X40_Y69_N17
\Inst_VGA|Vcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~10_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(5));

-- Location: LCCOMB_X40_Y69_N18
\Inst_VGA|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~12_combout\ = (\Inst_VGA|Vcnt\(6) & (\Inst_VGA|Add0~11\ $ (GND))) # (!\Inst_VGA|Vcnt\(6) & (!\Inst_VGA|Add0~11\ & VCC))
-- \Inst_VGA|Add0~13\ = CARRY((\Inst_VGA|Vcnt\(6) & !\Inst_VGA|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(6),
	datad => VCC,
	cin => \Inst_VGA|Add0~11\,
	combout => \Inst_VGA|Add0~12_combout\,
	cout => \Inst_VGA|Add0~13\);

-- Location: FF_X40_Y69_N19
\Inst_VGA|Vcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~12_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(6));

-- Location: FF_X40_Y69_N21
\Inst_VGA|Vcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|Add0~14_combout\,
	ena => \Inst_VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(7));

-- Location: LCCOMB_X40_Y69_N30
\Inst_VGA|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~0_combout\ = (\Inst_VGA|Vcnt\(7) & (\Inst_VGA|Vcnt\(6) & \Inst_VGA|Vcnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|Vcnt\(7),
	datac => \Inst_VGA|Vcnt\(6),
	datad => \Inst_VGA|Vcnt\(5),
	combout => \Inst_VGA|process_2~0_combout\);

-- Location: LCCOMB_X39_Y69_N16
\Inst_VGA|process_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~1_combout\ = (\Inst_VGA|Vcnt\(3)) # (((\Inst_VGA|Vcnt\(4)) # (\Inst_VGA|Vcnt\(2))) # (!\Inst_VGA|Vcnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(3),
	datab => \Inst_VGA|Vcnt\(1),
	datac => \Inst_VGA|Vcnt\(4),
	datad => \Inst_VGA|Vcnt\(2),
	combout => \Inst_VGA|process_2~1_combout\);

-- Location: LCCOMB_X39_Y69_N4
\Inst_VGA|process_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~2_combout\ = (((\Inst_VGA|process_2~1_combout\) # (!\Inst_VGA|Vcnt\(9))) # (!\Inst_VGA|Vcnt\(8))) # (!\Inst_VGA|process_2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|process_2~0_combout\,
	datab => \Inst_VGA|Vcnt\(8),
	datac => \Inst_VGA|Vcnt\(9),
	datad => \Inst_VGA|process_2~1_combout\,
	combout => \Inst_VGA|process_2~2_combout\);

-- Location: FF_X39_Y69_N5
\Inst_VGA|Vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vsync~q\);

-- Location: LCCOMB_X39_Y69_N6
\Inst_VGA|activeArea~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~0_combout\ = (\Inst_VGA|Vcnt\(3)) # (((!\Inst_VGA|Vcnt\(0)) # (!\Inst_VGA|Vcnt\(1))) # (!\Inst_VGA|Vcnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Vcnt\(3),
	datab => \Inst_VGA|Vcnt\(2),
	datac => \Inst_VGA|Vcnt\(1),
	datad => \Inst_VGA|Vcnt\(0),
	combout => \Inst_VGA|activeArea~0_combout\);

-- Location: LCCOMB_X39_Y69_N8
\Inst_VGA|activeArea~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~1_combout\ = ((\Inst_VGA|activeArea~0_combout\ & !\Inst_VGA|Vcnt\(4))) # (!\Inst_VGA|process_2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|activeArea~0_combout\,
	datab => \Inst_VGA|Vcnt\(4),
	datac => \Inst_VGA|process_2~0_combout\,
	combout => \Inst_VGA|activeArea~1_combout\);

-- Location: LCCOMB_X39_Y69_N10
\Inst_VGA|activeArea~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~2_combout\ = (\Inst_VGA|Equal1~2_combout\) # ((\Inst_VGA|activeArea~1_combout\ & (\Inst_VGA|Vcnt\(9) & !\Inst_VGA|Vcnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Equal1~2_combout\,
	datab => \Inst_VGA|activeArea~1_combout\,
	datac => \Inst_VGA|Vcnt\(9),
	datad => \Inst_VGA|Vcnt\(8),
	combout => \Inst_VGA|activeArea~2_combout\);

-- Location: LCCOMB_X39_Y69_N18
\Inst_VGA|activeArea~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~3_combout\ = (((\Inst_VGA|Hcnt\(9)) # (!\Inst_VGA|Equal0~0_combout\)) # (!\Inst_VGA|Equal0~1_combout\)) # (!\Inst_VGA|Hcnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(5),
	datab => \Inst_VGA|Equal0~1_combout\,
	datac => \Inst_VGA|Hcnt\(9),
	datad => \Inst_VGA|Equal0~0_combout\,
	combout => \Inst_VGA|activeArea~3_combout\);

-- Location: LCCOMB_X39_Y69_N30
\Inst_VGA|activeArea~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~4_combout\ = (\Inst_VGA|activeArea~2_combout\ & ((\Inst_VGA|Equal0~2_combout\) # ((\Inst_VGA|activeArea~3_combout\ & \Inst_VGA|activeArea~q\)))) # (!\Inst_VGA|activeArea~2_combout\ & (\Inst_VGA|activeArea~3_combout\ & 
-- (\Inst_VGA|activeArea~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|activeArea~2_combout\,
	datab => \Inst_VGA|activeArea~3_combout\,
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_VGA|Equal0~2_combout\,
	combout => \Inst_VGA|activeArea~4_combout\);

-- Location: FF_X39_Y69_N31
\Inst_VGA|activeArea\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_VGA|activeArea~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|activeArea~q\);

-- Location: IOIBUF_X94_Y0_N8
\ov7670_pclk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_pclk,
	o => \ov7670_pclk~input_o\);

-- Location: IOIBUF_X109_Y0_N1
\ov7670_href~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_href,
	o => \ov7670_href~input_o\);

-- Location: FF_X87_Y4_N17
\Inst_ov7670_capture|latched_href\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	asdata => \ov7670_href~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_href~q\);

-- Location: LCCOMB_X79_Y32_N8
\Inst_ov7670_capture|href_hold~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_hold~feeder_combout\ = \Inst_ov7670_capture|latched_href~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_href~q\,
	combout => \Inst_ov7670_capture|href_hold~feeder_combout\);

-- Location: FF_X79_Y32_N9
\Inst_ov7670_capture|href_hold\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|href_hold~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_hold~q\);

-- Location: LCCOMB_X79_Y32_N6
\Inst_ov7670_capture|line~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|line~1_combout\ = \Inst_ov7670_capture|line\(0) $ (((!\Inst_ov7670_capture|href_hold~q\ & \Inst_ov7670_capture|latched_href~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|href_hold~q\,
	datac => \Inst_ov7670_capture|line\(0),
	datad => \Inst_ov7670_capture|latched_href~q\,
	combout => \Inst_ov7670_capture|line~1_combout\);

-- Location: IOIBUF_X83_Y0_N1
\ov7670_vsync~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_vsync,
	o => \ov7670_vsync~input_o\);

-- Location: LCCOMB_X79_Y32_N4
\Inst_ov7670_capture|latched_vsync~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_vsync~feeder_combout\ = \ov7670_vsync~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_vsync~input_o\,
	combout => \Inst_ov7670_capture|latched_vsync~feeder_combout\);

-- Location: FF_X79_Y32_N5
\Inst_ov7670_capture|latched_vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_vsync~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_vsync~q\);

-- Location: FF_X79_Y32_N7
\Inst_ov7670_capture|line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|line~1_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|line\(0));

-- Location: LCCOMB_X79_Y32_N12
\Inst_ov7670_capture|line~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|line~0_combout\ = \Inst_ov7670_capture|line\(1) $ (((\Inst_ov7670_capture|line\(0) & (!\Inst_ov7670_capture|href_hold~q\ & \Inst_ov7670_capture|latched_href~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|line\(0),
	datab => \Inst_ov7670_capture|href_hold~q\,
	datac => \Inst_ov7670_capture|line\(1),
	datad => \Inst_ov7670_capture|latched_href~q\,
	combout => \Inst_ov7670_capture|line~0_combout\);

-- Location: FF_X79_Y32_N13
\Inst_ov7670_capture|line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|line~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|line\(1));

-- Location: LCCOMB_X79_Y32_N14
\Inst_ov7670_capture|href_last~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~2_combout\ = (!\Inst_ov7670_capture|href_last\(2) & (!\Inst_ov7670_capture|latched_vsync~q\ & \Inst_ov7670_capture|latched_href~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|href_last\(2),
	datac => \Inst_ov7670_capture|latched_vsync~q\,
	datad => \Inst_ov7670_capture|latched_href~q\,
	combout => \Inst_ov7670_capture|href_last~2_combout\);

-- Location: FF_X79_Y32_N15
\Inst_ov7670_capture|href_last[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|href_last~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(0));

-- Location: LCCOMB_X79_Y32_N2
\Inst_ov7670_capture|href_last~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~1_combout\ = (!\Inst_ov7670_capture|latched_vsync~q\ & (\Inst_ov7670_capture|href_last\(0) & !\Inst_ov7670_capture|href_last\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|latched_vsync~q\,
	datac => \Inst_ov7670_capture|href_last\(0),
	datad => \Inst_ov7670_capture|href_last\(2),
	combout => \Inst_ov7670_capture|href_last~1_combout\);

-- Location: FF_X79_Y32_N3
\Inst_ov7670_capture|href_last[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|href_last~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(1));

-- Location: LCCOMB_X79_Y32_N0
\Inst_ov7670_capture|href_last~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~0_combout\ = (!\Inst_ov7670_capture|latched_vsync~q\ & (!\Inst_ov7670_capture|href_last\(2) & \Inst_ov7670_capture|href_last\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|latched_vsync~q\,
	datac => \Inst_ov7670_capture|href_last\(2),
	datad => \Inst_ov7670_capture|href_last\(1),
	combout => \Inst_ov7670_capture|href_last~0_combout\);

-- Location: FF_X79_Y32_N1
\Inst_ov7670_capture|href_last[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|href_last~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(2));

-- Location: LCCOMB_X79_Y32_N10
\Inst_ov7670_capture|we_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|we_reg~0_combout\ = (\Inst_ov7670_capture|line\(1) & \Inst_ov7670_capture|href_last\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|line\(1),
	datad => \Inst_ov7670_capture|href_last\(2),
	combout => \Inst_ov7670_capture|we_reg~0_combout\);

-- Location: FF_X80_Y31_N13
\Inst_ov7670_capture|we_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	asdata => \Inst_ov7670_capture|we_reg~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|we_reg~q\);

-- Location: LCCOMB_X79_Y32_N16
\Inst_ov7670_capture|address[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[0]~17_combout\ = (\Inst_ov7670_capture|address\(0) & (\Inst_ov7670_capture|we_reg~q\ $ (VCC))) # (!\Inst_ov7670_capture|address\(0) & (\Inst_ov7670_capture|we_reg~q\ & VCC))
-- \Inst_ov7670_capture|address[0]~18\ = CARRY((\Inst_ov7670_capture|address\(0) & \Inst_ov7670_capture|we_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(0),
	datab => \Inst_ov7670_capture|we_reg~q\,
	datad => VCC,
	combout => \Inst_ov7670_capture|address[0]~17_combout\,
	cout => \Inst_ov7670_capture|address[0]~18\);

-- Location: FF_X79_Y32_N17
\Inst_ov7670_capture|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[0]~17_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(0));

-- Location: LCCOMB_X79_Y32_N18
\Inst_ov7670_capture|address[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[1]~19_combout\ = (\Inst_ov7670_capture|address\(1) & (!\Inst_ov7670_capture|address[0]~18\)) # (!\Inst_ov7670_capture|address\(1) & ((\Inst_ov7670_capture|address[0]~18\) # (GND)))
-- \Inst_ov7670_capture|address[1]~20\ = CARRY((!\Inst_ov7670_capture|address[0]~18\) # (!\Inst_ov7670_capture|address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(1),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[0]~18\,
	combout => \Inst_ov7670_capture|address[1]~19_combout\,
	cout => \Inst_ov7670_capture|address[1]~20\);

-- Location: FF_X79_Y32_N19
\Inst_ov7670_capture|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[1]~19_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(1));

-- Location: LCCOMB_X79_Y32_N20
\Inst_ov7670_capture|address[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[2]~21_combout\ = (\Inst_ov7670_capture|address\(2) & (\Inst_ov7670_capture|address[1]~20\ $ (GND))) # (!\Inst_ov7670_capture|address\(2) & (!\Inst_ov7670_capture|address[1]~20\ & VCC))
-- \Inst_ov7670_capture|address[2]~22\ = CARRY((\Inst_ov7670_capture|address\(2) & !\Inst_ov7670_capture|address[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(2),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[1]~20\,
	combout => \Inst_ov7670_capture|address[2]~21_combout\,
	cout => \Inst_ov7670_capture|address[2]~22\);

-- Location: FF_X79_Y32_N21
\Inst_ov7670_capture|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[2]~21_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(2));

-- Location: LCCOMB_X79_Y32_N22
\Inst_ov7670_capture|address[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[3]~23_combout\ = (\Inst_ov7670_capture|address\(3) & (!\Inst_ov7670_capture|address[2]~22\)) # (!\Inst_ov7670_capture|address\(3) & ((\Inst_ov7670_capture|address[2]~22\) # (GND)))
-- \Inst_ov7670_capture|address[3]~24\ = CARRY((!\Inst_ov7670_capture|address[2]~22\) # (!\Inst_ov7670_capture|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(3),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[2]~22\,
	combout => \Inst_ov7670_capture|address[3]~23_combout\,
	cout => \Inst_ov7670_capture|address[3]~24\);

-- Location: FF_X79_Y32_N23
\Inst_ov7670_capture|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[3]~23_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(3));

-- Location: LCCOMB_X79_Y32_N24
\Inst_ov7670_capture|address[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[4]~25_combout\ = (\Inst_ov7670_capture|address\(4) & (\Inst_ov7670_capture|address[3]~24\ $ (GND))) # (!\Inst_ov7670_capture|address\(4) & (!\Inst_ov7670_capture|address[3]~24\ & VCC))
-- \Inst_ov7670_capture|address[4]~26\ = CARRY((\Inst_ov7670_capture|address\(4) & !\Inst_ov7670_capture|address[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(4),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[3]~24\,
	combout => \Inst_ov7670_capture|address[4]~25_combout\,
	cout => \Inst_ov7670_capture|address[4]~26\);

-- Location: FF_X79_Y32_N25
\Inst_ov7670_capture|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[4]~25_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(4));

-- Location: LCCOMB_X79_Y32_N26
\Inst_ov7670_capture|address[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[5]~27_combout\ = (\Inst_ov7670_capture|address\(5) & (!\Inst_ov7670_capture|address[4]~26\)) # (!\Inst_ov7670_capture|address\(5) & ((\Inst_ov7670_capture|address[4]~26\) # (GND)))
-- \Inst_ov7670_capture|address[5]~28\ = CARRY((!\Inst_ov7670_capture|address[4]~26\) # (!\Inst_ov7670_capture|address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(5),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[4]~26\,
	combout => \Inst_ov7670_capture|address[5]~27_combout\,
	cout => \Inst_ov7670_capture|address[5]~28\);

-- Location: FF_X79_Y32_N27
\Inst_ov7670_capture|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[5]~27_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(5));

-- Location: LCCOMB_X79_Y32_N28
\Inst_ov7670_capture|address[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[6]~29_combout\ = (\Inst_ov7670_capture|address\(6) & (\Inst_ov7670_capture|address[5]~28\ $ (GND))) # (!\Inst_ov7670_capture|address\(6) & (!\Inst_ov7670_capture|address[5]~28\ & VCC))
-- \Inst_ov7670_capture|address[6]~30\ = CARRY((\Inst_ov7670_capture|address\(6) & !\Inst_ov7670_capture|address[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(6),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[5]~28\,
	combout => \Inst_ov7670_capture|address[6]~29_combout\,
	cout => \Inst_ov7670_capture|address[6]~30\);

-- Location: FF_X79_Y32_N29
\Inst_ov7670_capture|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[6]~29_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(6));

-- Location: LCCOMB_X79_Y32_N30
\Inst_ov7670_capture|address[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[7]~31_combout\ = (\Inst_ov7670_capture|address\(7) & (!\Inst_ov7670_capture|address[6]~30\)) # (!\Inst_ov7670_capture|address\(7) & ((\Inst_ov7670_capture|address[6]~30\) # (GND)))
-- \Inst_ov7670_capture|address[7]~32\ = CARRY((!\Inst_ov7670_capture|address[6]~30\) # (!\Inst_ov7670_capture|address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(7),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[6]~30\,
	combout => \Inst_ov7670_capture|address[7]~31_combout\,
	cout => \Inst_ov7670_capture|address[7]~32\);

-- Location: FF_X79_Y32_N31
\Inst_ov7670_capture|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[7]~31_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(7));

-- Location: LCCOMB_X79_Y31_N0
\Inst_ov7670_capture|address[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[8]~33_combout\ = (\Inst_ov7670_capture|address\(8) & (\Inst_ov7670_capture|address[7]~32\ $ (GND))) # (!\Inst_ov7670_capture|address\(8) & (!\Inst_ov7670_capture|address[7]~32\ & VCC))
-- \Inst_ov7670_capture|address[8]~34\ = CARRY((\Inst_ov7670_capture|address\(8) & !\Inst_ov7670_capture|address[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(8),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[7]~32\,
	combout => \Inst_ov7670_capture|address[8]~33_combout\,
	cout => \Inst_ov7670_capture|address[8]~34\);

-- Location: FF_X79_Y31_N1
\Inst_ov7670_capture|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[8]~33_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(8));

-- Location: LCCOMB_X79_Y31_N2
\Inst_ov7670_capture|address[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[9]~35_combout\ = (\Inst_ov7670_capture|address\(9) & (!\Inst_ov7670_capture|address[8]~34\)) # (!\Inst_ov7670_capture|address\(9) & ((\Inst_ov7670_capture|address[8]~34\) # (GND)))
-- \Inst_ov7670_capture|address[9]~36\ = CARRY((!\Inst_ov7670_capture|address[8]~34\) # (!\Inst_ov7670_capture|address\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(9),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[8]~34\,
	combout => \Inst_ov7670_capture|address[9]~35_combout\,
	cout => \Inst_ov7670_capture|address[9]~36\);

-- Location: FF_X79_Y31_N3
\Inst_ov7670_capture|address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[9]~35_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(9));

-- Location: LCCOMB_X79_Y31_N4
\Inst_ov7670_capture|address[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[10]~37_combout\ = (\Inst_ov7670_capture|address\(10) & (\Inst_ov7670_capture|address[9]~36\ $ (GND))) # (!\Inst_ov7670_capture|address\(10) & (!\Inst_ov7670_capture|address[9]~36\ & VCC))
-- \Inst_ov7670_capture|address[10]~38\ = CARRY((\Inst_ov7670_capture|address\(10) & !\Inst_ov7670_capture|address[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(10),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[9]~36\,
	combout => \Inst_ov7670_capture|address[10]~37_combout\,
	cout => \Inst_ov7670_capture|address[10]~38\);

-- Location: FF_X79_Y31_N5
\Inst_ov7670_capture|address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[10]~37_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(10));

-- Location: LCCOMB_X79_Y31_N6
\Inst_ov7670_capture|address[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[11]~39_combout\ = (\Inst_ov7670_capture|address\(11) & (!\Inst_ov7670_capture|address[10]~38\)) # (!\Inst_ov7670_capture|address\(11) & ((\Inst_ov7670_capture|address[10]~38\) # (GND)))
-- \Inst_ov7670_capture|address[11]~40\ = CARRY((!\Inst_ov7670_capture|address[10]~38\) # (!\Inst_ov7670_capture|address\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(11),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[10]~38\,
	combout => \Inst_ov7670_capture|address[11]~39_combout\,
	cout => \Inst_ov7670_capture|address[11]~40\);

-- Location: FF_X79_Y31_N7
\Inst_ov7670_capture|address[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[11]~39_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(11));

-- Location: LCCOMB_X79_Y31_N8
\Inst_ov7670_capture|address[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[12]~41_combout\ = (\Inst_ov7670_capture|address\(12) & (\Inst_ov7670_capture|address[11]~40\ $ (GND))) # (!\Inst_ov7670_capture|address\(12) & (!\Inst_ov7670_capture|address[11]~40\ & VCC))
-- \Inst_ov7670_capture|address[12]~42\ = CARRY((\Inst_ov7670_capture|address\(12) & !\Inst_ov7670_capture|address[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(12),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[11]~40\,
	combout => \Inst_ov7670_capture|address[12]~41_combout\,
	cout => \Inst_ov7670_capture|address[12]~42\);

-- Location: FF_X79_Y31_N9
\Inst_ov7670_capture|address[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[12]~41_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(12));

-- Location: LCCOMB_X79_Y31_N10
\Inst_ov7670_capture|address[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[13]~43_combout\ = (\Inst_ov7670_capture|address\(13) & (!\Inst_ov7670_capture|address[12]~42\)) # (!\Inst_ov7670_capture|address\(13) & ((\Inst_ov7670_capture|address[12]~42\) # (GND)))
-- \Inst_ov7670_capture|address[13]~44\ = CARRY((!\Inst_ov7670_capture|address[12]~42\) # (!\Inst_ov7670_capture|address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(13),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[12]~42\,
	combout => \Inst_ov7670_capture|address[13]~43_combout\,
	cout => \Inst_ov7670_capture|address[13]~44\);

-- Location: FF_X79_Y31_N11
\Inst_ov7670_capture|address[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[13]~43_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(13));

-- Location: LCCOMB_X79_Y31_N12
\Inst_ov7670_capture|address[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[14]~45_combout\ = (\Inst_ov7670_capture|address\(14) & (\Inst_ov7670_capture|address[13]~44\ $ (GND))) # (!\Inst_ov7670_capture|address\(14) & (!\Inst_ov7670_capture|address[13]~44\ & VCC))
-- \Inst_ov7670_capture|address[14]~46\ = CARRY((\Inst_ov7670_capture|address\(14) & !\Inst_ov7670_capture|address[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(14),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[13]~44\,
	combout => \Inst_ov7670_capture|address[14]~45_combout\,
	cout => \Inst_ov7670_capture|address[14]~46\);

-- Location: FF_X79_Y31_N13
\Inst_ov7670_capture|address[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[14]~45_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(14));

-- Location: LCCOMB_X79_Y31_N14
\Inst_ov7670_capture|address[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[15]~47_combout\ = (\Inst_ov7670_capture|address\(15) & (!\Inst_ov7670_capture|address[14]~46\)) # (!\Inst_ov7670_capture|address\(15) & ((\Inst_ov7670_capture|address[14]~46\) # (GND)))
-- \Inst_ov7670_capture|address[15]~48\ = CARRY((!\Inst_ov7670_capture|address[14]~46\) # (!\Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(15),
	datad => VCC,
	cin => \Inst_ov7670_capture|address[14]~46\,
	combout => \Inst_ov7670_capture|address[15]~47_combout\,
	cout => \Inst_ov7670_capture|address[15]~48\);

-- Location: FF_X79_Y31_N15
\Inst_ov7670_capture|address[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[15]~47_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(15));

-- Location: LCCOMB_X79_Y31_N16
\Inst_ov7670_capture|address[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|address[16]~49_combout\ = \Inst_ov7670_capture|address\(16) $ (!\Inst_ov7670_capture|address[15]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(16),
	cin => \Inst_ov7670_capture|address[15]~48\,
	combout => \Inst_ov7670_capture|address[16]~49_combout\);

-- Location: FF_X79_Y31_N17
\Inst_ov7670_capture|address[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|address[16]~49_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(16));

-- Location: LCCOMB_X80_Y31_N18
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ = (\Inst_ov7670_capture|we_reg~q\ & (\Inst_ov7670_capture|address\(16) & \Inst_ov7670_capture|address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|we_reg~q\,
	datac => \Inst_ov7670_capture|address\(16),
	datad => \Inst_ov7670_capture|address\(13),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\);

-- Location: LCCOMB_X80_Y31_N22
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = (\Inst_ov7670_capture|address\(14) & (\Inst_ov7670_capture|address\(15) & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(14),
	datac => \Inst_ov7670_capture|address\(15),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: LCCOMB_X53_Y22_N16
\Inst_Address_Generator|val[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[0]~17_combout\ = \Inst_Address_Generator|val\(0) $ (VCC)
-- \Inst_Address_Generator|val[0]~18\ = CARRY(\Inst_Address_Generator|val\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(0),
	datad => VCC,
	combout => \Inst_Address_Generator|val[0]~17_combout\,
	cout => \Inst_Address_Generator|val[0]~18\);

-- Location: LCCOMB_X53_Y21_N30
\Inst_Address_Generator|val[11]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[11]~51_combout\ = (\Inst_Address_Generator|val\(13) & ((\Inst_Address_Generator|val\(12)) # ((\Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(11),
	datab => \Inst_Address_Generator|val\(10),
	datac => \Inst_Address_Generator|val\(12),
	datad => \Inst_Address_Generator|val\(13),
	combout => \Inst_Address_Generator|val[11]~51_combout\);

-- Location: LCCOMB_X53_Y21_N12
\Inst_Address_Generator|val[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[14]~45_combout\ = (\Inst_Address_Generator|val\(14) & (\Inst_Address_Generator|val[13]~44\ $ (GND))) # (!\Inst_Address_Generator|val\(14) & (!\Inst_Address_Generator|val[13]~44\ & VCC))
-- \Inst_Address_Generator|val[14]~46\ = CARRY((\Inst_Address_Generator|val\(14) & !\Inst_Address_Generator|val[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(14),
	datad => VCC,
	cin => \Inst_Address_Generator|val[13]~44\,
	combout => \Inst_Address_Generator|val[14]~45_combout\,
	cout => \Inst_Address_Generator|val[14]~46\);

-- Location: LCCOMB_X53_Y21_N14
\Inst_Address_Generator|val[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[15]~47_combout\ = (\Inst_Address_Generator|val\(15) & (!\Inst_Address_Generator|val[14]~46\)) # (!\Inst_Address_Generator|val\(15) & ((\Inst_Address_Generator|val[14]~46\) # (GND)))
-- \Inst_Address_Generator|val[15]~48\ = CARRY((!\Inst_Address_Generator|val[14]~46\) # (!\Inst_Address_Generator|val\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(15),
	datad => VCC,
	cin => \Inst_Address_Generator|val[14]~46\,
	combout => \Inst_Address_Generator|val[15]~47_combout\,
	cout => \Inst_Address_Generator|val[15]~48\);

-- Location: FF_X53_Y21_N15
\Inst_Address_Generator|val[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[15]~47_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(15));

-- Location: LCCOMB_X53_Y21_N16
\Inst_Address_Generator|val[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[16]~49_combout\ = \Inst_Address_Generator|val\(16) $ (!\Inst_Address_Generator|val[15]~48\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(16),
	cin => \Inst_Address_Generator|val[15]~48\,
	combout => \Inst_Address_Generator|val[16]~49_combout\);

-- Location: FF_X53_Y21_N17
\Inst_Address_Generator|val[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[16]~49_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(16));

-- Location: LCCOMB_X53_Y21_N24
\Inst_Address_Generator|val[11]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[11]~52_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_Address_Generator|val[11]~51_combout\) # ((\Inst_Address_Generator|val\(15)) # (\Inst_Address_Generator|val\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val[11]~51_combout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_Address_Generator|val\(15),
	datad => \Inst_Address_Generator|val\(14),
	combout => \Inst_Address_Generator|val[11]~52_combout\);

-- Location: LCCOMB_X53_Y21_N18
\Inst_Address_Generator|val[11]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[11]~53_combout\ = ((\Inst_VGA|activeArea~q\ & !\Inst_Address_Generator|val[11]~52_combout\)) # (!\Inst_VGA|Vsync~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|activeArea~q\,
	datac => \Inst_VGA|Vsync~q\,
	datad => \Inst_Address_Generator|val[11]~52_combout\,
	combout => \Inst_Address_Generator|val[11]~53_combout\);

-- Location: FF_X53_Y22_N17
\Inst_Address_Generator|val[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[0]~17_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(0));

-- Location: LCCOMB_X53_Y22_N18
\Inst_Address_Generator|val[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[1]~19_combout\ = (\Inst_Address_Generator|val\(1) & (!\Inst_Address_Generator|val[0]~18\)) # (!\Inst_Address_Generator|val\(1) & ((\Inst_Address_Generator|val[0]~18\) # (GND)))
-- \Inst_Address_Generator|val[1]~20\ = CARRY((!\Inst_Address_Generator|val[0]~18\) # (!\Inst_Address_Generator|val\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(1),
	datad => VCC,
	cin => \Inst_Address_Generator|val[0]~18\,
	combout => \Inst_Address_Generator|val[1]~19_combout\,
	cout => \Inst_Address_Generator|val[1]~20\);

-- Location: FF_X53_Y22_N19
\Inst_Address_Generator|val[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[1]~19_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(1));

-- Location: LCCOMB_X53_Y22_N20
\Inst_Address_Generator|val[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[2]~21_combout\ = (\Inst_Address_Generator|val\(2) & (\Inst_Address_Generator|val[1]~20\ $ (GND))) # (!\Inst_Address_Generator|val\(2) & (!\Inst_Address_Generator|val[1]~20\ & VCC))
-- \Inst_Address_Generator|val[2]~22\ = CARRY((\Inst_Address_Generator|val\(2) & !\Inst_Address_Generator|val[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(2),
	datad => VCC,
	cin => \Inst_Address_Generator|val[1]~20\,
	combout => \Inst_Address_Generator|val[2]~21_combout\,
	cout => \Inst_Address_Generator|val[2]~22\);

-- Location: FF_X53_Y22_N21
\Inst_Address_Generator|val[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[2]~21_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(2));

-- Location: LCCOMB_X53_Y22_N22
\Inst_Address_Generator|val[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[3]~23_combout\ = (\Inst_Address_Generator|val\(3) & (!\Inst_Address_Generator|val[2]~22\)) # (!\Inst_Address_Generator|val\(3) & ((\Inst_Address_Generator|val[2]~22\) # (GND)))
-- \Inst_Address_Generator|val[3]~24\ = CARRY((!\Inst_Address_Generator|val[2]~22\) # (!\Inst_Address_Generator|val\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(3),
	datad => VCC,
	cin => \Inst_Address_Generator|val[2]~22\,
	combout => \Inst_Address_Generator|val[3]~23_combout\,
	cout => \Inst_Address_Generator|val[3]~24\);

-- Location: FF_X53_Y22_N23
\Inst_Address_Generator|val[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[3]~23_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(3));

-- Location: LCCOMB_X53_Y22_N24
\Inst_Address_Generator|val[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[4]~25_combout\ = (\Inst_Address_Generator|val\(4) & (\Inst_Address_Generator|val[3]~24\ $ (GND))) # (!\Inst_Address_Generator|val\(4) & (!\Inst_Address_Generator|val[3]~24\ & VCC))
-- \Inst_Address_Generator|val[4]~26\ = CARRY((\Inst_Address_Generator|val\(4) & !\Inst_Address_Generator|val[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(4),
	datad => VCC,
	cin => \Inst_Address_Generator|val[3]~24\,
	combout => \Inst_Address_Generator|val[4]~25_combout\,
	cout => \Inst_Address_Generator|val[4]~26\);

-- Location: FF_X53_Y22_N25
\Inst_Address_Generator|val[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[4]~25_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(4));

-- Location: LCCOMB_X53_Y22_N26
\Inst_Address_Generator|val[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[5]~27_combout\ = (\Inst_Address_Generator|val\(5) & (!\Inst_Address_Generator|val[4]~26\)) # (!\Inst_Address_Generator|val\(5) & ((\Inst_Address_Generator|val[4]~26\) # (GND)))
-- \Inst_Address_Generator|val[5]~28\ = CARRY((!\Inst_Address_Generator|val[4]~26\) # (!\Inst_Address_Generator|val\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(5),
	datad => VCC,
	cin => \Inst_Address_Generator|val[4]~26\,
	combout => \Inst_Address_Generator|val[5]~27_combout\,
	cout => \Inst_Address_Generator|val[5]~28\);

-- Location: FF_X53_Y22_N27
\Inst_Address_Generator|val[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[5]~27_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(5));

-- Location: LCCOMB_X53_Y22_N28
\Inst_Address_Generator|val[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[6]~29_combout\ = (\Inst_Address_Generator|val\(6) & (\Inst_Address_Generator|val[5]~28\ $ (GND))) # (!\Inst_Address_Generator|val\(6) & (!\Inst_Address_Generator|val[5]~28\ & VCC))
-- \Inst_Address_Generator|val[6]~30\ = CARRY((\Inst_Address_Generator|val\(6) & !\Inst_Address_Generator|val[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(6),
	datad => VCC,
	cin => \Inst_Address_Generator|val[5]~28\,
	combout => \Inst_Address_Generator|val[6]~29_combout\,
	cout => \Inst_Address_Generator|val[6]~30\);

-- Location: FF_X53_Y22_N29
\Inst_Address_Generator|val[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[6]~29_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(6));

-- Location: LCCOMB_X53_Y22_N30
\Inst_Address_Generator|val[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[7]~31_combout\ = (\Inst_Address_Generator|val\(7) & (!\Inst_Address_Generator|val[6]~30\)) # (!\Inst_Address_Generator|val\(7) & ((\Inst_Address_Generator|val[6]~30\) # (GND)))
-- \Inst_Address_Generator|val[7]~32\ = CARRY((!\Inst_Address_Generator|val[6]~30\) # (!\Inst_Address_Generator|val\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(7),
	datad => VCC,
	cin => \Inst_Address_Generator|val[6]~30\,
	combout => \Inst_Address_Generator|val[7]~31_combout\,
	cout => \Inst_Address_Generator|val[7]~32\);

-- Location: FF_X53_Y22_N31
\Inst_Address_Generator|val[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[7]~31_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(7));

-- Location: LCCOMB_X53_Y21_N0
\Inst_Address_Generator|val[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[8]~33_combout\ = (\Inst_Address_Generator|val\(8) & (\Inst_Address_Generator|val[7]~32\ $ (GND))) # (!\Inst_Address_Generator|val\(8) & (!\Inst_Address_Generator|val[7]~32\ & VCC))
-- \Inst_Address_Generator|val[8]~34\ = CARRY((\Inst_Address_Generator|val\(8) & !\Inst_Address_Generator|val[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(8),
	datad => VCC,
	cin => \Inst_Address_Generator|val[7]~32\,
	combout => \Inst_Address_Generator|val[8]~33_combout\,
	cout => \Inst_Address_Generator|val[8]~34\);

-- Location: FF_X53_Y21_N1
\Inst_Address_Generator|val[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[8]~33_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(8));

-- Location: LCCOMB_X53_Y21_N2
\Inst_Address_Generator|val[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[9]~35_combout\ = (\Inst_Address_Generator|val\(9) & (!\Inst_Address_Generator|val[8]~34\)) # (!\Inst_Address_Generator|val\(9) & ((\Inst_Address_Generator|val[8]~34\) # (GND)))
-- \Inst_Address_Generator|val[9]~36\ = CARRY((!\Inst_Address_Generator|val[8]~34\) # (!\Inst_Address_Generator|val\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(9),
	datad => VCC,
	cin => \Inst_Address_Generator|val[8]~34\,
	combout => \Inst_Address_Generator|val[9]~35_combout\,
	cout => \Inst_Address_Generator|val[9]~36\);

-- Location: FF_X53_Y21_N3
\Inst_Address_Generator|val[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[9]~35_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(9));

-- Location: LCCOMB_X53_Y21_N4
\Inst_Address_Generator|val[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[10]~37_combout\ = (\Inst_Address_Generator|val\(10) & (\Inst_Address_Generator|val[9]~36\ $ (GND))) # (!\Inst_Address_Generator|val\(10) & (!\Inst_Address_Generator|val[9]~36\ & VCC))
-- \Inst_Address_Generator|val[10]~38\ = CARRY((\Inst_Address_Generator|val\(10) & !\Inst_Address_Generator|val[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(10),
	datad => VCC,
	cin => \Inst_Address_Generator|val[9]~36\,
	combout => \Inst_Address_Generator|val[10]~37_combout\,
	cout => \Inst_Address_Generator|val[10]~38\);

-- Location: FF_X53_Y21_N5
\Inst_Address_Generator|val[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[10]~37_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(10));

-- Location: LCCOMB_X53_Y21_N6
\Inst_Address_Generator|val[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[11]~39_combout\ = (\Inst_Address_Generator|val\(11) & (!\Inst_Address_Generator|val[10]~38\)) # (!\Inst_Address_Generator|val\(11) & ((\Inst_Address_Generator|val[10]~38\) # (GND)))
-- \Inst_Address_Generator|val[11]~40\ = CARRY((!\Inst_Address_Generator|val[10]~38\) # (!\Inst_Address_Generator|val\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(11),
	datad => VCC,
	cin => \Inst_Address_Generator|val[10]~38\,
	combout => \Inst_Address_Generator|val[11]~39_combout\,
	cout => \Inst_Address_Generator|val[11]~40\);

-- Location: FF_X53_Y21_N7
\Inst_Address_Generator|val[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[11]~39_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(11));

-- Location: LCCOMB_X53_Y21_N8
\Inst_Address_Generator|val[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[12]~41_combout\ = (\Inst_Address_Generator|val\(12) & (\Inst_Address_Generator|val[11]~40\ $ (GND))) # (!\Inst_Address_Generator|val\(12) & (!\Inst_Address_Generator|val[11]~40\ & VCC))
-- \Inst_Address_Generator|val[12]~42\ = CARRY((\Inst_Address_Generator|val\(12) & !\Inst_Address_Generator|val[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(12),
	datad => VCC,
	cin => \Inst_Address_Generator|val[11]~40\,
	combout => \Inst_Address_Generator|val[12]~41_combout\,
	cout => \Inst_Address_Generator|val[12]~42\);

-- Location: FF_X53_Y21_N9
\Inst_Address_Generator|val[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[12]~41_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(12));

-- Location: LCCOMB_X53_Y21_N10
\Inst_Address_Generator|val[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[13]~43_combout\ = (\Inst_Address_Generator|val\(13) & (!\Inst_Address_Generator|val[12]~42\)) # (!\Inst_Address_Generator|val\(13) & ((\Inst_Address_Generator|val[12]~42\) # (GND)))
-- \Inst_Address_Generator|val[13]~44\ = CARRY((!\Inst_Address_Generator|val[12]~42\) # (!\Inst_Address_Generator|val\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(13),
	datad => VCC,
	cin => \Inst_Address_Generator|val[12]~42\,
	combout => \Inst_Address_Generator|val[13]~43_combout\,
	cout => \Inst_Address_Generator|val[13]~44\);

-- Location: FF_X53_Y21_N11
\Inst_Address_Generator|val[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[13]~43_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(13));

-- Location: FF_X53_Y21_N13
\Inst_Address_Generator|val[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \Inst_Address_Generator|val[14]~45_combout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(14));

-- Location: LCCOMB_X52_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ = (\Inst_Address_Generator|val\(14) & (\Inst_Address_Generator|val\(15) & \Inst_Address_Generator|val\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(14),
	datac => \Inst_Address_Generator|val\(15),
	datad => \Inst_Address_Generator|val\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\);

-- Location: IOIBUF_X102_Y0_N22
\ov7670_data[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(4),
	o => \ov7670_data[4]~input_o\);

-- Location: LCCOMB_X95_Y4_N12
\Inst_ov7670_capture|latched_d[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[4]~feeder_combout\ = \ov7670_data[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[4]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[4]~feeder_combout\);

-- Location: FF_X95_Y4_N13
\Inst_ov7670_capture|latched_d[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(4));

-- Location: LCCOMB_X87_Y4_N26
\Inst_ov7670_capture|d_latch[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[4]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(4),
	combout => \Inst_ov7670_capture|d_latch[4]~feeder_combout\);

-- Location: FF_X87_Y4_N27
\Inst_ov7670_capture|d_latch[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[4]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(4));

-- Location: FF_X87_Y4_N5
\Inst_ov7670_capture|d_latch[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	asdata => \Inst_ov7670_capture|d_latch\(4),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(12));

-- Location: M9K_X37_Y16_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X80_Y31_N20
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = (\Inst_ov7670_capture|address\(15) & (!\Inst_ov7670_capture|address\(14) & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: LCCOMB_X53_Y21_N28
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ = (\Inst_Address_Generator|val\(13) & (\Inst_Address_Generator|val\(15) & !\Inst_Address_Generator|val\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(13),
	datac => \Inst_Address_Generator|val\(15),
	datad => \Inst_Address_Generator|val\(14),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\);

-- Location: M9K_X51_Y4_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y31_N30
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\ = (\Inst_ov7670_capture|address\(16) & (\Inst_ov7670_capture|we_reg~q\ & !\Inst_ov7670_capture|address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(16),
	datac => \Inst_ov7670_capture|we_reg~q\,
	datad => \Inst_ov7670_capture|address\(13),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\);

-- Location: LCCOMB_X79_Y31_N18
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = (\Inst_ov7670_capture|address\(15) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\ & 
-- !\Inst_ov7670_capture|address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(15),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(14),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: LCCOMB_X52_Y21_N2
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ = (!\Inst_Address_Generator|val\(14) & (\Inst_Address_Generator|val\(15) & !\Inst_Address_Generator|val\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(14),
	datac => \Inst_Address_Generator|val\(15),
	datad => \Inst_Address_Generator|val\(13),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\);

-- Location: M9K_X37_Y20_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: FF_X52_Y21_N27
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: FF_X52_Y21_N9
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: LCCOMB_X52_Y20_N18
\Inst_RGB|R[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~7_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_RGB|R[0]~7_combout\);

-- Location: LCCOMB_X79_Y31_N28
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = (\Inst_ov7670_capture|address\(15) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\ & 
-- \Inst_ov7670_capture|address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(15),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(14),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: LCCOMB_X53_Y21_N26
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ = (!\Inst_Address_Generator|val\(13) & (\Inst_Address_Generator|val\(15) & \Inst_Address_Generator|val\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(13),
	datac => \Inst_Address_Generator|val\(15),
	datad => \Inst_Address_Generator|val\(14),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\);

-- Location: M9K_X64_Y36_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y20_N12
\Inst_RGB|R[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~8_combout\ = (\Inst_RGB|R[0]~7_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_RGB|R[0]~7_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\,
	datab => \Inst_RGB|R[0]~7_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_RGB|R[0]~8_combout\);

-- Location: LCCOMB_X80_Y31_N10
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = (!\Inst_ov7670_capture|address\(15) & (\Inst_ov7670_capture|address\(14) & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: LCCOMB_X52_Y21_N12
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ = (\Inst_Address_Generator|val\(14) & (!\Inst_Address_Generator|val\(15) & \Inst_Address_Generator|val\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(14),
	datac => \Inst_Address_Generator|val\(15),
	datad => \Inst_Address_Generator|val\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\);

-- Location: M9K_X51_Y1_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X80_Y31_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = (!\Inst_ov7670_capture|address\(15) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & 
-- !\Inst_ov7670_capture|address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(14),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: LCCOMB_X53_Y21_N22
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ = (\Inst_Address_Generator|val\(13) & (!\Inst_Address_Generator|val\(15) & !\Inst_Address_Generator|val\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(13),
	datac => \Inst_Address_Generator|val\(15),
	datad => \Inst_Address_Generator|val\(14),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\);

-- Location: M9K_X104_Y36_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y31_N22
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = (!\Inst_ov7670_capture|address\(15) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\ & 
-- !\Inst_ov7670_capture|address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(15),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(14),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: LCCOMB_X52_Y21_N6
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3) = (!\Inst_Address_Generator|val\(14) & (!\Inst_Address_Generator|val\(15) & !\Inst_Address_Generator|val\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|val\(14),
	datac => \Inst_Address_Generator|val\(15),
	datad => \Inst_Address_Generator|val\(13),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3));

-- Location: M9K_X37_Y12_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X79_Y31_N20
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = (!\Inst_ov7670_capture|address\(15) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\ & 
-- \Inst_ov7670_capture|address\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|address\(15),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(14),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: LCCOMB_X53_Y21_N20
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ = (!\Inst_Address_Generator|val\(13) & (!\Inst_Address_Generator|val\(15) & \Inst_Address_Generator|val\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(13),
	datac => \Inst_Address_Generator|val\(15),
	datad => \Inst_Address_Generator|val\(14),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\);

-- Location: M9K_X51_Y12_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y20_N20
\Inst_RGB|R[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~2_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_RGB|R[0]~2_combout\);

-- Location: LCCOMB_X52_Y20_N22
\Inst_RGB|R[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~3_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_RGB|R[0]~2_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\)) # (!\Inst_RGB|R[0]~2_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_RGB|R[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_RGB|R[0]~2_combout\,
	combout => \Inst_RGB|R[0]~3_combout\);

-- Location: LCCOMB_X80_Y31_N2
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ = (\Inst_ov7670_capture|we_reg~q\ & (!\Inst_ov7670_capture|address\(16) & \Inst_ov7670_capture|address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|we_reg~q\,
	datac => \Inst_ov7670_capture|address\(16),
	datad => \Inst_ov7670_capture|address\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\);

-- Location: LCCOMB_X80_Y31_N4
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = (!\Inst_ov7670_capture|address\(14) & (!\Inst_ov7670_capture|address\(15) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(14),
	datac => \Inst_ov7670_capture|address\(15),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: M9K_X78_Y36_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X80_Y31_N26
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ = (\Inst_ov7670_capture|we_reg~q\ & (!\Inst_ov7670_capture|address\(16) & !\Inst_ov7670_capture|address\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|we_reg~q\,
	datac => \Inst_ov7670_capture|address\(16),
	datad => \Inst_ov7670_capture|address\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\);

-- Location: LCCOMB_X80_Y31_N16
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = (!\Inst_ov7670_capture|address\(14) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & 
-- !\Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(14),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(15),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: M9K_X51_Y13_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X80_Y31_N14
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = (\Inst_ov7670_capture|address\(14) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & 
-- !\Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(14),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(15),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: M9K_X51_Y20_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y20_N24
\Inst_RGB|R[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~4_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_RGB|R[0]~4_combout\);

-- Location: LCCOMB_X80_Y31_N30
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = (\Inst_ov7670_capture|address\(14) & (!\Inst_ov7670_capture|address\(15) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(14),
	datac => \Inst_ov7670_capture|address\(15),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: M9K_X64_Y1_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y20_N2
\Inst_RGB|R[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~5_combout\ = (\Inst_RGB|R[0]~4_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_RGB|R[0]~4_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	datab => \Inst_RGB|R[0]~4_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\,
	combout => \Inst_RGB|R[0]~5_combout\);

-- Location: FF_X52_Y21_N29
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \Inst_Address_Generator|val\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2));

-- Location: LCCOMB_X52_Y20_N8
\Inst_RGB|R[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~6_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_Address_Generator|val\(16) & (\Inst_RGB|R[0]~3_combout\)) # (!\Inst_Address_Generator|val\(16) & ((\Inst_RGB|R[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|R[0]~3_combout\,
	datab => \Inst_RGB|R[0]~5_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_RGB|R[0]~6_combout\);

-- Location: LCCOMB_X80_Y31_N8
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = (\Inst_ov7670_capture|address\(15) & (\Inst_ov7670_capture|address\(14) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(15),
	datac => \Inst_ov7670_capture|address\(14),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: M9K_X51_Y9_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X80_Y31_N28
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = (!\Inst_ov7670_capture|address\(14) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\ & 
-- \Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(14),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(15),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: M9K_X51_Y36_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X80_Y31_N6
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = (!\Inst_ov7670_capture|address\(14) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & 
-- \Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(14),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(15),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: M9K_X64_Y20_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y20_N0
\Inst_RGB|R[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~0_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_RGB|R[0]~0_combout\);

-- Location: LCCOMB_X80_Y31_N24
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = (\Inst_ov7670_capture|address\(14) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\ & 
-- \Inst_ov7670_capture|address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|address\(14),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout\,
	datad => \Inst_ov7670_capture|address\(15),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: M9K_X51_Y35_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y20_N6
\Inst_RGB|R[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~1_combout\ = (\Inst_RGB|R[0]~0_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_RGB|R[0]~0_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\,
	datab => \Inst_RGB|R[0]~0_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_RGB|R[0]~1_combout\);

-- Location: LCCOMB_X52_Y20_N10
\Inst_RGB|R[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~9_combout\ = (\Inst_RGB|R[0]~6_combout\ & ((\Inst_RGB|R[0]~8_combout\) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_RGB|R[0]~6_combout\ & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & \Inst_RGB|R[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|R[0]~8_combout\,
	datab => \Inst_RGB|R[0]~6_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_RGB|R[0]~1_combout\,
	combout => \Inst_RGB|R[0]~9_combout\);

-- Location: LCCOMB_X45_Y69_N24
\Inst_RGB|R[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~10_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_RGB|R[0]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_RGB|R[0]~9_combout\,
	combout => \Inst_RGB|R[0]~10_combout\);

-- Location: IOIBUF_X96_Y0_N15
\ov7670_data[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(5),
	o => \ov7670_data[5]~input_o\);

-- Location: FF_X95_Y4_N19
\Inst_ov7670_capture|latched_d[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	asdata => \ov7670_data[5]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(5));

-- Location: LCCOMB_X87_Y4_N2
\Inst_ov7670_capture|d_latch[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[5]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(5),
	combout => \Inst_ov7670_capture|d_latch[5]~feeder_combout\);

-- Location: FF_X87_Y4_N3
\Inst_ov7670_capture|d_latch[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[5]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(5));

-- Location: LCCOMB_X87_Y4_N30
\Inst_ov7670_capture|d_latch[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[13]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|d_latch\(5),
	combout => \Inst_ov7670_capture|d_latch[13]~feeder_combout\);

-- Location: FF_X87_Y4_N31
\Inst_ov7670_capture|d_latch[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[13]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(13));

-- Location: M9K_X78_Y1_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y11_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y17_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N30
\Inst_RGB|R[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~18_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_Address_Generator|val\(16)) # 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\,
	combout => \Inst_RGB|R[1]~18_combout\);

-- Location: M9K_X104_Y28_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N12
\Inst_RGB|R[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~19_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|R[1]~18_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\))) # (!\Inst_RGB|R[1]~18_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\)))) # (!\Inst_Address_Generator|val\(16) & (((\Inst_RGB|R[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_RGB|R[1]~18_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\,
	combout => \Inst_RGB|R[1]~19_combout\);

-- Location: M9K_X64_Y26_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y32_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y31_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y5_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N20
\Inst_RGB|R[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~13_combout\ = (\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\)) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\,
	combout => \Inst_RGB|R[1]~13_combout\);

-- Location: LCCOMB_X77_Y23_N18
\Inst_RGB|R[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~14_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|R[1]~13_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\))) # (!\Inst_RGB|R[1]~13_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\)))) # (!\Inst_Address_Generator|val\(16) & (((\Inst_RGB|R[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\,
	datad => \Inst_RGB|R[1]~13_combout\,
	combout => \Inst_RGB|R[1]~14_combout\);

-- Location: M9K_X78_Y19_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y20_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y14_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N0
\Inst_RGB|R[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~15_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))) # 
-- (!\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_RGB|R[1]~15_combout\);

-- Location: M9K_X104_Y22_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N18
\Inst_RGB|R[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~16_combout\ = (\Inst_RGB|R[1]~15_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_RGB|R[1]~15_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\,
	datab => \Inst_RGB|R[1]~15_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\,
	combout => \Inst_RGB|R[1]~16_combout\);

-- Location: LCCOMB_X77_Y20_N16
\Inst_RGB|R[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~17_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_RGB|R[1]~14_combout\) # ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_RGB|R[1]~16_combout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|R[1]~14_combout\,
	datab => \Inst_RGB|R[1]~16_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_RGB|R[1]~17_combout\);

-- Location: M9K_X104_Y16_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y31_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N12
\Inst_RGB|R[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~11_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)))) # (!\Inst_Address_Generator|val\(16) & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	combout => \Inst_RGB|R[1]~11_combout\);

-- Location: M9K_X104_Y30_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y26_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N10
\Inst_RGB|R[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~12_combout\ = (\Inst_RGB|R[1]~11_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\)) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))) # (!\Inst_RGB|R[1]~11_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|R[1]~11_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\,
	combout => \Inst_RGB|R[1]~12_combout\);

-- Location: LCCOMB_X77_Y20_N14
\Inst_RGB|R[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~20_combout\ = (\Inst_RGB|R[1]~17_combout\ & ((\Inst_RGB|R[1]~19_combout\) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_RGB|R[1]~17_combout\ & (((\Inst_RGB|R[1]~12_combout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|R[1]~19_combout\,
	datab => \Inst_RGB|R[1]~17_combout\,
	datac => \Inst_RGB|R[1]~12_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_RGB|R[1]~20_combout\);

-- Location: LCCOMB_X55_Y32_N0
\Inst_RGB|R[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~21_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_RGB|R[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_RGB|R[1]~20_combout\,
	combout => \Inst_RGB|R[1]~21_combout\);

-- Location: IOIBUF_X102_Y0_N15
\ov7670_data[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(6),
	o => \ov7670_data[6]~input_o\);

-- Location: LCCOMB_X95_Y4_N16
\Inst_ov7670_capture|latched_d[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[6]~feeder_combout\ = \ov7670_data[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[6]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[6]~feeder_combout\);

-- Location: FF_X95_Y4_N17
\Inst_ov7670_capture|latched_d[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(6));

-- Location: LCCOMB_X87_Y4_N28
\Inst_ov7670_capture|d_latch[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[6]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(6),
	combout => \Inst_ov7670_capture|d_latch[6]~feeder_combout\);

-- Location: FF_X87_Y4_N29
\Inst_ov7670_capture|d_latch[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[6]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(6));

-- Location: LCCOMB_X87_Y4_N12
\Inst_ov7670_capture|d_latch[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[14]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|d_latch\(6),
	combout => \Inst_ov7670_capture|d_latch[14]~feeder_combout\);

-- Location: FF_X87_Y4_N13
\Inst_ov7670_capture|d_latch[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[14]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(14));

-- Location: M9K_X64_Y39_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y28_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N16
\Inst_RGB|R[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~22_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\)) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\,
	combout => \Inst_RGB|R[2]~22_combout\);

-- Location: M9K_X104_Y11_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y39_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N10
\Inst_RGB|R[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~23_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_RGB|R[2]~22_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\)) # (!\Inst_RGB|R[2]~22_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_RGB|R[2]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_RGB|R[2]~22_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\,
	combout => \Inst_RGB|R[2]~23_combout\);

-- Location: M9K_X64_Y37_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y30_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N28
\Inst_RGB|R[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~29_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_RGB|R[2]~29_combout\);

-- Location: M9K_X104_Y24_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y3_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N18
\Inst_RGB|R[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~30_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_RGB|R[2]~29_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\)) # (!\Inst_RGB|R[2]~29_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_RGB|R[2]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_RGB|R[2]~29_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\,
	combout => \Inst_RGB|R[2]~30_combout\);

-- Location: M9K_X64_Y10_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y23_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y8_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y19_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y23_N8
\Inst_RGB|R[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~26_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_RGB|R[2]~26_combout\);

-- Location: LCCOMB_X65_Y23_N26
\Inst_RGB|R[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~27_combout\ = (\Inst_RGB|R[2]~26_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_RGB|R[2]~26_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\,
	datac => \Inst_RGB|R[2]~26_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_RGB|R[2]~27_combout\);

-- Location: M9K_X51_Y16_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y4_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y22_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y37_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X74_Y23_N0
\Inst_RGB|R[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~24_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_RGB|R[2]~24_combout\);

-- Location: LCCOMB_X74_Y23_N2
\Inst_RGB|R[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~25_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_RGB|R[2]~24_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\))) # (!\Inst_RGB|R[2]~24_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\)))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_RGB|R[2]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\,
	datad => \Inst_RGB|R[2]~24_combout\,
	combout => \Inst_RGB|R[2]~25_combout\);

-- Location: LCCOMB_X65_Y23_N16
\Inst_RGB|R[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~28_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_Address_Generator|val\(16) & ((\Inst_RGB|R[2]~25_combout\))) # (!\Inst_Address_Generator|val\(16) & (\Inst_RGB|R[2]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|R[2]~27_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_RGB|R[2]~25_combout\,
	combout => \Inst_RGB|R[2]~28_combout\);

-- Location: LCCOMB_X63_Y23_N4
\Inst_RGB|R[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~31_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|R[2]~28_combout\ & ((\Inst_RGB|R[2]~30_combout\))) # (!\Inst_RGB|R[2]~28_combout\ & (\Inst_RGB|R[2]~23_combout\)))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_RGB|R[2]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|R[2]~23_combout\,
	datab => \Inst_RGB|R[2]~30_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_RGB|R[2]~28_combout\,
	combout => \Inst_RGB|R[2]~31_combout\);

-- Location: LCCOMB_X39_Y69_N28
\Inst_RGB|R[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~32_combout\ = (\Inst_RGB|R[2]~31_combout\ & \Inst_VGA|activeArea~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|R[2]~31_combout\,
	datac => \Inst_VGA|activeArea~q\,
	combout => \Inst_RGB|R[2]~32_combout\);

-- Location: IOIBUF_X65_Y0_N22
\ov7670_data[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(7),
	o => \ov7670_data[7]~input_o\);

-- Location: LCCOMB_X95_Y4_N20
\Inst_ov7670_capture|latched_d[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[7]~feeder_combout\ = \ov7670_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[7]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[7]~feeder_combout\);

-- Location: FF_X95_Y4_N21
\Inst_ov7670_capture|latched_d[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(7));

-- Location: LCCOMB_X87_Y4_N24
\Inst_ov7670_capture|d_latch[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[7]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(7),
	combout => \Inst_ov7670_capture|d_latch[7]~feeder_combout\);

-- Location: FF_X87_Y4_N25
\Inst_ov7670_capture|d_latch[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[7]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(7));

-- Location: LCCOMB_X87_Y4_N10
\Inst_ov7670_capture|d_latch[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[15]~feeder_combout\ = \Inst_ov7670_capture|d_latch\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|d_latch\(7),
	combout => \Inst_ov7670_capture|d_latch[15]~feeder_combout\);

-- Location: FF_X87_Y4_N11
\Inst_ov7670_capture|d_latch[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[15]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(15));

-- Location: M9K_X78_Y44_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y41_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y10_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y26_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N16
\Inst_RGB|R[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~33_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_Address_Generator|val\(16))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) 
-- & ((\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\)) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\,
	combout => \Inst_RGB|R[3]~33_combout\);

-- Location: LCCOMB_X77_Y21_N30
\Inst_RGB|R[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~34_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|R[3]~33_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\)) # (!\Inst_RGB|R[3]~33_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_RGB|R[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_RGB|R[3]~33_combout\,
	combout => \Inst_RGB|R[3]~34_combout\);

-- Location: M9K_X78_Y7_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y30_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y24_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N8
\Inst_RGB|R[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~37_combout\ = (\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\)) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	combout => \Inst_RGB|R[3]~37_combout\);

-- Location: M9K_X78_Y27_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N2
\Inst_RGB|R[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~38_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|R[3]~37_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\))) # (!\Inst_RGB|R[3]~37_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)))) # (!\Inst_Address_Generator|val\(16) & (((\Inst_RGB|R[3]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	datac => \Inst_RGB|R[3]~37_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\,
	combout => \Inst_RGB|R[3]~38_combout\);

-- Location: M9K_X104_Y43_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y29_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N0
\Inst_RGB|R[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~35_combout\ = (\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\)) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	combout => \Inst_RGB|R[3]~35_combout\);

-- Location: M9K_X104_Y35_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y2_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N14
\Inst_RGB|R[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~36_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|R[3]~35_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\))) # (!\Inst_RGB|R[3]~35_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\)))) # (!\Inst_Address_Generator|val\(16) & (\Inst_RGB|R[3]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_RGB|R[3]~35_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\,
	combout => \Inst_RGB|R[3]~36_combout\);

-- Location: LCCOMB_X77_Y21_N8
\Inst_RGB|R[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~39_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_RGB|R[3]~36_combout\))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_RGB|R[3]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|R[3]~38_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_RGB|R[3]~36_combout\,
	combout => \Inst_RGB|R[3]~39_combout\);

-- Location: M9K_X78_Y29_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y14_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y1_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y13_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N6
\Inst_RGB|R[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~40_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_Address_Generator|val\(16) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\,
	combout => \Inst_RGB|R[3]~40_combout\);

-- Location: LCCOMB_X77_Y21_N0
\Inst_RGB|R[3]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~41_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|R[3]~40_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\)) # (!\Inst_RGB|R[3]~40_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_RGB|R[3]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\,
	datad => \Inst_RGB|R[3]~40_combout\,
	combout => \Inst_RGB|R[3]~41_combout\);

-- Location: LCCOMB_X77_Y21_N26
\Inst_RGB|R[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~42_combout\ = (\Inst_RGB|R[3]~39_combout\ & (((\Inst_RGB|R[3]~41_combout\) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_RGB|R[3]~39_combout\ & (\Inst_RGB|R[3]~34_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|R[3]~34_combout\,
	datab => \Inst_RGB|R[3]~39_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_RGB|R[3]~41_combout\,
	combout => \Inst_RGB|R[3]~42_combout\);

-- Location: LCCOMB_X49_Y29_N28
\Inst_RGB|R[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~43_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_RGB|R[3]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_RGB|R[3]~42_combout\,
	combout => \Inst_RGB|R[3]~43_combout\);

-- Location: M9K_X51_Y38_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y29_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y29_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y37_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y22_N20
\Inst_RGB|G[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~2_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\)))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\,
	combout => \Inst_RGB|G[0]~2_combout\);

-- Location: LCCOMB_X52_Y22_N18
\Inst_RGB|G[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~3_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_RGB|G[0]~2_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\))) # (!\Inst_RGB|G[0]~2_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\)))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_RGB|G[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\,
	datad => \Inst_RGB|G[0]~2_combout\,
	combout => \Inst_RGB|G[0]~3_combout\);

-- Location: M9K_X64_Y38_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y6_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y18_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y22_N0
\Inst_RGB|G[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~4_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	combout => \Inst_RGB|G[0]~4_combout\);

-- Location: M9K_X64_Y2_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y22_N22
\Inst_RGB|G[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~5_combout\ = (\Inst_RGB|G[0]~4_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_RGB|G[0]~4_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datab => \Inst_RGB|G[0]~4_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\,
	combout => \Inst_RGB|G[0]~5_combout\);

-- Location: LCCOMB_X52_Y22_N12
\Inst_RGB|G[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~6_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|G[0]~3_combout\) # ((\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_RGB|G[0]~5_combout\ & !\Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_RGB|G[0]~3_combout\,
	datac => \Inst_RGB|G[0]~5_combout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_RGB|G[0]~6_combout\);

-- Location: M9K_X37_Y14_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y33_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y22_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y18_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y22_N2
\Inst_RGB|G[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~7_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\,
	combout => \Inst_RGB|G[0]~7_combout\);

-- Location: LCCOMB_X52_Y22_N8
\Inst_RGB|G[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~8_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_RGB|G[0]~7_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\)) # (!\Inst_RGB|G[0]~7_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_RGB|G[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\,
	datad => \Inst_RGB|G[0]~7_combout\,
	combout => \Inst_RGB|G[0]~8_combout\);

-- Location: M9K_X51_Y2_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y11_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y15_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y22_N24
\Inst_RGB|G[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~0_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	combout => \Inst_RGB|G[0]~0_combout\);

-- Location: M9K_X64_Y35_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y22_N10
\Inst_RGB|G[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~1_combout\ = (\Inst_RGB|G[0]~0_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_RGB|G[0]~0_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\,
	datab => \Inst_RGB|G[0]~0_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	combout => \Inst_RGB|G[0]~1_combout\);

-- Location: LCCOMB_X52_Y22_N14
\Inst_RGB|G[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~9_combout\ = (\Inst_RGB|G[0]~6_combout\ & (((\Inst_RGB|G[0]~8_combout\)) # (!\Inst_Address_Generator|val\(16)))) # (!\Inst_RGB|G[0]~6_combout\ & (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|G[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|G[0]~6_combout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_RGB|G[0]~8_combout\,
	datad => \Inst_RGB|G[0]~1_combout\,
	combout => \Inst_RGB|G[0]~9_combout\);

-- Location: LCCOMB_X45_Y69_N14
\Inst_RGB|G[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~10_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_RGB|G[0]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_RGB|G[0]~9_combout\,
	combout => \Inst_RGB|G[0]~10_combout\);

-- Location: IOIBUF_X107_Y0_N1
\ov7670_data[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(0),
	o => \ov7670_data[0]~input_o\);

-- Location: FF_X95_Y4_N31
\Inst_ov7670_capture|latched_d[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	asdata => \ov7670_data[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(0));

-- Location: LCCOMB_X87_Y4_N14
\Inst_ov7670_capture|d_latch[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[0]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(0),
	combout => \Inst_ov7670_capture|d_latch[0]~feeder_combout\);

-- Location: FF_X87_Y4_N15
\Inst_ov7670_capture|d_latch[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[0]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(0));

-- Location: FF_X87_Y4_N7
\Inst_ov7670_capture|d_latch[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	asdata => \Inst_ov7670_capture|d_latch\(0),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(8));

-- Location: M9K_X104_Y32_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N28
\Inst_RGB|G[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~11_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_Address_Generator|val\(16))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) 
-- & ((\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	combout => \Inst_RGB|G[1]~11_combout\);

-- Location: M9K_X104_Y33_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y2_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N18
\Inst_RGB|G[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~12_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|G[1]~11_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\))) # (!\Inst_RGB|G[1]~11_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\)))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|G[1]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_RGB|G[1]~11_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\,
	combout => \Inst_RGB|G[1]~12_combout\);

-- Location: M9K_X78_Y34_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y18_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N24
\Inst_RGB|G[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~13_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_Address_Generator|val\(16)) # 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\)))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	combout => \Inst_RGB|G[1]~13_combout\);

-- Location: M9K_X78_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N22
\Inst_RGB|G[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~14_combout\ = (\Inst_RGB|G[1]~13_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\) # ((!\Inst_Address_Generator|val\(16))))) # (!\Inst_RGB|G[1]~13_combout\ & 
-- (((\Inst_Address_Generator|val\(16) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\,
	datab => \Inst_RGB|G[1]~13_combout\,
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	combout => \Inst_RGB|G[1]~14_combout\);

-- Location: M9K_X104_Y18_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y25_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y4_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N20
\Inst_RGB|G[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~15_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_Address_Generator|val\(16))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) 
-- & ((\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))) # (!\Inst_Address_Generator|val\(16) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	combout => \Inst_RGB|G[1]~15_combout\);

-- Location: M9K_X104_Y19_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N10
\Inst_RGB|G[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~16_combout\ = (\Inst_RGB|G[1]~15_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_RGB|G[1]~15_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\,
	datab => \Inst_RGB|G[1]~15_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\,
	combout => \Inst_RGB|G[1]~16_combout\);

-- Location: LCCOMB_X77_Y21_N4
\Inst_RGB|G[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~17_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_RGB|G[1]~14_combout\)) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_RGB|G[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_RGB|G[1]~14_combout\,
	datad => \Inst_RGB|G[1]~16_combout\,
	combout => \Inst_RGB|G[1]~17_combout\);

-- Location: M9K_X104_Y7_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y15_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y10_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N2
\Inst_RGB|G[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~18_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_Address_Generator|val\(16)) # 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\,
	combout => \Inst_RGB|G[1]~18_combout\);

-- Location: M9K_X104_Y14_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y21_N12
\Inst_RGB|G[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~19_combout\ = (\Inst_RGB|G[1]~18_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\) # ((!\Inst_Address_Generator|val\(16))))) # (!\Inst_RGB|G[1]~18_combout\ & 
-- (((\Inst_Address_Generator|val\(16) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\,
	datab => \Inst_RGB|G[1]~18_combout\,
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\,
	combout => \Inst_RGB|G[1]~19_combout\);

-- Location: LCCOMB_X77_Y21_N14
\Inst_RGB|G[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~20_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_RGB|G[1]~17_combout\ & ((\Inst_RGB|G[1]~19_combout\))) # (!\Inst_RGB|G[1]~17_combout\ & (\Inst_RGB|G[1]~12_combout\)))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_RGB|G[1]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_RGB|G[1]~12_combout\,
	datac => \Inst_RGB|G[1]~17_combout\,
	datad => \Inst_RGB|G[1]~19_combout\,
	combout => \Inst_RGB|G[1]~20_combout\);

-- Location: LCCOMB_X45_Y69_N12
\Inst_RGB|G[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~21_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_RGB|G[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_RGB|G[1]~20_combout\,
	combout => \Inst_RGB|G[1]~21_combout\);

-- Location: IOIBUF_X60_Y0_N22
\ov7670_data[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(1),
	o => \ov7670_data[1]~input_o\);

-- Location: LCCOMB_X95_Y4_N22
\Inst_ov7670_capture|latched_d[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[1]~feeder_combout\ = \ov7670_data[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[1]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[1]~feeder_combout\);

-- Location: FF_X95_Y4_N23
\Inst_ov7670_capture|latched_d[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(1));

-- Location: LCCOMB_X87_Y4_N8
\Inst_ov7670_capture|d_latch[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[1]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(1),
	combout => \Inst_ov7670_capture|d_latch[1]~feeder_combout\);

-- Location: FF_X87_Y4_N9
\Inst_ov7670_capture|d_latch[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[1]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(1));

-- Location: FF_X87_Y4_N21
\Inst_ov7670_capture|d_latch[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	asdata => \Inst_ov7670_capture|d_latch\(1),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(9));

-- Location: M9K_X78_Y6_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y38_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y22_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y22_N20
\Inst_RGB|G[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~29_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\)) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\,
	combout => \Inst_RGB|G[2]~29_combout\);

-- Location: M9K_X78_Y28_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N10
\Inst_RGB|G[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~30_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_RGB|G[2]~29_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\)) # (!\Inst_RGB|G[2]~29_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_RGB|G[2]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_RGB|G[2]~29_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\,
	combout => \Inst_RGB|G[2]~30_combout\);

-- Location: M9K_X78_Y13_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y9_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N20
\Inst_RGB|G[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~26_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_RGB|G[2]~26_combout\);

-- Location: M9K_X78_Y5_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y12_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N22
\Inst_RGB|G[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~27_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_RGB|G[2]~26_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\))) # (!\Inst_RGB|G[2]~26_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\)))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_RGB|G[2]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_RGB|G[2]~26_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\,
	combout => \Inst_RGB|G[2]~27_combout\);

-- Location: M9K_X78_Y17_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y8_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y35_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N28
\Inst_RGB|G[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~24_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	combout => \Inst_RGB|G[2]~24_combout\);

-- Location: M9K_X104_Y3_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N2
\Inst_RGB|G[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~25_combout\ = (\Inst_RGB|G[2]~24_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_RGB|G[2]~24_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	datab => \Inst_RGB|G[2]~24_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\,
	combout => \Inst_RGB|G[2]~25_combout\);

-- Location: LCCOMB_X77_Y20_N24
\Inst_RGB|G[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~28_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_Address_Generator|val\(16))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) 
-- & ((\Inst_Address_Generator|val\(16) & ((\Inst_RGB|G[2]~25_combout\))) # (!\Inst_Address_Generator|val\(16) & (\Inst_RGB|G[2]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_RGB|G[2]~27_combout\,
	datad => \Inst_RGB|G[2]~25_combout\,
	combout => \Inst_RGB|G[2]~28_combout\);

-- Location: M9K_X78_Y40_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y25_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y22_N0
\Inst_RGB|G[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~22_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_RGB|G[2]~22_combout\);

-- Location: M9K_X104_Y40_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y6_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y22_N18
\Inst_RGB|G[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~23_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_RGB|G[2]~22_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\))) # (!\Inst_RGB|G[2]~22_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\)))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_RGB|G[2]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_RGB|G[2]~22_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\,
	combout => \Inst_RGB|G[2]~23_combout\);

-- Location: LCCOMB_X77_Y20_N8
\Inst_RGB|G[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~31_combout\ = (\Inst_RGB|G[2]~28_combout\ & ((\Inst_RGB|G[2]~30_combout\) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_RGB|G[2]~28_combout\ & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & \Inst_RGB|G[2]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|G[2]~30_combout\,
	datab => \Inst_RGB|G[2]~28_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_RGB|G[2]~23_combout\,
	combout => \Inst_RGB|G[2]~31_combout\);

-- Location: LCCOMB_X39_Y69_N22
\Inst_RGB|G[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~32_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_RGB|G[2]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_RGB|G[2]~31_combout\,
	combout => \Inst_RGB|G[2]~32_combout\);

-- Location: IOIBUF_X109_Y0_N8
\ov7670_data[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(2),
	o => \ov7670_data[2]~input_o\);

-- Location: LCCOMB_X95_Y4_N8
\Inst_ov7670_capture|latched_d[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[2]~feeder_combout\ = \ov7670_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[2]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[2]~feeder_combout\);

-- Location: FF_X95_Y4_N9
\Inst_ov7670_capture|latched_d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(2));

-- Location: LCCOMB_X87_Y4_N22
\Inst_ov7670_capture|d_latch[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[2]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|latched_d\(2),
	combout => \Inst_ov7670_capture|d_latch[2]~feeder_combout\);

-- Location: FF_X87_Y4_N23
\Inst_ov7670_capture|d_latch[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[2]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(2));

-- Location: FF_X87_Y4_N19
\Inst_ov7670_capture|d_latch[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	asdata => \Inst_ov7670_capture|d_latch\(2),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(10));

-- Location: M9K_X64_Y16_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y12_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y11_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y8_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X72_Y20_N28
\Inst_RGB|G[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~40_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_Address_Generator|val\(16))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) 
-- & ((\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\)) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\,
	combout => \Inst_RGB|G[3]~40_combout\);

-- Location: LCCOMB_X72_Y20_N10
\Inst_RGB|G[3]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~41_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|G[3]~40_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\)) # (!\Inst_RGB|G[3]~40_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_RGB|G[3]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\,
	datad => \Inst_RGB|G[3]~40_combout\,
	combout => \Inst_RGB|G[3]~41_combout\);

-- Location: M9K_X64_Y40_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y42_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y15_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X72_Y20_N0
\Inst_RGB|G[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~33_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_Address_Generator|val\(16))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) 
-- & ((\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	combout => \Inst_RGB|G[3]~33_combout\);

-- Location: LCCOMB_X72_Y20_N18
\Inst_RGB|G[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~34_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|G[3]~33_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\)) # (!\Inst_RGB|G[3]~33_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_RGB|G[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\,
	datad => \Inst_RGB|G[3]~33_combout\,
	combout => \Inst_RGB|G[3]~34_combout\);

-- Location: M9K_X104_Y20_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y15_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y20_N26
\Inst_RGB|G[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~37_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_Address_Generator|val\(16)) # 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\)))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	combout => \Inst_RGB|G[3]~37_combout\);

-- Location: M9K_X104_Y27_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y6_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X72_Y20_N20
\Inst_RGB|G[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~38_combout\ = (\Inst_RGB|G[3]~37_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\) # ((!\Inst_Address_Generator|val\(16))))) # (!\Inst_RGB|G[3]~37_combout\ & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & \Inst_Address_Generator|val\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|G[3]~37_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datad => \Inst_Address_Generator|val\(16),
	combout => \Inst_RGB|G[3]~38_combout\);

-- Location: M9K_X104_Y5_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y39_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y42_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y38_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X76_Y22_N0
\Inst_RGB|G[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~35_combout\ = (\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\)) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_RGB|G[3]~35_combout\);

-- Location: LCCOMB_X76_Y22_N10
\Inst_RGB|G[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~36_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|G[3]~35_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\)) # (!\Inst_RGB|G[3]~35_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\))))) # (!\Inst_Address_Generator|val\(16) & (((\Inst_RGB|G[3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	datad => \Inst_RGB|G[3]~35_combout\,
	combout => \Inst_RGB|G[3]~36_combout\);

-- Location: LCCOMB_X72_Y20_N2
\Inst_RGB|G[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~39_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_RGB|G[3]~36_combout\))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_RGB|G[3]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datab => \Inst_RGB|G[3]~38_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_RGB|G[3]~36_combout\,
	combout => \Inst_RGB|G[3]~39_combout\);

-- Location: LCCOMB_X72_Y20_N12
\Inst_RGB|G[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~42_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_RGB|G[3]~39_combout\ & (\Inst_RGB|G[3]~41_combout\)) # (!\Inst_RGB|G[3]~39_combout\ & ((\Inst_RGB|G[3]~34_combout\))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_RGB|G[3]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|G[3]~41_combout\,
	datab => \Inst_RGB|G[3]~34_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_RGB|G[3]~39_combout\,
	combout => \Inst_RGB|G[3]~42_combout\);

-- Location: LCCOMB_X39_Y69_N20
\Inst_RGB|G[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~43_combout\ = (\Inst_RGB|G[3]~42_combout\ & \Inst_VGA|activeArea~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|G[3]~42_combout\,
	datac => \Inst_VGA|activeArea~q\,
	combout => \Inst_RGB|G[3]~43_combout\);

-- Location: M9K_X37_Y26_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y23_N12
\Inst_RGB|B[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~7_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_RGB|B[0]~7_combout\);

-- Location: M9K_X78_Y43_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y24_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y23_N10
\Inst_RGB|B[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~8_combout\ = (\Inst_RGB|B[0]~7_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (!\Inst_RGB|B[0]~7_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|B[0]~7_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\,
	combout => \Inst_RGB|B[0]~8_combout\);

-- Location: M9K_X64_Y42_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y28_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y43_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N2
\Inst_RGB|B[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~2_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\)))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\,
	combout => \Inst_RGB|B[0]~2_combout\);

-- Location: M9K_X64_Y7_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N24
\Inst_RGB|B[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~3_combout\ = (\Inst_RGB|B[0]~2_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_RGB|B[0]~2_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\,
	datab => \Inst_RGB|B[0]~2_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\,
	combout => \Inst_RGB|B[0]~3_combout\);

-- Location: M9K_X64_Y13_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y25_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y23_N30
\Inst_RGB|B[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~4_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	combout => \Inst_RGB|B[0]~4_combout\);

-- Location: M9K_X78_Y16_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y23_N28
\Inst_RGB|B[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~5_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_RGB|B[0]~4_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\))) # (!\Inst_RGB|B[0]~4_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_RGB|B[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_RGB|B[0]~4_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\,
	combout => \Inst_RGB|B[0]~5_combout\);

-- Location: LCCOMB_X65_Y23_N18
\Inst_RGB|B[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~6_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|B[0]~3_combout\) # ((\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((!\Inst_Address_Generator|val\(16) & \Inst_RGB|B[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|B[0]~3_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_RGB|B[0]~5_combout\,
	combout => \Inst_RGB|B[0]~6_combout\);

-- Location: M9K_X78_Y39_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y5_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y15_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y11_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y23_N2
\Inst_RGB|B[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~0_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\)) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_RGB|B[0]~0_combout\);

-- Location: LCCOMB_X65_Y23_N0
\Inst_RGB|B[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~1_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_RGB|B[0]~0_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\))) # (!\Inst_RGB|B[0]~0_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_RGB|B[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_RGB|B[0]~0_combout\,
	combout => \Inst_RGB|B[0]~1_combout\);

-- Location: LCCOMB_X65_Y23_N20
\Inst_RGB|B[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~9_combout\ = (\Inst_RGB|B[0]~6_combout\ & ((\Inst_RGB|B[0]~8_combout\) # ((!\Inst_Address_Generator|val\(16))))) # (!\Inst_RGB|B[0]~6_combout\ & (((\Inst_Address_Generator|val\(16) & \Inst_RGB|B[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|B[0]~8_combout\,
	datab => \Inst_RGB|B[0]~6_combout\,
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_RGB|B[0]~1_combout\,
	combout => \Inst_RGB|B[0]~9_combout\);

-- Location: LCCOMB_X52_Y23_N24
\Inst_RGB|B[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~10_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_RGB|B[0]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_RGB|B[0]~9_combout\,
	combout => \Inst_RGB|B[0]~10_combout\);

-- Location: M9K_X64_Y32_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y17_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y20_N0
\Inst_RGB|B[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~11_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_Address_Generator|val\(16))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) 
-- & ((\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\)) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	combout => \Inst_RGB|B[1]~11_combout\);

-- Location: M9K_X51_Y30_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y3_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y23_N10
\Inst_RGB|B[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~12_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|B[1]~11_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\))) # (!\Inst_RGB|B[1]~11_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\)))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|B[1]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_RGB|B[1]~11_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\,
	combout => \Inst_RGB|B[1]~12_combout\);

-- Location: M9K_X51_Y27_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y22_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y23_N22
\Inst_RGB|B[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~18_combout\ = (\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\)) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_RGB|B[1]~18_combout\);

-- Location: M9K_X37_Y17_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y7_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y23_N20
\Inst_RGB|B[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~19_combout\ = (\Inst_RGB|B[1]~18_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\) # ((!\Inst_Address_Generator|val\(16))))) # (!\Inst_RGB|B[1]~18_combout\ & 
-- (((\Inst_Address_Generator|val\(16) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|B[1]~18_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\,
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\,
	combout => \Inst_RGB|B[1]~19_combout\);

-- Location: M9K_X51_Y31_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y32_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y23_N0
\Inst_RGB|B[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~13_combout\ = (\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\,
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_RGB|B[1]~13_combout\);

-- Location: LCCOMB_X52_Y23_N6
\Inst_RGB|B[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~14_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|B[1]~13_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\)) # (!\Inst_RGB|B[1]~13_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\))))) # (!\Inst_Address_Generator|val\(16) & (((\Inst_RGB|B[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_RGB|B[1]~13_combout\,
	combout => \Inst_RGB|B[1]~14_combout\);

-- Location: M9K_X51_Y19_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y19_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y8_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y10_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y23_N12
\Inst_RGB|B[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~15_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_Address_Generator|val\(16))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) 
-- & ((\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\))) # (!\Inst_Address_Generator|val\(16) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	combout => \Inst_RGB|B[1]~15_combout\);

-- Location: LCCOMB_X52_Y23_N2
\Inst_RGB|B[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~16_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|B[1]~15_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\)) # (!\Inst_RGB|B[1]~15_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_RGB|B[1]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\,
	datad => \Inst_RGB|B[1]~15_combout\,
	combout => \Inst_RGB|B[1]~16_combout\);

-- Location: LCCOMB_X52_Y23_N8
\Inst_RGB|B[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~17_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_RGB|B[1]~14_combout\) # ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_RGB|B[1]~16_combout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|B[1]~14_combout\,
	datab => \Inst_RGB|B[1]~16_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_RGB|B[1]~17_combout\);

-- Location: LCCOMB_X52_Y23_N26
\Inst_RGB|B[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~20_combout\ = (\Inst_RGB|B[1]~17_combout\ & (((\Inst_RGB|B[1]~19_combout\) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_RGB|B[1]~17_combout\ & (\Inst_RGB|B[1]~12_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|B[1]~12_combout\,
	datab => \Inst_RGB|B[1]~19_combout\,
	datac => \Inst_RGB|B[1]~17_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_RGB|B[1]~20_combout\);

-- Location: LCCOMB_X52_Y23_N16
\Inst_RGB|B[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~21_combout\ = (\Inst_RGB|B[1]~20_combout\ & \Inst_VGA|activeArea~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|B[1]~20_combout\,
	datac => \Inst_VGA|activeArea~q\,
	combout => \Inst_RGB|B[1]~21_combout\);

-- Location: IOIBUF_X96_Y0_N22
\ov7670_data[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(3),
	o => \ov7670_data[3]~input_o\);

-- Location: LCCOMB_X95_Y4_N10
\Inst_ov7670_capture|latched_d[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[3]~feeder_combout\ = \ov7670_data[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ov7670_data[3]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[3]~feeder_combout\);

-- Location: FF_X95_Y4_N11
\Inst_ov7670_capture|latched_d[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|latched_d[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(3));

-- Location: LCCOMB_X87_Y4_N0
\Inst_ov7670_capture|d_latch[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[3]~feeder_combout\ = \Inst_ov7670_capture|latched_d\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|latched_d\(3),
	combout => \Inst_ov7670_capture|d_latch[3]~feeder_combout\);

-- Location: FF_X87_Y4_N1
\Inst_ov7670_capture|d_latch[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~input_o\,
	d => \Inst_ov7670_capture|d_latch[3]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(3));

-- Location: M9K_X37_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y24_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y23_N30
\Inst_RGB|B[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~29_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_RGB|B[2]~29_combout\);

-- Location: M9K_X37_Y27_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y23_N28
\Inst_RGB|B[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~30_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_RGB|B[2]~29_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\))) # (!\Inst_RGB|B[2]~29_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\)))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_RGB|B[2]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datac => \Inst_RGB|B[2]~29_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\,
	combout => \Inst_RGB|B[2]~30_combout\);

-- Location: M9K_X78_Y23_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y23_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N30
\Inst_RGB|B[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~26_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	combout => \Inst_RGB|B[2]~26_combout\);

-- Location: M9K_X64_Y4_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y27_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N12
\Inst_RGB|B[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~27_combout\ = (\Inst_RGB|B[2]~26_combout\ & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_RGB|B[2]~26_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|B[2]~26_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	combout => \Inst_RGB|B[2]~27_combout\);

-- Location: M9K_X64_Y18_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y23_N22
\Inst_RGB|B[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~24_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_RGB|B[2]~24_combout\);

-- Location: M9K_X51_Y24_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y12_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y23_N24
\Inst_RGB|B[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~25_combout\ = (\Inst_RGB|B[2]~24_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\)) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (!\Inst_RGB|B[2]~24_combout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|B[2]~24_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\,
	combout => \Inst_RGB|B[2]~25_combout\);

-- Location: LCCOMB_X63_Y23_N14
\Inst_RGB|B[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~28_combout\ = (\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_RGB|B[2]~25_combout\)))) # (!\Inst_Address_Generator|val\(16) & 
-- (\Inst_RGB|B[2]~27_combout\ & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|B[2]~27_combout\,
	datab => \Inst_Address_Generator|val\(16),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_RGB|B[2]~25_combout\,
	combout => \Inst_RGB|B[2]~28_combout\);

-- Location: M9K_X64_Y31_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y23_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y34_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y28_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y23_N22
\Inst_RGB|B[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~22_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_RGB|B[2]~22_combout\);

-- Location: LCCOMB_X63_Y23_N0
\Inst_RGB|B[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~23_combout\ = (\Inst_RGB|B[2]~22_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (!\Inst_RGB|B[2]~22_combout\ & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\,
	datac => \Inst_RGB|B[2]~22_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	combout => \Inst_RGB|B[2]~23_combout\);

-- Location: LCCOMB_X63_Y23_N20
\Inst_RGB|B[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~31_combout\ = (\Inst_RGB|B[2]~28_combout\ & ((\Inst_RGB|B[2]~30_combout\) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_RGB|B[2]~28_combout\ & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & \Inst_RGB|B[2]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|B[2]~30_combout\,
	datab => \Inst_RGB|B[2]~28_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datad => \Inst_RGB|B[2]~23_combout\,
	combout => \Inst_RGB|B[2]~31_combout\);

-- Location: LCCOMB_X55_Y32_N6
\Inst_RGB|B[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~32_combout\ = (\Inst_VGA|activeArea~q\ & \Inst_RGB|B[2]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|activeArea~q\,
	datad => \Inst_RGB|B[2]~31_combout\,
	combout => \Inst_RGB|B[2]~32_combout\);

-- Location: M9K_X51_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y8_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y21_N22
\Inst_RGB|B[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~37_combout\ = (\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\)) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_RGB|B[3]~37_combout\);

-- Location: M9K_X37_Y25_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y21_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y21_N24
\Inst_RGB|B[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~38_combout\ = (\Inst_RGB|B[3]~37_combout\ & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\) # (!\Inst_Address_Generator|val\(16))))) # (!\Inst_RGB|B[3]~37_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & (\Inst_Address_Generator|val\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|B[3]~37_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\,
	combout => \Inst_RGB|B[3]~38_combout\);

-- Location: M9K_X104_Y41_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y37_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N24
\Inst_RGB|B[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~35_combout\ = (\Inst_Address_Generator|val\(16) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_Address_Generator|val\(16) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\)) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_RGB|B[3]~35_combout\);

-- Location: M9K_X104_Y34_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y3_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y23_N26
\Inst_RGB|B[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~36_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|B[3]~35_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\))) # (!\Inst_RGB|B[3]~35_combout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\)))) # (!\Inst_Address_Generator|val\(16) & (\Inst_RGB|B[3]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_RGB|B[3]~35_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\,
	combout => \Inst_RGB|B[3]~36_combout\);

-- Location: LCCOMB_X52_Y21_N10
\Inst_RGB|B[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~39_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_RGB|B[3]~36_combout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_RGB|B[3]~38_combout\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0),
	datab => \Inst_RGB|B[3]~38_combout\,
	datac => \Inst_RGB|B[3]~36_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_RGB|B[3]~39_combout\);

-- Location: M9K_X64_Y41_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y17_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y10_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y21_N18
\Inst_RGB|B[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~33_combout\ = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_Address_Generator|val\(16))))) # 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))) # 
-- (!\Inst_Address_Generator|val\(16) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_Address_Generator|val\(16),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	combout => \Inst_RGB|B[3]~33_combout\);

-- Location: M9K_X51_Y40_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y21_N16
\Inst_RGB|B[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~34_combout\ = (\Inst_RGB|B[3]~33_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_RGB|B[3]~33_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\,
	datab => \Inst_RGB|B[3]~33_combout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_RGB|B[3]~34_combout\);

-- Location: M9K_X51_Y7_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y14_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M9K_X104_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y13_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_iip3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~input_o\,
	clk1 => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y21_N4
\Inst_RGB|B[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~40_combout\ = (\Inst_Address_Generator|val\(16) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\)))) # (!\Inst_Address_Generator|val\(16) & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|val\(16),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\,
	combout => \Inst_RGB|B[3]~40_combout\);

-- Location: LCCOMB_X52_Y21_N14
\Inst_RGB|B[3]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~41_combout\ = (\Inst_RGB|B[3]~40_combout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\) # 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (!\Inst_RGB|B[3]~40_combout\ & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\,
	datac => \Inst_RGB|B[3]~40_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2),
	combout => \Inst_RGB|B[3]~41_combout\);

-- Location: LCCOMB_X52_Y21_N20
\Inst_RGB|B[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~42_combout\ = (\Inst_RGB|B[3]~39_combout\ & (((\Inst_RGB|B[3]~41_combout\) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (!\Inst_RGB|B[3]~39_combout\ & (\Inst_RGB|B[3]~34_combout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|B[3]~39_combout\,
	datab => \Inst_RGB|B[3]~34_combout\,
	datac => \Inst_RGB|B[3]~41_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1),
	combout => \Inst_RGB|B[3]~42_combout\);

-- Location: LCCOMB_X52_Y23_N18
\Inst_RGB|B[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~43_combout\ = (\Inst_RGB|B[3]~42_combout\ & \Inst_VGA|activeArea~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|B[3]~42_combout\,
	datac => \Inst_VGA|activeArea~q\,
	combout => \Inst_RGB|B[3]~43_combout\);

-- Location: LCCOMB_X39_Y69_N14
\Inst_VGA|Nblank~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Nblank~0_combout\ = (\Inst_VGA|Vcnt\(9) & (((!\Inst_VGA|Hcnt\(8) & !\Inst_VGA|Hcnt\(7))) # (!\Inst_VGA|Hcnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|Hcnt\(9),
	datab => \Inst_VGA|Hcnt\(8),
	datac => \Inst_VGA|Vcnt\(9),
	datad => \Inst_VGA|Hcnt\(7),
	combout => \Inst_VGA|Nblank~0_combout\);

-- Location: LCCOMB_X39_Y69_N0
\Inst_VGA|Nblank~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_VGA|Nblank~1_combout\ = (\Inst_VGA|Nblank~0_combout\ & ((!\Inst_VGA|Vcnt\(8)) # (!\Inst_VGA|process_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|process_2~0_combout\,
	datac => \Inst_VGA|Nblank~0_combout\,
	datad => \Inst_VGA|Vcnt\(8),
	combout => \Inst_VGA|Nblank~1_combout\);

-- Location: LCCOMB_X65_Y1_N28
\Inst_ov7670_controller|sys_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|sys_clk~0_combout\ = !\Inst_ov7670_controller|sys_clk~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|sys_clk~q\,
	combout => \Inst_ov7670_controller|sys_clk~0_combout\);

-- Location: FF_X65_Y1_N29
\Inst_ov7670_controller|sys_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|sys_clk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|sys_clk~q\);

-- Location: LCCOMB_X102_Y62_N20
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1)) # ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0)) # ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\);

-- Location: LCCOMB_X102_Y62_N10
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1)) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\);

-- Location: LCCOMB_X102_Y62_N14
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) $ 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\);

-- Location: LCCOMB_X102_Y62_N0
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & (((!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2))) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ((\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\) # ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\);

-- Location: LCCOMB_X103_Y61_N16
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~4_combout\ = (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(6)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))))) # (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))) # 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~4_combout\);

-- Location: LCCOMB_X103_Y61_N4
\Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout\ = \Inst_ov7670_controller|Inst_i2c_sender|Mux2~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~4_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout\);

-- Location: FF_X103_Y61_N5
\Inst_ov7670_controller|Inst_i2c_sender|sioc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout\,
	asdata => VCC,
	sload => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\);

-- Location: IOIBUF_X85_Y0_N1
\ov7670_siod~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_siod,
	o => \ov7670_siod~input_o\);
END structure;


