# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: MANISHA SELVAKUMARI S S
RegisterNumber: 23012275 
*/

Code:
![Screenshot (55)](https://github.com/MANISHA21SS/Experiment--02-Implementation-of-combinational-logic-/assets/147474298/fa57d585-bc2a-45ee-b9bb-bf67a018e626)

## Output:
![WhatsApp Image 2023-11-28 at 10 12 28 PM (1)](https://github.com/MANISHA21SS/Experiment--02-Implementation-of-combinational-logic-/assets/147474298/ce1a3360-fec9-48c4-a006-ad7fcdc130be)
## RTL
![Screenshot (54)](https://github.com/MANISHA21SS/Experiment--02-Implementation-of-combinational-logic-/assets/147474298/eb5f6fc4-6aa4-4bc5-89d1-70dfb9764389)
## Timing Diagram
![Screenshot (52)](https://github.com/MANISHA21SS/Experiment--02-Implementation-of-combinational-logic-/assets/147474298/717d4754-cb64-433a-8f7c-92743ec04147)
Truth Table
![Screenshot (53)](https://github.com/MANISHA21SS/Experiment--02-Implementation-of-combinational-logic-/assets/147474298/2e247ffa-85e1-4f68-9128-c0f8ea7e4086)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
