$date
	Sun Oct 23 07:29:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#81263
b100 !
1"
#81266
b100 &
b100 %
1$
#81267
0"
#81270
b10 &
b10 %
#81274
b1 &
b1 %
1#
#81278
b0 &
0#
b0 %
0$
#1075997
b11110 !
1"
#1075998
b11110 &
b11110 %
1$
#1075999
0"
#1076002
b1111 &
b1111 %
#1076006
b101110 &
b101110 %
#1076010
b10111 &
b10111 %
#1076014
b1000110 &
b1000110 %
#1076018
b100011 &
b100011 %
#1076022
b1101010 &
b1101010 %
#1076026
b110101 &
b110101 %
#1076030
b10100000 &
b10100000 %
#1076034
b1010000 &
b1010000 %
#1076038
b101000 &
b101000 %
#1076042
b10100 &
b10100 %
#1076046
b1010 &
b1010 %
#1076050
b101 &
b101 %
#1076054
b10000 &
b10000 %
#1076058
b1000 &
b1000 %
#1076062
b100 &
b100 %
#1076066
b10 &
b10 %
#1076070
b1 &
1#
b1 %
#1076074
b0 &
b0 %
0#
0$
#2116087
b1000 !
1"
#2116090
b1000 &
b1000 %
1$
#2116091
0"
#2116094
b100 &
b100 %
#2116098
b10 &
b10 %
#2116102
b1 &
1#
b1 %
#2116106
b0 &
b0 %
0#
0$
#4500012
