{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524834652895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524834652899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 16:10:52 2018 " "Processing started: Fri Apr 27 16:10:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524834652899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524834652899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off universal_shift_register -c universal_shift_register " "Command: quartus_map --read_settings_files=on --write_settings_files=off universal_shift_register -c universal_shift_register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524834652899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524834653388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524834653388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourtoone_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file fourtoone_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourtoone_mux " "Found entity 1: fourtoone_mux" {  } { { "fourtoone_mux.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/fourtoone_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524834663698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524834663698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524834663702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524834663702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "universal_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file universal_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 universal_shift_register " "Found entity 1: universal_shift_register" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524834663705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524834663705 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "universal_shift_register.v(9) " "Verilog HDL Instantiation warning at universal_shift_register.v(9): instance has no name" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524834663706 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "universal_shift_register.v(10) " "Verilog HDL Instantiation warning at universal_shift_register.v(10): instance has no name" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524834663706 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "universal_shift_register.v(11) " "Verilog HDL Instantiation warning at universal_shift_register.v(11): instance has no name" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524834663706 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "universal_shift_register.v(12) " "Verilog HDL Instantiation warning at universal_shift_register.v(12): instance has no name" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524834663706 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "universal_shift_register.v(14) " "Verilog HDL Instantiation warning at universal_shift_register.v(14): instance has no name" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524834663706 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "universal_shift_register.v(15) " "Verilog HDL Instantiation warning at universal_shift_register.v(15): instance has no name" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524834663706 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "universal_shift_register.v(16) " "Verilog HDL Instantiation warning at universal_shift_register.v(16): instance has no name" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524834663706 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "universal_shift_register.v(17) " "Verilog HDL Instantiation warning at universal_shift_register.v(17): instance has no name" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524834663706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "universal_shift_register " "Elaborating entity \"universal_shift_register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524834663735 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "parallel_out universal_shift_register.v(5) " "Output port \"parallel_out\" at universal_shift_register.v(5) has no driver" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524834663736 "|universal_shift_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourtoone_mux fourtoone_mux:comb_3 " "Elaborating entity \"fourtoone_mux\" for hierarchy \"fourtoone_mux:comb_3\"" {  } { { "universal_shift_register.v" "comb_3" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524834663758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:comb_7 " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:comb_7\"" {  } { { "universal_shift_register.v" "comb_7" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524834663779 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "parallel_out\[0\] GND " "Pin \"parallel_out\[0\]\" is stuck at GND" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524834664178 "|universal_shift_register|parallel_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "parallel_out\[1\] GND " "Pin \"parallel_out\[1\]\" is stuck at GND" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524834664178 "|universal_shift_register|parallel_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "parallel_out\[2\] GND " "Pin \"parallel_out\[2\]\" is stuck at GND" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524834664178 "|universal_shift_register|parallel_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "parallel_out\[3\] GND " "Pin \"parallel_out\[3\]\" is stuck at GND" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524834664178 "|universal_shift_register|parallel_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524834664178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524834664334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524834664334 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "parallel_in\[0\] " "No output dependent on input pin \"parallel_in\[0\]\"" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524834664392 "|universal_shift_register|parallel_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "parallel_in\[1\] " "No output dependent on input pin \"parallel_in\[1\]\"" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524834664392 "|universal_shift_register|parallel_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "parallel_in\[2\] " "No output dependent on input pin \"parallel_in\[2\]\"" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524834664392 "|universal_shift_register|parallel_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "parallel_in\[3\] " "No output dependent on input pin \"parallel_in\[3\]\"" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524834664392 "|universal_shift_register|parallel_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524834664392 "|universal_shift_register|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524834664392 "|universal_shift_register|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msb " "No output dependent on input pin \"msb\"" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524834664392 "|universal_shift_register|msb"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lsb " "No output dependent on input pin \"lsb\"" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524834664392 "|universal_shift_register|lsb"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "select\[0\] " "No output dependent on input pin \"select\[0\]\"" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524834664392 "|universal_shift_register|select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "select\[1\] " "No output dependent on input pin \"select\[1\]\"" {  } { { "universal_shift_register.v" "" { Text "C:/Users/ROG/Desktop/lab/verilog/universal shift register/universal_shift_register.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524834664392 "|universal_shift_register|select[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1524834664392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524834664392 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524834664392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524834664392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524834664431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 16:11:04 2018 " "Processing ended: Fri Apr 27 16:11:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524834664431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524834664431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524834664431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524834664431 ""}
