
EDU002-ADC_read_polling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000841c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  080085a4  080085a4  000185a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080085c0  080085c0  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  080085c0  080085c0  000185c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080085c8  080085c8  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085c8  080085c8  000185c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080085cc  080085cc  000185cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  080085d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          00000854  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200008e4  200008e4  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016bf7  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003963  00000000  00000000  00036cb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001218  00000000  00000000  0003a620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001098  00000000  00000000  0003b838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024dbb  00000000  00000000  0003c8d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018fd5  00000000  00000000  0006168b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7eb4  00000000  00000000  0007a660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00152514  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004d44  00000000  00000000  00152564  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800858c 	.word	0x0800858c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	0800858c 	.word	0x0800858c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b974 	b.w	80004c8 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468e      	mov	lr, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14d      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000206:	428a      	cmp	r2, r1
 8000208:	4694      	mov	ip, r2
 800020a:	d969      	bls.n	80002e0 <__udivmoddi4+0xe8>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b152      	cbz	r2, 8000228 <__udivmoddi4+0x30>
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	f1c2 0120 	rsb	r1, r2, #32
 800021a:	fa20 f101 	lsr.w	r1, r0, r1
 800021e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000222:	ea41 0e03 	orr.w	lr, r1, r3
 8000226:	4094      	lsls	r4, r2
 8000228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800022c:	0c21      	lsrs	r1, r4, #16
 800022e:	fbbe f6f8 	udiv	r6, lr, r8
 8000232:	fa1f f78c 	uxth.w	r7, ip
 8000236:	fb08 e316 	mls	r3, r8, r6, lr
 800023a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023e:	fb06 f107 	mul.w	r1, r6, r7
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800024e:	f080 811f 	bcs.w	8000490 <__udivmoddi4+0x298>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 811c 	bls.w	8000490 <__udivmoddi4+0x298>
 8000258:	3e02      	subs	r6, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 f707 	mul.w	r7, r0, r7
 8000270:	42a7      	cmp	r7, r4
 8000272:	d90a      	bls.n	800028a <__udivmoddi4+0x92>
 8000274:	eb1c 0404 	adds.w	r4, ip, r4
 8000278:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800027c:	f080 810a 	bcs.w	8000494 <__udivmoddi4+0x29c>
 8000280:	42a7      	cmp	r7, r4
 8000282:	f240 8107 	bls.w	8000494 <__udivmoddi4+0x29c>
 8000286:	4464      	add	r4, ip
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028e:	1be4      	subs	r4, r4, r7
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa4>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xc2>
 80002a6:	2d00      	cmp	r5, #0
 80002a8:	f000 80ef 	beq.w	800048a <__udivmoddi4+0x292>
 80002ac:	2600      	movs	r6, #0
 80002ae:	e9c5 0100 	strd	r0, r1, [r5]
 80002b2:	4630      	mov	r0, r6
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f683 	clz	r6, r3
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d14a      	bne.n	8000358 <__udivmoddi4+0x160>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd4>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80f9 	bhi.w	80004be <__udivmoddi4+0x2c6>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	469e      	mov	lr, r3
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa4>
 80002da:	e9c5 4e00 	strd	r4, lr, [r5]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa4>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xec>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 8092 	bne.w	8000412 <__udivmoddi4+0x21a>
 80002ee:	eba1 010c 	sub.w	r1, r1, ip
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2601      	movs	r6, #1
 80002fc:	0c20      	lsrs	r0, r4, #16
 80002fe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000302:	fb07 1113 	mls	r1, r7, r3, r1
 8000306:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030a:	fb0e f003 	mul.w	r0, lr, r3
 800030e:	4288      	cmp	r0, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x12c>
 8000312:	eb1c 0101 	adds.w	r1, ip, r1
 8000316:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x12a>
 800031c:	4288      	cmp	r0, r1
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2c0>
 8000322:	4643      	mov	r3, r8
 8000324:	1a09      	subs	r1, r1, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb1 f0f7 	udiv	r0, r1, r7
 800032c:	fb07 1110 	mls	r1, r7, r0, r1
 8000330:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x156>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x154>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 800034c:	4608      	mov	r0, r1
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000356:	e79c      	b.n	8000292 <__udivmoddi4+0x9a>
 8000358:	f1c6 0720 	rsb	r7, r6, #32
 800035c:	40b3      	lsls	r3, r6
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa20 f407 	lsr.w	r4, r0, r7
 800036a:	fa01 f306 	lsl.w	r3, r1, r6
 800036e:	431c      	orrs	r4, r3
 8000370:	40f9      	lsrs	r1, r7
 8000372:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000376:	fa00 f306 	lsl.w	r3, r0, r6
 800037a:	fbb1 f8f9 	udiv	r8, r1, r9
 800037e:	0c20      	lsrs	r0, r4, #16
 8000380:	fa1f fe8c 	uxth.w	lr, ip
 8000384:	fb09 1118 	mls	r1, r9, r8, r1
 8000388:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038c:	fb08 f00e 	mul.w	r0, r8, lr
 8000390:	4288      	cmp	r0, r1
 8000392:	fa02 f206 	lsl.w	r2, r2, r6
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b8>
 8000398:	eb1c 0101 	adds.w	r1, ip, r1
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2bc>
 80003a4:	4288      	cmp	r0, r1
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2bc>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4461      	add	r1, ip
 80003b0:	1a09      	subs	r1, r1, r0
 80003b2:	b2a4      	uxth	r4, r4
 80003b4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003b8:	fb09 1110 	mls	r1, r9, r0, r1
 80003bc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c4:	458e      	cmp	lr, r1
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1e2>
 80003c8:	eb1c 0101 	adds.w	r1, ip, r1
 80003cc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2b4>
 80003d2:	458e      	cmp	lr, r1
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2b4>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4461      	add	r1, ip
 80003da:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003de:	fba0 9402 	umull	r9, r4, r0, r2
 80003e2:	eba1 010e 	sub.w	r1, r1, lr
 80003e6:	42a1      	cmp	r1, r4
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46a6      	mov	lr, r4
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x2a4>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x2a0>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x212>
 80003f2:	ebb3 0208 	subs.w	r2, r3, r8
 80003f6:	eb61 010e 	sbc.w	r1, r1, lr
 80003fa:	fa01 f707 	lsl.w	r7, r1, r7
 80003fe:	fa22 f306 	lsr.w	r3, r2, r6
 8000402:	40f1      	lsrs	r1, r6
 8000404:	431f      	orrs	r7, r3
 8000406:	e9c5 7100 	strd	r7, r1, [r5]
 800040a:	2600      	movs	r6, #0
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	f1c2 0320 	rsb	r3, r2, #32
 8000416:	40d8      	lsrs	r0, r3
 8000418:	fa0c fc02 	lsl.w	ip, ip, r2
 800041c:	fa21 f303 	lsr.w	r3, r1, r3
 8000420:	4091      	lsls	r1, r2
 8000422:	4301      	orrs	r1, r0
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000430:	fb07 3610 	mls	r6, r7, r0, r3
 8000434:	0c0b      	lsrs	r3, r1, #16
 8000436:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043a:	fb00 f60e 	mul.w	r6, r0, lr
 800043e:	429e      	cmp	r6, r3
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x260>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b8>
 8000450:	429e      	cmp	r6, r3
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b8>
 8000454:	3802      	subs	r0, #2
 8000456:	4463      	add	r3, ip
 8000458:	1b9b      	subs	r3, r3, r6
 800045a:	b289      	uxth	r1, r1
 800045c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000460:	fb07 3316 	mls	r3, r7, r6, r3
 8000464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000468:	fb06 f30e 	mul.w	r3, r6, lr
 800046c:	428b      	cmp	r3, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x28a>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 800047a:	428b      	cmp	r3, r1
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800047e:	3e02      	subs	r6, #2
 8000480:	4461      	add	r1, ip
 8000482:	1ac9      	subs	r1, r1, r3
 8000484:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0x104>
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e705      	b.n	800029c <__udivmoddi4+0xa4>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e3      	b.n	800025c <__udivmoddi4+0x64>
 8000494:	4618      	mov	r0, r3
 8000496:	e6f8      	b.n	800028a <__udivmoddi4+0x92>
 8000498:	454b      	cmp	r3, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f8>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f8>
 80004a8:	4646      	mov	r6, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x28a>
 80004ac:	4620      	mov	r0, r4
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e2>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x260>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b8>
 80004b8:	3b02      	subs	r3, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x12c>
 80004be:	4630      	mov	r0, r6
 80004c0:	e709      	b.n	80002d6 <__udivmoddi4+0xde>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x156>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <Read_ADC>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Read_ADC()
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 80004d0:	480a      	ldr	r0, [pc, #40]	; (80004fc <Read_ADC+0x30>)
 80004d2:	f000 fd81 	bl	8000fd8 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100000) == HAL_OK)
 80004d6:	490a      	ldr	r1, [pc, #40]	; (8000500 <Read_ADC+0x34>)
 80004d8:	4808      	ldr	r0, [pc, #32]	; (80004fc <Read_ADC+0x30>)
 80004da:	f000 fe82 	bl	80011e2 <HAL_ADC_PollForConversion>
 80004de:	4603      	mov	r3, r0
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d106      	bne.n	80004f2 <Read_ADC+0x26>
		adc_value = HAL_ADC_GetValue(&hadc1);
 80004e4:	4805      	ldr	r0, [pc, #20]	; (80004fc <Read_ADC+0x30>)
 80004e6:	f000 ff07 	bl	80012f8 <HAL_ADC_GetValue>
 80004ea:	4603      	mov	r3, r0
 80004ec:	b29a      	uxth	r2, r3
 80004ee:	4b05      	ldr	r3, [pc, #20]	; (8000504 <Read_ADC+0x38>)
 80004f0:	801a      	strh	r2, [r3, #0]

	HAL_ADC_Stop(&hadc1);
 80004f2:	4802      	ldr	r0, [pc, #8]	; (80004fc <Read_ADC+0x30>)
 80004f4:	f000 fe42 	bl	800117c <HAL_ADC_Stop>


}
 80004f8:	bf00      	nop
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	200000b0 	.word	0x200000b0
 8000500:	000186a0 	.word	0x000186a0
 8000504:	200000ac 	.word	0x200000ac

08000508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800050c:	f000 fc8a 	bl	8000e24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000510:	f000 f812 	bl	8000538 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000514:	f000 f960 	bl	80007d8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000518:	f000 f8ca 	bl	80006b0 <MX_I2C1_Init>
  MX_I2S3_Init();
 800051c:	f000 f8f6 	bl	800070c <MX_I2S3_Init>
  MX_SPI1_Init();
 8000520:	f000 f924 	bl	800076c <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000524:	f007 fbea 	bl	8007cfc <MX_USB_HOST_Init>
  MX_ADC1_Init();
 8000528:	f000 f870 	bl	800060c <MX_ADC1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800052c:	f007 fc0c 	bl	8007d48 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    	Read_ADC();
 8000530:	f7ff ffcc 	bl	80004cc <Read_ADC>
    MX_USB_HOST_Process();
 8000534:	e7fa      	b.n	800052c <main+0x24>
	...

08000538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b094      	sub	sp, #80	; 0x50
 800053c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800053e:	f107 0320 	add.w	r3, r7, #32
 8000542:	2230      	movs	r2, #48	; 0x30
 8000544:	2100      	movs	r1, #0
 8000546:	4618      	mov	r0, r3
 8000548:	f007 ff1a 	bl	8008380 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800054c:	f107 030c 	add.w	r3, r7, #12
 8000550:	2200      	movs	r2, #0
 8000552:	601a      	str	r2, [r3, #0]
 8000554:	605a      	str	r2, [r3, #4]
 8000556:	609a      	str	r2, [r3, #8]
 8000558:	60da      	str	r2, [r3, #12]
 800055a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800055c:	2300      	movs	r3, #0
 800055e:	60bb      	str	r3, [r7, #8]
 8000560:	4b28      	ldr	r3, [pc, #160]	; (8000604 <SystemClock_Config+0xcc>)
 8000562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000564:	4a27      	ldr	r2, [pc, #156]	; (8000604 <SystemClock_Config+0xcc>)
 8000566:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800056a:	6413      	str	r3, [r2, #64]	; 0x40
 800056c:	4b25      	ldr	r3, [pc, #148]	; (8000604 <SystemClock_Config+0xcc>)
 800056e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000570:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000574:	60bb      	str	r3, [r7, #8]
 8000576:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000578:	2300      	movs	r3, #0
 800057a:	607b      	str	r3, [r7, #4]
 800057c:	4b22      	ldr	r3, [pc, #136]	; (8000608 <SystemClock_Config+0xd0>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4a21      	ldr	r2, [pc, #132]	; (8000608 <SystemClock_Config+0xd0>)
 8000582:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000586:	6013      	str	r3, [r2, #0]
 8000588:	4b1f      	ldr	r3, [pc, #124]	; (8000608 <SystemClock_Config+0xd0>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000590:	607b      	str	r3, [r7, #4]
 8000592:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000594:	2301      	movs	r3, #1
 8000596:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000598:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800059c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800059e:	2302      	movs	r3, #2
 80005a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80005a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005a8:	2308      	movs	r3, #8
 80005aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005ac:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005b0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005b2:	2302      	movs	r3, #2
 80005b4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005b6:	2307      	movs	r3, #7
 80005b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ba:	f107 0320 	add.w	r3, r7, #32
 80005be:	4618      	mov	r0, r3
 80005c0:	f003 fd7c 	bl	80040bc <HAL_RCC_OscConfig>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005ca:	f000 fa03 	bl	80009d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ce:	230f      	movs	r3, #15
 80005d0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005d2:	2302      	movs	r3, #2
 80005d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d6:	2300      	movs	r3, #0
 80005d8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005da:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005de:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005e4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005e6:	f107 030c 	add.w	r3, r7, #12
 80005ea:	2105      	movs	r1, #5
 80005ec:	4618      	mov	r0, r3
 80005ee:	f003 ffdd 	bl	80045ac <HAL_RCC_ClockConfig>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80005f8:	f000 f9ec 	bl	80009d4 <Error_Handler>
  }
}
 80005fc:	bf00      	nop
 80005fe:	3750      	adds	r7, #80	; 0x50
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	40023800 	.word	0x40023800
 8000608:	40007000 	.word	0x40007000

0800060c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000612:	463b      	mov	r3, r7
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800061e:	4b21      	ldr	r3, [pc, #132]	; (80006a4 <MX_ADC1_Init+0x98>)
 8000620:	4a21      	ldr	r2, [pc, #132]	; (80006a8 <MX_ADC1_Init+0x9c>)
 8000622:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000624:	4b1f      	ldr	r3, [pc, #124]	; (80006a4 <MX_ADC1_Init+0x98>)
 8000626:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800062a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800062c:	4b1d      	ldr	r3, [pc, #116]	; (80006a4 <MX_ADC1_Init+0x98>)
 800062e:	2200      	movs	r2, #0
 8000630:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000632:	4b1c      	ldr	r3, [pc, #112]	; (80006a4 <MX_ADC1_Init+0x98>)
 8000634:	2200      	movs	r2, #0
 8000636:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000638:	4b1a      	ldr	r3, [pc, #104]	; (80006a4 <MX_ADC1_Init+0x98>)
 800063a:	2201      	movs	r2, #1
 800063c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800063e:	4b19      	ldr	r3, [pc, #100]	; (80006a4 <MX_ADC1_Init+0x98>)
 8000640:	2200      	movs	r2, #0
 8000642:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000646:	4b17      	ldr	r3, [pc, #92]	; (80006a4 <MX_ADC1_Init+0x98>)
 8000648:	2200      	movs	r2, #0
 800064a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800064c:	4b15      	ldr	r3, [pc, #84]	; (80006a4 <MX_ADC1_Init+0x98>)
 800064e:	4a17      	ldr	r2, [pc, #92]	; (80006ac <MX_ADC1_Init+0xa0>)
 8000650:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000652:	4b14      	ldr	r3, [pc, #80]	; (80006a4 <MX_ADC1_Init+0x98>)
 8000654:	2200      	movs	r2, #0
 8000656:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000658:	4b12      	ldr	r3, [pc, #72]	; (80006a4 <MX_ADC1_Init+0x98>)
 800065a:	2201      	movs	r2, #1
 800065c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800065e:	4b11      	ldr	r3, [pc, #68]	; (80006a4 <MX_ADC1_Init+0x98>)
 8000660:	2200      	movs	r2, #0
 8000662:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000666:	4b0f      	ldr	r3, [pc, #60]	; (80006a4 <MX_ADC1_Init+0x98>)
 8000668:	2201      	movs	r2, #1
 800066a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800066c:	480d      	ldr	r0, [pc, #52]	; (80006a4 <MX_ADC1_Init+0x98>)
 800066e:	f000 fc6f 	bl	8000f50 <HAL_ADC_Init>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000678:	f000 f9ac 	bl	80009d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800067c:	2301      	movs	r3, #1
 800067e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000680:	2301      	movs	r3, #1
 8000682:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000684:	2300      	movs	r3, #0
 8000686:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000688:	463b      	mov	r3, r7
 800068a:	4619      	mov	r1, r3
 800068c:	4805      	ldr	r0, [pc, #20]	; (80006a4 <MX_ADC1_Init+0x98>)
 800068e:	f000 fe41 	bl	8001314 <HAL_ADC_ConfigChannel>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000698:	f000 f99c 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800069c:	bf00      	nop
 800069e:	3710      	adds	r7, #16
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	200000b0 	.word	0x200000b0
 80006a8:	40012000 	.word	0x40012000
 80006ac:	0f000001 	.word	0x0f000001

080006b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006b4:	4b12      	ldr	r3, [pc, #72]	; (8000700 <MX_I2C1_Init+0x50>)
 80006b6:	4a13      	ldr	r2, [pc, #76]	; (8000704 <MX_I2C1_Init+0x54>)
 80006b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80006ba:	4b11      	ldr	r3, [pc, #68]	; (8000700 <MX_I2C1_Init+0x50>)
 80006bc:	4a12      	ldr	r2, [pc, #72]	; (8000708 <MX_I2C1_Init+0x58>)
 80006be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006c0:	4b0f      	ldr	r3, [pc, #60]	; (8000700 <MX_I2C1_Init+0x50>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006c6:	4b0e      	ldr	r3, [pc, #56]	; (8000700 <MX_I2C1_Init+0x50>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006cc:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <MX_I2C1_Init+0x50>)
 80006ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006d4:	4b0a      	ldr	r3, [pc, #40]	; (8000700 <MX_I2C1_Init+0x50>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006da:	4b09      	ldr	r3, [pc, #36]	; (8000700 <MX_I2C1_Init+0x50>)
 80006dc:	2200      	movs	r2, #0
 80006de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006e0:	4b07      	ldr	r3, [pc, #28]	; (8000700 <MX_I2C1_Init+0x50>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006e6:	4b06      	ldr	r3, [pc, #24]	; (8000700 <MX_I2C1_Init+0x50>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006ec:	4804      	ldr	r0, [pc, #16]	; (8000700 <MX_I2C1_Init+0x50>)
 80006ee:	f002 ff01 	bl	80034f4 <HAL_I2C_Init>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006f8:	f000 f96c 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006fc:	bf00      	nop
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	200000f8 	.word	0x200000f8
 8000704:	40005400 	.word	0x40005400
 8000708:	000186a0 	.word	0x000186a0

0800070c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000710:	4b13      	ldr	r3, [pc, #76]	; (8000760 <MX_I2S3_Init+0x54>)
 8000712:	4a14      	ldr	r2, [pc, #80]	; (8000764 <MX_I2S3_Init+0x58>)
 8000714:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000716:	4b12      	ldr	r3, [pc, #72]	; (8000760 <MX_I2S3_Init+0x54>)
 8000718:	f44f 7200 	mov.w	r2, #512	; 0x200
 800071c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800071e:	4b10      	ldr	r3, [pc, #64]	; (8000760 <MX_I2S3_Init+0x54>)
 8000720:	2200      	movs	r2, #0
 8000722:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000724:	4b0e      	ldr	r3, [pc, #56]	; (8000760 <MX_I2S3_Init+0x54>)
 8000726:	2200      	movs	r2, #0
 8000728:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800072a:	4b0d      	ldr	r3, [pc, #52]	; (8000760 <MX_I2S3_Init+0x54>)
 800072c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000730:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000732:	4b0b      	ldr	r3, [pc, #44]	; (8000760 <MX_I2S3_Init+0x54>)
 8000734:	4a0c      	ldr	r2, [pc, #48]	; (8000768 <MX_I2S3_Init+0x5c>)
 8000736:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000738:	4b09      	ldr	r3, [pc, #36]	; (8000760 <MX_I2S3_Init+0x54>)
 800073a:	2200      	movs	r2, #0
 800073c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800073e:	4b08      	ldr	r3, [pc, #32]	; (8000760 <MX_I2S3_Init+0x54>)
 8000740:	2200      	movs	r2, #0
 8000742:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000744:	4b06      	ldr	r3, [pc, #24]	; (8000760 <MX_I2S3_Init+0x54>)
 8000746:	2200      	movs	r2, #0
 8000748:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800074a:	4805      	ldr	r0, [pc, #20]	; (8000760 <MX_I2S3_Init+0x54>)
 800074c:	f003 f816 	bl	800377c <HAL_I2S_Init>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000756:	f000 f93d 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800075a:	bf00      	nop
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	2000014c 	.word	0x2000014c
 8000764:	40003c00 	.word	0x40003c00
 8000768:	00017700 	.word	0x00017700

0800076c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000770:	4b17      	ldr	r3, [pc, #92]	; (80007d0 <MX_SPI1_Init+0x64>)
 8000772:	4a18      	ldr	r2, [pc, #96]	; (80007d4 <MX_SPI1_Init+0x68>)
 8000774:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000776:	4b16      	ldr	r3, [pc, #88]	; (80007d0 <MX_SPI1_Init+0x64>)
 8000778:	f44f 7282 	mov.w	r2, #260	; 0x104
 800077c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800077e:	4b14      	ldr	r3, [pc, #80]	; (80007d0 <MX_SPI1_Init+0x64>)
 8000780:	2200      	movs	r2, #0
 8000782:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000784:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <MX_SPI1_Init+0x64>)
 8000786:	2200      	movs	r2, #0
 8000788:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800078a:	4b11      	ldr	r3, [pc, #68]	; (80007d0 <MX_SPI1_Init+0x64>)
 800078c:	2200      	movs	r2, #0
 800078e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000790:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <MX_SPI1_Init+0x64>)
 8000792:	2200      	movs	r2, #0
 8000794:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000796:	4b0e      	ldr	r3, [pc, #56]	; (80007d0 <MX_SPI1_Init+0x64>)
 8000798:	f44f 7200 	mov.w	r2, #512	; 0x200
 800079c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800079e:	4b0c      	ldr	r3, [pc, #48]	; (80007d0 <MX_SPI1_Init+0x64>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007a4:	4b0a      	ldr	r3, [pc, #40]	; (80007d0 <MX_SPI1_Init+0x64>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007aa:	4b09      	ldr	r3, [pc, #36]	; (80007d0 <MX_SPI1_Init+0x64>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007b0:	4b07      	ldr	r3, [pc, #28]	; (80007d0 <MX_SPI1_Init+0x64>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007b6:	4b06      	ldr	r3, [pc, #24]	; (80007d0 <MX_SPI1_Init+0x64>)
 80007b8:	220a      	movs	r2, #10
 80007ba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007bc:	4804      	ldr	r0, [pc, #16]	; (80007d0 <MX_SPI1_Init+0x64>)
 80007be:	f004 fa41 	bl	8004c44 <HAL_SPI_Init>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80007c8:	f000 f904 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007cc:	bf00      	nop
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	20000194 	.word	0x20000194
 80007d4:	40013000 	.word	0x40013000

080007d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b08c      	sub	sp, #48	; 0x30
 80007dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007de:	f107 031c 	add.w	r3, r7, #28
 80007e2:	2200      	movs	r2, #0
 80007e4:	601a      	str	r2, [r3, #0]
 80007e6:	605a      	str	r2, [r3, #4]
 80007e8:	609a      	str	r2, [r3, #8]
 80007ea:	60da      	str	r2, [r3, #12]
 80007ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007ee:	2300      	movs	r3, #0
 80007f0:	61bb      	str	r3, [r7, #24]
 80007f2:	4b72      	ldr	r3, [pc, #456]	; (80009bc <MX_GPIO_Init+0x1e4>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	4a71      	ldr	r2, [pc, #452]	; (80009bc <MX_GPIO_Init+0x1e4>)
 80007f8:	f043 0310 	orr.w	r3, r3, #16
 80007fc:	6313      	str	r3, [r2, #48]	; 0x30
 80007fe:	4b6f      	ldr	r3, [pc, #444]	; (80009bc <MX_GPIO_Init+0x1e4>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	f003 0310 	and.w	r3, r3, #16
 8000806:	61bb      	str	r3, [r7, #24]
 8000808:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	617b      	str	r3, [r7, #20]
 800080e:	4b6b      	ldr	r3, [pc, #428]	; (80009bc <MX_GPIO_Init+0x1e4>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	4a6a      	ldr	r2, [pc, #424]	; (80009bc <MX_GPIO_Init+0x1e4>)
 8000814:	f043 0304 	orr.w	r3, r3, #4
 8000818:	6313      	str	r3, [r2, #48]	; 0x30
 800081a:	4b68      	ldr	r3, [pc, #416]	; (80009bc <MX_GPIO_Init+0x1e4>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	f003 0304 	and.w	r3, r3, #4
 8000822:	617b      	str	r3, [r7, #20]
 8000824:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	613b      	str	r3, [r7, #16]
 800082a:	4b64      	ldr	r3, [pc, #400]	; (80009bc <MX_GPIO_Init+0x1e4>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	4a63      	ldr	r2, [pc, #396]	; (80009bc <MX_GPIO_Init+0x1e4>)
 8000830:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000834:	6313      	str	r3, [r2, #48]	; 0x30
 8000836:	4b61      	ldr	r3, [pc, #388]	; (80009bc <MX_GPIO_Init+0x1e4>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800083e:	613b      	str	r3, [r7, #16]
 8000840:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	4b5d      	ldr	r3, [pc, #372]	; (80009bc <MX_GPIO_Init+0x1e4>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	4a5c      	ldr	r2, [pc, #368]	; (80009bc <MX_GPIO_Init+0x1e4>)
 800084c:	f043 0301 	orr.w	r3, r3, #1
 8000850:	6313      	str	r3, [r2, #48]	; 0x30
 8000852:	4b5a      	ldr	r3, [pc, #360]	; (80009bc <MX_GPIO_Init+0x1e4>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	60bb      	str	r3, [r7, #8]
 8000862:	4b56      	ldr	r3, [pc, #344]	; (80009bc <MX_GPIO_Init+0x1e4>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	4a55      	ldr	r2, [pc, #340]	; (80009bc <MX_GPIO_Init+0x1e4>)
 8000868:	f043 0302 	orr.w	r3, r3, #2
 800086c:	6313      	str	r3, [r2, #48]	; 0x30
 800086e:	4b53      	ldr	r3, [pc, #332]	; (80009bc <MX_GPIO_Init+0x1e4>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	f003 0302 	and.w	r3, r3, #2
 8000876:	60bb      	str	r3, [r7, #8]
 8000878:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	607b      	str	r3, [r7, #4]
 800087e:	4b4f      	ldr	r3, [pc, #316]	; (80009bc <MX_GPIO_Init+0x1e4>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	4a4e      	ldr	r2, [pc, #312]	; (80009bc <MX_GPIO_Init+0x1e4>)
 8000884:	f043 0308 	orr.w	r3, r3, #8
 8000888:	6313      	str	r3, [r2, #48]	; 0x30
 800088a:	4b4c      	ldr	r3, [pc, #304]	; (80009bc <MX_GPIO_Init+0x1e4>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	f003 0308 	and.w	r3, r3, #8
 8000892:	607b      	str	r3, [r7, #4]
 8000894:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000896:	2200      	movs	r2, #0
 8000898:	2108      	movs	r1, #8
 800089a:	4849      	ldr	r0, [pc, #292]	; (80009c0 <MX_GPIO_Init+0x1e8>)
 800089c:	f001 fa06 	bl	8001cac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008a0:	2201      	movs	r2, #1
 80008a2:	2101      	movs	r1, #1
 80008a4:	4847      	ldr	r0, [pc, #284]	; (80009c4 <MX_GPIO_Init+0x1ec>)
 80008a6:	f001 fa01 	bl	8001cac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008aa:	2200      	movs	r2, #0
 80008ac:	f24f 0110 	movw	r1, #61456	; 0xf010
 80008b0:	4845      	ldr	r0, [pc, #276]	; (80009c8 <MX_GPIO_Init+0x1f0>)
 80008b2:	f001 f9fb 	bl	8001cac <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008b6:	2308      	movs	r3, #8
 80008b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ba:	2301      	movs	r3, #1
 80008bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008be:	2300      	movs	r3, #0
 80008c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c2:	2300      	movs	r3, #0
 80008c4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008c6:	f107 031c 	add.w	r3, r7, #28
 80008ca:	4619      	mov	r1, r3
 80008cc:	483c      	ldr	r0, [pc, #240]	; (80009c0 <MX_GPIO_Init+0x1e8>)
 80008ce:	f001 f851 	bl	8001974 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008d2:	2301      	movs	r3, #1
 80008d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d6:	2301      	movs	r3, #1
 80008d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008da:	2300      	movs	r3, #0
 80008dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008de:	2300      	movs	r3, #0
 80008e0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008e2:	f107 031c 	add.w	r3, r7, #28
 80008e6:	4619      	mov	r1, r3
 80008e8:	4836      	ldr	r0, [pc, #216]	; (80009c4 <MX_GPIO_Init+0x1ec>)
 80008ea:	f001 f843 	bl	8001974 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008ee:	2308      	movs	r3, #8
 80008f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f2:	2302      	movs	r3, #2
 80008f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fa:	2300      	movs	r3, #0
 80008fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008fe:	2305      	movs	r3, #5
 8000900:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000902:	f107 031c 	add.w	r3, r7, #28
 8000906:	4619      	mov	r1, r3
 8000908:	482e      	ldr	r0, [pc, #184]	; (80009c4 <MX_GPIO_Init+0x1ec>)
 800090a:	f001 f833 	bl	8001974 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800090e:	2301      	movs	r3, #1
 8000910:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000912:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000916:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800091c:	f107 031c 	add.w	r3, r7, #28
 8000920:	4619      	mov	r1, r3
 8000922:	482a      	ldr	r0, [pc, #168]	; (80009cc <MX_GPIO_Init+0x1f4>)
 8000924:	f001 f826 	bl	8001974 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000928:	2304      	movs	r3, #4
 800092a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800092c:	2300      	movs	r3, #0
 800092e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000934:	f107 031c 	add.w	r3, r7, #28
 8000938:	4619      	mov	r1, r3
 800093a:	4825      	ldr	r0, [pc, #148]	; (80009d0 <MX_GPIO_Init+0x1f8>)
 800093c:	f001 f81a 	bl	8001974 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000940:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000944:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000946:	2302      	movs	r3, #2
 8000948:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094e:	2300      	movs	r3, #0
 8000950:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000952:	2305      	movs	r3, #5
 8000954:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000956:	f107 031c 	add.w	r3, r7, #28
 800095a:	4619      	mov	r1, r3
 800095c:	481c      	ldr	r0, [pc, #112]	; (80009d0 <MX_GPIO_Init+0x1f8>)
 800095e:	f001 f809 	bl	8001974 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000962:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000966:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000968:	2301      	movs	r3, #1
 800096a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000970:	2300      	movs	r3, #0
 8000972:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000974:	f107 031c 	add.w	r3, r7, #28
 8000978:	4619      	mov	r1, r3
 800097a:	4813      	ldr	r0, [pc, #76]	; (80009c8 <MX_GPIO_Init+0x1f0>)
 800097c:	f000 fffa 	bl	8001974 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000980:	2320      	movs	r3, #32
 8000982:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000984:	2300      	movs	r3, #0
 8000986:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000988:	2300      	movs	r3, #0
 800098a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800098c:	f107 031c 	add.w	r3, r7, #28
 8000990:	4619      	mov	r1, r3
 8000992:	480d      	ldr	r0, [pc, #52]	; (80009c8 <MX_GPIO_Init+0x1f0>)
 8000994:	f000 ffee 	bl	8001974 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000998:	2302      	movs	r3, #2
 800099a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800099c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009a6:	f107 031c 	add.w	r3, r7, #28
 80009aa:	4619      	mov	r1, r3
 80009ac:	4804      	ldr	r0, [pc, #16]	; (80009c0 <MX_GPIO_Init+0x1e8>)
 80009ae:	f000 ffe1 	bl	8001974 <HAL_GPIO_Init>

}
 80009b2:	bf00      	nop
 80009b4:	3730      	adds	r7, #48	; 0x30
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40023800 	.word	0x40023800
 80009c0:	40021000 	.word	0x40021000
 80009c4:	40020800 	.word	0x40020800
 80009c8:	40020c00 	.word	0x40020c00
 80009cc:	40020000 	.word	0x40020000
 80009d0:	40020400 	.word	0x40020400

080009d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d8:	b672      	cpsid	i
}
 80009da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009dc:	e7fe      	b.n	80009dc <Error_Handler+0x8>
	...

080009e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e6:	2300      	movs	r3, #0
 80009e8:	607b      	str	r3, [r7, #4]
 80009ea:	4b10      	ldr	r3, [pc, #64]	; (8000a2c <HAL_MspInit+0x4c>)
 80009ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ee:	4a0f      	ldr	r2, [pc, #60]	; (8000a2c <HAL_MspInit+0x4c>)
 80009f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009f4:	6453      	str	r3, [r2, #68]	; 0x44
 80009f6:	4b0d      	ldr	r3, [pc, #52]	; (8000a2c <HAL_MspInit+0x4c>)
 80009f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009fe:	607b      	str	r3, [r7, #4]
 8000a00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	603b      	str	r3, [r7, #0]
 8000a06:	4b09      	ldr	r3, [pc, #36]	; (8000a2c <HAL_MspInit+0x4c>)
 8000a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a0a:	4a08      	ldr	r2, [pc, #32]	; (8000a2c <HAL_MspInit+0x4c>)
 8000a0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a10:	6413      	str	r3, [r2, #64]	; 0x40
 8000a12:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <HAL_MspInit+0x4c>)
 8000a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a1a:	603b      	str	r3, [r7, #0]
 8000a1c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a1e:	2007      	movs	r0, #7
 8000a20:	f000 ff66 	bl	80018f0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a24:	bf00      	nop
 8000a26:	3708      	adds	r7, #8
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	40023800 	.word	0x40023800

08000a30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08a      	sub	sp, #40	; 0x28
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	f107 0314 	add.w	r3, r7, #20
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
 8000a46:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a17      	ldr	r2, [pc, #92]	; (8000aac <HAL_ADC_MspInit+0x7c>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d127      	bne.n	8000aa2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000a52:	2300      	movs	r3, #0
 8000a54:	613b      	str	r3, [r7, #16]
 8000a56:	4b16      	ldr	r3, [pc, #88]	; (8000ab0 <HAL_ADC_MspInit+0x80>)
 8000a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a5a:	4a15      	ldr	r2, [pc, #84]	; (8000ab0 <HAL_ADC_MspInit+0x80>)
 8000a5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a60:	6453      	str	r3, [r2, #68]	; 0x44
 8000a62:	4b13      	ldr	r3, [pc, #76]	; (8000ab0 <HAL_ADC_MspInit+0x80>)
 8000a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a6a:	613b      	str	r3, [r7, #16]
 8000a6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60fb      	str	r3, [r7, #12]
 8000a72:	4b0f      	ldr	r3, [pc, #60]	; (8000ab0 <HAL_ADC_MspInit+0x80>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a76:	4a0e      	ldr	r2, [pc, #56]	; (8000ab0 <HAL_ADC_MspInit+0x80>)
 8000a78:	f043 0301 	orr.w	r3, r3, #1
 8000a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a7e:	4b0c      	ldr	r3, [pc, #48]	; (8000ab0 <HAL_ADC_MspInit+0x80>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	f003 0301 	and.w	r3, r3, #1
 8000a86:	60fb      	str	r3, [r7, #12]
 8000a88:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a8e:	2303      	movs	r3, #3
 8000a90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a92:	2300      	movs	r3, #0
 8000a94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a96:	f107 0314 	add.w	r3, r7, #20
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4805      	ldr	r0, [pc, #20]	; (8000ab4 <HAL_ADC_MspInit+0x84>)
 8000a9e:	f000 ff69 	bl	8001974 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000aa2:	bf00      	nop
 8000aa4:	3728      	adds	r7, #40	; 0x28
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40012000 	.word	0x40012000
 8000ab0:	40023800 	.word	0x40023800
 8000ab4:	40020000 	.word	0x40020000

08000ab8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b08a      	sub	sp, #40	; 0x28
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac0:	f107 0314 	add.w	r3, r7, #20
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	601a      	str	r2, [r3, #0]
 8000ac8:	605a      	str	r2, [r3, #4]
 8000aca:	609a      	str	r2, [r3, #8]
 8000acc:	60da      	str	r2, [r3, #12]
 8000ace:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a19      	ldr	r2, [pc, #100]	; (8000b3c <HAL_I2C_MspInit+0x84>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d12c      	bne.n	8000b34 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	613b      	str	r3, [r7, #16]
 8000ade:	4b18      	ldr	r3, [pc, #96]	; (8000b40 <HAL_I2C_MspInit+0x88>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae2:	4a17      	ldr	r2, [pc, #92]	; (8000b40 <HAL_I2C_MspInit+0x88>)
 8000ae4:	f043 0302 	orr.w	r3, r3, #2
 8000ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aea:	4b15      	ldr	r3, [pc, #84]	; (8000b40 <HAL_I2C_MspInit+0x88>)
 8000aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aee:	f003 0302 	and.w	r3, r3, #2
 8000af2:	613b      	str	r3, [r7, #16]
 8000af4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000af6:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000afa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000afc:	2312      	movs	r3, #18
 8000afe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b00:	2301      	movs	r3, #1
 8000b02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b04:	2300      	movs	r3, #0
 8000b06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b08:	2304      	movs	r3, #4
 8000b0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	4619      	mov	r1, r3
 8000b12:	480c      	ldr	r0, [pc, #48]	; (8000b44 <HAL_I2C_MspInit+0x8c>)
 8000b14:	f000 ff2e 	bl	8001974 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b18:	2300      	movs	r3, #0
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	4b08      	ldr	r3, [pc, #32]	; (8000b40 <HAL_I2C_MspInit+0x88>)
 8000b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b20:	4a07      	ldr	r2, [pc, #28]	; (8000b40 <HAL_I2C_MspInit+0x88>)
 8000b22:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b26:	6413      	str	r3, [r2, #64]	; 0x40
 8000b28:	4b05      	ldr	r3, [pc, #20]	; (8000b40 <HAL_I2C_MspInit+0x88>)
 8000b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b30:	60fb      	str	r3, [r7, #12]
 8000b32:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b34:	bf00      	nop
 8000b36:	3728      	adds	r7, #40	; 0x28
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40005400 	.word	0x40005400
 8000b40:	40023800 	.word	0x40023800
 8000b44:	40020400 	.word	0x40020400

08000b48 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08e      	sub	sp, #56	; 0x38
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	605a      	str	r2, [r3, #4]
 8000b5a:	609a      	str	r2, [r3, #8]
 8000b5c:	60da      	str	r2, [r3, #12]
 8000b5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b60:	f107 0314 	add.w	r3, r7, #20
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
 8000b68:	605a      	str	r2, [r3, #4]
 8000b6a:	609a      	str	r2, [r3, #8]
 8000b6c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4a31      	ldr	r2, [pc, #196]	; (8000c38 <HAL_I2S_MspInit+0xf0>)
 8000b74:	4293      	cmp	r3, r2
 8000b76:	d15a      	bne.n	8000c2e <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000b7c:	23c0      	movs	r3, #192	; 0xc0
 8000b7e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000b80:	2302      	movs	r3, #2
 8000b82:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b84:	f107 0314 	add.w	r3, r7, #20
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f003 ff1b 	bl	80049c4 <HAL_RCCEx_PeriphCLKConfig>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000b94:	f7ff ff1e 	bl	80009d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b98:	2300      	movs	r3, #0
 8000b9a:	613b      	str	r3, [r7, #16]
 8000b9c:	4b27      	ldr	r3, [pc, #156]	; (8000c3c <HAL_I2S_MspInit+0xf4>)
 8000b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba0:	4a26      	ldr	r2, [pc, #152]	; (8000c3c <HAL_I2S_MspInit+0xf4>)
 8000ba2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ba6:	6413      	str	r3, [r2, #64]	; 0x40
 8000ba8:	4b24      	ldr	r3, [pc, #144]	; (8000c3c <HAL_I2S_MspInit+0xf4>)
 8000baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000bb0:	613b      	str	r3, [r7, #16]
 8000bb2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	4b20      	ldr	r3, [pc, #128]	; (8000c3c <HAL_I2S_MspInit+0xf4>)
 8000bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bbc:	4a1f      	ldr	r2, [pc, #124]	; (8000c3c <HAL_I2S_MspInit+0xf4>)
 8000bbe:	f043 0301 	orr.w	r3, r3, #1
 8000bc2:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc4:	4b1d      	ldr	r3, [pc, #116]	; (8000c3c <HAL_I2S_MspInit+0xf4>)
 8000bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc8:	f003 0301 	and.w	r3, r3, #1
 8000bcc:	60fb      	str	r3, [r7, #12]
 8000bce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	60bb      	str	r3, [r7, #8]
 8000bd4:	4b19      	ldr	r3, [pc, #100]	; (8000c3c <HAL_I2S_MspInit+0xf4>)
 8000bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd8:	4a18      	ldr	r2, [pc, #96]	; (8000c3c <HAL_I2S_MspInit+0xf4>)
 8000bda:	f043 0304 	orr.w	r3, r3, #4
 8000bde:	6313      	str	r3, [r2, #48]	; 0x30
 8000be0:	4b16      	ldr	r3, [pc, #88]	; (8000c3c <HAL_I2S_MspInit+0xf4>)
 8000be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be4:	f003 0304 	and.w	r3, r3, #4
 8000be8:	60bb      	str	r3, [r7, #8]
 8000bea:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000bec:	2310      	movs	r3, #16
 8000bee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bfc:	2306      	movs	r3, #6
 8000bfe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000c00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c04:	4619      	mov	r1, r3
 8000c06:	480e      	ldr	r0, [pc, #56]	; (8000c40 <HAL_I2S_MspInit+0xf8>)
 8000c08:	f000 feb4 	bl	8001974 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000c0c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000c10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c12:	2302      	movs	r3, #2
 8000c14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c1e:	2306      	movs	r3, #6
 8000c20:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c26:	4619      	mov	r1, r3
 8000c28:	4806      	ldr	r0, [pc, #24]	; (8000c44 <HAL_I2S_MspInit+0xfc>)
 8000c2a:	f000 fea3 	bl	8001974 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000c2e:	bf00      	nop
 8000c30:	3738      	adds	r7, #56	; 0x38
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40003c00 	.word	0x40003c00
 8000c3c:	40023800 	.word	0x40023800
 8000c40:	40020000 	.word	0x40020000
 8000c44:	40020800 	.word	0x40020800

08000c48 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08a      	sub	sp, #40	; 0x28
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c50:	f107 0314 	add.w	r3, r7, #20
 8000c54:	2200      	movs	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	605a      	str	r2, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]
 8000c5c:	60da      	str	r2, [r3, #12]
 8000c5e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a19      	ldr	r2, [pc, #100]	; (8000ccc <HAL_SPI_MspInit+0x84>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d12b      	bne.n	8000cc2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	613b      	str	r3, [r7, #16]
 8000c6e:	4b18      	ldr	r3, [pc, #96]	; (8000cd0 <HAL_SPI_MspInit+0x88>)
 8000c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c72:	4a17      	ldr	r2, [pc, #92]	; (8000cd0 <HAL_SPI_MspInit+0x88>)
 8000c74:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c78:	6453      	str	r3, [r2, #68]	; 0x44
 8000c7a:	4b15      	ldr	r3, [pc, #84]	; (8000cd0 <HAL_SPI_MspInit+0x88>)
 8000c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c82:	613b      	str	r3, [r7, #16]
 8000c84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	4b11      	ldr	r3, [pc, #68]	; (8000cd0 <HAL_SPI_MspInit+0x88>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	4a10      	ldr	r2, [pc, #64]	; (8000cd0 <HAL_SPI_MspInit+0x88>)
 8000c90:	f043 0301 	orr.w	r3, r3, #1
 8000c94:	6313      	str	r3, [r2, #48]	; 0x30
 8000c96:	4b0e      	ldr	r3, [pc, #56]	; (8000cd0 <HAL_SPI_MspInit+0x88>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9a:	f003 0301 	and.w	r3, r3, #1
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000ca2:	23e0      	movs	r3, #224	; 0xe0
 8000ca4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000caa:	2300      	movs	r3, #0
 8000cac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cb2:	2305      	movs	r3, #5
 8000cb4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb6:	f107 0314 	add.w	r3, r7, #20
 8000cba:	4619      	mov	r1, r3
 8000cbc:	4805      	ldr	r0, [pc, #20]	; (8000cd4 <HAL_SPI_MspInit+0x8c>)
 8000cbe:	f000 fe59 	bl	8001974 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000cc2:	bf00      	nop
 8000cc4:	3728      	adds	r7, #40	; 0x28
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	40013000 	.word	0x40013000
 8000cd0:	40023800 	.word	0x40023800
 8000cd4:	40020000 	.word	0x40020000

08000cd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cdc:	e7fe      	b.n	8000cdc <NMI_Handler+0x4>

08000cde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ce2:	e7fe      	b.n	8000ce2 <HardFault_Handler+0x4>

08000ce4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ce8:	e7fe      	b.n	8000ce8 <MemManage_Handler+0x4>

08000cea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cea:	b480      	push	{r7}
 8000cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cee:	e7fe      	b.n	8000cee <BusFault_Handler+0x4>

08000cf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cf4:	e7fe      	b.n	8000cf4 <UsageFault_Handler+0x4>

08000cf6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr

08000d04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d08:	bf00      	nop
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr

08000d12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d12:	b480      	push	{r7}
 8000d14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d16:	bf00      	nop
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr

08000d20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d24:	f000 f8d0 	bl	8000ec8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000d30:	4802      	ldr	r0, [pc, #8]	; (8000d3c <OTG_FS_IRQHandler+0x10>)
 8000d32:	f001 fa3f 	bl	80021b4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	200005d0 	.word	0x200005d0

08000d40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d48:	4a14      	ldr	r2, [pc, #80]	; (8000d9c <_sbrk+0x5c>)
 8000d4a:	4b15      	ldr	r3, [pc, #84]	; (8000da0 <_sbrk+0x60>)
 8000d4c:	1ad3      	subs	r3, r2, r3
 8000d4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d54:	4b13      	ldr	r3, [pc, #76]	; (8000da4 <_sbrk+0x64>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d102      	bne.n	8000d62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d5c:	4b11      	ldr	r3, [pc, #68]	; (8000da4 <_sbrk+0x64>)
 8000d5e:	4a12      	ldr	r2, [pc, #72]	; (8000da8 <_sbrk+0x68>)
 8000d60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d62:	4b10      	ldr	r3, [pc, #64]	; (8000da4 <_sbrk+0x64>)
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4413      	add	r3, r2
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	d207      	bcs.n	8000d80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d70:	f007 facc 	bl	800830c <__errno>
 8000d74:	4603      	mov	r3, r0
 8000d76:	220c      	movs	r2, #12
 8000d78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d7e:	e009      	b.n	8000d94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d80:	4b08      	ldr	r3, [pc, #32]	; (8000da4 <_sbrk+0x64>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d86:	4b07      	ldr	r3, [pc, #28]	; (8000da4 <_sbrk+0x64>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4413      	add	r3, r2
 8000d8e:	4a05      	ldr	r2, [pc, #20]	; (8000da4 <_sbrk+0x64>)
 8000d90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d92:	68fb      	ldr	r3, [r7, #12]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	3718      	adds	r7, #24
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	20020000 	.word	0x20020000
 8000da0:	00000400 	.word	0x00000400
 8000da4:	200001ec 	.word	0x200001ec
 8000da8:	200008e8 	.word	0x200008e8

08000dac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000db0:	4b06      	ldr	r3, [pc, #24]	; (8000dcc <SystemInit+0x20>)
 8000db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000db6:	4a05      	ldr	r2, [pc, #20]	; (8000dcc <SystemInit+0x20>)
 8000db8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000dbc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dc0:	bf00      	nop
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000dd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e08 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dd4:	480d      	ldr	r0, [pc, #52]	; (8000e0c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000dd6:	490e      	ldr	r1, [pc, #56]	; (8000e10 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000dd8:	4a0e      	ldr	r2, [pc, #56]	; (8000e14 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000dda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ddc:	e002      	b.n	8000de4 <LoopCopyDataInit>

08000dde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000de0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000de2:	3304      	adds	r3, #4

08000de4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000de4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000de6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000de8:	d3f9      	bcc.n	8000dde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dea:	4a0b      	ldr	r2, [pc, #44]	; (8000e18 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000dec:	4c0b      	ldr	r4, [pc, #44]	; (8000e1c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000dee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000df0:	e001      	b.n	8000df6 <LoopFillZerobss>

08000df2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000df2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000df4:	3204      	adds	r2, #4

08000df6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000df6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000df8:	d3fb      	bcc.n	8000df2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000dfa:	f7ff ffd7 	bl	8000dac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dfe:	f007 fa8b 	bl	8008318 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e02:	f7ff fb81 	bl	8000508 <main>
  bx  lr    
 8000e06:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e10:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000e14:	080085d0 	.word	0x080085d0
  ldr r2, =_sbss
 8000e18:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000e1c:	200008e4 	.word	0x200008e4

08000e20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e20:	e7fe      	b.n	8000e20 <ADC_IRQHandler>
	...

08000e24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e28:	4b0e      	ldr	r3, [pc, #56]	; (8000e64 <HAL_Init+0x40>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a0d      	ldr	r2, [pc, #52]	; (8000e64 <HAL_Init+0x40>)
 8000e2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e34:	4b0b      	ldr	r3, [pc, #44]	; (8000e64 <HAL_Init+0x40>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a0a      	ldr	r2, [pc, #40]	; (8000e64 <HAL_Init+0x40>)
 8000e3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e40:	4b08      	ldr	r3, [pc, #32]	; (8000e64 <HAL_Init+0x40>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a07      	ldr	r2, [pc, #28]	; (8000e64 <HAL_Init+0x40>)
 8000e46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e4c:	2003      	movs	r0, #3
 8000e4e:	f000 fd4f 	bl	80018f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e52:	2000      	movs	r0, #0
 8000e54:	f000 f808 	bl	8000e68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e58:	f7ff fdc2 	bl	80009e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e5c:	2300      	movs	r3, #0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40023c00 	.word	0x40023c00

08000e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e70:	4b12      	ldr	r3, [pc, #72]	; (8000ebc <HAL_InitTick+0x54>)
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	4b12      	ldr	r3, [pc, #72]	; (8000ec0 <HAL_InitTick+0x58>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	4619      	mov	r1, r3
 8000e7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e86:	4618      	mov	r0, r3
 8000e88:	f000 fd67 	bl	800195a <HAL_SYSTICK_Config>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
 8000e94:	e00e      	b.n	8000eb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2b0f      	cmp	r3, #15
 8000e9a:	d80a      	bhi.n	8000eb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	6879      	ldr	r1, [r7, #4]
 8000ea0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ea4:	f000 fd2f 	bl	8001906 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ea8:	4a06      	ldr	r2, [pc, #24]	; (8000ec4 <HAL_InitTick+0x5c>)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	e000      	b.n	8000eb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eb2:	2301      	movs	r3, #1
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	20000000 	.word	0x20000000
 8000ec0:	20000008 	.word	0x20000008
 8000ec4:	20000004 	.word	0x20000004

08000ec8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ecc:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <HAL_IncTick+0x20>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	4b06      	ldr	r3, [pc, #24]	; (8000eec <HAL_IncTick+0x24>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	4a04      	ldr	r2, [pc, #16]	; (8000eec <HAL_IncTick+0x24>)
 8000eda:	6013      	str	r3, [r2, #0]
}
 8000edc:	bf00      	nop
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	20000008 	.word	0x20000008
 8000eec:	200001f0 	.word	0x200001f0

08000ef0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ef4:	4b03      	ldr	r3, [pc, #12]	; (8000f04 <HAL_GetTick+0x14>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	200001f0 	.word	0x200001f0

08000f08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f10:	f7ff ffee 	bl	8000ef0 <HAL_GetTick>
 8000f14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f20:	d005      	beq.n	8000f2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f22:	4b0a      	ldr	r3, [pc, #40]	; (8000f4c <HAL_Delay+0x44>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	461a      	mov	r2, r3
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	4413      	add	r3, r2
 8000f2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f2e:	bf00      	nop
 8000f30:	f7ff ffde 	bl	8000ef0 <HAL_GetTick>
 8000f34:	4602      	mov	r2, r0
 8000f36:	68bb      	ldr	r3, [r7, #8]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	68fa      	ldr	r2, [r7, #12]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d8f7      	bhi.n	8000f30 <HAL_Delay+0x28>
  {
  }
}
 8000f40:	bf00      	nop
 8000f42:	bf00      	nop
 8000f44:	3710      	adds	r7, #16
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000008 	.word	0x20000008

08000f50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d101      	bne.n	8000f66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e033      	b.n	8000fce <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d109      	bne.n	8000f82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f7ff fd5e 	bl	8000a30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2200      	movs	r2, #0
 8000f78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f86:	f003 0310 	and.w	r3, r3, #16
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d118      	bne.n	8000fc0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f92:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f96:	f023 0302 	bic.w	r3, r3, #2
 8000f9a:	f043 0202 	orr.w	r2, r3, #2
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f000 fad8 	bl	8001558 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2200      	movs	r2, #0
 8000fac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb2:	f023 0303 	bic.w	r3, r3, #3
 8000fb6:	f043 0201 	orr.w	r2, r3, #1
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	641a      	str	r2, [r3, #64]	; 0x40
 8000fbe:	e001      	b.n	8000fc4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
	...

08000fd8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d101      	bne.n	8000ff2 <HAL_ADC_Start+0x1a>
 8000fee:	2302      	movs	r3, #2
 8000ff0:	e0b2      	b.n	8001158 <HAL_ADC_Start+0x180>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	f003 0301 	and.w	r3, r3, #1
 8001004:	2b01      	cmp	r3, #1
 8001006:	d018      	beq.n	800103a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	689a      	ldr	r2, [r3, #8]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f042 0201 	orr.w	r2, r2, #1
 8001016:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001018:	4b52      	ldr	r3, [pc, #328]	; (8001164 <HAL_ADC_Start+0x18c>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a52      	ldr	r2, [pc, #328]	; (8001168 <HAL_ADC_Start+0x190>)
 800101e:	fba2 2303 	umull	r2, r3, r2, r3
 8001022:	0c9a      	lsrs	r2, r3, #18
 8001024:	4613      	mov	r3, r2
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	4413      	add	r3, r2
 800102a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800102c:	e002      	b.n	8001034 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	3b01      	subs	r3, #1
 8001032:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d1f9      	bne.n	800102e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	f003 0301 	and.w	r3, r3, #1
 8001044:	2b01      	cmp	r3, #1
 8001046:	d17a      	bne.n	800113e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001050:	f023 0301 	bic.w	r3, r3, #1
 8001054:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001066:	2b00      	cmp	r3, #0
 8001068:	d007      	beq.n	800107a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001072:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800107e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001082:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001086:	d106      	bne.n	8001096 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800108c:	f023 0206 	bic.w	r2, r3, #6
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	645a      	str	r2, [r3, #68]	; 0x44
 8001094:	e002      	b.n	800109c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2200      	movs	r2, #0
 800109a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2200      	movs	r2, #0
 80010a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80010a4:	4b31      	ldr	r3, [pc, #196]	; (800116c <HAL_ADC_Start+0x194>)
 80010a6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80010b0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f003 031f 	and.w	r3, r3, #31
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d12a      	bne.n	8001114 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a2b      	ldr	r2, [pc, #172]	; (8001170 <HAL_ADC_Start+0x198>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d015      	beq.n	80010f4 <HAL_ADC_Start+0x11c>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a29      	ldr	r2, [pc, #164]	; (8001174 <HAL_ADC_Start+0x19c>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d105      	bne.n	80010de <HAL_ADC_Start+0x106>
 80010d2:	4b26      	ldr	r3, [pc, #152]	; (800116c <HAL_ADC_Start+0x194>)
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	f003 031f 	and.w	r3, r3, #31
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d00a      	beq.n	80010f4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a25      	ldr	r2, [pc, #148]	; (8001178 <HAL_ADC_Start+0x1a0>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d136      	bne.n	8001156 <HAL_ADC_Start+0x17e>
 80010e8:	4b20      	ldr	r3, [pc, #128]	; (800116c <HAL_ADC_Start+0x194>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f003 0310 	and.w	r3, r3, #16
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d130      	bne.n	8001156 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	689b      	ldr	r3, [r3, #8]
 80010fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d129      	bne.n	8001156 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	689a      	ldr	r2, [r3, #8]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001110:	609a      	str	r2, [r3, #8]
 8001112:	e020      	b.n	8001156 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a15      	ldr	r2, [pc, #84]	; (8001170 <HAL_ADC_Start+0x198>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d11b      	bne.n	8001156 <HAL_ADC_Start+0x17e>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d114      	bne.n	8001156 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	689a      	ldr	r2, [r3, #8]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	e00b      	b.n	8001156 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001142:	f043 0210 	orr.w	r2, r3, #16
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800114e:	f043 0201 	orr.w	r2, r3, #1
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001156:	2300      	movs	r3, #0
}
 8001158:	4618      	mov	r0, r3
 800115a:	3714      	adds	r7, #20
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	20000000 	.word	0x20000000
 8001168:	431bde83 	.word	0x431bde83
 800116c:	40012300 	.word	0x40012300
 8001170:	40012000 	.word	0x40012000
 8001174:	40012100 	.word	0x40012100
 8001178:	40012200 	.word	0x40012200

0800117c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800118a:	2b01      	cmp	r3, #1
 800118c:	d101      	bne.n	8001192 <HAL_ADC_Stop+0x16>
 800118e:	2302      	movs	r3, #2
 8001190:	e021      	b.n	80011d6 <HAL_ADC_Stop+0x5a>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2201      	movs	r2, #1
 8001196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	689a      	ldr	r2, [r3, #8]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f022 0201 	bic.w	r2, r2, #1
 80011a8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	f003 0301 	and.w	r3, r3, #1
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d109      	bne.n	80011cc <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011bc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80011c0:	f023 0301 	bic.w	r3, r3, #1
 80011c4:	f043 0201 	orr.w	r2, r3, #1
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2200      	movs	r2, #0
 80011d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80011d4:	2300      	movs	r3, #0
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr

080011e2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b084      	sub	sp, #16
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
 80011ea:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80011ec:	2300      	movs	r3, #0
 80011ee:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011fe:	d113      	bne.n	8001228 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800120a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800120e:	d10b      	bne.n	8001228 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001214:	f043 0220 	orr.w	r2, r3, #32
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2200      	movs	r2, #0
 8001220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001224:	2301      	movs	r3, #1
 8001226:	e063      	b.n	80012f0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001228:	f7ff fe62 	bl	8000ef0 <HAL_GetTick>
 800122c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800122e:	e021      	b.n	8001274 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001236:	d01d      	beq.n	8001274 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d007      	beq.n	800124e <HAL_ADC_PollForConversion+0x6c>
 800123e:	f7ff fe57 	bl	8000ef0 <HAL_GetTick>
 8001242:	4602      	mov	r2, r0
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	683a      	ldr	r2, [r7, #0]
 800124a:	429a      	cmp	r2, r3
 800124c:	d212      	bcs.n	8001274 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0302 	and.w	r3, r3, #2
 8001258:	2b02      	cmp	r3, #2
 800125a:	d00b      	beq.n	8001274 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001260:	f043 0204 	orr.w	r2, r3, #4
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8001270:	2303      	movs	r3, #3
 8001272:	e03d      	b.n	80012f0 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 0302 	and.w	r3, r3, #2
 800127e:	2b02      	cmp	r3, #2
 8001280:	d1d6      	bne.n	8001230 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f06f 0212 	mvn.w	r2, #18
 800128a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001290:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d123      	bne.n	80012ee <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d11f      	bne.n	80012ee <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012b4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d006      	beq.n	80012ca <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d111      	bne.n	80012ee <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d105      	bne.n	80012ee <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e6:	f043 0201 	orr.w	r2, r3, #1
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80012ee:	2300      	movs	r3, #0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001306:	4618      	mov	r0, r3
 8001308:	370c      	adds	r7, #12
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
	...

08001314 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800131e:	2300      	movs	r3, #0
 8001320:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001328:	2b01      	cmp	r3, #1
 800132a:	d101      	bne.n	8001330 <HAL_ADC_ConfigChannel+0x1c>
 800132c:	2302      	movs	r3, #2
 800132e:	e105      	b.n	800153c <HAL_ADC_ConfigChannel+0x228>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2201      	movs	r2, #1
 8001334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	2b09      	cmp	r3, #9
 800133e:	d925      	bls.n	800138c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	68d9      	ldr	r1, [r3, #12]
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	b29b      	uxth	r3, r3
 800134c:	461a      	mov	r2, r3
 800134e:	4613      	mov	r3, r2
 8001350:	005b      	lsls	r3, r3, #1
 8001352:	4413      	add	r3, r2
 8001354:	3b1e      	subs	r3, #30
 8001356:	2207      	movs	r2, #7
 8001358:	fa02 f303 	lsl.w	r3, r2, r3
 800135c:	43da      	mvns	r2, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	400a      	ands	r2, r1
 8001364:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	68d9      	ldr	r1, [r3, #12]
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	689a      	ldr	r2, [r3, #8]
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	b29b      	uxth	r3, r3
 8001376:	4618      	mov	r0, r3
 8001378:	4603      	mov	r3, r0
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	4403      	add	r3, r0
 800137e:	3b1e      	subs	r3, #30
 8001380:	409a      	lsls	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	430a      	orrs	r2, r1
 8001388:	60da      	str	r2, [r3, #12]
 800138a:	e022      	b.n	80013d2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	6919      	ldr	r1, [r3, #16]
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	b29b      	uxth	r3, r3
 8001398:	461a      	mov	r2, r3
 800139a:	4613      	mov	r3, r2
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	4413      	add	r3, r2
 80013a0:	2207      	movs	r2, #7
 80013a2:	fa02 f303 	lsl.w	r3, r2, r3
 80013a6:	43da      	mvns	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	400a      	ands	r2, r1
 80013ae:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	6919      	ldr	r1, [r3, #16]
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	689a      	ldr	r2, [r3, #8]
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	b29b      	uxth	r3, r3
 80013c0:	4618      	mov	r0, r3
 80013c2:	4603      	mov	r3, r0
 80013c4:	005b      	lsls	r3, r3, #1
 80013c6:	4403      	add	r3, r0
 80013c8:	409a      	lsls	r2, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	430a      	orrs	r2, r1
 80013d0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	2b06      	cmp	r3, #6
 80013d8:	d824      	bhi.n	8001424 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	685a      	ldr	r2, [r3, #4]
 80013e4:	4613      	mov	r3, r2
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	4413      	add	r3, r2
 80013ea:	3b05      	subs	r3, #5
 80013ec:	221f      	movs	r2, #31
 80013ee:	fa02 f303 	lsl.w	r3, r2, r3
 80013f2:	43da      	mvns	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	400a      	ands	r2, r1
 80013fa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	b29b      	uxth	r3, r3
 8001408:	4618      	mov	r0, r3
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	685a      	ldr	r2, [r3, #4]
 800140e:	4613      	mov	r3, r2
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	4413      	add	r3, r2
 8001414:	3b05      	subs	r3, #5
 8001416:	fa00 f203 	lsl.w	r2, r0, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	430a      	orrs	r2, r1
 8001420:	635a      	str	r2, [r3, #52]	; 0x34
 8001422:	e04c      	b.n	80014be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	2b0c      	cmp	r3, #12
 800142a:	d824      	bhi.n	8001476 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	685a      	ldr	r2, [r3, #4]
 8001436:	4613      	mov	r3, r2
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	4413      	add	r3, r2
 800143c:	3b23      	subs	r3, #35	; 0x23
 800143e:	221f      	movs	r2, #31
 8001440:	fa02 f303 	lsl.w	r3, r2, r3
 8001444:	43da      	mvns	r2, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	400a      	ands	r2, r1
 800144c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	b29b      	uxth	r3, r3
 800145a:	4618      	mov	r0, r3
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685a      	ldr	r2, [r3, #4]
 8001460:	4613      	mov	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	4413      	add	r3, r2
 8001466:	3b23      	subs	r3, #35	; 0x23
 8001468:	fa00 f203 	lsl.w	r2, r0, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	430a      	orrs	r2, r1
 8001472:	631a      	str	r2, [r3, #48]	; 0x30
 8001474:	e023      	b.n	80014be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	685a      	ldr	r2, [r3, #4]
 8001480:	4613      	mov	r3, r2
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	4413      	add	r3, r2
 8001486:	3b41      	subs	r3, #65	; 0x41
 8001488:	221f      	movs	r2, #31
 800148a:	fa02 f303 	lsl.w	r3, r2, r3
 800148e:	43da      	mvns	r2, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	400a      	ands	r2, r1
 8001496:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	4618      	mov	r0, r3
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	685a      	ldr	r2, [r3, #4]
 80014aa:	4613      	mov	r3, r2
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	4413      	add	r3, r2
 80014b0:	3b41      	subs	r3, #65	; 0x41
 80014b2:	fa00 f203 	lsl.w	r2, r0, r3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	430a      	orrs	r2, r1
 80014bc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80014be:	4b22      	ldr	r3, [pc, #136]	; (8001548 <HAL_ADC_ConfigChannel+0x234>)
 80014c0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a21      	ldr	r2, [pc, #132]	; (800154c <HAL_ADC_ConfigChannel+0x238>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d109      	bne.n	80014e0 <HAL_ADC_ConfigChannel+0x1cc>
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2b12      	cmp	r3, #18
 80014d2:	d105      	bne.n	80014e0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a19      	ldr	r2, [pc, #100]	; (800154c <HAL_ADC_ConfigChannel+0x238>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d123      	bne.n	8001532 <HAL_ADC_ConfigChannel+0x21e>
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2b10      	cmp	r3, #16
 80014f0:	d003      	beq.n	80014fa <HAL_ADC_ConfigChannel+0x1e6>
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2b11      	cmp	r3, #17
 80014f8:	d11b      	bne.n	8001532 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2b10      	cmp	r3, #16
 800150c:	d111      	bne.n	8001532 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800150e:	4b10      	ldr	r3, [pc, #64]	; (8001550 <HAL_ADC_ConfigChannel+0x23c>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a10      	ldr	r2, [pc, #64]	; (8001554 <HAL_ADC_ConfigChannel+0x240>)
 8001514:	fba2 2303 	umull	r2, r3, r2, r3
 8001518:	0c9a      	lsrs	r2, r3, #18
 800151a:	4613      	mov	r3, r2
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	4413      	add	r3, r2
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001524:	e002      	b.n	800152c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	3b01      	subs	r3, #1
 800152a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1f9      	bne.n	8001526 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2200      	movs	r2, #0
 8001536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800153a:	2300      	movs	r3, #0
}
 800153c:	4618      	mov	r0, r3
 800153e:	3714      	adds	r7, #20
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr
 8001548:	40012300 	.word	0x40012300
 800154c:	40012000 	.word	0x40012000
 8001550:	20000000 	.word	0x20000000
 8001554:	431bde83 	.word	0x431bde83

08001558 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001560:	4b79      	ldr	r3, [pc, #484]	; (8001748 <ADC_Init+0x1f0>)
 8001562:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	685a      	ldr	r2, [r3, #4]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	431a      	orrs	r2, r3
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	685a      	ldr	r2, [r3, #4]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800158c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	6859      	ldr	r1, [r3, #4]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	691b      	ldr	r3, [r3, #16]
 8001598:	021a      	lsls	r2, r3, #8
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	430a      	orrs	r2, r1
 80015a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	685a      	ldr	r2, [r3, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80015b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	6859      	ldr	r1, [r3, #4]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689a      	ldr	r2, [r3, #8]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	430a      	orrs	r2, r1
 80015c2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	689a      	ldr	r2, [r3, #8]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	6899      	ldr	r1, [r3, #8]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	68da      	ldr	r2, [r3, #12]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	430a      	orrs	r2, r1
 80015e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ea:	4a58      	ldr	r2, [pc, #352]	; (800174c <ADC_Init+0x1f4>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d022      	beq.n	8001636 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	689a      	ldr	r2, [r3, #8]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80015fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	6899      	ldr	r1, [r3, #8]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	430a      	orrs	r2, r1
 8001610:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	689a      	ldr	r2, [r3, #8]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001620:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	6899      	ldr	r1, [r3, #8]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	430a      	orrs	r2, r1
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	e00f      	b.n	8001656 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	689a      	ldr	r2, [r3, #8]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001644:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	689a      	ldr	r2, [r3, #8]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001654:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	689a      	ldr	r2, [r3, #8]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f022 0202 	bic.w	r2, r2, #2
 8001664:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	6899      	ldr	r1, [r3, #8]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	7e1b      	ldrb	r3, [r3, #24]
 8001670:	005a      	lsls	r2, r3, #1
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	430a      	orrs	r2, r1
 8001678:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d01b      	beq.n	80016bc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	685a      	ldr	r2, [r3, #4]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001692:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	685a      	ldr	r2, [r3, #4]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80016a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	6859      	ldr	r1, [r3, #4]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ae:	3b01      	subs	r3, #1
 80016b0:	035a      	lsls	r2, r3, #13
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	430a      	orrs	r2, r1
 80016b8:	605a      	str	r2, [r3, #4]
 80016ba:	e007      	b.n	80016cc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	685a      	ldr	r2, [r3, #4]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80016da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	69db      	ldr	r3, [r3, #28]
 80016e6:	3b01      	subs	r3, #1
 80016e8:	051a      	lsls	r2, r3, #20
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	430a      	orrs	r2, r1
 80016f0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	689a      	ldr	r2, [r3, #8]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001700:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	6899      	ldr	r1, [r3, #8]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800170e:	025a      	lsls	r2, r3, #9
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	430a      	orrs	r2, r1
 8001716:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	689a      	ldr	r2, [r3, #8]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001726:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	6899      	ldr	r1, [r3, #8]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	695b      	ldr	r3, [r3, #20]
 8001732:	029a      	lsls	r2, r3, #10
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	430a      	orrs	r2, r1
 800173a:	609a      	str	r2, [r3, #8]
}
 800173c:	bf00      	nop
 800173e:	3714      	adds	r7, #20
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr
 8001748:	40012300 	.word	0x40012300
 800174c:	0f000001 	.word	0x0f000001

08001750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	f003 0307 	and.w	r3, r3, #7
 800175e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001760:	4b0c      	ldr	r3, [pc, #48]	; (8001794 <__NVIC_SetPriorityGrouping+0x44>)
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001766:	68ba      	ldr	r2, [r7, #8]
 8001768:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800176c:	4013      	ands	r3, r2
 800176e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001778:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800177c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001782:	4a04      	ldr	r2, [pc, #16]	; (8001794 <__NVIC_SetPriorityGrouping+0x44>)
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	60d3      	str	r3, [r2, #12]
}
 8001788:	bf00      	nop
 800178a:	3714      	adds	r7, #20
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr
 8001794:	e000ed00 	.word	0xe000ed00

08001798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800179c:	4b04      	ldr	r3, [pc, #16]	; (80017b0 <__NVIC_GetPriorityGrouping+0x18>)
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	0a1b      	lsrs	r3, r3, #8
 80017a2:	f003 0307 	and.w	r3, r3, #7
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	e000ed00 	.word	0xe000ed00

080017b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	db0b      	blt.n	80017de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	f003 021f 	and.w	r2, r3, #31
 80017cc:	4907      	ldr	r1, [pc, #28]	; (80017ec <__NVIC_EnableIRQ+0x38>)
 80017ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d2:	095b      	lsrs	r3, r3, #5
 80017d4:	2001      	movs	r0, #1
 80017d6:	fa00 f202 	lsl.w	r2, r0, r2
 80017da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017de:	bf00      	nop
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	e000e100 	.word	0xe000e100

080017f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	6039      	str	r1, [r7, #0]
 80017fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001800:	2b00      	cmp	r3, #0
 8001802:	db0a      	blt.n	800181a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	b2da      	uxtb	r2, r3
 8001808:	490c      	ldr	r1, [pc, #48]	; (800183c <__NVIC_SetPriority+0x4c>)
 800180a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180e:	0112      	lsls	r2, r2, #4
 8001810:	b2d2      	uxtb	r2, r2
 8001812:	440b      	add	r3, r1
 8001814:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001818:	e00a      	b.n	8001830 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	b2da      	uxtb	r2, r3
 800181e:	4908      	ldr	r1, [pc, #32]	; (8001840 <__NVIC_SetPriority+0x50>)
 8001820:	79fb      	ldrb	r3, [r7, #7]
 8001822:	f003 030f 	and.w	r3, r3, #15
 8001826:	3b04      	subs	r3, #4
 8001828:	0112      	lsls	r2, r2, #4
 800182a:	b2d2      	uxtb	r2, r2
 800182c:	440b      	add	r3, r1
 800182e:	761a      	strb	r2, [r3, #24]
}
 8001830:	bf00      	nop
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr
 800183c:	e000e100 	.word	0xe000e100
 8001840:	e000ed00 	.word	0xe000ed00

08001844 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001844:	b480      	push	{r7}
 8001846:	b089      	sub	sp, #36	; 0x24
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	f003 0307 	and.w	r3, r3, #7
 8001856:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	f1c3 0307 	rsb	r3, r3, #7
 800185e:	2b04      	cmp	r3, #4
 8001860:	bf28      	it	cs
 8001862:	2304      	movcs	r3, #4
 8001864:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	3304      	adds	r3, #4
 800186a:	2b06      	cmp	r3, #6
 800186c:	d902      	bls.n	8001874 <NVIC_EncodePriority+0x30>
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	3b03      	subs	r3, #3
 8001872:	e000      	b.n	8001876 <NVIC_EncodePriority+0x32>
 8001874:	2300      	movs	r3, #0
 8001876:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001878:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	fa02 f303 	lsl.w	r3, r2, r3
 8001882:	43da      	mvns	r2, r3
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	401a      	ands	r2, r3
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800188c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	fa01 f303 	lsl.w	r3, r1, r3
 8001896:	43d9      	mvns	r1, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800189c:	4313      	orrs	r3, r2
         );
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3724      	adds	r7, #36	; 0x24
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
	...

080018ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	3b01      	subs	r3, #1
 80018b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018bc:	d301      	bcc.n	80018c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018be:	2301      	movs	r3, #1
 80018c0:	e00f      	b.n	80018e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018c2:	4a0a      	ldr	r2, [pc, #40]	; (80018ec <SysTick_Config+0x40>)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ca:	210f      	movs	r1, #15
 80018cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80018d0:	f7ff ff8e 	bl	80017f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018d4:	4b05      	ldr	r3, [pc, #20]	; (80018ec <SysTick_Config+0x40>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018da:	4b04      	ldr	r3, [pc, #16]	; (80018ec <SysTick_Config+0x40>)
 80018dc:	2207      	movs	r2, #7
 80018de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	e000e010 	.word	0xe000e010

080018f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f7ff ff29 	bl	8001750 <__NVIC_SetPriorityGrouping>
}
 80018fe:	bf00      	nop
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001906:	b580      	push	{r7, lr}
 8001908:	b086      	sub	sp, #24
 800190a:	af00      	add	r7, sp, #0
 800190c:	4603      	mov	r3, r0
 800190e:	60b9      	str	r1, [r7, #8]
 8001910:	607a      	str	r2, [r7, #4]
 8001912:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001914:	2300      	movs	r3, #0
 8001916:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001918:	f7ff ff3e 	bl	8001798 <__NVIC_GetPriorityGrouping>
 800191c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	68b9      	ldr	r1, [r7, #8]
 8001922:	6978      	ldr	r0, [r7, #20]
 8001924:	f7ff ff8e 	bl	8001844 <NVIC_EncodePriority>
 8001928:	4602      	mov	r2, r0
 800192a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800192e:	4611      	mov	r1, r2
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff ff5d 	bl	80017f0 <__NVIC_SetPriority>
}
 8001936:	bf00      	nop
 8001938:	3718      	adds	r7, #24
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b082      	sub	sp, #8
 8001942:	af00      	add	r7, sp, #0
 8001944:	4603      	mov	r3, r0
 8001946:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff ff31 	bl	80017b4 <__NVIC_EnableIRQ>
}
 8001952:	bf00      	nop
 8001954:	3708      	adds	r7, #8
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}

0800195a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800195a:	b580      	push	{r7, lr}
 800195c:	b082      	sub	sp, #8
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f7ff ffa2 	bl	80018ac <SysTick_Config>
 8001968:	4603      	mov	r3, r0
}
 800196a:	4618      	mov	r0, r3
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
	...

08001974 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001974:	b480      	push	{r7}
 8001976:	b089      	sub	sp, #36	; 0x24
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800197e:	2300      	movs	r3, #0
 8001980:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001986:	2300      	movs	r3, #0
 8001988:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800198a:	2300      	movs	r3, #0
 800198c:	61fb      	str	r3, [r7, #28]
 800198e:	e16b      	b.n	8001c68 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001990:	2201      	movs	r2, #1
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	fa02 f303 	lsl.w	r3, r2, r3
 8001998:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	697a      	ldr	r2, [r7, #20]
 80019a0:	4013      	ands	r3, r2
 80019a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019a4:	693a      	ldr	r2, [r7, #16]
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	f040 815a 	bne.w	8001c62 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f003 0303 	and.w	r3, r3, #3
 80019b6:	2b01      	cmp	r3, #1
 80019b8:	d005      	beq.n	80019c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d130      	bne.n	8001a28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	2203      	movs	r2, #3
 80019d2:	fa02 f303 	lsl.w	r3, r2, r3
 80019d6:	43db      	mvns	r3, r3
 80019d8:	69ba      	ldr	r2, [r7, #24]
 80019da:	4013      	ands	r3, r2
 80019dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	68da      	ldr	r2, [r3, #12]
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	69ba      	ldr	r2, [r7, #24]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019fc:	2201      	movs	r2, #1
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	fa02 f303 	lsl.w	r3, r2, r3
 8001a04:	43db      	mvns	r3, r3
 8001a06:	69ba      	ldr	r2, [r7, #24]
 8001a08:	4013      	ands	r3, r2
 8001a0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	091b      	lsrs	r3, r3, #4
 8001a12:	f003 0201 	and.w	r2, r3, #1
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1c:	69ba      	ldr	r2, [r7, #24]
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	69ba      	ldr	r2, [r7, #24]
 8001a26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f003 0303 	and.w	r3, r3, #3
 8001a30:	2b03      	cmp	r3, #3
 8001a32:	d017      	beq.n	8001a64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	2203      	movs	r2, #3
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	43db      	mvns	r3, r3
 8001a46:	69ba      	ldr	r2, [r7, #24]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	689a      	ldr	r2, [r3, #8]
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	69ba      	ldr	r2, [r7, #24]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	69ba      	ldr	r2, [r7, #24]
 8001a62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f003 0303 	and.w	r3, r3, #3
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d123      	bne.n	8001ab8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	08da      	lsrs	r2, r3, #3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	3208      	adds	r2, #8
 8001a78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	f003 0307 	and.w	r3, r3, #7
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	220f      	movs	r2, #15
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	43db      	mvns	r3, r3
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	4013      	ands	r3, r2
 8001a92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	691a      	ldr	r2, [r3, #16]
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	f003 0307 	and.w	r3, r3, #7
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	08da      	lsrs	r2, r3, #3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	3208      	adds	r2, #8
 8001ab2:	69b9      	ldr	r1, [r7, #24]
 8001ab4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	2203      	movs	r2, #3
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	43db      	mvns	r3, r3
 8001aca:	69ba      	ldr	r2, [r7, #24]
 8001acc:	4013      	ands	r3, r2
 8001ace:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f003 0203 	and.w	r2, r3, #3
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae0:	69ba      	ldr	r2, [r7, #24]
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	69ba      	ldr	r2, [r7, #24]
 8001aea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	f000 80b4 	beq.w	8001c62 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	60fb      	str	r3, [r7, #12]
 8001afe:	4b60      	ldr	r3, [pc, #384]	; (8001c80 <HAL_GPIO_Init+0x30c>)
 8001b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b02:	4a5f      	ldr	r2, [pc, #380]	; (8001c80 <HAL_GPIO_Init+0x30c>)
 8001b04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b08:	6453      	str	r3, [r2, #68]	; 0x44
 8001b0a:	4b5d      	ldr	r3, [pc, #372]	; (8001c80 <HAL_GPIO_Init+0x30c>)
 8001b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b16:	4a5b      	ldr	r2, [pc, #364]	; (8001c84 <HAL_GPIO_Init+0x310>)
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	089b      	lsrs	r3, r3, #2
 8001b1c:	3302      	adds	r3, #2
 8001b1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	f003 0303 	and.w	r3, r3, #3
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	220f      	movs	r2, #15
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	43db      	mvns	r3, r3
 8001b34:	69ba      	ldr	r2, [r7, #24]
 8001b36:	4013      	ands	r3, r2
 8001b38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4a52      	ldr	r2, [pc, #328]	; (8001c88 <HAL_GPIO_Init+0x314>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d02b      	beq.n	8001b9a <HAL_GPIO_Init+0x226>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a51      	ldr	r2, [pc, #324]	; (8001c8c <HAL_GPIO_Init+0x318>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d025      	beq.n	8001b96 <HAL_GPIO_Init+0x222>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4a50      	ldr	r2, [pc, #320]	; (8001c90 <HAL_GPIO_Init+0x31c>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d01f      	beq.n	8001b92 <HAL_GPIO_Init+0x21e>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	4a4f      	ldr	r2, [pc, #316]	; (8001c94 <HAL_GPIO_Init+0x320>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d019      	beq.n	8001b8e <HAL_GPIO_Init+0x21a>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4a4e      	ldr	r2, [pc, #312]	; (8001c98 <HAL_GPIO_Init+0x324>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d013      	beq.n	8001b8a <HAL_GPIO_Init+0x216>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4a4d      	ldr	r2, [pc, #308]	; (8001c9c <HAL_GPIO_Init+0x328>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d00d      	beq.n	8001b86 <HAL_GPIO_Init+0x212>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4a4c      	ldr	r2, [pc, #304]	; (8001ca0 <HAL_GPIO_Init+0x32c>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d007      	beq.n	8001b82 <HAL_GPIO_Init+0x20e>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4a4b      	ldr	r2, [pc, #300]	; (8001ca4 <HAL_GPIO_Init+0x330>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d101      	bne.n	8001b7e <HAL_GPIO_Init+0x20a>
 8001b7a:	2307      	movs	r3, #7
 8001b7c:	e00e      	b.n	8001b9c <HAL_GPIO_Init+0x228>
 8001b7e:	2308      	movs	r3, #8
 8001b80:	e00c      	b.n	8001b9c <HAL_GPIO_Init+0x228>
 8001b82:	2306      	movs	r3, #6
 8001b84:	e00a      	b.n	8001b9c <HAL_GPIO_Init+0x228>
 8001b86:	2305      	movs	r3, #5
 8001b88:	e008      	b.n	8001b9c <HAL_GPIO_Init+0x228>
 8001b8a:	2304      	movs	r3, #4
 8001b8c:	e006      	b.n	8001b9c <HAL_GPIO_Init+0x228>
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e004      	b.n	8001b9c <HAL_GPIO_Init+0x228>
 8001b92:	2302      	movs	r3, #2
 8001b94:	e002      	b.n	8001b9c <HAL_GPIO_Init+0x228>
 8001b96:	2301      	movs	r3, #1
 8001b98:	e000      	b.n	8001b9c <HAL_GPIO_Init+0x228>
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	69fa      	ldr	r2, [r7, #28]
 8001b9e:	f002 0203 	and.w	r2, r2, #3
 8001ba2:	0092      	lsls	r2, r2, #2
 8001ba4:	4093      	lsls	r3, r2
 8001ba6:	69ba      	ldr	r2, [r7, #24]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bac:	4935      	ldr	r1, [pc, #212]	; (8001c84 <HAL_GPIO_Init+0x310>)
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	089b      	lsrs	r3, r3, #2
 8001bb2:	3302      	adds	r3, #2
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bba:	4b3b      	ldr	r3, [pc, #236]	; (8001ca8 <HAL_GPIO_Init+0x334>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	43db      	mvns	r3, r3
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d003      	beq.n	8001bde <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001bd6:	69ba      	ldr	r2, [r7, #24]
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001bde:	4a32      	ldr	r2, [pc, #200]	; (8001ca8 <HAL_GPIO_Init+0x334>)
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001be4:	4b30      	ldr	r3, [pc, #192]	; (8001ca8 <HAL_GPIO_Init+0x334>)
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	43db      	mvns	r3, r3
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d003      	beq.n	8001c08 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c08:	4a27      	ldr	r2, [pc, #156]	; (8001ca8 <HAL_GPIO_Init+0x334>)
 8001c0a:	69bb      	ldr	r3, [r7, #24]
 8001c0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c0e:	4b26      	ldr	r3, [pc, #152]	; (8001ca8 <HAL_GPIO_Init+0x334>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	43db      	mvns	r3, r3
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d003      	beq.n	8001c32 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001c2a:	69ba      	ldr	r2, [r7, #24]
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c32:	4a1d      	ldr	r2, [pc, #116]	; (8001ca8 <HAL_GPIO_Init+0x334>)
 8001c34:	69bb      	ldr	r3, [r7, #24]
 8001c36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c38:	4b1b      	ldr	r3, [pc, #108]	; (8001ca8 <HAL_GPIO_Init+0x334>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	43db      	mvns	r3, r3
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4013      	ands	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d003      	beq.n	8001c5c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c5c:	4a12      	ldr	r2, [pc, #72]	; (8001ca8 <HAL_GPIO_Init+0x334>)
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	3301      	adds	r3, #1
 8001c66:	61fb      	str	r3, [r7, #28]
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	2b0f      	cmp	r3, #15
 8001c6c:	f67f ae90 	bls.w	8001990 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c70:	bf00      	nop
 8001c72:	bf00      	nop
 8001c74:	3724      	adds	r7, #36	; 0x24
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	40023800 	.word	0x40023800
 8001c84:	40013800 	.word	0x40013800
 8001c88:	40020000 	.word	0x40020000
 8001c8c:	40020400 	.word	0x40020400
 8001c90:	40020800 	.word	0x40020800
 8001c94:	40020c00 	.word	0x40020c00
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	40021400 	.word	0x40021400
 8001ca0:	40021800 	.word	0x40021800
 8001ca4:	40021c00 	.word	0x40021c00
 8001ca8:	40013c00 	.word	0x40013c00

08001cac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	807b      	strh	r3, [r7, #2]
 8001cb8:	4613      	mov	r3, r2
 8001cba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cbc:	787b      	ldrb	r3, [r7, #1]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d003      	beq.n	8001cca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cc2:	887a      	ldrh	r2, [r7, #2]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001cc8:	e003      	b.n	8001cd2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001cca:	887b      	ldrh	r3, [r7, #2]
 8001ccc:	041a      	lsls	r2, r3, #16
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	619a      	str	r2, [r3, #24]
}
 8001cd2:	bf00      	nop
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001cde:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ce0:	b08f      	sub	sp, #60	; 0x3c
 8001ce2:	af0a      	add	r7, sp, #40	; 0x28
 8001ce4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d101      	bne.n	8001cf0 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	e054      	b.n	8001d9a <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d106      	bne.n	8001d10 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f006 f854 	bl	8007db8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2203      	movs	r2, #3
 8001d14:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d102      	bne.n	8001d2a <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2200      	movs	r2, #0
 8001d28:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f003 f883 	bl	8004e3a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	603b      	str	r3, [r7, #0]
 8001d3a:	687e      	ldr	r6, [r7, #4]
 8001d3c:	466d      	mov	r5, sp
 8001d3e:	f106 0410 	add.w	r4, r6, #16
 8001d42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d4a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d4e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001d52:	1d33      	adds	r3, r6, #4
 8001d54:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d56:	6838      	ldr	r0, [r7, #0]
 8001d58:	f002 fffd 	bl	8004d56 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	2101      	movs	r1, #1
 8001d62:	4618      	mov	r0, r3
 8001d64:	f003 f87a 	bl	8004e5c <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	603b      	str	r3, [r7, #0]
 8001d6e:	687e      	ldr	r6, [r7, #4]
 8001d70:	466d      	mov	r5, sp
 8001d72:	f106 0410 	add.w	r4, r6, #16
 8001d76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d7c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d7e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d82:	e885 0003 	stmia.w	r5, {r0, r1}
 8001d86:	1d33      	adds	r3, r6, #4
 8001d88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d8a:	6838      	ldr	r0, [r7, #0]
 8001d8c:	f003 fa02 	bl	8005194 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001d98:	2300      	movs	r3, #0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3714      	adds	r7, #20
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001da2 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001da2:	b590      	push	{r4, r7, lr}
 8001da4:	b089      	sub	sp, #36	; 0x24
 8001da6:	af04      	add	r7, sp, #16
 8001da8:	6078      	str	r0, [r7, #4]
 8001daa:	4608      	mov	r0, r1
 8001dac:	4611      	mov	r1, r2
 8001dae:	461a      	mov	r2, r3
 8001db0:	4603      	mov	r3, r0
 8001db2:	70fb      	strb	r3, [r7, #3]
 8001db4:	460b      	mov	r3, r1
 8001db6:	70bb      	strb	r3, [r7, #2]
 8001db8:	4613      	mov	r3, r2
 8001dba:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d101      	bne.n	8001dca <HAL_HCD_HC_Init+0x28>
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	e076      	b.n	8001eb8 <HAL_HCD_HC_Init+0x116>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2201      	movs	r2, #1
 8001dce:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8001dd2:	78fb      	ldrb	r3, [r7, #3]
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	212c      	movs	r1, #44	; 0x2c
 8001dd8:	fb01 f303 	mul.w	r3, r1, r3
 8001ddc:	4413      	add	r3, r2
 8001dde:	333d      	adds	r3, #61	; 0x3d
 8001de0:	2200      	movs	r2, #0
 8001de2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001de4:	78fb      	ldrb	r3, [r7, #3]
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	212c      	movs	r1, #44	; 0x2c
 8001dea:	fb01 f303 	mul.w	r3, r1, r3
 8001dee:	4413      	add	r3, r2
 8001df0:	3338      	adds	r3, #56	; 0x38
 8001df2:	787a      	ldrb	r2, [r7, #1]
 8001df4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001df6:	78fb      	ldrb	r3, [r7, #3]
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	212c      	movs	r1, #44	; 0x2c
 8001dfc:	fb01 f303 	mul.w	r3, r1, r3
 8001e00:	4413      	add	r3, r2
 8001e02:	3340      	adds	r3, #64	; 0x40
 8001e04:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001e06:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001e08:	78fb      	ldrb	r3, [r7, #3]
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	212c      	movs	r1, #44	; 0x2c
 8001e0e:	fb01 f303 	mul.w	r3, r1, r3
 8001e12:	4413      	add	r3, r2
 8001e14:	3339      	adds	r3, #57	; 0x39
 8001e16:	78fa      	ldrb	r2, [r7, #3]
 8001e18:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001e1a:	78fb      	ldrb	r3, [r7, #3]
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	212c      	movs	r1, #44	; 0x2c
 8001e20:	fb01 f303 	mul.w	r3, r1, r3
 8001e24:	4413      	add	r3, r2
 8001e26:	333f      	adds	r3, #63	; 0x3f
 8001e28:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001e2c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001e2e:	78fb      	ldrb	r3, [r7, #3]
 8001e30:	78ba      	ldrb	r2, [r7, #2]
 8001e32:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001e36:	b2d0      	uxtb	r0, r2
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	212c      	movs	r1, #44	; 0x2c
 8001e3c:	fb01 f303 	mul.w	r3, r1, r3
 8001e40:	4413      	add	r3, r2
 8001e42:	333a      	adds	r3, #58	; 0x3a
 8001e44:	4602      	mov	r2, r0
 8001e46:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001e48:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	da09      	bge.n	8001e64 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001e50:	78fb      	ldrb	r3, [r7, #3]
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	212c      	movs	r1, #44	; 0x2c
 8001e56:	fb01 f303 	mul.w	r3, r1, r3
 8001e5a:	4413      	add	r3, r2
 8001e5c:	333b      	adds	r3, #59	; 0x3b
 8001e5e:	2201      	movs	r2, #1
 8001e60:	701a      	strb	r2, [r3, #0]
 8001e62:	e008      	b.n	8001e76 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001e64:	78fb      	ldrb	r3, [r7, #3]
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	212c      	movs	r1, #44	; 0x2c
 8001e6a:	fb01 f303 	mul.w	r3, r1, r3
 8001e6e:	4413      	add	r3, r2
 8001e70:	333b      	adds	r3, #59	; 0x3b
 8001e72:	2200      	movs	r2, #0
 8001e74:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001e76:	78fb      	ldrb	r3, [r7, #3]
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	212c      	movs	r1, #44	; 0x2c
 8001e7c:	fb01 f303 	mul.w	r3, r1, r3
 8001e80:	4413      	add	r3, r2
 8001e82:	333c      	adds	r3, #60	; 0x3c
 8001e84:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001e88:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6818      	ldr	r0, [r3, #0]
 8001e8e:	787c      	ldrb	r4, [r7, #1]
 8001e90:	78ba      	ldrb	r2, [r7, #2]
 8001e92:	78f9      	ldrb	r1, [r7, #3]
 8001e94:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001e96:	9302      	str	r3, [sp, #8]
 8001e98:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001e9c:	9301      	str	r3, [sp, #4]
 8001e9e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001ea2:	9300      	str	r3, [sp, #0]
 8001ea4:	4623      	mov	r3, r4
 8001ea6:	f003 fafb 	bl	80054a0 <USB_HC_Init>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001eb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3714      	adds	r7, #20
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd90      	pop	{r4, r7, pc}

08001ec0 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	460b      	mov	r3, r1
 8001eca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d101      	bne.n	8001ede <HAL_HCD_HC_Halt+0x1e>
 8001eda:	2302      	movs	r3, #2
 8001edc:	e00f      	b.n	8001efe <HAL_HCD_HC_Halt+0x3e>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	78fa      	ldrb	r2, [r7, #3]
 8001eec:	4611      	mov	r1, r2
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f003 fd4b 	bl	800598a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
	...

08001f08 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	4608      	mov	r0, r1
 8001f12:	4611      	mov	r1, r2
 8001f14:	461a      	mov	r2, r3
 8001f16:	4603      	mov	r3, r0
 8001f18:	70fb      	strb	r3, [r7, #3]
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	70bb      	strb	r3, [r7, #2]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001f22:	78fb      	ldrb	r3, [r7, #3]
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	212c      	movs	r1, #44	; 0x2c
 8001f28:	fb01 f303 	mul.w	r3, r1, r3
 8001f2c:	4413      	add	r3, r2
 8001f2e:	333b      	adds	r3, #59	; 0x3b
 8001f30:	78ba      	ldrb	r2, [r7, #2]
 8001f32:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001f34:	78fb      	ldrb	r3, [r7, #3]
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	212c      	movs	r1, #44	; 0x2c
 8001f3a:	fb01 f303 	mul.w	r3, r1, r3
 8001f3e:	4413      	add	r3, r2
 8001f40:	333f      	adds	r3, #63	; 0x3f
 8001f42:	787a      	ldrb	r2, [r7, #1]
 8001f44:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001f46:	7c3b      	ldrb	r3, [r7, #16]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d112      	bne.n	8001f72 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001f4c:	78fb      	ldrb	r3, [r7, #3]
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	212c      	movs	r1, #44	; 0x2c
 8001f52:	fb01 f303 	mul.w	r3, r1, r3
 8001f56:	4413      	add	r3, r2
 8001f58:	3342      	adds	r3, #66	; 0x42
 8001f5a:	2203      	movs	r2, #3
 8001f5c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001f5e:	78fb      	ldrb	r3, [r7, #3]
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	212c      	movs	r1, #44	; 0x2c
 8001f64:	fb01 f303 	mul.w	r3, r1, r3
 8001f68:	4413      	add	r3, r2
 8001f6a:	333d      	adds	r3, #61	; 0x3d
 8001f6c:	7f3a      	ldrb	r2, [r7, #28]
 8001f6e:	701a      	strb	r2, [r3, #0]
 8001f70:	e008      	b.n	8001f84 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001f72:	78fb      	ldrb	r3, [r7, #3]
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	212c      	movs	r1, #44	; 0x2c
 8001f78:	fb01 f303 	mul.w	r3, r1, r3
 8001f7c:	4413      	add	r3, r2
 8001f7e:	3342      	adds	r3, #66	; 0x42
 8001f80:	2202      	movs	r2, #2
 8001f82:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001f84:	787b      	ldrb	r3, [r7, #1]
 8001f86:	2b03      	cmp	r3, #3
 8001f88:	f200 80c6 	bhi.w	8002118 <HAL_HCD_HC_SubmitRequest+0x210>
 8001f8c:	a201      	add	r2, pc, #4	; (adr r2, 8001f94 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f92:	bf00      	nop
 8001f94:	08001fa5 	.word	0x08001fa5
 8001f98:	08002105 	.word	0x08002105
 8001f9c:	08002009 	.word	0x08002009
 8001fa0:	08002087 	.word	0x08002087
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001fa4:	7c3b      	ldrb	r3, [r7, #16]
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	f040 80b8 	bne.w	800211c <HAL_HCD_HC_SubmitRequest+0x214>
 8001fac:	78bb      	ldrb	r3, [r7, #2]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	f040 80b4 	bne.w	800211c <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001fb4:	8b3b      	ldrh	r3, [r7, #24]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d108      	bne.n	8001fcc <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001fba:	78fb      	ldrb	r3, [r7, #3]
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	212c      	movs	r1, #44	; 0x2c
 8001fc0:	fb01 f303 	mul.w	r3, r1, r3
 8001fc4:	4413      	add	r3, r2
 8001fc6:	3355      	adds	r3, #85	; 0x55
 8001fc8:	2201      	movs	r2, #1
 8001fca:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001fcc:	78fb      	ldrb	r3, [r7, #3]
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	212c      	movs	r1, #44	; 0x2c
 8001fd2:	fb01 f303 	mul.w	r3, r1, r3
 8001fd6:	4413      	add	r3, r2
 8001fd8:	3355      	adds	r3, #85	; 0x55
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d109      	bne.n	8001ff4 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001fe0:	78fb      	ldrb	r3, [r7, #3]
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	212c      	movs	r1, #44	; 0x2c
 8001fe6:	fb01 f303 	mul.w	r3, r1, r3
 8001fea:	4413      	add	r3, r2
 8001fec:	3342      	adds	r3, #66	; 0x42
 8001fee:	2200      	movs	r2, #0
 8001ff0:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001ff2:	e093      	b.n	800211c <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ff4:	78fb      	ldrb	r3, [r7, #3]
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	212c      	movs	r1, #44	; 0x2c
 8001ffa:	fb01 f303 	mul.w	r3, r1, r3
 8001ffe:	4413      	add	r3, r2
 8002000:	3342      	adds	r3, #66	; 0x42
 8002002:	2202      	movs	r2, #2
 8002004:	701a      	strb	r2, [r3, #0]
      break;
 8002006:	e089      	b.n	800211c <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002008:	78bb      	ldrb	r3, [r7, #2]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d11d      	bne.n	800204a <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800200e:	78fb      	ldrb	r3, [r7, #3]
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	212c      	movs	r1, #44	; 0x2c
 8002014:	fb01 f303 	mul.w	r3, r1, r3
 8002018:	4413      	add	r3, r2
 800201a:	3355      	adds	r3, #85	; 0x55
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d109      	bne.n	8002036 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002022:	78fb      	ldrb	r3, [r7, #3]
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	212c      	movs	r1, #44	; 0x2c
 8002028:	fb01 f303 	mul.w	r3, r1, r3
 800202c:	4413      	add	r3, r2
 800202e:	3342      	adds	r3, #66	; 0x42
 8002030:	2200      	movs	r2, #0
 8002032:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002034:	e073      	b.n	800211e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002036:	78fb      	ldrb	r3, [r7, #3]
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	212c      	movs	r1, #44	; 0x2c
 800203c:	fb01 f303 	mul.w	r3, r1, r3
 8002040:	4413      	add	r3, r2
 8002042:	3342      	adds	r3, #66	; 0x42
 8002044:	2202      	movs	r2, #2
 8002046:	701a      	strb	r2, [r3, #0]
      break;
 8002048:	e069      	b.n	800211e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800204a:	78fb      	ldrb	r3, [r7, #3]
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	212c      	movs	r1, #44	; 0x2c
 8002050:	fb01 f303 	mul.w	r3, r1, r3
 8002054:	4413      	add	r3, r2
 8002056:	3354      	adds	r3, #84	; 0x54
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d109      	bne.n	8002072 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800205e:	78fb      	ldrb	r3, [r7, #3]
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	212c      	movs	r1, #44	; 0x2c
 8002064:	fb01 f303 	mul.w	r3, r1, r3
 8002068:	4413      	add	r3, r2
 800206a:	3342      	adds	r3, #66	; 0x42
 800206c:	2200      	movs	r2, #0
 800206e:	701a      	strb	r2, [r3, #0]
      break;
 8002070:	e055      	b.n	800211e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002072:	78fb      	ldrb	r3, [r7, #3]
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	212c      	movs	r1, #44	; 0x2c
 8002078:	fb01 f303 	mul.w	r3, r1, r3
 800207c:	4413      	add	r3, r2
 800207e:	3342      	adds	r3, #66	; 0x42
 8002080:	2202      	movs	r2, #2
 8002082:	701a      	strb	r2, [r3, #0]
      break;
 8002084:	e04b      	b.n	800211e <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002086:	78bb      	ldrb	r3, [r7, #2]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d11d      	bne.n	80020c8 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800208c:	78fb      	ldrb	r3, [r7, #3]
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	212c      	movs	r1, #44	; 0x2c
 8002092:	fb01 f303 	mul.w	r3, r1, r3
 8002096:	4413      	add	r3, r2
 8002098:	3355      	adds	r3, #85	; 0x55
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d109      	bne.n	80020b4 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80020a0:	78fb      	ldrb	r3, [r7, #3]
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	212c      	movs	r1, #44	; 0x2c
 80020a6:	fb01 f303 	mul.w	r3, r1, r3
 80020aa:	4413      	add	r3, r2
 80020ac:	3342      	adds	r3, #66	; 0x42
 80020ae:	2200      	movs	r2, #0
 80020b0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80020b2:	e034      	b.n	800211e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80020b4:	78fb      	ldrb	r3, [r7, #3]
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	212c      	movs	r1, #44	; 0x2c
 80020ba:	fb01 f303 	mul.w	r3, r1, r3
 80020be:	4413      	add	r3, r2
 80020c0:	3342      	adds	r3, #66	; 0x42
 80020c2:	2202      	movs	r2, #2
 80020c4:	701a      	strb	r2, [r3, #0]
      break;
 80020c6:	e02a      	b.n	800211e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80020c8:	78fb      	ldrb	r3, [r7, #3]
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	212c      	movs	r1, #44	; 0x2c
 80020ce:	fb01 f303 	mul.w	r3, r1, r3
 80020d2:	4413      	add	r3, r2
 80020d4:	3354      	adds	r3, #84	; 0x54
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d109      	bne.n	80020f0 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80020dc:	78fb      	ldrb	r3, [r7, #3]
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	212c      	movs	r1, #44	; 0x2c
 80020e2:	fb01 f303 	mul.w	r3, r1, r3
 80020e6:	4413      	add	r3, r2
 80020e8:	3342      	adds	r3, #66	; 0x42
 80020ea:	2200      	movs	r2, #0
 80020ec:	701a      	strb	r2, [r3, #0]
      break;
 80020ee:	e016      	b.n	800211e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80020f0:	78fb      	ldrb	r3, [r7, #3]
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	212c      	movs	r1, #44	; 0x2c
 80020f6:	fb01 f303 	mul.w	r3, r1, r3
 80020fa:	4413      	add	r3, r2
 80020fc:	3342      	adds	r3, #66	; 0x42
 80020fe:	2202      	movs	r2, #2
 8002100:	701a      	strb	r2, [r3, #0]
      break;
 8002102:	e00c      	b.n	800211e <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002104:	78fb      	ldrb	r3, [r7, #3]
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	212c      	movs	r1, #44	; 0x2c
 800210a:	fb01 f303 	mul.w	r3, r1, r3
 800210e:	4413      	add	r3, r2
 8002110:	3342      	adds	r3, #66	; 0x42
 8002112:	2200      	movs	r2, #0
 8002114:	701a      	strb	r2, [r3, #0]
      break;
 8002116:	e002      	b.n	800211e <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8002118:	bf00      	nop
 800211a:	e000      	b.n	800211e <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 800211c:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800211e:	78fb      	ldrb	r3, [r7, #3]
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	212c      	movs	r1, #44	; 0x2c
 8002124:	fb01 f303 	mul.w	r3, r1, r3
 8002128:	4413      	add	r3, r2
 800212a:	3344      	adds	r3, #68	; 0x44
 800212c:	697a      	ldr	r2, [r7, #20]
 800212e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002130:	78fb      	ldrb	r3, [r7, #3]
 8002132:	8b3a      	ldrh	r2, [r7, #24]
 8002134:	6879      	ldr	r1, [r7, #4]
 8002136:	202c      	movs	r0, #44	; 0x2c
 8002138:	fb00 f303 	mul.w	r3, r0, r3
 800213c:	440b      	add	r3, r1
 800213e:	334c      	adds	r3, #76	; 0x4c
 8002140:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002142:	78fb      	ldrb	r3, [r7, #3]
 8002144:	687a      	ldr	r2, [r7, #4]
 8002146:	212c      	movs	r1, #44	; 0x2c
 8002148:	fb01 f303 	mul.w	r3, r1, r3
 800214c:	4413      	add	r3, r2
 800214e:	3360      	adds	r3, #96	; 0x60
 8002150:	2200      	movs	r2, #0
 8002152:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002154:	78fb      	ldrb	r3, [r7, #3]
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	212c      	movs	r1, #44	; 0x2c
 800215a:	fb01 f303 	mul.w	r3, r1, r3
 800215e:	4413      	add	r3, r2
 8002160:	3350      	adds	r3, #80	; 0x50
 8002162:	2200      	movs	r2, #0
 8002164:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002166:	78fb      	ldrb	r3, [r7, #3]
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	212c      	movs	r1, #44	; 0x2c
 800216c:	fb01 f303 	mul.w	r3, r1, r3
 8002170:	4413      	add	r3, r2
 8002172:	3339      	adds	r3, #57	; 0x39
 8002174:	78fa      	ldrb	r2, [r7, #3]
 8002176:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002178:	78fb      	ldrb	r3, [r7, #3]
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	212c      	movs	r1, #44	; 0x2c
 800217e:	fb01 f303 	mul.w	r3, r1, r3
 8002182:	4413      	add	r3, r2
 8002184:	3361      	adds	r3, #97	; 0x61
 8002186:	2200      	movs	r2, #0
 8002188:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6818      	ldr	r0, [r3, #0]
 800218e:	78fb      	ldrb	r3, [r7, #3]
 8002190:	222c      	movs	r2, #44	; 0x2c
 8002192:	fb02 f303 	mul.w	r3, r2, r3
 8002196:	3338      	adds	r3, #56	; 0x38
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	18d1      	adds	r1, r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	691b      	ldr	r3, [r3, #16]
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	461a      	mov	r2, r3
 80021a4:	f003 fa9e 	bl	80056e4 <USB_HC_StartXfer>
 80021a8:	4603      	mov	r3, r0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop

080021b4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b086      	sub	sp, #24
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4618      	mov	r0, r3
 80021cc:	f002 ff9f 	bl	800510e <USB_GetMode>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	f040 80f6 	bne.w	80023c4 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4618      	mov	r0, r3
 80021de:	f002 ff83 	bl	80050e8 <USB_ReadInterrupts>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	f000 80ec 	beq.w	80023c2 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4618      	mov	r0, r3
 80021f0:	f002 ff7a 	bl	80050e8 <USB_ReadInterrupts>
 80021f4:	4603      	mov	r3, r0
 80021f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80021fe:	d104      	bne.n	800220a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002208:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4618      	mov	r0, r3
 8002210:	f002 ff6a 	bl	80050e8 <USB_ReadInterrupts>
 8002214:	4603      	mov	r3, r0
 8002216:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800221a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800221e:	d104      	bne.n	800222a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002228:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4618      	mov	r0, r3
 8002230:	f002 ff5a 	bl	80050e8 <USB_ReadInterrupts>
 8002234:	4603      	mov	r3, r0
 8002236:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800223a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800223e:	d104      	bne.n	800224a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002248:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4618      	mov	r0, r3
 8002250:	f002 ff4a 	bl	80050e8 <USB_ReadInterrupts>
 8002254:	4603      	mov	r3, r0
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	2b02      	cmp	r3, #2
 800225c:	d103      	bne.n	8002266 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2202      	movs	r2, #2
 8002264:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4618      	mov	r0, r3
 800226c:	f002 ff3c 	bl	80050e8 <USB_ReadInterrupts>
 8002270:	4603      	mov	r3, r0
 8002272:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002276:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800227a:	d11c      	bne.n	80022b6 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002284:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	2b00      	cmp	r3, #0
 8002294:	d10f      	bne.n	80022b6 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002296:	2110      	movs	r1, #16
 8002298:	6938      	ldr	r0, [r7, #16]
 800229a:	f002 fe2b 	bl	8004ef4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800229e:	6938      	ldr	r0, [r7, #16]
 80022a0:	f002 fe5c 	bl	8004f5c <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2101      	movs	r1, #1
 80022aa:	4618      	mov	r0, r3
 80022ac:	f003 f832 	bl	8005314 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f005 fdff 	bl	8007eb4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f002 ff14 	bl	80050e8 <USB_ReadInterrupts>
 80022c0:	4603      	mov	r3, r0
 80022c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022c6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022ca:	d102      	bne.n	80022d2 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f001 f89e 	bl	800340e <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4618      	mov	r0, r3
 80022d8:	f002 ff06 	bl	80050e8 <USB_ReadInterrupts>
 80022dc:	4603      	mov	r3, r0
 80022de:	f003 0308 	and.w	r3, r3, #8
 80022e2:	2b08      	cmp	r3, #8
 80022e4:	d106      	bne.n	80022f4 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f005 fdc8 	bl	8007e7c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2208      	movs	r2, #8
 80022f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f002 fef5 	bl	80050e8 <USB_ReadInterrupts>
 80022fe:	4603      	mov	r3, r0
 8002300:	f003 0310 	and.w	r3, r3, #16
 8002304:	2b10      	cmp	r3, #16
 8002306:	d101      	bne.n	800230c <HAL_HCD_IRQHandler+0x158>
 8002308:	2301      	movs	r3, #1
 800230a:	e000      	b.n	800230e <HAL_HCD_IRQHandler+0x15a>
 800230c:	2300      	movs	r3, #0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d012      	beq.n	8002338 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	699a      	ldr	r2, [r3, #24]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f022 0210 	bic.w	r2, r2, #16
 8002320:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f000 ffa1 	bl	800326a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	699a      	ldr	r2, [r3, #24]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f042 0210 	orr.w	r2, r2, #16
 8002336:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4618      	mov	r0, r3
 800233e:	f002 fed3 	bl	80050e8 <USB_ReadInterrupts>
 8002342:	4603      	mov	r3, r0
 8002344:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002348:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800234c:	d13a      	bne.n	80023c4 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4618      	mov	r0, r3
 8002354:	f003 fb08 	bl	8005968 <USB_HC_ReadInterrupt>
 8002358:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800235a:	2300      	movs	r3, #0
 800235c:	617b      	str	r3, [r7, #20]
 800235e:	e025      	b.n	80023ac <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	f003 030f 	and.w	r3, r3, #15
 8002366:	68ba      	ldr	r2, [r7, #8]
 8002368:	fa22 f303 	lsr.w	r3, r2, r3
 800236c:	f003 0301 	and.w	r3, r3, #1
 8002370:	2b00      	cmp	r3, #0
 8002372:	d018      	beq.n	80023a6 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	015a      	lsls	r2, r3, #5
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	4413      	add	r3, r2
 800237c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002386:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800238a:	d106      	bne.n	800239a <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	b2db      	uxtb	r3, r3
 8002390:	4619      	mov	r1, r3
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	f000 f8ab 	bl	80024ee <HCD_HC_IN_IRQHandler>
 8002398:	e005      	b.n	80023a6 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	b2db      	uxtb	r3, r3
 800239e:	4619      	mov	r1, r3
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f000 fbf9 	bl	8002b98 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	3301      	adds	r3, #1
 80023aa:	617b      	str	r3, [r7, #20]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	697a      	ldr	r2, [r7, #20]
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d3d4      	bcc.n	8002360 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023be:	615a      	str	r2, [r3, #20]
 80023c0:	e000      	b.n	80023c4 <HAL_HCD_IRQHandler+0x210>
      return;
 80023c2:	bf00      	nop
    }
  }
}
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b082      	sub	sp, #8
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d101      	bne.n	80023e0 <HAL_HCD_Start+0x16>
 80023dc:	2302      	movs	r3, #2
 80023de:	e013      	b.n	8002408 <HAL_HCD_Start+0x3e>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2201      	movs	r2, #1
 80023e4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2101      	movs	r1, #1
 80023ee:	4618      	mov	r0, r3
 80023f0:	f002 fff4 	bl	80053dc <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f002 fd0d 	bl	8004e18 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8002406:	2300      	movs	r3, #0
}
 8002408:	4618      	mov	r0, r3
 800240a:	3708      	adds	r7, #8
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}

08002410 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800241e:	2b01      	cmp	r3, #1
 8002420:	d101      	bne.n	8002426 <HAL_HCD_Stop+0x16>
 8002422:	2302      	movs	r3, #2
 8002424:	e00d      	b.n	8002442 <HAL_HCD_Stop+0x32>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2201      	movs	r2, #1
 800242a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f003 fbe2 	bl	8005bfc <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b082      	sub	sp, #8
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f002 ff96 	bl	8005388 <USB_ResetPort>
 800245c:	4603      	mov	r3, r0
}
 800245e:	4618      	mov	r0, r3
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002466:	b480      	push	{r7}
 8002468:	b083      	sub	sp, #12
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
 800246e:	460b      	mov	r3, r1
 8002470:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002472:	78fb      	ldrb	r3, [r7, #3]
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	212c      	movs	r1, #44	; 0x2c
 8002478:	fb01 f303 	mul.w	r3, r1, r3
 800247c:	4413      	add	r3, r2
 800247e:	3360      	adds	r3, #96	; 0x60
 8002480:	781b      	ldrb	r3, [r3, #0]
}
 8002482:	4618      	mov	r0, r3
 8002484:	370c      	adds	r7, #12
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800248e:	b480      	push	{r7}
 8002490:	b083      	sub	sp, #12
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
 8002496:	460b      	mov	r3, r1
 8002498:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800249a:	78fb      	ldrb	r3, [r7, #3]
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	212c      	movs	r1, #44	; 0x2c
 80024a0:	fb01 f303 	mul.w	r3, r1, r3
 80024a4:	4413      	add	r3, r2
 80024a6:	3350      	adds	r3, #80	; 0x50
 80024a8:	681b      	ldr	r3, [r3, #0]
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr

080024b6 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80024b6:	b580      	push	{r7, lr}
 80024b8:	b082      	sub	sp, #8
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f002 ffda 	bl	800547c <USB_GetCurrentFrame>
 80024c8:	4603      	mov	r3, r0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b082      	sub	sp, #8
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4618      	mov	r0, r3
 80024e0:	f002 ffb5 	bl	800544e <USB_GetHostSpeed>
 80024e4:	4603      	mov	r3, r0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b086      	sub	sp, #24
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
 80024f6:	460b      	mov	r3, r1
 80024f8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002504:	78fb      	ldrb	r3, [r7, #3]
 8002506:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	015a      	lsls	r2, r3, #5
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	4413      	add	r3, r2
 8002510:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f003 0304 	and.w	r3, r3, #4
 800251a:	2b04      	cmp	r3, #4
 800251c:	d11a      	bne.n	8002554 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	015a      	lsls	r2, r3, #5
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	4413      	add	r3, r2
 8002526:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800252a:	461a      	mov	r2, r3
 800252c:	2304      	movs	r3, #4
 800252e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	212c      	movs	r1, #44	; 0x2c
 8002536:	fb01 f303 	mul.w	r3, r1, r3
 800253a:	4413      	add	r3, r2
 800253c:	3361      	adds	r3, #97	; 0x61
 800253e:	2206      	movs	r2, #6
 8002540:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	68fa      	ldr	r2, [r7, #12]
 8002548:	b2d2      	uxtb	r2, r2
 800254a:	4611      	mov	r1, r2
 800254c:	4618      	mov	r0, r3
 800254e:	f003 fa1c 	bl	800598a <USB_HC_Halt>
 8002552:	e0af      	b.n	80026b4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	015a      	lsls	r2, r3, #5
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	4413      	add	r3, r2
 800255c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002566:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800256a:	d11b      	bne.n	80025a4 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	015a      	lsls	r2, r3, #5
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	4413      	add	r3, r2
 8002574:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002578:	461a      	mov	r2, r3
 800257a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800257e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	212c      	movs	r1, #44	; 0x2c
 8002586:	fb01 f303 	mul.w	r3, r1, r3
 800258a:	4413      	add	r3, r2
 800258c:	3361      	adds	r3, #97	; 0x61
 800258e:	2207      	movs	r2, #7
 8002590:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	68fa      	ldr	r2, [r7, #12]
 8002598:	b2d2      	uxtb	r2, r2
 800259a:	4611      	mov	r1, r2
 800259c:	4618      	mov	r0, r3
 800259e:	f003 f9f4 	bl	800598a <USB_HC_Halt>
 80025a2:	e087      	b.n	80026b4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	015a      	lsls	r2, r3, #5
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	4413      	add	r3, r2
 80025ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f003 0320 	and.w	r3, r3, #32
 80025b6:	2b20      	cmp	r3, #32
 80025b8:	d109      	bne.n	80025ce <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	015a      	lsls	r2, r3, #5
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	4413      	add	r3, r2
 80025c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025c6:	461a      	mov	r2, r3
 80025c8:	2320      	movs	r3, #32
 80025ca:	6093      	str	r3, [r2, #8]
 80025cc:	e072      	b.n	80026b4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	015a      	lsls	r2, r3, #5
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	4413      	add	r3, r2
 80025d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f003 0308 	and.w	r3, r3, #8
 80025e0:	2b08      	cmp	r3, #8
 80025e2:	d11a      	bne.n	800261a <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	015a      	lsls	r2, r3, #5
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	4413      	add	r3, r2
 80025ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025f0:	461a      	mov	r2, r3
 80025f2:	2308      	movs	r3, #8
 80025f4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	212c      	movs	r1, #44	; 0x2c
 80025fc:	fb01 f303 	mul.w	r3, r1, r3
 8002600:	4413      	add	r3, r2
 8002602:	3361      	adds	r3, #97	; 0x61
 8002604:	2205      	movs	r2, #5
 8002606:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68fa      	ldr	r2, [r7, #12]
 800260e:	b2d2      	uxtb	r2, r2
 8002610:	4611      	mov	r1, r2
 8002612:	4618      	mov	r0, r3
 8002614:	f003 f9b9 	bl	800598a <USB_HC_Halt>
 8002618:	e04c      	b.n	80026b4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	015a      	lsls	r2, r3, #5
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	4413      	add	r3, r2
 8002622:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800262c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002630:	d11b      	bne.n	800266a <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	015a      	lsls	r2, r3, #5
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	4413      	add	r3, r2
 800263a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800263e:	461a      	mov	r2, r3
 8002640:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002644:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	212c      	movs	r1, #44	; 0x2c
 800264c:	fb01 f303 	mul.w	r3, r1, r3
 8002650:	4413      	add	r3, r2
 8002652:	3361      	adds	r3, #97	; 0x61
 8002654:	2208      	movs	r2, #8
 8002656:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68fa      	ldr	r2, [r7, #12]
 800265e:	b2d2      	uxtb	r2, r2
 8002660:	4611      	mov	r1, r2
 8002662:	4618      	mov	r0, r3
 8002664:	f003 f991 	bl	800598a <USB_HC_Halt>
 8002668:	e024      	b.n	80026b4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	015a      	lsls	r2, r3, #5
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	4413      	add	r3, r2
 8002672:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800267c:	2b80      	cmp	r3, #128	; 0x80
 800267e:	d119      	bne.n	80026b4 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	015a      	lsls	r2, r3, #5
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	4413      	add	r3, r2
 8002688:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800268c:	461a      	mov	r2, r3
 800268e:	2380      	movs	r3, #128	; 0x80
 8002690:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	212c      	movs	r1, #44	; 0x2c
 8002698:	fb01 f303 	mul.w	r3, r1, r3
 800269c:	4413      	add	r3, r2
 800269e:	3361      	adds	r3, #97	; 0x61
 80026a0:	2206      	movs	r2, #6
 80026a2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	68fa      	ldr	r2, [r7, #12]
 80026aa:	b2d2      	uxtb	r2, r2
 80026ac:	4611      	mov	r1, r2
 80026ae:	4618      	mov	r0, r3
 80026b0:	f003 f96b 	bl	800598a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	015a      	lsls	r2, r3, #5
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	4413      	add	r3, r2
 80026bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026ca:	d112      	bne.n	80026f2 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	68fa      	ldr	r2, [r7, #12]
 80026d2:	b2d2      	uxtb	r2, r2
 80026d4:	4611      	mov	r1, r2
 80026d6:	4618      	mov	r0, r3
 80026d8:	f003 f957 	bl	800598a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	015a      	lsls	r2, r3, #5
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	4413      	add	r3, r2
 80026e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026e8:	461a      	mov	r2, r3
 80026ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026ee:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80026f0:	e24e      	b.n	8002b90 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	015a      	lsls	r2, r3, #5
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	4413      	add	r3, r2
 80026fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f003 0301 	and.w	r3, r3, #1
 8002704:	2b01      	cmp	r3, #1
 8002706:	f040 80df 	bne.w	80028c8 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d019      	beq.n	8002746 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	212c      	movs	r1, #44	; 0x2c
 8002718:	fb01 f303 	mul.w	r3, r1, r3
 800271c:	4413      	add	r3, r2
 800271e:	3348      	adds	r3, #72	; 0x48
 8002720:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	0159      	lsls	r1, r3, #5
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	440b      	add	r3, r1
 800272a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800272e:	691b      	ldr	r3, [r3, #16]
 8002730:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002734:	1ad2      	subs	r2, r2, r3
 8002736:	6879      	ldr	r1, [r7, #4]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	202c      	movs	r0, #44	; 0x2c
 800273c:	fb00 f303 	mul.w	r3, r0, r3
 8002740:	440b      	add	r3, r1
 8002742:	3350      	adds	r3, #80	; 0x50
 8002744:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	212c      	movs	r1, #44	; 0x2c
 800274c:	fb01 f303 	mul.w	r3, r1, r3
 8002750:	4413      	add	r3, r2
 8002752:	3361      	adds	r3, #97	; 0x61
 8002754:	2201      	movs	r2, #1
 8002756:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	212c      	movs	r1, #44	; 0x2c
 800275e:	fb01 f303 	mul.w	r3, r1, r3
 8002762:	4413      	add	r3, r2
 8002764:	335c      	adds	r3, #92	; 0x5c
 8002766:	2200      	movs	r2, #0
 8002768:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	015a      	lsls	r2, r3, #5
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	4413      	add	r3, r2
 8002772:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002776:	461a      	mov	r2, r3
 8002778:	2301      	movs	r3, #1
 800277a:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	212c      	movs	r1, #44	; 0x2c
 8002782:	fb01 f303 	mul.w	r3, r1, r3
 8002786:	4413      	add	r3, r2
 8002788:	333f      	adds	r3, #63	; 0x3f
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d009      	beq.n	80027a4 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	212c      	movs	r1, #44	; 0x2c
 8002796:	fb01 f303 	mul.w	r3, r1, r3
 800279a:	4413      	add	r3, r2
 800279c:	333f      	adds	r3, #63	; 0x3f
 800279e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d111      	bne.n	80027c8 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	68fa      	ldr	r2, [r7, #12]
 80027aa:	b2d2      	uxtb	r2, r2
 80027ac:	4611      	mov	r1, r2
 80027ae:	4618      	mov	r0, r3
 80027b0:	f003 f8eb 	bl	800598a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	015a      	lsls	r2, r3, #5
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	4413      	add	r3, r2
 80027bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027c0:	461a      	mov	r2, r3
 80027c2:	2310      	movs	r3, #16
 80027c4:	6093      	str	r3, [r2, #8]
 80027c6:	e03a      	b.n	800283e <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	212c      	movs	r1, #44	; 0x2c
 80027ce:	fb01 f303 	mul.w	r3, r1, r3
 80027d2:	4413      	add	r3, r2
 80027d4:	333f      	adds	r3, #63	; 0x3f
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	2b03      	cmp	r3, #3
 80027da:	d009      	beq.n	80027f0 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	212c      	movs	r1, #44	; 0x2c
 80027e2:	fb01 f303 	mul.w	r3, r1, r3
 80027e6:	4413      	add	r3, r2
 80027e8:	333f      	adds	r3, #63	; 0x3f
 80027ea:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d126      	bne.n	800283e <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	015a      	lsls	r2, r3, #5
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	4413      	add	r3, r2
 80027f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	0151      	lsls	r1, r2, #5
 8002802:	693a      	ldr	r2, [r7, #16]
 8002804:	440a      	add	r2, r1
 8002806:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800280a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800280e:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	212c      	movs	r1, #44	; 0x2c
 8002816:	fb01 f303 	mul.w	r3, r1, r3
 800281a:	4413      	add	r3, r2
 800281c:	3360      	adds	r3, #96	; 0x60
 800281e:	2201      	movs	r2, #1
 8002820:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	b2d9      	uxtb	r1, r3
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	202c      	movs	r0, #44	; 0x2c
 800282c:	fb00 f303 	mul.w	r3, r0, r3
 8002830:	4413      	add	r3, r2
 8002832:	3360      	adds	r3, #96	; 0x60
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	461a      	mov	r2, r3
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f005 fb49 	bl	8007ed0 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d12b      	bne.n	800289e <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	212c      	movs	r1, #44	; 0x2c
 800284c:	fb01 f303 	mul.w	r3, r1, r3
 8002850:	4413      	add	r3, r2
 8002852:	3348      	adds	r3, #72	; 0x48
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	6879      	ldr	r1, [r7, #4]
 8002858:	68fa      	ldr	r2, [r7, #12]
 800285a:	202c      	movs	r0, #44	; 0x2c
 800285c:	fb00 f202 	mul.w	r2, r0, r2
 8002860:	440a      	add	r2, r1
 8002862:	3240      	adds	r2, #64	; 0x40
 8002864:	8812      	ldrh	r2, [r2, #0]
 8002866:	fbb3 f3f2 	udiv	r3, r3, r2
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	2b00      	cmp	r3, #0
 8002870:	f000 818e 	beq.w	8002b90 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	212c      	movs	r1, #44	; 0x2c
 800287a:	fb01 f303 	mul.w	r3, r1, r3
 800287e:	4413      	add	r3, r2
 8002880:	3354      	adds	r3, #84	; 0x54
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	f083 0301 	eor.w	r3, r3, #1
 8002888:	b2d8      	uxtb	r0, r3
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	212c      	movs	r1, #44	; 0x2c
 8002890:	fb01 f303 	mul.w	r3, r1, r3
 8002894:	4413      	add	r3, r2
 8002896:	3354      	adds	r3, #84	; 0x54
 8002898:	4602      	mov	r2, r0
 800289a:	701a      	strb	r2, [r3, #0]
}
 800289c:	e178      	b.n	8002b90 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	212c      	movs	r1, #44	; 0x2c
 80028a4:	fb01 f303 	mul.w	r3, r1, r3
 80028a8:	4413      	add	r3, r2
 80028aa:	3354      	adds	r3, #84	; 0x54
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	f083 0301 	eor.w	r3, r3, #1
 80028b2:	b2d8      	uxtb	r0, r3
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	212c      	movs	r1, #44	; 0x2c
 80028ba:	fb01 f303 	mul.w	r3, r1, r3
 80028be:	4413      	add	r3, r2
 80028c0:	3354      	adds	r3, #84	; 0x54
 80028c2:	4602      	mov	r2, r0
 80028c4:	701a      	strb	r2, [r3, #0]
}
 80028c6:	e163      	b.n	8002b90 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	015a      	lsls	r2, r3, #5
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	4413      	add	r3, r2
 80028d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b02      	cmp	r3, #2
 80028dc:	f040 80f6 	bne.w	8002acc <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	212c      	movs	r1, #44	; 0x2c
 80028e6:	fb01 f303 	mul.w	r3, r1, r3
 80028ea:	4413      	add	r3, r2
 80028ec:	3361      	adds	r3, #97	; 0x61
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d109      	bne.n	8002908 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	212c      	movs	r1, #44	; 0x2c
 80028fa:	fb01 f303 	mul.w	r3, r1, r3
 80028fe:	4413      	add	r3, r2
 8002900:	3360      	adds	r3, #96	; 0x60
 8002902:	2201      	movs	r2, #1
 8002904:	701a      	strb	r2, [r3, #0]
 8002906:	e0c9      	b.n	8002a9c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	212c      	movs	r1, #44	; 0x2c
 800290e:	fb01 f303 	mul.w	r3, r1, r3
 8002912:	4413      	add	r3, r2
 8002914:	3361      	adds	r3, #97	; 0x61
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	2b05      	cmp	r3, #5
 800291a:	d109      	bne.n	8002930 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	212c      	movs	r1, #44	; 0x2c
 8002922:	fb01 f303 	mul.w	r3, r1, r3
 8002926:	4413      	add	r3, r2
 8002928:	3360      	adds	r3, #96	; 0x60
 800292a:	2205      	movs	r2, #5
 800292c:	701a      	strb	r2, [r3, #0]
 800292e:	e0b5      	b.n	8002a9c <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002930:	687a      	ldr	r2, [r7, #4]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	212c      	movs	r1, #44	; 0x2c
 8002936:	fb01 f303 	mul.w	r3, r1, r3
 800293a:	4413      	add	r3, r2
 800293c:	3361      	adds	r3, #97	; 0x61
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	2b06      	cmp	r3, #6
 8002942:	d009      	beq.n	8002958 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	212c      	movs	r1, #44	; 0x2c
 800294a:	fb01 f303 	mul.w	r3, r1, r3
 800294e:	4413      	add	r3, r2
 8002950:	3361      	adds	r3, #97	; 0x61
 8002952:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002954:	2b08      	cmp	r3, #8
 8002956:	d150      	bne.n	80029fa <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8002958:	687a      	ldr	r2, [r7, #4]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	212c      	movs	r1, #44	; 0x2c
 800295e:	fb01 f303 	mul.w	r3, r1, r3
 8002962:	4413      	add	r3, r2
 8002964:	335c      	adds	r3, #92	; 0x5c
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	1c5a      	adds	r2, r3, #1
 800296a:	6879      	ldr	r1, [r7, #4]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	202c      	movs	r0, #44	; 0x2c
 8002970:	fb00 f303 	mul.w	r3, r0, r3
 8002974:	440b      	add	r3, r1
 8002976:	335c      	adds	r3, #92	; 0x5c
 8002978:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	212c      	movs	r1, #44	; 0x2c
 8002980:	fb01 f303 	mul.w	r3, r1, r3
 8002984:	4413      	add	r3, r2
 8002986:	335c      	adds	r3, #92	; 0x5c
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2b02      	cmp	r3, #2
 800298c:	d912      	bls.n	80029b4 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	212c      	movs	r1, #44	; 0x2c
 8002994:	fb01 f303 	mul.w	r3, r1, r3
 8002998:	4413      	add	r3, r2
 800299a:	335c      	adds	r3, #92	; 0x5c
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	212c      	movs	r1, #44	; 0x2c
 80029a6:	fb01 f303 	mul.w	r3, r1, r3
 80029aa:	4413      	add	r3, r2
 80029ac:	3360      	adds	r3, #96	; 0x60
 80029ae:	2204      	movs	r2, #4
 80029b0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80029b2:	e073      	b.n	8002a9c <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	212c      	movs	r1, #44	; 0x2c
 80029ba:	fb01 f303 	mul.w	r3, r1, r3
 80029be:	4413      	add	r3, r2
 80029c0:	3360      	adds	r3, #96	; 0x60
 80029c2:	2202      	movs	r2, #2
 80029c4:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	015a      	lsls	r2, r3, #5
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	4413      	add	r3, r2
 80029ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80029dc:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80029e4:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	015a      	lsls	r2, r3, #5
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	4413      	add	r3, r2
 80029ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029f2:	461a      	mov	r2, r3
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80029f8:	e050      	b.n	8002a9c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	212c      	movs	r1, #44	; 0x2c
 8002a00:	fb01 f303 	mul.w	r3, r1, r3
 8002a04:	4413      	add	r3, r2
 8002a06:	3361      	adds	r3, #97	; 0x61
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	2b03      	cmp	r3, #3
 8002a0c:	d122      	bne.n	8002a54 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	212c      	movs	r1, #44	; 0x2c
 8002a14:	fb01 f303 	mul.w	r3, r1, r3
 8002a18:	4413      	add	r3, r2
 8002a1a:	3360      	adds	r3, #96	; 0x60
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	015a      	lsls	r2, r3, #5
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	4413      	add	r3, r2
 8002a28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002a36:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002a3e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	015a      	lsls	r2, r3, #5
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	4413      	add	r3, r2
 8002a48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	6013      	str	r3, [r2, #0]
 8002a52:	e023      	b.n	8002a9c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	212c      	movs	r1, #44	; 0x2c
 8002a5a:	fb01 f303 	mul.w	r3, r1, r3
 8002a5e:	4413      	add	r3, r2
 8002a60:	3361      	adds	r3, #97	; 0x61
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	2b07      	cmp	r3, #7
 8002a66:	d119      	bne.n	8002a9c <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	212c      	movs	r1, #44	; 0x2c
 8002a6e:	fb01 f303 	mul.w	r3, r1, r3
 8002a72:	4413      	add	r3, r2
 8002a74:	335c      	adds	r3, #92	; 0x5c
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	1c5a      	adds	r2, r3, #1
 8002a7a:	6879      	ldr	r1, [r7, #4]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	202c      	movs	r0, #44	; 0x2c
 8002a80:	fb00 f303 	mul.w	r3, r0, r3
 8002a84:	440b      	add	r3, r1
 8002a86:	335c      	adds	r3, #92	; 0x5c
 8002a88:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	212c      	movs	r1, #44	; 0x2c
 8002a90:	fb01 f303 	mul.w	r3, r1, r3
 8002a94:	4413      	add	r3, r2
 8002a96:	3360      	adds	r3, #96	; 0x60
 8002a98:	2204      	movs	r2, #4
 8002a9a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	015a      	lsls	r2, r3, #5
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	2302      	movs	r3, #2
 8002aac:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	b2d9      	uxtb	r1, r3
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	202c      	movs	r0, #44	; 0x2c
 8002ab8:	fb00 f303 	mul.w	r3, r0, r3
 8002abc:	4413      	add	r3, r2
 8002abe:	3360      	adds	r3, #96	; 0x60
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f005 fa03 	bl	8007ed0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002aca:	e061      	b.n	8002b90 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	015a      	lsls	r2, r3, #5
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	4413      	add	r3, r2
 8002ad4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f003 0310 	and.w	r3, r3, #16
 8002ade:	2b10      	cmp	r3, #16
 8002ae0:	d156      	bne.n	8002b90 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	212c      	movs	r1, #44	; 0x2c
 8002ae8:	fb01 f303 	mul.w	r3, r1, r3
 8002aec:	4413      	add	r3, r2
 8002aee:	333f      	adds	r3, #63	; 0x3f
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	2b03      	cmp	r3, #3
 8002af4:	d111      	bne.n	8002b1a <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	212c      	movs	r1, #44	; 0x2c
 8002afc:	fb01 f303 	mul.w	r3, r1, r3
 8002b00:	4413      	add	r3, r2
 8002b02:	335c      	adds	r3, #92	; 0x5c
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	b2d2      	uxtb	r2, r2
 8002b10:	4611      	mov	r1, r2
 8002b12:	4618      	mov	r0, r3
 8002b14:	f002 ff39 	bl	800598a <USB_HC_Halt>
 8002b18:	e031      	b.n	8002b7e <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	212c      	movs	r1, #44	; 0x2c
 8002b20:	fb01 f303 	mul.w	r3, r1, r3
 8002b24:	4413      	add	r3, r2
 8002b26:	333f      	adds	r3, #63	; 0x3f
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d009      	beq.n	8002b42 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	212c      	movs	r1, #44	; 0x2c
 8002b34:	fb01 f303 	mul.w	r3, r1, r3
 8002b38:	4413      	add	r3, r2
 8002b3a:	333f      	adds	r3, #63	; 0x3f
 8002b3c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d11d      	bne.n	8002b7e <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	212c      	movs	r1, #44	; 0x2c
 8002b48:	fb01 f303 	mul.w	r3, r1, r3
 8002b4c:	4413      	add	r3, r2
 8002b4e:	335c      	adds	r3, #92	; 0x5c
 8002b50:	2200      	movs	r2, #0
 8002b52:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d110      	bne.n	8002b7e <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	212c      	movs	r1, #44	; 0x2c
 8002b62:	fb01 f303 	mul.w	r3, r1, r3
 8002b66:	4413      	add	r3, r2
 8002b68:	3361      	adds	r3, #97	; 0x61
 8002b6a:	2203      	movs	r2, #3
 8002b6c:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	b2d2      	uxtb	r2, r2
 8002b76:	4611      	mov	r1, r2
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f002 ff06 	bl	800598a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	015a      	lsls	r2, r3, #5
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	4413      	add	r3, r2
 8002b86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	2310      	movs	r3, #16
 8002b8e:	6093      	str	r3, [r2, #8]
}
 8002b90:	bf00      	nop
 8002b92:	3718      	adds	r7, #24
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b088      	sub	sp, #32
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8002bae:	78fb      	ldrb	r3, [r7, #3]
 8002bb0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	015a      	lsls	r2, r3, #5
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	4413      	add	r3, r2
 8002bba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f003 0304 	and.w	r3, r3, #4
 8002bc4:	2b04      	cmp	r3, #4
 8002bc6:	d11a      	bne.n	8002bfe <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	015a      	lsls	r2, r3, #5
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	4413      	add	r3, r2
 8002bd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	2304      	movs	r3, #4
 8002bd8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	212c      	movs	r1, #44	; 0x2c
 8002be0:	fb01 f303 	mul.w	r3, r1, r3
 8002be4:	4413      	add	r3, r2
 8002be6:	3361      	adds	r3, #97	; 0x61
 8002be8:	2206      	movs	r2, #6
 8002bea:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	697a      	ldr	r2, [r7, #20]
 8002bf2:	b2d2      	uxtb	r2, r2
 8002bf4:	4611      	mov	r1, r2
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f002 fec7 	bl	800598a <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8002bfc:	e331      	b.n	8003262 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	015a      	lsls	r2, r3, #5
 8002c02:	69bb      	ldr	r3, [r7, #24]
 8002c04:	4413      	add	r3, r2
 8002c06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f003 0320 	and.w	r3, r3, #32
 8002c10:	2b20      	cmp	r3, #32
 8002c12:	d12e      	bne.n	8002c72 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	015a      	lsls	r2, r3, #5
 8002c18:	69bb      	ldr	r3, [r7, #24]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c20:	461a      	mov	r2, r3
 8002c22:	2320      	movs	r3, #32
 8002c24:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	212c      	movs	r1, #44	; 0x2c
 8002c2c:	fb01 f303 	mul.w	r3, r1, r3
 8002c30:	4413      	add	r3, r2
 8002c32:	333d      	adds	r3, #61	; 0x3d
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	f040 8313 	bne.w	8003262 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	212c      	movs	r1, #44	; 0x2c
 8002c42:	fb01 f303 	mul.w	r3, r1, r3
 8002c46:	4413      	add	r3, r2
 8002c48:	333d      	adds	r3, #61	; 0x3d
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	212c      	movs	r1, #44	; 0x2c
 8002c54:	fb01 f303 	mul.w	r3, r1, r3
 8002c58:	4413      	add	r3, r2
 8002c5a:	3360      	adds	r3, #96	; 0x60
 8002c5c:	2202      	movs	r2, #2
 8002c5e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	697a      	ldr	r2, [r7, #20]
 8002c66:	b2d2      	uxtb	r2, r2
 8002c68:	4611      	mov	r1, r2
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f002 fe8d 	bl	800598a <USB_HC_Halt>
}
 8002c70:	e2f7      	b.n	8003262 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	015a      	lsls	r2, r3, #5
 8002c76:	69bb      	ldr	r3, [r7, #24]
 8002c78:	4413      	add	r3, r2
 8002c7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c88:	d112      	bne.n	8002cb0 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	015a      	lsls	r2, r3, #5
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	4413      	add	r3, r2
 8002c92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c96:	461a      	mov	r2, r3
 8002c98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c9c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	697a      	ldr	r2, [r7, #20]
 8002ca4:	b2d2      	uxtb	r2, r2
 8002ca6:	4611      	mov	r1, r2
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f002 fe6e 	bl	800598a <USB_HC_Halt>
}
 8002cae:	e2d8      	b.n	8003262 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	015a      	lsls	r2, r3, #5
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f003 0301 	and.w	r3, r3, #1
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d140      	bne.n	8002d48 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	212c      	movs	r1, #44	; 0x2c
 8002ccc:	fb01 f303 	mul.w	r3, r1, r3
 8002cd0:	4413      	add	r3, r2
 8002cd2:	335c      	adds	r3, #92	; 0x5c
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	015a      	lsls	r2, r3, #5
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	4413      	add	r3, r2
 8002ce0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cea:	2b40      	cmp	r3, #64	; 0x40
 8002cec:	d111      	bne.n	8002d12 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	212c      	movs	r1, #44	; 0x2c
 8002cf4:	fb01 f303 	mul.w	r3, r1, r3
 8002cf8:	4413      	add	r3, r2
 8002cfa:	333d      	adds	r3, #61	; 0x3d
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	015a      	lsls	r2, r3, #5
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	4413      	add	r3, r2
 8002d08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	2340      	movs	r3, #64	; 0x40
 8002d10:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	015a      	lsls	r2, r3, #5
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	4413      	add	r3, r2
 8002d1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d1e:	461a      	mov	r2, r3
 8002d20:	2301      	movs	r3, #1
 8002d22:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	212c      	movs	r1, #44	; 0x2c
 8002d2a:	fb01 f303 	mul.w	r3, r1, r3
 8002d2e:	4413      	add	r3, r2
 8002d30:	3361      	adds	r3, #97	; 0x61
 8002d32:	2201      	movs	r2, #1
 8002d34:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	b2d2      	uxtb	r2, r2
 8002d3e:	4611      	mov	r1, r2
 8002d40:	4618      	mov	r0, r3
 8002d42:	f002 fe22 	bl	800598a <USB_HC_Halt>
}
 8002d46:	e28c      	b.n	8003262 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	015a      	lsls	r2, r3, #5
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	4413      	add	r3, r2
 8002d50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d5a:	2b40      	cmp	r3, #64	; 0x40
 8002d5c:	d12c      	bne.n	8002db8 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8002d5e:	687a      	ldr	r2, [r7, #4]
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	212c      	movs	r1, #44	; 0x2c
 8002d64:	fb01 f303 	mul.w	r3, r1, r3
 8002d68:	4413      	add	r3, r2
 8002d6a:	3361      	adds	r3, #97	; 0x61
 8002d6c:	2204      	movs	r2, #4
 8002d6e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	212c      	movs	r1, #44	; 0x2c
 8002d76:	fb01 f303 	mul.w	r3, r1, r3
 8002d7a:	4413      	add	r3, r2
 8002d7c:	333d      	adds	r3, #61	; 0x3d
 8002d7e:	2201      	movs	r2, #1
 8002d80:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	212c      	movs	r1, #44	; 0x2c
 8002d88:	fb01 f303 	mul.w	r3, r1, r3
 8002d8c:	4413      	add	r3, r2
 8002d8e:	335c      	adds	r3, #92	; 0x5c
 8002d90:	2200      	movs	r2, #0
 8002d92:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	697a      	ldr	r2, [r7, #20]
 8002d9a:	b2d2      	uxtb	r2, r2
 8002d9c:	4611      	mov	r1, r2
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f002 fdf3 	bl	800598a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	015a      	lsls	r2, r3, #5
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	4413      	add	r3, r2
 8002dac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002db0:	461a      	mov	r2, r3
 8002db2:	2340      	movs	r3, #64	; 0x40
 8002db4:	6093      	str	r3, [r2, #8]
}
 8002db6:	e254      	b.n	8003262 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	015a      	lsls	r2, r3, #5
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f003 0308 	and.w	r3, r3, #8
 8002dca:	2b08      	cmp	r3, #8
 8002dcc:	d11a      	bne.n	8002e04 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	015a      	lsls	r2, r3, #5
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dda:	461a      	mov	r2, r3
 8002ddc:	2308      	movs	r3, #8
 8002dde:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	212c      	movs	r1, #44	; 0x2c
 8002de6:	fb01 f303 	mul.w	r3, r1, r3
 8002dea:	4413      	add	r3, r2
 8002dec:	3361      	adds	r3, #97	; 0x61
 8002dee:	2205      	movs	r2, #5
 8002df0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	697a      	ldr	r2, [r7, #20]
 8002df8:	b2d2      	uxtb	r2, r2
 8002dfa:	4611      	mov	r1, r2
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f002 fdc4 	bl	800598a <USB_HC_Halt>
}
 8002e02:	e22e      	b.n	8003262 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	015a      	lsls	r2, r3, #5
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f003 0310 	and.w	r3, r3, #16
 8002e16:	2b10      	cmp	r3, #16
 8002e18:	d140      	bne.n	8002e9c <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	212c      	movs	r1, #44	; 0x2c
 8002e20:	fb01 f303 	mul.w	r3, r1, r3
 8002e24:	4413      	add	r3, r2
 8002e26:	335c      	adds	r3, #92	; 0x5c
 8002e28:	2200      	movs	r2, #0
 8002e2a:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	212c      	movs	r1, #44	; 0x2c
 8002e32:	fb01 f303 	mul.w	r3, r1, r3
 8002e36:	4413      	add	r3, r2
 8002e38:	3361      	adds	r3, #97	; 0x61
 8002e3a:	2203      	movs	r2, #3
 8002e3c:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	212c      	movs	r1, #44	; 0x2c
 8002e44:	fb01 f303 	mul.w	r3, r1, r3
 8002e48:	4413      	add	r3, r2
 8002e4a:	333d      	adds	r3, #61	; 0x3d
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d112      	bne.n	8002e78 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	212c      	movs	r1, #44	; 0x2c
 8002e58:	fb01 f303 	mul.w	r3, r1, r3
 8002e5c:	4413      	add	r3, r2
 8002e5e:	333c      	adds	r3, #60	; 0x3c
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d108      	bne.n	8002e78 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	212c      	movs	r1, #44	; 0x2c
 8002e6c:	fb01 f303 	mul.w	r3, r1, r3
 8002e70:	4413      	add	r3, r2
 8002e72:	333d      	adds	r3, #61	; 0x3d
 8002e74:	2201      	movs	r2, #1
 8002e76:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	b2d2      	uxtb	r2, r2
 8002e80:	4611      	mov	r1, r2
 8002e82:	4618      	mov	r0, r3
 8002e84:	f002 fd81 	bl	800598a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	015a      	lsls	r2, r3, #5
 8002e8c:	69bb      	ldr	r3, [r7, #24]
 8002e8e:	4413      	add	r3, r2
 8002e90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e94:	461a      	mov	r2, r3
 8002e96:	2310      	movs	r3, #16
 8002e98:	6093      	str	r3, [r2, #8]
}
 8002e9a:	e1e2      	b.n	8003262 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	015a      	lsls	r2, r3, #5
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	4413      	add	r3, r2
 8002ea4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eae:	2b80      	cmp	r3, #128	; 0x80
 8002eb0:	d164      	bne.n	8002f7c <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	691b      	ldr	r3, [r3, #16]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d111      	bne.n	8002ede <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	212c      	movs	r1, #44	; 0x2c
 8002ec0:	fb01 f303 	mul.w	r3, r1, r3
 8002ec4:	4413      	add	r3, r2
 8002ec6:	3361      	adds	r3, #97	; 0x61
 8002ec8:	2206      	movs	r2, #6
 8002eca:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	697a      	ldr	r2, [r7, #20]
 8002ed2:	b2d2      	uxtb	r2, r2
 8002ed4:	4611      	mov	r1, r2
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f002 fd57 	bl	800598a <USB_HC_Halt>
 8002edc:	e044      	b.n	8002f68 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	212c      	movs	r1, #44	; 0x2c
 8002ee4:	fb01 f303 	mul.w	r3, r1, r3
 8002ee8:	4413      	add	r3, r2
 8002eea:	335c      	adds	r3, #92	; 0x5c
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	1c5a      	adds	r2, r3, #1
 8002ef0:	6879      	ldr	r1, [r7, #4]
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	202c      	movs	r0, #44	; 0x2c
 8002ef6:	fb00 f303 	mul.w	r3, r0, r3
 8002efa:	440b      	add	r3, r1
 8002efc:	335c      	adds	r3, #92	; 0x5c
 8002efe:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	212c      	movs	r1, #44	; 0x2c
 8002f06:	fb01 f303 	mul.w	r3, r1, r3
 8002f0a:	4413      	add	r3, r2
 8002f0c:	335c      	adds	r3, #92	; 0x5c
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d920      	bls.n	8002f56 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	212c      	movs	r1, #44	; 0x2c
 8002f1a:	fb01 f303 	mul.w	r3, r1, r3
 8002f1e:	4413      	add	r3, r2
 8002f20:	335c      	adds	r3, #92	; 0x5c
 8002f22:	2200      	movs	r2, #0
 8002f24:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	212c      	movs	r1, #44	; 0x2c
 8002f2c:	fb01 f303 	mul.w	r3, r1, r3
 8002f30:	4413      	add	r3, r2
 8002f32:	3360      	adds	r3, #96	; 0x60
 8002f34:	2204      	movs	r2, #4
 8002f36:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	b2d9      	uxtb	r1, r3
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	202c      	movs	r0, #44	; 0x2c
 8002f42:	fb00 f303 	mul.w	r3, r0, r3
 8002f46:	4413      	add	r3, r2
 8002f48:	3360      	adds	r3, #96	; 0x60
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f004 ffbe 	bl	8007ed0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002f54:	e008      	b.n	8002f68 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	212c      	movs	r1, #44	; 0x2c
 8002f5c:	fb01 f303 	mul.w	r3, r1, r3
 8002f60:	4413      	add	r3, r2
 8002f62:	3360      	adds	r3, #96	; 0x60
 8002f64:	2202      	movs	r2, #2
 8002f66:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	015a      	lsls	r2, r3, #5
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	4413      	add	r3, r2
 8002f70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f74:	461a      	mov	r2, r3
 8002f76:	2380      	movs	r3, #128	; 0x80
 8002f78:	6093      	str	r3, [r2, #8]
}
 8002f7a:	e172      	b.n	8003262 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	015a      	lsls	r2, r3, #5
 8002f80:	69bb      	ldr	r3, [r7, #24]
 8002f82:	4413      	add	r3, r2
 8002f84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f92:	d11b      	bne.n	8002fcc <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	212c      	movs	r1, #44	; 0x2c
 8002f9a:	fb01 f303 	mul.w	r3, r1, r3
 8002f9e:	4413      	add	r3, r2
 8002fa0:	3361      	adds	r3, #97	; 0x61
 8002fa2:	2208      	movs	r2, #8
 8002fa4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	697a      	ldr	r2, [r7, #20]
 8002fac:	b2d2      	uxtb	r2, r2
 8002fae:	4611      	mov	r1, r2
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f002 fcea 	bl	800598a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	015a      	lsls	r2, r3, #5
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	4413      	add	r3, r2
 8002fbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002fc8:	6093      	str	r3, [r2, #8]
}
 8002fca:	e14a      	b.n	8003262 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	015a      	lsls	r2, r3, #5
 8002fd0:	69bb      	ldr	r3, [r7, #24]
 8002fd2:	4413      	add	r3, r2
 8002fd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	f040 813f 	bne.w	8003262 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	212c      	movs	r1, #44	; 0x2c
 8002fea:	fb01 f303 	mul.w	r3, r1, r3
 8002fee:	4413      	add	r3, r2
 8002ff0:	3361      	adds	r3, #97	; 0x61
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d17d      	bne.n	80030f4 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	212c      	movs	r1, #44	; 0x2c
 8002ffe:	fb01 f303 	mul.w	r3, r1, r3
 8003002:	4413      	add	r3, r2
 8003004:	3360      	adds	r3, #96	; 0x60
 8003006:	2201      	movs	r2, #1
 8003008:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800300a:	687a      	ldr	r2, [r7, #4]
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	212c      	movs	r1, #44	; 0x2c
 8003010:	fb01 f303 	mul.w	r3, r1, r3
 8003014:	4413      	add	r3, r2
 8003016:	333f      	adds	r3, #63	; 0x3f
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	2b02      	cmp	r3, #2
 800301c:	d00a      	beq.n	8003034 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	212c      	movs	r1, #44	; 0x2c
 8003024:	fb01 f303 	mul.w	r3, r1, r3
 8003028:	4413      	add	r3, r2
 800302a:	333f      	adds	r3, #63	; 0x3f
 800302c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800302e:	2b03      	cmp	r3, #3
 8003030:	f040 8100 	bne.w	8003234 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	691b      	ldr	r3, [r3, #16]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d113      	bne.n	8003064 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	212c      	movs	r1, #44	; 0x2c
 8003042:	fb01 f303 	mul.w	r3, r1, r3
 8003046:	4413      	add	r3, r2
 8003048:	3355      	adds	r3, #85	; 0x55
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	f083 0301 	eor.w	r3, r3, #1
 8003050:	b2d8      	uxtb	r0, r3
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	212c      	movs	r1, #44	; 0x2c
 8003058:	fb01 f303 	mul.w	r3, r1, r3
 800305c:	4413      	add	r3, r2
 800305e:	3355      	adds	r3, #85	; 0x55
 8003060:	4602      	mov	r2, r0
 8003062:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	691b      	ldr	r3, [r3, #16]
 8003068:	2b01      	cmp	r3, #1
 800306a:	f040 80e3 	bne.w	8003234 <HCD_HC_OUT_IRQHandler+0x69c>
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	212c      	movs	r1, #44	; 0x2c
 8003074:	fb01 f303 	mul.w	r3, r1, r3
 8003078:	4413      	add	r3, r2
 800307a:	334c      	adds	r3, #76	; 0x4c
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	2b00      	cmp	r3, #0
 8003080:	f000 80d8 	beq.w	8003234 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	212c      	movs	r1, #44	; 0x2c
 800308a:	fb01 f303 	mul.w	r3, r1, r3
 800308e:	4413      	add	r3, r2
 8003090:	334c      	adds	r3, #76	; 0x4c
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	6879      	ldr	r1, [r7, #4]
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	202c      	movs	r0, #44	; 0x2c
 800309a:	fb00 f202 	mul.w	r2, r0, r2
 800309e:	440a      	add	r2, r1
 80030a0:	3240      	adds	r2, #64	; 0x40
 80030a2:	8812      	ldrh	r2, [r2, #0]
 80030a4:	4413      	add	r3, r2
 80030a6:	3b01      	subs	r3, #1
 80030a8:	6879      	ldr	r1, [r7, #4]
 80030aa:	697a      	ldr	r2, [r7, #20]
 80030ac:	202c      	movs	r0, #44	; 0x2c
 80030ae:	fb00 f202 	mul.w	r2, r0, r2
 80030b2:	440a      	add	r2, r1
 80030b4:	3240      	adds	r2, #64	; 0x40
 80030b6:	8812      	ldrh	r2, [r2, #0]
 80030b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80030bc:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	f003 0301 	and.w	r3, r3, #1
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	f000 80b5 	beq.w	8003234 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	212c      	movs	r1, #44	; 0x2c
 80030d0:	fb01 f303 	mul.w	r3, r1, r3
 80030d4:	4413      	add	r3, r2
 80030d6:	3355      	adds	r3, #85	; 0x55
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	f083 0301 	eor.w	r3, r3, #1
 80030de:	b2d8      	uxtb	r0, r3
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	212c      	movs	r1, #44	; 0x2c
 80030e6:	fb01 f303 	mul.w	r3, r1, r3
 80030ea:	4413      	add	r3, r2
 80030ec:	3355      	adds	r3, #85	; 0x55
 80030ee:	4602      	mov	r2, r0
 80030f0:	701a      	strb	r2, [r3, #0]
 80030f2:	e09f      	b.n	8003234 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	212c      	movs	r1, #44	; 0x2c
 80030fa:	fb01 f303 	mul.w	r3, r1, r3
 80030fe:	4413      	add	r3, r2
 8003100:	3361      	adds	r3, #97	; 0x61
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	2b03      	cmp	r3, #3
 8003106:	d109      	bne.n	800311c <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	212c      	movs	r1, #44	; 0x2c
 800310e:	fb01 f303 	mul.w	r3, r1, r3
 8003112:	4413      	add	r3, r2
 8003114:	3360      	adds	r3, #96	; 0x60
 8003116:	2202      	movs	r2, #2
 8003118:	701a      	strb	r2, [r3, #0]
 800311a:	e08b      	b.n	8003234 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	212c      	movs	r1, #44	; 0x2c
 8003122:	fb01 f303 	mul.w	r3, r1, r3
 8003126:	4413      	add	r3, r2
 8003128:	3361      	adds	r3, #97	; 0x61
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	2b04      	cmp	r3, #4
 800312e:	d109      	bne.n	8003144 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	212c      	movs	r1, #44	; 0x2c
 8003136:	fb01 f303 	mul.w	r3, r1, r3
 800313a:	4413      	add	r3, r2
 800313c:	3360      	adds	r3, #96	; 0x60
 800313e:	2202      	movs	r2, #2
 8003140:	701a      	strb	r2, [r3, #0]
 8003142:	e077      	b.n	8003234 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	212c      	movs	r1, #44	; 0x2c
 800314a:	fb01 f303 	mul.w	r3, r1, r3
 800314e:	4413      	add	r3, r2
 8003150:	3361      	adds	r3, #97	; 0x61
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	2b05      	cmp	r3, #5
 8003156:	d109      	bne.n	800316c <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	212c      	movs	r1, #44	; 0x2c
 800315e:	fb01 f303 	mul.w	r3, r1, r3
 8003162:	4413      	add	r3, r2
 8003164:	3360      	adds	r3, #96	; 0x60
 8003166:	2205      	movs	r2, #5
 8003168:	701a      	strb	r2, [r3, #0]
 800316a:	e063      	b.n	8003234 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	212c      	movs	r1, #44	; 0x2c
 8003172:	fb01 f303 	mul.w	r3, r1, r3
 8003176:	4413      	add	r3, r2
 8003178:	3361      	adds	r3, #97	; 0x61
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	2b06      	cmp	r3, #6
 800317e:	d009      	beq.n	8003194 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	212c      	movs	r1, #44	; 0x2c
 8003186:	fb01 f303 	mul.w	r3, r1, r3
 800318a:	4413      	add	r3, r2
 800318c:	3361      	adds	r3, #97	; 0x61
 800318e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003190:	2b08      	cmp	r3, #8
 8003192:	d14f      	bne.n	8003234 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8003194:	687a      	ldr	r2, [r7, #4]
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	212c      	movs	r1, #44	; 0x2c
 800319a:	fb01 f303 	mul.w	r3, r1, r3
 800319e:	4413      	add	r3, r2
 80031a0:	335c      	adds	r3, #92	; 0x5c
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	1c5a      	adds	r2, r3, #1
 80031a6:	6879      	ldr	r1, [r7, #4]
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	202c      	movs	r0, #44	; 0x2c
 80031ac:	fb00 f303 	mul.w	r3, r0, r3
 80031b0:	440b      	add	r3, r1
 80031b2:	335c      	adds	r3, #92	; 0x5c
 80031b4:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	212c      	movs	r1, #44	; 0x2c
 80031bc:	fb01 f303 	mul.w	r3, r1, r3
 80031c0:	4413      	add	r3, r2
 80031c2:	335c      	adds	r3, #92	; 0x5c
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d912      	bls.n	80031f0 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	212c      	movs	r1, #44	; 0x2c
 80031d0:	fb01 f303 	mul.w	r3, r1, r3
 80031d4:	4413      	add	r3, r2
 80031d6:	335c      	adds	r3, #92	; 0x5c
 80031d8:	2200      	movs	r2, #0
 80031da:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	212c      	movs	r1, #44	; 0x2c
 80031e2:	fb01 f303 	mul.w	r3, r1, r3
 80031e6:	4413      	add	r3, r2
 80031e8:	3360      	adds	r3, #96	; 0x60
 80031ea:	2204      	movs	r2, #4
 80031ec:	701a      	strb	r2, [r3, #0]
 80031ee:	e021      	b.n	8003234 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	212c      	movs	r1, #44	; 0x2c
 80031f6:	fb01 f303 	mul.w	r3, r1, r3
 80031fa:	4413      	add	r3, r2
 80031fc:	3360      	adds	r3, #96	; 0x60
 80031fe:	2202      	movs	r2, #2
 8003200:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	015a      	lsls	r2, r3, #5
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	4413      	add	r3, r2
 800320a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003218:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003220:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	015a      	lsls	r2, r3, #5
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	4413      	add	r3, r2
 800322a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800322e:	461a      	mov	r2, r3
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	015a      	lsls	r2, r3, #5
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	4413      	add	r3, r2
 800323c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003240:	461a      	mov	r2, r3
 8003242:	2302      	movs	r3, #2
 8003244:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	b2d9      	uxtb	r1, r3
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	202c      	movs	r0, #44	; 0x2c
 8003250:	fb00 f303 	mul.w	r3, r0, r3
 8003254:	4413      	add	r3, r2
 8003256:	3360      	adds	r3, #96	; 0x60
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	461a      	mov	r2, r3
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f004 fe37 	bl	8007ed0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003262:	bf00      	nop
 8003264:	3720      	adds	r7, #32
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800326a:	b580      	push	{r7, lr}
 800326c:	b08a      	sub	sp, #40	; 0x28
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	f003 030f 	and.w	r3, r3, #15
 800328a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	0c5b      	lsrs	r3, r3, #17
 8003290:	f003 030f 	and.w	r3, r3, #15
 8003294:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	091b      	lsrs	r3, r3, #4
 800329a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800329e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d004      	beq.n	80032b0 <HCD_RXQLVL_IRQHandler+0x46>
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	2b05      	cmp	r3, #5
 80032aa:	f000 80a9 	beq.w	8003400 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80032ae:	e0aa      	b.n	8003406 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	f000 80a6 	beq.w	8003404 <HCD_RXQLVL_IRQHandler+0x19a>
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	69bb      	ldr	r3, [r7, #24]
 80032bc:	212c      	movs	r1, #44	; 0x2c
 80032be:	fb01 f303 	mul.w	r3, r1, r3
 80032c2:	4413      	add	r3, r2
 80032c4:	3344      	adds	r3, #68	; 0x44
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	f000 809b 	beq.w	8003404 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	212c      	movs	r1, #44	; 0x2c
 80032d4:	fb01 f303 	mul.w	r3, r1, r3
 80032d8:	4413      	add	r3, r2
 80032da:	3350      	adds	r3, #80	; 0x50
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	441a      	add	r2, r3
 80032e2:	6879      	ldr	r1, [r7, #4]
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	202c      	movs	r0, #44	; 0x2c
 80032e8:	fb00 f303 	mul.w	r3, r0, r3
 80032ec:	440b      	add	r3, r1
 80032ee:	334c      	adds	r3, #76	; 0x4c
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d87a      	bhi.n	80033ec <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6818      	ldr	r0, [r3, #0]
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	212c      	movs	r1, #44	; 0x2c
 8003300:	fb01 f303 	mul.w	r3, r1, r3
 8003304:	4413      	add	r3, r2
 8003306:	3344      	adds	r3, #68	; 0x44
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	693a      	ldr	r2, [r7, #16]
 800330c:	b292      	uxth	r2, r2
 800330e:	4619      	mov	r1, r3
 8003310:	f001 fe92 	bl	8005038 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	212c      	movs	r1, #44	; 0x2c
 800331a:	fb01 f303 	mul.w	r3, r1, r3
 800331e:	4413      	add	r3, r2
 8003320:	3344      	adds	r3, #68	; 0x44
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	441a      	add	r2, r3
 8003328:	6879      	ldr	r1, [r7, #4]
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	202c      	movs	r0, #44	; 0x2c
 800332e:	fb00 f303 	mul.w	r3, r0, r3
 8003332:	440b      	add	r3, r1
 8003334:	3344      	adds	r3, #68	; 0x44
 8003336:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	69bb      	ldr	r3, [r7, #24]
 800333c:	212c      	movs	r1, #44	; 0x2c
 800333e:	fb01 f303 	mul.w	r3, r1, r3
 8003342:	4413      	add	r3, r2
 8003344:	3350      	adds	r3, #80	; 0x50
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	441a      	add	r2, r3
 800334c:	6879      	ldr	r1, [r7, #4]
 800334e:	69bb      	ldr	r3, [r7, #24]
 8003350:	202c      	movs	r0, #44	; 0x2c
 8003352:	fb00 f303 	mul.w	r3, r0, r3
 8003356:	440b      	add	r3, r1
 8003358:	3350      	adds	r3, #80	; 0x50
 800335a:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	015a      	lsls	r2, r3, #5
 8003360:	6a3b      	ldr	r3, [r7, #32]
 8003362:	4413      	add	r3, r2
 8003364:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003368:	691b      	ldr	r3, [r3, #16]
 800336a:	0cdb      	lsrs	r3, r3, #19
 800336c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003370:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	212c      	movs	r1, #44	; 0x2c
 8003378:	fb01 f303 	mul.w	r3, r1, r3
 800337c:	4413      	add	r3, r2
 800337e:	3340      	adds	r3, #64	; 0x40
 8003380:	881b      	ldrh	r3, [r3, #0]
 8003382:	461a      	mov	r2, r3
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	4293      	cmp	r3, r2
 8003388:	d13c      	bne.n	8003404 <HCD_RXQLVL_IRQHandler+0x19a>
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d039      	beq.n	8003404 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	015a      	lsls	r2, r3, #5
 8003394:	6a3b      	ldr	r3, [r7, #32]
 8003396:	4413      	add	r3, r2
 8003398:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80033a6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80033ae:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	015a      	lsls	r2, r3, #5
 80033b4:	6a3b      	ldr	r3, [r7, #32]
 80033b6:	4413      	add	r3, r2
 80033b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033bc:	461a      	mov	r2, r3
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	212c      	movs	r1, #44	; 0x2c
 80033c8:	fb01 f303 	mul.w	r3, r1, r3
 80033cc:	4413      	add	r3, r2
 80033ce:	3354      	adds	r3, #84	; 0x54
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	f083 0301 	eor.w	r3, r3, #1
 80033d6:	b2d8      	uxtb	r0, r3
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	212c      	movs	r1, #44	; 0x2c
 80033de:	fb01 f303 	mul.w	r3, r1, r3
 80033e2:	4413      	add	r3, r2
 80033e4:	3354      	adds	r3, #84	; 0x54
 80033e6:	4602      	mov	r2, r0
 80033e8:	701a      	strb	r2, [r3, #0]
      break;
 80033ea:	e00b      	b.n	8003404 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	212c      	movs	r1, #44	; 0x2c
 80033f2:	fb01 f303 	mul.w	r3, r1, r3
 80033f6:	4413      	add	r3, r2
 80033f8:	3360      	adds	r3, #96	; 0x60
 80033fa:	2204      	movs	r2, #4
 80033fc:	701a      	strb	r2, [r3, #0]
      break;
 80033fe:	e001      	b.n	8003404 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8003400:	bf00      	nop
 8003402:	e000      	b.n	8003406 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8003404:	bf00      	nop
  }
}
 8003406:	bf00      	nop
 8003408:	3728      	adds	r7, #40	; 0x28
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b086      	sub	sp, #24
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800343a:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f003 0302 	and.w	r3, r3, #2
 8003442:	2b02      	cmp	r3, #2
 8003444:	d10b      	bne.n	800345e <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f003 0301 	and.w	r3, r3, #1
 800344c:	2b01      	cmp	r3, #1
 800344e:	d102      	bne.n	8003456 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	f004 fd21 	bl	8007e98 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	f043 0302 	orr.w	r3, r3, #2
 800345c:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f003 0308 	and.w	r3, r3, #8
 8003464:	2b08      	cmp	r3, #8
 8003466:	d132      	bne.n	80034ce <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	f043 0308 	orr.w	r3, r3, #8
 800346e:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f003 0304 	and.w	r3, r3, #4
 8003476:	2b04      	cmp	r3, #4
 8003478:	d126      	bne.n	80034c8 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	699b      	ldr	r3, [r3, #24]
 800347e:	2b02      	cmp	r3, #2
 8003480:	d113      	bne.n	80034aa <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003488:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800348c:	d106      	bne.n	800349c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	2102      	movs	r1, #2
 8003494:	4618      	mov	r0, r3
 8003496:	f001 ff3d 	bl	8005314 <USB_InitFSLSPClkSel>
 800349a:	e011      	b.n	80034c0 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2101      	movs	r1, #1
 80034a2:	4618      	mov	r0, r3
 80034a4:	f001 ff36 	bl	8005314 <USB_InitFSLSPClkSel>
 80034a8:	e00a      	b.n	80034c0 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d106      	bne.n	80034c0 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034b8:	461a      	mov	r2, r3
 80034ba:	f64e 2360 	movw	r3, #60000	; 0xea60
 80034be:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f004 fd13 	bl	8007eec <HAL_HCD_PortEnabled_Callback>
 80034c6:	e002      	b.n	80034ce <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f004 fd1d 	bl	8007f08 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f003 0320 	and.w	r3, r3, #32
 80034d4:	2b20      	cmp	r3, #32
 80034d6:	d103      	bne.n	80034e0 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	f043 0320 	orr.w	r3, r3, #32
 80034de:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80034e6:	461a      	mov	r2, r3
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	6013      	str	r3, [r2, #0]
}
 80034ec:	bf00      	nop
 80034ee:	3718      	adds	r7, #24
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e12b      	b.n	800375e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800350c:	b2db      	uxtb	r3, r3
 800350e:	2b00      	cmp	r3, #0
 8003510:	d106      	bne.n	8003520 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f7fd facc 	bl	8000ab8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2224      	movs	r2, #36	; 0x24
 8003524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0201 	bic.w	r2, r2, #1
 8003536:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003546:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003556:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003558:	f001 fa20 	bl	800499c <HAL_RCC_GetPCLK1Freq>
 800355c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	4a81      	ldr	r2, [pc, #516]	; (8003768 <HAL_I2C_Init+0x274>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d807      	bhi.n	8003578 <HAL_I2C_Init+0x84>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	4a80      	ldr	r2, [pc, #512]	; (800376c <HAL_I2C_Init+0x278>)
 800356c:	4293      	cmp	r3, r2
 800356e:	bf94      	ite	ls
 8003570:	2301      	movls	r3, #1
 8003572:	2300      	movhi	r3, #0
 8003574:	b2db      	uxtb	r3, r3
 8003576:	e006      	b.n	8003586 <HAL_I2C_Init+0x92>
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	4a7d      	ldr	r2, [pc, #500]	; (8003770 <HAL_I2C_Init+0x27c>)
 800357c:	4293      	cmp	r3, r2
 800357e:	bf94      	ite	ls
 8003580:	2301      	movls	r3, #1
 8003582:	2300      	movhi	r3, #0
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d001      	beq.n	800358e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e0e7      	b.n	800375e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	4a78      	ldr	r2, [pc, #480]	; (8003774 <HAL_I2C_Init+0x280>)
 8003592:	fba2 2303 	umull	r2, r3, r2, r3
 8003596:	0c9b      	lsrs	r3, r3, #18
 8003598:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68ba      	ldr	r2, [r7, #8]
 80035aa:	430a      	orrs	r2, r1
 80035ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	6a1b      	ldr	r3, [r3, #32]
 80035b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	4a6a      	ldr	r2, [pc, #424]	; (8003768 <HAL_I2C_Init+0x274>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d802      	bhi.n	80035c8 <HAL_I2C_Init+0xd4>
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	3301      	adds	r3, #1
 80035c6:	e009      	b.n	80035dc <HAL_I2C_Init+0xe8>
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80035ce:	fb02 f303 	mul.w	r3, r2, r3
 80035d2:	4a69      	ldr	r2, [pc, #420]	; (8003778 <HAL_I2C_Init+0x284>)
 80035d4:	fba2 2303 	umull	r2, r3, r2, r3
 80035d8:	099b      	lsrs	r3, r3, #6
 80035da:	3301      	adds	r3, #1
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	6812      	ldr	r2, [r2, #0]
 80035e0:	430b      	orrs	r3, r1
 80035e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	69db      	ldr	r3, [r3, #28]
 80035ea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80035ee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	495c      	ldr	r1, [pc, #368]	; (8003768 <HAL_I2C_Init+0x274>)
 80035f8:	428b      	cmp	r3, r1
 80035fa:	d819      	bhi.n	8003630 <HAL_I2C_Init+0x13c>
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	1e59      	subs	r1, r3, #1
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	005b      	lsls	r3, r3, #1
 8003606:	fbb1 f3f3 	udiv	r3, r1, r3
 800360a:	1c59      	adds	r1, r3, #1
 800360c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003610:	400b      	ands	r3, r1
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00a      	beq.n	800362c <HAL_I2C_Init+0x138>
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	1e59      	subs	r1, r3, #1
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	005b      	lsls	r3, r3, #1
 8003620:	fbb1 f3f3 	udiv	r3, r1, r3
 8003624:	3301      	adds	r3, #1
 8003626:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800362a:	e051      	b.n	80036d0 <HAL_I2C_Init+0x1dc>
 800362c:	2304      	movs	r3, #4
 800362e:	e04f      	b.n	80036d0 <HAL_I2C_Init+0x1dc>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d111      	bne.n	800365c <HAL_I2C_Init+0x168>
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	1e58      	subs	r0, r3, #1
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6859      	ldr	r1, [r3, #4]
 8003640:	460b      	mov	r3, r1
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	440b      	add	r3, r1
 8003646:	fbb0 f3f3 	udiv	r3, r0, r3
 800364a:	3301      	adds	r3, #1
 800364c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003650:	2b00      	cmp	r3, #0
 8003652:	bf0c      	ite	eq
 8003654:	2301      	moveq	r3, #1
 8003656:	2300      	movne	r3, #0
 8003658:	b2db      	uxtb	r3, r3
 800365a:	e012      	b.n	8003682 <HAL_I2C_Init+0x18e>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	1e58      	subs	r0, r3, #1
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6859      	ldr	r1, [r3, #4]
 8003664:	460b      	mov	r3, r1
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	440b      	add	r3, r1
 800366a:	0099      	lsls	r1, r3, #2
 800366c:	440b      	add	r3, r1
 800366e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003672:	3301      	adds	r3, #1
 8003674:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003678:	2b00      	cmp	r3, #0
 800367a:	bf0c      	ite	eq
 800367c:	2301      	moveq	r3, #1
 800367e:	2300      	movne	r3, #0
 8003680:	b2db      	uxtb	r3, r3
 8003682:	2b00      	cmp	r3, #0
 8003684:	d001      	beq.n	800368a <HAL_I2C_Init+0x196>
 8003686:	2301      	movs	r3, #1
 8003688:	e022      	b.n	80036d0 <HAL_I2C_Init+0x1dc>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d10e      	bne.n	80036b0 <HAL_I2C_Init+0x1bc>
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	1e58      	subs	r0, r3, #1
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6859      	ldr	r1, [r3, #4]
 800369a:	460b      	mov	r3, r1
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	440b      	add	r3, r1
 80036a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80036a4:	3301      	adds	r3, #1
 80036a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036ae:	e00f      	b.n	80036d0 <HAL_I2C_Init+0x1dc>
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	1e58      	subs	r0, r3, #1
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6859      	ldr	r1, [r3, #4]
 80036b8:	460b      	mov	r3, r1
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	440b      	add	r3, r1
 80036be:	0099      	lsls	r1, r3, #2
 80036c0:	440b      	add	r3, r1
 80036c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80036c6:	3301      	adds	r3, #1
 80036c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80036d0:	6879      	ldr	r1, [r7, #4]
 80036d2:	6809      	ldr	r1, [r1, #0]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	69da      	ldr	r2, [r3, #28]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	431a      	orrs	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	430a      	orrs	r2, r1
 80036f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80036fe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	6911      	ldr	r1, [r2, #16]
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	68d2      	ldr	r2, [r2, #12]
 800370a:	4311      	orrs	r1, r2
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	6812      	ldr	r2, [r2, #0]
 8003710:	430b      	orrs	r3, r1
 8003712:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	695a      	ldr	r2, [r3, #20]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	699b      	ldr	r3, [r3, #24]
 8003726:	431a      	orrs	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	430a      	orrs	r2, r1
 800372e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f042 0201 	orr.w	r2, r2, #1
 800373e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2220      	movs	r2, #32
 800374a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800375c:	2300      	movs	r3, #0
}
 800375e:	4618      	mov	r0, r3
 8003760:	3710      	adds	r7, #16
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	000186a0 	.word	0x000186a0
 800376c:	001e847f 	.word	0x001e847f
 8003770:	003d08ff 	.word	0x003d08ff
 8003774:	431bde83 	.word	0x431bde83
 8003778:	10624dd3 	.word	0x10624dd3

0800377c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b088      	sub	sp, #32
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e128      	b.n	80039e0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d109      	bne.n	80037ae <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a90      	ldr	r2, [pc, #576]	; (80039e8 <HAL_I2S_Init+0x26c>)
 80037a6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f7fd f9cd 	bl	8000b48 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2202      	movs	r2, #2
 80037b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	69db      	ldr	r3, [r3, #28]
 80037bc:	687a      	ldr	r2, [r7, #4]
 80037be:	6812      	ldr	r2, [r2, #0]
 80037c0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80037c4:	f023 030f 	bic.w	r3, r3, #15
 80037c8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2202      	movs	r2, #2
 80037d0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d060      	beq.n	800389c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d102      	bne.n	80037e8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80037e2:	2310      	movs	r3, #16
 80037e4:	617b      	str	r3, [r7, #20]
 80037e6:	e001      	b.n	80037ec <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80037e8:	2320      	movs	r3, #32
 80037ea:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	2b20      	cmp	r3, #32
 80037f2:	d802      	bhi.n	80037fa <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80037fa:	2001      	movs	r0, #1
 80037fc:	f001 f9c4 	bl	8004b88 <HAL_RCCEx_GetPeriphCLKFreq>
 8003800:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800380a:	d125      	bne.n	8003858 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d010      	beq.n	8003836 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	fbb2 f2f3 	udiv	r2, r2, r3
 800381e:	4613      	mov	r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	4413      	add	r3, r2
 8003824:	005b      	lsls	r3, r3, #1
 8003826:	461a      	mov	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	695b      	ldr	r3, [r3, #20]
 800382c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003830:	3305      	adds	r3, #5
 8003832:	613b      	str	r3, [r7, #16]
 8003834:	e01f      	b.n	8003876 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	00db      	lsls	r3, r3, #3
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003840:	4613      	mov	r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	4413      	add	r3, r2
 8003846:	005b      	lsls	r3, r3, #1
 8003848:	461a      	mov	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	695b      	ldr	r3, [r3, #20]
 800384e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003852:	3305      	adds	r3, #5
 8003854:	613b      	str	r3, [r7, #16]
 8003856:	e00e      	b.n	8003876 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003858:	68fa      	ldr	r2, [r7, #12]
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003860:	4613      	mov	r3, r2
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	4413      	add	r3, r2
 8003866:	005b      	lsls	r3, r3, #1
 8003868:	461a      	mov	r2, r3
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	695b      	ldr	r3, [r3, #20]
 800386e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003872:	3305      	adds	r3, #5
 8003874:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	4a5c      	ldr	r2, [pc, #368]	; (80039ec <HAL_I2S_Init+0x270>)
 800387a:	fba2 2303 	umull	r2, r3, r2, r3
 800387e:	08db      	lsrs	r3, r3, #3
 8003880:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	f003 0301 	and.w	r3, r3, #1
 8003888:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	085b      	lsrs	r3, r3, #1
 8003892:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003894:	69bb      	ldr	r3, [r7, #24]
 8003896:	021b      	lsls	r3, r3, #8
 8003898:	61bb      	str	r3, [r7, #24]
 800389a:	e003      	b.n	80038a4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800389c:	2302      	movs	r3, #2
 800389e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80038a0:	2300      	movs	r3, #0
 80038a2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d902      	bls.n	80038b0 <HAL_I2S_Init+0x134>
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	2bff      	cmp	r3, #255	; 0xff
 80038ae:	d907      	bls.n	80038c0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b4:	f043 0210 	orr.w	r2, r3, #16
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e08f      	b.n	80039e0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	691a      	ldr	r2, [r3, #16]
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	ea42 0103 	orr.w	r1, r2, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	69fa      	ldr	r2, [r7, #28]
 80038d0:	430a      	orrs	r2, r1
 80038d2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	69db      	ldr	r3, [r3, #28]
 80038da:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80038de:	f023 030f 	bic.w	r3, r3, #15
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	6851      	ldr	r1, [r2, #4]
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	6892      	ldr	r2, [r2, #8]
 80038ea:	4311      	orrs	r1, r2
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	68d2      	ldr	r2, [r2, #12]
 80038f0:	4311      	orrs	r1, r2
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	6992      	ldr	r2, [r2, #24]
 80038f6:	430a      	orrs	r2, r1
 80038f8:	431a      	orrs	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003902:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a1b      	ldr	r3, [r3, #32]
 8003908:	2b01      	cmp	r3, #1
 800390a:	d161      	bne.n	80039d0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	4a38      	ldr	r2, [pc, #224]	; (80039f0 <HAL_I2S_Init+0x274>)
 8003910:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a37      	ldr	r2, [pc, #220]	; (80039f4 <HAL_I2S_Init+0x278>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d101      	bne.n	8003920 <HAL_I2S_Init+0x1a4>
 800391c:	4b36      	ldr	r3, [pc, #216]	; (80039f8 <HAL_I2S_Init+0x27c>)
 800391e:	e001      	b.n	8003924 <HAL_I2S_Init+0x1a8>
 8003920:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003924:	69db      	ldr	r3, [r3, #28]
 8003926:	687a      	ldr	r2, [r7, #4]
 8003928:	6812      	ldr	r2, [r2, #0]
 800392a:	4932      	ldr	r1, [pc, #200]	; (80039f4 <HAL_I2S_Init+0x278>)
 800392c:	428a      	cmp	r2, r1
 800392e:	d101      	bne.n	8003934 <HAL_I2S_Init+0x1b8>
 8003930:	4a31      	ldr	r2, [pc, #196]	; (80039f8 <HAL_I2S_Init+0x27c>)
 8003932:	e001      	b.n	8003938 <HAL_I2S_Init+0x1bc>
 8003934:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003938:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800393c:	f023 030f 	bic.w	r3, r3, #15
 8003940:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a2b      	ldr	r2, [pc, #172]	; (80039f4 <HAL_I2S_Init+0x278>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d101      	bne.n	8003950 <HAL_I2S_Init+0x1d4>
 800394c:	4b2a      	ldr	r3, [pc, #168]	; (80039f8 <HAL_I2S_Init+0x27c>)
 800394e:	e001      	b.n	8003954 <HAL_I2S_Init+0x1d8>
 8003950:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003954:	2202      	movs	r2, #2
 8003956:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a25      	ldr	r2, [pc, #148]	; (80039f4 <HAL_I2S_Init+0x278>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d101      	bne.n	8003966 <HAL_I2S_Init+0x1ea>
 8003962:	4b25      	ldr	r3, [pc, #148]	; (80039f8 <HAL_I2S_Init+0x27c>)
 8003964:	e001      	b.n	800396a <HAL_I2S_Init+0x1ee>
 8003966:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800396a:	69db      	ldr	r3, [r3, #28]
 800396c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003976:	d003      	beq.n	8003980 <HAL_I2S_Init+0x204>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d103      	bne.n	8003988 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003980:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003984:	613b      	str	r3, [r7, #16]
 8003986:	e001      	b.n	800398c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003988:	2300      	movs	r3, #0
 800398a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003996:	4313      	orrs	r3, r2
 8003998:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80039a0:	4313      	orrs	r3, r2
 80039a2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	699b      	ldr	r3, [r3, #24]
 80039a8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80039aa:	4313      	orrs	r3, r2
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	897b      	ldrh	r3, [r7, #10]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80039b8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a0d      	ldr	r2, [pc, #52]	; (80039f4 <HAL_I2S_Init+0x278>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d101      	bne.n	80039c8 <HAL_I2S_Init+0x24c>
 80039c4:	4b0c      	ldr	r3, [pc, #48]	; (80039f8 <HAL_I2S_Init+0x27c>)
 80039c6:	e001      	b.n	80039cc <HAL_I2S_Init+0x250>
 80039c8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039cc:	897a      	ldrh	r2, [r7, #10]
 80039ce:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2201      	movs	r2, #1
 80039da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3720      	adds	r7, #32
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	08003af3 	.word	0x08003af3
 80039ec:	cccccccd 	.word	0xcccccccd
 80039f0:	08003c09 	.word	0x08003c09
 80039f4:	40003800 	.word	0x40003800
 80039f8:	40003400 	.word	0x40003400

080039fc <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003a04:	bf00      	nop
 8003a06:	370c      	adds	r7, #12
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr

08003a10 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr

08003a24 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a44:	881a      	ldrh	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a50:	1c9a      	adds	r2, r3, #2
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a5a:	b29b      	uxth	r3, r3
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	b29a      	uxth	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10e      	bne.n	8003a8c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	685a      	ldr	r2, [r3, #4]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003a7c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2201      	movs	r2, #1
 8003a82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f7ff ffb8 	bl	80039fc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003a8c:	bf00      	nop
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	68da      	ldr	r2, [r3, #12]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aa6:	b292      	uxth	r2, r2
 8003aa8:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aae:	1c9a      	adds	r2, r3, #2
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	3b01      	subs	r3, #1
 8003abc:	b29a      	uxth	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d10e      	bne.n	8003aea <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	685a      	ldr	r2, [r3, #4]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003ada:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f7ff ff93 	bl	8003a10 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003aea:	bf00      	nop
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}

08003af2 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003af2:	b580      	push	{r7, lr}
 8003af4:	b086      	sub	sp, #24
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b04      	cmp	r3, #4
 8003b0c:	d13a      	bne.n	8003b84 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	f003 0301 	and.w	r3, r3, #1
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d109      	bne.n	8003b2c <I2S_IRQHandler+0x3a>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b22:	2b40      	cmp	r3, #64	; 0x40
 8003b24:	d102      	bne.n	8003b2c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f7ff ffb4 	bl	8003a94 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b32:	2b40      	cmp	r3, #64	; 0x40
 8003b34:	d126      	bne.n	8003b84 <I2S_IRQHandler+0x92>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f003 0320 	and.w	r3, r3, #32
 8003b40:	2b20      	cmp	r3, #32
 8003b42:	d11f      	bne.n	8003b84 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	685a      	ldr	r2, [r3, #4]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003b52:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003b54:	2300      	movs	r3, #0
 8003b56:	613b      	str	r3, [r7, #16]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	613b      	str	r3, [r7, #16]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	613b      	str	r3, [r7, #16]
 8003b68:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b76:	f043 0202 	orr.w	r2, r3, #2
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f7ff ff50 	bl	8003a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b03      	cmp	r3, #3
 8003b8e:	d136      	bne.n	8003bfe <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d109      	bne.n	8003bae <I2S_IRQHandler+0xbc>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ba4:	2b80      	cmp	r3, #128	; 0x80
 8003ba6:	d102      	bne.n	8003bae <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f7ff ff45 	bl	8003a38 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	f003 0308 	and.w	r3, r3, #8
 8003bb4:	2b08      	cmp	r3, #8
 8003bb6:	d122      	bne.n	8003bfe <I2S_IRQHandler+0x10c>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f003 0320 	and.w	r3, r3, #32
 8003bc2:	2b20      	cmp	r3, #32
 8003bc4:	d11b      	bne.n	8003bfe <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	685a      	ldr	r2, [r3, #4]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003bd4:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	60fb      	str	r3, [r7, #12]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	60fb      	str	r3, [r7, #12]
 8003be2:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf0:	f043 0204 	orr.w	r2, r3, #4
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f7ff ff13 	bl	8003a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003bfe:	bf00      	nop
 8003c00:	3718      	adds	r7, #24
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
	...

08003c08 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b088      	sub	sp, #32
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a92      	ldr	r2, [pc, #584]	; (8003e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d101      	bne.n	8003c26 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003c22:	4b92      	ldr	r3, [pc, #584]	; (8003e6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003c24:	e001      	b.n	8003c2a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003c26:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a8b      	ldr	r2, [pc, #556]	; (8003e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d101      	bne.n	8003c44 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003c40:	4b8a      	ldr	r3, [pc, #552]	; (8003e6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003c42:	e001      	b.n	8003c48 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003c44:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c54:	d004      	beq.n	8003c60 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	f040 8099 	bne.w	8003d92 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	f003 0302 	and.w	r3, r3, #2
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d107      	bne.n	8003c7a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d002      	beq.n	8003c7a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 f925 	bl	8003ec4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003c7a:	69bb      	ldr	r3, [r7, #24]
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d107      	bne.n	8003c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d002      	beq.n	8003c94 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 f9c8 	bl	8004024 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c9a:	2b40      	cmp	r3, #64	; 0x40
 8003c9c:	d13a      	bne.n	8003d14 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	f003 0320 	and.w	r3, r3, #32
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d035      	beq.n	8003d14 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a6e      	ldr	r2, [pc, #440]	; (8003e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d101      	bne.n	8003cb6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003cb2:	4b6e      	ldr	r3, [pc, #440]	; (8003e6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003cb4:	e001      	b.n	8003cba <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003cb6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003cba:	685a      	ldr	r2, [r3, #4]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4969      	ldr	r1, [pc, #420]	; (8003e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003cc2:	428b      	cmp	r3, r1
 8003cc4:	d101      	bne.n	8003cca <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003cc6:	4b69      	ldr	r3, [pc, #420]	; (8003e6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003cc8:	e001      	b.n	8003cce <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003cca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003cce:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003cd2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	685a      	ldr	r2, [r3, #4]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003ce2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	60fb      	str	r3, [r7, #12]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	60fb      	str	r3, [r7, #12]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	60fb      	str	r3, [r7, #12]
 8003cf8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d06:	f043 0202 	orr.w	r2, r3, #2
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f7ff fe88 	bl	8003a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f003 0308 	and.w	r3, r3, #8
 8003d1a:	2b08      	cmp	r3, #8
 8003d1c:	f040 80c3 	bne.w	8003ea6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	f003 0320 	and.w	r3, r3, #32
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	f000 80bd 	beq.w	8003ea6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	685a      	ldr	r2, [r3, #4]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003d3a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a49      	ldr	r2, [pc, #292]	; (8003e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d101      	bne.n	8003d4a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003d46:	4b49      	ldr	r3, [pc, #292]	; (8003e6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d48:	e001      	b.n	8003d4e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003d4a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4944      	ldr	r1, [pc, #272]	; (8003e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d56:	428b      	cmp	r3, r1
 8003d58:	d101      	bne.n	8003d5e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003d5a:	4b44      	ldr	r3, [pc, #272]	; (8003e6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d5c:	e001      	b.n	8003d62 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003d5e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003d62:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003d66:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003d68:	2300      	movs	r3, #0
 8003d6a:	60bb      	str	r3, [r7, #8]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	60bb      	str	r3, [r7, #8]
 8003d74:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d82:	f043 0204 	orr.w	r2, r3, #4
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f7ff fe4a 	bl	8003a24 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003d90:	e089      	b.n	8003ea6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	f003 0302 	and.w	r3, r3, #2
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d107      	bne.n	8003dac <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d002      	beq.n	8003dac <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f000 f8be 	bl	8003f28 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d107      	bne.n	8003dc6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d002      	beq.n	8003dc6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f000 f8fd 	bl	8003fc0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dcc:	2b40      	cmp	r3, #64	; 0x40
 8003dce:	d12f      	bne.n	8003e30 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	f003 0320 	and.w	r3, r3, #32
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d02a      	beq.n	8003e30 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003de8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a1e      	ldr	r2, [pc, #120]	; (8003e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d101      	bne.n	8003df8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003df4:	4b1d      	ldr	r3, [pc, #116]	; (8003e6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003df6:	e001      	b.n	8003dfc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003df8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003dfc:	685a      	ldr	r2, [r3, #4]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4919      	ldr	r1, [pc, #100]	; (8003e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e04:	428b      	cmp	r3, r1
 8003e06:	d101      	bne.n	8003e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003e08:	4b18      	ldr	r3, [pc, #96]	; (8003e6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e0a:	e001      	b.n	8003e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003e0c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e10:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003e14:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e22:	f043 0202 	orr.w	r2, r3, #2
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f7ff fdfa 	bl	8003a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	f003 0308 	and.w	r3, r3, #8
 8003e36:	2b08      	cmp	r3, #8
 8003e38:	d136      	bne.n	8003ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	f003 0320 	and.w	r3, r3, #32
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d031      	beq.n	8003ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a07      	ldr	r2, [pc, #28]	; (8003e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d101      	bne.n	8003e52 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003e4e:	4b07      	ldr	r3, [pc, #28]	; (8003e6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e50:	e001      	b.n	8003e56 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003e52:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e56:	685a      	ldr	r2, [r3, #4]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4902      	ldr	r1, [pc, #8]	; (8003e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e5e:	428b      	cmp	r3, r1
 8003e60:	d106      	bne.n	8003e70 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003e62:	4b02      	ldr	r3, [pc, #8]	; (8003e6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e64:	e006      	b.n	8003e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003e66:	bf00      	nop
 8003e68:	40003800 	.word	0x40003800
 8003e6c:	40003400 	.word	0x40003400
 8003e70:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e74:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003e78:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	685a      	ldr	r2, [r3, #4]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003e88:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e96:	f043 0204 	orr.w	r2, r3, #4
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f7ff fdc0 	bl	8003a24 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003ea4:	e000      	b.n	8003ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003ea6:	bf00      	nop
}
 8003ea8:	bf00      	nop
 8003eaa:	3720      	adds	r7, #32
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}

08003eb0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b082      	sub	sp, #8
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed0:	1c99      	adds	r1, r3, #2
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	6251      	str	r1, [r2, #36]	; 0x24
 8003ed6:	881a      	ldrh	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d113      	bne.n	8003f1e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	685a      	ldr	r2, [r3, #4]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003f04:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d106      	bne.n	8003f1e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f7ff ffc9 	bl	8003eb0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f1e:	bf00      	nop
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
	...

08003f28 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f34:	1c99      	adds	r1, r3, #2
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	6251      	str	r1, [r2, #36]	; 0x24
 8003f3a:	8819      	ldrh	r1, [r3, #0]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a1d      	ldr	r2, [pc, #116]	; (8003fb8 <I2SEx_TxISR_I2SExt+0x90>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d101      	bne.n	8003f4a <I2SEx_TxISR_I2SExt+0x22>
 8003f46:	4b1d      	ldr	r3, [pc, #116]	; (8003fbc <I2SEx_TxISR_I2SExt+0x94>)
 8003f48:	e001      	b.n	8003f4e <I2SEx_TxISR_I2SExt+0x26>
 8003f4a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003f4e:	460a      	mov	r2, r1
 8003f50:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	b29a      	uxth	r2, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d121      	bne.n	8003fae <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a12      	ldr	r2, [pc, #72]	; (8003fb8 <I2SEx_TxISR_I2SExt+0x90>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d101      	bne.n	8003f78 <I2SEx_TxISR_I2SExt+0x50>
 8003f74:	4b11      	ldr	r3, [pc, #68]	; (8003fbc <I2SEx_TxISR_I2SExt+0x94>)
 8003f76:	e001      	b.n	8003f7c <I2SEx_TxISR_I2SExt+0x54>
 8003f78:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003f7c:	685a      	ldr	r2, [r3, #4]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	490d      	ldr	r1, [pc, #52]	; (8003fb8 <I2SEx_TxISR_I2SExt+0x90>)
 8003f84:	428b      	cmp	r3, r1
 8003f86:	d101      	bne.n	8003f8c <I2SEx_TxISR_I2SExt+0x64>
 8003f88:	4b0c      	ldr	r3, [pc, #48]	; (8003fbc <I2SEx_TxISR_I2SExt+0x94>)
 8003f8a:	e001      	b.n	8003f90 <I2SEx_TxISR_I2SExt+0x68>
 8003f8c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003f90:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003f94:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d106      	bne.n	8003fae <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f7ff ff81 	bl	8003eb0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003fae:	bf00      	nop
 8003fb0:	3708      	adds	r7, #8
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	40003800 	.word	0x40003800
 8003fbc:	40003400 	.word	0x40003400

08003fc0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	68d8      	ldr	r0, [r3, #12]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd2:	1c99      	adds	r1, r3, #2
 8003fd4:	687a      	ldr	r2, [r7, #4]
 8003fd6:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003fd8:	b282      	uxth	r2, r0
 8003fda:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	b29a      	uxth	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d113      	bne.n	800401c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	685a      	ldr	r2, [r3, #4]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004002:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004008:	b29b      	uxth	r3, r3
 800400a:	2b00      	cmp	r3, #0
 800400c:	d106      	bne.n	800401c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2201      	movs	r2, #1
 8004012:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f7ff ff4a 	bl	8003eb0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800401c:	bf00      	nop
 800401e:	3708      	adds	r7, #8
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}

08004024 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a20      	ldr	r2, [pc, #128]	; (80040b4 <I2SEx_RxISR_I2SExt+0x90>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d101      	bne.n	800403a <I2SEx_RxISR_I2SExt+0x16>
 8004036:	4b20      	ldr	r3, [pc, #128]	; (80040b8 <I2SEx_RxISR_I2SExt+0x94>)
 8004038:	e001      	b.n	800403e <I2SEx_RxISR_I2SExt+0x1a>
 800403a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800403e:	68d8      	ldr	r0, [r3, #12]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004044:	1c99      	adds	r1, r3, #2
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	62d1      	str	r1, [r2, #44]	; 0x2c
 800404a:	b282      	uxth	r2, r0
 800404c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004052:	b29b      	uxth	r3, r3
 8004054:	3b01      	subs	r3, #1
 8004056:	b29a      	uxth	r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004060:	b29b      	uxth	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d121      	bne.n	80040aa <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a12      	ldr	r2, [pc, #72]	; (80040b4 <I2SEx_RxISR_I2SExt+0x90>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d101      	bne.n	8004074 <I2SEx_RxISR_I2SExt+0x50>
 8004070:	4b11      	ldr	r3, [pc, #68]	; (80040b8 <I2SEx_RxISR_I2SExt+0x94>)
 8004072:	e001      	b.n	8004078 <I2SEx_RxISR_I2SExt+0x54>
 8004074:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004078:	685a      	ldr	r2, [r3, #4]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	490d      	ldr	r1, [pc, #52]	; (80040b4 <I2SEx_RxISR_I2SExt+0x90>)
 8004080:	428b      	cmp	r3, r1
 8004082:	d101      	bne.n	8004088 <I2SEx_RxISR_I2SExt+0x64>
 8004084:	4b0c      	ldr	r3, [pc, #48]	; (80040b8 <I2SEx_RxISR_I2SExt+0x94>)
 8004086:	e001      	b.n	800408c <I2SEx_RxISR_I2SExt+0x68>
 8004088:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800408c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004090:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004096:	b29b      	uxth	r3, r3
 8004098:	2b00      	cmp	r3, #0
 800409a:	d106      	bne.n	80040aa <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f7ff ff03 	bl	8003eb0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80040aa:	bf00      	nop
 80040ac:	3708      	adds	r7, #8
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	40003800 	.word	0x40003800
 80040b8:	40003400 	.word	0x40003400

080040bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b086      	sub	sp, #24
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d101      	bne.n	80040ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e267      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d075      	beq.n	80041c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80040da:	4b88      	ldr	r3, [pc, #544]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f003 030c 	and.w	r3, r3, #12
 80040e2:	2b04      	cmp	r3, #4
 80040e4:	d00c      	beq.n	8004100 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040e6:	4b85      	ldr	r3, [pc, #532]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80040ee:	2b08      	cmp	r3, #8
 80040f0:	d112      	bne.n	8004118 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040f2:	4b82      	ldr	r3, [pc, #520]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040fe:	d10b      	bne.n	8004118 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004100:	4b7e      	ldr	r3, [pc, #504]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d05b      	beq.n	80041c4 <HAL_RCC_OscConfig+0x108>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d157      	bne.n	80041c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e242      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004120:	d106      	bne.n	8004130 <HAL_RCC_OscConfig+0x74>
 8004122:	4b76      	ldr	r3, [pc, #472]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a75      	ldr	r2, [pc, #468]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 8004128:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800412c:	6013      	str	r3, [r2, #0]
 800412e:	e01d      	b.n	800416c <HAL_RCC_OscConfig+0xb0>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004138:	d10c      	bne.n	8004154 <HAL_RCC_OscConfig+0x98>
 800413a:	4b70      	ldr	r3, [pc, #448]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a6f      	ldr	r2, [pc, #444]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 8004140:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004144:	6013      	str	r3, [r2, #0]
 8004146:	4b6d      	ldr	r3, [pc, #436]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a6c      	ldr	r2, [pc, #432]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 800414c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004150:	6013      	str	r3, [r2, #0]
 8004152:	e00b      	b.n	800416c <HAL_RCC_OscConfig+0xb0>
 8004154:	4b69      	ldr	r3, [pc, #420]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a68      	ldr	r2, [pc, #416]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 800415a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800415e:	6013      	str	r3, [r2, #0]
 8004160:	4b66      	ldr	r3, [pc, #408]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a65      	ldr	r2, [pc, #404]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 8004166:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800416a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d013      	beq.n	800419c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004174:	f7fc febc 	bl	8000ef0 <HAL_GetTick>
 8004178:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800417a:	e008      	b.n	800418e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800417c:	f7fc feb8 	bl	8000ef0 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	2b64      	cmp	r3, #100	; 0x64
 8004188:	d901      	bls.n	800418e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e207      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800418e:	4b5b      	ldr	r3, [pc, #364]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d0f0      	beq.n	800417c <HAL_RCC_OscConfig+0xc0>
 800419a:	e014      	b.n	80041c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800419c:	f7fc fea8 	bl	8000ef0 <HAL_GetTick>
 80041a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041a2:	e008      	b.n	80041b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041a4:	f7fc fea4 	bl	8000ef0 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	2b64      	cmp	r3, #100	; 0x64
 80041b0:	d901      	bls.n	80041b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e1f3      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041b6:	4b51      	ldr	r3, [pc, #324]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d1f0      	bne.n	80041a4 <HAL_RCC_OscConfig+0xe8>
 80041c2:	e000      	b.n	80041c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d063      	beq.n	800429a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041d2:	4b4a      	ldr	r3, [pc, #296]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f003 030c 	and.w	r3, r3, #12
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d00b      	beq.n	80041f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041de:	4b47      	ldr	r3, [pc, #284]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041e6:	2b08      	cmp	r3, #8
 80041e8:	d11c      	bne.n	8004224 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041ea:	4b44      	ldr	r3, [pc, #272]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d116      	bne.n	8004224 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041f6:	4b41      	ldr	r3, [pc, #260]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d005      	beq.n	800420e <HAL_RCC_OscConfig+0x152>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	2b01      	cmp	r3, #1
 8004208:	d001      	beq.n	800420e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e1c7      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800420e:	4b3b      	ldr	r3, [pc, #236]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	00db      	lsls	r3, r3, #3
 800421c:	4937      	ldr	r1, [pc, #220]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 800421e:	4313      	orrs	r3, r2
 8004220:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004222:	e03a      	b.n	800429a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d020      	beq.n	800426e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800422c:	4b34      	ldr	r3, [pc, #208]	; (8004300 <HAL_RCC_OscConfig+0x244>)
 800422e:	2201      	movs	r2, #1
 8004230:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004232:	f7fc fe5d 	bl	8000ef0 <HAL_GetTick>
 8004236:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004238:	e008      	b.n	800424c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800423a:	f7fc fe59 	bl	8000ef0 <HAL_GetTick>
 800423e:	4602      	mov	r2, r0
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	2b02      	cmp	r3, #2
 8004246:	d901      	bls.n	800424c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004248:	2303      	movs	r3, #3
 800424a:	e1a8      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800424c:	4b2b      	ldr	r3, [pc, #172]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0302 	and.w	r3, r3, #2
 8004254:	2b00      	cmp	r3, #0
 8004256:	d0f0      	beq.n	800423a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004258:	4b28      	ldr	r3, [pc, #160]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	691b      	ldr	r3, [r3, #16]
 8004264:	00db      	lsls	r3, r3, #3
 8004266:	4925      	ldr	r1, [pc, #148]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 8004268:	4313      	orrs	r3, r2
 800426a:	600b      	str	r3, [r1, #0]
 800426c:	e015      	b.n	800429a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800426e:	4b24      	ldr	r3, [pc, #144]	; (8004300 <HAL_RCC_OscConfig+0x244>)
 8004270:	2200      	movs	r2, #0
 8004272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004274:	f7fc fe3c 	bl	8000ef0 <HAL_GetTick>
 8004278:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800427a:	e008      	b.n	800428e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800427c:	f7fc fe38 	bl	8000ef0 <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	2b02      	cmp	r3, #2
 8004288:	d901      	bls.n	800428e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e187      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800428e:	4b1b      	ldr	r3, [pc, #108]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0302 	and.w	r3, r3, #2
 8004296:	2b00      	cmp	r3, #0
 8004298:	d1f0      	bne.n	800427c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0308 	and.w	r3, r3, #8
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d036      	beq.n	8004314 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	695b      	ldr	r3, [r3, #20]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d016      	beq.n	80042dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042ae:	4b15      	ldr	r3, [pc, #84]	; (8004304 <HAL_RCC_OscConfig+0x248>)
 80042b0:	2201      	movs	r2, #1
 80042b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042b4:	f7fc fe1c 	bl	8000ef0 <HAL_GetTick>
 80042b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042ba:	e008      	b.n	80042ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042bc:	f7fc fe18 	bl	8000ef0 <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d901      	bls.n	80042ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e167      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042ce:	4b0b      	ldr	r3, [pc, #44]	; (80042fc <HAL_RCC_OscConfig+0x240>)
 80042d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042d2:	f003 0302 	and.w	r3, r3, #2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d0f0      	beq.n	80042bc <HAL_RCC_OscConfig+0x200>
 80042da:	e01b      	b.n	8004314 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042dc:	4b09      	ldr	r3, [pc, #36]	; (8004304 <HAL_RCC_OscConfig+0x248>)
 80042de:	2200      	movs	r2, #0
 80042e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042e2:	f7fc fe05 	bl	8000ef0 <HAL_GetTick>
 80042e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042e8:	e00e      	b.n	8004308 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042ea:	f7fc fe01 	bl	8000ef0 <HAL_GetTick>
 80042ee:	4602      	mov	r2, r0
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	1ad3      	subs	r3, r2, r3
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d907      	bls.n	8004308 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80042f8:	2303      	movs	r3, #3
 80042fa:	e150      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
 80042fc:	40023800 	.word	0x40023800
 8004300:	42470000 	.word	0x42470000
 8004304:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004308:	4b88      	ldr	r3, [pc, #544]	; (800452c <HAL_RCC_OscConfig+0x470>)
 800430a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800430c:	f003 0302 	and.w	r3, r3, #2
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1ea      	bne.n	80042ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 0304 	and.w	r3, r3, #4
 800431c:	2b00      	cmp	r3, #0
 800431e:	f000 8097 	beq.w	8004450 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004322:	2300      	movs	r3, #0
 8004324:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004326:	4b81      	ldr	r3, [pc, #516]	; (800452c <HAL_RCC_OscConfig+0x470>)
 8004328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d10f      	bne.n	8004352 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004332:	2300      	movs	r3, #0
 8004334:	60bb      	str	r3, [r7, #8]
 8004336:	4b7d      	ldr	r3, [pc, #500]	; (800452c <HAL_RCC_OscConfig+0x470>)
 8004338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433a:	4a7c      	ldr	r2, [pc, #496]	; (800452c <HAL_RCC_OscConfig+0x470>)
 800433c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004340:	6413      	str	r3, [r2, #64]	; 0x40
 8004342:	4b7a      	ldr	r3, [pc, #488]	; (800452c <HAL_RCC_OscConfig+0x470>)
 8004344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800434a:	60bb      	str	r3, [r7, #8]
 800434c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800434e:	2301      	movs	r3, #1
 8004350:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004352:	4b77      	ldr	r3, [pc, #476]	; (8004530 <HAL_RCC_OscConfig+0x474>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800435a:	2b00      	cmp	r3, #0
 800435c:	d118      	bne.n	8004390 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800435e:	4b74      	ldr	r3, [pc, #464]	; (8004530 <HAL_RCC_OscConfig+0x474>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a73      	ldr	r2, [pc, #460]	; (8004530 <HAL_RCC_OscConfig+0x474>)
 8004364:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004368:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800436a:	f7fc fdc1 	bl	8000ef0 <HAL_GetTick>
 800436e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004370:	e008      	b.n	8004384 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004372:	f7fc fdbd 	bl	8000ef0 <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	2b02      	cmp	r3, #2
 800437e:	d901      	bls.n	8004384 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	e10c      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004384:	4b6a      	ldr	r3, [pc, #424]	; (8004530 <HAL_RCC_OscConfig+0x474>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800438c:	2b00      	cmp	r3, #0
 800438e:	d0f0      	beq.n	8004372 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	2b01      	cmp	r3, #1
 8004396:	d106      	bne.n	80043a6 <HAL_RCC_OscConfig+0x2ea>
 8004398:	4b64      	ldr	r3, [pc, #400]	; (800452c <HAL_RCC_OscConfig+0x470>)
 800439a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800439c:	4a63      	ldr	r2, [pc, #396]	; (800452c <HAL_RCC_OscConfig+0x470>)
 800439e:	f043 0301 	orr.w	r3, r3, #1
 80043a2:	6713      	str	r3, [r2, #112]	; 0x70
 80043a4:	e01c      	b.n	80043e0 <HAL_RCC_OscConfig+0x324>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	2b05      	cmp	r3, #5
 80043ac:	d10c      	bne.n	80043c8 <HAL_RCC_OscConfig+0x30c>
 80043ae:	4b5f      	ldr	r3, [pc, #380]	; (800452c <HAL_RCC_OscConfig+0x470>)
 80043b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043b2:	4a5e      	ldr	r2, [pc, #376]	; (800452c <HAL_RCC_OscConfig+0x470>)
 80043b4:	f043 0304 	orr.w	r3, r3, #4
 80043b8:	6713      	str	r3, [r2, #112]	; 0x70
 80043ba:	4b5c      	ldr	r3, [pc, #368]	; (800452c <HAL_RCC_OscConfig+0x470>)
 80043bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043be:	4a5b      	ldr	r2, [pc, #364]	; (800452c <HAL_RCC_OscConfig+0x470>)
 80043c0:	f043 0301 	orr.w	r3, r3, #1
 80043c4:	6713      	str	r3, [r2, #112]	; 0x70
 80043c6:	e00b      	b.n	80043e0 <HAL_RCC_OscConfig+0x324>
 80043c8:	4b58      	ldr	r3, [pc, #352]	; (800452c <HAL_RCC_OscConfig+0x470>)
 80043ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043cc:	4a57      	ldr	r2, [pc, #348]	; (800452c <HAL_RCC_OscConfig+0x470>)
 80043ce:	f023 0301 	bic.w	r3, r3, #1
 80043d2:	6713      	str	r3, [r2, #112]	; 0x70
 80043d4:	4b55      	ldr	r3, [pc, #340]	; (800452c <HAL_RCC_OscConfig+0x470>)
 80043d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043d8:	4a54      	ldr	r2, [pc, #336]	; (800452c <HAL_RCC_OscConfig+0x470>)
 80043da:	f023 0304 	bic.w	r3, r3, #4
 80043de:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d015      	beq.n	8004414 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043e8:	f7fc fd82 	bl	8000ef0 <HAL_GetTick>
 80043ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043ee:	e00a      	b.n	8004406 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043f0:	f7fc fd7e 	bl	8000ef0 <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80043fe:	4293      	cmp	r3, r2
 8004400:	d901      	bls.n	8004406 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004402:	2303      	movs	r3, #3
 8004404:	e0cb      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004406:	4b49      	ldr	r3, [pc, #292]	; (800452c <HAL_RCC_OscConfig+0x470>)
 8004408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800440a:	f003 0302 	and.w	r3, r3, #2
 800440e:	2b00      	cmp	r3, #0
 8004410:	d0ee      	beq.n	80043f0 <HAL_RCC_OscConfig+0x334>
 8004412:	e014      	b.n	800443e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004414:	f7fc fd6c 	bl	8000ef0 <HAL_GetTick>
 8004418:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800441a:	e00a      	b.n	8004432 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800441c:	f7fc fd68 	bl	8000ef0 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	f241 3288 	movw	r2, #5000	; 0x1388
 800442a:	4293      	cmp	r3, r2
 800442c:	d901      	bls.n	8004432 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e0b5      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004432:	4b3e      	ldr	r3, [pc, #248]	; (800452c <HAL_RCC_OscConfig+0x470>)
 8004434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004436:	f003 0302 	and.w	r3, r3, #2
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1ee      	bne.n	800441c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800443e:	7dfb      	ldrb	r3, [r7, #23]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d105      	bne.n	8004450 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004444:	4b39      	ldr	r3, [pc, #228]	; (800452c <HAL_RCC_OscConfig+0x470>)
 8004446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004448:	4a38      	ldr	r2, [pc, #224]	; (800452c <HAL_RCC_OscConfig+0x470>)
 800444a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800444e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	2b00      	cmp	r3, #0
 8004456:	f000 80a1 	beq.w	800459c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800445a:	4b34      	ldr	r3, [pc, #208]	; (800452c <HAL_RCC_OscConfig+0x470>)
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	f003 030c 	and.w	r3, r3, #12
 8004462:	2b08      	cmp	r3, #8
 8004464:	d05c      	beq.n	8004520 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	699b      	ldr	r3, [r3, #24]
 800446a:	2b02      	cmp	r3, #2
 800446c:	d141      	bne.n	80044f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800446e:	4b31      	ldr	r3, [pc, #196]	; (8004534 <HAL_RCC_OscConfig+0x478>)
 8004470:	2200      	movs	r2, #0
 8004472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004474:	f7fc fd3c 	bl	8000ef0 <HAL_GetTick>
 8004478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800447c:	f7fc fd38 	bl	8000ef0 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b02      	cmp	r3, #2
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e087      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800448e:	4b27      	ldr	r3, [pc, #156]	; (800452c <HAL_RCC_OscConfig+0x470>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d1f0      	bne.n	800447c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	69da      	ldr	r2, [r3, #28]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a1b      	ldr	r3, [r3, #32]
 80044a2:	431a      	orrs	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a8:	019b      	lsls	r3, r3, #6
 80044aa:	431a      	orrs	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044b0:	085b      	lsrs	r3, r3, #1
 80044b2:	3b01      	subs	r3, #1
 80044b4:	041b      	lsls	r3, r3, #16
 80044b6:	431a      	orrs	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044bc:	061b      	lsls	r3, r3, #24
 80044be:	491b      	ldr	r1, [pc, #108]	; (800452c <HAL_RCC_OscConfig+0x470>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044c4:	4b1b      	ldr	r3, [pc, #108]	; (8004534 <HAL_RCC_OscConfig+0x478>)
 80044c6:	2201      	movs	r2, #1
 80044c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ca:	f7fc fd11 	bl	8000ef0 <HAL_GetTick>
 80044ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044d0:	e008      	b.n	80044e4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044d2:	f7fc fd0d 	bl	8000ef0 <HAL_GetTick>
 80044d6:	4602      	mov	r2, r0
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d901      	bls.n	80044e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e05c      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044e4:	4b11      	ldr	r3, [pc, #68]	; (800452c <HAL_RCC_OscConfig+0x470>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d0f0      	beq.n	80044d2 <HAL_RCC_OscConfig+0x416>
 80044f0:	e054      	b.n	800459c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044f2:	4b10      	ldr	r3, [pc, #64]	; (8004534 <HAL_RCC_OscConfig+0x478>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044f8:	f7fc fcfa 	bl	8000ef0 <HAL_GetTick>
 80044fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044fe:	e008      	b.n	8004512 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004500:	f7fc fcf6 	bl	8000ef0 <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b02      	cmp	r3, #2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e045      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004512:	4b06      	ldr	r3, [pc, #24]	; (800452c <HAL_RCC_OscConfig+0x470>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1f0      	bne.n	8004500 <HAL_RCC_OscConfig+0x444>
 800451e:	e03d      	b.n	800459c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	2b01      	cmp	r3, #1
 8004526:	d107      	bne.n	8004538 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e038      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
 800452c:	40023800 	.word	0x40023800
 8004530:	40007000 	.word	0x40007000
 8004534:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004538:	4b1b      	ldr	r3, [pc, #108]	; (80045a8 <HAL_RCC_OscConfig+0x4ec>)
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	2b01      	cmp	r3, #1
 8004544:	d028      	beq.n	8004598 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004550:	429a      	cmp	r2, r3
 8004552:	d121      	bne.n	8004598 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800455e:	429a      	cmp	r2, r3
 8004560:	d11a      	bne.n	8004598 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004562:	68fa      	ldr	r2, [r7, #12]
 8004564:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004568:	4013      	ands	r3, r2
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800456e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004570:	4293      	cmp	r3, r2
 8004572:	d111      	bne.n	8004598 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800457e:	085b      	lsrs	r3, r3, #1
 8004580:	3b01      	subs	r3, #1
 8004582:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004584:	429a      	cmp	r2, r3
 8004586:	d107      	bne.n	8004598 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004592:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004594:	429a      	cmp	r2, r3
 8004596:	d001      	beq.n	800459c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e000      	b.n	800459e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800459c:	2300      	movs	r3, #0
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3718      	adds	r7, #24
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	40023800 	.word	0x40023800

080045ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d101      	bne.n	80045c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e0cc      	b.n	800475a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045c0:	4b68      	ldr	r3, [pc, #416]	; (8004764 <HAL_RCC_ClockConfig+0x1b8>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0307 	and.w	r3, r3, #7
 80045c8:	683a      	ldr	r2, [r7, #0]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d90c      	bls.n	80045e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ce:	4b65      	ldr	r3, [pc, #404]	; (8004764 <HAL_RCC_ClockConfig+0x1b8>)
 80045d0:	683a      	ldr	r2, [r7, #0]
 80045d2:	b2d2      	uxtb	r2, r2
 80045d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045d6:	4b63      	ldr	r3, [pc, #396]	; (8004764 <HAL_RCC_ClockConfig+0x1b8>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0307 	and.w	r3, r3, #7
 80045de:	683a      	ldr	r2, [r7, #0]
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d001      	beq.n	80045e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e0b8      	b.n	800475a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 0302 	and.w	r3, r3, #2
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d020      	beq.n	8004636 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0304 	and.w	r3, r3, #4
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d005      	beq.n	800460c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004600:	4b59      	ldr	r3, [pc, #356]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	4a58      	ldr	r2, [pc, #352]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 8004606:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800460a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0308 	and.w	r3, r3, #8
 8004614:	2b00      	cmp	r3, #0
 8004616:	d005      	beq.n	8004624 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004618:	4b53      	ldr	r3, [pc, #332]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	4a52      	ldr	r2, [pc, #328]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 800461e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004622:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004624:	4b50      	ldr	r3, [pc, #320]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	494d      	ldr	r1, [pc, #308]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 8004632:	4313      	orrs	r3, r2
 8004634:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0301 	and.w	r3, r3, #1
 800463e:	2b00      	cmp	r3, #0
 8004640:	d044      	beq.n	80046cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	2b01      	cmp	r3, #1
 8004648:	d107      	bne.n	800465a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800464a:	4b47      	ldr	r3, [pc, #284]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d119      	bne.n	800468a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e07f      	b.n	800475a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	2b02      	cmp	r3, #2
 8004660:	d003      	beq.n	800466a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004666:	2b03      	cmp	r3, #3
 8004668:	d107      	bne.n	800467a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800466a:	4b3f      	ldr	r3, [pc, #252]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d109      	bne.n	800468a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e06f      	b.n	800475a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800467a:	4b3b      	ldr	r3, [pc, #236]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0302 	and.w	r3, r3, #2
 8004682:	2b00      	cmp	r3, #0
 8004684:	d101      	bne.n	800468a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e067      	b.n	800475a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800468a:	4b37      	ldr	r3, [pc, #220]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f023 0203 	bic.w	r2, r3, #3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	4934      	ldr	r1, [pc, #208]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 8004698:	4313      	orrs	r3, r2
 800469a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800469c:	f7fc fc28 	bl	8000ef0 <HAL_GetTick>
 80046a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046a2:	e00a      	b.n	80046ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046a4:	f7fc fc24 	bl	8000ef0 <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d901      	bls.n	80046ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e04f      	b.n	800475a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ba:	4b2b      	ldr	r3, [pc, #172]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f003 020c 	and.w	r2, r3, #12
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d1eb      	bne.n	80046a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046cc:	4b25      	ldr	r3, [pc, #148]	; (8004764 <HAL_RCC_ClockConfig+0x1b8>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0307 	and.w	r3, r3, #7
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d20c      	bcs.n	80046f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046da:	4b22      	ldr	r3, [pc, #136]	; (8004764 <HAL_RCC_ClockConfig+0x1b8>)
 80046dc:	683a      	ldr	r2, [r7, #0]
 80046de:	b2d2      	uxtb	r2, r2
 80046e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046e2:	4b20      	ldr	r3, [pc, #128]	; (8004764 <HAL_RCC_ClockConfig+0x1b8>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0307 	and.w	r3, r3, #7
 80046ea:	683a      	ldr	r2, [r7, #0]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d001      	beq.n	80046f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e032      	b.n	800475a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0304 	and.w	r3, r3, #4
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d008      	beq.n	8004712 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004700:	4b19      	ldr	r3, [pc, #100]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	4916      	ldr	r1, [pc, #88]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 800470e:	4313      	orrs	r3, r2
 8004710:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 0308 	and.w	r3, r3, #8
 800471a:	2b00      	cmp	r3, #0
 800471c:	d009      	beq.n	8004732 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800471e:	4b12      	ldr	r3, [pc, #72]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	00db      	lsls	r3, r3, #3
 800472c:	490e      	ldr	r1, [pc, #56]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 800472e:	4313      	orrs	r3, r2
 8004730:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004732:	f000 f821 	bl	8004778 <HAL_RCC_GetSysClockFreq>
 8004736:	4602      	mov	r2, r0
 8004738:	4b0b      	ldr	r3, [pc, #44]	; (8004768 <HAL_RCC_ClockConfig+0x1bc>)
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	091b      	lsrs	r3, r3, #4
 800473e:	f003 030f 	and.w	r3, r3, #15
 8004742:	490a      	ldr	r1, [pc, #40]	; (800476c <HAL_RCC_ClockConfig+0x1c0>)
 8004744:	5ccb      	ldrb	r3, [r1, r3]
 8004746:	fa22 f303 	lsr.w	r3, r2, r3
 800474a:	4a09      	ldr	r2, [pc, #36]	; (8004770 <HAL_RCC_ClockConfig+0x1c4>)
 800474c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800474e:	4b09      	ldr	r3, [pc, #36]	; (8004774 <HAL_RCC_ClockConfig+0x1c8>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4618      	mov	r0, r3
 8004754:	f7fc fb88 	bl	8000e68 <HAL_InitTick>

  return HAL_OK;
 8004758:	2300      	movs	r3, #0
}
 800475a:	4618      	mov	r0, r3
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	40023c00 	.word	0x40023c00
 8004768:	40023800 	.word	0x40023800
 800476c:	080085a8 	.word	0x080085a8
 8004770:	20000000 	.word	0x20000000
 8004774:	20000004 	.word	0x20000004

08004778 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004778:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800477c:	b094      	sub	sp, #80	; 0x50
 800477e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004780:	2300      	movs	r3, #0
 8004782:	647b      	str	r3, [r7, #68]	; 0x44
 8004784:	2300      	movs	r3, #0
 8004786:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004788:	2300      	movs	r3, #0
 800478a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800478c:	2300      	movs	r3, #0
 800478e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004790:	4b79      	ldr	r3, [pc, #484]	; (8004978 <HAL_RCC_GetSysClockFreq+0x200>)
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	f003 030c 	and.w	r3, r3, #12
 8004798:	2b08      	cmp	r3, #8
 800479a:	d00d      	beq.n	80047b8 <HAL_RCC_GetSysClockFreq+0x40>
 800479c:	2b08      	cmp	r3, #8
 800479e:	f200 80e1 	bhi.w	8004964 <HAL_RCC_GetSysClockFreq+0x1ec>
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d002      	beq.n	80047ac <HAL_RCC_GetSysClockFreq+0x34>
 80047a6:	2b04      	cmp	r3, #4
 80047a8:	d003      	beq.n	80047b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80047aa:	e0db      	b.n	8004964 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047ac:	4b73      	ldr	r3, [pc, #460]	; (800497c <HAL_RCC_GetSysClockFreq+0x204>)
 80047ae:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80047b0:	e0db      	b.n	800496a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047b2:	4b73      	ldr	r3, [pc, #460]	; (8004980 <HAL_RCC_GetSysClockFreq+0x208>)
 80047b4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80047b6:	e0d8      	b.n	800496a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047b8:	4b6f      	ldr	r3, [pc, #444]	; (8004978 <HAL_RCC_GetSysClockFreq+0x200>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047c0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047c2:	4b6d      	ldr	r3, [pc, #436]	; (8004978 <HAL_RCC_GetSysClockFreq+0x200>)
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d063      	beq.n	8004896 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047ce:	4b6a      	ldr	r3, [pc, #424]	; (8004978 <HAL_RCC_GetSysClockFreq+0x200>)
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	099b      	lsrs	r3, r3, #6
 80047d4:	2200      	movs	r2, #0
 80047d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80047d8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80047da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047e0:	633b      	str	r3, [r7, #48]	; 0x30
 80047e2:	2300      	movs	r3, #0
 80047e4:	637b      	str	r3, [r7, #52]	; 0x34
 80047e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80047ea:	4622      	mov	r2, r4
 80047ec:	462b      	mov	r3, r5
 80047ee:	f04f 0000 	mov.w	r0, #0
 80047f2:	f04f 0100 	mov.w	r1, #0
 80047f6:	0159      	lsls	r1, r3, #5
 80047f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047fc:	0150      	lsls	r0, r2, #5
 80047fe:	4602      	mov	r2, r0
 8004800:	460b      	mov	r3, r1
 8004802:	4621      	mov	r1, r4
 8004804:	1a51      	subs	r1, r2, r1
 8004806:	6139      	str	r1, [r7, #16]
 8004808:	4629      	mov	r1, r5
 800480a:	eb63 0301 	sbc.w	r3, r3, r1
 800480e:	617b      	str	r3, [r7, #20]
 8004810:	f04f 0200 	mov.w	r2, #0
 8004814:	f04f 0300 	mov.w	r3, #0
 8004818:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800481c:	4659      	mov	r1, fp
 800481e:	018b      	lsls	r3, r1, #6
 8004820:	4651      	mov	r1, sl
 8004822:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004826:	4651      	mov	r1, sl
 8004828:	018a      	lsls	r2, r1, #6
 800482a:	4651      	mov	r1, sl
 800482c:	ebb2 0801 	subs.w	r8, r2, r1
 8004830:	4659      	mov	r1, fp
 8004832:	eb63 0901 	sbc.w	r9, r3, r1
 8004836:	f04f 0200 	mov.w	r2, #0
 800483a:	f04f 0300 	mov.w	r3, #0
 800483e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004842:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004846:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800484a:	4690      	mov	r8, r2
 800484c:	4699      	mov	r9, r3
 800484e:	4623      	mov	r3, r4
 8004850:	eb18 0303 	adds.w	r3, r8, r3
 8004854:	60bb      	str	r3, [r7, #8]
 8004856:	462b      	mov	r3, r5
 8004858:	eb49 0303 	adc.w	r3, r9, r3
 800485c:	60fb      	str	r3, [r7, #12]
 800485e:	f04f 0200 	mov.w	r2, #0
 8004862:	f04f 0300 	mov.w	r3, #0
 8004866:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800486a:	4629      	mov	r1, r5
 800486c:	024b      	lsls	r3, r1, #9
 800486e:	4621      	mov	r1, r4
 8004870:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004874:	4621      	mov	r1, r4
 8004876:	024a      	lsls	r2, r1, #9
 8004878:	4610      	mov	r0, r2
 800487a:	4619      	mov	r1, r3
 800487c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800487e:	2200      	movs	r2, #0
 8004880:	62bb      	str	r3, [r7, #40]	; 0x28
 8004882:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004884:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004888:	f7fb fc9e 	bl	80001c8 <__aeabi_uldivmod>
 800488c:	4602      	mov	r2, r0
 800488e:	460b      	mov	r3, r1
 8004890:	4613      	mov	r3, r2
 8004892:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004894:	e058      	b.n	8004948 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004896:	4b38      	ldr	r3, [pc, #224]	; (8004978 <HAL_RCC_GetSysClockFreq+0x200>)
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	099b      	lsrs	r3, r3, #6
 800489c:	2200      	movs	r2, #0
 800489e:	4618      	mov	r0, r3
 80048a0:	4611      	mov	r1, r2
 80048a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80048a6:	623b      	str	r3, [r7, #32]
 80048a8:	2300      	movs	r3, #0
 80048aa:	627b      	str	r3, [r7, #36]	; 0x24
 80048ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80048b0:	4642      	mov	r2, r8
 80048b2:	464b      	mov	r3, r9
 80048b4:	f04f 0000 	mov.w	r0, #0
 80048b8:	f04f 0100 	mov.w	r1, #0
 80048bc:	0159      	lsls	r1, r3, #5
 80048be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048c2:	0150      	lsls	r0, r2, #5
 80048c4:	4602      	mov	r2, r0
 80048c6:	460b      	mov	r3, r1
 80048c8:	4641      	mov	r1, r8
 80048ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80048ce:	4649      	mov	r1, r9
 80048d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80048d4:	f04f 0200 	mov.w	r2, #0
 80048d8:	f04f 0300 	mov.w	r3, #0
 80048dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80048e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80048e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80048e8:	ebb2 040a 	subs.w	r4, r2, sl
 80048ec:	eb63 050b 	sbc.w	r5, r3, fp
 80048f0:	f04f 0200 	mov.w	r2, #0
 80048f4:	f04f 0300 	mov.w	r3, #0
 80048f8:	00eb      	lsls	r3, r5, #3
 80048fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048fe:	00e2      	lsls	r2, r4, #3
 8004900:	4614      	mov	r4, r2
 8004902:	461d      	mov	r5, r3
 8004904:	4643      	mov	r3, r8
 8004906:	18e3      	adds	r3, r4, r3
 8004908:	603b      	str	r3, [r7, #0]
 800490a:	464b      	mov	r3, r9
 800490c:	eb45 0303 	adc.w	r3, r5, r3
 8004910:	607b      	str	r3, [r7, #4]
 8004912:	f04f 0200 	mov.w	r2, #0
 8004916:	f04f 0300 	mov.w	r3, #0
 800491a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800491e:	4629      	mov	r1, r5
 8004920:	028b      	lsls	r3, r1, #10
 8004922:	4621      	mov	r1, r4
 8004924:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004928:	4621      	mov	r1, r4
 800492a:	028a      	lsls	r2, r1, #10
 800492c:	4610      	mov	r0, r2
 800492e:	4619      	mov	r1, r3
 8004930:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004932:	2200      	movs	r2, #0
 8004934:	61bb      	str	r3, [r7, #24]
 8004936:	61fa      	str	r2, [r7, #28]
 8004938:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800493c:	f7fb fc44 	bl	80001c8 <__aeabi_uldivmod>
 8004940:	4602      	mov	r2, r0
 8004942:	460b      	mov	r3, r1
 8004944:	4613      	mov	r3, r2
 8004946:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004948:	4b0b      	ldr	r3, [pc, #44]	; (8004978 <HAL_RCC_GetSysClockFreq+0x200>)
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	0c1b      	lsrs	r3, r3, #16
 800494e:	f003 0303 	and.w	r3, r3, #3
 8004952:	3301      	adds	r3, #1
 8004954:	005b      	lsls	r3, r3, #1
 8004956:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004958:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800495a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800495c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004960:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004962:	e002      	b.n	800496a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004964:	4b05      	ldr	r3, [pc, #20]	; (800497c <HAL_RCC_GetSysClockFreq+0x204>)
 8004966:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004968:	bf00      	nop
    }
  }
  return sysclockfreq;
 800496a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800496c:	4618      	mov	r0, r3
 800496e:	3750      	adds	r7, #80	; 0x50
 8004970:	46bd      	mov	sp, r7
 8004972:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004976:	bf00      	nop
 8004978:	40023800 	.word	0x40023800
 800497c:	00f42400 	.word	0x00f42400
 8004980:	007a1200 	.word	0x007a1200

08004984 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004984:	b480      	push	{r7}
 8004986:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004988:	4b03      	ldr	r3, [pc, #12]	; (8004998 <HAL_RCC_GetHCLKFreq+0x14>)
 800498a:	681b      	ldr	r3, [r3, #0]
}
 800498c:	4618      	mov	r0, r3
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	20000000 	.word	0x20000000

0800499c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80049a0:	f7ff fff0 	bl	8004984 <HAL_RCC_GetHCLKFreq>
 80049a4:	4602      	mov	r2, r0
 80049a6:	4b05      	ldr	r3, [pc, #20]	; (80049bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	0a9b      	lsrs	r3, r3, #10
 80049ac:	f003 0307 	and.w	r3, r3, #7
 80049b0:	4903      	ldr	r1, [pc, #12]	; (80049c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049b2:	5ccb      	ldrb	r3, [r1, r3]
 80049b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	40023800 	.word	0x40023800
 80049c0:	080085b8 	.word	0x080085b8

080049c4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b086      	sub	sp, #24
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80049cc:	2300      	movs	r3, #0
 80049ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80049d0:	2300      	movs	r3, #0
 80049d2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0301 	and.w	r3, r3, #1
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d105      	bne.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d035      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80049ec:	4b62      	ldr	r3, [pc, #392]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80049ee:	2200      	movs	r2, #0
 80049f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80049f2:	f7fc fa7d 	bl	8000ef0 <HAL_GetTick>
 80049f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80049f8:	e008      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80049fa:	f7fc fa79 	bl	8000ef0 <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d901      	bls.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e0b0      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004a0c:	4b5b      	ldr	r3, [pc, #364]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d1f0      	bne.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	019a      	lsls	r2, r3, #6
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	071b      	lsls	r3, r3, #28
 8004a24:	4955      	ldr	r1, [pc, #340]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004a2c:	4b52      	ldr	r3, [pc, #328]	; (8004b78 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004a2e:	2201      	movs	r2, #1
 8004a30:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a32:	f7fc fa5d 	bl	8000ef0 <HAL_GetTick>
 8004a36:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a38:	e008      	b.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004a3a:	f7fc fa59 	bl	8000ef0 <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d901      	bls.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e090      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a4c:	4b4b      	ldr	r3, [pc, #300]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d0f0      	beq.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0302 	and.w	r3, r3, #2
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	f000 8083 	beq.w	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a66:	2300      	movs	r3, #0
 8004a68:	60fb      	str	r3, [r7, #12]
 8004a6a:	4b44      	ldr	r3, [pc, #272]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6e:	4a43      	ldr	r2, [pc, #268]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a74:	6413      	str	r3, [r2, #64]	; 0x40
 8004a76:	4b41      	ldr	r3, [pc, #260]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a7e:	60fb      	str	r3, [r7, #12]
 8004a80:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004a82:	4b3f      	ldr	r3, [pc, #252]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a3e      	ldr	r2, [pc, #248]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004a88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a8c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004a8e:	f7fc fa2f 	bl	8000ef0 <HAL_GetTick>
 8004a92:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004a94:	e008      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004a96:	f7fc fa2b 	bl	8000ef0 <HAL_GetTick>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	2b02      	cmp	r3, #2
 8004aa2:	d901      	bls.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e062      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004aa8:	4b35      	ldr	r3, [pc, #212]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d0f0      	beq.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ab4:	4b31      	ldr	r3, [pc, #196]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ab6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004abc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d02f      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d028      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ad2:	4b2a      	ldr	r3, [pc, #168]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ad6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ada:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004adc:	4b29      	ldr	r3, [pc, #164]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004ade:	2201      	movs	r2, #1
 8004ae0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ae2:	4b28      	ldr	r3, [pc, #160]	; (8004b84 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004ae8:	4a24      	ldr	r2, [pc, #144]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004aee:	4b23      	ldr	r3, [pc, #140]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004af2:	f003 0301 	and.w	r3, r3, #1
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d114      	bne.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004afa:	f7fc f9f9 	bl	8000ef0 <HAL_GetTick>
 8004afe:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b00:	e00a      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b02:	f7fc f9f5 	bl	8000ef0 <HAL_GetTick>
 8004b06:	4602      	mov	r2, r0
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d901      	bls.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e02a      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b18:	4b18      	ldr	r3, [pc, #96]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b1c:	f003 0302 	and.w	r3, r3, #2
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d0ee      	beq.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b2c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b30:	d10d      	bne.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004b32:	4b12      	ldr	r3, [pc, #72]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004b42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b46:	490d      	ldr	r1, [pc, #52]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	608b      	str	r3, [r1, #8]
 8004b4c:	e005      	b.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004b4e:	4b0b      	ldr	r3, [pc, #44]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	4a0a      	ldr	r2, [pc, #40]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b54:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004b58:	6093      	str	r3, [r2, #8]
 8004b5a:	4b08      	ldr	r3, [pc, #32]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b5c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	68db      	ldr	r3, [r3, #12]
 8004b62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b66:	4905      	ldr	r1, [pc, #20]	; (8004b7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004b6c:	2300      	movs	r3, #0
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3718      	adds	r7, #24
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	42470068 	.word	0x42470068
 8004b7c:	40023800 	.word	0x40023800
 8004b80:	40007000 	.word	0x40007000
 8004b84:	42470e40 	.word	0x42470e40

08004b88 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b087      	sub	sp, #28
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004b90:	2300      	movs	r3, #0
 8004b92:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004b94:	2300      	movs	r3, #0
 8004b96:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b01      	cmp	r3, #1
 8004ba4:	d13e      	bne.n	8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004ba6:	4b23      	ldr	r3, [pc, #140]	; (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004bae:	60fb      	str	r3, [r7, #12]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d005      	beq.n	8004bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d12f      	bne.n	8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004bbc:	4b1e      	ldr	r3, [pc, #120]	; (8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004bbe:	617b      	str	r3, [r7, #20]
          break;
 8004bc0:	e02f      	b.n	8004c22 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004bc2:	4b1c      	ldr	r3, [pc, #112]	; (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004bce:	d108      	bne.n	8004be2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004bd0:	4b18      	ldr	r3, [pc, #96]	; (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bd8:	4a18      	ldr	r2, [pc, #96]	; (8004c3c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bde:	613b      	str	r3, [r7, #16]
 8004be0:	e007      	b.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004be2:	4b14      	ldr	r3, [pc, #80]	; (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bea:	4a15      	ldr	r2, [pc, #84]	; (8004c40 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bf0:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004bf2:	4b10      	ldr	r3, [pc, #64]	; (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004bf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bf8:	099b      	lsrs	r3, r3, #6
 8004bfa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	fb02 f303 	mul.w	r3, r2, r3
 8004c04:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004c06:	4b0b      	ldr	r3, [pc, #44]	; (8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004c08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c0c:	0f1b      	lsrs	r3, r3, #28
 8004c0e:	f003 0307 	and.w	r3, r3, #7
 8004c12:	68ba      	ldr	r2, [r7, #8]
 8004c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c18:	617b      	str	r3, [r7, #20]
          break;
 8004c1a:	e002      	b.n	8004c22 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	617b      	str	r3, [r7, #20]
          break;
 8004c20:	bf00      	nop
        }
      }
      break;
 8004c22:	bf00      	nop
    }
  }
  return frequency;
 8004c24:	697b      	ldr	r3, [r7, #20]
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	371c      	adds	r7, #28
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr
 8004c32:	bf00      	nop
 8004c34:	40023800 	.word	0x40023800
 8004c38:	00bb8000 	.word	0x00bb8000
 8004c3c:	007a1200 	.word	0x007a1200
 8004c40:	00f42400 	.word	0x00f42400

08004c44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e07b      	b.n	8004d4e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d108      	bne.n	8004c70 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c66:	d009      	beq.n	8004c7c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	61da      	str	r2, [r3, #28]
 8004c6e:	e005      	b.n	8004c7c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d106      	bne.n	8004c9c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f7fb ffd6 	bl	8000c48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2202      	movs	r2, #2
 8004ca0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cb2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004cc4:	431a      	orrs	r2, r3
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cce:	431a      	orrs	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	f003 0302 	and.w	r3, r3, #2
 8004cd8:	431a      	orrs	r2, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	695b      	ldr	r3, [r3, #20]
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	431a      	orrs	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	699b      	ldr	r3, [r3, #24]
 8004ce8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cec:	431a      	orrs	r2, r3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	69db      	ldr	r3, [r3, #28]
 8004cf2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004cf6:	431a      	orrs	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a1b      	ldr	r3, [r3, #32]
 8004cfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d00:	ea42 0103 	orr.w	r1, r2, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d08:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	430a      	orrs	r2, r1
 8004d12:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	0c1b      	lsrs	r3, r3, #16
 8004d1a:	f003 0104 	and.w	r1, r3, #4
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d22:	f003 0210 	and.w	r2, r3, #16
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	430a      	orrs	r2, r1
 8004d2c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	69da      	ldr	r2, [r3, #28]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d3c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004d4c:	2300      	movs	r3, #0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3708      	adds	r7, #8
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004d56:	b084      	sub	sp, #16
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b084      	sub	sp, #16
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
 8004d60:	f107 001c 	add.w	r0, r7, #28
 8004d64:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d122      	bne.n	8004db4 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d72:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004d82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004d96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d105      	bne.n	8004da8 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f000 f9bf 	bl	800512c <USB_CoreReset>
 8004dae:	4603      	mov	r3, r0
 8004db0:	73fb      	strb	r3, [r7, #15]
 8004db2:	e01a      	b.n	8004dea <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004dc0:	6878      	ldr	r0, [r7, #4]
 8004dc2:	f000 f9b3 	bl	800512c <USB_CoreReset>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004dca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d106      	bne.n	8004dde <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	639a      	str	r2, [r3, #56]	; 0x38
 8004ddc:	e005      	b.n	8004dea <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004de2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d10b      	bne.n	8004e08 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	f043 0206 	orr.w	r2, r3, #6
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	f043 0220 	orr.w	r2, r3, #32
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3710      	adds	r7, #16
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e14:	b004      	add	sp, #16
 8004e16:	4770      	bx	lr

08004e18 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b083      	sub	sp, #12
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	f043 0201 	orr.w	r2, r3, #1
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	370c      	adds	r7, #12
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr

08004e3a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004e3a:	b480      	push	{r7}
 8004e3c:	b083      	sub	sp, #12
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f023 0201 	bic.w	r2, r3, #1
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004e4e:	2300      	movs	r3, #0
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr

08004e5c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	460b      	mov	r3, r1
 8004e66:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004e78:	78fb      	ldrb	r3, [r7, #3]
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d115      	bne.n	8004eaa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004e8a:	2001      	movs	r0, #1
 8004e8c:	f7fc f83c 	bl	8000f08 <HAL_Delay>
      ms++;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	3301      	adds	r3, #1
 8004e94:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 f939 	bl	800510e <USB_GetMode>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d01e      	beq.n	8004ee0 <USB_SetCurrentMode+0x84>
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2b31      	cmp	r3, #49	; 0x31
 8004ea6:	d9f0      	bls.n	8004e8a <USB_SetCurrentMode+0x2e>
 8004ea8:	e01a      	b.n	8004ee0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004eaa:	78fb      	ldrb	r3, [r7, #3]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d115      	bne.n	8004edc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004ebc:	2001      	movs	r0, #1
 8004ebe:	f7fc f823 	bl	8000f08 <HAL_Delay>
      ms++;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f000 f920 	bl	800510e <USB_GetMode>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d005      	beq.n	8004ee0 <USB_SetCurrentMode+0x84>
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2b31      	cmp	r3, #49	; 0x31
 8004ed8:	d9f0      	bls.n	8004ebc <USB_SetCurrentMode+0x60>
 8004eda:	e001      	b.n	8004ee0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	e005      	b.n	8004eec <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2b32      	cmp	r3, #50	; 0x32
 8004ee4:	d101      	bne.n	8004eea <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e000      	b.n	8004eec <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b085      	sub	sp, #20
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004efe:	2300      	movs	r3, #0
 8004f00:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	3301      	adds	r3, #1
 8004f06:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	4a13      	ldr	r2, [pc, #76]	; (8004f58 <USB_FlushTxFifo+0x64>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d901      	bls.n	8004f14 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e01b      	b.n	8004f4c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	daf2      	bge.n	8004f02 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	019b      	lsls	r3, r3, #6
 8004f24:	f043 0220 	orr.w	r2, r3, #32
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	3301      	adds	r3, #1
 8004f30:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	4a08      	ldr	r2, [pc, #32]	; (8004f58 <USB_FlushTxFifo+0x64>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d901      	bls.n	8004f3e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e006      	b.n	8004f4c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	f003 0320 	and.w	r3, r3, #32
 8004f46:	2b20      	cmp	r3, #32
 8004f48:	d0f0      	beq.n	8004f2c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3714      	adds	r7, #20
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr
 8004f58:	00030d40 	.word	0x00030d40

08004f5c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b085      	sub	sp, #20
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004f64:	2300      	movs	r3, #0
 8004f66:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	3301      	adds	r3, #1
 8004f6c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	4a11      	ldr	r2, [pc, #68]	; (8004fb8 <USB_FlushRxFifo+0x5c>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d901      	bls.n	8004f7a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e018      	b.n	8004fac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	daf2      	bge.n	8004f68 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004f82:	2300      	movs	r3, #0
 8004f84:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2210      	movs	r2, #16
 8004f8a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	3301      	adds	r3, #1
 8004f90:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	4a08      	ldr	r2, [pc, #32]	; (8004fb8 <USB_FlushRxFifo+0x5c>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d901      	bls.n	8004f9e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004f9a:	2303      	movs	r3, #3
 8004f9c:	e006      	b.n	8004fac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	691b      	ldr	r3, [r3, #16]
 8004fa2:	f003 0310 	and.w	r3, r3, #16
 8004fa6:	2b10      	cmp	r3, #16
 8004fa8:	d0f0      	beq.n	8004f8c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3714      	adds	r7, #20
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr
 8004fb8:	00030d40 	.word	0x00030d40

08004fbc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b089      	sub	sp, #36	; 0x24
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	4611      	mov	r1, r2
 8004fc8:	461a      	mov	r2, r3
 8004fca:	460b      	mov	r3, r1
 8004fcc:	71fb      	strb	r3, [r7, #7]
 8004fce:	4613      	mov	r3, r2
 8004fd0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004fda:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d123      	bne.n	800502a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004fe2:	88bb      	ldrh	r3, [r7, #4]
 8004fe4:	3303      	adds	r3, #3
 8004fe6:	089b      	lsrs	r3, r3, #2
 8004fe8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004fea:	2300      	movs	r3, #0
 8004fec:	61bb      	str	r3, [r7, #24]
 8004fee:	e018      	b.n	8005022 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004ff0:	79fb      	ldrb	r3, [r7, #7]
 8004ff2:	031a      	lsls	r2, r3, #12
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	4413      	add	r3, r2
 8004ff8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	3301      	adds	r3, #1
 8005008:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	3301      	adds	r3, #1
 800500e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	3301      	adds	r3, #1
 8005014:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	3301      	adds	r3, #1
 800501a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800501c:	69bb      	ldr	r3, [r7, #24]
 800501e:	3301      	adds	r3, #1
 8005020:	61bb      	str	r3, [r7, #24]
 8005022:	69ba      	ldr	r2, [r7, #24]
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	429a      	cmp	r2, r3
 8005028:	d3e2      	bcc.n	8004ff0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800502a:	2300      	movs	r3, #0
}
 800502c:	4618      	mov	r0, r3
 800502e:	3724      	adds	r7, #36	; 0x24
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr

08005038 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005038:	b480      	push	{r7}
 800503a:	b08b      	sub	sp, #44	; 0x2c
 800503c:	af00      	add	r7, sp, #0
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	60b9      	str	r1, [r7, #8]
 8005042:	4613      	mov	r3, r2
 8005044:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800504e:	88fb      	ldrh	r3, [r7, #6]
 8005050:	089b      	lsrs	r3, r3, #2
 8005052:	b29b      	uxth	r3, r3
 8005054:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005056:	88fb      	ldrh	r3, [r7, #6]
 8005058:	f003 0303 	and.w	r3, r3, #3
 800505c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800505e:	2300      	movs	r3, #0
 8005060:	623b      	str	r3, [r7, #32]
 8005062:	e014      	b.n	800508e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005064:	69bb      	ldr	r3, [r7, #24]
 8005066:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800506e:	601a      	str	r2, [r3, #0]
    pDest++;
 8005070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005072:	3301      	adds	r3, #1
 8005074:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005078:	3301      	adds	r3, #1
 800507a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800507c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800507e:	3301      	adds	r3, #1
 8005080:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005084:	3301      	adds	r3, #1
 8005086:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005088:	6a3b      	ldr	r3, [r7, #32]
 800508a:	3301      	adds	r3, #1
 800508c:	623b      	str	r3, [r7, #32]
 800508e:	6a3a      	ldr	r2, [r7, #32]
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	429a      	cmp	r2, r3
 8005094:	d3e6      	bcc.n	8005064 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005096:	8bfb      	ldrh	r3, [r7, #30]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d01e      	beq.n	80050da <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800509c:	2300      	movs	r3, #0
 800509e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80050a6:	461a      	mov	r2, r3
 80050a8:	f107 0310 	add.w	r3, r7, #16
 80050ac:	6812      	ldr	r2, [r2, #0]
 80050ae:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80050b0:	693a      	ldr	r2, [r7, #16]
 80050b2:	6a3b      	ldr	r3, [r7, #32]
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	00db      	lsls	r3, r3, #3
 80050b8:	fa22 f303 	lsr.w	r3, r2, r3
 80050bc:	b2da      	uxtb	r2, r3
 80050be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c0:	701a      	strb	r2, [r3, #0]
      i++;
 80050c2:	6a3b      	ldr	r3, [r7, #32]
 80050c4:	3301      	adds	r3, #1
 80050c6:	623b      	str	r3, [r7, #32]
      pDest++;
 80050c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ca:	3301      	adds	r3, #1
 80050cc:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80050ce:	8bfb      	ldrh	r3, [r7, #30]
 80050d0:	3b01      	subs	r3, #1
 80050d2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80050d4:	8bfb      	ldrh	r3, [r7, #30]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1ea      	bne.n	80050b0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80050da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80050dc:	4618      	mov	r0, r3
 80050de:	372c      	adds	r7, #44	; 0x2c
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b085      	sub	sp, #20
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	695b      	ldr	r3, [r3, #20]
 80050f4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	699b      	ldr	r3, [r3, #24]
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	4013      	ands	r3, r2
 80050fe:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005100:	68fb      	ldr	r3, [r7, #12]
}
 8005102:	4618      	mov	r0, r3
 8005104:	3714      	adds	r7, #20
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr

0800510e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800510e:	b480      	push	{r7}
 8005110:	b083      	sub	sp, #12
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	695b      	ldr	r3, [r3, #20]
 800511a:	f003 0301 	and.w	r3, r3, #1
}
 800511e:	4618      	mov	r0, r3
 8005120:	370c      	adds	r7, #12
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
	...

0800512c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800512c:	b480      	push	{r7}
 800512e:	b085      	sub	sp, #20
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005134:	2300      	movs	r3, #0
 8005136:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	3301      	adds	r3, #1
 800513c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	4a13      	ldr	r2, [pc, #76]	; (8005190 <USB_CoreReset+0x64>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d901      	bls.n	800514a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e01b      	b.n	8005182 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	2b00      	cmp	r3, #0
 8005150:	daf2      	bge.n	8005138 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005152:	2300      	movs	r3, #0
 8005154:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	691b      	ldr	r3, [r3, #16]
 800515a:	f043 0201 	orr.w	r2, r3, #1
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	3301      	adds	r3, #1
 8005166:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	4a09      	ldr	r2, [pc, #36]	; (8005190 <USB_CoreReset+0x64>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d901      	bls.n	8005174 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005170:	2303      	movs	r3, #3
 8005172:	e006      	b.n	8005182 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	691b      	ldr	r3, [r3, #16]
 8005178:	f003 0301 	and.w	r3, r3, #1
 800517c:	2b01      	cmp	r3, #1
 800517e:	d0f0      	beq.n	8005162 <USB_CoreReset+0x36>

  return HAL_OK;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3714      	adds	r7, #20
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	00030d40 	.word	0x00030d40

08005194 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005194:	b084      	sub	sp, #16
 8005196:	b580      	push	{r7, lr}
 8005198:	b086      	sub	sp, #24
 800519a:	af00      	add	r7, sp, #0
 800519c:	6078      	str	r0, [r7, #4]
 800519e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80051a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80051a6:	2300      	movs	r3, #0
 80051a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80051b4:	461a      	mov	r2, r3
 80051b6:	2300      	movs	r3, #0
 80051b8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051be:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ca:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051d6:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d018      	beq.n	800521c <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80051ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d10a      	bne.n	8005206 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80051fe:	f043 0304 	orr.w	r3, r3, #4
 8005202:	6013      	str	r3, [r2, #0]
 8005204:	e014      	b.n	8005230 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	68fa      	ldr	r2, [r7, #12]
 8005210:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005214:	f023 0304 	bic.w	r3, r3, #4
 8005218:	6013      	str	r3, [r2, #0]
 800521a:	e009      	b.n	8005230 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68fa      	ldr	r2, [r7, #12]
 8005226:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800522a:	f023 0304 	bic.w	r3, r3, #4
 800522e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005230:	2110      	movs	r1, #16
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f7ff fe5e 	bl	8004ef4 <USB_FlushTxFifo>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d001      	beq.n	8005242 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f7ff fe8a 	bl	8004f5c <USB_FlushRxFifo>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d001      	beq.n	8005252 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005252:	2300      	movs	r3, #0
 8005254:	613b      	str	r3, [r7, #16]
 8005256:	e015      	b.n	8005284 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	015a      	lsls	r2, r3, #5
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	4413      	add	r3, r2
 8005260:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005264:	461a      	mov	r2, r3
 8005266:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800526a:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	015a      	lsls	r2, r3, #5
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	4413      	add	r3, r2
 8005274:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005278:	461a      	mov	r2, r3
 800527a:	2300      	movs	r3, #0
 800527c:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	3301      	adds	r3, #1
 8005282:	613b      	str	r3, [r7, #16]
 8005284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005286:	693a      	ldr	r2, [r7, #16]
 8005288:	429a      	cmp	r2, r3
 800528a:	d3e5      	bcc.n	8005258 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005298:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800529e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00b      	beq.n	80052be <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052ac:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	4a13      	ldr	r2, [pc, #76]	; (8005300 <USB_HostInit+0x16c>)
 80052b2:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	4a13      	ldr	r2, [pc, #76]	; (8005304 <USB_HostInit+0x170>)
 80052b8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80052bc:	e009      	b.n	80052d2 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2280      	movs	r2, #128	; 0x80
 80052c2:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a10      	ldr	r2, [pc, #64]	; (8005308 <USB_HostInit+0x174>)
 80052c8:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a0f      	ldr	r2, [pc, #60]	; (800530c <USB_HostInit+0x178>)
 80052ce:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80052d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d105      	bne.n	80052e4 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	699b      	ldr	r3, [r3, #24]
 80052dc:	f043 0210 	orr.w	r2, r3, #16
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	699a      	ldr	r2, [r3, #24]
 80052e8:	4b09      	ldr	r3, [pc, #36]	; (8005310 <USB_HostInit+0x17c>)
 80052ea:	4313      	orrs	r3, r2
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80052f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3718      	adds	r7, #24
 80052f6:	46bd      	mov	sp, r7
 80052f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80052fc:	b004      	add	sp, #16
 80052fe:	4770      	bx	lr
 8005300:	01000200 	.word	0x01000200
 8005304:	00e00300 	.word	0x00e00300
 8005308:	00600080 	.word	0x00600080
 800530c:	004000e0 	.word	0x004000e0
 8005310:	a3200008 	.word	0xa3200008

08005314 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005314:	b480      	push	{r7}
 8005316:	b085      	sub	sp, #20
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	460b      	mov	r3, r1
 800531e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005332:	f023 0303 	bic.w	r3, r3, #3
 8005336:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	78fb      	ldrb	r3, [r7, #3]
 8005342:	f003 0303 	and.w	r3, r3, #3
 8005346:	68f9      	ldr	r1, [r7, #12]
 8005348:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800534c:	4313      	orrs	r3, r2
 800534e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005350:	78fb      	ldrb	r3, [r7, #3]
 8005352:	2b01      	cmp	r3, #1
 8005354:	d107      	bne.n	8005366 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800535c:	461a      	mov	r2, r3
 800535e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005362:	6053      	str	r3, [r2, #4]
 8005364:	e009      	b.n	800537a <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8005366:	78fb      	ldrb	r3, [r7, #3]
 8005368:	2b02      	cmp	r3, #2
 800536a:	d106      	bne.n	800537a <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005372:	461a      	mov	r2, r3
 8005374:	f241 7370 	movw	r3, #6000	; 0x1770
 8005378:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800537a:	2300      	movs	r3, #0
}
 800537c:	4618      	mov	r0, r3
 800537e:	3714      	adds	r7, #20
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr

08005388 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005394:	2300      	movs	r3, #0
 8005396:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80053a8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	68fa      	ldr	r2, [r7, #12]
 80053ae:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80053b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053b6:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80053b8:	2064      	movs	r0, #100	; 0x64
 80053ba:	f7fb fda5 	bl	8000f08 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80053c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053ca:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80053cc:	200a      	movs	r0, #10
 80053ce:	f7fb fd9b 	bl	8000f08 <HAL_Delay>

  return HAL_OK;
 80053d2:	2300      	movs	r3, #0
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3710      	adds	r7, #16
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}

080053dc <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80053dc:	b480      	push	{r7}
 80053de:	b085      	sub	sp, #20
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	460b      	mov	r3, r1
 80053e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80053ec:	2300      	movs	r3, #0
 80053ee:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005400:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005408:	2b00      	cmp	r3, #0
 800540a:	d109      	bne.n	8005420 <USB_DriveVbus+0x44>
 800540c:	78fb      	ldrb	r3, [r7, #3]
 800540e:	2b01      	cmp	r3, #1
 8005410:	d106      	bne.n	8005420 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800541a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800541e:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005426:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800542a:	d109      	bne.n	8005440 <USB_DriveVbus+0x64>
 800542c:	78fb      	ldrb	r3, [r7, #3]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d106      	bne.n	8005440 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	68fa      	ldr	r2, [r7, #12]
 8005436:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800543a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800543e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3714      	adds	r7, #20
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr

0800544e <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800544e:	b480      	push	{r7}
 8005450:	b085      	sub	sp, #20
 8005452:	af00      	add	r7, sp, #0
 8005454:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800545a:	2300      	movs	r3, #0
 800545c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	0c5b      	lsrs	r3, r3, #17
 800546c:	f003 0303 	and.w	r3, r3, #3
}
 8005470:	4618      	mov	r0, r3
 8005472:	3714      	adds	r7, #20
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	b29b      	uxth	r3, r3
}
 8005492:	4618      	mov	r0, r3
 8005494:	3714      	adds	r7, #20
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr
	...

080054a0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b088      	sub	sp, #32
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	4608      	mov	r0, r1
 80054aa:	4611      	mov	r1, r2
 80054ac:	461a      	mov	r2, r3
 80054ae:	4603      	mov	r3, r0
 80054b0:	70fb      	strb	r3, [r7, #3]
 80054b2:	460b      	mov	r3, r1
 80054b4:	70bb      	strb	r3, [r7, #2]
 80054b6:	4613      	mov	r3, r2
 80054b8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80054ba:	2300      	movs	r3, #0
 80054bc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 80054c2:	78fb      	ldrb	r3, [r7, #3]
 80054c4:	015a      	lsls	r2, r3, #5
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	4413      	add	r3, r2
 80054ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054ce:	461a      	mov	r2, r3
 80054d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80054d4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80054d6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80054da:	2b03      	cmp	r3, #3
 80054dc:	d87e      	bhi.n	80055dc <USB_HC_Init+0x13c>
 80054de:	a201      	add	r2, pc, #4	; (adr r2, 80054e4 <USB_HC_Init+0x44>)
 80054e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054e4:	080054f5 	.word	0x080054f5
 80054e8:	0800559f 	.word	0x0800559f
 80054ec:	080054f5 	.word	0x080054f5
 80054f0:	08005561 	.word	0x08005561
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80054f4:	78fb      	ldrb	r3, [r7, #3]
 80054f6:	015a      	lsls	r2, r3, #5
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	4413      	add	r3, r2
 80054fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005500:	461a      	mov	r2, r3
 8005502:	f240 439d 	movw	r3, #1181	; 0x49d
 8005506:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005508:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800550c:	2b00      	cmp	r3, #0
 800550e:	da10      	bge.n	8005532 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005510:	78fb      	ldrb	r3, [r7, #3]
 8005512:	015a      	lsls	r2, r3, #5
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	4413      	add	r3, r2
 8005518:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800551c:	68db      	ldr	r3, [r3, #12]
 800551e:	78fa      	ldrb	r2, [r7, #3]
 8005520:	0151      	lsls	r1, r2, #5
 8005522:	693a      	ldr	r2, [r7, #16]
 8005524:	440a      	add	r2, r1
 8005526:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800552a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800552e:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8005530:	e057      	b.n	80055e2 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800553a:	2b00      	cmp	r3, #0
 800553c:	d051      	beq.n	80055e2 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800553e:	78fb      	ldrb	r3, [r7, #3]
 8005540:	015a      	lsls	r2, r3, #5
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	4413      	add	r3, r2
 8005546:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	78fa      	ldrb	r2, [r7, #3]
 800554e:	0151      	lsls	r1, r2, #5
 8005550:	693a      	ldr	r2, [r7, #16]
 8005552:	440a      	add	r2, r1
 8005554:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005558:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800555c:	60d3      	str	r3, [r2, #12]
      break;
 800555e:	e040      	b.n	80055e2 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005560:	78fb      	ldrb	r3, [r7, #3]
 8005562:	015a      	lsls	r2, r3, #5
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	4413      	add	r3, r2
 8005568:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800556c:	461a      	mov	r2, r3
 800556e:	f240 639d 	movw	r3, #1693	; 0x69d
 8005572:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005574:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005578:	2b00      	cmp	r3, #0
 800557a:	da34      	bge.n	80055e6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800557c:	78fb      	ldrb	r3, [r7, #3]
 800557e:	015a      	lsls	r2, r3, #5
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	4413      	add	r3, r2
 8005584:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	78fa      	ldrb	r2, [r7, #3]
 800558c:	0151      	lsls	r1, r2, #5
 800558e:	693a      	ldr	r2, [r7, #16]
 8005590:	440a      	add	r2, r1
 8005592:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005596:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800559a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800559c:	e023      	b.n	80055e6 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800559e:	78fb      	ldrb	r3, [r7, #3]
 80055a0:	015a      	lsls	r2, r3, #5
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	4413      	add	r3, r2
 80055a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055aa:	461a      	mov	r2, r3
 80055ac:	f240 2325 	movw	r3, #549	; 0x225
 80055b0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80055b2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	da17      	bge.n	80055ea <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80055ba:	78fb      	ldrb	r3, [r7, #3]
 80055bc:	015a      	lsls	r2, r3, #5
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	4413      	add	r3, r2
 80055c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	78fa      	ldrb	r2, [r7, #3]
 80055ca:	0151      	lsls	r1, r2, #5
 80055cc:	693a      	ldr	r2, [r7, #16]
 80055ce:	440a      	add	r2, r1
 80055d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055d4:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80055d8:	60d3      	str	r3, [r2, #12]
      }
      break;
 80055da:	e006      	b.n	80055ea <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	77fb      	strb	r3, [r7, #31]
      break;
 80055e0:	e004      	b.n	80055ec <USB_HC_Init+0x14c>
      break;
 80055e2:	bf00      	nop
 80055e4:	e002      	b.n	80055ec <USB_HC_Init+0x14c>
      break;
 80055e6:	bf00      	nop
 80055e8:	e000      	b.n	80055ec <USB_HC_Init+0x14c>
      break;
 80055ea:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80055ec:	78fb      	ldrb	r3, [r7, #3]
 80055ee:	015a      	lsls	r2, r3, #5
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	4413      	add	r3, r2
 80055f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	78fa      	ldrb	r2, [r7, #3]
 80055fc:	0151      	lsls	r1, r2, #5
 80055fe:	693a      	ldr	r2, [r7, #16]
 8005600:	440a      	add	r2, r1
 8005602:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005606:	f043 0302 	orr.w	r3, r3, #2
 800560a:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005612:	699a      	ldr	r2, [r3, #24]
 8005614:	78fb      	ldrb	r3, [r7, #3]
 8005616:	f003 030f 	and.w	r3, r3, #15
 800561a:	2101      	movs	r1, #1
 800561c:	fa01 f303 	lsl.w	r3, r1, r3
 8005620:	6939      	ldr	r1, [r7, #16]
 8005622:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005626:	4313      	orrs	r3, r2
 8005628:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005636:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800563a:	2b00      	cmp	r3, #0
 800563c:	da03      	bge.n	8005646 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800563e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005642:	61bb      	str	r3, [r7, #24]
 8005644:	e001      	b.n	800564a <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8005646:	2300      	movs	r3, #0
 8005648:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f7ff feff 	bl	800544e <USB_GetHostSpeed>
 8005650:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005652:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005656:	2b02      	cmp	r3, #2
 8005658:	d106      	bne.n	8005668 <USB_HC_Init+0x1c8>
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2b02      	cmp	r3, #2
 800565e:	d003      	beq.n	8005668 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005660:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005664:	617b      	str	r3, [r7, #20]
 8005666:	e001      	b.n	800566c <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005668:	2300      	movs	r3, #0
 800566a:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800566c:	787b      	ldrb	r3, [r7, #1]
 800566e:	059b      	lsls	r3, r3, #22
 8005670:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005674:	78bb      	ldrb	r3, [r7, #2]
 8005676:	02db      	lsls	r3, r3, #11
 8005678:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800567c:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800567e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005682:	049b      	lsls	r3, r3, #18
 8005684:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005688:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800568a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800568c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005690:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005696:	78fb      	ldrb	r3, [r7, #3]
 8005698:	0159      	lsls	r1, r3, #5
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	440b      	add	r3, r1
 800569e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056a2:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80056a8:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80056aa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80056ae:	2b03      	cmp	r3, #3
 80056b0:	d003      	beq.n	80056ba <USB_HC_Init+0x21a>
 80056b2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d10f      	bne.n	80056da <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80056ba:	78fb      	ldrb	r3, [r7, #3]
 80056bc:	015a      	lsls	r2, r3, #5
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	4413      	add	r3, r2
 80056c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	78fa      	ldrb	r2, [r7, #3]
 80056ca:	0151      	lsls	r1, r2, #5
 80056cc:	693a      	ldr	r2, [r7, #16]
 80056ce:	440a      	add	r2, r1
 80056d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056d4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80056d8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80056da:	7ffb      	ldrb	r3, [r7, #31]
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3720      	adds	r7, #32
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}

080056e4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b08c      	sub	sp, #48	; 0x30
 80056e8:	af02      	add	r7, sp, #8
 80056ea:	60f8      	str	r0, [r7, #12]
 80056ec:	60b9      	str	r1, [r7, #8]
 80056ee:	4613      	mov	r3, r2
 80056f0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	785b      	ldrb	r3, [r3, #1]
 80056fa:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80056fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005700:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800570a:	2b00      	cmp	r3, #0
 800570c:	d02d      	beq.n	800576a <USB_HC_StartXfer+0x86>
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	791b      	ldrb	r3, [r3, #4]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d129      	bne.n	800576a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8005716:	79fb      	ldrb	r3, [r7, #7]
 8005718:	2b01      	cmp	r3, #1
 800571a:	d117      	bne.n	800574c <USB_HC_StartXfer+0x68>
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	79db      	ldrb	r3, [r3, #7]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d003      	beq.n	800572c <USB_HC_StartXfer+0x48>
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	79db      	ldrb	r3, [r3, #7]
 8005728:	2b02      	cmp	r3, #2
 800572a:	d10f      	bne.n	800574c <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	015a      	lsls	r2, r3, #5
 8005730:	6a3b      	ldr	r3, [r7, #32]
 8005732:	4413      	add	r3, r2
 8005734:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	69fa      	ldr	r2, [r7, #28]
 800573c:	0151      	lsls	r1, r2, #5
 800573e:	6a3a      	ldr	r2, [r7, #32]
 8005740:	440a      	add	r2, r1
 8005742:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005746:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800574a:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800574c:	79fb      	ldrb	r3, [r7, #7]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d10b      	bne.n	800576a <USB_HC_StartXfer+0x86>
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	795b      	ldrb	r3, [r3, #5]
 8005756:	2b01      	cmp	r3, #1
 8005758:	d107      	bne.n	800576a <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	785b      	ldrb	r3, [r3, #1]
 800575e:	4619      	mov	r1, r3
 8005760:	68f8      	ldr	r0, [r7, #12]
 8005762:	f000 fa0f 	bl	8005b84 <USB_DoPing>
      return HAL_OK;
 8005766:	2300      	movs	r3, #0
 8005768:	e0f8      	b.n	800595c <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	695b      	ldr	r3, [r3, #20]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d018      	beq.n	80057a4 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	695b      	ldr	r3, [r3, #20]
 8005776:	68ba      	ldr	r2, [r7, #8]
 8005778:	8912      	ldrh	r2, [r2, #8]
 800577a:	4413      	add	r3, r2
 800577c:	3b01      	subs	r3, #1
 800577e:	68ba      	ldr	r2, [r7, #8]
 8005780:	8912      	ldrh	r2, [r2, #8]
 8005782:	fbb3 f3f2 	udiv	r3, r3, r2
 8005786:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005788:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800578a:	8b7b      	ldrh	r3, [r7, #26]
 800578c:	429a      	cmp	r2, r3
 800578e:	d90b      	bls.n	80057a8 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8005790:	8b7b      	ldrh	r3, [r7, #26]
 8005792:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005794:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005796:	68ba      	ldr	r2, [r7, #8]
 8005798:	8912      	ldrh	r2, [r2, #8]
 800579a:	fb03 f202 	mul.w	r2, r3, r2
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	611a      	str	r2, [r3, #16]
 80057a2:	e001      	b.n	80057a8 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 80057a4:	2301      	movs	r3, #1
 80057a6:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	78db      	ldrb	r3, [r3, #3]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d007      	beq.n	80057c0 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80057b0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80057b2:	68ba      	ldr	r2, [r7, #8]
 80057b4:	8912      	ldrh	r2, [r2, #8]
 80057b6:	fb03 f202 	mul.w	r2, r3, r2
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	611a      	str	r2, [r3, #16]
 80057be:	e003      	b.n	80057c8 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	695a      	ldr	r2, [r3, #20]
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	691b      	ldr	r3, [r3, #16]
 80057cc:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80057d0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80057d2:	04d9      	lsls	r1, r3, #19
 80057d4:	4b63      	ldr	r3, [pc, #396]	; (8005964 <USB_HC_StartXfer+0x280>)
 80057d6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80057d8:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	7a9b      	ldrb	r3, [r3, #10]
 80057de:	075b      	lsls	r3, r3, #29
 80057e0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80057e4:	69f9      	ldr	r1, [r7, #28]
 80057e6:	0148      	lsls	r0, r1, #5
 80057e8:	6a39      	ldr	r1, [r7, #32]
 80057ea:	4401      	add	r1, r0
 80057ec:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80057f0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80057f2:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80057f4:	79fb      	ldrb	r3, [r7, #7]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d009      	beq.n	800580e <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	68d9      	ldr	r1, [r3, #12]
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	015a      	lsls	r2, r3, #5
 8005802:	6a3b      	ldr	r3, [r7, #32]
 8005804:	4413      	add	r3, r2
 8005806:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800580a:	460a      	mov	r2, r1
 800580c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800580e:	6a3b      	ldr	r3, [r7, #32]
 8005810:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	f003 0301 	and.w	r3, r3, #1
 800581a:	2b00      	cmp	r3, #0
 800581c:	bf0c      	ite	eq
 800581e:	2301      	moveq	r3, #1
 8005820:	2300      	movne	r3, #0
 8005822:	b2db      	uxtb	r3, r3
 8005824:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005826:	69fb      	ldr	r3, [r7, #28]
 8005828:	015a      	lsls	r2, r3, #5
 800582a:	6a3b      	ldr	r3, [r7, #32]
 800582c:	4413      	add	r3, r2
 800582e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	69fa      	ldr	r2, [r7, #28]
 8005836:	0151      	lsls	r1, r2, #5
 8005838:	6a3a      	ldr	r2, [r7, #32]
 800583a:	440a      	add	r2, r1
 800583c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005840:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005844:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	015a      	lsls	r2, r3, #5
 800584a:	6a3b      	ldr	r3, [r7, #32]
 800584c:	4413      	add	r3, r2
 800584e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	7e7b      	ldrb	r3, [r7, #25]
 8005856:	075b      	lsls	r3, r3, #29
 8005858:	69f9      	ldr	r1, [r7, #28]
 800585a:	0148      	lsls	r0, r1, #5
 800585c:	6a39      	ldr	r1, [r7, #32]
 800585e:	4401      	add	r1, r0
 8005860:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005864:	4313      	orrs	r3, r2
 8005866:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005868:	69fb      	ldr	r3, [r7, #28]
 800586a:	015a      	lsls	r2, r3, #5
 800586c:	6a3b      	ldr	r3, [r7, #32]
 800586e:	4413      	add	r3, r2
 8005870:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800587e:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	78db      	ldrb	r3, [r3, #3]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d004      	beq.n	8005892 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800588e:	613b      	str	r3, [r7, #16]
 8005890:	e003      	b.n	800589a <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005898:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80058a0:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80058a2:	69fb      	ldr	r3, [r7, #28]
 80058a4:	015a      	lsls	r2, r3, #5
 80058a6:	6a3b      	ldr	r3, [r7, #32]
 80058a8:	4413      	add	r3, r2
 80058aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058ae:	461a      	mov	r2, r3
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80058b4:	79fb      	ldrb	r3, [r7, #7]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d001      	beq.n	80058be <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 80058ba:	2300      	movs	r3, #0
 80058bc:	e04e      	b.n	800595c <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	78db      	ldrb	r3, [r3, #3]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d149      	bne.n	800595a <USB_HC_StartXfer+0x276>
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	695b      	ldr	r3, [r3, #20]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d045      	beq.n	800595a <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	79db      	ldrb	r3, [r3, #7]
 80058d2:	2b03      	cmp	r3, #3
 80058d4:	d830      	bhi.n	8005938 <USB_HC_StartXfer+0x254>
 80058d6:	a201      	add	r2, pc, #4	; (adr r2, 80058dc <USB_HC_StartXfer+0x1f8>)
 80058d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058dc:	080058ed 	.word	0x080058ed
 80058e0:	08005911 	.word	0x08005911
 80058e4:	080058ed 	.word	0x080058ed
 80058e8:	08005911 	.word	0x08005911
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	695b      	ldr	r3, [r3, #20]
 80058f0:	3303      	adds	r3, #3
 80058f2:	089b      	lsrs	r3, r3, #2
 80058f4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80058f6:	8afa      	ldrh	r2, [r7, #22]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	429a      	cmp	r2, r3
 8005900:	d91c      	bls.n	800593c <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	699b      	ldr	r3, [r3, #24]
 8005906:	f043 0220 	orr.w	r2, r3, #32
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	619a      	str	r2, [r3, #24]
        }
        break;
 800590e:	e015      	b.n	800593c <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	695b      	ldr	r3, [r3, #20]
 8005914:	3303      	adds	r3, #3
 8005916:	089b      	lsrs	r3, r3, #2
 8005918:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800591a:	8afa      	ldrh	r2, [r7, #22]
 800591c:	6a3b      	ldr	r3, [r7, #32]
 800591e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005922:	691b      	ldr	r3, [r3, #16]
 8005924:	b29b      	uxth	r3, r3
 8005926:	429a      	cmp	r2, r3
 8005928:	d90a      	bls.n	8005940 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	699b      	ldr	r3, [r3, #24]
 800592e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	619a      	str	r2, [r3, #24]
        }
        break;
 8005936:	e003      	b.n	8005940 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8005938:	bf00      	nop
 800593a:	e002      	b.n	8005942 <USB_HC_StartXfer+0x25e>
        break;
 800593c:	bf00      	nop
 800593e:	e000      	b.n	8005942 <USB_HC_StartXfer+0x25e>
        break;
 8005940:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	68d9      	ldr	r1, [r3, #12]
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	785a      	ldrb	r2, [r3, #1]
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	b29b      	uxth	r3, r3
 8005950:	2000      	movs	r0, #0
 8005952:	9000      	str	r0, [sp, #0]
 8005954:	68f8      	ldr	r0, [r7, #12]
 8005956:	f7ff fb31 	bl	8004fbc <USB_WritePacket>
  }

  return HAL_OK;
 800595a:	2300      	movs	r3, #0
}
 800595c:	4618      	mov	r0, r3
 800595e:	3728      	adds	r7, #40	; 0x28
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	1ff80000 	.word	0x1ff80000

08005968 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005968:	b480      	push	{r7}
 800596a:	b085      	sub	sp, #20
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800597a:	695b      	ldr	r3, [r3, #20]
 800597c:	b29b      	uxth	r3, r3
}
 800597e:	4618      	mov	r0, r3
 8005980:	3714      	adds	r7, #20
 8005982:	46bd      	mov	sp, r7
 8005984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005988:	4770      	bx	lr

0800598a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800598a:	b480      	push	{r7}
 800598c:	b089      	sub	sp, #36	; 0x24
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
 8005992:	460b      	mov	r3, r1
 8005994:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800599a:	78fb      	ldrb	r3, [r7, #3]
 800599c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800599e:	2300      	movs	r3, #0
 80059a0:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80059a2:	69bb      	ldr	r3, [r7, #24]
 80059a4:	015a      	lsls	r2, r3, #5
 80059a6:	69fb      	ldr	r3, [r7, #28]
 80059a8:	4413      	add	r3, r2
 80059aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	0c9b      	lsrs	r3, r3, #18
 80059b2:	f003 0303 	and.w	r3, r3, #3
 80059b6:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80059b8:	69bb      	ldr	r3, [r7, #24]
 80059ba:	015a      	lsls	r2, r3, #5
 80059bc:	69fb      	ldr	r3, [r7, #28]
 80059be:	4413      	add	r3, r2
 80059c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	0fdb      	lsrs	r3, r3, #31
 80059c8:	f003 0301 	and.w	r3, r3, #1
 80059cc:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f003 0320 	and.w	r3, r3, #32
 80059d6:	2b20      	cmp	r3, #32
 80059d8:	d104      	bne.n	80059e4 <USB_HC_Halt+0x5a>
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d101      	bne.n	80059e4 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 80059e0:	2300      	movs	r3, #0
 80059e2:	e0c8      	b.n	8005b76 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d002      	beq.n	80059f0 <USB_HC_Halt+0x66>
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	2b02      	cmp	r3, #2
 80059ee:	d163      	bne.n	8005ab8 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80059f0:	69bb      	ldr	r3, [r7, #24]
 80059f2:	015a      	lsls	r2, r3, #5
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	4413      	add	r3, r2
 80059f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	69ba      	ldr	r2, [r7, #24]
 8005a00:	0151      	lsls	r1, r2, #5
 8005a02:	69fa      	ldr	r2, [r7, #28]
 8005a04:	440a      	add	r2, r1
 8005a06:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a0a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005a0e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	f003 0320 	and.w	r3, r3, #32
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	f040 80ab 	bne.w	8005b74 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a22:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d133      	bne.n	8005a92 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005a2a:	69bb      	ldr	r3, [r7, #24]
 8005a2c:	015a      	lsls	r2, r3, #5
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	4413      	add	r3, r2
 8005a32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	69ba      	ldr	r2, [r7, #24]
 8005a3a:	0151      	lsls	r1, r2, #5
 8005a3c:	69fa      	ldr	r2, [r7, #28]
 8005a3e:	440a      	add	r2, r1
 8005a40:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005a48:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	015a      	lsls	r2, r3, #5
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	4413      	add	r3, r2
 8005a52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	69ba      	ldr	r2, [r7, #24]
 8005a5a:	0151      	lsls	r1, r2, #5
 8005a5c:	69fa      	ldr	r2, [r7, #28]
 8005a5e:	440a      	add	r2, r1
 8005a60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005a68:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a76:	d81d      	bhi.n	8005ab4 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005a78:	69bb      	ldr	r3, [r7, #24]
 8005a7a:	015a      	lsls	r2, r3, #5
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	4413      	add	r3, r2
 8005a80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005a8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a8e:	d0ec      	beq.n	8005a6a <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005a90:	e070      	b.n	8005b74 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	015a      	lsls	r2, r3, #5
 8005a96:	69fb      	ldr	r3, [r7, #28]
 8005a98:	4413      	add	r3, r2
 8005a9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	69ba      	ldr	r2, [r7, #24]
 8005aa2:	0151      	lsls	r1, r2, #5
 8005aa4:	69fa      	ldr	r2, [r7, #28]
 8005aa6:	440a      	add	r2, r1
 8005aa8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005aac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005ab0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ab2:	e05f      	b.n	8005b74 <USB_HC_Halt+0x1ea>
            break;
 8005ab4:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ab6:	e05d      	b.n	8005b74 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005ab8:	69bb      	ldr	r3, [r7, #24]
 8005aba:	015a      	lsls	r2, r3, #5
 8005abc:	69fb      	ldr	r3, [r7, #28]
 8005abe:	4413      	add	r3, r2
 8005ac0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	69ba      	ldr	r2, [r7, #24]
 8005ac8:	0151      	lsls	r1, r2, #5
 8005aca:	69fa      	ldr	r2, [r7, #28]
 8005acc:	440a      	add	r2, r1
 8005ace:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ad2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ad6:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005ad8:	69fb      	ldr	r3, [r7, #28]
 8005ada:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d133      	bne.n	8005b50 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	015a      	lsls	r2, r3, #5
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	4413      	add	r3, r2
 8005af0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	69ba      	ldr	r2, [r7, #24]
 8005af8:	0151      	lsls	r1, r2, #5
 8005afa:	69fa      	ldr	r2, [r7, #28]
 8005afc:	440a      	add	r2, r1
 8005afe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b02:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b06:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	015a      	lsls	r2, r3, #5
 8005b0c:	69fb      	ldr	r3, [r7, #28]
 8005b0e:	4413      	add	r3, r2
 8005b10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	69ba      	ldr	r2, [r7, #24]
 8005b18:	0151      	lsls	r1, r2, #5
 8005b1a:	69fa      	ldr	r2, [r7, #28]
 8005b1c:	440a      	add	r2, r1
 8005b1e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b26:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	3301      	adds	r3, #1
 8005b2c:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005b34:	d81d      	bhi.n	8005b72 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005b36:	69bb      	ldr	r3, [r7, #24]
 8005b38:	015a      	lsls	r2, r3, #5
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b48:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b4c:	d0ec      	beq.n	8005b28 <USB_HC_Halt+0x19e>
 8005b4e:	e011      	b.n	8005b74 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	015a      	lsls	r2, r3, #5
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	4413      	add	r3, r2
 8005b58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	69ba      	ldr	r2, [r7, #24]
 8005b60:	0151      	lsls	r1, r2, #5
 8005b62:	69fa      	ldr	r2, [r7, #28]
 8005b64:	440a      	add	r2, r1
 8005b66:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b6e:	6013      	str	r3, [r2, #0]
 8005b70:	e000      	b.n	8005b74 <USB_HC_Halt+0x1ea>
          break;
 8005b72:	bf00      	nop
    }
  }

  return HAL_OK;
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3724      	adds	r7, #36	; 0x24
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b80:	4770      	bx	lr
	...

08005b84 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b087      	sub	sp, #28
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	460b      	mov	r3, r1
 8005b8e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8005b94:	78fb      	ldrb	r3, [r7, #3]
 8005b96:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	04da      	lsls	r2, r3, #19
 8005ba0:	4b15      	ldr	r3, [pc, #84]	; (8005bf8 <USB_DoPing+0x74>)
 8005ba2:	4013      	ands	r3, r2
 8005ba4:	693a      	ldr	r2, [r7, #16]
 8005ba6:	0151      	lsls	r1, r2, #5
 8005ba8:	697a      	ldr	r2, [r7, #20]
 8005baa:	440a      	add	r2, r1
 8005bac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005bb0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005bb4:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	015a      	lsls	r2, r3, #5
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	4413      	add	r3, r2
 8005bbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005bcc:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005bd4:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	015a      	lsls	r2, r3, #5
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	4413      	add	r3, r2
 8005bde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005be2:	461a      	mov	r2, r3
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005be8:	2300      	movs	r3, #0
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	371c      	adds	r7, #28
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr
 8005bf6:	bf00      	nop
 8005bf8:	1ff80000 	.word	0x1ff80000

08005bfc <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b088      	sub	sp, #32
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8005c04:	2300      	movs	r3, #0
 8005c06:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f7ff f912 	bl	8004e3a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005c16:	2110      	movs	r1, #16
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f7ff f96b 	bl	8004ef4 <USB_FlushTxFifo>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d001      	beq.n	8005c28 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f7ff f997 	bl	8004f5c <USB_FlushRxFifo>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d001      	beq.n	8005c38 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005c38:	2300      	movs	r3, #0
 8005c3a:	61bb      	str	r3, [r7, #24]
 8005c3c:	e01f      	b.n	8005c7e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	015a      	lsls	r2, r3, #5
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	4413      	add	r3, r2
 8005c46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005c54:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c5c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005c64:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005c66:	69bb      	ldr	r3, [r7, #24]
 8005c68:	015a      	lsls	r2, r3, #5
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c72:	461a      	mov	r2, r3
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005c78:	69bb      	ldr	r3, [r7, #24]
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	61bb      	str	r3, [r7, #24]
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	2b0f      	cmp	r3, #15
 8005c82:	d9dc      	bls.n	8005c3e <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005c84:	2300      	movs	r3, #0
 8005c86:	61bb      	str	r3, [r7, #24]
 8005c88:	e034      	b.n	8005cf4 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	015a      	lsls	r2, r3, #5
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	4413      	add	r3, r2
 8005c92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ca0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005ca8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005cb0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005cb2:	69bb      	ldr	r3, [r7, #24]
 8005cb4:	015a      	lsls	r2, r3, #5
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	4413      	add	r3, r2
 8005cba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005cd0:	d80c      	bhi.n	8005cec <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005cd2:	69bb      	ldr	r3, [r7, #24]
 8005cd4:	015a      	lsls	r2, r3, #5
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	4413      	add	r3, r2
 8005cda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005ce4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ce8:	d0ec      	beq.n	8005cc4 <USB_StopHost+0xc8>
 8005cea:	e000      	b.n	8005cee <USB_StopHost+0xf2>
        break;
 8005cec:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	61bb      	str	r3, [r7, #24]
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	2b0f      	cmp	r3, #15
 8005cf8:	d9c7      	bls.n	8005c8a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d00:	461a      	mov	r2, r3
 8005d02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d06:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005d0e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f7ff f881 	bl	8004e18 <USB_EnableGlobalInt>

  return ret;
 8005d16:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3720      	adds	r7, #32
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8005d20:	b590      	push	{r4, r7, lr}
 8005d22:	b089      	sub	sp, #36	; 0x24
 8005d24:	af04      	add	r7, sp, #16
 8005d26:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8005d28:	2301      	movs	r3, #1
 8005d2a:	2202      	movs	r2, #2
 8005d2c:	2102      	movs	r1, #2
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 fc66 	bl	8006600 <USBH_FindInterface>
 8005d34:	4603      	mov	r3, r0
 8005d36:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005d38:	7bfb      	ldrb	r3, [r7, #15]
 8005d3a:	2bff      	cmp	r3, #255	; 0xff
 8005d3c:	d002      	beq.n	8005d44 <USBH_CDC_InterfaceInit+0x24>
 8005d3e:	7bfb      	ldrb	r3, [r7, #15]
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d901      	bls.n	8005d48 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005d44:	2302      	movs	r3, #2
 8005d46:	e13d      	b.n	8005fc4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8005d48:	7bfb      	ldrb	r3, [r7, #15]
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f000 fc3b 	bl	80065c8 <USBH_SelectInterface>
 8005d52:	4603      	mov	r3, r0
 8005d54:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8005d56:	7bbb      	ldrb	r3, [r7, #14]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d001      	beq.n	8005d60 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8005d5c:	2302      	movs	r3, #2
 8005d5e:	e131      	b.n	8005fc4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8005d66:	2050      	movs	r0, #80	; 0x50
 8005d68:	f002 fafa 	bl	8008360 <malloc>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005d76:	69db      	ldr	r3, [r3, #28]
 8005d78:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d101      	bne.n	8005d84 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8005d80:	2302      	movs	r3, #2
 8005d82:	e11f      	b.n	8005fc4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8005d84:	2250      	movs	r2, #80	; 0x50
 8005d86:	2100      	movs	r1, #0
 8005d88:	68b8      	ldr	r0, [r7, #8]
 8005d8a:	f002 faf9 	bl	8008380 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8005d8e:	7bfb      	ldrb	r3, [r7, #15]
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	211a      	movs	r1, #26
 8005d94:	fb01 f303 	mul.w	r3, r1, r3
 8005d98:	4413      	add	r3, r2
 8005d9a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005d9e:	781b      	ldrb	r3, [r3, #0]
 8005da0:	b25b      	sxtb	r3, r3
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	da15      	bge.n	8005dd2 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005da6:	7bfb      	ldrb	r3, [r7, #15]
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	211a      	movs	r1, #26
 8005dac:	fb01 f303 	mul.w	r3, r1, r3
 8005db0:	4413      	add	r3, r2
 8005db2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005db6:	781a      	ldrb	r2, [r3, #0]
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005dbc:	7bfb      	ldrb	r3, [r7, #15]
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	211a      	movs	r1, #26
 8005dc2:	fb01 f303 	mul.w	r3, r1, r3
 8005dc6:	4413      	add	r3, r2
 8005dc8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005dcc:	881a      	ldrh	r2, [r3, #0]
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	785b      	ldrb	r3, [r3, #1]
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f001 ff2c 	bl	8007c36 <USBH_AllocPipe>
 8005dde:	4603      	mov	r3, r0
 8005de0:	461a      	mov	r2, r3
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	7819      	ldrb	r1, [r3, #0]
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	7858      	ldrb	r0, [r3, #1]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005dfa:	68ba      	ldr	r2, [r7, #8]
 8005dfc:	8952      	ldrh	r2, [r2, #10]
 8005dfe:	9202      	str	r2, [sp, #8]
 8005e00:	2203      	movs	r2, #3
 8005e02:	9201      	str	r2, [sp, #4]
 8005e04:	9300      	str	r3, [sp, #0]
 8005e06:	4623      	mov	r3, r4
 8005e08:	4602      	mov	r2, r0
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f001 fee4 	bl	8007bd8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	2200      	movs	r2, #0
 8005e16:	4619      	mov	r1, r3
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f002 f9f3 	bl	8008204 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8005e1e:	2300      	movs	r3, #0
 8005e20:	2200      	movs	r2, #0
 8005e22:	210a      	movs	r1, #10
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f000 fbeb 	bl	8006600 <USBH_FindInterface>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005e2e:	7bfb      	ldrb	r3, [r7, #15]
 8005e30:	2bff      	cmp	r3, #255	; 0xff
 8005e32:	d002      	beq.n	8005e3a <USBH_CDC_InterfaceInit+0x11a>
 8005e34:	7bfb      	ldrb	r3, [r7, #15]
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d901      	bls.n	8005e3e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005e3a:	2302      	movs	r3, #2
 8005e3c:	e0c2      	b.n	8005fc4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8005e3e:	7bfb      	ldrb	r3, [r7, #15]
 8005e40:	687a      	ldr	r2, [r7, #4]
 8005e42:	211a      	movs	r1, #26
 8005e44:	fb01 f303 	mul.w	r3, r1, r3
 8005e48:	4413      	add	r3, r2
 8005e4a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	b25b      	sxtb	r3, r3
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	da16      	bge.n	8005e84 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005e56:	7bfb      	ldrb	r3, [r7, #15]
 8005e58:	687a      	ldr	r2, [r7, #4]
 8005e5a:	211a      	movs	r1, #26
 8005e5c:	fb01 f303 	mul.w	r3, r1, r3
 8005e60:	4413      	add	r3, r2
 8005e62:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005e66:	781a      	ldrb	r2, [r3, #0]
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005e6c:	7bfb      	ldrb	r3, [r7, #15]
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	211a      	movs	r1, #26
 8005e72:	fb01 f303 	mul.w	r3, r1, r3
 8005e76:	4413      	add	r3, r2
 8005e78:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005e7c:	881a      	ldrh	r2, [r3, #0]
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	835a      	strh	r2, [r3, #26]
 8005e82:	e015      	b.n	8005eb0 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005e84:	7bfb      	ldrb	r3, [r7, #15]
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	211a      	movs	r1, #26
 8005e8a:	fb01 f303 	mul.w	r3, r1, r3
 8005e8e:	4413      	add	r3, r2
 8005e90:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005e94:	781a      	ldrb	r2, [r3, #0]
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005e9a:	7bfb      	ldrb	r3, [r7, #15]
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	211a      	movs	r1, #26
 8005ea0:	fb01 f303 	mul.w	r3, r1, r3
 8005ea4:	4413      	add	r3, r2
 8005ea6:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005eaa:	881a      	ldrh	r2, [r3, #0]
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8005eb0:	7bfb      	ldrb	r3, [r7, #15]
 8005eb2:	687a      	ldr	r2, [r7, #4]
 8005eb4:	211a      	movs	r1, #26
 8005eb6:	fb01 f303 	mul.w	r3, r1, r3
 8005eba:	4413      	add	r3, r2
 8005ebc:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005ec0:	781b      	ldrb	r3, [r3, #0]
 8005ec2:	b25b      	sxtb	r3, r3
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	da16      	bge.n	8005ef6 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005ec8:	7bfb      	ldrb	r3, [r7, #15]
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	211a      	movs	r1, #26
 8005ece:	fb01 f303 	mul.w	r3, r1, r3
 8005ed2:	4413      	add	r3, r2
 8005ed4:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005ed8:	781a      	ldrb	r2, [r3, #0]
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005ede:	7bfb      	ldrb	r3, [r7, #15]
 8005ee0:	687a      	ldr	r2, [r7, #4]
 8005ee2:	211a      	movs	r1, #26
 8005ee4:	fb01 f303 	mul.w	r3, r1, r3
 8005ee8:	4413      	add	r3, r2
 8005eea:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005eee:	881a      	ldrh	r2, [r3, #0]
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	835a      	strh	r2, [r3, #26]
 8005ef4:	e015      	b.n	8005f22 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005ef6:	7bfb      	ldrb	r3, [r7, #15]
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	211a      	movs	r1, #26
 8005efc:	fb01 f303 	mul.w	r3, r1, r3
 8005f00:	4413      	add	r3, r2
 8005f02:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005f06:	781a      	ldrb	r2, [r3, #0]
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005f0c:	7bfb      	ldrb	r3, [r7, #15]
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	211a      	movs	r1, #26
 8005f12:	fb01 f303 	mul.w	r3, r1, r3
 8005f16:	4413      	add	r3, r2
 8005f18:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005f1c:	881a      	ldrh	r2, [r3, #0]
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	7b9b      	ldrb	r3, [r3, #14]
 8005f26:	4619      	mov	r1, r3
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f001 fe84 	bl	8007c36 <USBH_AllocPipe>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	461a      	mov	r2, r3
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	7bdb      	ldrb	r3, [r3, #15]
 8005f3a:	4619      	mov	r1, r3
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f001 fe7a 	bl	8007c36 <USBH_AllocPipe>
 8005f42:	4603      	mov	r3, r0
 8005f44:	461a      	mov	r2, r3
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	7b59      	ldrb	r1, [r3, #13]
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	7b98      	ldrb	r0, [r3, #14]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005f5e:	68ba      	ldr	r2, [r7, #8]
 8005f60:	8b12      	ldrh	r2, [r2, #24]
 8005f62:	9202      	str	r2, [sp, #8]
 8005f64:	2202      	movs	r2, #2
 8005f66:	9201      	str	r2, [sp, #4]
 8005f68:	9300      	str	r3, [sp, #0]
 8005f6a:	4623      	mov	r3, r4
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f001 fe32 	bl	8007bd8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	7b19      	ldrb	r1, [r3, #12]
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	7bd8      	ldrb	r0, [r3, #15]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005f88:	68ba      	ldr	r2, [r7, #8]
 8005f8a:	8b52      	ldrh	r2, [r2, #26]
 8005f8c:	9202      	str	r2, [sp, #8]
 8005f8e:	2202      	movs	r2, #2
 8005f90:	9201      	str	r2, [sp, #4]
 8005f92:	9300      	str	r3, [sp, #0]
 8005f94:	4623      	mov	r3, r4
 8005f96:	4602      	mov	r2, r0
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f001 fe1d 	bl	8007bd8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	7b5b      	ldrb	r3, [r3, #13]
 8005faa:	2200      	movs	r2, #0
 8005fac:	4619      	mov	r1, r3
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f002 f928 	bl	8008204 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	7b1b      	ldrb	r3, [r3, #12]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	4619      	mov	r1, r3
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f002 f921 	bl	8008204 <USBH_LL_SetToggle>

  return USBH_OK;
 8005fc2:	2300      	movs	r3, #0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3714      	adds	r7, #20
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd90      	pop	{r4, r7, pc}

08005fcc <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b084      	sub	sp, #16
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005fda:	69db      	ldr	r3, [r3, #28]
 8005fdc:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	781b      	ldrb	r3, [r3, #0]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d00e      	beq.n	8006004 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	781b      	ldrb	r3, [r3, #0]
 8005fea:	4619      	mov	r1, r3
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f001 fe12 	bl	8007c16 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	781b      	ldrb	r3, [r3, #0]
 8005ff6:	4619      	mov	r1, r3
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f001 fe3d 	bl	8007c78 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2200      	movs	r2, #0
 8006002:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	7b1b      	ldrb	r3, [r3, #12]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00e      	beq.n	800602a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	7b1b      	ldrb	r3, [r3, #12]
 8006010:	4619      	mov	r1, r3
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f001 fdff 	bl	8007c16 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	7b1b      	ldrb	r3, [r3, #12]
 800601c:	4619      	mov	r1, r3
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f001 fe2a 	bl	8007c78 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2200      	movs	r2, #0
 8006028:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	7b5b      	ldrb	r3, [r3, #13]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00e      	beq.n	8006050 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	7b5b      	ldrb	r3, [r3, #13]
 8006036:	4619      	mov	r1, r3
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f001 fdec 	bl	8007c16 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	7b5b      	ldrb	r3, [r3, #13]
 8006042:	4619      	mov	r1, r3
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f001 fe17 	bl	8007c78 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006056:	69db      	ldr	r3, [r3, #28]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d00b      	beq.n	8006074 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006062:	69db      	ldr	r3, [r3, #28]
 8006064:	4618      	mov	r0, r3
 8006066:	f002 f983 	bl	8008370 <free>
    phost->pActiveClass->pData = 0U;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006070:	2200      	movs	r2, #0
 8006072:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3710      	adds	r7, #16
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}

0800607e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800607e:	b580      	push	{r7, lr}
 8006080:	b084      	sub	sp, #16
 8006082:	af00      	add	r7, sp, #0
 8006084:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800608c:	69db      	ldr	r3, [r3, #28]
 800608e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	3340      	adds	r3, #64	; 0x40
 8006094:	4619      	mov	r1, r3
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f000 f8b1 	bl	80061fe <GetLineCoding>
 800609c:	4603      	mov	r3, r0
 800609e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80060a0:	7afb      	ldrb	r3, [r7, #11]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d105      	bne.n	80060b2 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80060ac:	2102      	movs	r1, #2
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80060b2:	7afb      	ldrb	r3, [r7, #11]
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3710      	adds	r7, #16
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}

080060bc <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b084      	sub	sp, #16
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80060c4:	2301      	movs	r3, #1
 80060c6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80060c8:	2300      	movs	r3, #0
 80060ca:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80060d2:	69db      	ldr	r3, [r3, #28]
 80060d4:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80060dc:	2b04      	cmp	r3, #4
 80060de:	d877      	bhi.n	80061d0 <USBH_CDC_Process+0x114>
 80060e0:	a201      	add	r2, pc, #4	; (adr r2, 80060e8 <USBH_CDC_Process+0x2c>)
 80060e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e6:	bf00      	nop
 80060e8:	080060fd 	.word	0x080060fd
 80060ec:	08006103 	.word	0x08006103
 80060f0:	08006133 	.word	0x08006133
 80060f4:	080061a7 	.word	0x080061a7
 80060f8:	080061b5 	.word	0x080061b5
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80060fc:	2300      	movs	r3, #0
 80060fe:	73fb      	strb	r3, [r7, #15]
      break;
 8006100:	e06d      	b.n	80061de <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006106:	4619      	mov	r1, r3
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f000 f897 	bl	800623c <SetLineCoding>
 800610e:	4603      	mov	r3, r0
 8006110:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006112:	7bbb      	ldrb	r3, [r7, #14]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d104      	bne.n	8006122 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	2202      	movs	r2, #2
 800611c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006120:	e058      	b.n	80061d4 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006122:	7bbb      	ldrb	r3, [r7, #14]
 8006124:	2b01      	cmp	r3, #1
 8006126:	d055      	beq.n	80061d4 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	2204      	movs	r2, #4
 800612c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006130:	e050      	b.n	80061d4 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	3340      	adds	r3, #64	; 0x40
 8006136:	4619      	mov	r1, r3
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f000 f860 	bl	80061fe <GetLineCoding>
 800613e:	4603      	mov	r3, r0
 8006140:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006142:	7bbb      	ldrb	r3, [r7, #14]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d126      	bne.n	8006196 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	2200      	movs	r2, #0
 800614c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800615a:	791b      	ldrb	r3, [r3, #4]
 800615c:	429a      	cmp	r2, r3
 800615e:	d13b      	bne.n	80061d8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800616a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800616c:	429a      	cmp	r2, r3
 800616e:	d133      	bne.n	80061d8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800617a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800617c:	429a      	cmp	r2, r3
 800617e:	d12b      	bne.n	80061d8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006188:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800618a:	429a      	cmp	r2, r3
 800618c:	d124      	bne.n	80061d8 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 f958 	bl	8006444 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006194:	e020      	b.n	80061d8 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006196:	7bbb      	ldrb	r3, [r7, #14]
 8006198:	2b01      	cmp	r3, #1
 800619a:	d01d      	beq.n	80061d8 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	2204      	movs	r2, #4
 80061a0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80061a4:	e018      	b.n	80061d8 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f000 f867 	bl	800627a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f000 f8da 	bl	8006366 <CDC_ProcessReception>
      break;
 80061b2:	e014      	b.n	80061de <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80061b4:	2100      	movs	r1, #0
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f000 ffef 	bl	800719a <USBH_ClrFeature>
 80061bc:	4603      	mov	r3, r0
 80061be:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80061c0:	7bbb      	ldrb	r3, [r7, #14]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d10a      	bne.n	80061dc <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	2200      	movs	r2, #0
 80061ca:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 80061ce:	e005      	b.n	80061dc <USBH_CDC_Process+0x120>

    default:
      break;
 80061d0:	bf00      	nop
 80061d2:	e004      	b.n	80061de <USBH_CDC_Process+0x122>
      break;
 80061d4:	bf00      	nop
 80061d6:	e002      	b.n	80061de <USBH_CDC_Process+0x122>
      break;
 80061d8:	bf00      	nop
 80061da:	e000      	b.n	80061de <USBH_CDC_Process+0x122>
      break;
 80061dc:	bf00      	nop

  }

  return status;
 80061de:	7bfb      	ldrb	r3, [r7, #15]
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3710      	adds	r7, #16
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}

080061e8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	370c      	adds	r7, #12
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr

080061fe <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80061fe:	b580      	push	{r7, lr}
 8006200:	b082      	sub	sp, #8
 8006202:	af00      	add	r7, sp, #0
 8006204:	6078      	str	r0, [r7, #4]
 8006206:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	22a1      	movs	r2, #161	; 0xa1
 800620c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2221      	movs	r2, #33	; 0x21
 8006212:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2200      	movs	r2, #0
 8006218:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2200      	movs	r2, #0
 800621e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2207      	movs	r2, #7
 8006224:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	2207      	movs	r2, #7
 800622a:	4619      	mov	r1, r3
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f001 fa81 	bl	8007734 <USBH_CtlReq>
 8006232:	4603      	mov	r3, r0
}
 8006234:	4618      	mov	r0, r3
 8006236:	3708      	adds	r7, #8
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b082      	sub	sp, #8
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2221      	movs	r2, #33	; 0x21
 800624a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2220      	movs	r2, #32
 8006250:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2200      	movs	r2, #0
 8006256:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2200      	movs	r2, #0
 800625c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2207      	movs	r2, #7
 8006262:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	2207      	movs	r2, #7
 8006268:	4619      	mov	r1, r3
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f001 fa62 	bl	8007734 <USBH_CtlReq>
 8006270:	4603      	mov	r3, r0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3708      	adds	r7, #8
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}

0800627a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800627a:	b580      	push	{r7, lr}
 800627c:	b086      	sub	sp, #24
 800627e:	af02      	add	r7, sp, #8
 8006280:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006288:	69db      	ldr	r3, [r3, #28]
 800628a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800628c:	2300      	movs	r3, #0
 800628e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8006296:	2b01      	cmp	r3, #1
 8006298:	d002      	beq.n	80062a0 <CDC_ProcessTransmission+0x26>
 800629a:	2b02      	cmp	r3, #2
 800629c:	d023      	beq.n	80062e6 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800629e:	e05e      	b.n	800635e <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	8b12      	ldrh	r2, [r2, #24]
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d90b      	bls.n	80062c4 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	69d9      	ldr	r1, [r3, #28]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	8b1a      	ldrh	r2, [r3, #24]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	7b5b      	ldrb	r3, [r3, #13]
 80062b8:	2001      	movs	r0, #1
 80062ba:	9000      	str	r0, [sp, #0]
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f001 fc48 	bl	8007b52 <USBH_BulkSendData>
 80062c2:	e00b      	b.n	80062dc <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 80062cc:	b29a      	uxth	r2, r3
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	7b5b      	ldrb	r3, [r3, #13]
 80062d2:	2001      	movs	r0, #1
 80062d4:	9000      	str	r0, [sp, #0]
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f001 fc3b 	bl	8007b52 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2202      	movs	r2, #2
 80062e0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80062e4:	e03b      	b.n	800635e <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	7b5b      	ldrb	r3, [r3, #13]
 80062ea:	4619      	mov	r1, r3
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f001 ff5f 	bl	80081b0 <USBH_LL_GetURBState>
 80062f2:	4603      	mov	r3, r0
 80062f4:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80062f6:	7afb      	ldrb	r3, [r7, #11]
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d128      	bne.n	800634e <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006300:	68fa      	ldr	r2, [r7, #12]
 8006302:	8b12      	ldrh	r2, [r2, #24]
 8006304:	4293      	cmp	r3, r2
 8006306:	d90e      	bls.n	8006326 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800630c:	68fa      	ldr	r2, [r7, #12]
 800630e:	8b12      	ldrh	r2, [r2, #24]
 8006310:	1a9a      	subs	r2, r3, r2
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	69db      	ldr	r3, [r3, #28]
 800631a:	68fa      	ldr	r2, [r7, #12]
 800631c:	8b12      	ldrh	r2, [r2, #24]
 800631e:	441a      	add	r2, r3
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	61da      	str	r2, [r3, #28]
 8006324:	e002      	b.n	800632c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2200      	movs	r2, #0
 800632a:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006330:	2b00      	cmp	r3, #0
 8006332:	d004      	beq.n	800633e <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2201      	movs	r2, #1
 8006338:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800633c:	e00e      	b.n	800635c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 f868 	bl	800641c <USBH_CDC_TransmitCallback>
      break;
 800634c:	e006      	b.n	800635c <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800634e:	7afb      	ldrb	r3, [r7, #11]
 8006350:	2b02      	cmp	r3, #2
 8006352:	d103      	bne.n	800635c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2201      	movs	r2, #1
 8006358:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800635c:	bf00      	nop
  }
}
 800635e:	bf00      	nop
 8006360:	3710      	adds	r7, #16
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}

08006366 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006366:	b580      	push	{r7, lr}
 8006368:	b086      	sub	sp, #24
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006374:	69db      	ldr	r3, [r3, #28]
 8006376:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006378:	2300      	movs	r3, #0
 800637a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8006382:	2b03      	cmp	r3, #3
 8006384:	d002      	beq.n	800638c <CDC_ProcessReception+0x26>
 8006386:	2b04      	cmp	r3, #4
 8006388:	d00e      	beq.n	80063a8 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800638a:	e043      	b.n	8006414 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	6a19      	ldr	r1, [r3, #32]
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	8b5a      	ldrh	r2, [r3, #26]
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	7b1b      	ldrb	r3, [r3, #12]
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f001 fbff 	bl	8007b9c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	2204      	movs	r2, #4
 80063a2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80063a6:	e035      	b.n	8006414 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	7b1b      	ldrb	r3, [r3, #12]
 80063ac:	4619      	mov	r1, r3
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f001 fefe 	bl	80081b0 <USBH_LL_GetURBState>
 80063b4:	4603      	mov	r3, r0
 80063b6:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80063b8:	7cfb      	ldrb	r3, [r7, #19]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d129      	bne.n	8006412 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	7b1b      	ldrb	r3, [r3, #12]
 80063c2:	4619      	mov	r1, r3
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f001 fe61 	bl	800808c <USBH_LL_GetLastXferSize>
 80063ca:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063d0:	68fa      	ldr	r2, [r7, #12]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d016      	beq.n	8006404 <CDC_ProcessReception+0x9e>
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	8b5b      	ldrh	r3, [r3, #26]
 80063da:	461a      	mov	r2, r3
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	4293      	cmp	r3, r2
 80063e0:	d910      	bls.n	8006404 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	1ad2      	subs	r2, r2, r3
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	6a1a      	ldr	r2, [r3, #32]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	441a      	add	r2, r3
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	2203      	movs	r2, #3
 80063fe:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006402:	e006      	b.n	8006412 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	2200      	movs	r2, #0
 8006408:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f000 f80f 	bl	8006430 <USBH_CDC_ReceiveCallback>
      break;
 8006412:	bf00      	nop
  }
}
 8006414:	bf00      	nop
 8006416:	3718      	adds	r7, #24
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}

0800641c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800641c:	b480      	push	{r7}
 800641e:	b083      	sub	sp, #12
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006424:	bf00      	nop
 8006426:	370c      	adds	r7, #12
 8006428:	46bd      	mov	sp, r7
 800642a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642e:	4770      	bx	lr

08006430 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006430:	b480      	push	{r7}
 8006432:	b083      	sub	sp, #12
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006438:	bf00      	nop
 800643a:	370c      	adds	r7, #12
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr

08006444 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006444:	b480      	push	{r7}
 8006446:	b083      	sub	sp, #12
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800644c:	bf00      	nop
 800644e:	370c      	adds	r7, #12
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr

08006458 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b084      	sub	sp, #16
 800645c:	af00      	add	r7, sp, #0
 800645e:	60f8      	str	r0, [r7, #12]
 8006460:	60b9      	str	r1, [r7, #8]
 8006462:	4613      	mov	r3, r2
 8006464:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d101      	bne.n	8006470 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800646c:	2302      	movs	r3, #2
 800646e:	e029      	b.n	80064c4 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	79fa      	ldrb	r2, [r7, #7]
 8006474:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2200      	movs	r2, #0
 800647c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2200      	movs	r2, #0
 8006484:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8006488:	68f8      	ldr	r0, [r7, #12]
 800648a:	f000 f81f 	bl	80064cc <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2200      	movs	r2, #0
 800649a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2200      	movs	r2, #0
 80064aa:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d003      	beq.n	80064bc <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	68ba      	ldr	r2, [r7, #8]
 80064b8:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80064bc:	68f8      	ldr	r0, [r7, #12]
 80064be:	f001 fd31 	bl	8007f24 <USBH_LL_Init>

  return USBH_OK;
 80064c2:	2300      	movs	r3, #0
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3710      	adds	r7, #16
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b085      	sub	sp, #20
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80064d4:	2300      	movs	r3, #0
 80064d6:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80064d8:	2300      	movs	r3, #0
 80064da:	60fb      	str	r3, [r7, #12]
 80064dc:	e009      	b.n	80064f2 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	33e0      	adds	r3, #224	; 0xe0
 80064e4:	009b      	lsls	r3, r3, #2
 80064e6:	4413      	add	r3, r2
 80064e8:	2200      	movs	r2, #0
 80064ea:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	3301      	adds	r3, #1
 80064f0:	60fb      	str	r3, [r7, #12]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2b0f      	cmp	r3, #15
 80064f6:	d9f2      	bls.n	80064de <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80064f8:	2300      	movs	r3, #0
 80064fa:	60fb      	str	r3, [r7, #12]
 80064fc:	e009      	b.n	8006512 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80064fe:	687a      	ldr	r2, [r7, #4]
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	4413      	add	r3, r2
 8006504:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006508:	2200      	movs	r2, #0
 800650a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	3301      	adds	r3, #1
 8006510:	60fb      	str	r3, [r7, #12]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006518:	d3f1      	bcc.n	80064fe <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2200      	movs	r2, #0
 8006524:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2201      	movs	r2, #1
 800652a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2200      	movs	r2, #0
 8006530:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2240      	movs	r2, #64	; 0x40
 800653e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2201      	movs	r2, #1
 8006552:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2200      	movs	r2, #0
 800655a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8006566:	2300      	movs	r3, #0
}
 8006568:	4618      	mov	r0, r3
 800656a:	3714      	adds	r7, #20
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006574:	b480      	push	{r7}
 8006576:	b085      	sub	sp, #20
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
 800657c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800657e:	2300      	movs	r3, #0
 8006580:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d016      	beq.n	80065b6 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800658e:	2b00      	cmp	r3, #0
 8006590:	d10e      	bne.n	80065b0 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006598:	1c59      	adds	r1, r3, #1
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 80065a0:	687a      	ldr	r2, [r7, #4]
 80065a2:	33de      	adds	r3, #222	; 0xde
 80065a4:	6839      	ldr	r1, [r7, #0]
 80065a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80065aa:	2300      	movs	r3, #0
 80065ac:	73fb      	strb	r3, [r7, #15]
 80065ae:	e004      	b.n	80065ba <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80065b0:	2302      	movs	r3, #2
 80065b2:	73fb      	strb	r3, [r7, #15]
 80065b4:	e001      	b.n	80065ba <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80065b6:	2302      	movs	r3, #2
 80065b8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80065ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3714      	adds	r7, #20
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b085      	sub	sp, #20
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	460b      	mov	r3, r1
 80065d2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80065d4:	2300      	movs	r3, #0
 80065d6:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80065de:	78fa      	ldrb	r2, [r7, #3]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d204      	bcs.n	80065ee <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	78fa      	ldrb	r2, [r7, #3]
 80065e8:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80065ec:	e001      	b.n	80065f2 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80065ee:	2302      	movs	r3, #2
 80065f0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80065f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	3714      	adds	r7, #20
 80065f8:	46bd      	mov	sp, r7
 80065fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fe:	4770      	bx	lr

08006600 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006600:	b480      	push	{r7}
 8006602:	b087      	sub	sp, #28
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	4608      	mov	r0, r1
 800660a:	4611      	mov	r1, r2
 800660c:	461a      	mov	r2, r3
 800660e:	4603      	mov	r3, r0
 8006610:	70fb      	strb	r3, [r7, #3]
 8006612:	460b      	mov	r3, r1
 8006614:	70bb      	strb	r3, [r7, #2]
 8006616:	4613      	mov	r3, r2
 8006618:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800661a:	2300      	movs	r3, #0
 800661c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800661e:	2300      	movs	r3, #0
 8006620:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006628:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800662a:	e025      	b.n	8006678 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800662c:	7dfb      	ldrb	r3, [r7, #23]
 800662e:	221a      	movs	r2, #26
 8006630:	fb02 f303 	mul.w	r3, r2, r3
 8006634:	3308      	adds	r3, #8
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	4413      	add	r3, r2
 800663a:	3302      	adds	r3, #2
 800663c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	795b      	ldrb	r3, [r3, #5]
 8006642:	78fa      	ldrb	r2, [r7, #3]
 8006644:	429a      	cmp	r2, r3
 8006646:	d002      	beq.n	800664e <USBH_FindInterface+0x4e>
 8006648:	78fb      	ldrb	r3, [r7, #3]
 800664a:	2bff      	cmp	r3, #255	; 0xff
 800664c:	d111      	bne.n	8006672 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006652:	78ba      	ldrb	r2, [r7, #2]
 8006654:	429a      	cmp	r2, r3
 8006656:	d002      	beq.n	800665e <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006658:	78bb      	ldrb	r3, [r7, #2]
 800665a:	2bff      	cmp	r3, #255	; 0xff
 800665c:	d109      	bne.n	8006672 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006662:	787a      	ldrb	r2, [r7, #1]
 8006664:	429a      	cmp	r2, r3
 8006666:	d002      	beq.n	800666e <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006668:	787b      	ldrb	r3, [r7, #1]
 800666a:	2bff      	cmp	r3, #255	; 0xff
 800666c:	d101      	bne.n	8006672 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800666e:	7dfb      	ldrb	r3, [r7, #23]
 8006670:	e006      	b.n	8006680 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006672:	7dfb      	ldrb	r3, [r7, #23]
 8006674:	3301      	adds	r3, #1
 8006676:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006678:	7dfb      	ldrb	r3, [r7, #23]
 800667a:	2b01      	cmp	r3, #1
 800667c:	d9d6      	bls.n	800662c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800667e:	23ff      	movs	r3, #255	; 0xff
}
 8006680:	4618      	mov	r0, r3
 8006682:	371c      	adds	r7, #28
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr

0800668c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b082      	sub	sp, #8
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f001 fc81 	bl	8007f9c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800669a:	2101      	movs	r1, #1
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	f001 fd9a 	bl	80081d6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80066a2:	2300      	movs	r3, #0
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3708      	adds	r7, #8
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}

080066ac <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b088      	sub	sp, #32
 80066b0:	af04      	add	r7, sp, #16
 80066b2:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80066b4:	2302      	movs	r3, #2
 80066b6:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80066b8:	2300      	movs	r3, #0
 80066ba:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	d102      	bne.n	80066ce <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2203      	movs	r2, #3
 80066cc:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	781b      	ldrb	r3, [r3, #0]
 80066d2:	b2db      	uxtb	r3, r3
 80066d4:	2b0b      	cmp	r3, #11
 80066d6:	f200 81be 	bhi.w	8006a56 <USBH_Process+0x3aa>
 80066da:	a201      	add	r2, pc, #4	; (adr r2, 80066e0 <USBH_Process+0x34>)
 80066dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e0:	08006711 	.word	0x08006711
 80066e4:	08006743 	.word	0x08006743
 80066e8:	080067ab 	.word	0x080067ab
 80066ec:	080069f1 	.word	0x080069f1
 80066f0:	08006a57 	.word	0x08006a57
 80066f4:	0800684f 	.word	0x0800684f
 80066f8:	08006997 	.word	0x08006997
 80066fc:	08006885 	.word	0x08006885
 8006700:	080068a5 	.word	0x080068a5
 8006704:	080068c5 	.word	0x080068c5
 8006708:	08006909 	.word	0x08006909
 800670c:	080069d9 	.word	0x080069d9
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8006716:	b2db      	uxtb	r3, r3
 8006718:	2b00      	cmp	r3, #0
 800671a:	f000 819e 	beq.w	8006a5a <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2201      	movs	r2, #1
 8006722:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006724:	20c8      	movs	r0, #200	; 0xc8
 8006726:	f001 fd9d 	bl	8008264 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f001 fc93 	bl	8008056 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2200      	movs	r2, #0
 8006734:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006740:	e18b      	b.n	8006a5a <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8006748:	2b01      	cmp	r3, #1
 800674a:	d107      	bne.n	800675c <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2200      	movs	r2, #0
 8006750:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2202      	movs	r2, #2
 8006758:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800675a:	e18d      	b.n	8006a78 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006762:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006766:	d914      	bls.n	8006792 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800676e:	3301      	adds	r3, #1
 8006770:	b2da      	uxtb	r2, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800677e:	2b03      	cmp	r3, #3
 8006780:	d903      	bls.n	800678a <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	220d      	movs	r2, #13
 8006786:	701a      	strb	r2, [r3, #0]
      break;
 8006788:	e176      	b.n	8006a78 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2200      	movs	r2, #0
 800678e:	701a      	strb	r2, [r3, #0]
      break;
 8006790:	e172      	b.n	8006a78 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006798:	f103 020a 	add.w	r2, r3, #10
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 80067a2:	200a      	movs	r0, #10
 80067a4:	f001 fd5e 	bl	8008264 <USBH_Delay>
      break;
 80067a8:	e166      	b.n	8006a78 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d005      	beq.n	80067c0 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80067ba:	2104      	movs	r1, #4
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80067c0:	2064      	movs	r0, #100	; 0x64
 80067c2:	f001 fd4f 	bl	8008264 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f001 fc1e 	bl	8008008 <USBH_LL_GetSpeed>
 80067cc:	4603      	mov	r3, r0
 80067ce:	461a      	mov	r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2205      	movs	r2, #5
 80067da:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80067dc:	2100      	movs	r1, #0
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f001 fa29 	bl	8007c36 <USBH_AllocPipe>
 80067e4:	4603      	mov	r3, r0
 80067e6:	461a      	mov	r2, r3
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80067ec:	2180      	movs	r1, #128	; 0x80
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f001 fa21 	bl	8007c36 <USBH_AllocPipe>
 80067f4:	4603      	mov	r3, r0
 80067f6:	461a      	mov	r2, r3
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	7919      	ldrb	r1, [r3, #4]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800680c:	687a      	ldr	r2, [r7, #4]
 800680e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006810:	b292      	uxth	r2, r2
 8006812:	9202      	str	r2, [sp, #8]
 8006814:	2200      	movs	r2, #0
 8006816:	9201      	str	r2, [sp, #4]
 8006818:	9300      	str	r3, [sp, #0]
 800681a:	4603      	mov	r3, r0
 800681c:	2280      	movs	r2, #128	; 0x80
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f001 f9da 	bl	8007bd8 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	7959      	ldrb	r1, [r3, #5]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006838:	b292      	uxth	r2, r2
 800683a:	9202      	str	r2, [sp, #8]
 800683c:	2200      	movs	r2, #0
 800683e:	9201      	str	r2, [sp, #4]
 8006840:	9300      	str	r3, [sp, #0]
 8006842:	4603      	mov	r3, r0
 8006844:	2200      	movs	r2, #0
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f001 f9c6 	bl	8007bd8 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800684c:	e114      	b.n	8006a78 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f000 f918 	bl	8006a84 <USBH_HandleEnum>
 8006854:	4603      	mov	r3, r0
 8006856:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006858:	7bbb      	ldrb	r3, [r7, #14]
 800685a:	b2db      	uxtb	r3, r3
 800685c:	2b00      	cmp	r3, #0
 800685e:	f040 80fe 	bne.w	8006a5e <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006870:	2b01      	cmp	r3, #1
 8006872:	d103      	bne.n	800687c <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2208      	movs	r2, #8
 8006878:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800687a:	e0f0      	b.n	8006a5e <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2207      	movs	r2, #7
 8006880:	701a      	strb	r2, [r3, #0]
      break;
 8006882:	e0ec      	b.n	8006a5e <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800688a:	2b00      	cmp	r3, #0
 800688c:	f000 80e9 	beq.w	8006a62 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006896:	2101      	movs	r1, #1
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2208      	movs	r2, #8
 80068a0:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 80068a2:	e0de      	b.n	8006a62 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	4619      	mov	r1, r3
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f000 fc2c 	bl	800710c <USBH_SetCfg>
 80068b4:	4603      	mov	r3, r0
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	f040 80d5 	bne.w	8006a66 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2209      	movs	r2, #9
 80068c0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80068c2:	e0d0      	b.n	8006a66 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80068ca:	f003 0320 	and.w	r3, r3, #32
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d016      	beq.n	8006900 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80068d2:	2101      	movs	r1, #1
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 fc3c 	bl	8007152 <USBH_SetFeature>
 80068da:	4603      	mov	r3, r0
 80068dc:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80068de:	7bbb      	ldrb	r3, [r7, #14]
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d103      	bne.n	80068ee <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	220a      	movs	r2, #10
 80068ea:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80068ec:	e0bd      	b.n	8006a6a <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 80068ee:	7bbb      	ldrb	r3, [r7, #14]
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	2b03      	cmp	r3, #3
 80068f4:	f040 80b9 	bne.w	8006a6a <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	220a      	movs	r2, #10
 80068fc:	701a      	strb	r2, [r3, #0]
      break;
 80068fe:	e0b4      	b.n	8006a6a <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	220a      	movs	r2, #10
 8006904:	701a      	strb	r2, [r3, #0]
      break;
 8006906:	e0b0      	b.n	8006a6a <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800690e:	2b00      	cmp	r3, #0
 8006910:	f000 80ad 	beq.w	8006a6e <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2200      	movs	r2, #0
 8006918:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800691c:	2300      	movs	r3, #0
 800691e:	73fb      	strb	r3, [r7, #15]
 8006920:	e016      	b.n	8006950 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006922:	7bfa      	ldrb	r2, [r7, #15]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	32de      	adds	r2, #222	; 0xde
 8006928:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800692c:	791a      	ldrb	r2, [r3, #4]
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8006934:	429a      	cmp	r2, r3
 8006936:	d108      	bne.n	800694a <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8006938:	7bfa      	ldrb	r2, [r7, #15]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	32de      	adds	r2, #222	; 0xde
 800693e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8006948:	e005      	b.n	8006956 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800694a:	7bfb      	ldrb	r3, [r7, #15]
 800694c:	3301      	adds	r3, #1
 800694e:	73fb      	strb	r3, [r7, #15]
 8006950:	7bfb      	ldrb	r3, [r7, #15]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d0e5      	beq.n	8006922 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800695c:	2b00      	cmp	r3, #0
 800695e:	d016      	beq.n	800698e <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006966:	689b      	ldr	r3, [r3, #8]
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	4798      	blx	r3
 800696c:	4603      	mov	r3, r0
 800696e:	2b00      	cmp	r3, #0
 8006970:	d109      	bne.n	8006986 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2206      	movs	r2, #6
 8006976:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800697e:	2103      	movs	r1, #3
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006984:	e073      	b.n	8006a6e <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	220d      	movs	r2, #13
 800698a:	701a      	strb	r2, [r3, #0]
      break;
 800698c:	e06f      	b.n	8006a6e <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	220d      	movs	r2, #13
 8006992:	701a      	strb	r2, [r3, #0]
      break;
 8006994:	e06b      	b.n	8006a6e <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800699c:	2b00      	cmp	r3, #0
 800699e:	d017      	beq.n	80069d0 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	4798      	blx	r3
 80069ac:	4603      	mov	r3, r0
 80069ae:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80069b0:	7bbb      	ldrb	r3, [r7, #14]
 80069b2:	b2db      	uxtb	r3, r3
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d103      	bne.n	80069c0 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	220b      	movs	r2, #11
 80069bc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80069be:	e058      	b.n	8006a72 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 80069c0:	7bbb      	ldrb	r3, [r7, #14]
 80069c2:	b2db      	uxtb	r3, r3
 80069c4:	2b02      	cmp	r3, #2
 80069c6:	d154      	bne.n	8006a72 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	220d      	movs	r2, #13
 80069cc:	701a      	strb	r2, [r3, #0]
      break;
 80069ce:	e050      	b.n	8006a72 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	220d      	movs	r2, #13
 80069d4:	701a      	strb	r2, [r3, #0]
      break;
 80069d6:	e04c      	b.n	8006a72 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d049      	beq.n	8006a76 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80069e8:	695b      	ldr	r3, [r3, #20]
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	4798      	blx	r3
      }
      break;
 80069ee:	e042      	b.n	8006a76 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2200      	movs	r2, #0
 80069f4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f7ff fd67 	bl	80064cc <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d009      	beq.n	8006a1c <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a0e:	68db      	ldr	r3, [r3, #12]
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d005      	beq.n	8006a32 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006a2c:	2105      	movs	r1, #5
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8006a38:	b2db      	uxtb	r3, r3
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d107      	bne.n	8006a4e <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f7ff fe20 	bl	800668c <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006a4c:	e014      	b.n	8006a78 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f001 faa4 	bl	8007f9c <USBH_LL_Start>
      break;
 8006a54:	e010      	b.n	8006a78 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 8006a56:	bf00      	nop
 8006a58:	e00e      	b.n	8006a78 <USBH_Process+0x3cc>
      break;
 8006a5a:	bf00      	nop
 8006a5c:	e00c      	b.n	8006a78 <USBH_Process+0x3cc>
      break;
 8006a5e:	bf00      	nop
 8006a60:	e00a      	b.n	8006a78 <USBH_Process+0x3cc>
    break;
 8006a62:	bf00      	nop
 8006a64:	e008      	b.n	8006a78 <USBH_Process+0x3cc>
      break;
 8006a66:	bf00      	nop
 8006a68:	e006      	b.n	8006a78 <USBH_Process+0x3cc>
      break;
 8006a6a:	bf00      	nop
 8006a6c:	e004      	b.n	8006a78 <USBH_Process+0x3cc>
      break;
 8006a6e:	bf00      	nop
 8006a70:	e002      	b.n	8006a78 <USBH_Process+0x3cc>
      break;
 8006a72:	bf00      	nop
 8006a74:	e000      	b.n	8006a78 <USBH_Process+0x3cc>
      break;
 8006a76:	bf00      	nop
  }
  return USBH_OK;
 8006a78:	2300      	movs	r3, #0
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3710      	adds	r7, #16
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
 8006a82:	bf00      	nop

08006a84 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b088      	sub	sp, #32
 8006a88:	af04      	add	r7, sp, #16
 8006a8a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006a90:	2301      	movs	r3, #1
 8006a92:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	785b      	ldrb	r3, [r3, #1]
 8006a98:	2b07      	cmp	r3, #7
 8006a9a:	f200 81c1 	bhi.w	8006e20 <USBH_HandleEnum+0x39c>
 8006a9e:	a201      	add	r2, pc, #4	; (adr r2, 8006aa4 <USBH_HandleEnum+0x20>)
 8006aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aa4:	08006ac5 	.word	0x08006ac5
 8006aa8:	08006b83 	.word	0x08006b83
 8006aac:	08006bed 	.word	0x08006bed
 8006ab0:	08006c7b 	.word	0x08006c7b
 8006ab4:	08006ce5 	.word	0x08006ce5
 8006ab8:	08006d55 	.word	0x08006d55
 8006abc:	08006d9b 	.word	0x08006d9b
 8006ac0:	08006de1 	.word	0x08006de1
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8006ac4:	2108      	movs	r1, #8
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 fa50 	bl	8006f6c <USBH_Get_DevDesc>
 8006acc:	4603      	mov	r3, r0
 8006ace:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006ad0:	7bbb      	ldrb	r3, [r7, #14]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d130      	bne.n	8006b38 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	7919      	ldrb	r1, [r3, #4]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006af6:	687a      	ldr	r2, [r7, #4]
 8006af8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006afa:	b292      	uxth	r2, r2
 8006afc:	9202      	str	r2, [sp, #8]
 8006afe:	2200      	movs	r2, #0
 8006b00:	9201      	str	r2, [sp, #4]
 8006b02:	9300      	str	r3, [sp, #0]
 8006b04:	4603      	mov	r3, r0
 8006b06:	2280      	movs	r2, #128	; 0x80
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f001 f865 	bl	8007bd8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	7959      	ldrb	r1, [r3, #5]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006b22:	b292      	uxth	r2, r2
 8006b24:	9202      	str	r2, [sp, #8]
 8006b26:	2200      	movs	r2, #0
 8006b28:	9201      	str	r2, [sp, #4]
 8006b2a:	9300      	str	r3, [sp, #0]
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	2200      	movs	r2, #0
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f001 f851 	bl	8007bd8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006b36:	e175      	b.n	8006e24 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006b38:	7bbb      	ldrb	r3, [r7, #14]
 8006b3a:	2b03      	cmp	r3, #3
 8006b3c:	f040 8172 	bne.w	8006e24 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006b46:	3301      	adds	r3, #1
 8006b48:	b2da      	uxtb	r2, r3
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006b56:	2b03      	cmp	r3, #3
 8006b58:	d903      	bls.n	8006b62 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	220d      	movs	r2, #13
 8006b5e:	701a      	strb	r2, [r3, #0]
      break;
 8006b60:	e160      	b.n	8006e24 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	795b      	ldrb	r3, [r3, #5]
 8006b66:	4619      	mov	r1, r3
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f001 f885 	bl	8007c78 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	791b      	ldrb	r3, [r3, #4]
 8006b72:	4619      	mov	r1, r3
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f001 f87f 	bl	8007c78 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	701a      	strb	r2, [r3, #0]
      break;
 8006b80:	e150      	b.n	8006e24 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006b82:	2112      	movs	r1, #18
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f000 f9f1 	bl	8006f6c <USBH_Get_DevDesc>
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006b8e:	7bbb      	ldrb	r3, [r7, #14]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d103      	bne.n	8006b9c <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2202      	movs	r2, #2
 8006b98:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006b9a:	e145      	b.n	8006e28 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006b9c:	7bbb      	ldrb	r3, [r7, #14]
 8006b9e:	2b03      	cmp	r3, #3
 8006ba0:	f040 8142 	bne.w	8006e28 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006baa:	3301      	adds	r3, #1
 8006bac:	b2da      	uxtb	r2, r3
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006bba:	2b03      	cmp	r3, #3
 8006bbc:	d903      	bls.n	8006bc6 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	220d      	movs	r2, #13
 8006bc2:	701a      	strb	r2, [r3, #0]
      break;
 8006bc4:	e130      	b.n	8006e28 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	795b      	ldrb	r3, [r3, #5]
 8006bca:	4619      	mov	r1, r3
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f001 f853 	bl	8007c78 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	791b      	ldrb	r3, [r3, #4]
 8006bd6:	4619      	mov	r1, r3
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f001 f84d 	bl	8007c78 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2200      	movs	r2, #0
 8006be2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2200      	movs	r2, #0
 8006be8:	701a      	strb	r2, [r3, #0]
      break;
 8006bea:	e11d      	b.n	8006e28 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8006bec:	2101      	movs	r1, #1
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 fa68 	bl	80070c4 <USBH_SetAddress>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006bf8:	7bbb      	ldrb	r3, [r7, #14]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d132      	bne.n	8006c64 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8006bfe:	2002      	movs	r0, #2
 8006c00:	f001 fb30 	bl	8008264 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2203      	movs	r2, #3
 8006c10:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	7919      	ldrb	r1, [r3, #4]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006c26:	b292      	uxth	r2, r2
 8006c28:	9202      	str	r2, [sp, #8]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	9201      	str	r2, [sp, #4]
 8006c2e:	9300      	str	r3, [sp, #0]
 8006c30:	4603      	mov	r3, r0
 8006c32:	2280      	movs	r2, #128	; 0x80
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f000 ffcf 	bl	8007bd8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	7959      	ldrb	r1, [r3, #5]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006c4a:	687a      	ldr	r2, [r7, #4]
 8006c4c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006c4e:	b292      	uxth	r2, r2
 8006c50:	9202      	str	r2, [sp, #8]
 8006c52:	2200      	movs	r2, #0
 8006c54:	9201      	str	r2, [sp, #4]
 8006c56:	9300      	str	r3, [sp, #0]
 8006c58:	4603      	mov	r3, r0
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f000 ffbb 	bl	8007bd8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006c62:	e0e3      	b.n	8006e2c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006c64:	7bbb      	ldrb	r3, [r7, #14]
 8006c66:	2b03      	cmp	r3, #3
 8006c68:	f040 80e0 	bne.w	8006e2c <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	220d      	movs	r2, #13
 8006c70:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	705a      	strb	r2, [r3, #1]
      break;
 8006c78:	e0d8      	b.n	8006e2c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8006c7a:	2109      	movs	r1, #9
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f000 f99d 	bl	8006fbc <USBH_Get_CfgDesc>
 8006c82:	4603      	mov	r3, r0
 8006c84:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006c86:	7bbb      	ldrb	r3, [r7, #14]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d103      	bne.n	8006c94 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2204      	movs	r2, #4
 8006c90:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006c92:	e0cd      	b.n	8006e30 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006c94:	7bbb      	ldrb	r3, [r7, #14]
 8006c96:	2b03      	cmp	r3, #3
 8006c98:	f040 80ca 	bne.w	8006e30 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006ca2:	3301      	adds	r3, #1
 8006ca4:	b2da      	uxtb	r2, r3
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006cb2:	2b03      	cmp	r3, #3
 8006cb4:	d903      	bls.n	8006cbe <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	220d      	movs	r2, #13
 8006cba:	701a      	strb	r2, [r3, #0]
      break;
 8006cbc:	e0b8      	b.n	8006e30 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	795b      	ldrb	r3, [r3, #5]
 8006cc2:	4619      	mov	r1, r3
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f000 ffd7 	bl	8007c78 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	791b      	ldrb	r3, [r3, #4]
 8006cce:	4619      	mov	r1, r3
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f000 ffd1 	bl	8007c78 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	701a      	strb	r2, [r3, #0]
      break;
 8006ce2:	e0a5      	b.n	8006e30 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8006cea:	4619      	mov	r1, r3
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f000 f965 	bl	8006fbc <USBH_Get_CfgDesc>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006cf6:	7bbb      	ldrb	r3, [r7, #14]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d103      	bne.n	8006d04 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2205      	movs	r2, #5
 8006d00:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006d02:	e097      	b.n	8006e34 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006d04:	7bbb      	ldrb	r3, [r7, #14]
 8006d06:	2b03      	cmp	r3, #3
 8006d08:	f040 8094 	bne.w	8006e34 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006d12:	3301      	adds	r3, #1
 8006d14:	b2da      	uxtb	r2, r3
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006d22:	2b03      	cmp	r3, #3
 8006d24:	d903      	bls.n	8006d2e <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	220d      	movs	r2, #13
 8006d2a:	701a      	strb	r2, [r3, #0]
      break;
 8006d2c:	e082      	b.n	8006e34 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	795b      	ldrb	r3, [r3, #5]
 8006d32:	4619      	mov	r1, r3
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f000 ff9f 	bl	8007c78 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	791b      	ldrb	r3, [r3, #4]
 8006d3e:	4619      	mov	r1, r3
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f000 ff99 	bl	8007c78 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	701a      	strb	r2, [r3, #0]
      break;
 8006d52:	e06f      	b.n	8006e34 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d019      	beq.n	8006d92 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006d6a:	23ff      	movs	r3, #255	; 0xff
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f000 f949 	bl	8007004 <USBH_Get_StringDesc>
 8006d72:	4603      	mov	r3, r0
 8006d74:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006d76:	7bbb      	ldrb	r3, [r7, #14]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d103      	bne.n	8006d84 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2206      	movs	r2, #6
 8006d80:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006d82:	e059      	b.n	8006e38 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006d84:	7bbb      	ldrb	r3, [r7, #14]
 8006d86:	2b03      	cmp	r3, #3
 8006d88:	d156      	bne.n	8006e38 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2206      	movs	r2, #6
 8006d8e:	705a      	strb	r2, [r3, #1]
      break;
 8006d90:	e052      	b.n	8006e38 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2206      	movs	r2, #6
 8006d96:	705a      	strb	r2, [r3, #1]
      break;
 8006d98:	e04e      	b.n	8006e38 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d019      	beq.n	8006dd8 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006db0:	23ff      	movs	r3, #255	; 0xff
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f000 f926 	bl	8007004 <USBH_Get_StringDesc>
 8006db8:	4603      	mov	r3, r0
 8006dba:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006dbc:	7bbb      	ldrb	r3, [r7, #14]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d103      	bne.n	8006dca <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2207      	movs	r2, #7
 8006dc6:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006dc8:	e038      	b.n	8006e3c <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006dca:	7bbb      	ldrb	r3, [r7, #14]
 8006dcc:	2b03      	cmp	r3, #3
 8006dce:	d135      	bne.n	8006e3c <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2207      	movs	r2, #7
 8006dd4:	705a      	strb	r2, [r3, #1]
      break;
 8006dd6:	e031      	b.n	8006e3c <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2207      	movs	r2, #7
 8006ddc:	705a      	strb	r2, [r3, #1]
      break;
 8006dde:	e02d      	b.n	8006e3c <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d017      	beq.n	8006e1a <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006df6:	23ff      	movs	r3, #255	; 0xff
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f000 f903 	bl	8007004 <USBH_Get_StringDesc>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006e02:	7bbb      	ldrb	r3, [r7, #14]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d102      	bne.n	8006e0e <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8006e0c:	e018      	b.n	8006e40 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006e0e:	7bbb      	ldrb	r3, [r7, #14]
 8006e10:	2b03      	cmp	r3, #3
 8006e12:	d115      	bne.n	8006e40 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8006e14:	2300      	movs	r3, #0
 8006e16:	73fb      	strb	r3, [r7, #15]
      break;
 8006e18:	e012      	b.n	8006e40 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	73fb      	strb	r3, [r7, #15]
      break;
 8006e1e:	e00f      	b.n	8006e40 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8006e20:	bf00      	nop
 8006e22:	e00e      	b.n	8006e42 <USBH_HandleEnum+0x3be>
      break;
 8006e24:	bf00      	nop
 8006e26:	e00c      	b.n	8006e42 <USBH_HandleEnum+0x3be>
      break;
 8006e28:	bf00      	nop
 8006e2a:	e00a      	b.n	8006e42 <USBH_HandleEnum+0x3be>
      break;
 8006e2c:	bf00      	nop
 8006e2e:	e008      	b.n	8006e42 <USBH_HandleEnum+0x3be>
      break;
 8006e30:	bf00      	nop
 8006e32:	e006      	b.n	8006e42 <USBH_HandleEnum+0x3be>
      break;
 8006e34:	bf00      	nop
 8006e36:	e004      	b.n	8006e42 <USBH_HandleEnum+0x3be>
      break;
 8006e38:	bf00      	nop
 8006e3a:	e002      	b.n	8006e42 <USBH_HandleEnum+0x3be>
      break;
 8006e3c:	bf00      	nop
 8006e3e:	e000      	b.n	8006e42 <USBH_HandleEnum+0x3be>
      break;
 8006e40:	bf00      	nop
  }
  return Status;
 8006e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3710      	adds	r7, #16
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}

08006e4c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b083      	sub	sp, #12
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	683a      	ldr	r2, [r7, #0]
 8006e5a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8006e5e:	bf00      	nop
 8006e60:	370c      	adds	r7, #12
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr

08006e6a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006e6a:	b580      	push	{r7, lr}
 8006e6c:	b082      	sub	sp, #8
 8006e6e:	af00      	add	r7, sp, #0
 8006e70:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006e78:	1c5a      	adds	r2, r3, #1
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f000 f804 	bl	8006e8e <USBH_HandleSof>
}
 8006e86:	bf00      	nop
 8006e88:	3708      	adds	r7, #8
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}

08006e8e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006e8e:	b580      	push	{r7, lr}
 8006e90:	b082      	sub	sp, #8
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	781b      	ldrb	r3, [r3, #0]
 8006e9a:	b2db      	uxtb	r3, r3
 8006e9c:	2b0b      	cmp	r3, #11
 8006e9e:	d10a      	bne.n	8006eb6 <USBH_HandleSof+0x28>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d005      	beq.n	8006eb6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006eb0:	699b      	ldr	r3, [r3, #24]
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	4798      	blx	r3
  }
}
 8006eb6:	bf00      	nop
 8006eb8:	3708      	adds	r7, #8
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}

08006ebe <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8006ebe:	b480      	push	{r7}
 8006ec0:	b083      	sub	sp, #12
 8006ec2:	af00      	add	r7, sp, #0
 8006ec4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8006ece:	bf00      	nop
}
 8006ed0:	370c      	adds	r7, #12
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr

08006eda <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8006eda:	b480      	push	{r7}
 8006edc:	b083      	sub	sp, #12
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8006eea:	bf00      	nop
}
 8006eec:	370c      	adds	r7, #12
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef4:	4770      	bx	lr

08006ef6 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8006ef6:	b480      	push	{r7}
 8006ef8:	b083      	sub	sp, #12
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2201      	movs	r2, #1
 8006f02:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2200      	movs	r2, #0
 8006f12:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8006f16:	2300      	movs	r3, #0
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	370c      	adds	r7, #12
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b082      	sub	sp, #8
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2201      	movs	r2, #1
 8006f30:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f001 f844 	bl	8007fd2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	791b      	ldrb	r3, [r3, #4]
 8006f4e:	4619      	mov	r1, r3
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f000 fe91 	bl	8007c78 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	795b      	ldrb	r3, [r3, #5]
 8006f5a:	4619      	mov	r1, r3
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f000 fe8b 	bl	8007c78 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8006f62:	2300      	movs	r3, #0
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3708      	adds	r7, #8
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}

08006f6c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b086      	sub	sp, #24
 8006f70:	af02      	add	r7, sp, #8
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	460b      	mov	r3, r1
 8006f76:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8006f7e:	78fb      	ldrb	r3, [r7, #3]
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	9300      	str	r3, [sp, #0]
 8006f84:	4613      	mov	r3, r2
 8006f86:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006f8a:	2100      	movs	r1, #0
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f000 f864 	bl	800705a <USBH_GetDescriptor>
 8006f92:	4603      	mov	r3, r0
 8006f94:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 8006f96:	7bfb      	ldrb	r3, [r7, #15]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d10a      	bne.n	8006fb2 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	f203 3026 	addw	r0, r3, #806	; 0x326
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006fa8:	78fa      	ldrb	r2, [r7, #3]
 8006faa:	b292      	uxth	r2, r2
 8006fac:	4619      	mov	r1, r3
 8006fae:	f000 f918 	bl	80071e2 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8006fb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3710      	adds	r7, #16
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b086      	sub	sp, #24
 8006fc0:	af02      	add	r7, sp, #8
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	331c      	adds	r3, #28
 8006fcc:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8006fce:	887b      	ldrh	r3, [r7, #2]
 8006fd0:	9300      	str	r3, [sp, #0]
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fd8:	2100      	movs	r1, #0
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 f83d 	bl	800705a <USBH_GetDescriptor>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8006fe4:	7bfb      	ldrb	r3, [r7, #15]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d107      	bne.n	8006ffa <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8006fea:	887b      	ldrh	r3, [r7, #2]
 8006fec:	461a      	mov	r2, r3
 8006fee:	68b9      	ldr	r1, [r7, #8]
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f000 f987 	bl	8007304 <USBH_ParseCfgDesc>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	3710      	adds	r7, #16
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}

08007004 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b088      	sub	sp, #32
 8007008:	af02      	add	r7, sp, #8
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	607a      	str	r2, [r7, #4]
 800700e:	461a      	mov	r2, r3
 8007010:	460b      	mov	r3, r1
 8007012:	72fb      	strb	r3, [r7, #11]
 8007014:	4613      	mov	r3, r2
 8007016:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8007018:	7afb      	ldrb	r3, [r7, #11]
 800701a:	b29b      	uxth	r3, r3
 800701c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007020:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8007028:	893b      	ldrh	r3, [r7, #8]
 800702a:	9300      	str	r3, [sp, #0]
 800702c:	460b      	mov	r3, r1
 800702e:	2100      	movs	r1, #0
 8007030:	68f8      	ldr	r0, [r7, #12]
 8007032:	f000 f812 	bl	800705a <USBH_GetDescriptor>
 8007036:	4603      	mov	r3, r0
 8007038:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800703a:	7dfb      	ldrb	r3, [r7, #23]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d107      	bne.n	8007050 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007046:	893a      	ldrh	r2, [r7, #8]
 8007048:	6879      	ldr	r1, [r7, #4]
 800704a:	4618      	mov	r0, r3
 800704c:	f000 fb24 	bl	8007698 <USBH_ParseStringDesc>
  }

  return status;
 8007050:	7dfb      	ldrb	r3, [r7, #23]
}
 8007052:	4618      	mov	r0, r3
 8007054:	3718      	adds	r7, #24
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}

0800705a <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800705a:	b580      	push	{r7, lr}
 800705c:	b084      	sub	sp, #16
 800705e:	af00      	add	r7, sp, #0
 8007060:	60f8      	str	r0, [r7, #12]
 8007062:	607b      	str	r3, [r7, #4]
 8007064:	460b      	mov	r3, r1
 8007066:	72fb      	strb	r3, [r7, #11]
 8007068:	4613      	mov	r3, r2
 800706a:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	789b      	ldrb	r3, [r3, #2]
 8007070:	2b01      	cmp	r3, #1
 8007072:	d11c      	bne.n	80070ae <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007074:	7afb      	ldrb	r3, [r7, #11]
 8007076:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800707a:	b2da      	uxtb	r2, r3
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	2206      	movs	r2, #6
 8007084:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	893a      	ldrh	r2, [r7, #8]
 800708a:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800708c:	893b      	ldrh	r3, [r7, #8]
 800708e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007092:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007096:	d104      	bne.n	80070a2 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	f240 4209 	movw	r2, #1033	; 0x409
 800709e:	829a      	strh	r2, [r3, #20]
 80070a0:	e002      	b.n	80070a8 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2200      	movs	r2, #0
 80070a6:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	8b3a      	ldrh	r2, [r7, #24]
 80070ac:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80070ae:	8b3b      	ldrh	r3, [r7, #24]
 80070b0:	461a      	mov	r2, r3
 80070b2:	6879      	ldr	r1, [r7, #4]
 80070b4:	68f8      	ldr	r0, [r7, #12]
 80070b6:	f000 fb3d 	bl	8007734 <USBH_CtlReq>
 80070ba:	4603      	mov	r3, r0
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3710      	adds	r7, #16
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}

080070c4 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b082      	sub	sp, #8
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
 80070cc:	460b      	mov	r3, r1
 80070ce:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	789b      	ldrb	r3, [r3, #2]
 80070d4:	2b01      	cmp	r3, #1
 80070d6:	d10f      	bne.n	80070f8 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2200      	movs	r2, #0
 80070dc:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2205      	movs	r2, #5
 80070e2:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80070e4:	78fb      	ldrb	r3, [r7, #3]
 80070e6:	b29a      	uxth	r2, r3
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2200      	movs	r2, #0
 80070f0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80070f8:	2200      	movs	r2, #0
 80070fa:	2100      	movs	r1, #0
 80070fc:	6878      	ldr	r0, [r7, #4]
 80070fe:	f000 fb19 	bl	8007734 <USBH_CtlReq>
 8007102:	4603      	mov	r3, r0
}
 8007104:	4618      	mov	r0, r3
 8007106:	3708      	adds	r7, #8
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}

0800710c <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b082      	sub	sp, #8
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
 8007114:	460b      	mov	r3, r1
 8007116:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	789b      	ldrb	r3, [r3, #2]
 800711c:	2b01      	cmp	r3, #1
 800711e:	d10e      	bne.n	800713e <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2200      	movs	r2, #0
 8007124:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2209      	movs	r2, #9
 800712a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	887a      	ldrh	r2, [r7, #2]
 8007130:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2200      	movs	r2, #0
 8007136:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2200      	movs	r2, #0
 800713c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800713e:	2200      	movs	r2, #0
 8007140:	2100      	movs	r1, #0
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 faf6 	bl	8007734 <USBH_CtlReq>
 8007148:	4603      	mov	r3, r0
}
 800714a:	4618      	mov	r0, r3
 800714c:	3708      	adds	r7, #8
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}

08007152 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007152:	b580      	push	{r7, lr}
 8007154:	b082      	sub	sp, #8
 8007156:	af00      	add	r7, sp, #0
 8007158:	6078      	str	r0, [r7, #4]
 800715a:	460b      	mov	r3, r1
 800715c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	789b      	ldrb	r3, [r3, #2]
 8007162:	2b01      	cmp	r3, #1
 8007164:	d10f      	bne.n	8007186 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2203      	movs	r2, #3
 8007170:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007172:	78fb      	ldrb	r3, [r7, #3]
 8007174:	b29a      	uxth	r2, r3
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2200      	movs	r2, #0
 800717e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007186:	2200      	movs	r2, #0
 8007188:	2100      	movs	r1, #0
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 fad2 	bl	8007734 <USBH_CtlReq>
 8007190:	4603      	mov	r3, r0
}
 8007192:	4618      	mov	r0, r3
 8007194:	3708      	adds	r7, #8
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}

0800719a <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800719a:	b580      	push	{r7, lr}
 800719c:	b082      	sub	sp, #8
 800719e:	af00      	add	r7, sp, #0
 80071a0:	6078      	str	r0, [r7, #4]
 80071a2:	460b      	mov	r3, r1
 80071a4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	789b      	ldrb	r3, [r3, #2]
 80071aa:	2b01      	cmp	r3, #1
 80071ac:	d10f      	bne.n	80071ce <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2202      	movs	r2, #2
 80071b2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2201      	movs	r2, #1
 80071b8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2200      	movs	r2, #0
 80071be:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80071c0:	78fb      	ldrb	r3, [r7, #3]
 80071c2:	b29a      	uxth	r2, r3
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 80071ce:	2200      	movs	r2, #0
 80071d0:	2100      	movs	r1, #0
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f000 faae 	bl	8007734 <USBH_CtlReq>
 80071d8:	4603      	mov	r3, r0
}
 80071da:	4618      	mov	r0, r3
 80071dc:	3708      	adds	r7, #8
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}

080071e2 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80071e2:	b480      	push	{r7}
 80071e4:	b085      	sub	sp, #20
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	60f8      	str	r0, [r7, #12]
 80071ea:	60b9      	str	r1, [r7, #8]
 80071ec:	4613      	mov	r3, r2
 80071ee:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	781a      	ldrb	r2, [r3, #0]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	785a      	ldrb	r2, [r3, #1]
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	3302      	adds	r3, #2
 8007204:	781b      	ldrb	r3, [r3, #0]
 8007206:	b29a      	uxth	r2, r3
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	3303      	adds	r3, #3
 800720c:	781b      	ldrb	r3, [r3, #0]
 800720e:	b29b      	uxth	r3, r3
 8007210:	021b      	lsls	r3, r3, #8
 8007212:	b29b      	uxth	r3, r3
 8007214:	4313      	orrs	r3, r2
 8007216:	b29a      	uxth	r2, r3
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	791a      	ldrb	r2, [r3, #4]
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	795a      	ldrb	r2, [r3, #5]
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	799a      	ldrb	r2, [r3, #6]
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	79da      	ldrb	r2, [r3, #7]
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	79db      	ldrb	r3, [r3, #7]
 8007240:	2b20      	cmp	r3, #32
 8007242:	dc11      	bgt.n	8007268 <USBH_ParseDevDesc+0x86>
 8007244:	2b08      	cmp	r3, #8
 8007246:	db16      	blt.n	8007276 <USBH_ParseDevDesc+0x94>
 8007248:	3b08      	subs	r3, #8
 800724a:	2201      	movs	r2, #1
 800724c:	fa02 f303 	lsl.w	r3, r2, r3
 8007250:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8007254:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007258:	2b00      	cmp	r3, #0
 800725a:	bf14      	ite	ne
 800725c:	2301      	movne	r3, #1
 800725e:	2300      	moveq	r3, #0
 8007260:	b2db      	uxtb	r3, r3
 8007262:	2b00      	cmp	r3, #0
 8007264:	d102      	bne.n	800726c <USBH_ParseDevDesc+0x8a>
 8007266:	e006      	b.n	8007276 <USBH_ParseDevDesc+0x94>
 8007268:	2b40      	cmp	r3, #64	; 0x40
 800726a:	d104      	bne.n	8007276 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	79da      	ldrb	r2, [r3, #7]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	71da      	strb	r2, [r3, #7]
      break;
 8007274:	e003      	b.n	800727e <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2240      	movs	r2, #64	; 0x40
 800727a:	71da      	strb	r2, [r3, #7]
      break;
 800727c:	bf00      	nop
  }

  if (length > 8U)
 800727e:	88fb      	ldrh	r3, [r7, #6]
 8007280:	2b08      	cmp	r3, #8
 8007282:	d939      	bls.n	80072f8 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	3308      	adds	r3, #8
 8007288:	781b      	ldrb	r3, [r3, #0]
 800728a:	b29a      	uxth	r2, r3
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	3309      	adds	r3, #9
 8007290:	781b      	ldrb	r3, [r3, #0]
 8007292:	b29b      	uxth	r3, r3
 8007294:	021b      	lsls	r3, r3, #8
 8007296:	b29b      	uxth	r3, r3
 8007298:	4313      	orrs	r3, r2
 800729a:	b29a      	uxth	r2, r3
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	330a      	adds	r3, #10
 80072a4:	781b      	ldrb	r3, [r3, #0]
 80072a6:	b29a      	uxth	r2, r3
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	330b      	adds	r3, #11
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	021b      	lsls	r3, r3, #8
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	4313      	orrs	r3, r2
 80072b6:	b29a      	uxth	r2, r3
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	330c      	adds	r3, #12
 80072c0:	781b      	ldrb	r3, [r3, #0]
 80072c2:	b29a      	uxth	r2, r3
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	330d      	adds	r3, #13
 80072c8:	781b      	ldrb	r3, [r3, #0]
 80072ca:	b29b      	uxth	r3, r3
 80072cc:	021b      	lsls	r3, r3, #8
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	4313      	orrs	r3, r2
 80072d2:	b29a      	uxth	r2, r3
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	7b9a      	ldrb	r2, [r3, #14]
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	7bda      	ldrb	r2, [r3, #15]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	7c1a      	ldrb	r2, [r3, #16]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	7c5a      	ldrb	r2, [r3, #17]
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	745a      	strb	r2, [r3, #17]
  }
}
 80072f8:	bf00      	nop
 80072fa:	3714      	adds	r7, #20
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b08c      	sub	sp, #48	; 0x30
 8007308:	af00      	add	r7, sp, #0
 800730a:	60f8      	str	r0, [r7, #12]
 800730c:	60b9      	str	r1, [r7, #8]
 800730e:	4613      	mov	r3, r2
 8007310:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007318:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800731a:	2300      	movs	r3, #0
 800731c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007324:	2300      	movs	r3, #0
 8007326:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800732a:	2300      	movs	r3, #0
 800732c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	781a      	ldrb	r2, [r3, #0]
 8007338:	6a3b      	ldr	r3, [r7, #32]
 800733a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	785a      	ldrb	r2, [r3, #1]
 8007340:	6a3b      	ldr	r3, [r7, #32]
 8007342:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	3302      	adds	r3, #2
 8007348:	781b      	ldrb	r3, [r3, #0]
 800734a:	b29a      	uxth	r2, r3
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	3303      	adds	r3, #3
 8007350:	781b      	ldrb	r3, [r3, #0]
 8007352:	b29b      	uxth	r3, r3
 8007354:	021b      	lsls	r3, r3, #8
 8007356:	b29b      	uxth	r3, r3
 8007358:	4313      	orrs	r3, r2
 800735a:	b29b      	uxth	r3, r3
 800735c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007360:	bf28      	it	cs
 8007362:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8007366:	b29a      	uxth	r2, r3
 8007368:	6a3b      	ldr	r3, [r7, #32]
 800736a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	791a      	ldrb	r2, [r3, #4]
 8007370:	6a3b      	ldr	r3, [r7, #32]
 8007372:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	795a      	ldrb	r2, [r3, #5]
 8007378:	6a3b      	ldr	r3, [r7, #32]
 800737a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	799a      	ldrb	r2, [r3, #6]
 8007380:	6a3b      	ldr	r3, [r7, #32]
 8007382:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	79da      	ldrb	r2, [r3, #7]
 8007388:	6a3b      	ldr	r3, [r7, #32]
 800738a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	7a1a      	ldrb	r2, [r3, #8]
 8007390:	6a3b      	ldr	r3, [r7, #32]
 8007392:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8007394:	6a3b      	ldr	r3, [r7, #32]
 8007396:	781b      	ldrb	r3, [r3, #0]
 8007398:	2b09      	cmp	r3, #9
 800739a:	d002      	beq.n	80073a2 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800739c:	6a3b      	ldr	r3, [r7, #32]
 800739e:	2209      	movs	r2, #9
 80073a0:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80073a2:	88fb      	ldrh	r3, [r7, #6]
 80073a4:	2b09      	cmp	r3, #9
 80073a6:	f240 809d 	bls.w	80074e4 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 80073aa:	2309      	movs	r3, #9
 80073ac:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80073ae:	2300      	movs	r3, #0
 80073b0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80073b2:	e081      	b.n	80074b8 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80073b4:	f107 0316 	add.w	r3, r7, #22
 80073b8:	4619      	mov	r1, r3
 80073ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073bc:	f000 f99f 	bl	80076fe <USBH_GetNextDesc>
 80073c0:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80073c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c4:	785b      	ldrb	r3, [r3, #1]
 80073c6:	2b04      	cmp	r3, #4
 80073c8:	d176      	bne.n	80074b8 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80073ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073cc:	781b      	ldrb	r3, [r3, #0]
 80073ce:	2b09      	cmp	r3, #9
 80073d0:	d002      	beq.n	80073d8 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80073d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073d4:	2209      	movs	r2, #9
 80073d6:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80073d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80073dc:	221a      	movs	r2, #26
 80073de:	fb02 f303 	mul.w	r3, r2, r3
 80073e2:	3308      	adds	r3, #8
 80073e4:	6a3a      	ldr	r2, [r7, #32]
 80073e6:	4413      	add	r3, r2
 80073e8:	3302      	adds	r3, #2
 80073ea:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80073ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80073ee:	69f8      	ldr	r0, [r7, #28]
 80073f0:	f000 f87e 	bl	80074f0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80073f4:	2300      	movs	r3, #0
 80073f6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80073fa:	2300      	movs	r3, #0
 80073fc:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80073fe:	e043      	b.n	8007488 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007400:	f107 0316 	add.w	r3, r7, #22
 8007404:	4619      	mov	r1, r3
 8007406:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007408:	f000 f979 	bl	80076fe <USBH_GetNextDesc>
 800740c:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800740e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007410:	785b      	ldrb	r3, [r3, #1]
 8007412:	2b05      	cmp	r3, #5
 8007414:	d138      	bne.n	8007488 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 8007416:	69fb      	ldr	r3, [r7, #28]
 8007418:	795b      	ldrb	r3, [r3, #5]
 800741a:	2b01      	cmp	r3, #1
 800741c:	d10f      	bne.n	800743e <USBH_ParseCfgDesc+0x13a>
 800741e:	69fb      	ldr	r3, [r7, #28]
 8007420:	799b      	ldrb	r3, [r3, #6]
 8007422:	2b02      	cmp	r3, #2
 8007424:	d10b      	bne.n	800743e <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007426:	69fb      	ldr	r3, [r7, #28]
 8007428:	79db      	ldrb	r3, [r3, #7]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d10f      	bne.n	800744e <USBH_ParseCfgDesc+0x14a>
 800742e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007430:	781b      	ldrb	r3, [r3, #0]
 8007432:	2b09      	cmp	r3, #9
 8007434:	d00b      	beq.n	800744e <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 8007436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007438:	2209      	movs	r2, #9
 800743a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800743c:	e007      	b.n	800744e <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800743e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007440:	781b      	ldrb	r3, [r3, #0]
 8007442:	2b07      	cmp	r3, #7
 8007444:	d004      	beq.n	8007450 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8007446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007448:	2207      	movs	r2, #7
 800744a:	701a      	strb	r2, [r3, #0]
 800744c:	e000      	b.n	8007450 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800744e:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007450:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007454:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007458:	3201      	adds	r2, #1
 800745a:	00d2      	lsls	r2, r2, #3
 800745c:	211a      	movs	r1, #26
 800745e:	fb01 f303 	mul.w	r3, r1, r3
 8007462:	4413      	add	r3, r2
 8007464:	3308      	adds	r3, #8
 8007466:	6a3a      	ldr	r2, [r7, #32]
 8007468:	4413      	add	r3, r2
 800746a:	3304      	adds	r3, #4
 800746c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800746e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007470:	69b9      	ldr	r1, [r7, #24]
 8007472:	68f8      	ldr	r0, [r7, #12]
 8007474:	f000 f86b 	bl	800754e <USBH_ParseEPDesc>
 8007478:	4603      	mov	r3, r0
 800747a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800747e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007482:	3301      	adds	r3, #1
 8007484:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007488:	69fb      	ldr	r3, [r7, #28]
 800748a:	791b      	ldrb	r3, [r3, #4]
 800748c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007490:	429a      	cmp	r2, r3
 8007492:	d204      	bcs.n	800749e <USBH_ParseCfgDesc+0x19a>
 8007494:	6a3b      	ldr	r3, [r7, #32]
 8007496:	885a      	ldrh	r2, [r3, #2]
 8007498:	8afb      	ldrh	r3, [r7, #22]
 800749a:	429a      	cmp	r2, r3
 800749c:	d8b0      	bhi.n	8007400 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800749e:	69fb      	ldr	r3, [r7, #28]
 80074a0:	791b      	ldrb	r3, [r3, #4]
 80074a2:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80074a6:	429a      	cmp	r2, r3
 80074a8:	d201      	bcs.n	80074ae <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 80074aa:	2303      	movs	r3, #3
 80074ac:	e01c      	b.n	80074e8 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 80074ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80074b2:	3301      	adds	r3, #1
 80074b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80074b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d805      	bhi.n	80074cc <USBH_ParseCfgDesc+0x1c8>
 80074c0:	6a3b      	ldr	r3, [r7, #32]
 80074c2:	885a      	ldrh	r2, [r3, #2]
 80074c4:	8afb      	ldrh	r3, [r7, #22]
 80074c6:	429a      	cmp	r2, r3
 80074c8:	f63f af74 	bhi.w	80073b4 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80074cc:	6a3b      	ldr	r3, [r7, #32]
 80074ce:	791b      	ldrb	r3, [r3, #4]
 80074d0:	2b02      	cmp	r3, #2
 80074d2:	bf28      	it	cs
 80074d4:	2302      	movcs	r3, #2
 80074d6:	b2db      	uxtb	r3, r3
 80074d8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80074dc:	429a      	cmp	r2, r3
 80074de:	d201      	bcs.n	80074e4 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 80074e0:	2303      	movs	r3, #3
 80074e2:	e001      	b.n	80074e8 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 80074e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3730      	adds	r7, #48	; 0x30
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b083      	sub	sp, #12
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
 80074f8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	781a      	ldrb	r2, [r3, #0]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	785a      	ldrb	r2, [r3, #1]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	789a      	ldrb	r2, [r3, #2]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	78da      	ldrb	r2, [r3, #3]
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	791a      	ldrb	r2, [r3, #4]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	795a      	ldrb	r2, [r3, #5]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	799a      	ldrb	r2, [r3, #6]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	79da      	ldrb	r2, [r3, #7]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	7a1a      	ldrb	r2, [r3, #8]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	721a      	strb	r2, [r3, #8]
}
 8007542:	bf00      	nop
 8007544:	370c      	adds	r7, #12
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr

0800754e <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800754e:	b480      	push	{r7}
 8007550:	b087      	sub	sp, #28
 8007552:	af00      	add	r7, sp, #0
 8007554:	60f8      	str	r0, [r7, #12]
 8007556:	60b9      	str	r1, [r7, #8]
 8007558:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800755a:	2300      	movs	r3, #0
 800755c:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	781a      	ldrb	r2, [r3, #0]
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	785a      	ldrb	r2, [r3, #1]
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	789a      	ldrb	r2, [r3, #2]
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	78da      	ldrb	r2, [r3, #3]
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	3304      	adds	r3, #4
 8007582:	781b      	ldrb	r3, [r3, #0]
 8007584:	b29a      	uxth	r2, r3
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	3305      	adds	r3, #5
 800758a:	781b      	ldrb	r3, [r3, #0]
 800758c:	b29b      	uxth	r3, r3
 800758e:	021b      	lsls	r3, r3, #8
 8007590:	b29b      	uxth	r3, r3
 8007592:	4313      	orrs	r3, r2
 8007594:	b29a      	uxth	r2, r3
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	799a      	ldrb	r2, [r3, #6]
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	889b      	ldrh	r3, [r3, #4]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d102      	bne.n	80075b0 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 80075aa:	2303      	movs	r3, #3
 80075ac:	75fb      	strb	r3, [r7, #23]
 80075ae:	e033      	b.n	8007618 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	889b      	ldrh	r3, [r3, #4]
 80075b4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80075b8:	f023 0307 	bic.w	r3, r3, #7
 80075bc:	b29a      	uxth	r2, r3
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	889b      	ldrh	r3, [r3, #4]
 80075c6:	b21a      	sxth	r2, r3
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	3304      	adds	r3, #4
 80075cc:	781b      	ldrb	r3, [r3, #0]
 80075ce:	b299      	uxth	r1, r3
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	3305      	adds	r3, #5
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	021b      	lsls	r3, r3, #8
 80075da:	b29b      	uxth	r3, r3
 80075dc:	430b      	orrs	r3, r1
 80075de:	b29b      	uxth	r3, r3
 80075e0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d110      	bne.n	800760a <USBH_ParseEPDesc+0xbc>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	3304      	adds	r3, #4
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	b299      	uxth	r1, r3
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	3305      	adds	r3, #5
 80075f4:	781b      	ldrb	r3, [r3, #0]
 80075f6:	b29b      	uxth	r3, r3
 80075f8:	021b      	lsls	r3, r3, #8
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	430b      	orrs	r3, r1
 80075fe:	b29b      	uxth	r3, r3
 8007600:	b21b      	sxth	r3, r3
 8007602:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007606:	b21b      	sxth	r3, r3
 8007608:	e001      	b.n	800760e <USBH_ParseEPDesc+0xc0>
 800760a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800760e:	4313      	orrs	r3, r2
 8007610:	b21b      	sxth	r3, r3
 8007612:	b29a      	uxth	r2, r3
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800761e:	2b00      	cmp	r3, #0
 8007620:	d116      	bne.n	8007650 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	78db      	ldrb	r3, [r3, #3]
 8007626:	f003 0303 	and.w	r3, r3, #3
 800762a:	2b01      	cmp	r3, #1
 800762c:	d005      	beq.n	800763a <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	78db      	ldrb	r3, [r3, #3]
 8007632:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007636:	2b03      	cmp	r3, #3
 8007638:	d127      	bne.n	800768a <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	799b      	ldrb	r3, [r3, #6]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d003      	beq.n	800764a <USBH_ParseEPDesc+0xfc>
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	799b      	ldrb	r3, [r3, #6]
 8007646:	2b10      	cmp	r3, #16
 8007648:	d91f      	bls.n	800768a <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800764a:	2303      	movs	r3, #3
 800764c:	75fb      	strb	r3, [r7, #23]
 800764e:	e01c      	b.n	800768a <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	78db      	ldrb	r3, [r3, #3]
 8007654:	f003 0303 	and.w	r3, r3, #3
 8007658:	2b01      	cmp	r3, #1
 800765a:	d10a      	bne.n	8007672 <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	799b      	ldrb	r3, [r3, #6]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d003      	beq.n	800766c <USBH_ParseEPDesc+0x11e>
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	799b      	ldrb	r3, [r3, #6]
 8007668:	2b10      	cmp	r3, #16
 800766a:	d90e      	bls.n	800768a <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800766c:	2303      	movs	r3, #3
 800766e:	75fb      	strb	r3, [r7, #23]
 8007670:	e00b      	b.n	800768a <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	78db      	ldrb	r3, [r3, #3]
 8007676:	f003 0303 	and.w	r3, r3, #3
 800767a:	2b03      	cmp	r3, #3
 800767c:	d105      	bne.n	800768a <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	799b      	ldrb	r3, [r3, #6]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d101      	bne.n	800768a <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8007686:	2303      	movs	r3, #3
 8007688:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800768a:	7dfb      	ldrb	r3, [r7, #23]
}
 800768c:	4618      	mov	r0, r3
 800768e:	371c      	adds	r7, #28
 8007690:	46bd      	mov	sp, r7
 8007692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007696:	4770      	bx	lr

08007698 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8007698:	b480      	push	{r7}
 800769a:	b087      	sub	sp, #28
 800769c:	af00      	add	r7, sp, #0
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	4613      	mov	r3, r2
 80076a4:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	3301      	adds	r3, #1
 80076aa:	781b      	ldrb	r3, [r3, #0]
 80076ac:	2b03      	cmp	r3, #3
 80076ae:	d120      	bne.n	80076f2 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	781b      	ldrb	r3, [r3, #0]
 80076b4:	1e9a      	subs	r2, r3, #2
 80076b6:	88fb      	ldrh	r3, [r7, #6]
 80076b8:	4293      	cmp	r3, r2
 80076ba:	bf28      	it	cs
 80076bc:	4613      	movcs	r3, r2
 80076be:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	3302      	adds	r3, #2
 80076c4:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80076c6:	2300      	movs	r3, #0
 80076c8:	82fb      	strh	r3, [r7, #22]
 80076ca:	e00b      	b.n	80076e4 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80076cc:	8afb      	ldrh	r3, [r7, #22]
 80076ce:	68fa      	ldr	r2, [r7, #12]
 80076d0:	4413      	add	r3, r2
 80076d2:	781a      	ldrb	r2, [r3, #0]
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	701a      	strb	r2, [r3, #0]
      pdest++;
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	3301      	adds	r3, #1
 80076dc:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80076de:	8afb      	ldrh	r3, [r7, #22]
 80076e0:	3302      	adds	r3, #2
 80076e2:	82fb      	strh	r3, [r7, #22]
 80076e4:	8afa      	ldrh	r2, [r7, #22]
 80076e6:	8abb      	ldrh	r3, [r7, #20]
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d3ef      	bcc.n	80076cc <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	2200      	movs	r2, #0
 80076f0:	701a      	strb	r2, [r3, #0]
  }
}
 80076f2:	bf00      	nop
 80076f4:	371c      	adds	r7, #28
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr

080076fe <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 80076fe:	b480      	push	{r7}
 8007700:	b085      	sub	sp, #20
 8007702:	af00      	add	r7, sp, #0
 8007704:	6078      	str	r0, [r7, #4]
 8007706:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	881a      	ldrh	r2, [r3, #0]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	b29b      	uxth	r3, r3
 8007712:	4413      	add	r3, r2
 8007714:	b29a      	uxth	r2, r3
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	781b      	ldrb	r3, [r3, #0]
 800771e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4413      	add	r3, r2
 8007724:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007726:	68fb      	ldr	r3, [r7, #12]
}
 8007728:	4618      	mov	r0, r3
 800772a:	3714      	adds	r7, #20
 800772c:	46bd      	mov	sp, r7
 800772e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007732:	4770      	bx	lr

08007734 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b086      	sub	sp, #24
 8007738:	af00      	add	r7, sp, #0
 800773a:	60f8      	str	r0, [r7, #12]
 800773c:	60b9      	str	r1, [r7, #8]
 800773e:	4613      	mov	r3, r2
 8007740:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007742:	2301      	movs	r3, #1
 8007744:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	789b      	ldrb	r3, [r3, #2]
 800774a:	2b01      	cmp	r3, #1
 800774c:	d002      	beq.n	8007754 <USBH_CtlReq+0x20>
 800774e:	2b02      	cmp	r3, #2
 8007750:	d00f      	beq.n	8007772 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8007752:	e027      	b.n	80077a4 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	68ba      	ldr	r2, [r7, #8]
 8007758:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	88fa      	ldrh	r2, [r7, #6]
 800775e:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2201      	movs	r2, #1
 8007764:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	2202      	movs	r2, #2
 800776a:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800776c:	2301      	movs	r3, #1
 800776e:	75fb      	strb	r3, [r7, #23]
      break;
 8007770:	e018      	b.n	80077a4 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8007772:	68f8      	ldr	r0, [r7, #12]
 8007774:	f000 f81c 	bl	80077b0 <USBH_HandleControl>
 8007778:	4603      	mov	r3, r0
 800777a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800777c:	7dfb      	ldrb	r3, [r7, #23]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d002      	beq.n	8007788 <USBH_CtlReq+0x54>
 8007782:	7dfb      	ldrb	r3, [r7, #23]
 8007784:	2b03      	cmp	r3, #3
 8007786:	d106      	bne.n	8007796 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	2201      	movs	r2, #1
 800778c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2200      	movs	r2, #0
 8007792:	761a      	strb	r2, [r3, #24]
      break;
 8007794:	e005      	b.n	80077a2 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8007796:	7dfb      	ldrb	r3, [r7, #23]
 8007798:	2b02      	cmp	r3, #2
 800779a:	d102      	bne.n	80077a2 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2201      	movs	r2, #1
 80077a0:	709a      	strb	r2, [r3, #2]
      break;
 80077a2:	bf00      	nop
  }
  return status;
 80077a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3718      	adds	r7, #24
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}
	...

080077b0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b086      	sub	sp, #24
 80077b4:	af02      	add	r7, sp, #8
 80077b6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80077b8:	2301      	movs	r3, #1
 80077ba:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80077bc:	2300      	movs	r3, #0
 80077be:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	7e1b      	ldrb	r3, [r3, #24]
 80077c4:	3b01      	subs	r3, #1
 80077c6:	2b0a      	cmp	r3, #10
 80077c8:	f200 8156 	bhi.w	8007a78 <USBH_HandleControl+0x2c8>
 80077cc:	a201      	add	r2, pc, #4	; (adr r2, 80077d4 <USBH_HandleControl+0x24>)
 80077ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077d2:	bf00      	nop
 80077d4:	08007801 	.word	0x08007801
 80077d8:	0800781b 	.word	0x0800781b
 80077dc:	08007885 	.word	0x08007885
 80077e0:	080078ab 	.word	0x080078ab
 80077e4:	080078e3 	.word	0x080078e3
 80077e8:	0800790d 	.word	0x0800790d
 80077ec:	0800795f 	.word	0x0800795f
 80077f0:	08007981 	.word	0x08007981
 80077f4:	080079bd 	.word	0x080079bd
 80077f8:	080079e3 	.word	0x080079e3
 80077fc:	08007a21 	.word	0x08007a21
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f103 0110 	add.w	r1, r3, #16
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	795b      	ldrb	r3, [r3, #5]
 800780a:	461a      	mov	r2, r3
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f000 f943 	bl	8007a98 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2202      	movs	r2, #2
 8007816:	761a      	strb	r2, [r3, #24]
      break;
 8007818:	e139      	b.n	8007a8e <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	795b      	ldrb	r3, [r3, #5]
 800781e:	4619      	mov	r1, r3
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f000 fcc5 	bl	80081b0 <USBH_LL_GetURBState>
 8007826:	4603      	mov	r3, r0
 8007828:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800782a:	7bbb      	ldrb	r3, [r7, #14]
 800782c:	2b01      	cmp	r3, #1
 800782e:	d11e      	bne.n	800786e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	7c1b      	ldrb	r3, [r3, #16]
 8007834:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007838:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	8adb      	ldrh	r3, [r3, #22]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d00a      	beq.n	8007858 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007842:	7b7b      	ldrb	r3, [r7, #13]
 8007844:	2b80      	cmp	r3, #128	; 0x80
 8007846:	d103      	bne.n	8007850 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2203      	movs	r2, #3
 800784c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800784e:	e115      	b.n	8007a7c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2205      	movs	r2, #5
 8007854:	761a      	strb	r2, [r3, #24]
      break;
 8007856:	e111      	b.n	8007a7c <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8007858:	7b7b      	ldrb	r3, [r7, #13]
 800785a:	2b80      	cmp	r3, #128	; 0x80
 800785c:	d103      	bne.n	8007866 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2209      	movs	r2, #9
 8007862:	761a      	strb	r2, [r3, #24]
      break;
 8007864:	e10a      	b.n	8007a7c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2207      	movs	r2, #7
 800786a:	761a      	strb	r2, [r3, #24]
      break;
 800786c:	e106      	b.n	8007a7c <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800786e:	7bbb      	ldrb	r3, [r7, #14]
 8007870:	2b04      	cmp	r3, #4
 8007872:	d003      	beq.n	800787c <USBH_HandleControl+0xcc>
 8007874:	7bbb      	ldrb	r3, [r7, #14]
 8007876:	2b02      	cmp	r3, #2
 8007878:	f040 8100 	bne.w	8007a7c <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	220b      	movs	r2, #11
 8007880:	761a      	strb	r2, [r3, #24]
      break;
 8007882:	e0fb      	b.n	8007a7c <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800788a:	b29a      	uxth	r2, r3
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6899      	ldr	r1, [r3, #8]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	899a      	ldrh	r2, [r3, #12]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	791b      	ldrb	r3, [r3, #4]
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	f000 f93a 	bl	8007b16 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2204      	movs	r2, #4
 80078a6:	761a      	strb	r2, [r3, #24]
      break;
 80078a8:	e0f1      	b.n	8007a8e <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	791b      	ldrb	r3, [r3, #4]
 80078ae:	4619      	mov	r1, r3
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f000 fc7d 	bl	80081b0 <USBH_LL_GetURBState>
 80078b6:	4603      	mov	r3, r0
 80078b8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80078ba:	7bbb      	ldrb	r3, [r7, #14]
 80078bc:	2b01      	cmp	r3, #1
 80078be:	d102      	bne.n	80078c6 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2209      	movs	r2, #9
 80078c4:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 80078c6:	7bbb      	ldrb	r3, [r7, #14]
 80078c8:	2b05      	cmp	r3, #5
 80078ca:	d102      	bne.n	80078d2 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80078cc:	2303      	movs	r3, #3
 80078ce:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80078d0:	e0d6      	b.n	8007a80 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 80078d2:	7bbb      	ldrb	r3, [r7, #14]
 80078d4:	2b04      	cmp	r3, #4
 80078d6:	f040 80d3 	bne.w	8007a80 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	220b      	movs	r2, #11
 80078de:	761a      	strb	r2, [r3, #24]
      break;
 80078e0:	e0ce      	b.n	8007a80 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6899      	ldr	r1, [r3, #8]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	899a      	ldrh	r2, [r3, #12]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	795b      	ldrb	r3, [r3, #5]
 80078ee:	2001      	movs	r0, #1
 80078f0:	9000      	str	r0, [sp, #0]
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f000 f8ea 	bl	8007acc <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80078fe:	b29a      	uxth	r2, r3
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2206      	movs	r2, #6
 8007908:	761a      	strb	r2, [r3, #24]
      break;
 800790a:	e0c0      	b.n	8007a8e <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	795b      	ldrb	r3, [r3, #5]
 8007910:	4619      	mov	r1, r3
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f000 fc4c 	bl	80081b0 <USBH_LL_GetURBState>
 8007918:	4603      	mov	r3, r0
 800791a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800791c:	7bbb      	ldrb	r3, [r7, #14]
 800791e:	2b01      	cmp	r3, #1
 8007920:	d103      	bne.n	800792a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2207      	movs	r2, #7
 8007926:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007928:	e0ac      	b.n	8007a84 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800792a:	7bbb      	ldrb	r3, [r7, #14]
 800792c:	2b05      	cmp	r3, #5
 800792e:	d105      	bne.n	800793c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	220c      	movs	r2, #12
 8007934:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8007936:	2303      	movs	r3, #3
 8007938:	73fb      	strb	r3, [r7, #15]
      break;
 800793a:	e0a3      	b.n	8007a84 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800793c:	7bbb      	ldrb	r3, [r7, #14]
 800793e:	2b02      	cmp	r3, #2
 8007940:	d103      	bne.n	800794a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2205      	movs	r2, #5
 8007946:	761a      	strb	r2, [r3, #24]
      break;
 8007948:	e09c      	b.n	8007a84 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800794a:	7bbb      	ldrb	r3, [r7, #14]
 800794c:	2b04      	cmp	r3, #4
 800794e:	f040 8099 	bne.w	8007a84 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	220b      	movs	r2, #11
 8007956:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007958:	2302      	movs	r3, #2
 800795a:	73fb      	strb	r3, [r7, #15]
      break;
 800795c:	e092      	b.n	8007a84 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	791b      	ldrb	r3, [r3, #4]
 8007962:	2200      	movs	r2, #0
 8007964:	2100      	movs	r1, #0
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f000 f8d5 	bl	8007b16 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007972:	b29a      	uxth	r2, r3
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2208      	movs	r2, #8
 800797c:	761a      	strb	r2, [r3, #24]

      break;
 800797e:	e086      	b.n	8007a8e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	791b      	ldrb	r3, [r3, #4]
 8007984:	4619      	mov	r1, r3
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f000 fc12 	bl	80081b0 <USBH_LL_GetURBState>
 800798c:	4603      	mov	r3, r0
 800798e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007990:	7bbb      	ldrb	r3, [r7, #14]
 8007992:	2b01      	cmp	r3, #1
 8007994:	d105      	bne.n	80079a2 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	220d      	movs	r2, #13
 800799a:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800799c:	2300      	movs	r3, #0
 800799e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80079a0:	e072      	b.n	8007a88 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 80079a2:	7bbb      	ldrb	r3, [r7, #14]
 80079a4:	2b04      	cmp	r3, #4
 80079a6:	d103      	bne.n	80079b0 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	220b      	movs	r2, #11
 80079ac:	761a      	strb	r2, [r3, #24]
      break;
 80079ae:	e06b      	b.n	8007a88 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 80079b0:	7bbb      	ldrb	r3, [r7, #14]
 80079b2:	2b05      	cmp	r3, #5
 80079b4:	d168      	bne.n	8007a88 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 80079b6:	2303      	movs	r3, #3
 80079b8:	73fb      	strb	r3, [r7, #15]
      break;
 80079ba:	e065      	b.n	8007a88 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	795b      	ldrb	r3, [r3, #5]
 80079c0:	2201      	movs	r2, #1
 80079c2:	9200      	str	r2, [sp, #0]
 80079c4:	2200      	movs	r2, #0
 80079c6:	2100      	movs	r1, #0
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f000 f87f 	bl	8007acc <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80079d4:	b29a      	uxth	r2, r3
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	220a      	movs	r2, #10
 80079de:	761a      	strb	r2, [r3, #24]
      break;
 80079e0:	e055      	b.n	8007a8e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	795b      	ldrb	r3, [r3, #5]
 80079e6:	4619      	mov	r1, r3
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f000 fbe1 	bl	80081b0 <USBH_LL_GetURBState>
 80079ee:	4603      	mov	r3, r0
 80079f0:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80079f2:	7bbb      	ldrb	r3, [r7, #14]
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	d105      	bne.n	8007a04 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 80079f8:	2300      	movs	r3, #0
 80079fa:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	220d      	movs	r2, #13
 8007a00:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007a02:	e043      	b.n	8007a8c <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007a04:	7bbb      	ldrb	r3, [r7, #14]
 8007a06:	2b02      	cmp	r3, #2
 8007a08:	d103      	bne.n	8007a12 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2209      	movs	r2, #9
 8007a0e:	761a      	strb	r2, [r3, #24]
      break;
 8007a10:	e03c      	b.n	8007a8c <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8007a12:	7bbb      	ldrb	r3, [r7, #14]
 8007a14:	2b04      	cmp	r3, #4
 8007a16:	d139      	bne.n	8007a8c <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	220b      	movs	r2, #11
 8007a1c:	761a      	strb	r2, [r3, #24]
      break;
 8007a1e:	e035      	b.n	8007a8c <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	7e5b      	ldrb	r3, [r3, #25]
 8007a24:	3301      	adds	r3, #1
 8007a26:	b2da      	uxtb	r2, r3
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	765a      	strb	r2, [r3, #25]
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	7e5b      	ldrb	r3, [r3, #25]
 8007a30:	2b02      	cmp	r3, #2
 8007a32:	d806      	bhi.n	8007a42 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2201      	movs	r2, #1
 8007a38:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2201      	movs	r2, #1
 8007a3e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007a40:	e025      	b.n	8007a8e <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007a48:	2106      	movs	r1, #6
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	795b      	ldrb	r3, [r3, #5]
 8007a58:	4619      	mov	r1, r3
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f000 f90c 	bl	8007c78 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	791b      	ldrb	r3, [r3, #4]
 8007a64:	4619      	mov	r1, r3
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f000 f906 	bl	8007c78 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007a72:	2302      	movs	r3, #2
 8007a74:	73fb      	strb	r3, [r7, #15]
      break;
 8007a76:	e00a      	b.n	8007a8e <USBH_HandleControl+0x2de>

    default:
      break;
 8007a78:	bf00      	nop
 8007a7a:	e008      	b.n	8007a8e <USBH_HandleControl+0x2de>
      break;
 8007a7c:	bf00      	nop
 8007a7e:	e006      	b.n	8007a8e <USBH_HandleControl+0x2de>
      break;
 8007a80:	bf00      	nop
 8007a82:	e004      	b.n	8007a8e <USBH_HandleControl+0x2de>
      break;
 8007a84:	bf00      	nop
 8007a86:	e002      	b.n	8007a8e <USBH_HandleControl+0x2de>
      break;
 8007a88:	bf00      	nop
 8007a8a:	e000      	b.n	8007a8e <USBH_HandleControl+0x2de>
      break;
 8007a8c:	bf00      	nop
  }

  return status;
 8007a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3710      	adds	r7, #16
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}

08007a98 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b088      	sub	sp, #32
 8007a9c:	af04      	add	r7, sp, #16
 8007a9e:	60f8      	str	r0, [r7, #12]
 8007aa0:	60b9      	str	r1, [r7, #8]
 8007aa2:	4613      	mov	r3, r2
 8007aa4:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007aa6:	79f9      	ldrb	r1, [r7, #7]
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	9303      	str	r3, [sp, #12]
 8007aac:	2308      	movs	r3, #8
 8007aae:	9302      	str	r3, [sp, #8]
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	9301      	str	r3, [sp, #4]
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	9300      	str	r3, [sp, #0]
 8007ab8:	2300      	movs	r3, #0
 8007aba:	2200      	movs	r2, #0
 8007abc:	68f8      	ldr	r0, [r7, #12]
 8007abe:	f000 fb46 	bl	800814e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8007ac2:	2300      	movs	r3, #0
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3710      	adds	r7, #16
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b088      	sub	sp, #32
 8007ad0:	af04      	add	r7, sp, #16
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	4611      	mov	r1, r2
 8007ad8:	461a      	mov	r2, r3
 8007ada:	460b      	mov	r3, r1
 8007adc:	80fb      	strh	r3, [r7, #6]
 8007ade:	4613      	mov	r3, r2
 8007ae0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d001      	beq.n	8007af0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007aec:	2300      	movs	r3, #0
 8007aee:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007af0:	7979      	ldrb	r1, [r7, #5]
 8007af2:	7e3b      	ldrb	r3, [r7, #24]
 8007af4:	9303      	str	r3, [sp, #12]
 8007af6:	88fb      	ldrh	r3, [r7, #6]
 8007af8:	9302      	str	r3, [sp, #8]
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	9301      	str	r3, [sp, #4]
 8007afe:	2301      	movs	r3, #1
 8007b00:	9300      	str	r3, [sp, #0]
 8007b02:	2300      	movs	r3, #0
 8007b04:	2200      	movs	r2, #0
 8007b06:	68f8      	ldr	r0, [r7, #12]
 8007b08:	f000 fb21 	bl	800814e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007b0c:	2300      	movs	r3, #0
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3710      	adds	r7, #16
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}

08007b16 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8007b16:	b580      	push	{r7, lr}
 8007b18:	b088      	sub	sp, #32
 8007b1a:	af04      	add	r7, sp, #16
 8007b1c:	60f8      	str	r0, [r7, #12]
 8007b1e:	60b9      	str	r1, [r7, #8]
 8007b20:	4611      	mov	r1, r2
 8007b22:	461a      	mov	r2, r3
 8007b24:	460b      	mov	r3, r1
 8007b26:	80fb      	strh	r3, [r7, #6]
 8007b28:	4613      	mov	r3, r2
 8007b2a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007b2c:	7979      	ldrb	r1, [r7, #5]
 8007b2e:	2300      	movs	r3, #0
 8007b30:	9303      	str	r3, [sp, #12]
 8007b32:	88fb      	ldrh	r3, [r7, #6]
 8007b34:	9302      	str	r3, [sp, #8]
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	9301      	str	r3, [sp, #4]
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	9300      	str	r3, [sp, #0]
 8007b3e:	2300      	movs	r3, #0
 8007b40:	2201      	movs	r2, #1
 8007b42:	68f8      	ldr	r0, [r7, #12]
 8007b44:	f000 fb03 	bl	800814e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007b48:	2300      	movs	r3, #0

}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3710      	adds	r7, #16
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}

08007b52 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8007b52:	b580      	push	{r7, lr}
 8007b54:	b088      	sub	sp, #32
 8007b56:	af04      	add	r7, sp, #16
 8007b58:	60f8      	str	r0, [r7, #12]
 8007b5a:	60b9      	str	r1, [r7, #8]
 8007b5c:	4611      	mov	r1, r2
 8007b5e:	461a      	mov	r2, r3
 8007b60:	460b      	mov	r3, r1
 8007b62:	80fb      	strh	r3, [r7, #6]
 8007b64:	4613      	mov	r3, r2
 8007b66:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d001      	beq.n	8007b76 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8007b72:	2300      	movs	r3, #0
 8007b74:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007b76:	7979      	ldrb	r1, [r7, #5]
 8007b78:	7e3b      	ldrb	r3, [r7, #24]
 8007b7a:	9303      	str	r3, [sp, #12]
 8007b7c:	88fb      	ldrh	r3, [r7, #6]
 8007b7e:	9302      	str	r3, [sp, #8]
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	9301      	str	r3, [sp, #4]
 8007b84:	2301      	movs	r3, #1
 8007b86:	9300      	str	r3, [sp, #0]
 8007b88:	2302      	movs	r3, #2
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f000 fade 	bl	800814e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8007b92:	2300      	movs	r3, #0
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3710      	adds	r7, #16
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b088      	sub	sp, #32
 8007ba0:	af04      	add	r7, sp, #16
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	60b9      	str	r1, [r7, #8]
 8007ba6:	4611      	mov	r1, r2
 8007ba8:	461a      	mov	r2, r3
 8007baa:	460b      	mov	r3, r1
 8007bac:	80fb      	strh	r3, [r7, #6]
 8007bae:	4613      	mov	r3, r2
 8007bb0:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007bb2:	7979      	ldrb	r1, [r7, #5]
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	9303      	str	r3, [sp, #12]
 8007bb8:	88fb      	ldrh	r3, [r7, #6]
 8007bba:	9302      	str	r3, [sp, #8]
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	9301      	str	r3, [sp, #4]
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	9300      	str	r3, [sp, #0]
 8007bc4:	2302      	movs	r3, #2
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	68f8      	ldr	r0, [r7, #12]
 8007bca:	f000 fac0 	bl	800814e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007bce:	2300      	movs	r3, #0
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	3710      	adds	r7, #16
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bd80      	pop	{r7, pc}

08007bd8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b086      	sub	sp, #24
 8007bdc:	af04      	add	r7, sp, #16
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	4608      	mov	r0, r1
 8007be2:	4611      	mov	r1, r2
 8007be4:	461a      	mov	r2, r3
 8007be6:	4603      	mov	r3, r0
 8007be8:	70fb      	strb	r3, [r7, #3]
 8007bea:	460b      	mov	r3, r1
 8007bec:	70bb      	strb	r3, [r7, #2]
 8007bee:	4613      	mov	r3, r2
 8007bf0:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007bf2:	7878      	ldrb	r0, [r7, #1]
 8007bf4:	78ba      	ldrb	r2, [r7, #2]
 8007bf6:	78f9      	ldrb	r1, [r7, #3]
 8007bf8:	8b3b      	ldrh	r3, [r7, #24]
 8007bfa:	9302      	str	r3, [sp, #8]
 8007bfc:	7d3b      	ldrb	r3, [r7, #20]
 8007bfe:	9301      	str	r3, [sp, #4]
 8007c00:	7c3b      	ldrb	r3, [r7, #16]
 8007c02:	9300      	str	r3, [sp, #0]
 8007c04:	4603      	mov	r3, r0
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f000 fa53 	bl	80080b2 <USBH_LL_OpenPipe>

  return USBH_OK;
 8007c0c:	2300      	movs	r3, #0
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3708      	adds	r7, #8
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}

08007c16 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8007c16:	b580      	push	{r7, lr}
 8007c18:	b082      	sub	sp, #8
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	6078      	str	r0, [r7, #4]
 8007c1e:	460b      	mov	r3, r1
 8007c20:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8007c22:	78fb      	ldrb	r3, [r7, #3]
 8007c24:	4619      	mov	r1, r3
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f000 fa72 	bl	8008110 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007c2c:	2300      	movs	r3, #0
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3708      	adds	r7, #8
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}

08007c36 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007c36:	b580      	push	{r7, lr}
 8007c38:	b084      	sub	sp, #16
 8007c3a:	af00      	add	r7, sp, #0
 8007c3c:	6078      	str	r0, [r7, #4]
 8007c3e:	460b      	mov	r3, r1
 8007c40:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f000 f836 	bl	8007cb4 <USBH_GetFreePipe>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007c4c:	89fb      	ldrh	r3, [r7, #14]
 8007c4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d00a      	beq.n	8007c6c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8007c56:	78fa      	ldrb	r2, [r7, #3]
 8007c58:	89fb      	ldrh	r3, [r7, #14]
 8007c5a:	f003 030f 	and.w	r3, r3, #15
 8007c5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007c62:	6879      	ldr	r1, [r7, #4]
 8007c64:	33e0      	adds	r3, #224	; 0xe0
 8007c66:	009b      	lsls	r3, r3, #2
 8007c68:	440b      	add	r3, r1
 8007c6a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007c6c:	89fb      	ldrh	r3, [r7, #14]
 8007c6e:	b2db      	uxtb	r3, r3
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3710      	adds	r7, #16
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b083      	sub	sp, #12
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
 8007c80:	460b      	mov	r3, r1
 8007c82:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8007c84:	78fb      	ldrb	r3, [r7, #3]
 8007c86:	2b0f      	cmp	r3, #15
 8007c88:	d80d      	bhi.n	8007ca6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007c8a:	78fb      	ldrb	r3, [r7, #3]
 8007c8c:	687a      	ldr	r2, [r7, #4]
 8007c8e:	33e0      	adds	r3, #224	; 0xe0
 8007c90:	009b      	lsls	r3, r3, #2
 8007c92:	4413      	add	r3, r2
 8007c94:	685a      	ldr	r2, [r3, #4]
 8007c96:	78fb      	ldrb	r3, [r7, #3]
 8007c98:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007c9c:	6879      	ldr	r1, [r7, #4]
 8007c9e:	33e0      	adds	r3, #224	; 0xe0
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	440b      	add	r3, r1
 8007ca4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8007ca6:	2300      	movs	r3, #0
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	370c      	adds	r7, #12
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr

08007cb4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b085      	sub	sp, #20
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	73fb      	strb	r3, [r7, #15]
 8007cc4:	e00f      	b.n	8007ce6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8007cc6:	7bfb      	ldrb	r3, [r7, #15]
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	33e0      	adds	r3, #224	; 0xe0
 8007ccc:	009b      	lsls	r3, r3, #2
 8007cce:	4413      	add	r3, r2
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d102      	bne.n	8007ce0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8007cda:	7bfb      	ldrb	r3, [r7, #15]
 8007cdc:	b29b      	uxth	r3, r3
 8007cde:	e007      	b.n	8007cf0 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8007ce0:	7bfb      	ldrb	r3, [r7, #15]
 8007ce2:	3301      	adds	r3, #1
 8007ce4:	73fb      	strb	r3, [r7, #15]
 8007ce6:	7bfb      	ldrb	r3, [r7, #15]
 8007ce8:	2b0f      	cmp	r3, #15
 8007cea:	d9ec      	bls.n	8007cc6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8007cec:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3714      	adds	r7, #20
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007d00:	2201      	movs	r2, #1
 8007d02:	490e      	ldr	r1, [pc, #56]	; (8007d3c <MX_USB_HOST_Init+0x40>)
 8007d04:	480e      	ldr	r0, [pc, #56]	; (8007d40 <MX_USB_HOST_Init+0x44>)
 8007d06:	f7fe fba7 	bl	8006458 <USBH_Init>
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d001      	beq.n	8007d14 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007d10:	f7f8 fe60 	bl	80009d4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8007d14:	490b      	ldr	r1, [pc, #44]	; (8007d44 <MX_USB_HOST_Init+0x48>)
 8007d16:	480a      	ldr	r0, [pc, #40]	; (8007d40 <MX_USB_HOST_Init+0x44>)
 8007d18:	f7fe fc2c 	bl	8006574 <USBH_RegisterClass>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d001      	beq.n	8007d26 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8007d22:	f7f8 fe57 	bl	80009d4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8007d26:	4806      	ldr	r0, [pc, #24]	; (8007d40 <MX_USB_HOST_Init+0x44>)
 8007d28:	f7fe fcb0 	bl	800668c <USBH_Start>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d001      	beq.n	8007d36 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8007d32:	f7f8 fe4f 	bl	80009d4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8007d36:	bf00      	nop
 8007d38:	bd80      	pop	{r7, pc}
 8007d3a:	bf00      	nop
 8007d3c:	08007d5d 	.word	0x08007d5d
 8007d40:	200001f4 	.word	0x200001f4
 8007d44:	2000000c 	.word	0x2000000c

08007d48 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007d4c:	4802      	ldr	r0, [pc, #8]	; (8007d58 <MX_USB_HOST_Process+0x10>)
 8007d4e:	f7fe fcad 	bl	80066ac <USBH_Process>
}
 8007d52:	bf00      	nop
 8007d54:	bd80      	pop	{r7, pc}
 8007d56:	bf00      	nop
 8007d58:	200001f4 	.word	0x200001f4

08007d5c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b083      	sub	sp, #12
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	460b      	mov	r3, r1
 8007d66:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007d68:	78fb      	ldrb	r3, [r7, #3]
 8007d6a:	3b01      	subs	r3, #1
 8007d6c:	2b04      	cmp	r3, #4
 8007d6e:	d819      	bhi.n	8007da4 <USBH_UserProcess+0x48>
 8007d70:	a201      	add	r2, pc, #4	; (adr r2, 8007d78 <USBH_UserProcess+0x1c>)
 8007d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d76:	bf00      	nop
 8007d78:	08007da5 	.word	0x08007da5
 8007d7c:	08007d95 	.word	0x08007d95
 8007d80:	08007da5 	.word	0x08007da5
 8007d84:	08007d9d 	.word	0x08007d9d
 8007d88:	08007d8d 	.word	0x08007d8d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007d8c:	4b09      	ldr	r3, [pc, #36]	; (8007db4 <USBH_UserProcess+0x58>)
 8007d8e:	2203      	movs	r2, #3
 8007d90:	701a      	strb	r2, [r3, #0]
  break;
 8007d92:	e008      	b.n	8007da6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8007d94:	4b07      	ldr	r3, [pc, #28]	; (8007db4 <USBH_UserProcess+0x58>)
 8007d96:	2202      	movs	r2, #2
 8007d98:	701a      	strb	r2, [r3, #0]
  break;
 8007d9a:	e004      	b.n	8007da6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8007d9c:	4b05      	ldr	r3, [pc, #20]	; (8007db4 <USBH_UserProcess+0x58>)
 8007d9e:	2201      	movs	r2, #1
 8007da0:	701a      	strb	r2, [r3, #0]
  break;
 8007da2:	e000      	b.n	8007da6 <USBH_UserProcess+0x4a>

  default:
  break;
 8007da4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8007da6:	bf00      	nop
 8007da8:	370c      	adds	r7, #12
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop
 8007db4:	200005cc 	.word	0x200005cc

08007db8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b08a      	sub	sp, #40	; 0x28
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007dc0:	f107 0314 	add.w	r3, r7, #20
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	601a      	str	r2, [r3, #0]
 8007dc8:	605a      	str	r2, [r3, #4]
 8007dca:	609a      	str	r2, [r3, #8]
 8007dcc:	60da      	str	r2, [r3, #12]
 8007dce:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007dd8:	d147      	bne.n	8007e6a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007dda:	2300      	movs	r3, #0
 8007ddc:	613b      	str	r3, [r7, #16]
 8007dde:	4b25      	ldr	r3, [pc, #148]	; (8007e74 <HAL_HCD_MspInit+0xbc>)
 8007de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007de2:	4a24      	ldr	r2, [pc, #144]	; (8007e74 <HAL_HCD_MspInit+0xbc>)
 8007de4:	f043 0301 	orr.w	r3, r3, #1
 8007de8:	6313      	str	r3, [r2, #48]	; 0x30
 8007dea:	4b22      	ldr	r3, [pc, #136]	; (8007e74 <HAL_HCD_MspInit+0xbc>)
 8007dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dee:	f003 0301 	and.w	r3, r3, #1
 8007df2:	613b      	str	r3, [r7, #16]
 8007df4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8007df6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007dfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e00:	2300      	movs	r3, #0
 8007e02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8007e04:	f107 0314 	add.w	r3, r7, #20
 8007e08:	4619      	mov	r1, r3
 8007e0a:	481b      	ldr	r0, [pc, #108]	; (8007e78 <HAL_HCD_MspInit+0xc0>)
 8007e0c:	f7f9 fdb2 	bl	8001974 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007e10:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007e14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e16:	2302      	movs	r3, #2
 8007e18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007e22:	230a      	movs	r3, #10
 8007e24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e26:	f107 0314 	add.w	r3, r7, #20
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	4812      	ldr	r0, [pc, #72]	; (8007e78 <HAL_HCD_MspInit+0xc0>)
 8007e2e:	f7f9 fda1 	bl	8001974 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007e32:	4b10      	ldr	r3, [pc, #64]	; (8007e74 <HAL_HCD_MspInit+0xbc>)
 8007e34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e36:	4a0f      	ldr	r2, [pc, #60]	; (8007e74 <HAL_HCD_MspInit+0xbc>)
 8007e38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e3c:	6353      	str	r3, [r2, #52]	; 0x34
 8007e3e:	2300      	movs	r3, #0
 8007e40:	60fb      	str	r3, [r7, #12]
 8007e42:	4b0c      	ldr	r3, [pc, #48]	; (8007e74 <HAL_HCD_MspInit+0xbc>)
 8007e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e46:	4a0b      	ldr	r2, [pc, #44]	; (8007e74 <HAL_HCD_MspInit+0xbc>)
 8007e48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007e4c:	6453      	str	r3, [r2, #68]	; 0x44
 8007e4e:	4b09      	ldr	r3, [pc, #36]	; (8007e74 <HAL_HCD_MspInit+0xbc>)
 8007e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e56:	60fb      	str	r3, [r7, #12]
 8007e58:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	2100      	movs	r1, #0
 8007e5e:	2043      	movs	r0, #67	; 0x43
 8007e60:	f7f9 fd51 	bl	8001906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007e64:	2043      	movs	r0, #67	; 0x43
 8007e66:	f7f9 fd6a 	bl	800193e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007e6a:	bf00      	nop
 8007e6c:	3728      	adds	r7, #40	; 0x28
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}
 8007e72:	bf00      	nop
 8007e74:	40023800 	.word	0x40023800
 8007e78:	40020000 	.word	0x40020000

08007e7c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b082      	sub	sp, #8
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	f7fe ffed 	bl	8006e6a <USBH_LL_IncTimer>
}
 8007e90:	bf00      	nop
 8007e92:	3708      	adds	r7, #8
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}

08007e98 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b082      	sub	sp, #8
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f7ff f825 	bl	8006ef6 <USBH_LL_Connect>
}
 8007eac:	bf00      	nop
 8007eae:	3708      	adds	r7, #8
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b082      	sub	sp, #8
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	f7ff f82e 	bl	8006f24 <USBH_LL_Disconnect>
}
 8007ec8:	bf00      	nop
 8007eca:	3708      	adds	r7, #8
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}

08007ed0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b083      	sub	sp, #12
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
 8007ed8:	460b      	mov	r3, r1
 8007eda:	70fb      	strb	r3, [r7, #3]
 8007edc:	4613      	mov	r3, r2
 8007ede:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8007ee0:	bf00      	nop
 8007ee2:	370c      	adds	r7, #12
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr

08007eec <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b082      	sub	sp, #8
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007efa:	4618      	mov	r0, r3
 8007efc:	f7fe ffdf 	bl	8006ebe <USBH_LL_PortEnabled>
}
 8007f00:	bf00      	nop
 8007f02:	3708      	adds	r7, #8
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b082      	sub	sp, #8
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007f16:	4618      	mov	r0, r3
 8007f18:	f7fe ffdf 	bl	8006eda <USBH_LL_PortDisabled>
}
 8007f1c:	bf00      	nop
 8007f1e:	3708      	adds	r7, #8
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}

08007f24 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8007f32:	2b01      	cmp	r3, #1
 8007f34:	d12a      	bne.n	8007f8c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8007f36:	4a18      	ldr	r2, [pc, #96]	; (8007f98 <USBH_LL_Init+0x74>)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	4a15      	ldr	r2, [pc, #84]	; (8007f98 <USBH_LL_Init+0x74>)
 8007f42:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007f46:	4b14      	ldr	r3, [pc, #80]	; (8007f98 <USBH_LL_Init+0x74>)
 8007f48:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007f4c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007f4e:	4b12      	ldr	r3, [pc, #72]	; (8007f98 <USBH_LL_Init+0x74>)
 8007f50:	2208      	movs	r2, #8
 8007f52:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007f54:	4b10      	ldr	r3, [pc, #64]	; (8007f98 <USBH_LL_Init+0x74>)
 8007f56:	2201      	movs	r2, #1
 8007f58:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007f5a:	4b0f      	ldr	r3, [pc, #60]	; (8007f98 <USBH_LL_Init+0x74>)
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007f60:	4b0d      	ldr	r3, [pc, #52]	; (8007f98 <USBH_LL_Init+0x74>)
 8007f62:	2202      	movs	r2, #2
 8007f64:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007f66:	4b0c      	ldr	r3, [pc, #48]	; (8007f98 <USBH_LL_Init+0x74>)
 8007f68:	2200      	movs	r2, #0
 8007f6a:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007f6c:	480a      	ldr	r0, [pc, #40]	; (8007f98 <USBH_LL_Init+0x74>)
 8007f6e:	f7f9 feb6 	bl	8001cde <HAL_HCD_Init>
 8007f72:	4603      	mov	r3, r0
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d001      	beq.n	8007f7c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007f78:	f7f8 fd2c 	bl	80009d4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007f7c:	4806      	ldr	r0, [pc, #24]	; (8007f98 <USBH_LL_Init+0x74>)
 8007f7e:	f7fa fa9a 	bl	80024b6 <HAL_HCD_GetCurrentFrame>
 8007f82:	4603      	mov	r3, r0
 8007f84:	4619      	mov	r1, r3
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f7fe ff60 	bl	8006e4c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007f8c:	2300      	movs	r3, #0
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	3708      	adds	r7, #8
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}
 8007f96:	bf00      	nop
 8007f98:	200005d0 	.word	0x200005d0

08007f9c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007fa8:	2300      	movs	r3, #0
 8007faa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	f7fa fa09 	bl	80023ca <HAL_HCD_Start>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007fbc:	7bfb      	ldrb	r3, [r7, #15]
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	f000 f95c 	bl	800827c <USBH_Get_USB_Status>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007fc8:	7bbb      	ldrb	r3, [r7, #14]
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3710      	adds	r7, #16
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}

08007fd2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8007fd2:	b580      	push	{r7, lr}
 8007fd4:	b084      	sub	sp, #16
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007fe8:	4618      	mov	r0, r3
 8007fea:	f7fa fa11 	bl	8002410 <HAL_HCD_Stop>
 8007fee:	4603      	mov	r3, r0
 8007ff0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007ff2:	7bfb      	ldrb	r3, [r7, #15]
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f000 f941 	bl	800827c <USBH_Get_USB_Status>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007ffe:	7bbb      	ldrb	r3, [r7, #14]
}
 8008000:	4618      	mov	r0, r3
 8008002:	3710      	adds	r7, #16
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}

08008008 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b084      	sub	sp, #16
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008010:	2301      	movs	r3, #1
 8008012:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800801a:	4618      	mov	r0, r3
 800801c:	f7fa fa59 	bl	80024d2 <HAL_HCD_GetCurrentSpeed>
 8008020:	4603      	mov	r3, r0
 8008022:	2b02      	cmp	r3, #2
 8008024:	d00c      	beq.n	8008040 <USBH_LL_GetSpeed+0x38>
 8008026:	2b02      	cmp	r3, #2
 8008028:	d80d      	bhi.n	8008046 <USBH_LL_GetSpeed+0x3e>
 800802a:	2b00      	cmp	r3, #0
 800802c:	d002      	beq.n	8008034 <USBH_LL_GetSpeed+0x2c>
 800802e:	2b01      	cmp	r3, #1
 8008030:	d003      	beq.n	800803a <USBH_LL_GetSpeed+0x32>
 8008032:	e008      	b.n	8008046 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008034:	2300      	movs	r3, #0
 8008036:	73fb      	strb	r3, [r7, #15]
    break;
 8008038:	e008      	b.n	800804c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800803a:	2301      	movs	r3, #1
 800803c:	73fb      	strb	r3, [r7, #15]
    break;
 800803e:	e005      	b.n	800804c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008040:	2302      	movs	r3, #2
 8008042:	73fb      	strb	r3, [r7, #15]
    break;
 8008044:	e002      	b.n	800804c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8008046:	2301      	movs	r3, #1
 8008048:	73fb      	strb	r3, [r7, #15]
    break;
 800804a:	bf00      	nop
  }
  return  speed;
 800804c:	7bfb      	ldrb	r3, [r7, #15]
}
 800804e:	4618      	mov	r0, r3
 8008050:	3710      	adds	r7, #16
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}

08008056 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008056:	b580      	push	{r7, lr}
 8008058:	b084      	sub	sp, #16
 800805a:	af00      	add	r7, sp, #0
 800805c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800805e:	2300      	movs	r3, #0
 8008060:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008062:	2300      	movs	r3, #0
 8008064:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800806c:	4618      	mov	r0, r3
 800806e:	f7fa f9ec 	bl	800244a <HAL_HCD_ResetPort>
 8008072:	4603      	mov	r3, r0
 8008074:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008076:	7bfb      	ldrb	r3, [r7, #15]
 8008078:	4618      	mov	r0, r3
 800807a:	f000 f8ff 	bl	800827c <USBH_Get_USB_Status>
 800807e:	4603      	mov	r3, r0
 8008080:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008082:	7bbb      	ldrb	r3, [r7, #14]
}
 8008084:	4618      	mov	r0, r3
 8008086:	3710      	adds	r7, #16
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b082      	sub	sp, #8
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	460b      	mov	r3, r1
 8008096:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800809e:	78fa      	ldrb	r2, [r7, #3]
 80080a0:	4611      	mov	r1, r2
 80080a2:	4618      	mov	r0, r3
 80080a4:	f7fa f9f3 	bl	800248e <HAL_HCD_HC_GetXferCount>
 80080a8:	4603      	mov	r3, r0
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3708      	adds	r7, #8
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}

080080b2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80080b2:	b590      	push	{r4, r7, lr}
 80080b4:	b089      	sub	sp, #36	; 0x24
 80080b6:	af04      	add	r7, sp, #16
 80080b8:	6078      	str	r0, [r7, #4]
 80080ba:	4608      	mov	r0, r1
 80080bc:	4611      	mov	r1, r2
 80080be:	461a      	mov	r2, r3
 80080c0:	4603      	mov	r3, r0
 80080c2:	70fb      	strb	r3, [r7, #3]
 80080c4:	460b      	mov	r3, r1
 80080c6:	70bb      	strb	r3, [r7, #2]
 80080c8:	4613      	mov	r3, r2
 80080ca:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80080cc:	2300      	movs	r3, #0
 80080ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80080d0:	2300      	movs	r3, #0
 80080d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80080da:	787c      	ldrb	r4, [r7, #1]
 80080dc:	78ba      	ldrb	r2, [r7, #2]
 80080de:	78f9      	ldrb	r1, [r7, #3]
 80080e0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80080e2:	9302      	str	r3, [sp, #8]
 80080e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80080e8:	9301      	str	r3, [sp, #4]
 80080ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 80080ee:	9300      	str	r3, [sp, #0]
 80080f0:	4623      	mov	r3, r4
 80080f2:	f7f9 fe56 	bl	8001da2 <HAL_HCD_HC_Init>
 80080f6:	4603      	mov	r3, r0
 80080f8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80080fa:	7bfb      	ldrb	r3, [r7, #15]
 80080fc:	4618      	mov	r0, r3
 80080fe:	f000 f8bd 	bl	800827c <USBH_Get_USB_Status>
 8008102:	4603      	mov	r3, r0
 8008104:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008106:	7bbb      	ldrb	r3, [r7, #14]
}
 8008108:	4618      	mov	r0, r3
 800810a:	3714      	adds	r7, #20
 800810c:	46bd      	mov	sp, r7
 800810e:	bd90      	pop	{r4, r7, pc}

08008110 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b084      	sub	sp, #16
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
 8008118:	460b      	mov	r3, r1
 800811a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800811c:	2300      	movs	r3, #0
 800811e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008120:	2300      	movs	r3, #0
 8008122:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800812a:	78fa      	ldrb	r2, [r7, #3]
 800812c:	4611      	mov	r1, r2
 800812e:	4618      	mov	r0, r3
 8008130:	f7f9 fec6 	bl	8001ec0 <HAL_HCD_HC_Halt>
 8008134:	4603      	mov	r3, r0
 8008136:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008138:	7bfb      	ldrb	r3, [r7, #15]
 800813a:	4618      	mov	r0, r3
 800813c:	f000 f89e 	bl	800827c <USBH_Get_USB_Status>
 8008140:	4603      	mov	r3, r0
 8008142:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008144:	7bbb      	ldrb	r3, [r7, #14]
}
 8008146:	4618      	mov	r0, r3
 8008148:	3710      	adds	r7, #16
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}

0800814e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800814e:	b590      	push	{r4, r7, lr}
 8008150:	b089      	sub	sp, #36	; 0x24
 8008152:	af04      	add	r7, sp, #16
 8008154:	6078      	str	r0, [r7, #4]
 8008156:	4608      	mov	r0, r1
 8008158:	4611      	mov	r1, r2
 800815a:	461a      	mov	r2, r3
 800815c:	4603      	mov	r3, r0
 800815e:	70fb      	strb	r3, [r7, #3]
 8008160:	460b      	mov	r3, r1
 8008162:	70bb      	strb	r3, [r7, #2]
 8008164:	4613      	mov	r3, r2
 8008166:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008168:	2300      	movs	r3, #0
 800816a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800816c:	2300      	movs	r3, #0
 800816e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008176:	787c      	ldrb	r4, [r7, #1]
 8008178:	78ba      	ldrb	r2, [r7, #2]
 800817a:	78f9      	ldrb	r1, [r7, #3]
 800817c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008180:	9303      	str	r3, [sp, #12]
 8008182:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008184:	9302      	str	r3, [sp, #8]
 8008186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008188:	9301      	str	r3, [sp, #4]
 800818a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800818e:	9300      	str	r3, [sp, #0]
 8008190:	4623      	mov	r3, r4
 8008192:	f7f9 feb9 	bl	8001f08 <HAL_HCD_HC_SubmitRequest>
 8008196:	4603      	mov	r3, r0
 8008198:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800819a:	7bfb      	ldrb	r3, [r7, #15]
 800819c:	4618      	mov	r0, r3
 800819e:	f000 f86d 	bl	800827c <USBH_Get_USB_Status>
 80081a2:	4603      	mov	r3, r0
 80081a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80081a6:	7bbb      	ldrb	r3, [r7, #14]
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	3714      	adds	r7, #20
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd90      	pop	{r4, r7, pc}

080081b0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b082      	sub	sp, #8
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
 80081b8:	460b      	mov	r3, r1
 80081ba:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80081c2:	78fa      	ldrb	r2, [r7, #3]
 80081c4:	4611      	mov	r1, r2
 80081c6:	4618      	mov	r0, r3
 80081c8:	f7fa f94d 	bl	8002466 <HAL_HCD_HC_GetURBState>
 80081cc:	4603      	mov	r3, r0
}
 80081ce:	4618      	mov	r0, r3
 80081d0:	3708      	adds	r7, #8
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}

080081d6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80081d6:	b580      	push	{r7, lr}
 80081d8:	b082      	sub	sp, #8
 80081da:	af00      	add	r7, sp, #0
 80081dc:	6078      	str	r0, [r7, #4]
 80081de:	460b      	mov	r3, r1
 80081e0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d103      	bne.n	80081f4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80081ec:	78fb      	ldrb	r3, [r7, #3]
 80081ee:	4618      	mov	r0, r3
 80081f0:	f000 f870 	bl	80082d4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80081f4:	20c8      	movs	r0, #200	; 0xc8
 80081f6:	f7f8 fe87 	bl	8000f08 <HAL_Delay>
  return USBH_OK;
 80081fa:	2300      	movs	r3, #0
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3708      	adds	r7, #8
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}

08008204 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008204:	b480      	push	{r7}
 8008206:	b085      	sub	sp, #20
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
 800820c:	460b      	mov	r3, r1
 800820e:	70fb      	strb	r3, [r7, #3]
 8008210:	4613      	mov	r3, r2
 8008212:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800821a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800821c:	78fb      	ldrb	r3, [r7, #3]
 800821e:	68fa      	ldr	r2, [r7, #12]
 8008220:	212c      	movs	r1, #44	; 0x2c
 8008222:	fb01 f303 	mul.w	r3, r1, r3
 8008226:	4413      	add	r3, r2
 8008228:	333b      	adds	r3, #59	; 0x3b
 800822a:	781b      	ldrb	r3, [r3, #0]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d009      	beq.n	8008244 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008230:	78fb      	ldrb	r3, [r7, #3]
 8008232:	68fa      	ldr	r2, [r7, #12]
 8008234:	212c      	movs	r1, #44	; 0x2c
 8008236:	fb01 f303 	mul.w	r3, r1, r3
 800823a:	4413      	add	r3, r2
 800823c:	3354      	adds	r3, #84	; 0x54
 800823e:	78ba      	ldrb	r2, [r7, #2]
 8008240:	701a      	strb	r2, [r3, #0]
 8008242:	e008      	b.n	8008256 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008244:	78fb      	ldrb	r3, [r7, #3]
 8008246:	68fa      	ldr	r2, [r7, #12]
 8008248:	212c      	movs	r1, #44	; 0x2c
 800824a:	fb01 f303 	mul.w	r3, r1, r3
 800824e:	4413      	add	r3, r2
 8008250:	3355      	adds	r3, #85	; 0x55
 8008252:	78ba      	ldrb	r2, [r7, #2]
 8008254:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008256:	2300      	movs	r3, #0
}
 8008258:	4618      	mov	r0, r3
 800825a:	3714      	adds	r7, #20
 800825c:	46bd      	mov	sp, r7
 800825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008262:	4770      	bx	lr

08008264 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b082      	sub	sp, #8
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f7f8 fe4b 	bl	8000f08 <HAL_Delay>
}
 8008272:	bf00      	nop
 8008274:	3708      	adds	r7, #8
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}
	...

0800827c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800827c:	b480      	push	{r7}
 800827e:	b085      	sub	sp, #20
 8008280:	af00      	add	r7, sp, #0
 8008282:	4603      	mov	r3, r0
 8008284:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008286:	2300      	movs	r3, #0
 8008288:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800828a:	79fb      	ldrb	r3, [r7, #7]
 800828c:	2b03      	cmp	r3, #3
 800828e:	d817      	bhi.n	80082c0 <USBH_Get_USB_Status+0x44>
 8008290:	a201      	add	r2, pc, #4	; (adr r2, 8008298 <USBH_Get_USB_Status+0x1c>)
 8008292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008296:	bf00      	nop
 8008298:	080082a9 	.word	0x080082a9
 800829c:	080082af 	.word	0x080082af
 80082a0:	080082b5 	.word	0x080082b5
 80082a4:	080082bb 	.word	0x080082bb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80082a8:	2300      	movs	r3, #0
 80082aa:	73fb      	strb	r3, [r7, #15]
    break;
 80082ac:	e00b      	b.n	80082c6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80082ae:	2302      	movs	r3, #2
 80082b0:	73fb      	strb	r3, [r7, #15]
    break;
 80082b2:	e008      	b.n	80082c6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80082b4:	2301      	movs	r3, #1
 80082b6:	73fb      	strb	r3, [r7, #15]
    break;
 80082b8:	e005      	b.n	80082c6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80082ba:	2302      	movs	r3, #2
 80082bc:	73fb      	strb	r3, [r7, #15]
    break;
 80082be:	e002      	b.n	80082c6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80082c0:	2302      	movs	r3, #2
 80082c2:	73fb      	strb	r3, [r7, #15]
    break;
 80082c4:	bf00      	nop
  }
  return usb_status;
 80082c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3714      	adds	r7, #20
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr

080082d4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b084      	sub	sp, #16
 80082d8:	af00      	add	r7, sp, #0
 80082da:	4603      	mov	r3, r0
 80082dc:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80082de:	79fb      	ldrb	r3, [r7, #7]
 80082e0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80082e2:	79fb      	ldrb	r3, [r7, #7]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d102      	bne.n	80082ee <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 80082e8:	2300      	movs	r3, #0
 80082ea:	73fb      	strb	r3, [r7, #15]
 80082ec:	e001      	b.n	80082f2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80082ee:	2301      	movs	r3, #1
 80082f0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80082f2:	7bfb      	ldrb	r3, [r7, #15]
 80082f4:	461a      	mov	r2, r3
 80082f6:	2101      	movs	r1, #1
 80082f8:	4803      	ldr	r0, [pc, #12]	; (8008308 <MX_DriverVbusFS+0x34>)
 80082fa:	f7f9 fcd7 	bl	8001cac <HAL_GPIO_WritePin>
}
 80082fe:	bf00      	nop
 8008300:	3710      	adds	r7, #16
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}
 8008306:	bf00      	nop
 8008308:	40020800 	.word	0x40020800

0800830c <__errno>:
 800830c:	4b01      	ldr	r3, [pc, #4]	; (8008314 <__errno+0x8>)
 800830e:	6818      	ldr	r0, [r3, #0]
 8008310:	4770      	bx	lr
 8008312:	bf00      	nop
 8008314:	2000002c 	.word	0x2000002c

08008318 <__libc_init_array>:
 8008318:	b570      	push	{r4, r5, r6, lr}
 800831a:	4d0d      	ldr	r5, [pc, #52]	; (8008350 <__libc_init_array+0x38>)
 800831c:	4c0d      	ldr	r4, [pc, #52]	; (8008354 <__libc_init_array+0x3c>)
 800831e:	1b64      	subs	r4, r4, r5
 8008320:	10a4      	asrs	r4, r4, #2
 8008322:	2600      	movs	r6, #0
 8008324:	42a6      	cmp	r6, r4
 8008326:	d109      	bne.n	800833c <__libc_init_array+0x24>
 8008328:	4d0b      	ldr	r5, [pc, #44]	; (8008358 <__libc_init_array+0x40>)
 800832a:	4c0c      	ldr	r4, [pc, #48]	; (800835c <__libc_init_array+0x44>)
 800832c:	f000 f92e 	bl	800858c <_init>
 8008330:	1b64      	subs	r4, r4, r5
 8008332:	10a4      	asrs	r4, r4, #2
 8008334:	2600      	movs	r6, #0
 8008336:	42a6      	cmp	r6, r4
 8008338:	d105      	bne.n	8008346 <__libc_init_array+0x2e>
 800833a:	bd70      	pop	{r4, r5, r6, pc}
 800833c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008340:	4798      	blx	r3
 8008342:	3601      	adds	r6, #1
 8008344:	e7ee      	b.n	8008324 <__libc_init_array+0xc>
 8008346:	f855 3b04 	ldr.w	r3, [r5], #4
 800834a:	4798      	blx	r3
 800834c:	3601      	adds	r6, #1
 800834e:	e7f2      	b.n	8008336 <__libc_init_array+0x1e>
 8008350:	080085c8 	.word	0x080085c8
 8008354:	080085c8 	.word	0x080085c8
 8008358:	080085c8 	.word	0x080085c8
 800835c:	080085cc 	.word	0x080085cc

08008360 <malloc>:
 8008360:	4b02      	ldr	r3, [pc, #8]	; (800836c <malloc+0xc>)
 8008362:	4601      	mov	r1, r0
 8008364:	6818      	ldr	r0, [r3, #0]
 8008366:	f000 b87f 	b.w	8008468 <_malloc_r>
 800836a:	bf00      	nop
 800836c:	2000002c 	.word	0x2000002c

08008370 <free>:
 8008370:	4b02      	ldr	r3, [pc, #8]	; (800837c <free+0xc>)
 8008372:	4601      	mov	r1, r0
 8008374:	6818      	ldr	r0, [r3, #0]
 8008376:	f000 b80b 	b.w	8008390 <_free_r>
 800837a:	bf00      	nop
 800837c:	2000002c 	.word	0x2000002c

08008380 <memset>:
 8008380:	4402      	add	r2, r0
 8008382:	4603      	mov	r3, r0
 8008384:	4293      	cmp	r3, r2
 8008386:	d100      	bne.n	800838a <memset+0xa>
 8008388:	4770      	bx	lr
 800838a:	f803 1b01 	strb.w	r1, [r3], #1
 800838e:	e7f9      	b.n	8008384 <memset+0x4>

08008390 <_free_r>:
 8008390:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008392:	2900      	cmp	r1, #0
 8008394:	d044      	beq.n	8008420 <_free_r+0x90>
 8008396:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800839a:	9001      	str	r0, [sp, #4]
 800839c:	2b00      	cmp	r3, #0
 800839e:	f1a1 0404 	sub.w	r4, r1, #4
 80083a2:	bfb8      	it	lt
 80083a4:	18e4      	addlt	r4, r4, r3
 80083a6:	f000 f8e3 	bl	8008570 <__malloc_lock>
 80083aa:	4a1e      	ldr	r2, [pc, #120]	; (8008424 <_free_r+0x94>)
 80083ac:	9801      	ldr	r0, [sp, #4]
 80083ae:	6813      	ldr	r3, [r2, #0]
 80083b0:	b933      	cbnz	r3, 80083c0 <_free_r+0x30>
 80083b2:	6063      	str	r3, [r4, #4]
 80083b4:	6014      	str	r4, [r2, #0]
 80083b6:	b003      	add	sp, #12
 80083b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80083bc:	f000 b8de 	b.w	800857c <__malloc_unlock>
 80083c0:	42a3      	cmp	r3, r4
 80083c2:	d908      	bls.n	80083d6 <_free_r+0x46>
 80083c4:	6825      	ldr	r5, [r4, #0]
 80083c6:	1961      	adds	r1, r4, r5
 80083c8:	428b      	cmp	r3, r1
 80083ca:	bf01      	itttt	eq
 80083cc:	6819      	ldreq	r1, [r3, #0]
 80083ce:	685b      	ldreq	r3, [r3, #4]
 80083d0:	1949      	addeq	r1, r1, r5
 80083d2:	6021      	streq	r1, [r4, #0]
 80083d4:	e7ed      	b.n	80083b2 <_free_r+0x22>
 80083d6:	461a      	mov	r2, r3
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	b10b      	cbz	r3, 80083e0 <_free_r+0x50>
 80083dc:	42a3      	cmp	r3, r4
 80083de:	d9fa      	bls.n	80083d6 <_free_r+0x46>
 80083e0:	6811      	ldr	r1, [r2, #0]
 80083e2:	1855      	adds	r5, r2, r1
 80083e4:	42a5      	cmp	r5, r4
 80083e6:	d10b      	bne.n	8008400 <_free_r+0x70>
 80083e8:	6824      	ldr	r4, [r4, #0]
 80083ea:	4421      	add	r1, r4
 80083ec:	1854      	adds	r4, r2, r1
 80083ee:	42a3      	cmp	r3, r4
 80083f0:	6011      	str	r1, [r2, #0]
 80083f2:	d1e0      	bne.n	80083b6 <_free_r+0x26>
 80083f4:	681c      	ldr	r4, [r3, #0]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	6053      	str	r3, [r2, #4]
 80083fa:	4421      	add	r1, r4
 80083fc:	6011      	str	r1, [r2, #0]
 80083fe:	e7da      	b.n	80083b6 <_free_r+0x26>
 8008400:	d902      	bls.n	8008408 <_free_r+0x78>
 8008402:	230c      	movs	r3, #12
 8008404:	6003      	str	r3, [r0, #0]
 8008406:	e7d6      	b.n	80083b6 <_free_r+0x26>
 8008408:	6825      	ldr	r5, [r4, #0]
 800840a:	1961      	adds	r1, r4, r5
 800840c:	428b      	cmp	r3, r1
 800840e:	bf04      	itt	eq
 8008410:	6819      	ldreq	r1, [r3, #0]
 8008412:	685b      	ldreq	r3, [r3, #4]
 8008414:	6063      	str	r3, [r4, #4]
 8008416:	bf04      	itt	eq
 8008418:	1949      	addeq	r1, r1, r5
 800841a:	6021      	streq	r1, [r4, #0]
 800841c:	6054      	str	r4, [r2, #4]
 800841e:	e7ca      	b.n	80083b6 <_free_r+0x26>
 8008420:	b003      	add	sp, #12
 8008422:	bd30      	pop	{r4, r5, pc}
 8008424:	200008d4 	.word	0x200008d4

08008428 <sbrk_aligned>:
 8008428:	b570      	push	{r4, r5, r6, lr}
 800842a:	4e0e      	ldr	r6, [pc, #56]	; (8008464 <sbrk_aligned+0x3c>)
 800842c:	460c      	mov	r4, r1
 800842e:	6831      	ldr	r1, [r6, #0]
 8008430:	4605      	mov	r5, r0
 8008432:	b911      	cbnz	r1, 800843a <sbrk_aligned+0x12>
 8008434:	f000 f88c 	bl	8008550 <_sbrk_r>
 8008438:	6030      	str	r0, [r6, #0]
 800843a:	4621      	mov	r1, r4
 800843c:	4628      	mov	r0, r5
 800843e:	f000 f887 	bl	8008550 <_sbrk_r>
 8008442:	1c43      	adds	r3, r0, #1
 8008444:	d00a      	beq.n	800845c <sbrk_aligned+0x34>
 8008446:	1cc4      	adds	r4, r0, #3
 8008448:	f024 0403 	bic.w	r4, r4, #3
 800844c:	42a0      	cmp	r0, r4
 800844e:	d007      	beq.n	8008460 <sbrk_aligned+0x38>
 8008450:	1a21      	subs	r1, r4, r0
 8008452:	4628      	mov	r0, r5
 8008454:	f000 f87c 	bl	8008550 <_sbrk_r>
 8008458:	3001      	adds	r0, #1
 800845a:	d101      	bne.n	8008460 <sbrk_aligned+0x38>
 800845c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008460:	4620      	mov	r0, r4
 8008462:	bd70      	pop	{r4, r5, r6, pc}
 8008464:	200008d8 	.word	0x200008d8

08008468 <_malloc_r>:
 8008468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800846c:	1ccd      	adds	r5, r1, #3
 800846e:	f025 0503 	bic.w	r5, r5, #3
 8008472:	3508      	adds	r5, #8
 8008474:	2d0c      	cmp	r5, #12
 8008476:	bf38      	it	cc
 8008478:	250c      	movcc	r5, #12
 800847a:	2d00      	cmp	r5, #0
 800847c:	4607      	mov	r7, r0
 800847e:	db01      	blt.n	8008484 <_malloc_r+0x1c>
 8008480:	42a9      	cmp	r1, r5
 8008482:	d905      	bls.n	8008490 <_malloc_r+0x28>
 8008484:	230c      	movs	r3, #12
 8008486:	603b      	str	r3, [r7, #0]
 8008488:	2600      	movs	r6, #0
 800848a:	4630      	mov	r0, r6
 800848c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008490:	4e2e      	ldr	r6, [pc, #184]	; (800854c <_malloc_r+0xe4>)
 8008492:	f000 f86d 	bl	8008570 <__malloc_lock>
 8008496:	6833      	ldr	r3, [r6, #0]
 8008498:	461c      	mov	r4, r3
 800849a:	bb34      	cbnz	r4, 80084ea <_malloc_r+0x82>
 800849c:	4629      	mov	r1, r5
 800849e:	4638      	mov	r0, r7
 80084a0:	f7ff ffc2 	bl	8008428 <sbrk_aligned>
 80084a4:	1c43      	adds	r3, r0, #1
 80084a6:	4604      	mov	r4, r0
 80084a8:	d14d      	bne.n	8008546 <_malloc_r+0xde>
 80084aa:	6834      	ldr	r4, [r6, #0]
 80084ac:	4626      	mov	r6, r4
 80084ae:	2e00      	cmp	r6, #0
 80084b0:	d140      	bne.n	8008534 <_malloc_r+0xcc>
 80084b2:	6823      	ldr	r3, [r4, #0]
 80084b4:	4631      	mov	r1, r6
 80084b6:	4638      	mov	r0, r7
 80084b8:	eb04 0803 	add.w	r8, r4, r3
 80084bc:	f000 f848 	bl	8008550 <_sbrk_r>
 80084c0:	4580      	cmp	r8, r0
 80084c2:	d13a      	bne.n	800853a <_malloc_r+0xd2>
 80084c4:	6821      	ldr	r1, [r4, #0]
 80084c6:	3503      	adds	r5, #3
 80084c8:	1a6d      	subs	r5, r5, r1
 80084ca:	f025 0503 	bic.w	r5, r5, #3
 80084ce:	3508      	adds	r5, #8
 80084d0:	2d0c      	cmp	r5, #12
 80084d2:	bf38      	it	cc
 80084d4:	250c      	movcc	r5, #12
 80084d6:	4629      	mov	r1, r5
 80084d8:	4638      	mov	r0, r7
 80084da:	f7ff ffa5 	bl	8008428 <sbrk_aligned>
 80084de:	3001      	adds	r0, #1
 80084e0:	d02b      	beq.n	800853a <_malloc_r+0xd2>
 80084e2:	6823      	ldr	r3, [r4, #0]
 80084e4:	442b      	add	r3, r5
 80084e6:	6023      	str	r3, [r4, #0]
 80084e8:	e00e      	b.n	8008508 <_malloc_r+0xa0>
 80084ea:	6822      	ldr	r2, [r4, #0]
 80084ec:	1b52      	subs	r2, r2, r5
 80084ee:	d41e      	bmi.n	800852e <_malloc_r+0xc6>
 80084f0:	2a0b      	cmp	r2, #11
 80084f2:	d916      	bls.n	8008522 <_malloc_r+0xba>
 80084f4:	1961      	adds	r1, r4, r5
 80084f6:	42a3      	cmp	r3, r4
 80084f8:	6025      	str	r5, [r4, #0]
 80084fa:	bf18      	it	ne
 80084fc:	6059      	strne	r1, [r3, #4]
 80084fe:	6863      	ldr	r3, [r4, #4]
 8008500:	bf08      	it	eq
 8008502:	6031      	streq	r1, [r6, #0]
 8008504:	5162      	str	r2, [r4, r5]
 8008506:	604b      	str	r3, [r1, #4]
 8008508:	4638      	mov	r0, r7
 800850a:	f104 060b 	add.w	r6, r4, #11
 800850e:	f000 f835 	bl	800857c <__malloc_unlock>
 8008512:	f026 0607 	bic.w	r6, r6, #7
 8008516:	1d23      	adds	r3, r4, #4
 8008518:	1af2      	subs	r2, r6, r3
 800851a:	d0b6      	beq.n	800848a <_malloc_r+0x22>
 800851c:	1b9b      	subs	r3, r3, r6
 800851e:	50a3      	str	r3, [r4, r2]
 8008520:	e7b3      	b.n	800848a <_malloc_r+0x22>
 8008522:	6862      	ldr	r2, [r4, #4]
 8008524:	42a3      	cmp	r3, r4
 8008526:	bf0c      	ite	eq
 8008528:	6032      	streq	r2, [r6, #0]
 800852a:	605a      	strne	r2, [r3, #4]
 800852c:	e7ec      	b.n	8008508 <_malloc_r+0xa0>
 800852e:	4623      	mov	r3, r4
 8008530:	6864      	ldr	r4, [r4, #4]
 8008532:	e7b2      	b.n	800849a <_malloc_r+0x32>
 8008534:	4634      	mov	r4, r6
 8008536:	6876      	ldr	r6, [r6, #4]
 8008538:	e7b9      	b.n	80084ae <_malloc_r+0x46>
 800853a:	230c      	movs	r3, #12
 800853c:	603b      	str	r3, [r7, #0]
 800853e:	4638      	mov	r0, r7
 8008540:	f000 f81c 	bl	800857c <__malloc_unlock>
 8008544:	e7a1      	b.n	800848a <_malloc_r+0x22>
 8008546:	6025      	str	r5, [r4, #0]
 8008548:	e7de      	b.n	8008508 <_malloc_r+0xa0>
 800854a:	bf00      	nop
 800854c:	200008d4 	.word	0x200008d4

08008550 <_sbrk_r>:
 8008550:	b538      	push	{r3, r4, r5, lr}
 8008552:	4d06      	ldr	r5, [pc, #24]	; (800856c <_sbrk_r+0x1c>)
 8008554:	2300      	movs	r3, #0
 8008556:	4604      	mov	r4, r0
 8008558:	4608      	mov	r0, r1
 800855a:	602b      	str	r3, [r5, #0]
 800855c:	f7f8 fbf0 	bl	8000d40 <_sbrk>
 8008560:	1c43      	adds	r3, r0, #1
 8008562:	d102      	bne.n	800856a <_sbrk_r+0x1a>
 8008564:	682b      	ldr	r3, [r5, #0]
 8008566:	b103      	cbz	r3, 800856a <_sbrk_r+0x1a>
 8008568:	6023      	str	r3, [r4, #0]
 800856a:	bd38      	pop	{r3, r4, r5, pc}
 800856c:	200008dc 	.word	0x200008dc

08008570 <__malloc_lock>:
 8008570:	4801      	ldr	r0, [pc, #4]	; (8008578 <__malloc_lock+0x8>)
 8008572:	f000 b809 	b.w	8008588 <__retarget_lock_acquire_recursive>
 8008576:	bf00      	nop
 8008578:	200008e0 	.word	0x200008e0

0800857c <__malloc_unlock>:
 800857c:	4801      	ldr	r0, [pc, #4]	; (8008584 <__malloc_unlock+0x8>)
 800857e:	f000 b804 	b.w	800858a <__retarget_lock_release_recursive>
 8008582:	bf00      	nop
 8008584:	200008e0 	.word	0x200008e0

08008588 <__retarget_lock_acquire_recursive>:
 8008588:	4770      	bx	lr

0800858a <__retarget_lock_release_recursive>:
 800858a:	4770      	bx	lr

0800858c <_init>:
 800858c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800858e:	bf00      	nop
 8008590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008592:	bc08      	pop	{r3}
 8008594:	469e      	mov	lr, r3
 8008596:	4770      	bx	lr

08008598 <_fini>:
 8008598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800859a:	bf00      	nop
 800859c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800859e:	bc08      	pop	{r3}
 80085a0:	469e      	mov	lr, r3
 80085a2:	4770      	bx	lr
