    </div></td><td width="32">Â </td></tr><tr><td valign="top"><div class="es-jasper-simpleCalendar" baseurl="/lkml/"></div><div class="threadlist">Messages in this thread</div><ul class="threadlist"><li class="root"><a href="/lkml/2012/9/14/99">First message in thread</a></li><li><a href="/lkml/2012/9/24/392">Peter Zijlstra</a><ul><li><a href="/lkml/2012/9/24/420">Peter Zijlstra</a><ul><li><a href="/lkml/2012/9/25/323">Mel Gorman</a><ul><li><a href="/lkml/2012/9/25/457">Peter Zijlstra</a></li></ul></li></ul></li><li><a href="/lkml/2012/9/24/440">Mike Galbraith</a><ul><li class="origin"><a href="/lkml/2012/9/24/477">Linus Torvalds</a><ul><li><a href="/lkml/2012/9/24/477">Borislav Petkov</a><ul><li><a href="/lkml/2012/9/24/673">Mike Galbraith</a></li></ul></li><li><a href="/lkml/2012/9/24/661">Mike Galbraith</a></li><li><a href="/lkml/2012/9/25/595">Suresh Siddha</a></li></ul></li></ul></li></ul></li></ul></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerl.gif" width="32" height="32" alt="/" /></td><td class="c" rowspan="2" valign="top" style="padding-top: 1em"><table><tr><td colspan="2"><!--BuySellAds Zone Code--><div id="bsap_1297613" class="bsarocks bsap_5aa49c00cc06c882289a1dd6a5e50b62"></div><!--End BuySellAds Zone Code--></td></tr><tr><td><table><tr><td class="lp">From</td><td class="rp" itemprop="author">Linus Torvalds &lt;&gt;</td></tr><tr><td class="lp">Date</td><td class="rp" itemprop="datePublished">Mon, 24 Sep 2012 12:12:18 -0700</td></tr><tr><td class="lp">Subject</td><td class="rp" itemprop="name">Re: 20% performance drop on PostgreSQL 9.2 from kernel 3.5.3 to 3.6-rc5 on AMD chipsets - bisected</td></tr></table></td><td><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></td></tr></table><pre itemprop="articleBody">On Mon, Sep 24, 2012 at 11:26 AM, Mike Galbraith &lt;efault&#64;gmx.de&gt; wrote:<br />&gt;<br />&gt; Aside from the cache pollution I recall having been mentioned, on my<br />&gt; E5620, cross core is a tbench win over affine, cross thread is not.<br /><br />Oh, I agree with trying to avoid HT threads, the resource contention<br />easily gets too bad.<br /><br />It's more a question of "if we have real cores with separate L1's but<br />shared L2's, go with those first, before we start distributing it out<br />to separate L2's".<br /><br />             Linus<br /><br /><br /></pre><div align="center"><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></div></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerr.gif" width="32" height="32" alt="\" /></td></tr><tr><td align="right" valign="bottom">
