--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml maze_generator_fpga_top.twx maze_generator_fpga_top.ncd -o
maze_generator_fpga_top.twr maze_generator_fpga_top.pcf

Design file:              maze_generator_fpga_top.ncd
Physical constraint file: maze_generator_fpga_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 38333109 paths analyzed, 7172 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.910ns.
--------------------------------------------------------------------------------

Paths for end point MC/stack_y_12_1 (SLICE_X15Y91.CE), 17797 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/maze_data_152 (FF)
  Destination:          MC/stack_y_12_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.910ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/maze_data_152 to MC/stack_y_12_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y79.YQ      Tcko                  0.511   MC/maze_data<152>
                                                       MC/maze_data_152
    SLICE_X65Y35.G2      net (fanout=17)       4.190   MC/maze_data<152>
    SLICE_X65Y35.F5      Tif5                  0.759   MC/Mmux__COND_31_8_f8
                                                       MC/Mmux__COND_31_151
                                                       MC/Mmux__COND_31_13_f5_0
    SLICE_X65Y34.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_31_13_f51
    SLICE_X65Y34.FX      Tinbfx                0.401   MC/Mmux__COND_31_12_f55
                                                       MC/Mmux__COND_31_11_f6_0
    SLICE_X64Y35.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_31_11_f61
    SLICE_X64Y35.FX      Tinbfx                0.315   MC/Mmux__COND_31_12_f54
                                                       MC/Mmux__COND_31_9_f7_0
    SLICE_X65Y35.FXINA   net (fanout=1)        0.000   MC/Mmux__COND_31_9_f71
    SLICE_X65Y35.Y       Tif6y                 0.451   MC/Mmux__COND_31_8_f8
                                                       MC/Mmux__COND_31_8_f8
    SLICE_X45Y44.G4      net (fanout=1)        1.197   MC/Mmux__COND_31_8_f8
    SLICE_X45Y44.F5      Tif5                  0.759   MC/_COND_31
                                                       MC/Mmux__COND_31_5
                                                       MC/Mmux__COND_31_3_f5
    SLICE_X45Y44.FXINA   net (fanout=1)        0.000   MC/Mmux__COND_31_3_f5
    SLICE_X45Y44.Y       Tif6y                 0.451   MC/_COND_31
                                                       MC/Mmux__COND_31_2_f6
    SLICE_X39Y51.G1      net (fanout=1)        1.259   MC/_COND_31
    SLICE_X39Y51.Y       Tilo                  0.612   N888
                                                       MC/is_wall_down_or000125
    SLICE_X36Y54.F3      net (fanout=4)        1.052   MC/is_wall_down_or000125
    SLICE_X36Y54.X       Tilo                  0.660   MC/curr_y_or0001
                                                       MC/curr_y_or00011
    SLICE_X36Y55.F1      net (fanout=2)        0.125   MC/curr_y_or0001
    SLICE_X36Y55.X       Tilo                  0.660   MC/stack_x_0_not0001418
                                                       MC/stack_x_0_not0001418
    SLICE_X30Y58.G1      net (fanout=1)        0.874   MC/stack_x_0_not0001418
    SLICE_X30Y58.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X29Y53.F4      net (fanout=256)      0.828   MC/N186
    SLICE_X29Y53.X       Tilo                  0.612   MC/stack_x_12_not0001
                                                       MC/stack_x_12_not00011
    SLICE_X15Y91.CE      net (fanout=4)        3.051   MC/stack_x_12_not0001
    SLICE_X15Y91.CLK     Tceck                 0.483   MC/stack_y_12_1
                                                       MC/stack_y_12_1
    -------------------------------------------------  ---------------------------
    Total                                     19.910ns (7.334ns logic, 12.576ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_y_0 (FF)
  Destination:          MC/stack_y_12_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.907ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_y_0 to MC/stack_y_12_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y57.XQ      Tcko                  0.514   MC/curr_y<0>
                                                       MC/curr_y_0
    SLICE_X51Y70.G1      net (fanout=816)      2.963   MC/curr_y<0>
    SLICE_X51Y70.Y       Tilo                  0.612   N82
                                                       MC/COND_25_cmp_eq010011
    SLICE_X38Y83.F1      net (fanout=23)       2.183   MC/N223
    SLICE_X38Y83.X       Tilo                  0.660   MC/is_wall_left_or00011656
                                                       MC/is_wall_left_or00011656
    SLICE_X39Y82.F2      net (fanout=1)        0.618   MC/is_wall_left_or00011656
    SLICE_X39Y82.X       Tilo                  0.612   MC/is_wall_left_or00011670
                                                       MC/is_wall_left_or00011670
    SLICE_X38Y81.F2      net (fanout=1)        0.314   MC/is_wall_left_or00011670
    SLICE_X38Y81.X       Tilo                  0.660   MC/is_wall_left_or00011826
                                                       MC/is_wall_left_or00011826
    SLICE_X47Y65.F1      net (fanout=1)        1.226   MC/is_wall_left_or00011826
    SLICE_X47Y65.X       Tilo                  0.612   MC/is_wall_left_or00012238
                                                       MC/is_wall_left_or00012238
    SLICE_X46Y63.F1      net (fanout=1)        0.387   MC/is_wall_left_or00012238
    SLICE_X46Y63.X       Tilo                  0.660   MC/is_wall_left_or00012262
                                                       MC/is_wall_left_or00012262
    SLICE_X44Y59.G1      net (fanout=4)        0.606   MC/is_wall_left_or00012262
    SLICE_X44Y59.X       Tif5x                 1.000   N371
                                                       MC/stack_x_0_not0001482_SW02
                                                       MC/stack_x_0_not0001482_SW0_f5
    SLICE_X30Y58.G4      net (fanout=1)        0.646   N371
    SLICE_X30Y58.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X29Y53.F4      net (fanout=256)      0.828   MC/N186
    SLICE_X29Y53.X       Tilo                  0.612   MC/stack_x_12_not0001
                                                       MC/stack_x_12_not00011
    SLICE_X15Y91.CE      net (fanout=4)        3.051   MC/stack_x_12_not0001
    SLICE_X15Y91.CLK     Tceck                 0.483   MC/stack_y_12_1
                                                       MC/stack_y_12_1
    -------------------------------------------------  ---------------------------
    Total                                     19.907ns (7.085ns logic, 12.822ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_2_1 (FF)
  Destination:          MC/stack_y_12_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.906ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_2_1 to MC/stack_y_12_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y59.YQ      Tcko                  0.567   MC/curr_x_2_1
                                                       MC/curr_x_2_1
    SLICE_X51Y60.G1      net (fanout=5)        1.041   MC/curr_x_2_1
    SLICE_X51Y60.Y       Tilo                  0.612   MC/currpos_left_1<4>
                                                       MC/Msub_currpos_left_1_cy<3>1
    SLICE_X51Y64.G3      net (fanout=163)      1.000   MC/Msub_currpos_left_1_cy<3>
    SLICE_X51Y64.Y       Tilo                  0.612   N346
                                                       MC/COND_25_cmp_eq001921
    SLICE_X65Y56.G1      net (fanout=29)       2.016   MC/N228
    SLICE_X65Y56.Y       Tilo                  0.612   MC/is_wall_left_or00014116
                                                       MC/is_wall_left_or00014104
    SLICE_X65Y56.F1      net (fanout=1)        0.414   MC/is_wall_left_or00014104/O
    SLICE_X65Y56.X       Tilo                  0.612   MC/is_wall_left_or00014116
                                                       MC/is_wall_left_or00014116
    SLICE_X50Y57.F2      net (fanout=1)        0.983   MC/is_wall_left_or00014116
    SLICE_X50Y57.X       Tilo                  0.660   MC/is_wall_left_or00014137
                                                       MC/is_wall_left_or00014137
    SLICE_X48Y58.F1      net (fanout=1)        0.824   MC/is_wall_left_or00014137
    SLICE_X48Y58.X       Tilo                  0.660   MC/is_wall_left_or00014752
                                                       MC/is_wall_left_or00014752
    SLICE_X46Y58.G4      net (fanout=2)        0.373   MC/is_wall_left_or00014752
    SLICE_X46Y58.Y       Tilo                  0.660   N344
                                                       MC/is_wall_left_or00014785_SW0_SW0
    SLICE_X46Y58.F4      net (fanout=1)        0.020   MC/is_wall_left_or00014785_SW0_SW0/O
    SLICE_X46Y58.X       Tilo                  0.660   N344
                                                       MC/is_wall_left_or00014785_SW0
    SLICE_X44Y59.G3      net (fanout=1)        0.300   N344
    SLICE_X44Y59.X       Tif5x                 1.000   N371
                                                       MC/stack_x_0_not0001482_SW02
                                                       MC/stack_x_0_not0001482_SW0_f5
    SLICE_X30Y58.G4      net (fanout=1)        0.646   N371
    SLICE_X30Y58.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X29Y53.F4      net (fanout=256)      0.828   MC/N186
    SLICE_X29Y53.X       Tilo                  0.612   MC/stack_x_12_not0001
                                                       MC/stack_x_12_not00011
    SLICE_X15Y91.CE      net (fanout=4)        3.051   MC/stack_x_12_not0001
    SLICE_X15Y91.CLK     Tceck                 0.483   MC/stack_y_12_1
                                                       MC/stack_y_12_1
    -------------------------------------------------  ---------------------------
    Total                                     19.906ns (8.410ns logic, 11.496ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point MC/stack_y_12_0 (SLICE_X15Y91.CE), 17797 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/maze_data_152 (FF)
  Destination:          MC/stack_y_12_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.910ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/maze_data_152 to MC/stack_y_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y79.YQ      Tcko                  0.511   MC/maze_data<152>
                                                       MC/maze_data_152
    SLICE_X65Y35.G2      net (fanout=17)       4.190   MC/maze_data<152>
    SLICE_X65Y35.F5      Tif5                  0.759   MC/Mmux__COND_31_8_f8
                                                       MC/Mmux__COND_31_151
                                                       MC/Mmux__COND_31_13_f5_0
    SLICE_X65Y34.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_31_13_f51
    SLICE_X65Y34.FX      Tinbfx                0.401   MC/Mmux__COND_31_12_f55
                                                       MC/Mmux__COND_31_11_f6_0
    SLICE_X64Y35.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_31_11_f61
    SLICE_X64Y35.FX      Tinbfx                0.315   MC/Mmux__COND_31_12_f54
                                                       MC/Mmux__COND_31_9_f7_0
    SLICE_X65Y35.FXINA   net (fanout=1)        0.000   MC/Mmux__COND_31_9_f71
    SLICE_X65Y35.Y       Tif6y                 0.451   MC/Mmux__COND_31_8_f8
                                                       MC/Mmux__COND_31_8_f8
    SLICE_X45Y44.G4      net (fanout=1)        1.197   MC/Mmux__COND_31_8_f8
    SLICE_X45Y44.F5      Tif5                  0.759   MC/_COND_31
                                                       MC/Mmux__COND_31_5
                                                       MC/Mmux__COND_31_3_f5
    SLICE_X45Y44.FXINA   net (fanout=1)        0.000   MC/Mmux__COND_31_3_f5
    SLICE_X45Y44.Y       Tif6y                 0.451   MC/_COND_31
                                                       MC/Mmux__COND_31_2_f6
    SLICE_X39Y51.G1      net (fanout=1)        1.259   MC/_COND_31
    SLICE_X39Y51.Y       Tilo                  0.612   N888
                                                       MC/is_wall_down_or000125
    SLICE_X36Y54.F3      net (fanout=4)        1.052   MC/is_wall_down_or000125
    SLICE_X36Y54.X       Tilo                  0.660   MC/curr_y_or0001
                                                       MC/curr_y_or00011
    SLICE_X36Y55.F1      net (fanout=2)        0.125   MC/curr_y_or0001
    SLICE_X36Y55.X       Tilo                  0.660   MC/stack_x_0_not0001418
                                                       MC/stack_x_0_not0001418
    SLICE_X30Y58.G1      net (fanout=1)        0.874   MC/stack_x_0_not0001418
    SLICE_X30Y58.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X29Y53.F4      net (fanout=256)      0.828   MC/N186
    SLICE_X29Y53.X       Tilo                  0.612   MC/stack_x_12_not0001
                                                       MC/stack_x_12_not00011
    SLICE_X15Y91.CE      net (fanout=4)        3.051   MC/stack_x_12_not0001
    SLICE_X15Y91.CLK     Tceck                 0.483   MC/stack_y_12_1
                                                       MC/stack_y_12_0
    -------------------------------------------------  ---------------------------
    Total                                     19.910ns (7.334ns logic, 12.576ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_y_0 (FF)
  Destination:          MC/stack_y_12_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.907ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_y_0 to MC/stack_y_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y57.XQ      Tcko                  0.514   MC/curr_y<0>
                                                       MC/curr_y_0
    SLICE_X51Y70.G1      net (fanout=816)      2.963   MC/curr_y<0>
    SLICE_X51Y70.Y       Tilo                  0.612   N82
                                                       MC/COND_25_cmp_eq010011
    SLICE_X38Y83.F1      net (fanout=23)       2.183   MC/N223
    SLICE_X38Y83.X       Tilo                  0.660   MC/is_wall_left_or00011656
                                                       MC/is_wall_left_or00011656
    SLICE_X39Y82.F2      net (fanout=1)        0.618   MC/is_wall_left_or00011656
    SLICE_X39Y82.X       Tilo                  0.612   MC/is_wall_left_or00011670
                                                       MC/is_wall_left_or00011670
    SLICE_X38Y81.F2      net (fanout=1)        0.314   MC/is_wall_left_or00011670
    SLICE_X38Y81.X       Tilo                  0.660   MC/is_wall_left_or00011826
                                                       MC/is_wall_left_or00011826
    SLICE_X47Y65.F1      net (fanout=1)        1.226   MC/is_wall_left_or00011826
    SLICE_X47Y65.X       Tilo                  0.612   MC/is_wall_left_or00012238
                                                       MC/is_wall_left_or00012238
    SLICE_X46Y63.F1      net (fanout=1)        0.387   MC/is_wall_left_or00012238
    SLICE_X46Y63.X       Tilo                  0.660   MC/is_wall_left_or00012262
                                                       MC/is_wall_left_or00012262
    SLICE_X44Y59.G1      net (fanout=4)        0.606   MC/is_wall_left_or00012262
    SLICE_X44Y59.X       Tif5x                 1.000   N371
                                                       MC/stack_x_0_not0001482_SW02
                                                       MC/stack_x_0_not0001482_SW0_f5
    SLICE_X30Y58.G4      net (fanout=1)        0.646   N371
    SLICE_X30Y58.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X29Y53.F4      net (fanout=256)      0.828   MC/N186
    SLICE_X29Y53.X       Tilo                  0.612   MC/stack_x_12_not0001
                                                       MC/stack_x_12_not00011
    SLICE_X15Y91.CE      net (fanout=4)        3.051   MC/stack_x_12_not0001
    SLICE_X15Y91.CLK     Tceck                 0.483   MC/stack_y_12_1
                                                       MC/stack_y_12_0
    -------------------------------------------------  ---------------------------
    Total                                     19.907ns (7.085ns logic, 12.822ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_2_1 (FF)
  Destination:          MC/stack_y_12_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.906ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_2_1 to MC/stack_y_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y59.YQ      Tcko                  0.567   MC/curr_x_2_1
                                                       MC/curr_x_2_1
    SLICE_X51Y60.G1      net (fanout=5)        1.041   MC/curr_x_2_1
    SLICE_X51Y60.Y       Tilo                  0.612   MC/currpos_left_1<4>
                                                       MC/Msub_currpos_left_1_cy<3>1
    SLICE_X51Y64.G3      net (fanout=163)      1.000   MC/Msub_currpos_left_1_cy<3>
    SLICE_X51Y64.Y       Tilo                  0.612   N346
                                                       MC/COND_25_cmp_eq001921
    SLICE_X65Y56.G1      net (fanout=29)       2.016   MC/N228
    SLICE_X65Y56.Y       Tilo                  0.612   MC/is_wall_left_or00014116
                                                       MC/is_wall_left_or00014104
    SLICE_X65Y56.F1      net (fanout=1)        0.414   MC/is_wall_left_or00014104/O
    SLICE_X65Y56.X       Tilo                  0.612   MC/is_wall_left_or00014116
                                                       MC/is_wall_left_or00014116
    SLICE_X50Y57.F2      net (fanout=1)        0.983   MC/is_wall_left_or00014116
    SLICE_X50Y57.X       Tilo                  0.660   MC/is_wall_left_or00014137
                                                       MC/is_wall_left_or00014137
    SLICE_X48Y58.F1      net (fanout=1)        0.824   MC/is_wall_left_or00014137
    SLICE_X48Y58.X       Tilo                  0.660   MC/is_wall_left_or00014752
                                                       MC/is_wall_left_or00014752
    SLICE_X46Y58.G4      net (fanout=2)        0.373   MC/is_wall_left_or00014752
    SLICE_X46Y58.Y       Tilo                  0.660   N344
                                                       MC/is_wall_left_or00014785_SW0_SW0
    SLICE_X46Y58.F4      net (fanout=1)        0.020   MC/is_wall_left_or00014785_SW0_SW0/O
    SLICE_X46Y58.X       Tilo                  0.660   N344
                                                       MC/is_wall_left_or00014785_SW0
    SLICE_X44Y59.G3      net (fanout=1)        0.300   N344
    SLICE_X44Y59.X       Tif5x                 1.000   N371
                                                       MC/stack_x_0_not0001482_SW02
                                                       MC/stack_x_0_not0001482_SW0_f5
    SLICE_X30Y58.G4      net (fanout=1)        0.646   N371
    SLICE_X30Y58.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X29Y53.F4      net (fanout=256)      0.828   MC/N186
    SLICE_X29Y53.X       Tilo                  0.612   MC/stack_x_12_not0001
                                                       MC/stack_x_12_not00011
    SLICE_X15Y91.CE      net (fanout=4)        3.051   MC/stack_x_12_not0001
    SLICE_X15Y91.CLK     Tceck                 0.483   MC/stack_y_12_1
                                                       MC/stack_y_12_0
    -------------------------------------------------  ---------------------------
    Total                                     19.906ns (8.410ns logic, 11.496ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point MC/stack_x_133_1 (SLICE_X54Y11.CE), 17797 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/maze_data_152 (FF)
  Destination:          MC/stack_x_133_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.758ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/maze_data_152 to MC/stack_x_133_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y79.YQ      Tcko                  0.511   MC/maze_data<152>
                                                       MC/maze_data_152
    SLICE_X65Y35.G2      net (fanout=17)       4.190   MC/maze_data<152>
    SLICE_X65Y35.F5      Tif5                  0.759   MC/Mmux__COND_31_8_f8
                                                       MC/Mmux__COND_31_151
                                                       MC/Mmux__COND_31_13_f5_0
    SLICE_X65Y34.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_31_13_f51
    SLICE_X65Y34.FX      Tinbfx                0.401   MC/Mmux__COND_31_12_f55
                                                       MC/Mmux__COND_31_11_f6_0
    SLICE_X64Y35.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_31_11_f61
    SLICE_X64Y35.FX      Tinbfx                0.315   MC/Mmux__COND_31_12_f54
                                                       MC/Mmux__COND_31_9_f7_0
    SLICE_X65Y35.FXINA   net (fanout=1)        0.000   MC/Mmux__COND_31_9_f71
    SLICE_X65Y35.Y       Tif6y                 0.451   MC/Mmux__COND_31_8_f8
                                                       MC/Mmux__COND_31_8_f8
    SLICE_X45Y44.G4      net (fanout=1)        1.197   MC/Mmux__COND_31_8_f8
    SLICE_X45Y44.F5      Tif5                  0.759   MC/_COND_31
                                                       MC/Mmux__COND_31_5
                                                       MC/Mmux__COND_31_3_f5
    SLICE_X45Y44.FXINA   net (fanout=1)        0.000   MC/Mmux__COND_31_3_f5
    SLICE_X45Y44.Y       Tif6y                 0.451   MC/_COND_31
                                                       MC/Mmux__COND_31_2_f6
    SLICE_X39Y51.G1      net (fanout=1)        1.259   MC/_COND_31
    SLICE_X39Y51.Y       Tilo                  0.612   N888
                                                       MC/is_wall_down_or000125
    SLICE_X36Y54.F3      net (fanout=4)        1.052   MC/is_wall_down_or000125
    SLICE_X36Y54.X       Tilo                  0.660   MC/curr_y_or0001
                                                       MC/curr_y_or00011
    SLICE_X36Y55.F1      net (fanout=2)        0.125   MC/curr_y_or0001
    SLICE_X36Y55.X       Tilo                  0.660   MC/stack_x_0_not0001418
                                                       MC/stack_x_0_not0001418
    SLICE_X30Y58.G1      net (fanout=1)        0.874   MC/stack_x_0_not0001418
    SLICE_X30Y58.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X54Y9.F2       net (fanout=256)      2.262   MC/N186
    SLICE_X54Y9.X        Tilo                  0.660   MC/stack_x_133_not0001
                                                       MC/stack_x_133_not00011
    SLICE_X54Y11.CE      net (fanout=4)        1.417   MC/stack_x_133_not0001
    SLICE_X54Y11.CLK     Tceck                 0.483   MC/stack_x_133_1
                                                       MC/stack_x_133_1
    -------------------------------------------------  ---------------------------
    Total                                     19.758ns (7.382ns logic, 12.376ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_y_0 (FF)
  Destination:          MC/stack_x_133_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.755ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_y_0 to MC/stack_x_133_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y57.XQ      Tcko                  0.514   MC/curr_y<0>
                                                       MC/curr_y_0
    SLICE_X51Y70.G1      net (fanout=816)      2.963   MC/curr_y<0>
    SLICE_X51Y70.Y       Tilo                  0.612   N82
                                                       MC/COND_25_cmp_eq010011
    SLICE_X38Y83.F1      net (fanout=23)       2.183   MC/N223
    SLICE_X38Y83.X       Tilo                  0.660   MC/is_wall_left_or00011656
                                                       MC/is_wall_left_or00011656
    SLICE_X39Y82.F2      net (fanout=1)        0.618   MC/is_wall_left_or00011656
    SLICE_X39Y82.X       Tilo                  0.612   MC/is_wall_left_or00011670
                                                       MC/is_wall_left_or00011670
    SLICE_X38Y81.F2      net (fanout=1)        0.314   MC/is_wall_left_or00011670
    SLICE_X38Y81.X       Tilo                  0.660   MC/is_wall_left_or00011826
                                                       MC/is_wall_left_or00011826
    SLICE_X47Y65.F1      net (fanout=1)        1.226   MC/is_wall_left_or00011826
    SLICE_X47Y65.X       Tilo                  0.612   MC/is_wall_left_or00012238
                                                       MC/is_wall_left_or00012238
    SLICE_X46Y63.F1      net (fanout=1)        0.387   MC/is_wall_left_or00012238
    SLICE_X46Y63.X       Tilo                  0.660   MC/is_wall_left_or00012262
                                                       MC/is_wall_left_or00012262
    SLICE_X44Y59.G1      net (fanout=4)        0.606   MC/is_wall_left_or00012262
    SLICE_X44Y59.X       Tif5x                 1.000   N371
                                                       MC/stack_x_0_not0001482_SW02
                                                       MC/stack_x_0_not0001482_SW0_f5
    SLICE_X30Y58.G4      net (fanout=1)        0.646   N371
    SLICE_X30Y58.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X54Y9.F2       net (fanout=256)      2.262   MC/N186
    SLICE_X54Y9.X        Tilo                  0.660   MC/stack_x_133_not0001
                                                       MC/stack_x_133_not00011
    SLICE_X54Y11.CE      net (fanout=4)        1.417   MC/stack_x_133_not0001
    SLICE_X54Y11.CLK     Tceck                 0.483   MC/stack_x_133_1
                                                       MC/stack_x_133_1
    -------------------------------------------------  ---------------------------
    Total                                     19.755ns (7.133ns logic, 12.622ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_2_1 (FF)
  Destination:          MC/stack_x_133_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.754ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_2_1 to MC/stack_x_133_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y59.YQ      Tcko                  0.567   MC/curr_x_2_1
                                                       MC/curr_x_2_1
    SLICE_X51Y60.G1      net (fanout=5)        1.041   MC/curr_x_2_1
    SLICE_X51Y60.Y       Tilo                  0.612   MC/currpos_left_1<4>
                                                       MC/Msub_currpos_left_1_cy<3>1
    SLICE_X51Y64.G3      net (fanout=163)      1.000   MC/Msub_currpos_left_1_cy<3>
    SLICE_X51Y64.Y       Tilo                  0.612   N346
                                                       MC/COND_25_cmp_eq001921
    SLICE_X65Y56.G1      net (fanout=29)       2.016   MC/N228
    SLICE_X65Y56.Y       Tilo                  0.612   MC/is_wall_left_or00014116
                                                       MC/is_wall_left_or00014104
    SLICE_X65Y56.F1      net (fanout=1)        0.414   MC/is_wall_left_or00014104/O
    SLICE_X65Y56.X       Tilo                  0.612   MC/is_wall_left_or00014116
                                                       MC/is_wall_left_or00014116
    SLICE_X50Y57.F2      net (fanout=1)        0.983   MC/is_wall_left_or00014116
    SLICE_X50Y57.X       Tilo                  0.660   MC/is_wall_left_or00014137
                                                       MC/is_wall_left_or00014137
    SLICE_X48Y58.F1      net (fanout=1)        0.824   MC/is_wall_left_or00014137
    SLICE_X48Y58.X       Tilo                  0.660   MC/is_wall_left_or00014752
                                                       MC/is_wall_left_or00014752
    SLICE_X46Y58.G4      net (fanout=2)        0.373   MC/is_wall_left_or00014752
    SLICE_X46Y58.Y       Tilo                  0.660   N344
                                                       MC/is_wall_left_or00014785_SW0_SW0
    SLICE_X46Y58.F4      net (fanout=1)        0.020   MC/is_wall_left_or00014785_SW0_SW0/O
    SLICE_X46Y58.X       Tilo                  0.660   N344
                                                       MC/is_wall_left_or00014785_SW0
    SLICE_X44Y59.G3      net (fanout=1)        0.300   N344
    SLICE_X44Y59.X       Tif5x                 1.000   N371
                                                       MC/stack_x_0_not0001482_SW02
                                                       MC/stack_x_0_not0001482_SW0_f5
    SLICE_X30Y58.G4      net (fanout=1)        0.646   N371
    SLICE_X30Y58.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X54Y9.F2       net (fanout=256)      2.262   MC/N186
    SLICE_X54Y9.X        Tilo                  0.660   MC/stack_x_133_not0001
                                                       MC/stack_x_133_not00011
    SLICE_X54Y11.CE      net (fanout=4)        1.417   MC/stack_x_133_not0001
    SLICE_X54Y11.CLK     Tceck                 0.483   MC/stack_x_133_1
                                                       MC/stack_x_133_1
    -------------------------------------------------  ---------------------------
    Total                                     19.754ns (8.458ns logic, 11.296ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MC/RN/Mshreg_r2_11/SRL16E (SLICE_X32Y49.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MC/RN/r2_0 (FF)
  Destination:          MC/RN/Mshreg_r2_11/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MC/RN/r2_0 to MC/RN/Mshreg_r2_11/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.XQ      Tcko                  0.412   MC/RN/r2<0>
                                                       MC/RN/r2_0
    SLICE_X32Y49.BY      net (fanout=1)        0.330   MC/RN/r2<0>
    SLICE_X32Y49.CLK     Tdh         (-Th)     0.110   MC/RN/r2<0>
                                                       MC/RN/Mshreg_r2_11/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.302ns logic, 0.330ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point MC/RN/Mshreg_r1_21/SRL16E (SLICE_X30Y50.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MC/RN/r1_15 (FF)
  Destination:          MC/RN/Mshreg_r1_21/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.720ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MC/RN/r1_15 to MC/RN/Mshreg_r1_21/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.YQ      Tcko                  0.454   MC/RN/r1<0>
                                                       MC/RN/r1_15
    SLICE_X30Y50.BY      net (fanout=2)        0.376   MC/RN/r1<15>
    SLICE_X30Y50.CLK     Tdh         (-Th)     0.110   MC/RN/r1<22>
                                                       MC/RN/Mshreg_r1_21/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.720ns (0.344ns logic, 0.376ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point MC/RN/Mshreg_r1_15/SRL16E (SLICE_X30Y51.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.814ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MC/RN/r1_0 (FF)
  Destination:          MC/RN/Mshreg_r1_15/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MC/RN/r1_0 to MC/RN/Mshreg_r1_15/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.XQ      Tcko                  0.412   MC/RN/r1<0>
                                                       MC/RN/r1_0
    SLICE_X30Y51.BY      net (fanout=1)        0.512   MC/RN/r1<0>
    SLICE_X30Y51.CLK     Tdh         (-Th)     0.110   MC/RN/r1<0>
                                                       MC/RN/Mshreg_r1_15/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.302ns logic, 0.512ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: KB/ps2_rx_unit/n_reg<2>/SR
  Logical resource: KB/ps2_rx_unit/n_reg_2/SR
  Location pin: SLICE_X63Y3.SR
  Clock network: btn_0_IBUF
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: KB/ps2_rx_unit/n_reg<2>/SR
  Logical resource: KB/ps2_rx_unit/n_reg_2/SR
  Location pin: SLICE_X63Y3.SR
  Clock network: btn_0_IBUF
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: KB/ps2_rx_unit/state_reg_FSM_FFd2/SR
  Logical resource: KB/ps2_rx_unit/state_reg_FSM_FFd2/SR
  Location pin: SLICE_X66Y4.SR
  Clock network: btn_0_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.910|         |    1.999|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 38333109 paths, 0 nets, and 27971 connections

Design statistics:
   Minimum period:  19.910ns{1}   (Maximum frequency:  50.226MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 29 22:52:29 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 251 MB



