{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730730099899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730730099903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  4 15:21:39 2024 " "Processing started: Mon Nov  4 15:21:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730730099903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730099903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labo1 -c labo1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off labo1 -c labo1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730099903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730730100250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730730100251 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "model.qsys " "Elaborating Platform Designer system entity \"model.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730730110785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:55 Progress: Loading quartus3/model.qsys " "2024.11.04.15:21:55 Progress: Loading quartus3/model.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730115117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:55 Progress: Reading input file " "2024.11.04.15:21:55 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730115446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:55 Progress: Adding CPU \[altera_nios2_gen2 18.1\] " "2024.11.04.15:21:55 Progress: Adding CPU \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730115551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:56 Progress: Parameterizing module CPU " "2024.11.04.15:21:56 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730116577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:56 Progress: Adding LCD_DMA_CTRL_0 \[LCD_DMA_CTRL 1.2\] " "2024.11.04.15:21:56 Progress: Adding LCD_DMA_CTRL_0 \[LCD_DMA_CTRL 1.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730116584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Parameterizing module LCD_DMA_CTRL_0 " "2024.11.04.15:21:57 Progress: Parameterizing module LCD_DMA_CTRL_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Adding LEDs_controller_0 \[LEDs_controller 1.0\] " "2024.11.04.15:21:57 Progress: Adding LEDs_controller_0 \[LEDs_controller 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Parameterizing module LEDs_controller_0 " "2024.11.04.15:21:57 Progress: Parameterizing module LEDs_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\] " "2024.11.04.15:21:57 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Parameterizing module SDRAM_controller " "2024.11.04.15:21:57 Progress: Parameterizing module SDRAM_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.11.04.15:21:57 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Parameterizing module clk_0 " "2024.11.04.15:21:57 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.11.04.15:21:57 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Parameterizing module jtag_uart " "2024.11.04.15:21:57 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\] " "2024.11.04.15:21:57 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Parameterizing module sys_sdram_pll_0 " "2024.11.04.15:21:57 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2024.11.04.15:21:57 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Parameterizing module sysid_qsys_0 " "2024.11.04.15:21:57 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.11.04.15:21:57 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Parameterizing module timer_0 " "2024.11.04.15:21:57 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Building connections " "2024.11.04.15:21:57 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Parameterizing connections " "2024.11.04.15:21:57 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:57 Progress: Validating " "2024.11.04.15:21:57 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730117620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.04.15:21:58 Progress: Done reading input file " "2024.11.04.15:21:58 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730118249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Model.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730118730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Model.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730118730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.sys_sdram_pll_0: Refclk Freq: 50.0 " "Model.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730118731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Model.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730118731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Model.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730118731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model: Generating model \"model\" for QUARTUS_SYNTH " "Model: Generating model \"model\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730119569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"model\" instantiated altera_nios2_gen2 \"CPU\" " "CPU: \"model\" instantiated altera_nios2_gen2 \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730123304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_DMA_CTRL_0: \"model\" instantiated LCD_DMA_CTRL \"LCD_DMA_CTRL_0\" " "LCD_DMA_CTRL_0: \"model\" instantiated LCD_DMA_CTRL \"LCD_DMA_CTRL_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730123305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs_controller_0: \"model\" instantiated LEDs_controller \"LEDs_controller_0\" " "LEDs_controller_0: \"model\" instantiated LEDs_controller \"LEDs_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730123306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Starting RTL generation for module 'model_SDRAM_controller' " "SDRAM_controller: Starting RTL generation for module 'model_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730123311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=model_SDRAM_controller --dir=/tmp/alt0031_51763614086736732.dir/0004_SDRAM_controller_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0031_51763614086736732.dir/0004_SDRAM_controller_gen//model_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_controller:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=model_SDRAM_controller --dir=/tmp/alt0031_51763614086736732.dir/0004_SDRAM_controller_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0031_51763614086736732.dir/0004_SDRAM_controller_gen//model_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730123311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Done RTL generation for module 'model_SDRAM_controller' " "SDRAM_controller: Done RTL generation for module 'model_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730123609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: \"model\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\" " "SDRAM_controller: \"model\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730123612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'model_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'model_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730123613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=model_jtag_uart --dir=/tmp/alt0031_51763614086736732.dir/0005_jtag_uart_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0031_51763614086736732.dir/0005_jtag_uart_gen//model_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=model_jtag_uart --dir=/tmp/alt0031_51763614086736732.dir/0005_jtag_uart_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0031_51763614086736732.dir/0005_jtag_uart_gen//model_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730123613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'model_jtag_uart' " "Jtag_uart: Done RTL generation for module 'model_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730123794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"model\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"model\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730123796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"model\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"model\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730123815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"model\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"model\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730123824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'model_timer_0' " "Timer_0: Starting RTL generation for module 'model_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730123826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=model_timer_0 --dir=/tmp/alt0031_51763614086736732.dir/0007_timer_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0031_51763614086736732.dir/0007_timer_0_gen//model_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=model_timer_0 --dir=/tmp/alt0031_51763614086736732.dir/0007_timer_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0031_51763614086736732.dir/0007_timer_0_gen//model_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730123826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'model_timer_0' " "Timer_0: Done RTL generation for module 'model_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730124034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"model\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"model\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730124035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730124710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730124764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730124817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730124865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730124914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730124963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730125009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"model\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"model\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730125576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"model\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"model\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730125581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"model\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"model\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730125583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'model_CPU_cpu' " "Cpu: Starting RTL generation for module 'model_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730125596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=model_CPU_cpu --dir=/tmp/alt0031_51763614086736732.dir/0010_cpu_gen/ --quartus_bindir=/home/deremos/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0031_51763614086736732.dir/0010_cpu_gen//model_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=model_CPU_cpu --dir=/tmp/alt0031_51763614086736732.dir/0010_cpu_gen/ --quartus_bindir=/home/deremos/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0031_51763614086736732.dir/0010_cpu_gen//model_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730125597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:05 (*) Starting Nios II generation " "Cpu: # 2024.11.04 15:22:05 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:05 (*)   Checking for plaintext license. " "Cpu: # 2024.11.04 15:22:05 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:06 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2024.11.04 15:22:06 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.11.04 15:22:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:06 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.11.04 15:22:06 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:06 (*)   Plaintext license not found. " "Cpu: # 2024.11.04 15:22:06 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:06 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2024.11.04 15:22:06 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:07 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2024.11.04 15:22:07 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.11.04 15:22:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:07 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.11.04 15:22:07 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:07 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2024.11.04 15:22:07 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:07 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.11.04 15:22:07 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:07 (*)   Creating all objects for CPU " "Cpu: # 2024.11.04 15:22:07 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:07 (*)     Testbench " "Cpu: # 2024.11.04 15:22:07 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:07 (*)     Instruction decoding " "Cpu: # 2024.11.04 15:22:07 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:07 (*)       Instruction fields " "Cpu: # 2024.11.04 15:22:07 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:07 (*)       Instruction decodes " "Cpu: # 2024.11.04 15:22:07 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:08 (*)       Signals for RTL simulation waveforms " "Cpu: # 2024.11.04 15:22:08 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:08 (*)       Instruction controls " "Cpu: # 2024.11.04 15:22:08 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:08 (*)     Pipeline frontend " "Cpu: # 2024.11.04 15:22:08 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:08 (*)     Pipeline backend " "Cpu: # 2024.11.04 15:22:08 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:11 (*)   Generating RTL from CPU objects " "Cpu: # 2024.11.04 15:22:11 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:13 (*)   Creating encrypted RTL " "Cpu: # 2024.11.04 15:22:13 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.04 15:22:14 (*) Done Nios II generation " "Cpu: # 2024.11.04 15:22:14 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'model_CPU_cpu' " "Cpu: Done RTL generation for module 'model_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_DMA_CTRL_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"LCD_DMA_CTRL_0_avalon_master_translator\" " "LCD_DMA_CTRL_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"LCD_DMA_CTRL_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_controller_s1_translator\" " "SDRAM_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_controller_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_DMA_CTRL_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"LCD_DMA_CTRL_0_avalon_master_agent\" " "LCD_DMA_CTRL_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"LCD_DMA_CTRL_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_controller_s1_agent\" " "SDRAM_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_controller_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_controller_s1_agent_rsp_fifo\" " "SDRAM_controller_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_controller_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\" " "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\" " "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter\" " "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730134985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730135012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730135016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730135021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Model: Done \"model\" with 45 modules, 72 files " "Model: Done \"model\" with 45 modules, 72 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730135021 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "model.qsys " "Finished elaborating Platform Designer system entity \"model.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730730136157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labo1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file labo1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 labo1 " "Found entity 1: labo1" {  } { { "labo1.bdf" "" { Schematic "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/labo1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730730136332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730136332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/model.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/model.v" { { "Info" "ISGN_ENTITY_NAME" "1 model " "Found entity 1: model" {  } { { "db/ip/model/model.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/model.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730730136335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730136335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/DMA_LCD_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/model/submodules/DMA_LCD_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMA_LCD_ctrl-rtl " "Found design unit 1: DMA_LCD_ctrl-rtl" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730730136747 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMA_LCD_ctrl " "Found entity 1: DMA_LCD_ctrl" {  } { { "db/ip/model/submodules/DMA_LCD_ctrl.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/DMA_LCD_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730730136747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730136747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/GPIO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/model/submodules/GPIO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelPort-comp " "Found design unit 1: ParallelPort-comp" {  } { { "db/ip/model/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/GPIO.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730730136748 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParallelPort " "Found entity 1: ParallelPort" {  } { { "db/ip/model/submodules/GPIO.vhd" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/GPIO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730730136748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730136748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/model/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730730136750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730136750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/model/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730730136751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730136751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/model/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730730136752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730136752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/model/submodules/altera_default_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730730136753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730136753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/model/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/model/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/model/submodules/altera_incr_burst_converter.sv" "" { Text "/home/deremos/Documents/Master/EmbHard/embHard/quartus3/db/ip/model/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730730136754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730730136754 ""}
