

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_loop3'
================================================================
* Date:           Wed Jul  5 16:21:34 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        practsam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.849 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop3   |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%u_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %u_reload"   --->   Operation 8 'read' 'u_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%z_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z"   --->   Operation 9 'read' 'z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i63 0, i63 %phi_mul"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %phi_urem"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body42"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_urem_load = load i31 %phi_urem" [pract.cpp:36]   --->   Operation 14 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [pract.cpp:37]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i31 %i_1" [pract.cpp:34]   --->   Operation 16 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.99ns)   --->   "%icmp_ln34 = icmp_slt  i32 %zext_ln34, i32 %z_read" [pract.cpp:34]   --->   Operation 17 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.00ns)   --->   "%add_ln34 = add i31 %i_1, i31 1" [pract.cpp:34]   --->   Operation 18 'add' 'add_ln34' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %loop4.loopexit.exitStub, void %for.body42.split" [pract.cpp:34]   --->   Operation 19 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%phi_mul_load = load i63 %phi_mul" [pract.cpp:36]   --->   Operation 20 'load' 'phi_mul_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.99ns)   --->   "%icmp_ln36 = icmp_slt  i32 %zext_ln34, i32 %u_reload_read" [pract.cpp:36]   --->   Operation 21 'icmp' 'icmp_ln36' <Predicate = (icmp_ln34)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.08ns)   --->   "%add_ln36 = add i63 %phi_mul_load, i63 2748779070" [pract.cpp:36]   --->   Operation 22 'add' 'add_ln36' <Predicate = (icmp_ln34)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i63.i32.i32, i63 %phi_mul_load, i32 36, i32 62" [pract.cpp:36]   --->   Operation 23 'partselect' 'tmp' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i27 %tmp" [pract.cpp:36]   --->   Operation 24 'zext' 'zext_ln36' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%crc_V_addr_1 = getelementptr i1 %crc_V, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 25 'getelementptr' 'crc_V_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%crc_V_1_addr_1 = getelementptr i1 %crc_V_1, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 26 'getelementptr' 'crc_V_1_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%crc_V_2_addr_1 = getelementptr i1 %crc_V_2, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 27 'getelementptr' 'crc_V_2_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%crc_V_3_addr_1 = getelementptr i1 %crc_V_3, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 28 'getelementptr' 'crc_V_3_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%crc_V_4_addr_1 = getelementptr i1 %crc_V_4, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 29 'getelementptr' 'crc_V_4_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%crc_V_5_addr_1 = getelementptr i1 %crc_V_5, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 30 'getelementptr' 'crc_V_5_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%crc_V_6_addr_1 = getelementptr i1 %crc_V_6, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 31 'getelementptr' 'crc_V_6_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%crc_V_7_addr_1 = getelementptr i1 %crc_V_7, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 32 'getelementptr' 'crc_V_7_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%crc_V_8_addr_1 = getelementptr i1 %crc_V_8, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 33 'getelementptr' 'crc_V_8_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%crc_V_9_addr_1 = getelementptr i1 %crc_V_9, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 34 'getelementptr' 'crc_V_9_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%crc_V_10_addr_1 = getelementptr i1 %crc_V_10, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 35 'getelementptr' 'crc_V_10_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%crc_V_11_addr_1 = getelementptr i1 %crc_V_11, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 36 'getelementptr' 'crc_V_11_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%crc_V_12_addr_1 = getelementptr i1 %crc_V_12, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 37 'getelementptr' 'crc_V_12_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%crc_V_13_addr_1 = getelementptr i1 %crc_V_13, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 38 'getelementptr' 'crc_V_13_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%crc_V_14_addr_1 = getelementptr i1 %crc_V_14, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 39 'getelementptr' 'crc_V_14_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%crc_V_15_addr_1 = getelementptr i1 %crc_V_15, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 40 'getelementptr' 'crc_V_15_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%crc_V_16_addr_1 = getelementptr i1 %crc_V_16, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 41 'getelementptr' 'crc_V_16_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%crc_V_17_addr_1 = getelementptr i1 %crc_V_17, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 42 'getelementptr' 'crc_V_17_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%crc_V_18_addr_1 = getelementptr i1 %crc_V_18, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 43 'getelementptr' 'crc_V_18_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%crc_V_19_addr_1 = getelementptr i1 %crc_V_19, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 44 'getelementptr' 'crc_V_19_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%crc_V_20_addr_1 = getelementptr i1 %crc_V_20, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 45 'getelementptr' 'crc_V_20_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%crc_V_21_addr_1 = getelementptr i1 %crc_V_21, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 46 'getelementptr' 'crc_V_21_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%crc_V_22_addr_1 = getelementptr i1 %crc_V_22, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 47 'getelementptr' 'crc_V_22_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%crc_V_23_addr_1 = getelementptr i1 %crc_V_23, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 48 'getelementptr' 'crc_V_23_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%crc_V_24_addr_1 = getelementptr i1 %crc_V_24, i64 0, i64 %zext_ln36" [pract.cpp:36]   --->   Operation 49 'getelementptr' 'crc_V_24_addr_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %i_1, i32 3, i32 9" [pract.cpp:37]   --->   Operation 50 'partselect' 'lshr_ln' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i31 %phi_urem_load" [pract.cpp:36]   --->   Operation 51 'trunc' 'trunc_ln36' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void, void" [pract.cpp:36]   --->   Operation 52 'br' 'br_ln36' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.44ns)   --->   "%switch_ln36 = switch i5 %trunc_ln36, void %arrayidx47.0.0.0244.case.24, i5 0, void %arrayidx47.0.0.0244.case.0, i5 1, void %arrayidx47.0.0.0244.case.1, i5 2, void %arrayidx47.0.0.0244.case.2, i5 3, void %arrayidx47.0.0.0244.case.3, i5 4, void %arrayidx47.0.0.0244.case.4, i5 5, void %arrayidx47.0.0.0244.case.5, i5 6, void %arrayidx47.0.0.0244.case.6, i5 7, void %arrayidx47.0.0.0244.case.7, i5 8, void %arrayidx47.0.0.0244.case.8, i5 9, void %arrayidx47.0.0.0244.case.9, i5 10, void %arrayidx47.0.0.0244.case.10, i5 11, void %arrayidx47.0.0.0244.case.11, i5 12, void %arrayidx47.0.0.0244.case.12, i5 13, void %arrayidx47.0.0.0244.case.13, i5 14, void %arrayidx47.0.0.0244.case.14, i5 15, void %arrayidx47.0.0.0244.case.15, i5 16, void %arrayidx47.0.0.0244.case.16, i5 17, void %arrayidx47.0.0.0244.case.17, i5 18, void %arrayidx47.0.0.0244.case.18, i5 19, void %arrayidx47.0.0.0244.case.19, i5 20, void %arrayidx47.0.0.0244.case.20, i5 21, void %arrayidx47.0.0.0244.case.21, i5 22, void %arrayidx47.0.0.0244.case.22, i5 23, void %arrayidx47.0.0.0244.case.23" [pract.cpp:36]   --->   Operation 53 'switch' 'switch_ln36' <Predicate = (icmp_ln34 & !icmp_ln36)> <Delay = 0.44>
ST_2 : Operation 54 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_23_addr_1" [pract.cpp:36]   --->   Operation 54 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 55 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 23)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_22_addr_1" [pract.cpp:36]   --->   Operation 56 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 22)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 57 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 22)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_21_addr_1" [pract.cpp:36]   --->   Operation 58 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 21)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 59 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 21)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_20_addr_1" [pract.cpp:36]   --->   Operation 60 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 20)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 61 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 20)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_19_addr_1" [pract.cpp:36]   --->   Operation 62 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 19)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 63 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 19)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_18_addr_1" [pract.cpp:36]   --->   Operation 64 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 18)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 65 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 18)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_17_addr_1" [pract.cpp:36]   --->   Operation 66 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 17)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 67 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 17)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_16_addr_1" [pract.cpp:36]   --->   Operation 68 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 16)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 69 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 16)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_15_addr_1" [pract.cpp:36]   --->   Operation 70 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 71 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 15)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_14_addr_1" [pract.cpp:36]   --->   Operation 72 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 73 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 14)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_13_addr_1" [pract.cpp:36]   --->   Operation 74 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 75 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 13)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_12_addr_1" [pract.cpp:36]   --->   Operation 76 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 77 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 12)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_11_addr_1" [pract.cpp:36]   --->   Operation 78 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 79 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 11)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_10_addr_1" [pract.cpp:36]   --->   Operation 80 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 81 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 10)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_9_addr_1" [pract.cpp:36]   --->   Operation 82 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 83 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 9)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_8_addr_1" [pract.cpp:36]   --->   Operation 84 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 85 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 8)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_7_addr_1" [pract.cpp:36]   --->   Operation 86 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 87 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 7)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_6_addr_1" [pract.cpp:36]   --->   Operation 88 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 89 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 6)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_5_addr_1" [pract.cpp:36]   --->   Operation 90 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 91 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 5)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_4_addr_1" [pract.cpp:36]   --->   Operation 92 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 93 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 4)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_3_addr_1" [pract.cpp:36]   --->   Operation 94 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 95 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 3)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_2_addr_1" [pract.cpp:36]   --->   Operation 96 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 97 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 2)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_1_addr_1" [pract.cpp:36]   --->   Operation 98 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 99 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_addr_1" [pract.cpp:36]   --->   Operation 100 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 101 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 0)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.67ns)   --->   "%store_ln36 = store i1 0, i5 %crc_V_24_addr_1" [pract.cpp:36]   --->   Operation 102 'store' 'store_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 31) | (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 30) | (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 29) | (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 28) | (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 27) | (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 26) | (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 25) | (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 24)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 103 'br' 'br_ln36' <Predicate = (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 31) | (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 30) | (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 29) | (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 28) | (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 27) | (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 26) | (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 25) | (icmp_ln34 & !icmp_ln36 & trunc_ln36 == 24)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (0.67ns)   --->   "%crc_V_load = load i5 %crc_V_addr_1" [pract.cpp:36]   --->   Operation 104 'load' 'crc_V_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 105 [2/2] (0.67ns)   --->   "%crc_V_1_load = load i5 %crc_V_1_addr_1" [pract.cpp:36]   --->   Operation 105 'load' 'crc_V_1_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 106 [2/2] (0.67ns)   --->   "%crc_V_2_load = load i5 %crc_V_2_addr_1" [pract.cpp:36]   --->   Operation 106 'load' 'crc_V_2_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 107 [2/2] (0.67ns)   --->   "%crc_V_3_load = load i5 %crc_V_3_addr_1" [pract.cpp:36]   --->   Operation 107 'load' 'crc_V_3_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 108 [2/2] (0.67ns)   --->   "%crc_V_4_load = load i5 %crc_V_4_addr_1" [pract.cpp:36]   --->   Operation 108 'load' 'crc_V_4_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 109 [2/2] (0.67ns)   --->   "%crc_V_5_load = load i5 %crc_V_5_addr_1" [pract.cpp:36]   --->   Operation 109 'load' 'crc_V_5_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 110 [2/2] (0.67ns)   --->   "%crc_V_6_load = load i5 %crc_V_6_addr_1" [pract.cpp:36]   --->   Operation 110 'load' 'crc_V_6_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 111 [2/2] (0.67ns)   --->   "%crc_V_7_load = load i5 %crc_V_7_addr_1" [pract.cpp:36]   --->   Operation 111 'load' 'crc_V_7_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 112 [2/2] (0.67ns)   --->   "%crc_V_8_load = load i5 %crc_V_8_addr_1" [pract.cpp:36]   --->   Operation 112 'load' 'crc_V_8_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 113 [2/2] (0.67ns)   --->   "%crc_V_9_load = load i5 %crc_V_9_addr_1" [pract.cpp:36]   --->   Operation 113 'load' 'crc_V_9_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 114 [2/2] (0.67ns)   --->   "%crc_V_10_load = load i5 %crc_V_10_addr_1" [pract.cpp:36]   --->   Operation 114 'load' 'crc_V_10_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 115 [2/2] (0.67ns)   --->   "%crc_V_11_load = load i5 %crc_V_11_addr_1" [pract.cpp:36]   --->   Operation 115 'load' 'crc_V_11_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 116 [2/2] (0.67ns)   --->   "%crc_V_12_load = load i5 %crc_V_12_addr_1" [pract.cpp:36]   --->   Operation 116 'load' 'crc_V_12_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 117 [2/2] (0.67ns)   --->   "%crc_V_13_load = load i5 %crc_V_13_addr_1" [pract.cpp:36]   --->   Operation 117 'load' 'crc_V_13_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 118 [2/2] (0.67ns)   --->   "%crc_V_14_load = load i5 %crc_V_14_addr_1" [pract.cpp:36]   --->   Operation 118 'load' 'crc_V_14_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 119 [2/2] (0.67ns)   --->   "%crc_V_15_load = load i5 %crc_V_15_addr_1" [pract.cpp:36]   --->   Operation 119 'load' 'crc_V_15_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 120 [2/2] (0.67ns)   --->   "%crc_V_16_load = load i5 %crc_V_16_addr_1" [pract.cpp:36]   --->   Operation 120 'load' 'crc_V_16_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 121 [2/2] (0.67ns)   --->   "%crc_V_17_load = load i5 %crc_V_17_addr_1" [pract.cpp:36]   --->   Operation 121 'load' 'crc_V_17_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 122 [2/2] (0.67ns)   --->   "%crc_V_18_load = load i5 %crc_V_18_addr_1" [pract.cpp:36]   --->   Operation 122 'load' 'crc_V_18_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 123 [2/2] (0.67ns)   --->   "%crc_V_19_load = load i5 %crc_V_19_addr_1" [pract.cpp:36]   --->   Operation 123 'load' 'crc_V_19_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 124 [2/2] (0.67ns)   --->   "%crc_V_20_load = load i5 %crc_V_20_addr_1" [pract.cpp:36]   --->   Operation 124 'load' 'crc_V_20_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 125 [2/2] (0.67ns)   --->   "%crc_V_21_load = load i5 %crc_V_21_addr_1" [pract.cpp:36]   --->   Operation 125 'load' 'crc_V_21_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 126 [2/2] (0.67ns)   --->   "%crc_V_22_load = load i5 %crc_V_22_addr_1" [pract.cpp:36]   --->   Operation 126 'load' 'crc_V_22_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 127 [2/2] (0.67ns)   --->   "%crc_V_23_load = load i5 %crc_V_23_addr_1" [pract.cpp:36]   --->   Operation 127 'load' 'crc_V_23_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 128 [2/2] (0.67ns)   --->   "%crc_V_24_load = load i5 %crc_V_24_addr_1" [pract.cpp:36]   --->   Operation 128 'load' 'crc_V_24_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i31 %i_1" [pract.cpp:37]   --->   Operation 129 'trunc' 'trunc_ln37' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.44ns)   --->   "%switch_ln37 = switch i3 %trunc_ln37, void %arrayidx56.case.7, i3 0, void %arrayidx56.case.0, i3 1, void %arrayidx56.case.1, i3 2, void %arrayidx56.case.2, i3 3, void %arrayidx56.case.3, i3 4, void %arrayidx56.case.4, i3 5, void %arrayidx56.case.5, i3 6, void %arrayidx56.case.6" [pract.cpp:37]   --->   Operation 130 'switch' 'switch_ln37' <Predicate = (icmp_ln34)> <Delay = 0.44>
ST_2 : Operation 131 [1/1] (1.00ns)   --->   "%add_ln34_1 = add i31 %phi_urem_load, i31 1" [pract.cpp:34]   --->   Operation 131 'add' 'add_ln34_1' <Predicate = (icmp_ln34)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.99ns)   --->   "%icmp_ln34_1 = icmp_ult  i31 %add_ln34_1, i31 25" [pract.cpp:34]   --->   Operation 132 'icmp' 'icmp_ln34_1' <Predicate = (icmp_ln34)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.41ns)   --->   "%select_ln34 = select i1 %icmp_ln34_1, i31 %add_ln34_1, i31 0" [pract.cpp:34]   --->   Operation 133 'select' 'select_ln34' <Predicate = (icmp_ln34)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.42ns)   --->   "%store_ln34 = store i31 %add_ln34, i31 %i" [pract.cpp:34]   --->   Operation 134 'store' 'store_ln34' <Predicate = (icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln34 = store i63 %add_ln36, i63 %phi_mul" [pract.cpp:34]   --->   Operation 135 'store' 'store_ln34' <Predicate = (icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln34 = store i31 %select_ln34, i31 %phi_urem" [pract.cpp:34]   --->   Operation 136 'store' 'store_ln34' <Predicate = (icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.body42" [pract.cpp:34]   --->   Operation 137 'br' 'br_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 194 'ret' 'ret_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.65>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [pract.cpp:35]   --->   Operation 138 'specpipeline' 'specpipeline_ln35' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [pract.cpp:34]   --->   Operation 139 'specloopname' 'specloopname_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i7 %lshr_ln" [pract.cpp:37]   --->   Operation 140 'zext' 'zext_ln37' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%rtc_V_addr = getelementptr i1 %rtc_V, i64 0, i64 %zext_ln37" [pract.cpp:37]   --->   Operation 141 'getelementptr' 'rtc_V_addr' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%rtc_V_1_addr = getelementptr i1 %rtc_V_1, i64 0, i64 %zext_ln37" [pract.cpp:37]   --->   Operation 142 'getelementptr' 'rtc_V_1_addr' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%rtc_V_2_addr = getelementptr i1 %rtc_V_2, i64 0, i64 %zext_ln37" [pract.cpp:37]   --->   Operation 143 'getelementptr' 'rtc_V_2_addr' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%rtc_V_3_addr = getelementptr i1 %rtc_V_3, i64 0, i64 %zext_ln37" [pract.cpp:37]   --->   Operation 144 'getelementptr' 'rtc_V_3_addr' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%rtc_V_4_addr = getelementptr i1 %rtc_V_4, i64 0, i64 %zext_ln37" [pract.cpp:37]   --->   Operation 145 'getelementptr' 'rtc_V_4_addr' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%rtc_V_5_addr = getelementptr i1 %rtc_V_5, i64 0, i64 %zext_ln37" [pract.cpp:37]   --->   Operation 146 'getelementptr' 'rtc_V_5_addr' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%rtc_V_6_addr = getelementptr i1 %rtc_V_6, i64 0, i64 %zext_ln37" [pract.cpp:37]   --->   Operation 147 'getelementptr' 'rtc_V_6_addr' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%rtc_V_7_addr = getelementptr i1 %rtc_V_7, i64 0, i64 %zext_ln37" [pract.cpp:37]   --->   Operation 148 'getelementptr' 'rtc_V_7_addr' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.42ns)   --->   "%br_ln37 = br void" [pract.cpp:37]   --->   Operation 149 'br' 'br_ln37' <Predicate = (icmp_ln34 & !icmp_ln36)> <Delay = 0.42>
ST_3 : Operation 150 [1/2] (0.67ns)   --->   "%crc_V_load = load i5 %crc_V_addr_1" [pract.cpp:36]   --->   Operation 150 'load' 'crc_V_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 151 [1/2] (0.67ns)   --->   "%crc_V_1_load = load i5 %crc_V_1_addr_1" [pract.cpp:36]   --->   Operation 151 'load' 'crc_V_1_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 152 [1/2] (0.67ns)   --->   "%crc_V_2_load = load i5 %crc_V_2_addr_1" [pract.cpp:36]   --->   Operation 152 'load' 'crc_V_2_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 153 [1/2] (0.67ns)   --->   "%crc_V_3_load = load i5 %crc_V_3_addr_1" [pract.cpp:36]   --->   Operation 153 'load' 'crc_V_3_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 154 [1/2] (0.67ns)   --->   "%crc_V_4_load = load i5 %crc_V_4_addr_1" [pract.cpp:36]   --->   Operation 154 'load' 'crc_V_4_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 155 [1/2] (0.67ns)   --->   "%crc_V_5_load = load i5 %crc_V_5_addr_1" [pract.cpp:36]   --->   Operation 155 'load' 'crc_V_5_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 156 [1/2] (0.67ns)   --->   "%crc_V_6_load = load i5 %crc_V_6_addr_1" [pract.cpp:36]   --->   Operation 156 'load' 'crc_V_6_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 157 [1/2] (0.67ns)   --->   "%crc_V_7_load = load i5 %crc_V_7_addr_1" [pract.cpp:36]   --->   Operation 157 'load' 'crc_V_7_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 158 [1/2] (0.67ns)   --->   "%crc_V_8_load = load i5 %crc_V_8_addr_1" [pract.cpp:36]   --->   Operation 158 'load' 'crc_V_8_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 159 [1/2] (0.67ns)   --->   "%crc_V_9_load = load i5 %crc_V_9_addr_1" [pract.cpp:36]   --->   Operation 159 'load' 'crc_V_9_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 160 [1/2] (0.67ns)   --->   "%crc_V_10_load = load i5 %crc_V_10_addr_1" [pract.cpp:36]   --->   Operation 160 'load' 'crc_V_10_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 161 [1/2] (0.67ns)   --->   "%crc_V_11_load = load i5 %crc_V_11_addr_1" [pract.cpp:36]   --->   Operation 161 'load' 'crc_V_11_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 162 [1/2] (0.67ns)   --->   "%crc_V_12_load = load i5 %crc_V_12_addr_1" [pract.cpp:36]   --->   Operation 162 'load' 'crc_V_12_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 163 [1/2] (0.67ns)   --->   "%crc_V_13_load = load i5 %crc_V_13_addr_1" [pract.cpp:36]   --->   Operation 163 'load' 'crc_V_13_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 164 [1/2] (0.67ns)   --->   "%crc_V_14_load = load i5 %crc_V_14_addr_1" [pract.cpp:36]   --->   Operation 164 'load' 'crc_V_14_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 165 [1/2] (0.67ns)   --->   "%crc_V_15_load = load i5 %crc_V_15_addr_1" [pract.cpp:36]   --->   Operation 165 'load' 'crc_V_15_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 166 [1/2] (0.67ns)   --->   "%crc_V_16_load = load i5 %crc_V_16_addr_1" [pract.cpp:36]   --->   Operation 166 'load' 'crc_V_16_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 167 [1/2] (0.67ns)   --->   "%crc_V_17_load = load i5 %crc_V_17_addr_1" [pract.cpp:36]   --->   Operation 167 'load' 'crc_V_17_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 168 [1/2] (0.67ns)   --->   "%crc_V_18_load = load i5 %crc_V_18_addr_1" [pract.cpp:36]   --->   Operation 168 'load' 'crc_V_18_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 169 [1/2] (0.67ns)   --->   "%crc_V_19_load = load i5 %crc_V_19_addr_1" [pract.cpp:36]   --->   Operation 169 'load' 'crc_V_19_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 170 [1/2] (0.67ns)   --->   "%crc_V_20_load = load i5 %crc_V_20_addr_1" [pract.cpp:36]   --->   Operation 170 'load' 'crc_V_20_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 171 [1/2] (0.67ns)   --->   "%crc_V_21_load = load i5 %crc_V_21_addr_1" [pract.cpp:36]   --->   Operation 171 'load' 'crc_V_21_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 172 [1/2] (0.67ns)   --->   "%crc_V_22_load = load i5 %crc_V_22_addr_1" [pract.cpp:36]   --->   Operation 172 'load' 'crc_V_22_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 173 [1/2] (0.67ns)   --->   "%crc_V_23_load = load i5 %crc_V_23_addr_1" [pract.cpp:36]   --->   Operation 173 'load' 'crc_V_23_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 174 [1/2] (0.67ns)   --->   "%crc_V_24_load = load i5 %crc_V_24_addr_1" [pract.cpp:36]   --->   Operation 174 'load' 'crc_V_24_load' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 175 [1/1] (0.87ns)   --->   "%tmp_2 = mux i1 @_ssdm_op_Mux.ap_auto.25i1.i5, i1 %crc_V_load, i1 %crc_V_1_load, i1 %crc_V_2_load, i1 %crc_V_3_load, i1 %crc_V_4_load, i1 %crc_V_5_load, i1 %crc_V_6_load, i1 %crc_V_7_load, i1 %crc_V_8_load, i1 %crc_V_9_load, i1 %crc_V_10_load, i1 %crc_V_11_load, i1 %crc_V_12_load, i1 %crc_V_13_load, i1 %crc_V_14_load, i1 %crc_V_15_load, i1 %crc_V_16_load, i1 %crc_V_17_load, i1 %crc_V_18_load, i1 %crc_V_19_load, i1 %crc_V_20_load, i1 %crc_V_21_load, i1 %crc_V_22_load, i1 %crc_V_23_load, i1 %crc_V_24_load, i5 %trunc_ln36" [pract.cpp:36]   --->   Operation 175 'mux' 'tmp_2' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.42ns)   --->   "%br_ln37 = br void" [pract.cpp:37]   --->   Operation 176 'br' 'br_ln37' <Predicate = (icmp_ln34 & icmp_ln36)> <Delay = 0.42>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%empty = phi i1 %tmp_2, void, i1 0, void %arrayidx47.0.0.0244.exit" [pract.cpp:36]   --->   Operation 177 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.67ns)   --->   "%store_ln37 = store i1 %empty, i7 %rtc_V_6_addr" [pract.cpp:37]   --->   Operation 178 'store' 'store_ln37' <Predicate = (trunc_ln37 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx56.exit" [pract.cpp:37]   --->   Operation 179 'br' 'br_ln37' <Predicate = (trunc_ln37 == 6)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.67ns)   --->   "%store_ln37 = store i1 %empty, i7 %rtc_V_5_addr" [pract.cpp:37]   --->   Operation 180 'store' 'store_ln37' <Predicate = (trunc_ln37 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx56.exit" [pract.cpp:37]   --->   Operation 181 'br' 'br_ln37' <Predicate = (trunc_ln37 == 5)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.67ns)   --->   "%store_ln37 = store i1 %empty, i7 %rtc_V_4_addr" [pract.cpp:37]   --->   Operation 182 'store' 'store_ln37' <Predicate = (trunc_ln37 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx56.exit" [pract.cpp:37]   --->   Operation 183 'br' 'br_ln37' <Predicate = (trunc_ln37 == 4)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.67ns)   --->   "%store_ln37 = store i1 %empty, i7 %rtc_V_3_addr" [pract.cpp:37]   --->   Operation 184 'store' 'store_ln37' <Predicate = (trunc_ln37 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx56.exit" [pract.cpp:37]   --->   Operation 185 'br' 'br_ln37' <Predicate = (trunc_ln37 == 3)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.67ns)   --->   "%store_ln37 = store i1 %empty, i7 %rtc_V_2_addr" [pract.cpp:37]   --->   Operation 186 'store' 'store_ln37' <Predicate = (trunc_ln37 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx56.exit" [pract.cpp:37]   --->   Operation 187 'br' 'br_ln37' <Predicate = (trunc_ln37 == 2)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.67ns)   --->   "%store_ln37 = store i1 %empty, i7 %rtc_V_1_addr" [pract.cpp:37]   --->   Operation 188 'store' 'store_ln37' <Predicate = (trunc_ln37 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx56.exit" [pract.cpp:37]   --->   Operation 189 'br' 'br_ln37' <Predicate = (trunc_ln37 == 1)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.67ns)   --->   "%store_ln37 = store i1 %empty, i7 %rtc_V_addr" [pract.cpp:37]   --->   Operation 190 'store' 'store_ln37' <Predicate = (trunc_ln37 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx56.exit" [pract.cpp:37]   --->   Operation 191 'br' 'br_ln37' <Predicate = (trunc_ln37 == 0)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.67ns)   --->   "%store_ln37 = store i1 %empty, i7 %rtc_V_7_addr" [pract.cpp:37]   --->   Operation 192 'store' 'store_ln37' <Predicate = (trunc_ln37 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx56.exit" [pract.cpp:37]   --->   Operation 193 'br' 'br_ln37' <Predicate = (trunc_ln37 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [38]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [41]  (0.427 ns)

 <State 2>: 2.85ns
The critical path consists of the following:
	'load' operation ('phi_urem_load', pract.cpp:36) on local variable 'phi_urem' [46]  (0 ns)
	'add' operation ('add_ln34_1', pract.cpp:34) [233]  (1.01 ns)
	'icmp' operation ('icmp_ln34_1', pract.cpp:34) [234]  (0.998 ns)
	'select' operation ('select_ln34', pract.cpp:34) [235]  (0.418 ns)
	'store' operation ('store_ln34', pract.cpp:34) of variable 'select_ln34', pract.cpp:34 on local variable 'phi_urem' [238]  (0.427 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('crc_V_load', pract.cpp:36) on array 'crc_V' [177]  (0.677 ns)
	'mux' operation ('tmp_2', pract.cpp:36) [202]  (0.877 ns)
	multiplexor before 'phi' operation ('empty', pract.cpp:36) with incoming values : ('tmp_2', pract.cpp:36) [205]  (0.427 ns)
	'phi' operation ('empty', pract.cpp:36) with incoming values : ('tmp_2', pract.cpp:36) [205]  (0 ns)
	'store' operation ('store_ln37', pract.cpp:37) of variable 'empty', pract.cpp:36 on array 'rtc_V_6' [209]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
