// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "10/16/2023 11:34:56"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SerDes_Sys (
	CLOCK_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	KEY);
input 	CLOCK_50;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
input 	[3:0] KEY;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \KEY[1]~input_o ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|rst_controller|r_sync_rst_chain~1_combout ;
wire \u0|rst_controller|r_sync_rst_chain~0_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \u0|rst_controller|WideOr0~0_combout ;
wire \u0|rst_controller|r_sync_rst~q ;
wire \KEY[0]~input_o ;
wire \u0|prbs_0|sr~16_combout ;
wire \u0|prbs_0|sr[18]~1_combout ;
wire \u0|prbs_0|sr~15_combout ;
wire \u0|prbs_0|sr~14_combout ;
wire \u0|prbs_0|sr~13_combout ;
wire \u0|prbs_0|sr~12_combout ;
wire \u0|prbs_0|sr[4]~_wirecell_combout ;
wire \u0|prbs_0|sr~11_combout ;
wire \u0|prbs_0|sr[8]~_wirecell_combout ;
wire \u0|prbs_0|sr~10_combout ;
wire \u0|prbs_0|sr[10]~_wirecell_combout ;
wire \u0|prbs_0|sr~9_combout ;
wire \u0|prbs_0|sr[13]~_wirecell_combout ;
wire \u0|prbs_0|sr~8_combout ;
wire \u0|prbs_0|sr[16]~_wirecell_combout ;
wire \u0|prbs_0|sr~7_combout ;
wire \u0|prbs_0|sr~6_combout ;
wire \u0|prbs_0|sr[19]~_wirecell_combout ;
wire \u0|prbs_0|sr~5_combout ;
wire \u0|prbs_0|sr[21]~_wirecell_combout ;
wire \u0|prbs_0|sr~4_combout ;
wire \u0|prbs_0|sr[23]~_wirecell_combout ;
wire \u0|prbs_0|sr~0_combout ;
wire \u0|prbs_0|sr[27]~_wirecell_combout ;
wire \u0|prbs_0|sr~3_combout ;
wire \u0|prbs_0|sr~2_combout ;
wire \u0|prbs_0|data_out~0_combout ;
wire \u0|prbs_0|data_out~q ;
wire \u0|gray_encoder_0|sr~0_combout ;
wire \u0|prbs_0|data_out_valid~0_combout ;
wire \u0|prbs_0|data_out_valid~q ;
wire \u0|gray_encoder_0|sr[0]~1_combout ;
wire \u0|gray_encoder_0|sr~2_combout ;
wire \u0|gray_encoder_0|symbol_out~1_combout ;
wire \u0|gray_encoder_0|bit_idx~8_combout ;
wire \u0|gray_encoder_0|bit_idx.01~q ;
wire \u0|gray_encoder_0|bit_idx~7_combout ;
wire \u0|gray_encoder_0|bit_idx.10~q ;
wire \u0|gray_encoder_0|symbol_out[0]~2_combout ;
wire \u0|pam_encoder_0|voltage_level_out[3]~1_combout ;
wire \u0|gray_encoder_0|bit_idx.00~0_combout ;
wire \u0|gray_encoder_0|bit_idx.00~q ;
wire \u0|gray_encoder_0|symbol_out_valid~0_combout ;
wire \u0|gray_encoder_0|symbol_out_valid~q ;
wire \u0|pam_encoder_0|voltage_level_out[3]~0_combout ;
wire \display|ones_digit~0_combout ;
wire \u0|pam_encoder_0|voltage_level_out_valid~q ;
wire \display|ones_digit[0]~1_combout ;
wire \display|tens_digit~0_combout ;
wire \display|hund_digit[0]~0_combout ;
wire \display|neg~0_combout ;
wire [6:0] \display|hund_digit ;
wire [30:0] \u0|prbs_0|sr ;
wire [1:0] \u0|gray_encoder_0|sr ;
wire [6:0] \display|ones_digit ;
wire [1:0] \u0|gray_encoder_0|symbol_out ;
wire [6:0] \display|tens_digit ;
wire [6:0] \display|neg ;
wire [7:0] \u0|pam_encoder_0|voltage_level_out ;
wire [4:0] \u0|rst_controller|altera_reset_synchronizer_int_chain ;
wire [3:0] \u0|rst_controller|r_sync_rst_chain ;
wire [1:0] \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [0:0] \G100MHz|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \G100MHz|pll_inst|altera_pll_i|outclk_wire ;

wire [7:0] \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\display|ones_digit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\display|ones_digit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\display|ones_digit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\display|tens_digit [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\display|tens_digit [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\display|hund_digit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\display|hund_digit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\display|hund_digit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\display|hund_digit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\display|hund_digit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\display|hund_digit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(\display|hund_digit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(\display|neg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\G100MHz|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\KEY[1]~input_o ),
	.pfden(gnd),
	.refclkin(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\G100MHz|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 3;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 3;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "100.0 mhz";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\G100MHz|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\G100MHz|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "100.0 mhz";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \G100MHz|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\G100MHz|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N24
cyclonev_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N26
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y6_N53
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N48
cyclonev_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N50
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N42
cyclonev_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N44
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N45
cyclonev_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = ( \u0|rst_controller|altera_reset_synchronizer_int_chain [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N46
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y6_N32
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y6_N59
dffeas \u0|rst_controller|r_sync_rst_chain[3] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N54
cyclonev_lcell_comb \u0|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \u0|rst_controller|r_sync_rst_chain~1_combout  = ( \u0|rst_controller|altera_reset_synchronizer_int_chain [2] & ( \u0|rst_controller|r_sync_rst_chain [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|rst_controller|r_sync_rst_chain [3]),
	.datae(gnd),
	.dataf(!\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|r_sync_rst_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain~1 .extended_lut = "off";
defparam \u0|rst_controller|r_sync_rst_chain~1 .lut_mask = 64'h0000000000FF00FF;
defparam \u0|rst_controller|r_sync_rst_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N55
dffeas \u0|rst_controller|r_sync_rst_chain[2] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N18
cyclonev_lcell_comb \u0|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \u0|rst_controller|r_sync_rst_chain~0_combout  = ( \u0|rst_controller|r_sync_rst_chain [2] & ( \u0|rst_controller|altera_reset_synchronizer_int_chain [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|rst_controller|r_sync_rst_chain [2]),
	.dataf(!\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|r_sync_rst_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain~0 .extended_lut = "off";
defparam \u0|rst_controller|r_sync_rst_chain~0 .lut_mask = 64'h000000000000FFFF;
defparam \u0|rst_controller|r_sync_rst_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N20
dffeas \u0|rst_controller|r_sync_rst_chain[1] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y6_N22
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N51
cyclonev_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = ( !\u0|rst_controller|altera_reset_synchronizer_int_chain [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .extended_lut = "off";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N53
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N48
cyclonev_lcell_comb \u0|rst_controller|WideOr0~0 (
// Equation(s):
// \u0|rst_controller|WideOr0~0_combout  = ( \u0|rst_controller|altera_reset_synchronizer_int_chain [4] ) # ( !\u0|rst_controller|altera_reset_synchronizer_int_chain [4] & ( (!\u0|rst_controller|r_sync_rst_chain [1] & \u0|rst_controller|r_sync_rst~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|rst_controller|r_sync_rst_chain [1]),
	.datad(!\u0|rst_controller|r_sync_rst~q ),
	.datae(gnd),
	.dataf(!\u0|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|WideOr0~0 .extended_lut = "off";
defparam \u0|rst_controller|WideOr0~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \u0|rst_controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N50
dffeas \u0|rst_controller|r_sync_rst (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N27
cyclonev_lcell_comb \u0|prbs_0|sr~16 (
// Equation(s):
// \u0|prbs_0|sr~16_combout  = ( \u0|prbs_0|sr [27] & ( (!\u0|rst_controller|r_sync_rst~q  & \u0|prbs_0|sr [30]) ) ) # ( !\u0|prbs_0|sr [27] & ( (!\u0|rst_controller|r_sync_rst~q  & !\u0|prbs_0|sr [30]) ) )

	.dataa(gnd),
	.datab(!\u0|rst_controller|r_sync_rst~q ),
	.datac(!\u0|prbs_0|sr [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|prbs_0|sr [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~16 .extended_lut = "off";
defparam \u0|prbs_0|sr~16 .lut_mask = 64'hC0C0C0C00C0C0C0C;
defparam \u0|prbs_0|sr~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N27
cyclonev_lcell_comb \u0|prbs_0|sr[18]~1 (
// Equation(s):
// \u0|prbs_0|sr[18]~1_combout  = ( \KEY[0]~input_o  & ( \u0|rst_controller|r_sync_rst~q  ) ) # ( !\KEY[0]~input_o  )

	.dataa(!\u0|rst_controller|r_sync_rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr[18]~1 .extended_lut = "off";
defparam \u0|prbs_0|sr[18]~1 .lut_mask = 64'hFFFFFFFF55555555;
defparam \u0|prbs_0|sr[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N28
dffeas \u0|prbs_0|sr[0] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[0] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N24
cyclonev_lcell_comb \u0|prbs_0|sr~15 (
// Equation(s):
// \u0|prbs_0|sr~15_combout  = ( \u0|prbs_0|sr [0] & ( !\u0|rst_controller|r_sync_rst~q  ) )

	.dataa(gnd),
	.datab(!\u0|rst_controller|r_sync_rst~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|prbs_0|sr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~15 .extended_lut = "off";
defparam \u0|prbs_0|sr~15 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u0|prbs_0|sr~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N25
dffeas \u0|prbs_0|sr[1] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[1] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N21
cyclonev_lcell_comb \u0|prbs_0|sr~14 (
// Equation(s):
// \u0|prbs_0|sr~14_combout  = ( \u0|prbs_0|sr [1] & ( !\u0|rst_controller|r_sync_rst~q  ) )

	.dataa(gnd),
	.datab(!\u0|rst_controller|r_sync_rst~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|prbs_0|sr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~14 .extended_lut = "off";
defparam \u0|prbs_0|sr~14 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u0|prbs_0|sr~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N23
dffeas \u0|prbs_0|sr[2] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[2] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N18
cyclonev_lcell_comb \u0|prbs_0|sr~13 (
// Equation(s):
// \u0|prbs_0|sr~13_combout  = (!\u0|rst_controller|r_sync_rst~q  & \u0|prbs_0|sr [2])

	.dataa(gnd),
	.datab(!\u0|rst_controller|r_sync_rst~q ),
	.datac(gnd),
	.datad(!\u0|prbs_0|sr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~13 .extended_lut = "off";
defparam \u0|prbs_0|sr~13 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \u0|prbs_0|sr~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N19
dffeas \u0|prbs_0|sr[3] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[3] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N3
cyclonev_lcell_comb \u0|prbs_0|sr~12 (
// Equation(s):
// \u0|prbs_0|sr~12_combout  = ( !\u0|rst_controller|r_sync_rst~q  & ( \u0|prbs_0|sr [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|rst_controller|r_sync_rst~q ),
	.dataf(!\u0|prbs_0|sr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~12 .extended_lut = "off";
defparam \u0|prbs_0|sr~12 .lut_mask = 64'h00000000FFFF0000;
defparam \u0|prbs_0|sr~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N4
dffeas \u0|prbs_0|sr[4] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[4] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N9
cyclonev_lcell_comb \u0|prbs_0|sr[4]~_wirecell (
// Equation(s):
// \u0|prbs_0|sr[4]~_wirecell_combout  = ( !\u0|prbs_0|sr [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|prbs_0|sr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr[4]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr[4]~_wirecell .extended_lut = "off";
defparam \u0|prbs_0|sr[4]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|prbs_0|sr[4]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N10
dffeas \u0|prbs_0|sr[5] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr[4]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[5] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N7
dffeas \u0|prbs_0|sr[6] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|prbs_0|sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(vcc),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[6] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N2
dffeas \u0|prbs_0|sr[7] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|prbs_0|sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(vcc),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[7] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N12
cyclonev_lcell_comb \u0|prbs_0|sr~11 (
// Equation(s):
// \u0|prbs_0|sr~11_combout  = (!\u0|rst_controller|r_sync_rst~q  & !\u0|prbs_0|sr [7])

	.dataa(gnd),
	.datab(!\u0|rst_controller|r_sync_rst~q ),
	.datac(gnd),
	.datad(!\u0|prbs_0|sr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~11 .extended_lut = "off";
defparam \u0|prbs_0|sr~11 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \u0|prbs_0|sr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N13
dffeas \u0|prbs_0|sr[8] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[8] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N24
cyclonev_lcell_comb \u0|prbs_0|sr[8]~_wirecell (
// Equation(s):
// \u0|prbs_0|sr[8]~_wirecell_combout  = !\u0|prbs_0|sr [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|prbs_0|sr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr[8]~_wirecell .extended_lut = "off";
defparam \u0|prbs_0|sr[8]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|prbs_0|sr[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N25
dffeas \u0|prbs_0|sr[9] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr[8]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[9] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N51
cyclonev_lcell_comb \u0|prbs_0|sr~10 (
// Equation(s):
// \u0|prbs_0|sr~10_combout  = ( !\u0|prbs_0|sr [9] & ( !\u0|rst_controller|r_sync_rst~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|rst_controller|r_sync_rst~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|prbs_0|sr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~10 .extended_lut = "off";
defparam \u0|prbs_0|sr~10 .lut_mask = 64'hF0F0F0F000000000;
defparam \u0|prbs_0|sr~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N52
dffeas \u0|prbs_0|sr[10] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[10] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N48
cyclonev_lcell_comb \u0|prbs_0|sr[10]~_wirecell (
// Equation(s):
// \u0|prbs_0|sr[10]~_wirecell_combout  = ( !\u0|prbs_0|sr [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|prbs_0|sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr[10]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr[10]~_wirecell .extended_lut = "off";
defparam \u0|prbs_0|sr[10]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|prbs_0|sr[10]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N49
dffeas \u0|prbs_0|sr[11] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr[10]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[11] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y6_N17
dffeas \u0|prbs_0|sr[12] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|prbs_0|sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(vcc),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[12] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N12
cyclonev_lcell_comb \u0|prbs_0|sr~9 (
// Equation(s):
// \u0|prbs_0|sr~9_combout  = ( !\u0|rst_controller|r_sync_rst~q  & ( !\u0|prbs_0|sr [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|prbs_0|sr [12]),
	.datae(!\u0|rst_controller|r_sync_rst~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~9 .extended_lut = "off";
defparam \u0|prbs_0|sr~9 .lut_mask = 64'hFF000000FF000000;
defparam \u0|prbs_0|sr~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N13
dffeas \u0|prbs_0|sr[13] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[13] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N39
cyclonev_lcell_comb \u0|prbs_0|sr[13]~_wirecell (
// Equation(s):
// \u0|prbs_0|sr[13]~_wirecell_combout  = ( !\u0|prbs_0|sr [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|prbs_0|sr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr[13]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr[13]~_wirecell .extended_lut = "off";
defparam \u0|prbs_0|sr[13]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|prbs_0|sr[13]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N40
dffeas \u0|prbs_0|sr[14] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr[13]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[14] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y6_N38
dffeas \u0|prbs_0|sr[15] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|prbs_0|sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(vcc),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[15] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N3
cyclonev_lcell_comb \u0|prbs_0|sr~8 (
// Equation(s):
// \u0|prbs_0|sr~8_combout  = (!\u0|rst_controller|r_sync_rst~q  & !\u0|prbs_0|sr [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|rst_controller|r_sync_rst~q ),
	.datad(!\u0|prbs_0|sr [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~8 .extended_lut = "off";
defparam \u0|prbs_0|sr~8 .lut_mask = 64'hF000F000F000F000;
defparam \u0|prbs_0|sr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N5
dffeas \u0|prbs_0|sr[16] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[16] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N0
cyclonev_lcell_comb \u0|prbs_0|sr[16]~_wirecell (
// Equation(s):
// \u0|prbs_0|sr[16]~_wirecell_combout  = !\u0|prbs_0|sr [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|prbs_0|sr [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr[16]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr[16]~_wirecell .extended_lut = "off";
defparam \u0|prbs_0|sr[16]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u0|prbs_0|sr[16]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N2
dffeas \u0|prbs_0|sr[17] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr[16]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[17] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N27
cyclonev_lcell_comb \u0|prbs_0|sr~7 (
// Equation(s):
// \u0|prbs_0|sr~7_combout  = (!\u0|rst_controller|r_sync_rst~q  & !\u0|prbs_0|sr [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|rst_controller|r_sync_rst~q ),
	.datad(!\u0|prbs_0|sr [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~7 .extended_lut = "off";
defparam \u0|prbs_0|sr~7 .lut_mask = 64'hF000F000F000F000;
defparam \u0|prbs_0|sr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N28
dffeas \u0|prbs_0|sr[18] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[18] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N42
cyclonev_lcell_comb \u0|prbs_0|sr~6 (
// Equation(s):
// \u0|prbs_0|sr~6_combout  = ( \u0|prbs_0|sr [18] & ( !\u0|rst_controller|r_sync_rst~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|rst_controller|r_sync_rst~q ),
	.datae(gnd),
	.dataf(!\u0|prbs_0|sr [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~6 .extended_lut = "off";
defparam \u0|prbs_0|sr~6 .lut_mask = 64'h00000000FF00FF00;
defparam \u0|prbs_0|sr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N44
dffeas \u0|prbs_0|sr[19] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[19] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N57
cyclonev_lcell_comb \u0|prbs_0|sr[19]~_wirecell (
// Equation(s):
// \u0|prbs_0|sr[19]~_wirecell_combout  = !\u0|prbs_0|sr [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|prbs_0|sr [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr[19]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr[19]~_wirecell .extended_lut = "off";
defparam \u0|prbs_0|sr[19]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|prbs_0|sr[19]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N59
dffeas \u0|prbs_0|sr[20] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr[19]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[20] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N54
cyclonev_lcell_comb \u0|prbs_0|sr~5 (
// Equation(s):
// \u0|prbs_0|sr~5_combout  = (!\u0|rst_controller|r_sync_rst~q  & !\u0|prbs_0|sr [20])

	.dataa(gnd),
	.datab(!\u0|rst_controller|r_sync_rst~q ),
	.datac(gnd),
	.datad(!\u0|prbs_0|sr [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~5 .extended_lut = "off";
defparam \u0|prbs_0|sr~5 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \u0|prbs_0|sr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N56
dffeas \u0|prbs_0|sr[21] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[21] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N51
cyclonev_lcell_comb \u0|prbs_0|sr[21]~_wirecell (
// Equation(s):
// \u0|prbs_0|sr[21]~_wirecell_combout  = !\u0|prbs_0|sr [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|prbs_0|sr [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr[21]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr[21]~_wirecell .extended_lut = "off";
defparam \u0|prbs_0|sr[21]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u0|prbs_0|sr[21]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N52
dffeas \u0|prbs_0|sr[22] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr[21]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[22] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N48
cyclonev_lcell_comb \u0|prbs_0|sr~4 (
// Equation(s):
// \u0|prbs_0|sr~4_combout  = ( !\u0|prbs_0|sr [22] & ( !\u0|rst_controller|r_sync_rst~q  ) )

	.dataa(gnd),
	.datab(!\u0|rst_controller|r_sync_rst~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|prbs_0|sr [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~4 .extended_lut = "off";
defparam \u0|prbs_0|sr~4 .lut_mask = 64'hCCCCCCCC00000000;
defparam \u0|prbs_0|sr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N49
dffeas \u0|prbs_0|sr[23] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[23] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N39
cyclonev_lcell_comb \u0|prbs_0|sr[23]~_wirecell (
// Equation(s):
// \u0|prbs_0|sr[23]~_wirecell_combout  = ( !\u0|prbs_0|sr [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|prbs_0|sr [23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr[23]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr[23]~_wirecell .extended_lut = "off";
defparam \u0|prbs_0|sr[23]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \u0|prbs_0|sr[23]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N40
dffeas \u0|prbs_0|sr[24] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr[23]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[24] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N38
dffeas \u0|prbs_0|sr[25] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|prbs_0|sr [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(vcc),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[25] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N34
dffeas \u0|prbs_0|sr[26] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|prbs_0|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(vcc),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[26] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N30
cyclonev_lcell_comb \u0|prbs_0|sr~0 (
// Equation(s):
// \u0|prbs_0|sr~0_combout  = ( !\u0|rst_controller|r_sync_rst~q  & ( !\u0|prbs_0|sr [26] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|rst_controller|r_sync_rst~q ),
	.dataf(!\u0|prbs_0|sr [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~0 .extended_lut = "off";
defparam \u0|prbs_0|sr~0 .lut_mask = 64'hFFFF000000000000;
defparam \u0|prbs_0|sr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N32
dffeas \u0|prbs_0|sr[27] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[27] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N45
cyclonev_lcell_comb \u0|prbs_0|sr[27]~_wirecell (
// Equation(s):
// \u0|prbs_0|sr[27]~_wirecell_combout  = !\u0|prbs_0|sr [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|prbs_0|sr [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr[27]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr[27]~_wirecell .extended_lut = "off";
defparam \u0|prbs_0|sr[27]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u0|prbs_0|sr[27]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N46
dffeas \u0|prbs_0|sr[28] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr[27]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[28] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N30
cyclonev_lcell_comb \u0|prbs_0|sr~3 (
// Equation(s):
// \u0|prbs_0|sr~3_combout  = ( !\u0|rst_controller|r_sync_rst~q  & ( !\u0|prbs_0|sr [28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|rst_controller|r_sync_rst~q ),
	.dataf(!\u0|prbs_0|sr [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~3 .extended_lut = "off";
defparam \u0|prbs_0|sr~3 .lut_mask = 64'hFFFF000000000000;
defparam \u0|prbs_0|sr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y6_N32
dffeas \u0|prbs_0|sr[29] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[29] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N15
cyclonev_lcell_comb \u0|prbs_0|sr~2 (
// Equation(s):
// \u0|prbs_0|sr~2_combout  = ( \u0|prbs_0|sr [29] & ( !\u0|rst_controller|r_sync_rst~q  ) )

	.dataa(gnd),
	.datab(!\u0|rst_controller|r_sync_rst~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|prbs_0|sr [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|sr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|sr~2 .extended_lut = "off";
defparam \u0|prbs_0|sr~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u0|prbs_0|sr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N17
dffeas \u0|prbs_0|sr[30] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|sr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|prbs_0|sr[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|sr[30] .is_wysiwyg = "true";
defparam \u0|prbs_0|sr[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N9
cyclonev_lcell_comb \u0|prbs_0|data_out~0 (
// Equation(s):
// \u0|prbs_0|data_out~0_combout  = ( \u0|rst_controller|r_sync_rst~q  & ( \u0|prbs_0|data_out~q  ) ) # ( !\u0|rst_controller|r_sync_rst~q  & ( (!\KEY[0]~input_o  & (!\u0|prbs_0|sr [30] $ ((!\u0|prbs_0|sr [27])))) # (\KEY[0]~input_o  & 
// (((\u0|prbs_0|data_out~q )))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\u0|prbs_0|sr [30]),
	.datac(!\u0|prbs_0|sr [27]),
	.datad(!\u0|prbs_0|data_out~q ),
	.datae(gnd),
	.dataf(!\u0|rst_controller|r_sync_rst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|data_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|data_out~0 .extended_lut = "off";
defparam \u0|prbs_0|data_out~0 .lut_mask = 64'h287D287D00FF00FF;
defparam \u0|prbs_0|data_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N10
dffeas \u0|prbs_0|data_out (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|data_out .is_wysiwyg = "true";
defparam \u0|prbs_0|data_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N24
cyclonev_lcell_comb \u0|gray_encoder_0|sr~0 (
// Equation(s):
// \u0|gray_encoder_0|sr~0_combout  = ( !\u0|rst_controller|r_sync_rst~q  & ( \u0|prbs_0|data_out~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|prbs_0|data_out~q ),
	.datae(gnd),
	.dataf(!\u0|rst_controller|r_sync_rst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|gray_encoder_0|sr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|gray_encoder_0|sr~0 .extended_lut = "off";
defparam \u0|gray_encoder_0|sr~0 .lut_mask = 64'h00FF00FF00000000;
defparam \u0|gray_encoder_0|sr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N6
cyclonev_lcell_comb \u0|prbs_0|data_out_valid~0 (
// Equation(s):
// \u0|prbs_0|data_out_valid~0_combout  = ( !\u0|rst_controller|r_sync_rst~q  & ( !\KEY[0]~input_o  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller|r_sync_rst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|prbs_0|data_out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|prbs_0|data_out_valid~0 .extended_lut = "off";
defparam \u0|prbs_0|data_out_valid~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \u0|prbs_0|data_out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N8
dffeas \u0|prbs_0|data_out_valid (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|prbs_0|data_out_valid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|prbs_0|data_out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|prbs_0|data_out_valid .is_wysiwyg = "true";
defparam \u0|prbs_0|data_out_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N0
cyclonev_lcell_comb \u0|gray_encoder_0|sr[0]~1 (
// Equation(s):
// \u0|gray_encoder_0|sr[0]~1_combout  = ( \u0|prbs_0|data_out_valid~q  ) # ( !\u0|prbs_0|data_out_valid~q  & ( \u0|rst_controller|r_sync_rst~q  ) )

	.dataa(!\u0|rst_controller|r_sync_rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|prbs_0|data_out_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|gray_encoder_0|sr[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|gray_encoder_0|sr[0]~1 .extended_lut = "off";
defparam \u0|gray_encoder_0|sr[0]~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \u0|gray_encoder_0|sr[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N25
dffeas \u0|gray_encoder_0|sr[0] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|gray_encoder_0|sr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|gray_encoder_0|sr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gray_encoder_0|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gray_encoder_0|sr[0] .is_wysiwyg = "true";
defparam \u0|gray_encoder_0|sr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N3
cyclonev_lcell_comb \u0|gray_encoder_0|sr~2 (
// Equation(s):
// \u0|gray_encoder_0|sr~2_combout  = ( \u0|gray_encoder_0|sr [0] & ( !\u0|rst_controller|r_sync_rst~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|rst_controller|r_sync_rst~q ),
	.datae(gnd),
	.dataf(!\u0|gray_encoder_0|sr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|gray_encoder_0|sr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|gray_encoder_0|sr~2 .extended_lut = "off";
defparam \u0|gray_encoder_0|sr~2 .lut_mask = 64'h00000000FF00FF00;
defparam \u0|gray_encoder_0|sr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N5
dffeas \u0|gray_encoder_0|sr[1] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|gray_encoder_0|sr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|gray_encoder_0|sr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gray_encoder_0|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gray_encoder_0|sr[1] .is_wysiwyg = "true";
defparam \u0|gray_encoder_0|sr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N45
cyclonev_lcell_comb \u0|gray_encoder_0|symbol_out~1 (
// Equation(s):
// \u0|gray_encoder_0|symbol_out~1_combout  = ( \u0|gray_encoder_0|sr [0] & ( !\u0|gray_encoder_0|sr [1] ) ) # ( !\u0|gray_encoder_0|sr [0] & ( \u0|gray_encoder_0|sr [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|gray_encoder_0|sr [1]),
	.datae(gnd),
	.dataf(!\u0|gray_encoder_0|sr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|gray_encoder_0|symbol_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|gray_encoder_0|symbol_out~1 .extended_lut = "off";
defparam \u0|gray_encoder_0|symbol_out~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u0|gray_encoder_0|symbol_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N39
cyclonev_lcell_comb \u0|gray_encoder_0|bit_idx~8 (
// Equation(s):
// \u0|gray_encoder_0|bit_idx~8_combout  = ( \u0|gray_encoder_0|bit_idx.01~q  & ( !\u0|prbs_0|data_out_valid~q  ) ) # ( !\u0|gray_encoder_0|bit_idx.01~q  & ( \u0|prbs_0|data_out_valid~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|prbs_0|data_out_valid~q ),
	.datad(gnd),
	.datae(!\u0|gray_encoder_0|bit_idx.01~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|gray_encoder_0|bit_idx~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|gray_encoder_0|bit_idx~8 .extended_lut = "off";
defparam \u0|gray_encoder_0|bit_idx~8 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \u0|gray_encoder_0|bit_idx~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N41
dffeas \u0|gray_encoder_0|bit_idx.01 (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|gray_encoder_0|bit_idx~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gray_encoder_0|bit_idx.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gray_encoder_0|bit_idx.01 .is_wysiwyg = "true";
defparam \u0|gray_encoder_0|bit_idx.01 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N15
cyclonev_lcell_comb \u0|gray_encoder_0|bit_idx~7 (
// Equation(s):
// \u0|gray_encoder_0|bit_idx~7_combout  = ( \u0|gray_encoder_0|bit_idx.01~q  & ( !\u0|rst_controller|r_sync_rst~q  ) )

	.dataa(!\u0|rst_controller|r_sync_rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|gray_encoder_0|bit_idx.01~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|gray_encoder_0|bit_idx~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|gray_encoder_0|bit_idx~7 .extended_lut = "off";
defparam \u0|gray_encoder_0|bit_idx~7 .lut_mask = 64'h00000000AAAAAAAA;
defparam \u0|gray_encoder_0|bit_idx~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N16
dffeas \u0|gray_encoder_0|bit_idx.10 (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|gray_encoder_0|bit_idx~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|gray_encoder_0|sr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gray_encoder_0|bit_idx.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gray_encoder_0|bit_idx.10 .is_wysiwyg = "true";
defparam \u0|gray_encoder_0|bit_idx.10 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N42
cyclonev_lcell_comb \u0|gray_encoder_0|symbol_out[0]~2 (
// Equation(s):
// \u0|gray_encoder_0|symbol_out[0]~2_combout  = ( \u0|prbs_0|data_out_valid~q  & ( (\u0|gray_encoder_0|bit_idx.10~q  & !\u0|rst_controller|r_sync_rst~q ) ) )

	.dataa(gnd),
	.datab(!\u0|gray_encoder_0|bit_idx.10~q ),
	.datac(!\u0|rst_controller|r_sync_rst~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|prbs_0|data_out_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|gray_encoder_0|symbol_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|gray_encoder_0|symbol_out[0]~2 .extended_lut = "off";
defparam \u0|gray_encoder_0|symbol_out[0]~2 .lut_mask = 64'h0000000030303030;
defparam \u0|gray_encoder_0|symbol_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N46
dffeas \u0|gray_encoder_0|symbol_out[0] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|gray_encoder_0|symbol_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|gray_encoder_0|symbol_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gray_encoder_0|symbol_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gray_encoder_0|symbol_out[0] .is_wysiwyg = "true";
defparam \u0|gray_encoder_0|symbol_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N57
cyclonev_lcell_comb \u0|pam_encoder_0|voltage_level_out[3]~1 (
// Equation(s):
// \u0|pam_encoder_0|voltage_level_out[3]~1_combout  = ( !\u0|gray_encoder_0|symbol_out [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|gray_encoder_0|symbol_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pam_encoder_0|voltage_level_out[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pam_encoder_0|voltage_level_out[3]~1 .extended_lut = "off";
defparam \u0|pam_encoder_0|voltage_level_out[3]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|pam_encoder_0|voltage_level_out[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N12
cyclonev_lcell_comb \u0|gray_encoder_0|bit_idx.00~0 (
// Equation(s):
// \u0|gray_encoder_0|bit_idx.00~0_combout  = ( !\u0|rst_controller|r_sync_rst~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller|r_sync_rst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|gray_encoder_0|bit_idx.00~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|gray_encoder_0|bit_idx.00~0 .extended_lut = "off";
defparam \u0|gray_encoder_0|bit_idx.00~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|gray_encoder_0|bit_idx.00~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N14
dffeas \u0|gray_encoder_0|bit_idx.00 (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|gray_encoder_0|bit_idx.00~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|gray_encoder_0|sr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gray_encoder_0|bit_idx.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gray_encoder_0|bit_idx.00 .is_wysiwyg = "true";
defparam \u0|gray_encoder_0|bit_idx.00 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N33
cyclonev_lcell_comb \u0|gray_encoder_0|symbol_out_valid~0 (
// Equation(s):
// \u0|gray_encoder_0|symbol_out_valid~0_combout  = ( \u0|gray_encoder_0|bit_idx.10~q  & ( (!\u0|gray_encoder_0|bit_idx.01~q  & (\u0|gray_encoder_0|bit_idx.00~q  & \u0|prbs_0|data_out_valid~q )) ) ) # ( !\u0|gray_encoder_0|bit_idx.10~q  & ( 
// (!\u0|gray_encoder_0|bit_idx.01~q  & (\u0|gray_encoder_0|bit_idx.00~q  & (\u0|prbs_0|data_out_valid~q  & \u0|gray_encoder_0|symbol_out_valid~q ))) ) )

	.dataa(!\u0|gray_encoder_0|bit_idx.01~q ),
	.datab(!\u0|gray_encoder_0|bit_idx.00~q ),
	.datac(!\u0|prbs_0|data_out_valid~q ),
	.datad(!\u0|gray_encoder_0|symbol_out_valid~q ),
	.datae(gnd),
	.dataf(!\u0|gray_encoder_0|bit_idx.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|gray_encoder_0|symbol_out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|gray_encoder_0|symbol_out_valid~0 .extended_lut = "off";
defparam \u0|gray_encoder_0|symbol_out_valid~0 .lut_mask = 64'h0002000202020202;
defparam \u0|gray_encoder_0|symbol_out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N35
dffeas \u0|gray_encoder_0|symbol_out_valid (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|gray_encoder_0|symbol_out_valid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|rst_controller|r_sync_rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gray_encoder_0|symbol_out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gray_encoder_0|symbol_out_valid .is_wysiwyg = "true";
defparam \u0|gray_encoder_0|symbol_out_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N30
cyclonev_lcell_comb \u0|pam_encoder_0|voltage_level_out[3]~0 (
// Equation(s):
// \u0|pam_encoder_0|voltage_level_out[3]~0_combout  = ( !\u0|rst_controller|r_sync_rst~q  & ( \u0|gray_encoder_0|symbol_out_valid~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|gray_encoder_0|symbol_out_valid~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller|r_sync_rst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|pam_encoder_0|voltage_level_out[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|pam_encoder_0|voltage_level_out[3]~0 .extended_lut = "off";
defparam \u0|pam_encoder_0|voltage_level_out[3]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u0|pam_encoder_0|voltage_level_out[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N59
dffeas \u0|pam_encoder_0|voltage_level_out[3] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u0|pam_encoder_0|voltage_level_out[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|pam_encoder_0|voltage_level_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pam_encoder_0|voltage_level_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pam_encoder_0|voltage_level_out[3] .is_wysiwyg = "true";
defparam \u0|pam_encoder_0|voltage_level_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y6_N43
dffeas \u0|gray_encoder_0|symbol_out[1] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|gray_encoder_0|sr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|gray_encoder_0|symbol_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|gray_encoder_0|symbol_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|gray_encoder_0|symbol_out[1] .is_wysiwyg = "true";
defparam \u0|gray_encoder_0|symbol_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y6_N31
dffeas \u0|pam_encoder_0|voltage_level_out[4] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|gray_encoder_0|symbol_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|pam_encoder_0|voltage_level_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pam_encoder_0|voltage_level_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pam_encoder_0|voltage_level_out[4] .is_wysiwyg = "true";
defparam \u0|pam_encoder_0|voltage_level_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N3
cyclonev_lcell_comb \display|ones_digit~0 (
// Equation(s):
// \display|ones_digit~0_combout  = ( \u0|pam_encoder_0|voltage_level_out [4] & ( (!\KEY[1]~input_o ) # (\u0|pam_encoder_0|voltage_level_out [3]) ) ) # ( !\u0|pam_encoder_0|voltage_level_out [4] & ( (!\KEY[1]~input_o ) # (!\u0|pam_encoder_0|voltage_level_out 
// [3]) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\u0|pam_encoder_0|voltage_level_out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|pam_encoder_0|voltage_level_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|ones_digit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|ones_digit~0 .extended_lut = "off";
defparam \display|ones_digit~0 .lut_mask = 64'hFAFAFAFAAFAFAFAF;
defparam \display|ones_digit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y6_N37
dffeas \u0|pam_encoder_0|voltage_level_out_valid (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|pam_encoder_0|voltage_level_out[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|pam_encoder_0|voltage_level_out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|pam_encoder_0|voltage_level_out_valid .is_wysiwyg = "true";
defparam \u0|pam_encoder_0|voltage_level_out_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N9
cyclonev_lcell_comb \display|ones_digit[0]~1 (
// Equation(s):
// \display|ones_digit[0]~1_combout  = ( \u0|pam_encoder_0|voltage_level_out_valid~q  ) # ( !\u0|pam_encoder_0|voltage_level_out_valid~q  & ( !\KEY[1]~input_o  ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|pam_encoder_0|voltage_level_out_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|ones_digit[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|ones_digit[0]~1 .extended_lut = "off";
defparam \display|ones_digit[0]~1 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \display|ones_digit[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N5
dffeas \display|ones_digit[0] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|ones_digit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display|ones_digit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|ones_digit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|ones_digit[0] .is_wysiwyg = "true";
defparam \display|ones_digit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N36
cyclonev_lcell_comb \display|tens_digit~0 (
// Equation(s):
// \display|tens_digit~0_combout  = ( \u0|pam_encoder_0|voltage_level_out [4] & ( (!\KEY[1]~input_o ) # (!\u0|pam_encoder_0|voltage_level_out [3]) ) ) # ( !\u0|pam_encoder_0|voltage_level_out [4] & ( (!\KEY[1]~input_o ) # (\u0|pam_encoder_0|voltage_level_out 
// [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\u0|pam_encoder_0|voltage_level_out [3]),
	.datae(gnd),
	.dataf(!\u0|pam_encoder_0|voltage_level_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|tens_digit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|tens_digit~0 .extended_lut = "off";
defparam \display|tens_digit~0 .lut_mask = 64'hF0FFF0FFFFF0FFF0;
defparam \display|tens_digit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N38
dffeas \display|tens_digit[2] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|tens_digit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display|ones_digit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|tens_digit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|tens_digit[2] .is_wysiwyg = "true";
defparam \display|tens_digit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N12
cyclonev_lcell_comb \display|hund_digit[0]~0 (
// Equation(s):
// \display|hund_digit[0]~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|hund_digit[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|hund_digit[0]~0 .extended_lut = "off";
defparam \display|hund_digit[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \display|hund_digit[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N14
dffeas \display|hund_digit[0] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|hund_digit[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display|ones_digit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|hund_digit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|hund_digit[0] .is_wysiwyg = "true";
defparam \display|hund_digit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N18
cyclonev_lcell_comb \display|neg~0 (
// Equation(s):
// \display|neg~0_combout  = ( \u0|pam_encoder_0|voltage_level_out [4] & ( (\KEY[1]~input_o  & !\u0|pam_encoder_0|voltage_level_out [3]) ) ) # ( !\u0|pam_encoder_0|voltage_level_out [4] & ( \KEY[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\u0|pam_encoder_0|voltage_level_out [3]),
	.datae(gnd),
	.dataf(!\u0|pam_encoder_0|voltage_level_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|neg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|neg~0 .extended_lut = "off";
defparam \display|neg~0 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \display|neg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y6_N19
dffeas \display|neg[6] (
	.clk(\G100MHz|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|neg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\display|ones_digit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|neg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display|neg[6] .is_wysiwyg = "true";
defparam \display|neg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
