{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1597210123218 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "part3_2 EP4CE6E22A7 " "Selected device EP4CE6E22A7 for design \"part3_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1597210123226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1597210123266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1597210123266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1597210123266 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1597210123372 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1597210123385 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597210123784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597210123784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597210123784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597210123784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597210123784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597210123784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597210123784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597210123784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597210123784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597210123784 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1597210123784 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1597210123785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1597210123785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1597210123785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1597210123785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1597210123785 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1597210123785 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1597210123786 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outD_LSB " "Pin outD_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outD_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 824 840 648 "outD_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outD_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outC_LSB " "Pin outC_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outC_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 840 856 648 "outC_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outC_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB_LSB " "Pin outB_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outB_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 856 872 648 "outB_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA_LSB " "Pin outA_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outA_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 872 888 648 "outA_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outD_MSB " "Pin outD_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outD_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 1048 1064 648 "outD_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outD_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outC_MSB " "Pin outC_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outC_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 1064 1080 648 "outC_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outC_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB_MSB " "Pin outB_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outB_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 1080 1096 648 "outB_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA_MSB " "Pin outA_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outA_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 1096 1112 648 "outA_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMaxMin " "Pin outMaxMin not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMaxMin } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 1032 1048 648 "outMaxMin" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMaxMin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rippleClk_LSB " "Pin rippleClk_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rippleClk_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 424 584 760 440 "rippleClk_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rippleClk_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DownUp " "Pin DownUp not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DownUp } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 264 552 720 280 "DownUp" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DownUp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Pin en not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 184 552 720 200 "en" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_LSB " "Pin D_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 48 824 840 216 "D_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_LSB " "Pin C_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 48 840 856 216 "C_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_LSB " "Pin B_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 48 856 872 216 "B_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_LSB " "Pin A_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 48 872 888 216 "A_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_MSB " "Pin D_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 40 1048 1064 208 "D_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_MSB " "Pin C_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 40 1064 1080 208 "C_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_MSB " "Pin B_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 40 1080 1096 208 "B_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_MSB " "Pin A_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 40 1096 1112 208 "A_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 224 552 720 240 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld " "Pin ld not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ld } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 432 1152 1320 448 "ld" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597210124019 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1597210124019 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1597210124195 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part3_2.sdc " "Synopsys Design Constraints File file not found: 'part3_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1597210124195 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1597210124196 ""}
{ "Warning" "WSTA_SCC_LOOP" "17 " "Found combinational loop of 17 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|74~0\|datab " "Node \"inst1\|sub\|74~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|74~0\|combout " "Node \"inst1\|sub\|74~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|113~0\|dataa " "Node \"inst1\|sub\|113~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|113~0\|combout " "Node \"inst1\|sub\|113~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|4\|dataa " "Node \"inst2\|4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|4\|combout " "Node \"inst2\|4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|19~2\|datac " "Node \"inst1\|sub\|19~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|19~2\|combout " "Node \"inst1\|sub\|19~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|113~0\|datab " "Node \"inst1\|sub\|113~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|17~2\|datac " "Node \"inst1\|sub\|17~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|17~2\|combout " "Node \"inst1\|sub\|17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|74~0\|dataa " "Node \"inst1\|sub\|74~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|18~2\|datac " "Node \"inst1\|sub\|18~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|18~2\|combout " "Node \"inst1\|sub\|18~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|113~0\|datac " "Node \"inst1\|sub\|113~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|16~2\|datac " "Node \"inst1\|sub\|16~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|16~2\|combout " "Node \"inst1\|sub\|16~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597210124199 ""}  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 776 592 656 816 "74" "" } } } } { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1504 592 656 1544 "113" "" } } } } { "7408.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } } { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } } { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } } { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } } { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 160 1016 1080 240 "16" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1597210124199 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst1\|sub\|16~2\|datad  to: inst1\|sub\|18~2\|combout " "From: inst1\|sub\|16~2\|datad  to: inst1\|sub\|18~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|113  from: dataa  to: combout " "Cell: inst\|sub\|113  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|113  from: datad  to: combout " "Cell: inst\|sub\|113  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|16~2  from: datac  to: combout " "Cell: inst\|sub\|16~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|17~2  from: datac  to: combout " "Cell: inst\|sub\|17~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|18~2  from: datac  to: combout " "Cell: inst\|sub\|18~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|19~2  from: datac  to: combout " "Cell: inst\|sub\|19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|74~0  from: dataa  to: combout " "Cell: inst\|sub\|74~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597210124199 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|74~0  from: datab  to: combout " "Cell: inst\|sub\|74~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597210124199 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1597210124199 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1597210124204 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1597210124205 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1597210124205 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "7408:inst2\|4  " "Automatically promoted node 7408:inst2\|4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1597210124207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst\|f74191:sub\|19~2 " "Destination node 74191:inst\|f74191:sub\|19~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst|f74191:sub|19~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597210124207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst\|f74191:sub\|18~2 " "Destination node 74191:inst\|f74191:sub\|18~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst|f74191:sub|18~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597210124207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst\|f74191:sub\|17~2 " "Destination node 74191:inst\|f74191:sub\|17~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst|f74191:sub|17~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597210124207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst\|f74191:sub\|16~2 " "Destination node 74191:inst\|f74191:sub\|16~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 160 1016 1080 240 "16" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst|f74191:sub|16~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597210124207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst1\|f74191:sub\|19~2 " "Destination node 74191:inst1\|f74191:sub\|19~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst1|f74191:sub|19~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597210124207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst1\|f74191:sub\|18~2 " "Destination node 74191:inst1\|f74191:sub\|18~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst1|f74191:sub|18~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597210124207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst1\|f74191:sub\|17~2 " "Destination node 74191:inst1\|f74191:sub\|17~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst1|f74191:sub|17~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597210124207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst1\|f74191:sub\|16~2 " "Destination node 74191:inst1\|f74191:sub\|16~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 160 1016 1080 240 "16" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst1|f74191:sub|16~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597210124207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst\|f74191:sub\|19~1 " "Destination node 74191:inst\|f74191:sub\|19~1" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst|f74191:sub|19~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597210124207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst\|f74191:sub\|18~1 " "Destination node 74191:inst\|f74191:sub\|18~1" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst|f74191:sub|18~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597210124207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1597210124207 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1597210124207 ""}  } { { "7408.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 7408:inst2|4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597210124207 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1597210124519 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1597210124519 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1597210124520 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1597210124520 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1597210124521 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1597210124521 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1597210124521 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1597210124521 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1597210124521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1597210124521 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1597210124521 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 2.5V 12 10 0 " "Number of I/O pins in group: 22 (unused VREF, 2.5V VCCIO, 12 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1597210124524 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1597210124524 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1597210124524 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597210124524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597210124524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597210124524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597210124524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597210124524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597210124524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597210124524 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597210124524 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1597210124524 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1597210124524 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597210124536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1597210125475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597210125523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1597210125526 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1597210125825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597210125826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1597210126146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1597210126754 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1597210126754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597210127326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1597210127326 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1597210127326 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1597210127335 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1597210127409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1597210127546 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1597210127626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1597210127837 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597210128620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/output_files/part3_2.fit.smsg " "Generated suppressed messages file C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/output_files/part3_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1597210128934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597210129786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 09:58:49 2020 " "Processing ended: Wed Aug 12 09:58:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597210129786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597210129786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597210129786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1597210129786 ""}
