{
    "code": "module TopModule (\n    input logic clk,\n    input logic rst_n,\n    input logic d,\n    output logic q\n);\n\n    // Alternative processes to emulate dual-edge behavior\n    always_ff @(posedge clk or negedge rst_n) begin\n        if (!rst_n)\n            q <= 1'b0;\n        else\n            q <= d;\n    end\n\n    always_ff @(negedge clk or negedge rst_n) begin\n        if (!rst_n)\n            q <= 1'b0;\n        else\n            q <= d;\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}