

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:57:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        trVecAccum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.091 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max   |   Type  |
    +---------+---------+----------+----------+--------+---------+---------+
    |   134671|  1441295|  0.686 ms|  7.338 ms|  134672|  1441296|       no|
    +---------+---------+----------+----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_main_Pipeline_VITIS_LOOP_24_1_fu_122  |main_Pipeline_VITIS_LOOP_24_1  |    65538|    65538|   0.328 ms|   0.328 ms|  65538|  65538|       no|
        |grp_main_Pipeline_loop_1_fu_132           |main_Pipeline_loop_1           |        2|     2554|  10.182 ns|  13.002 us|      2|   2554|       no|
        |grp_main_Pipeline_VITIS_LOOP_46_2_fu_141  |main_Pipeline_VITIS_LOOP_46_2  |    65544|    65544|   0.328 ms|   0.328 ms|  65544|  65544|       no|
        |grp_main_Pipeline_loop_11_fu_148          |main_Pipeline_loop_11          |        2|     2554|  10.182 ns|  13.002 us|      2|   2554|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_0  |     1792|   655104|  7 ~ 2559|          -|          -|   256|        no|
        |- loop_0  |     1792|   655104|  7 ~ 2559|          -|          -|   256|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 13 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 8 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:31]   --->   Operation 15 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 16 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%check_loc = alloca i64 1"   --->   Operation 17 'alloca' 'check_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%s_4_loc = alloca i64 1"   --->   Operation 18 'alloca' 's_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%s_2_loc = alloca i64 1"   --->   Operation 19 'alloca' 's_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%array = alloca i64 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:23]   --->   Operation 20 'alloca' 'array' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%result = alloca i64 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:23]   --->   Operation 21 'alloca' 'result' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%gold = alloca i64 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:23]   --->   Operation 22 'alloca' 'gold' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_24_1, i32 %array, i32 %result, i32 %gold"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln33 = store i9 0, i9 %i_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 24 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln31 = store i17 0, i17 %ii" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:31]   --->   Operation 25 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln22 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:22]   --->   Operation 27 'spectopmodule' 'spectopmodule_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_24_1, i32 %array, i32 %result, i32 %gold"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln33 = br void %loop_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 29 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%ii_2 = load i17 %ii" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 30 'load' 'ii_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i = load i9 %i_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 31 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i17 %ii_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 32 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i9 %i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 33 'trunc' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.82ns)   --->   "%icmp_ln33 = icmp_eq  i9 %i, i9 256" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 34 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.82ns)   --->   "%add_ln33 = add i9 %i, i9 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 35 'add' 'add_ln33' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %loop_1.split, void %loop_1.i.preheader" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 36 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i9 %i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 37 'zext' 'zext_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%gold_addr = getelementptr i32 %gold, i64 0, i64 %zext_ln33" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 38 'getelementptr' 'gold_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (3.25ns)   --->   "%s = load i16 %gold_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 39 'load' 's' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i9 %i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 40 'zext' 'zext_ln38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 41 [3/3] (1.05ns) (grouped into DSP with root node add_ln38)   --->   "%mul_ln38 = mul i16 %zext_ln38, i16 %zext_ln38" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 41 'mul' 'mul_ln38' <Predicate = (!icmp_ln33)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (2.10ns)   --->   "%add_ln39 = add i17 %ii_2, i17 256" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:39]   --->   Operation 42 'add' 'add_ln39' <Predicate = (!icmp_ln33)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln33 = store i9 %add_ln33, i9 %i_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 43 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%ii_1 = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:10->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 44 'alloca' 'ii_1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 45 'alloca' 'i_2' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln12 = store i9 0, i9 %i_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 46 'store' 'store_ln12' <Predicate = (icmp_ln33)> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln10 = store i17 0, i17 %ii_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:10->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 47 'store' 'store_ln10' <Predicate = (icmp_ln33)> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln12 = br void %loop_1.i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 48 'br' 'br_ln12' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 49 [1/2] (3.25ns)   --->   "%s = load i16 %gold_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 49 'load' 's' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 50 [2/3] (1.05ns) (grouped into DSP with root node add_ln38)   --->   "%mul_ln38 = mul i16 %zext_ln38, i16 %zext_ln38" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 50 'mul' 'mul_ln38' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln31 = store i17 %add_ln39, i17 %ii" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:31]   --->   Operation 51 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.50>
ST_5 : Operation 52 [2/2] (3.50ns)   --->   "%call_ln34 = call void @main_Pipeline_loop_1, i32 %s, i8 %trunc_ln33_1, i16 %trunc_ln33, i32 %array, i32 %s_2_loc" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 52 'call' 'call_ln34' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [1/3] (0.00ns) (grouped into DSP with root node add_ln38)   --->   "%mul_ln38 = mul i16 %zext_ln38, i16 %zext_ln38" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 53 'mul' 'mul_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 54 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln38 = add i16 %mul_ln38, i16 7" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 54 'add' 'add_ln38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.10>
ST_6 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln34 = call void @main_Pipeline_loop_1, i32 %s, i8 %trunc_ln33_1, i16 %trunc_ln33, i32 %array, i32 %s_2_loc" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34]   --->   Operation 55 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 56 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln38 = add i16 %mul_ln38, i16 7" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 56 'add' 'add_ln38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 58 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%s_2_loc_load = load i32 %s_2_loc"   --->   Operation 59 'load' 's_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i16 %add_ln38" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 60 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%gold_addr_1 = getelementptr i32 %gold, i64 0, i64 %zext_ln38_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 61 'getelementptr' 'gold_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln38 = store i32 %s_2_loc_load, i16 %gold_addr_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38]   --->   Operation 62 'store' 'store_ln38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln33 = br void %loop_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33]   --->   Operation 63 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.41>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%ii_3 = load i17 %ii_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 64 'load' 'ii_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%i_3 = load i9 %i_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 65 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i17 %ii_3" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 66 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = trunc i9 %i_3" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 67 'trunc' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (1.82ns)   --->   "%icmp_ln12 = icmp_eq  i9 %i_3, i9 256" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 68 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln12 = add i9 %i_3, i9 1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 69 'add' 'add_ln12' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %loop_1.i.split, void %for.inc44.preheader" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 70 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i9 %i_3" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 71 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i32 %result, i64 0, i64 %zext_ln12" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:13->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 72 'getelementptr' 'result_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 73 [2/2] (3.25ns)   --->   "%s_4 = load i16 %result_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:13->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 73 'load' 's_4' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %i_3" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 74 'zext' 'zext_ln17' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_8 : Operation 75 [3/3] (1.05ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i16 %zext_ln17, i16 %zext_ln17" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 75 'mul' 'mul_ln17' <Predicate = (!icmp_ln12)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 76 [1/1] (2.10ns)   --->   "%add_ln18 = add i17 %ii_3, i17 256" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:18->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 76 'add' 'add_ln18' <Predicate = (!icmp_ln12)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln12 = store i9 %add_ln12, i9 %i_2" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 77 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.58>
ST_8 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_46_2, i32 %result, i32 %gold, i17 %check_loc"   --->   Operation 78 'call' 'call_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 3.25>
ST_9 : Operation 79 [1/2] (3.25ns)   --->   "%s_4 = load i16 %result_addr" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:13->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 79 'load' 's_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 80 [2/3] (1.05ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i16 %zext_ln17, i16 %zext_ln17" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 80 'mul' 'mul_ln17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln10 = store i17 %add_ln18, i17 %ii_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:10->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 81 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>

State 10 <SV = 5> <Delay = 3.50>
ST_10 : Operation 82 [2/2] (3.50ns)   --->   "%call_ln13 = call void @main_Pipeline_loop_11, i32 %s_4, i8 %trunc_ln12_1, i16 %trunc_ln12, i32 %array, i32 %s_4_loc" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:13->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 82 'call' 'call_ln13' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln17)   --->   "%mul_ln17 = mul i16 %zext_ln17, i16 %zext_ln17" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 83 'mul' 'mul_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln17 = add i16 %mul_ln17, i16 7" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 84 'add' 'add_ln17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 6> <Delay = 2.10>
ST_11 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln13 = call void @main_Pipeline_loop_11, i32 %s_4, i8 %trunc_ln12_1, i16 %trunc_ln12, i32 %array, i32 %s_4_loc" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:13->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 85 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 86 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln17 = add i16 %mul_ln17, i16 7" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 86 'add' 'add_ln17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 7> <Delay = 3.25>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 88 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%s_4_loc_load = load i32 %s_4_loc"   --->   Operation 89 'load' 's_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i16 %add_ln17" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 90 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%result_addr_1 = getelementptr i32 %result, i64 0, i64 %zext_ln17_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 91 'getelementptr' 'result_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln17 = store i32 %s_4_loc_load, i16 %result_addr_1" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 92 'store' 'store_ln17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln12 = br void %loop_1.i" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12->benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43]   --->   Operation 93 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 0.00>
ST_13 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_46_2, i32 %result, i32 %gold, i17 %check_loc"   --->   Operation 94 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 5> <Delay = 2.88>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%check_loc_load = load i17 %check_loc"   --->   Operation 95 'load' 'check_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (2.10ns)   --->   "%icmp_ln49 = icmp_eq  i17 %check_loc_load, i17 65536" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:49]   --->   Operation 96 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (0.78ns)   --->   "%select_ln49 = select i1 %icmp_ln49, i17 0, i17 %check_loc_load" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:49]   --->   Operation 97 'select' 'select_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i17 %select_ln49" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:53]   --->   Operation 98 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln53 = ret i32 %zext_ln53" [benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:53]   --->   Operation 99 'ret' 'ret_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ii                     (alloca           ) [ 011111110000000]
i_1                    (alloca           ) [ 011111110000000]
check_loc              (alloca           ) [ 001111111111111]
s_4_loc                (alloca           ) [ 001111111111100]
s_2_loc                (alloca           ) [ 001111110000000]
array                  (alloca           ) [ 001111111111100]
result                 (alloca           ) [ 001111111111110]
gold                   (alloca           ) [ 001111111111110]
store_ln33             (store            ) [ 000000000000000]
store_ln31             (store            ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
spectopmodule_ln22     (spectopmodule    ) [ 000000000000000]
call_ln0               (call             ) [ 000000000000000]
br_ln33                (br               ) [ 000000000000000]
ii_2                   (load             ) [ 000000000000000]
i                      (load             ) [ 000000000000000]
trunc_ln33             (trunc            ) [ 000011100000000]
trunc_ln33_1           (trunc            ) [ 000011100000000]
icmp_ln33              (icmp             ) [ 000111110000000]
add_ln33               (add              ) [ 000000000000000]
br_ln33                (br               ) [ 000000000000000]
zext_ln33              (zext             ) [ 000000000000000]
gold_addr              (getelementptr    ) [ 000010000000000]
zext_ln38              (zext             ) [ 000011000000000]
add_ln39               (add              ) [ 000010000000000]
store_ln33             (store            ) [ 000000000000000]
ii_1                   (alloca           ) [ 000111111111100]
i_2                    (alloca           ) [ 000111111111100]
store_ln12             (store            ) [ 000000000000000]
store_ln10             (store            ) [ 000000000000000]
br_ln12                (br               ) [ 000000000000000]
s                      (load             ) [ 000001100000000]
store_ln31             (store            ) [ 000000000000000]
mul_ln38               (mul              ) [ 000000100000000]
call_ln34              (call             ) [ 000000000000000]
add_ln38               (add              ) [ 000000010000000]
speclooptripcount_ln33 (speclooptripcount) [ 000000000000000]
specloopname_ln33      (specloopname     ) [ 000000000000000]
s_2_loc_load           (load             ) [ 000000000000000]
zext_ln38_1            (zext             ) [ 000000000000000]
gold_addr_1            (getelementptr    ) [ 000000000000000]
store_ln38             (store            ) [ 000000000000000]
br_ln33                (br               ) [ 000000000000000]
ii_3                   (load             ) [ 000000000000000]
i_3                    (load             ) [ 000000000000000]
trunc_ln12             (trunc            ) [ 000000000111000]
trunc_ln12_1           (trunc            ) [ 000000000111000]
icmp_ln12              (icmp             ) [ 000000001111100]
add_ln12               (add              ) [ 000000000000000]
br_ln12                (br               ) [ 000000000000000]
zext_ln12              (zext             ) [ 000000000000000]
result_addr            (getelementptr    ) [ 000000000100000]
zext_ln17              (zext             ) [ 000000000110000]
add_ln18               (add              ) [ 000000000100000]
store_ln12             (store            ) [ 000000000000000]
s_4                    (load             ) [ 000000000011000]
store_ln10             (store            ) [ 000000000000000]
mul_ln17               (mul              ) [ 000000000001000]
call_ln13              (call             ) [ 000000000000000]
add_ln17               (add              ) [ 000000000000100]
speclooptripcount_ln12 (speclooptripcount) [ 000000000000000]
specloopname_ln12      (specloopname     ) [ 000000000000000]
s_4_loc_load           (load             ) [ 000000000000000]
zext_ln17_1            (zext             ) [ 000000000000000]
result_addr_1          (getelementptr    ) [ 000000000000000]
store_ln17             (store            ) [ 000000000000000]
br_ln12                (br               ) [ 000000000000000]
call_ln0               (call             ) [ 000000000000000]
check_loc_load         (load             ) [ 000000000000000]
icmp_ln49              (icmp             ) [ 000000000000000]
select_ln49            (select           ) [ 000000000000000]
zext_ln53              (zext             ) [ 000000000000000]
ret_ln53               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1001" name="const_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_24_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_loop_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_VITIS_LOOP_46_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_Pipeline_loop_11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="ii_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="check_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="check_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="s_4_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_4_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="s_2_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_2_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="array_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="array/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="result_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="gold_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gold/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="ii_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii_1/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="gold_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="9" slack="0"/>
<pin id="88" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gold_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s/3 store_ln38/7 "/>
</bind>
</comp>

<comp id="96" class="1004" name="gold_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="16" slack="0"/>
<pin id="100" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gold_addr_1/7 "/>
</bind>
</comp>

<comp id="103" class="1004" name="result_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="9" slack="0"/>
<pin id="107" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/8 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_4/8 store_ln17/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="result_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="16" slack="0"/>
<pin id="119" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_1/12 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_main_Pipeline_VITIS_LOOP_24_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="0" index="3" bw="32" slack="0"/>
<pin id="127" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_main_Pipeline_loop_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="0" index="2" bw="8" slack="2"/>
<pin id="136" dir="0" index="3" bw="16" slack="2"/>
<pin id="137" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="5" bw="32" slack="4"/>
<pin id="139" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_main_Pipeline_VITIS_LOOP_46_2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="3" bw="17" slack="3"/>
<pin id="146" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_main_Pipeline_loop_11_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="0" index="2" bw="8" slack="2"/>
<pin id="152" dir="0" index="3" bw="16" slack="2"/>
<pin id="153" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="5" bw="32" slack="5"/>
<pin id="155" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/10 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln33_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="9" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln31_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="17" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="ii_2_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="17" slack="2"/>
<pin id="169" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_2/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="2"/>
<pin id="172" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln33_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="17" slack="0"/>
<pin id="175" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln33_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_1/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln33_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="0" index="1" bw="9" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln33_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln33_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln38_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln39_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="17" slack="0"/>
<pin id="204" dir="0" index="1" bw="10" slack="0"/>
<pin id="205" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln33_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="0" index="1" bw="9" slack="2"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln12_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="9" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln10_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="17" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln31_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="17" slack="1"/>
<pin id="225" dir="0" index="1" bw="17" slack="3"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="s_2_loc_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="6"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_2_loc_load/7 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln38_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="1"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/7 "/>
</bind>
</comp>

<comp id="235" class="1004" name="ii_3_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="17" slack="1"/>
<pin id="237" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_3/8 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_3_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="1"/>
<pin id="240" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln12_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="17" slack="0"/>
<pin id="243" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln12_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12_1/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln12_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="0" index="1" bw="9" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln12_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/8 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln12_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln17_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln18_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="17" slack="0"/>
<pin id="272" dir="0" index="1" bw="10" slack="0"/>
<pin id="273" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln12_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="9" slack="1"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln10_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="17" slack="1"/>
<pin id="283" dir="0" index="1" bw="17" slack="2"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/9 "/>
</bind>
</comp>

<comp id="285" class="1004" name="s_4_loc_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="7"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_4_loc_load/12 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln17_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/12 "/>
</bind>
</comp>

<comp id="293" class="1004" name="check_loc_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="17" slack="5"/>
<pin id="295" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="check_loc_load/14 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln49_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="17" slack="0"/>
<pin id="298" dir="0" index="1" bw="17" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/14 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln49_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="17" slack="0"/>
<pin id="306" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/14 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln53_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="17" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/14 "/>
</bind>
</comp>

<comp id="314" class="1007" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="0" index="1" bw="9" slack="0"/>
<pin id="317" dir="0" index="2" bw="3" slack="0"/>
<pin id="318" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln38/3 add_ln38/5 "/>
</bind>
</comp>

<comp id="322" class="1007" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="0"/>
<pin id="324" dir="0" index="1" bw="9" slack="0"/>
<pin id="325" dir="0" index="2" bw="3" slack="0"/>
<pin id="326" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17/8 add_ln17/10 "/>
</bind>
</comp>

<comp id="330" class="1005" name="ii_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="17" slack="0"/>
<pin id="332" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="337" class="1005" name="i_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="0"/>
<pin id="339" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="344" class="1005" name="check_loc_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="17" slack="3"/>
<pin id="346" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="check_loc "/>
</bind>
</comp>

<comp id="350" class="1005" name="s_4_loc_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="5"/>
<pin id="352" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="s_4_loc "/>
</bind>
</comp>

<comp id="356" class="1005" name="s_2_loc_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="4"/>
<pin id="358" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="s_2_loc "/>
</bind>
</comp>

<comp id="362" class="1005" name="trunc_ln33_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="2"/>
<pin id="364" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln33 "/>
</bind>
</comp>

<comp id="367" class="1005" name="trunc_ln33_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="2"/>
<pin id="369" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln33_1 "/>
</bind>
</comp>

<comp id="375" class="1005" name="gold_addr_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="1"/>
<pin id="377" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gold_addr "/>
</bind>
</comp>

<comp id="380" class="1005" name="zext_ln38_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="1"/>
<pin id="382" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38 "/>
</bind>
</comp>

<comp id="386" class="1005" name="add_ln39_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="17" slack="1"/>
<pin id="388" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="391" class="1005" name="ii_1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="17" slack="0"/>
<pin id="393" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="ii_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="i_2_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="0"/>
<pin id="400" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="s_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="410" class="1005" name="add_ln38_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="1"/>
<pin id="412" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="415" class="1005" name="trunc_ln12_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="2"/>
<pin id="417" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="420" class="1005" name="trunc_ln12_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="2"/>
<pin id="422" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln12_1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="result_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="1"/>
<pin id="430" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="result_addr "/>
</bind>
</comp>

<comp id="433" class="1005" name="zext_ln17_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="1"/>
<pin id="435" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="439" class="1005" name="add_ln18_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="17" slack="1"/>
<pin id="441" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="444" class="1005" name="s_4_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_4 "/>
</bind>
</comp>

<comp id="449" class="1005" name="add_ln17_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="1"/>
<pin id="451" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="96" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="115" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="64" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="68" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="72" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="176"><net_src comp="167" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="170" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="170" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="170" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="201"><net_src comp="170" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="167" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="187" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="244"><net_src comp="235" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="238" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="238" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="238" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="269"><net_src comp="238" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="235" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="255" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="285" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="8" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="293" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="198" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="198" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="266" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="266" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="28" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="44" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="340"><net_src comp="48" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="347"><net_src comp="52" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="141" pin=3"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="353"><net_src comp="56" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="148" pin=5"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="359"><net_src comp="60" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="132" pin=5"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="365"><net_src comp="173" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="132" pin=3"/></net>

<net id="370"><net_src comp="177" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="378"><net_src comp="84" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="383"><net_src comp="198" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="389"><net_src comp="202" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="394"><net_src comp="76" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="401"><net_src comp="80" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="408"><net_src comp="90" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="413"><net_src comp="314" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="418"><net_src comp="241" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="423"><net_src comp="245" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="431"><net_src comp="103" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="436"><net_src comp="266" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="442"><net_src comp="270" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="447"><net_src comp="109" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="452"><net_src comp="322" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="289" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln33 : 1
		store_ln31 : 1
	State 2
	State 3
		trunc_ln33 : 1
		trunc_ln33_1 : 1
		icmp_ln33 : 1
		add_ln33 : 1
		br_ln33 : 2
		zext_ln33 : 1
		gold_addr : 2
		s : 3
		zext_ln38 : 1
		mul_ln38 : 2
		add_ln39 : 1
		store_ln33 : 2
		store_ln12 : 1
		store_ln10 : 1
	State 4
	State 5
		add_ln38 : 1
	State 6
	State 7
		gold_addr_1 : 1
		store_ln38 : 2
	State 8
		trunc_ln12 : 1
		trunc_ln12_1 : 1
		icmp_ln12 : 1
		add_ln12 : 1
		br_ln12 : 2
		zext_ln12 : 1
		result_addr : 2
		s_4 : 3
		zext_ln17 : 1
		mul_ln17 : 2
		add_ln18 : 1
		store_ln12 : 2
	State 9
	State 10
		add_ln17 : 1
	State 11
	State 12
		result_addr_1 : 1
		store_ln17 : 2
	State 13
	State 14
		icmp_ln49 : 1
		select_ln49 : 2
		zext_ln53 : 3
		ret_ln53 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          | grp_main_Pipeline_VITIS_LOOP_24_1_fu_122 |    0    |    0    |    51   |    48   |
|   call   |      grp_main_Pipeline_loop_1_fu_132     |    2    |  3.176  |   518   |   469   |
|          | grp_main_Pipeline_VITIS_LOOP_46_2_fu_141 |    0    |  3.176  |   170   |   188   |
|          |     grp_main_Pipeline_loop_11_fu_148     |    2    |  3.176  |   518   |   469   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              add_ln33_fu_187             |    0    |    0    |    0    |    14   |
|    add   |              add_ln39_fu_202             |    0    |    0    |    0    |    24   |
|          |              add_ln12_fu_255             |    0    |    0    |    0    |    14   |
|          |              add_ln18_fu_270             |    0    |    0    |    0    |    24   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             icmp_ln33_fu_181             |    0    |    0    |    0    |    14   |
|   icmp   |             icmp_ln12_fu_249             |    0    |    0    |    0    |    14   |
|          |             icmp_ln49_fu_296             |    0    |    0    |    0    |    24   |
|----------|------------------------------------------|---------|---------|---------|---------|
|  select  |            select_ln49_fu_302            |    0    |    0    |    0    |    17   |
|----------|------------------------------------------|---------|---------|---------|---------|
|  muladd  |                grp_fu_314                |    1    |    0    |    0    |    0    |
|          |                grp_fu_322                |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             trunc_ln33_fu_173            |    0    |    0    |    0    |    0    |
|   trunc  |            trunc_ln33_1_fu_177           |    0    |    0    |    0    |    0    |
|          |             trunc_ln12_fu_241            |    0    |    0    |    0    |    0    |
|          |            trunc_ln12_1_fu_245           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             zext_ln33_fu_193             |    0    |    0    |    0    |    0    |
|          |             zext_ln38_fu_198             |    0    |    0    |    0    |    0    |
|          |            zext_ln38_1_fu_231            |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln12_fu_261             |    0    |    0    |    0    |    0    |
|          |             zext_ln17_fu_266             |    0    |    0    |    0    |    0    |
|          |            zext_ln17_1_fu_289            |    0    |    0    |    0    |    0    |
|          |             zext_ln53_fu_310             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    6    |  9.528  |   1257  |   1319  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
| array|   128  |    0   |    0   |    0   |
| gold |   128  |    0   |    0   |    0   |
|result|   128  |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|   384  |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln17_reg_449  |   16   |
|  add_ln18_reg_439  |   17   |
|  add_ln38_reg_410  |   16   |
|  add_ln39_reg_386  |   17   |
|  check_loc_reg_344 |   17   |
|  gold_addr_reg_375 |   16   |
|     i_1_reg_337    |    9   |
|     i_2_reg_398    |    9   |
|    ii_1_reg_391    |   17   |
|     ii_reg_330     |   17   |
| result_addr_reg_428|   16   |
|   s_2_loc_reg_356  |   32   |
|   s_4_loc_reg_350  |   32   |
|     s_4_reg_444    |   32   |
|      s_reg_405     |   32   |
|trunc_ln12_1_reg_420|    8   |
| trunc_ln12_reg_415 |   16   |
|trunc_ln33_1_reg_367|    8   |
| trunc_ln33_reg_362 |   16   |
|  zext_ln17_reg_433 |   16   |
|  zext_ln38_reg_380 |   16   |
+--------------------+--------+
|        Total       |   375  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p0  |   3  |  16  |   48   ||    14   |
| grp_access_fu_109 |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_314    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_314    |  p1  |   2  |   9  |   18   ||    9    |
|     grp_fu_322    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_322    |  p1  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   168  ||  9.7666 ||    64   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    9   |  1257  |  1319  |    -   |
|   Memory  |   384  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   64   |    -   |
|  Register |    -   |    -   |    -   |   375  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   384  |    6   |   19   |  1632  |  1383  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
