<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_generic_tristate_controller_0_tda.vho"
   type="VHDL"
   library="tda" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_generic_tristate_controller_0_tdt.vho"
   type="VHDL"
   library="tdt" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_tristate_conduit_pin_sharer_0_arbiter.vho"
   type="VHDL"
   library="arbiter" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_tristate_conduit_pin_sharer_0_pin_sharer.vho"
   type="VHDL"
   library="pin_sharer" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_crosser.vho"
   type="VHDL"
   library="crosser" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_width_adapter_005.vho"
   type="VHDL"
   library="width_adapter_005" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_width_adapter_004.vho"
   type="VHDL"
   library="width_adapter_004" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_width_adapter_001.vho"
   type="VHDL"
   library="width_adapter_001" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_width_adapter.vho"
   type="VHDL"
   library="width_adapter" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_rsp_xbar_mux_001.vho"
   type="VHDL"
   library="rsp_xbar_mux_001" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_rsp_xbar_mux.vho"
   type="VHDL"
   library="rsp_xbar_mux" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_rsp_xbar_demux_011.vho"
   type="VHDL"
   library="rsp_xbar_demux_011" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_rsp_xbar_demux.vho"
   type="VHDL"
   library="rsp_xbar_demux" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_cmd_xbar_mux.vho"
   type="VHDL"
   library="cmd_xbar_mux" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_cmd_xbar_demux_001.vho"
   type="VHDL"
   library="cmd_xbar_demux_001" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_cmd_xbar_demux.vho"
   type="VHDL"
   library="cmd_xbar_demux" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_rst_controller.vho"
   type="VHDL"
   library="rst_controller" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_burst_adapter_002.vho"
   type="VHDL"
   library="burst_adapter_002" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_burst_adapter.vho"
   type="VHDL"
   library="burst_adapter" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_id_router_011.vho"
   type="VHDL"
   library="id_router_011" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_id_router_006.vho"
   type="VHDL"
   library="id_router_006" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_id_router_001.vho"
   type="VHDL"
   library="id_router_001" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_id_router.vho"
   type="VHDL"
   library="id_router" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_addr_router_001.vho"
   type="VHDL"
   library="addr_router_001" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_addr_router.vho"
   type="VHDL"
   library="addr_router" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent.vho"
   type="VHDL"
   library="sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent.vho"
   type="VHDL"
   library="jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_timer_0_s1_translator_avalon_universal_slave_0_agent.vho"
   type="VHDL"
   library="timer_0_s1_translator_avalon_universal_slave_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_synthesizer_0_voice_select_translator_avalon_universal_slave_0_agent.vho"
   type="VHDL"
   library="synthesizer_0_voice_select_translator_avalon_universal_slave_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent.vho"
   type="VHDL"
   library="generic_tristate_controller_0_uas_translator_avalon_universal_slave_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.vho"
   type="VHDL"
   library="onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_triple_speed_ethernet_0_control_port_translator_avalon_universal_slave_0_agent.vho"
   type="VHDL"
   library="triple_speed_ethernet_0_control_port_translator_avalon_universal_slave_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent.vho"
   type="VHDL"
   library="character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_pio_0_s1_translator_avalon_universal_slave_0_agent.vho"
   type="VHDL"
   library="pio_0_s1_translator_avalon_universal_slave_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_pio_1_s1_translator_avalon_universal_slave_0_agent.vho"
   type="VHDL"
   library="pio_1_s1_translator_avalon_universal_slave_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vho"
   type="VHDL"
   library="altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_altpll_0_pll_slave_translator_avalon_universal_slave_0_agent.vho"
   type="VHDL"
   library="altpll_0_pll_slave_translator_avalon_universal_slave_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_sdram_0_s1_translator_avalon_universal_slave_0_agent.vho"
   type="VHDL"
   library="sdram_0_s1_translator_avalon_universal_slave_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vho"
   type="VHDL"
   library="sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vho"
   type="VHDL"
   library="nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent.vho"
   type="VHDL"
   library="nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent.vho"
   type="VHDL"
   library="nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" />
 <file
   path="Evo_Synth/simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_qsys_0_jtag_debug_module_translator"
   simulator="modelsim" />
 <file
   path="Evo_Synth/simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_qsys_0_jtag_debug_module_translator"
   simulator="riviera" />
 <file
   path="Evo_Synth/simulation/submodules/cadence/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_qsys_0_jtag_debug_module_translator"
   simulator="ncsim" />
 <file
   path="Evo_Synth/simulation/submodules/synopsys/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_qsys_0_jtag_debug_module_translator"
   simulator="vcs" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_data_master_translator.vho"
   type="VHDL"
   library="nios2_qsys_0_data_master_translator" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_instruction_master_translator.vho"
   type="VHDL"
   library="nios2_qsys_0_instruction_master_translator" />
 <file
   path="Evo_Synth/simulation/submodules/altera_up_audio_bit_counter.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="Evo_Synth/simulation/submodules/altera_up_audio_in_deserializer.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="Evo_Synth/simulation/submodules/altera_up_audio_out_serializer.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="Evo_Synth/simulation/submodules/altera_up_clock_edge.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="Evo_Synth/simulation/submodules/altera_up_sync_fifo.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_audio_0.vhd"
   type="VHDL"
   library="audio_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_generic_tristate_controller_0.vhd"
   type="VHDL"
   library="generic_tristate_controller_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_tristate_conduit_pin_sharer_0.vhd"
   type="VHDL"
   library="tristate_conduit_pin_sharer_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_tristate_conduit_bridge_0.vho"
   type="VHDL"
   library="tristate_conduit_bridge_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_rf_ram_a.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0.do"
   type="OTHER"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_ociram_default_contents.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_ociram_default_contents.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_oci_test_bench.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_rf_ram_a.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0.sdc"
   type="SDC"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_jtag_debug_module_tck.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_rf_ram_b.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_rf_ram_a.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_rf_ram_b.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_jtag_debug_module_wrapper.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_jtag_debug_module_sysclk.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_ociram_default_contents.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_test_bench.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_nios2_qsys_0_rf_ram_b.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_sram_0.vhd"
   type="VHDL"
   library="sram_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_sdram_0.vhd"
   type="VHDL"
   library="sdram_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_altpll_0.vho"
   type="VHDL"
   library="altpll_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_pio_0.vhd"
   type="VHDL"
   library="pio_0" />
 <file
   path="Evo_Synth/simulation/submodules/altera_up_character_lcd_communication.v"
   type="VERILOG"
   library="character_lcd_0" />
 <file
   path="Evo_Synth/simulation/submodules/altera_up_character_lcd_initialization.v"
   type="VERILOG"
   library="character_lcd_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_character_lcd_0.vhd"
   type="VHDL"
   library="character_lcd_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_jtag_uart_0.vhd"
   type="VHDL"
   library="jtag_uart_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_jtag_uart_0_input_mutex.dat"
   type="OTHER"
   library="jtag_uart_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_jtag_uart_0_output_stream.dat"
   type="OTHER"
   library="jtag_uart_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_jtag_uart_0_input_stream.dat"
   type="OTHER"
   library="jtag_uart_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_timer_0.vhd"
   type="VHDL"
   library="timer_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_sysid_qsys_0.vho"
   type="VHDL"
   library="sysid_qsys_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_triple_speed_ethernet_0.vho"
   type="VHDL"
   library="triple_speed_ethernet_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="Evo_Synth/simulation/submodules/Evo_Synth_onchip_memory2_0.vhd"
   type="VHDL"
   library="onchip_memory2_0" />
 <file path="Evo_Synth/simulation/Evo_Synth.vhd" type="VHDL" />
 <file
   path="Evo_Synth/simulation/evo_synth_nios2_qsys_0_jtag_debug_module_translator.vhd"
   type="VHDL" />
 <file
   path="Evo_Synth/simulation/evo_synth_sram_0_avalon_sram_slave_translator.vhd"
   type="VHDL" />
 <file
   path="Evo_Synth/simulation/evo_synth_sdram_0_s1_translator.vhd"
   type="VHDL" />
 <file
   path="Evo_Synth/simulation/evo_synth_altpll_0_pll_slave_translator.vhd"
   type="VHDL" />
 <file
   path="Evo_Synth/simulation/evo_synth_pio_1_s1_translator.vhd"
   type="VHDL" />
 <file
   path="Evo_Synth/simulation/evo_synth_character_lcd_0_avalon_lcd_slave_translator.vhd"
   type="VHDL" />
 <file
   path="Evo_Synth/simulation/evo_synth_triple_speed_ethernet_0_control_port_translator.vhd"
   type="VHDL" />
 <file
   path="Evo_Synth/simulation/evo_synth_onchip_memory2_0_s1_translator.vhd"
   type="VHDL" />
 <file
   path="Evo_Synth/simulation/evo_synth_generic_tristate_controller_0_uas_translator.vhd"
   type="VHDL" />
 <file
   path="Evo_Synth/simulation/evo_synth_synthesizer_0_voice_select_translator.vhd"
   type="VHDL" />
 <file
   path="Evo_Synth/simulation/evo_synth_timer_0_s1_translator.vhd"
   type="VHDL" />
 <file
   path="Evo_Synth/simulation/evo_synth_jtag_uart_0_avalon_jtag_slave_translator.vhd"
   type="VHDL" />
 <topLevel name="Evo_Synth" />
 <deviceFamily name="cycloneii" />
 <modelMap
   controllerPath="Evo_Synth.onchip_memory2_0"
   modelPath="Evo_Synth.onchip_memory2_0" />
</simPackage>
