###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID caddy13)
#  Generated on:      Mon Jul 19 16:36:06 2021
#  Design:            sar_adc_controller
#  Command:           report_ccopt_skew_groups -filename reports/cts.skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

--------------------------------------------------------------------------------------
Skew Group                         Sources    Constrained Sinks    Unconstrained Sinks
--------------------------------------------------------------------------------------
ideal_clock/constraints_default       1              20                     0
--------------------------------------------------------------------------------------

Skew Group Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner               Skew Group                         ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
delay_default:both.early    ideal_clock/constraints_default        -        0.126     0.137     0.131        0.005       ignored                  -         0.011              -
delay_default:both.late     ideal_clock/constraints_default    none         0.180     0.207     0.191        0.013       auto computed        0.148         0.026    100% {0.180, 0.207}
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

---------------------------------------------------------------------------------------------------
Timing Corner               Skew Group                         Min ID    PathID    Max ID    PathID
---------------------------------------------------------------------------------------------------
delay_default:both.early    ideal_clock/constraints_default    0.126       1       0.137       2
-    min dac_mask_reg_3_/CLK
-    max dac_select_bits_reg_3_/CLK
delay_default:both.late     ideal_clock/constraints_default    0.180       3       0.207       4
-    min dac_mask_reg_2_/CLK
-    max dac_select_bits_reg_3_/CLK
---------------------------------------------------------------------------------------------------

Timing for timing corner delay_default:both.early, min clock_path:
==================================================================

PathID    : 1
Path type : skew group ideal_clock/constraints_default (path 1 of 1)
Start     : clk
End       : dac_mask_reg_3_/CLK
Delay     : 0.126

---------------------------------------------------------------------------------------------------------------
Name  Lib cell                   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace --------------------------------------------------------------------------------------------
clk
-     -                          rise   -       0.000   0.081  0.024  (1.150,100.640)  -            2    
CTS_ccl_a_inv_00006/A
-     sky130_fd_sc_hd__clkinv_2  rise   0.000   0.000   0.081  -      (32.890,54.570)   77.810   -       
CTS_ccl_a_inv_00006/Y
-     sky130_fd_sc_hd__clkinv_2  rise   0.061   0.061   0.040  0.012  (32.890,53.890)    0.680      1    
CTS_ccl_a_inv_00003/A
-     sky130_fd_sc_hd__clkinv_4  fall   0.000   0.061   0.050  -      (34.270,49.130)    6.140   -       
CTS_ccl_a_inv_00003/Y
-     sky130_fd_sc_hd__clkinv_4  fall   0.065   0.126   0.072  0.039  (34.730,49.470)    0.800     12    
dac_mask_reg_3_/CLK
-     sky130_fd_sc_hd__dfxtp_1   rise   0.000   0.126   0.064  -      (36.570,40.630)   10.680   -       
---------------------------------------------------------------------------------------------------------------

Timing for timing corner delay_default:both.early, max clock_path:
==================================================================

PathID    : 2
Path type : skew group ideal_clock/constraints_default (path 1 of 1)
Start     : clk
End       : dac_select_bits_reg_6_/CLK
Delay     : 0.137

----------------------------------------------------------------------------------------------------------------
Name  Lib cell                    Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                                         (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------------
clk
-     -                           rise   -       0.000   0.081  0.024  (1.150,100.640)  -           2     
clk_gate_dac_select_bits_reg/latch/CLK
-     sky130_fd_sc_hd__sdlclkp_4  rise   0.000   0.000   0.081  -      (39.330,54.570)   84.250   -       
clk_gate_dac_select_bits_reg/latch/GCLK
-     sky130_fd_sc_hd__sdlclkp_4  rise   0.137   0.137   0.070  0.026  (37.490,55.250)    2.520     8     
dac_select_bits_reg_6_/CLK
-     sky130_fd_sc_hd__dfxtp_1    rise   0.000   0.137   0.070  -      (42.550,40.630)   19.680   -       
----------------------------------------------------------------------------------------------------------------

Timing for timing corner delay_default:both.late, min clock_path:
=================================================================

PathID    : 3
Path type : skew group ideal_clock/constraints_default (path 1 of 1)
Start     : clk
End       : dac_mask_reg_2_/CLK
Delay     : 0.180

---------------------------------------------------------------------------------------------------------------
Name  Lib cell                   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace --------------------------------------------------------------------------------------------
clk
-     -                          rise   -       0.000   0.113  0.024  (1.150,100.640)  -            2    
CTS_ccl_a_inv_00006/A
-     sky130_fd_sc_hd__clkinv_2  rise   0.001   0.001   0.113  -      (32.890,54.570)   77.810   -       
CTS_ccl_a_inv_00006/Y
-     sky130_fd_sc_hd__clkinv_2  rise   0.086   0.087   0.050  0.012  (32.890,53.890)    0.680      1    
CTS_ccl_a_inv_00003/A
-     sky130_fd_sc_hd__clkinv_4  fall   0.000   0.087   0.057  -      (34.270,49.130)    6.140   -       
CTS_ccl_a_inv_00003/Y
-     sky130_fd_sc_hd__clkinv_4  fall   0.093   0.180   0.080  0.039  (34.730,49.470)    0.800     12    
dac_mask_reg_2_/CLK
-     sky130_fd_sc_hd__dfxtp_1   rise   0.000   0.180   0.085  -      (36.570,46.070)    5.240   -       
---------------------------------------------------------------------------------------------------------------

Timing for timing corner delay_default:both.late, max clock_path:
=================================================================

PathID    : 4
Path type : skew group ideal_clock/constraints_default (path 1 of 1)
Start     : clk
End       : dac_select_bits_reg_6_/CLK
Delay     : 0.207

----------------------------------------------------------------------------------------------------------------
Name  Lib cell                    Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                                         (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------------
clk
-     -                           rise   -       0.000   0.113  0.024  (1.150,100.640)  -           2     
clk_gate_dac_select_bits_reg/latch/CLK
-     sky130_fd_sc_hd__sdlclkp_4  rise   0.001   0.001   0.113  -      (39.330,54.570)   84.250   -       
clk_gate_dac_select_bits_reg/latch/GCLK
-     sky130_fd_sc_hd__sdlclkp_4  rise   0.206   0.206   0.093  0.026  (37.490,55.250)    2.520     8     
dac_select_bits_reg_6_/CLK
-     sky130_fd_sc_hd__dfxtp_1    rise   0.000   0.207   0.093  -      (42.550,40.630)   19.680   -       
----------------------------------------------------------------------------------------------------------------

