{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606685755286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606685755293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 29 14:35:55 2020 " "Processing started: Sun Nov 29 14:35:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606685755293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685755293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685755293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606685756707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606685756707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/vga/glyph_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/vga/glyph_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 glyph_rom " "Found entity 1: glyph_rom" {  } { { "../vga/glyph_rom.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/glyph_rom.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685766939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685766939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/vga/vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/vga/vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "../vga/vga_control.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685766955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685766955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/vga/bitgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/vga/bitgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitgen " "Found entity 1: bitgen" {  } { { "../vga/bitgen.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/bitgen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685766971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685766971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/vga/address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/vga/address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_generator " "Found entity 1: address_generator" {  } { { "../vga/address_generator.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/address_generator.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685766986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685766986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/vga/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/vga/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../vga/vga.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/mobile_controller/mobile_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/mobile_controller/mobile_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 mobile_receiver " "Found entity 1: mobile_receiver" {  } { { "../mobile_controller/mobile_receiver.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/mobile_controller/mobile_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab3/bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab3/bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "../lab3/bram.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab3/bram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/regfile_2d_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/regfile_2d_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_2D_memory " "Found entity 1: regfile_2D_memory" {  } { { "../lab2/regfile_2D_memory.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/regfile_2D_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "../lab2/mux_2_to_1.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/mux_2_to_1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767049 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../lab2/mux.v " "Entity \"mux\" obtained from \"../lab2/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../lab2/mux.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1606685767064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab2/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab2/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../lab2/mux.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab1/hex2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab1/hex2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../lab1/hex2seg.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/hex2seg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bblea/source/repos/ece3710project/lab1/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bblea/source/repos/ece3710project/lab1/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../lab1/alu.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Flags flags lab4.v(17) " "Verilog HDL Declaration information at lab4.v(17): object \"Flags\" differs only in case from object \"flags\" in the same scope" {  } { { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606685767111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/program_counter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irreg.v 1 1 " "Found 1 design units, including 1 entities, in source file irreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRreg " "Found entity 1: IRreg" {  } { { "IRreg.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/IRreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_irreg.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_irreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_IRreg " "Found entity 1: tb_IRreg" {  } { { "tb_IRreg.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/tb_IRreg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_tb " "Found entity 1: lab4_tb" {  } { { "lab4_tb.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767203 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "flags_register.v(7) " "Verilog HDL information at flags_register.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "flags_register.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/flags_register.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606685767216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags_register.v 1 1 " "Found 1 design units, including 1 entities, in source file flags_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 flags_register " "Found entity 1: flags_register" {  } { { "flags_register.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/flags_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_clk_divider " "Found entity 1: tb_clk_divider" {  } { { "tb_clk_divider.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/tb_clk_divider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685767255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685767255 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hsnyc lab4.v(256) " "Verilog HDL Implicit Net warning at lab4.v(256): created implicit net for \"hsnyc\"" {  } { { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 256 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606685767519 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsync lab4.v(57) " "Output port \"hsync\" at lab4.v(57) has no driver" {  } { { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606685767523 "|lab4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_2D_memory regfile_2D_memory:registers " "Elaborating entity \"regfile_2D_memory\" for hierarchy \"regfile_2D_memory:registers\"" {  } { { "lab4.v" "registers" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:muxSrc " "Elaborating entity \"mux\" for hierarchy \"mux:muxSrc\"" {  } { { "lab4.v" "muxSrc" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:immMux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:immMux\"" {  } { { "lab4.v" "immMux" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:logicBox " "Elaborating entity \"alu\" for hierarchy \"alu:logicBox\"" {  } { { "lab4.v" "logicBox" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram bram:memory " "Elaborating entity \"bram\" for hierarchy \"bram:memory\"" {  } { { "lab4.v" "memory" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767589 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 65535 bram.v(23) " "Verilog HDL warning at bram.v(23): number of words (7) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "../lab3/bram.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab3/bram.v" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1606685767592 "|lab4|bram:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:prog_count " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:prog_count\"" {  } { { "lab4.v" "prog_count" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRreg IRreg:Instr_Reg " "Elaborating entity \"IRreg\" for hierarchy \"IRreg:Instr_Reg\"" {  } { { "lab4.v" "Instr_Reg" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:state_machine " "Elaborating entity \"fsm\" for hierarchy \"fsm:state_machine\"" {  } { { "lab4.v" "state_machine" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767614 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay_Ren fsm.v(10) " "Verilog HDL or VHDL warning at fsm.v(10): object \"delay_Ren\" assigned a value but never read" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(91) " "Verilog HDL Always Construct warning at fsm.v(91): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(92) " "Verilog HDL Always Construct warning at fsm.v(92): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(93) " "Verilog HDL Always Construct warning at fsm.v(93): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(94) " "Verilog HDL Always Construct warning at fsm.v(94): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(95) " "Verilog HDL Always Construct warning at fsm.v(95): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(96) " "Verilog HDL Always Construct warning at fsm.v(96): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(97) " "Verilog HDL Always Construct warning at fsm.v(97): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(98) " "Verilog HDL Always Construct warning at fsm.v(98): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(99) " "Verilog HDL Always Construct warning at fsm.v(99): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(100) " "Verilog HDL Always Construct warning at fsm.v(100): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(102) " "Verilog HDL Always Construct warning at fsm.v(102): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(150) " "Verilog HDL Always Construct warning at fsm.v(150): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(178) " "Verilog HDL Always Construct warning at fsm.v(178): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(202) " "Verilog HDL Always Construct warning at fsm.v(202): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(204) " "Verilog HDL Always Construct warning at fsm.v(204): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(207) " "Verilog HDL Always Construct warning at fsm.v(207): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(210) " "Verilog HDL Always Construct warning at fsm.v(210): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767617 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(213) " "Verilog HDL Always Construct warning at fsm.v(213): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(216) " "Verilog HDL Always Construct warning at fsm.v(216): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(219) " "Verilog HDL Always Construct warning at fsm.v(219): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(222) " "Verilog HDL Always Construct warning at fsm.v(222): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(225) " "Verilog HDL Always Construct warning at fsm.v(225): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(228) " "Verilog HDL Always Construct warning at fsm.v(228): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(231) " "Verilog HDL Always Construct warning at fsm.v(231): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(234) " "Verilog HDL Always Construct warning at fsm.v(234): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(237) " "Verilog HDL Always Construct warning at fsm.v(237): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(240) " "Verilog HDL Always Construct warning at fsm.v(240): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(243) " "Verilog HDL Always Construct warning at fsm.v(243): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(265) " "Verilog HDL Always Construct warning at fsm.v(265): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(267) " "Verilog HDL Always Construct warning at fsm.v(267): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(270) " "Verilog HDL Always Construct warning at fsm.v(270): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(273) " "Verilog HDL Always Construct warning at fsm.v(273): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(276) " "Verilog HDL Always Construct warning at fsm.v(276): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(279) " "Verilog HDL Always Construct warning at fsm.v(279): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(282) " "Verilog HDL Always Construct warning at fsm.v(282): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(285) " "Verilog HDL Always Construct warning at fsm.v(285): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 285 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(288) " "Verilog HDL Always Construct warning at fsm.v(288): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(291) " "Verilog HDL Always Construct warning at fsm.v(291): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(294) " "Verilog HDL Always Construct warning at fsm.v(294): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(297) " "Verilog HDL Always Construct warning at fsm.v(297): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(300) " "Verilog HDL Always Construct warning at fsm.v(300): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(303) " "Verilog HDL Always Construct warning at fsm.v(303): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAGS fsm.v(306) " "Verilog HDL Always Construct warning at fsm.v(306): variable \"FLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 306 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(335) " "Verilog HDL Always Construct warning at fsm.v(335): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction fsm.v(367) " "Verilog HDL Always Construct warning at fsm.v(367): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606685767618 "|lab4|fsm:state_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags_register flags_register:flags " "Elaborating entity \"flags_register\" for hierarchy \"flags_register:flags\"" {  } { { "lab4.v" "flags" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mobile_receiver mobile_receiver:phoneoneon " "Elaborating entity \"mobile_receiver\" for hierarchy \"mobile_receiver:phoneoneon\"" {  } { { "lab4.v" "phoneoneon" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:screener " "Elaborating entity \"vga\" for hierarchy \"vga:screener\"" {  } { { "lab4.v" "screener" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga:screener\|vga_control:control " "Elaborating entity \"vga_control\" for hierarchy \"vga:screener\|vga_control:control\"" {  } { { "../vga/vga.v" "control" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/vga.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_generator vga:screener\|address_generator:addr_gen " "Elaborating entity \"address_generator\" for hierarchy \"vga:screener\|address_generator:addr_gen\"" {  } { { "../vga/vga.v" "addr_gen" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/vga.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glyph_rom vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs " "Elaborating entity \"glyph_rom\" for hierarchy \"vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\"" {  } { { "../vga/address_generator.v" "glyphs" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/address_generator.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767663 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "glyph_rom.data_a 0 glyph_rom.v(13) " "Net \"glyph_rom.data_a\" at glyph_rom.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../vga/glyph_rom.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/glyph_rom.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606685767666 "|lab4|vga:screener|address_generator:addr_gen|glyph_rom:glyphs"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "glyph_rom.waddr_a 0 glyph_rom.v(13) " "Net \"glyph_rom.waddr_a\" at glyph_rom.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../vga/glyph_rom.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/glyph_rom.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606685767666 "|lab4|vga:screener|address_generator:addr_gen|glyph_rom:glyphs"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "glyph_rom.we_a 0 glyph_rom.v(13) " "Net \"glyph_rom.we_a\" at glyph_rom.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../vga/glyph_rom.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/glyph_rom.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606685767666 "|lab4|vga:screener|address_generator:addr_gen|glyph_rom:glyphs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitgen vga:screener\|bitgen:bgen " "Elaborating entity \"bitgen\" for hierarchy \"vga:screener\|bitgen:bgen\"" {  } { { "../vga/vga.v" "bgen" { Text "C:/Users/bblea/source/repos/ECE3710Project/vga/vga.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seg hex2seg:seg4 " "Elaborating entity \"hex2seg\" for hierarchy \"hex2seg:seg4\"" {  } { { "lab4.v" "seg4" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685767688 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\|glyph_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\|glyph_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif " "Parameter INIT_FILE set to db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bram:memory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bram:memory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab4.ram0_bram_337df6.hdl.mif " "Parameter INIT_FILE set to db/lab4.ram0_bram_337df6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606685768800 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606685768800 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606685768800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\|altsyncram:glyph_rom_rtl_0 " "Elaborated megafunction instantiation \"vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\|altsyncram:glyph_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685768988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\|altsyncram:glyph_rom_rtl_0 " "Instantiated megafunction \"vga:screener\|address_generator:addr_gen\|glyph_rom:glyphs\|altsyncram:glyph_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685768988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685768988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685768988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685768988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685768988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685768988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685768988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685768988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685768988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab4.ram0_glyph_rom_7ca142c7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685768988 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606685768988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_41d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_41d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_41d1 " "Found entity 1: altsyncram_41d1" {  } { { "db/altsyncram_41d1.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_41d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685769082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685769082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bram:memory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"bram:memory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685769113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bram:memory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"bram:memory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab4.ram0_bram_337df6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab4.ram0_bram_337df6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606685769113 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606685769113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qq42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qq42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qq42 " "Found entity 1: altsyncram_qq42" {  } { { "db/altsyncram_qq42.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_qq42.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685769235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685769235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685769333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685769333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606685769423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685769423 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606685769716 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hsync GND " "Pin \"hsync\" is stuck at GND" {  } { { "lab4.v" "" { Text "C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606685771688 "|lab4|hsync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606685771688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606685771870 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606685773591 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bblea/source/repos/ECE3710Project/lab4/output_files/lab4.map.smsg " "Generated suppressed messages file C:/Users/bblea/source/repos/ECE3710Project/lab4/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685773716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606685774119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606685774119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1673 " "Implemented 1673 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606685774411 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606685774411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1454 " "Implemented 1454 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606685774411 ""} { "Info" "ICUT_CUT_TM_RAMS" "152 " "Implemented 152 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606685774411 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1606685774411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606685774411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606685774479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 29 14:36:14 2020 " "Processing ended: Sun Nov 29 14:36:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606685774479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606685774479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606685774479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606685774479 ""}
