<?xml version="1.0"?>
<dblpperson name="Vivek Chaturvedi" pid="72/8378" n="24">
<person key="homepages/72/8378" mdate="2019-11-20">
<author pid="72/8378">Vivek Chaturvedi</author>
<url>https://orcid.org/0000-0003-1358-0107</url>
</person>
<r><article key="journals/tcad/ZhuZCS20" mdate="2020-09-24">
<author orcid="0000-0001-5716-9315" pid="195/4147">Zuomin Zhu</author>
<author pid="10/4661-12">Wei Zhang 0012</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author orcid="0000-0003-2056-0569" pid="10/7647-2">Amit Kumar Singh 0002</author>
<title>Energy Minimization for Multicore Platforms Through DVFS and VR Phase Scaling With Comprehensive Convex Model.</title>
<pages>686-699</pages>
<year>2020</year>
<volume>39</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TCAD.2019.2894835</ee>
<url>db/journals/tcad/tcad39.html#ZhuZCS20</url>
</article>
</r>
<r><inproceedings key="conf/iccd/BankarSCQ20" mdate="2021-01-11">
<author pid="261/9868">Ajinkya S. Bankar</author>
<author pid="72/10304">Shi Sha</author>
<author pid="72/8378">Vivek Chaturvedi</author>
<author pid="53/5678">Gang Quan</author>
<title>Thermal Aware Lifetime Reliability Optimization for Automotive Distributed Computing Applications.</title>
<pages>498-505</pages>
<year>2020</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD50377.2020.00090</ee>
<crossref>conf/iccd/2020</crossref>
<url>db/conf/iccd/iccd2020.html#BankarSCQ20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sips/JainRRCD20" mdate="2020-11-03">
<author pid="82/185">Himanshu Jain</author>
<author pid="277/6742">Sakshi Rathore</author>
<author pid="255/9473">T. P. Abdul Rahoof</author>
<author pid="72/8378">Vivek Chaturvedi</author>
<author pid="134/3948">Satyajit Das</author>
<title>Fast and Efficient Decision-Based Attack for Deep Neural Network on Edge.</title>
<pages>1-6</pages>
<year>2020</year>
<booktitle>SiPS</booktitle>
<ee>https://doi.org/10.1109/SiPS50750.2020.9195260</ee>
<crossref>conf/sips/2020</crossref>
<url>db/conf/sips/sips2020.html#JainRRCD20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/RathoreCSS019" mdate="2020-12-29">
<author pid="01/10373">Vijeta Rathore</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="10/7647">Amit Kumar Singh</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author orcid="0000-0002-2607-8135" pid="s/MuhammadShafique">Muhammad Shafique 0001</author>
<title>LifeGuard: A Reinforcement Learning-Based Task Mapping Strategy for Performance-Centric Aging Management.</title>
<pages>179</pages>
<year>2019</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3316781.3317849</ee>
<ee>http://ieeexplore.ieee.org/document/8806976</ee>
<crossref>conf/dac/2019</crossref>
<url>db/conf/dac/dac2019.html#RathoreCSS019</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iolts/RathoreCSSS19" mdate="2020-12-29">
<author pid="01/10373">Vijeta Rathore</author>
<author pid="72/8378">Vivek Chaturvedi</author>
<author pid="10/7647">Amit Kumar Singh</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author orcid="0000-0002-2607-8135" pid="s/MuhammadShafique">Muhammad Shafique 0001</author>
<title>Towards Scalable Lifetime Reliability Management for Dark Silicon Manycore Systems.</title>
<pages>204-207</pages>
<year>2019</year>
<booktitle>IOLTS</booktitle>
<ee>https://doi.org/10.1109/IOLTS.2019.8854454</ee>
<crossref>conf/iolts/2019</crossref>
<url>db/conf/iolts/iolts2019.html#RathoreCSSS19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ccwc/RohithRCSSL18" mdate="2020-06-15">
<author pid="210/0957">R. Rohith</author>
<author pid="01/10373">Vijeta Rathore</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="10/7647">Amit Kumar Singh</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="74/1907">Siew-Kei Lam</author>
<title>LifeSim: A lifetime reliability simulator for manycore systems.</title>
<pages>375-381</pages>
<year>2018</year>
<booktitle>CCWC</booktitle>
<ee>https://doi.org/10.1109/CCWC.2018.8301711</ee>
<crossref>conf/ccwc/2018</crossref>
<url>db/conf/ccwc/ccwc2018.html#RohithRCSSL18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/RathoreCSSRLS18" mdate="2019-10-19">
<author pid="01/10373">Vijeta Rathore</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="10/7647">Amit Kumar Singh</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="210/0957">R. Rohith</author>
<author pid="74/1907">Siew-Kei Lam</author>
<author pid="s/MuhammadShafique">Muhammad Shafique 0001</author>
<title>HiMap: A hierarchical mapping approach for enhancing lifetime reliability of dark silicon manycore systems.</title>
<pages>991-996</pages>
<year>2018</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2018.8342153</ee>
<crossref>conf/date/2018</crossref>
<url>db/conf/date/date2018.html#RathoreCSSRLS18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/ZhuCSZC17" mdate="2020-02-27">
<author pid="195/4147">Zuomin Zhu</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="10/7647-2">Amit Kumar Singh 0002</author>
<author pid="10/4661-12">Wei Zhang 0012</author>
<author pid="119/4303">Yingnan Cui</author>
<title>Two-stage thermal-aware scheduling of task graphs on 3D multi-cores exploiting application and architecture characteristics.</title>
<pages>324-329</pages>
<year>2017</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2017.7858343</ee>
<crossref>conf/aspdac/2017</crossref>
<url>db/conf/aspdac/aspdac2017.html#ZhuCSZC17</url>
</inproceedings>
</r>
<r><article key="journals/jcsc/CuiZCLH16" mdate="2020-08-25">
<author pid="119/4303">Yingnan Cui</author>
<author orcid="0000-0002-7622-6714" pid="10/4661-12">Wei Zhang 0012</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author orcid="0000-0001-9348-4662" pid="24/914">Weichen Liu</author>
<author pid="h/BingshengHe">Bingsheng He</author>
<title>Thermal-Aware Task Scheduling for 3D-Network-on-Chip: A Bottom to Top Scheme.</title>
<year>2016</year>
<volume>25</volume>
<journal>J. Circuits Syst. Comput.</journal>
<number>1</number>
<ee>https://doi.org/10.1142/S021812661640003X</ee>
<url>db/journals/jcsc/jcsc25.html#CuiZCLH16</url>
<pages>1640003:1-1640003:20</pages>
</article>
</r>
<r><article key="journals/tcad/ZhouZSJCL16" mdate="2020-09-24">
<author pid="66/3973">Bin Zhou</author>
<author orcid="0000-0002-7622-6714" pid="10/4661-12">Wei Zhang 0012</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="179/0858">Jason Teo Kian Jin</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="43/4720">Tao Luo</author>
<title>Cost-efficient Acceleration of Hardware Trojan Detection Through Fan-Out Cone Analysis and Weighted Random Pattern Technique.</title>
<pages>792-805</pages>
<year>2016</year>
<volume>35</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TCAD.2015.2460551</ee>
<url>db/journals/tcad/tcad35.html#ZhouZSJCL16</url>
</article>
</r>
<r><article key="journals/tvlsi/CuiZCH16" mdate="2020-03-11">
<author pid="119/4303">Yingnan Cui</author>
<author pid="10/4661-12">Wei Zhang 0012</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="h/BingshengHe">Bingsheng He</author>
<title>Decentralized Thermal-Aware Task Scheduling for Large-Scale Many-Core Systems.</title>
<pages>2075-2088</pages>
<year>2016</year>
<volume>24</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TVLSI.2015.2497469</ee>
<url>db/journals/tvlsi/tvlsi24.html#CuiZCH16</url>
</article>
</r>
<r><inproceedings key="conf/glvlsi/RathoreCS16" mdate="2019-10-19">
<author pid="01/10373">Vijeta Rathore</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Performance Constraint-Aware Task Mapping to Optimize Lifetime Reliability of Manycore Systems.</title>
<pages>377-380</pages>
<year>2016</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2902961.2902996</ee>
<crossref>conf/glvlsi/2016</crossref>
<url>db/conf/glvlsi/glvlsi2016.html#RathoreCS16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icdsp/ChaturvediMS15" mdate="2019-10-19">
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author orcid="0000-0002-1542-1575" pid="17/3527">Basant K. Mohanty</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Leakage-aware intra-task dynamic voltage scaling technique for energy reduction in real-time embedded systems.</title>
<pages>1266-1269</pages>
<year>2015</year>
<booktitle>DSP</booktitle>
<ee>https://doi.org/10.1109/ICDSP.2015.7252084</ee>
<crossref>conf/icdsp/2015</crossref>
<url>db/conf/icdsp/icdsp2015.html#ChaturvediMS15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icdsp/MohantyCRS15" mdate="2019-10-19">
<author orcid="0000-0002-1542-1575" pid="17/3527">Basant K. Mohanty</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="01/10373">Vijeta Rathore</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Memory-access aware work-load distribution for peak-temperature reduction of 3D multi-core embedded systems.</title>
<pages>1270-1273</pages>
<year>2015</year>
<booktitle>DSP</booktitle>
<ee>https://doi.org/10.1109/ICDSP.2015.7252085</ee>
<crossref>conf/icdsp/2015</crossref>
<url>db/conf/icdsp/icdsp2015.html#MohantyCRS15</url>
</inproceedings>
</r>
<r><article key="journals/tecs/HuangCQFQ14" mdate="2020-09-08">
<author pid="17/712">Huang Huang</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="53/5678">Gang Quan</author>
<author pid="51/1268">Jeffrey Fan</author>
<author pid="q/MeikangQiu">Meikang Qiu</author>
<title>Throughput maximization for periodic real-time systems under the maximal temperature constraint.</title>
<pages>70:1-70:22</pages>
<year>2014</year>
<volume>13</volume>
<journal>ACM Trans. Embed. Comput. Syst.</journal>
<number>2s</number>
<ee>https://doi.org/10.1145/2544375.2544390</ee>
<url>db/journals/tecs/tecs13.html#HuangCQFQ14</url>
</article>
</r>
<r><inproceedings key="conf/isicir/CuiZCLH14" mdate="2020-03-27">
<author pid="119/4303">Yingnan Cui</author>
<author orcid="0000-0002-7622-6714" pid="10/4661-12">Wei Zhang 0012</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author orcid="0000-0001-9348-4662" pid="24/914">Weichen Liu</author>
<author pid="h/BingshengHe">Bingsheng He</author>
<title>Thermal-aware task scheduling for 3D-network-on-chip: A Bottom-to-Top scheme.</title>
<pages>224-227</pages>
<year>2014</year>
<booktitle>ISIC</booktitle>
<ee>https://doi.org/10.1109/ISICIR.2014.7029547</ee>
<crossref>conf/isicir/2014</crossref>
<url>db/conf/isicir/isic2014.html#CuiZCLH14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/rsp/ChaturvediSZS14" mdate="2020-02-27">
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="10/7647-2">Amit Kumar Singh 0002</author>
<author orcid="0000-0002-7622-6714" pid="10/4661-12">Wei Zhang 0012</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Thermal-aware task scheduling for peak temperature minimization under periodic constraint for 3D-MPSoCs.</title>
<pages>107-113</pages>
<year>2014</year>
<booktitle>RSP</booktitle>
<ee>https://doi.org/10.1109/RSP.2014.6966900</ee>
<crossref>conf/rsp/2014</crossref>
<url>db/conf/rsp/rsp2014.html#ChaturvediSZS14</url>
</inproceedings>
</r>
<r><article key="journals/sigbed/FanCSQ13" mdate="2020-06-21">
<author pid="63/6525">Ming Fan</author>
<author pid="72/8378">Vivek Chaturvedi</author>
<author orcid="0000-0002-5182-9666" pid="72/10304">Shi Sha</author>
<author pid="53/5678">Gang Quan</author>
<title>Thermal-aware energy minimization for real-time scheduling on multi-core systems.</title>
<pages>27</pages>
<year>2013</year>
<volume>10</volume>
<journal>SIGBED Rev.</journal>
<number>2</number>
<ee>https://doi.org/10.1145/2518148.2518165</ee>
<url>db/journals/sigbed/sigbed10.html#FanCSQ13</url>
</article>
</r>
<r><inproceedings key="conf/islped/FanCSQ13" mdate="2019-10-19">
<author pid="63/6525">Ming Fan</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author orcid="0000-0002-5182-9666" pid="72/10304">Shi Sha</author>
<author pid="53/5678">Gang Quan</author>
<title>An analytical solution for multi-core energy calculation with consideration of leakage and temperature dependency.</title>
<pages>353-358</pages>
<year>2013</year>
<booktitle>ISLPED</booktitle>
<ee>https://doi.org/10.1109/ISLPED.2013.6629322</ee>
<ee>http://dl.acm.org/citation.cfm?id=2648752</ee>
<crossref>conf/islped/2013</crossref>
<url>db/conf/islped/islped2013.html#FanCSQ13</url>
</inproceedings>
</r>
<r><article key="journals/jolpe/HuangCLQ12" mdate="2020-05-22">
<author pid="17/712">Huang Huang</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="47/356">Guanglei Liu</author>
<author pid="53/5678">Gang Quan</author>
<title>Leakage Aware Scheduling on Maximum Temperature Minimization for Periodic Hard Real-Time Systems.</title>
<pages>378-393</pages>
<year>2012</year>
<volume>8</volume>
<journal>J. Low Power Electron.</journal>
<number>4</number>
<ee>https://doi.org/10.1166/jolpe.2012.1200</ee>
<url>db/journals/jolpe/jolpe8.html#HuangCLQ12</url>
</article>
</r>
<r><article key="journals/jsa/ChaturvediHRQ12" mdate="2020-02-24">
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="17/712">Huang Huang</author>
<author pid="03/6144">Shangping Ren</author>
<author pid="53/5678">Gang Quan</author>
<title>On the fundamentals of leakage aware real-time DVS scheduling for peak temperature minimization.</title>
<pages>387-397</pages>
<year>2012</year>
<volume>58</volume>
<journal>J. Syst. Archit.</journal>
<number>10</number>
<ee>https://doi.org/10.1016/j.sysarc.2012.08.002</ee>
<url>db/journals/jsa/jsa58.html#ChaturvediHRQ12</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/ChaturvediQ11" mdate="2019-10-19">
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="53/5678">Gang Quan</author>
<title>Leakage conscious DVS scheduling for peak temperature minimization.</title>
<pages>135-140</pages>
<year>2011</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2011.5722173</ee>
<ee>http://dl.acm.org/citation.cfm?id=1950855</ee>
<crossref>conf/aspdac/2011</crossref>
<url>db/conf/aspdac/aspdac2011.html#ChaturvediQ11</url>
</inproceedings>
</r>
<r><article key="journals/tii/QuanMC10" mdate="2020-05-21">
<author pid="53/5678">Gang Quan</author>
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<title>Feasibility Analysis for Temperature-Constraint Hard Real-Time Periodic Tasks.</title>
<pages>329-339</pages>
<year>2010</year>
<volume>6</volume>
<journal>IEEE Trans. Ind. Informatics</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TII.2010.2052057</ee>
<url>db/journals/tii/tii6.html#QuanMC10</url>
</article>
</r>
<r><inproceedings key="conf/IEEEcit/ChaturvediHQ10" mdate="2019-10-19">
<author orcid="0000-0003-1358-0107" pid="72/8378">Vivek Chaturvedi</author>
<author pid="17/712">Huang Huang</author>
<author pid="53/5678">Gang Quan</author>
<title>Leakage Aware Scheduling on Maximum Temperature Minimization for Periodic Hard Real-Time Systems.</title>
<pages>1802-1809</pages>
<year>2010</year>
<booktitle>CIT</booktitle>
<ee>https://doi.org/10.1109/CIT.2010.312</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/CIT.2010.312</ee>
<crossref>conf/IEEEcit/2010</crossref>
<url>db/conf/IEEEcit/IEEEcit2010.html#ChaturvediHQ10</url>
</inproceedings>
</r>
<coauthors n="29" nc="3">
<co c="1"><na f="b/Bankar:Ajinkya_S=" pid="261/9868">Ajinkya S. Bankar</na></co>
<co c="0"><na f="c/Cui:Yingnan" pid="119/4303">Yingnan Cui</na></co>
<co c="2"><na f="d/Das:Satyajit" pid="134/3948">Satyajit Das</na></co>
<co c="1"><na f="f/Fan:Jeffrey" pid="51/1268">Jeffrey Fan</na></co>
<co c="1"><na f="f/Fan:Ming" pid="63/6525">Ming Fan</na></co>
<co c="0"><na f="h/He:Bingsheng" pid="h/BingshengHe">Bingsheng He</na></co>
<co c="1"><na f="h/Huang:Huang" pid="17/712">Huang Huang</na></co>
<co c="2"><na f="j/Jain:Himanshu" pid="82/185">Himanshu Jain</na></co>
<co c="0"><na f="j/Jin:Jason_Teo_Kian" pid="179/0858">Jason Teo Kian Jin</na></co>
<co c="0"><na f="l/Lam:Siew=Kei" pid="74/1907">Siew-Kei Lam</na></co>
<co c="1"><na f="l/Liu:Guanglei" pid="47/356">Guanglei Liu</na></co>
<co c="0"><na f="l/Liu:Weichen" pid="24/914">Weichen Liu</na></co>
<co c="0"><na f="l/Luo:Tao" pid="43/4720">Tao Luo</na></co>
<co c="0"><na f="m/Mohanty:Basant_K=" pid="17/3527">Basant K. Mohanty</na></co>
<co c="1"><na f="q/Qiu:Meikang" pid="q/MeikangQiu">Meikang Qiu</na></co>
<co c="1"><na f="q/Quan:Gang" pid="53/5678">Gang Quan</na></co>
<co c="2"><na f="r/Rahoof:T=_P=_Abdul" pid="255/9473">T. P. Abdul Rahoof</na></co>
<co c="2"><na f="r/Rathore:Sakshi" pid="277/6742">Sakshi Rathore</na></co>
<co c="0"><na f="r/Rathore:Vijeta" pid="01/10373">Vijeta Rathore</na></co>
<co c="1"><na f="r/Ren:Shangping" pid="03/6144">Shangping Ren</na></co>
<co c="0"><na f="r/Rohith:R=" pid="210/0957">R. Rohith</na></co>
<co c="1"><na f="s/Sha:Shi" pid="72/10304">Shi Sha</na></co>
<co c="0"><na f="s/Shafique_0001:Muhammad" pid="s/MuhammadShafique">Muhammad Shafique 0001</na></co>
<co c="0"><na f="s/Singh:Amit_Kumar" pid="10/7647">Amit Kumar Singh</na></co>
<co c="0"><na f="s/Singh_0002:Amit_Kumar" pid="10/7647-2">Amit Kumar Singh 0002</na></co>
<co c="0"><na f="s/Srikanthan:Thambipillai" pid="23/1694">Thambipillai Srikanthan</na></co>
<co c="0"><na f="z/Zhang_0012:Wei" pid="10/4661-12">Wei Zhang 0012</na></co>
<co c="0"><na f="z/Zhou:Bin" pid="66/3973">Bin Zhou</na></co>
<co c="0"><na f="z/Zhu:Zuomin" pid="195/4147">Zuomin Zhu</na></co>
</coauthors>
</dblpperson>

