designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
removefile -Y -D *
addfile {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/4lab/cntr12.vhd}
# Adding file C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\cntr12.vhd ... Done
vlib {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/4lab/M1_Test/work}
# Warning: Library work already exists
adel -all
# Library contents cleared.
vcom -dbg -work work {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/4lab/cntr12.vhd}
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\cntr12.vhd
# Compile Entity "CNT12"
# Compile Architecture "rtl" of Entity "CNT12"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
entity CNT12
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r CNT12 -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6079 kB (elbread=1280 elab2=4649 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\M1_Test\src\wave.asdb
#  3:44 PM, Wednesday, May 15, 2019
#  Simulation has been initialized
add wave *
# 6 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/4lab/M1_Test/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\cntr12.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\M1_Test\..\cntr12.vhd
# Compile Entity "CNT12"
# Compile Architecture "rtl" of Entity "CNT12"
# Compile success 0 Errors 0 Warnings  Analysis time :  79.0 [ms]
comp -include "$dsn\src\TestBench\cnt12_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\M1_Test\src\TestBench\cnt12_TB.vhd
# Compile Entity "cnt12_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cnt12_tb"
# Compile Configuration "TESTBENCH_FOR_cnt12"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim +access +r TESTBENCH_FOR_cnt12 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7103 kB (elbread=1280 elab2=5673 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\M1_Test\src\wave.asdb
#  3:44 PM, Wednesday, May 15, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/4lab/M1_Test/src/wave.asdb'.
wave 
wave -noreg CLK
wave -noreg RST
wave -noreg CNT_CMD
wave -noreg CNT_C
wave -noreg CNT_O
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cnt12_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cnt12 
# 5 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/4lab/M1_Test/src/wave.asdb'.
# add wave -noreg {/cnt12_tb/UUT/CNT_A}
# add wave -noreg {/cnt12_tb/UUT/CLK}
# add wave -noreg {/cnt12_tb/UUT/RST}
# add wave -noreg {/cnt12_tb/UUT/CNT_CMD}
# add wave -noreg {/cnt12_tb/UUT/CNT_C}
# add wave -noreg {/cnt12_tb/UUT/CNT_O}
# 6 signal(s) traced.
SetActiveLib -work
comp -include "C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\cntr12.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\M1_Test\..\cntr12.vhd
# Compile Entity "CNT12"
# Compile Architecture "rtl" of Entity "CNT12"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
comp -include "$dsn\src\TestBench\cnt12_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\M1_Test\src\TestBench\cnt12_TB.vhd
# Compile Entity "cnt12_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cnt12_tb"
# Compile Configuration "TESTBENCH_FOR_cnt12"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
asim +access +r TESTBENCH_FOR_cnt12 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7103 kB (elbread=1280 elab2=5673 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\M1_Test\src\wave.asdb
#  3:44 PM, Wednesday, May 15, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/4lab/M1_Test/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/4lab/M1_Test/src/wave.asdb'.
wave 
wave -noreg CLK
wave -noreg RST
wave -noreg CNT_CMD
wave -noreg CNT_C
wave -noreg CNT_O
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\cnt12_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_cnt12 
# 5 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/4lab/M1_Test/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# Waveform file 'C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/4lab/M1_Test/src/untitled.awc' connected to 'C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/4lab/M1_Test/src/untitled.asdb'.
# Adding file C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\M1_Test\src\untitled.asdb ... Done
# Adding file C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\4lab\M1_Test\src\untitled.awc ... Done
