
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= FU.OutID1=>A_EX.In                                     Premise(F9)
	S12= FU.OutID2=>B_EX.In                                     Premise(F10)
	S13= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F11)
	S14= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F12)
	S15= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F13)
	S16= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F14)
	S17= FU.Bub_ID=>CU_ID.Bub                                   Premise(F15)
	S18= FU.Halt_ID=>CU_ID.Halt                                 Premise(F16)
	S19= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F18)
	S21= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S22= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S23= ICache.Hit=>CU_IF.ICacheHit                            Premise(F21)
	S24= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F22)
	S25= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F25)
	S28= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F26)
	S29= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F27)
	S30= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F28)
	S31= ICache.Hit=>FU.ICacheHit                               Premise(F29)
	S32= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F30)
	S33= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F31)
	S34= IR_EX.Out=>FU.IR_EX                                    Premise(F32)
	S35= IR_ID.Out=>FU.IR_ID                                    Premise(F33)
	S36= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F34)
	S37= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F35)
	S38= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F36)
	S39= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F37)
	S40= ALU.Out=>FU.InEX                                       Premise(F38)
	S41= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F39)
	S42= GPR.Rdata1=>FU.InID1                                   Premise(F40)
	S43= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F41)
	S44= GPR.Rdata2=>FU.InID2                                   Premise(F42)
	S45= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F43)
	S46= IR_ID.Out25_21=>GPR.RReg1                              Premise(F44)
	S47= IR_ID.Out20_16=>GPR.RReg2                              Premise(F45)
	S48= IMMU.Addr=>IAddrReg.In                                 Premise(F46)
	S49= PC.Out=>ICache.IEA                                     Premise(F47)
	S50= ICache.IEA=addr                                        Path(S5,S49)
	S51= ICache.Hit=ICacheHit(addr)                             ICache-Search(S50)
	S52= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S50,S3)
	S53= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S51,S23)
	S54= FU.ICacheHit=ICacheHit(addr)                           Path(S51,S31)
	S55= ICache.Out=>ICacheReg.In                               Premise(F48)
	S56= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S52,S55)
	S57= PC.Out=>IMMU.IEA                                       Premise(F49)
	S58= IMMU.IEA=addr                                          Path(S5,S57)
	S59= CP0.ASID=>IMMU.PID                                     Premise(F50)
	S60= IMMU.PID=pid                                           Path(S4,S59)
	S61= IMMU.Addr={pid,addr}                                   IMMU-Search(S60,S58)
	S62= IAddrReg.In={pid,addr}                                 Path(S61,S48)
	S63= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S60,S58)
	S64= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S63,S24)
	S65= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F51)
	S66= IR_ID.Out=>IR_EX.In                                    Premise(F52)
	S67= ICache.Out=>IR_ID.In                                   Premise(F53)
	S68= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S52,S67)
	S69= ICache.Out=>IR_IMMU.In                                 Premise(F54)
	S70= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S52,S69)
	S71= IR_EX.Out=>IR_MEM.In                                   Premise(F55)
	S72= IR_DMMU2.Out=>IR_WB.In                                 Premise(F56)
	S73= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F57)
	S74= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F58)
	S75= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F59)
	S76= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F60)
	S77= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F61)
	S78= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F62)
	S79= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F63)
	S80= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F64)
	S81= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F65)
	S82= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F66)
	S83= IR_EX.Out31_26=>CU_EX.Op                               Premise(F67)
	S84= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F68)
	S85= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F69)
	S86= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F70)
	S87= IR_ID.Out31_26=>CU_ID.Op                               Premise(F71)
	S88= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F72)
	S89= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F73)
	S90= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F74)
	S91= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F75)
	S92= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F76)
	S93= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F77)
	S94= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F78)
	S95= IR_WB.Out31_26=>CU_WB.Op                               Premise(F79)
	S96= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F80)
	S97= CtrlA_EX=0                                             Premise(F81)
	S98= CtrlB_EX=0                                             Premise(F82)
	S99= CtrlALUOut_MEM=0                                       Premise(F83)
	S100= CtrlALUOut_DMMU1=0                                    Premise(F84)
	S101= CtrlALUOut_DMMU2=0                                    Premise(F85)
	S102= CtrlALUOut_WB=0                                       Premise(F86)
	S103= CtrlA_MEM=0                                           Premise(F87)
	S104= CtrlA_WB=0                                            Premise(F88)
	S105= CtrlB_MEM=0                                           Premise(F89)
	S106= CtrlB_WB=0                                            Premise(F90)
	S107= CtrlICache=0                                          Premise(F91)
	S108= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S3,S107)
	S109= CtrlIMMU=0                                            Premise(F92)
	S110= CtrlIR_DMMU1=0                                        Premise(F93)
	S111= CtrlIR_DMMU2=0                                        Premise(F94)
	S112= CtrlIR_EX=0                                           Premise(F95)
	S113= CtrlIR_ID=1                                           Premise(F96)
	S114= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S68,S113)
	S115= CtrlIR_IMMU=0                                         Premise(F97)
	S116= CtrlIR_MEM=0                                          Premise(F98)
	S117= CtrlIR_WB=0                                           Premise(F99)
	S118= CtrlGPR=0                                             Premise(F100)
	S119= CtrlIAddrReg=0                                        Premise(F101)
	S120= CtrlPC=0                                              Premise(F102)
	S121= CtrlPCInc=1                                           Premise(F103)
	S122= PC[Out]=addr+4                                        PC-Inc(S1,S120,S121)
	S123= PC[CIA]=addr                                          PC-Inc(S1,S120,S121)
	S124= CtrlIMem=0                                            Premise(F104)
	S125= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S124)
	S126= CtrlICacheReg=0                                       Premise(F105)
	S127= CtrlASIDIn=0                                          Premise(F106)
	S128= CtrlCP0=0                                             Premise(F107)
	S129= CP0[ASID]=pid                                         CP0-Hold(S0,S128)
	S130= CtrlEPCIn=0                                           Premise(F108)
	S131= CtrlExCodeIn=0                                        Premise(F109)
	S132= CtrlIRMux=0                                           Premise(F110)
	S133= GPR[rS]=a                                             Premise(F111)
	S134= GPR[rT]=b                                             Premise(F112)

ID	S135= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S114)
	S136= IR_ID.Out31_26=0                                      IR-Out(S114)
	S137= IR_ID.Out25_21=rS                                     IR-Out(S114)
	S138= IR_ID.Out20_16=rT                                     IR-Out(S114)
	S139= IR_ID.Out15_11=rD                                     IR-Out(S114)
	S140= IR_ID.Out10_6=0                                       IR-Out(S114)
	S141= IR_ID.Out5_0=37                                       IR-Out(S114)
	S142= PC.Out=addr+4                                         PC-Out(S122)
	S143= PC.CIA=addr                                           PC-Out(S123)
	S144= PC.CIA31_28=addr[31:28]                               PC-Out(S123)
	S145= CP0.ASID=pid                                          CP0-Read-ASID(S129)
	S146= A_EX.Out=>ALU.A                                       Premise(F220)
	S147= B_EX.Out=>ALU.B                                       Premise(F221)
	S148= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F222)
	S149= ALU.Out=>ALUOut_MEM.In                                Premise(F223)
	S150= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F224)
	S151= FU.OutID1=>A_EX.In                                    Premise(F225)
	S152= FU.OutID2=>B_EX.In                                    Premise(F226)
	S153= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F227)
	S154= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F228)
	S155= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F229)
	S156= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F230)
	S157= FU.Bub_ID=>CU_ID.Bub                                  Premise(F231)
	S158= FU.Halt_ID=>CU_ID.Halt                                Premise(F232)
	S159= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F233)
	S160= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F234)
	S161= FU.Bub_IF=>CU_IF.Bub                                  Premise(F235)
	S162= FU.Halt_IF=>CU_IF.Halt                                Premise(F236)
	S163= ICache.Hit=>CU_IF.ICacheHit                           Premise(F237)
	S164= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F238)
	S165= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F239)
	S166= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F240)
	S167= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F241)
	S168= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F242)
	S169= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F243)
	S170= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F244)
	S171= ICache.Hit=>FU.ICacheHit                              Premise(F245)
	S172= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F246)
	S173= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F247)
	S174= IR_EX.Out=>FU.IR_EX                                   Premise(F248)
	S175= IR_ID.Out=>FU.IR_ID                                   Premise(F249)
	S176= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S135,S175)
	S177= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F250)
	S178= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F251)
	S179= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F252)
	S180= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F253)
	S181= ALU.Out=>FU.InEX                                      Premise(F254)
	S182= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F255)
	S183= GPR.Rdata1=>FU.InID1                                  Premise(F256)
	S184= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F257)
	S185= FU.InID1_RReg=rS                                      Path(S137,S184)
	S186= GPR.Rdata2=>FU.InID2                                  Premise(F258)
	S187= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F259)
	S188= FU.InID2_RReg=rT                                      Path(S138,S187)
	S189= IR_ID.Out25_21=>GPR.RReg1                             Premise(F260)
	S190= GPR.RReg1=rS                                          Path(S137,S189)
	S191= GPR.Rdata1=a                                          GPR-Read(S190,S133)
	S192= FU.InID1=a                                            Path(S191,S183)
	S193= FU.OutID1=FU(a)                                       FU-Forward(S192)
	S194= A_EX.In=FU(a)                                         Path(S193,S151)
	S195= IR_ID.Out20_16=>GPR.RReg2                             Premise(F261)
	S196= GPR.RReg2=rT                                          Path(S138,S195)
	S197= GPR.Rdata2=b                                          GPR-Read(S196,S134)
	S198= FU.InID2=b                                            Path(S197,S186)
	S199= FU.OutID2=FU(b)                                       FU-Forward(S198)
	S200= B_EX.In=FU(b)                                         Path(S199,S152)
	S201= IMMU.Addr=>IAddrReg.In                                Premise(F262)
	S202= PC.Out=>ICache.IEA                                    Premise(F263)
	S203= ICache.IEA=addr+4                                     Path(S142,S202)
	S204= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S203)
	S205= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S204,S163)
	S206= FU.ICacheHit=ICacheHit(addr+4)                        Path(S204,S171)
	S207= ICache.Out=>ICacheReg.In                              Premise(F264)
	S208= PC.Out=>IMMU.IEA                                      Premise(F265)
	S209= IMMU.IEA=addr+4                                       Path(S142,S208)
	S210= CP0.ASID=>IMMU.PID                                    Premise(F266)
	S211= IMMU.PID=pid                                          Path(S145,S210)
	S212= IMMU.Addr={pid,addr+4}                                IMMU-Search(S211,S209)
	S213= IAddrReg.In={pid,addr+4}                              Path(S212,S201)
	S214= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S211,S209)
	S215= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S214,S164)
	S216= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F267)
	S217= IR_ID.Out=>IR_EX.In                                   Premise(F268)
	S218= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S135,S217)
	S219= ICache.Out=>IR_ID.In                                  Premise(F269)
	S220= ICache.Out=>IR_IMMU.In                                Premise(F270)
	S221= IR_EX.Out=>IR_MEM.In                                  Premise(F271)
	S222= IR_DMMU2.Out=>IR_WB.In                                Premise(F272)
	S223= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F273)
	S224= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F274)
	S225= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F275)
	S226= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F276)
	S227= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F277)
	S228= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F278)
	S229= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F279)
	S230= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F280)
	S231= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F281)
	S232= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F282)
	S233= IR_EX.Out31_26=>CU_EX.Op                              Premise(F283)
	S234= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F284)
	S235= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F285)
	S236= CU_ID.IRFunc1=rT                                      Path(S138,S235)
	S237= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F286)
	S238= CU_ID.IRFunc2=rS                                      Path(S137,S237)
	S239= IR_ID.Out31_26=>CU_ID.Op                              Premise(F287)
	S240= CU_ID.Op=0                                            Path(S136,S239)
	S241= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F288)
	S242= CU_ID.IRFunc=37                                       Path(S141,S241)
	S243= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F289)
	S244= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F290)
	S245= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F291)
	S246= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F292)
	S247= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F293)
	S248= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F294)
	S249= IR_WB.Out31_26=>CU_WB.Op                              Premise(F295)
	S250= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F296)
	S251= CtrlA_EX=1                                            Premise(F297)
	S252= [A_EX]=FU(a)                                          A_EX-Write(S194,S251)
	S253= CtrlB_EX=1                                            Premise(F298)
	S254= [B_EX]=FU(b)                                          B_EX-Write(S200,S253)
	S255= CtrlALUOut_MEM=0                                      Premise(F299)
	S256= CtrlALUOut_DMMU1=0                                    Premise(F300)
	S257= CtrlALUOut_DMMU2=0                                    Premise(F301)
	S258= CtrlALUOut_WB=0                                       Premise(F302)
	S259= CtrlA_MEM=0                                           Premise(F303)
	S260= CtrlA_WB=0                                            Premise(F304)
	S261= CtrlB_MEM=0                                           Premise(F305)
	S262= CtrlB_WB=0                                            Premise(F306)
	S263= CtrlICache=0                                          Premise(F307)
	S264= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S108,S263)
	S265= CtrlIMMU=0                                            Premise(F308)
	S266= CtrlIR_DMMU1=0                                        Premise(F309)
	S267= CtrlIR_DMMU2=0                                        Premise(F310)
	S268= CtrlIR_EX=1                                           Premise(F311)
	S269= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S218,S268)
	S270= CtrlIR_ID=0                                           Premise(F312)
	S271= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S114,S270)
	S272= CtrlIR_IMMU=0                                         Premise(F313)
	S273= CtrlIR_MEM=0                                          Premise(F314)
	S274= CtrlIR_WB=0                                           Premise(F315)
	S275= CtrlGPR=0                                             Premise(F316)
	S276= GPR[rS]=a                                             GPR-Hold(S133,S275)
	S277= GPR[rT]=b                                             GPR-Hold(S134,S275)
	S278= CtrlIAddrReg=0                                        Premise(F317)
	S279= CtrlPC=0                                              Premise(F318)
	S280= CtrlPCInc=0                                           Premise(F319)
	S281= PC[CIA]=addr                                          PC-Hold(S123,S280)
	S282= PC[Out]=addr+4                                        PC-Hold(S122,S279,S280)
	S283= CtrlIMem=0                                            Premise(F320)
	S284= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S125,S283)
	S285= CtrlICacheReg=0                                       Premise(F321)
	S286= CtrlASIDIn=0                                          Premise(F322)
	S287= CtrlCP0=0                                             Premise(F323)
	S288= CP0[ASID]=pid                                         CP0-Hold(S129,S287)
	S289= CtrlEPCIn=0                                           Premise(F324)
	S290= CtrlExCodeIn=0                                        Premise(F325)
	S291= CtrlIRMux=0                                           Premise(F326)

EX	S292= A_EX.Out=FU(a)                                        A_EX-Out(S252)
	S293= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S252)
	S294= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S252)
	S295= B_EX.Out=FU(b)                                        B_EX-Out(S254)
	S296= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S254)
	S297= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S254)
	S298= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S269)
	S299= IR_EX.Out31_26=0                                      IR_EX-Out(S269)
	S300= IR_EX.Out25_21=rS                                     IR_EX-Out(S269)
	S301= IR_EX.Out20_16=rT                                     IR_EX-Out(S269)
	S302= IR_EX.Out15_11=rD                                     IR_EX-Out(S269)
	S303= IR_EX.Out10_6=0                                       IR_EX-Out(S269)
	S304= IR_EX.Out5_0=37                                       IR_EX-Out(S269)
	S305= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S271)
	S306= IR_ID.Out31_26=0                                      IR-Out(S271)
	S307= IR_ID.Out25_21=rS                                     IR-Out(S271)
	S308= IR_ID.Out20_16=rT                                     IR-Out(S271)
	S309= IR_ID.Out15_11=rD                                     IR-Out(S271)
	S310= IR_ID.Out10_6=0                                       IR-Out(S271)
	S311= IR_ID.Out5_0=37                                       IR-Out(S271)
	S312= PC.CIA=addr                                           PC-Out(S281)
	S313= PC.CIA31_28=addr[31:28]                               PC-Out(S281)
	S314= PC.Out=addr+4                                         PC-Out(S282)
	S315= CP0.ASID=pid                                          CP0-Read-ASID(S288)
	S316= A_EX.Out=>ALU.A                                       Premise(F327)
	S317= ALU.A=FU(a)                                           Path(S292,S316)
	S318= B_EX.Out=>ALU.B                                       Premise(F328)
	S319= ALU.B=FU(b)                                           Path(S295,S318)
	S320= ALU.Func=6'b000001                                    Premise(F329)
	S321= ALU.Out=FU(a)|FU(b)                                   ALU(S317,S319)
	S322= ALU.Out1_0={FU(a)|FU(b)}[1:0]                         ALU(S317,S319)
	S323= ALU.CMP=Compare0(FU(a)|FU(b))                         ALU(S317,S319)
	S324= ALU.OV=OverFlow(FU(a)|FU(b))                          ALU(S317,S319)
	S325= ALU.CA=Carry(FU(a)|FU(b))                             ALU(S317,S319)
	S326= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F330)
	S327= ALU.Out=>ALUOut_MEM.In                                Premise(F331)
	S328= ALUOut_MEM.In=FU(a)|FU(b)                             Path(S321,S327)
	S329= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F332)
	S330= FU.OutID1=>A_EX.In                                    Premise(F333)
	S331= FU.OutID2=>B_EX.In                                    Premise(F334)
	S332= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F335)
	S333= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F336)
	S334= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F337)
	S335= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F338)
	S336= FU.Bub_ID=>CU_ID.Bub                                  Premise(F339)
	S337= FU.Halt_ID=>CU_ID.Halt                                Premise(F340)
	S338= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F341)
	S339= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F342)
	S340= FU.Bub_IF=>CU_IF.Bub                                  Premise(F343)
	S341= FU.Halt_IF=>CU_IF.Halt                                Premise(F344)
	S342= ICache.Hit=>CU_IF.ICacheHit                           Premise(F345)
	S343= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F346)
	S344= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F347)
	S345= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F348)
	S346= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F349)
	S347= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F350)
	S348= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F351)
	S349= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F352)
	S350= ICache.Hit=>FU.ICacheHit                              Premise(F353)
	S351= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F354)
	S352= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F355)
	S353= IR_EX.Out=>FU.IR_EX                                   Premise(F356)
	S354= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S298,S353)
	S355= IR_ID.Out=>FU.IR_ID                                   Premise(F357)
	S356= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S305,S355)
	S357= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F358)
	S358= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F359)
	S359= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F360)
	S360= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F361)
	S361= ALU.Out=>FU.InEX                                      Premise(F362)
	S362= FU.InEX=FU(a)|FU(b)                                   Path(S321,S361)
	S363= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F363)
	S364= FU.InEX_WReg=rD                                       Path(S302,S363)
	S365= GPR.Rdata1=>FU.InID1                                  Premise(F364)
	S366= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F365)
	S367= FU.InID1_RReg=rS                                      Path(S307,S366)
	S368= GPR.Rdata2=>FU.InID2                                  Premise(F366)
	S369= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F367)
	S370= FU.InID2_RReg=rT                                      Path(S308,S369)
	S371= IR_ID.Out25_21=>GPR.RReg1                             Premise(F368)
	S372= GPR.RReg1=rS                                          Path(S307,S371)
	S373= GPR.Rdata1=a                                          GPR-Read(S372,S276)
	S374= FU.InID1=a                                            Path(S373,S365)
	S375= FU.OutID1=FU(a)                                       FU-Forward(S374)
	S376= A_EX.In=FU(a)                                         Path(S375,S330)
	S377= IR_ID.Out20_16=>GPR.RReg2                             Premise(F369)
	S378= GPR.RReg2=rT                                          Path(S308,S377)
	S379= GPR.Rdata2=b                                          GPR-Read(S378,S277)
	S380= FU.InID2=b                                            Path(S379,S368)
	S381= FU.OutID2=FU(b)                                       FU-Forward(S380)
	S382= B_EX.In=FU(b)                                         Path(S381,S331)
	S383= IMMU.Addr=>IAddrReg.In                                Premise(F370)
	S384= PC.Out=>ICache.IEA                                    Premise(F371)
	S385= ICache.IEA=addr+4                                     Path(S314,S384)
	S386= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S385)
	S387= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S386,S342)
	S388= FU.ICacheHit=ICacheHit(addr+4)                        Path(S386,S350)
	S389= ICache.Out=>ICacheReg.In                              Premise(F372)
	S390= PC.Out=>IMMU.IEA                                      Premise(F373)
	S391= IMMU.IEA=addr+4                                       Path(S314,S390)
	S392= CP0.ASID=>IMMU.PID                                    Premise(F374)
	S393= IMMU.PID=pid                                          Path(S315,S392)
	S394= IMMU.Addr={pid,addr+4}                                IMMU-Search(S393,S391)
	S395= IAddrReg.In={pid,addr+4}                              Path(S394,S383)
	S396= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S393,S391)
	S397= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S396,S343)
	S398= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F375)
	S399= IR_ID.Out=>IR_EX.In                                   Premise(F376)
	S400= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S305,S399)
	S401= ICache.Out=>IR_ID.In                                  Premise(F377)
	S402= ICache.Out=>IR_IMMU.In                                Premise(F378)
	S403= IR_EX.Out=>IR_MEM.In                                  Premise(F379)
	S404= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S298,S403)
	S405= IR_DMMU2.Out=>IR_WB.In                                Premise(F380)
	S406= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F381)
	S407= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F382)
	S408= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F383)
	S409= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F384)
	S410= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F385)
	S411= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F386)
	S412= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F387)
	S413= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F388)
	S414= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F389)
	S415= CU_EX.IRFunc1=rT                                      Path(S301,S414)
	S416= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F390)
	S417= CU_EX.IRFunc2=rS                                      Path(S300,S416)
	S418= IR_EX.Out31_26=>CU_EX.Op                              Premise(F391)
	S419= CU_EX.Op=0                                            Path(S299,S418)
	S420= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F392)
	S421= CU_EX.IRFunc=37                                       Path(S304,S420)
	S422= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F393)
	S423= CU_ID.IRFunc1=rT                                      Path(S308,S422)
	S424= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F394)
	S425= CU_ID.IRFunc2=rS                                      Path(S307,S424)
	S426= IR_ID.Out31_26=>CU_ID.Op                              Premise(F395)
	S427= CU_ID.Op=0                                            Path(S306,S426)
	S428= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F396)
	S429= CU_ID.IRFunc=37                                       Path(S311,S428)
	S430= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F397)
	S431= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F398)
	S432= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F399)
	S433= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F400)
	S434= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F401)
	S435= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F402)
	S436= IR_WB.Out31_26=>CU_WB.Op                              Premise(F403)
	S437= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F404)
	S438= CtrlA_EX=0                                            Premise(F405)
	S439= [A_EX]=FU(a)                                          A_EX-Hold(S252,S438)
	S440= CtrlB_EX=0                                            Premise(F406)
	S441= [B_EX]=FU(b)                                          B_EX-Hold(S254,S440)
	S442= CtrlALUOut_MEM=1                                      Premise(F407)
	S443= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Write(S328,S442)
	S444= CtrlALUOut_DMMU1=0                                    Premise(F408)
	S445= CtrlALUOut_DMMU2=0                                    Premise(F409)
	S446= CtrlALUOut_WB=0                                       Premise(F410)
	S447= CtrlA_MEM=0                                           Premise(F411)
	S448= CtrlA_WB=0                                            Premise(F412)
	S449= CtrlB_MEM=0                                           Premise(F413)
	S450= CtrlB_WB=0                                            Premise(F414)
	S451= CtrlICache=0                                          Premise(F415)
	S452= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S264,S451)
	S453= CtrlIMMU=0                                            Premise(F416)
	S454= CtrlIR_DMMU1=0                                        Premise(F417)
	S455= CtrlIR_DMMU2=0                                        Premise(F418)
	S456= CtrlIR_EX=0                                           Premise(F419)
	S457= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S269,S456)
	S458= CtrlIR_ID=0                                           Premise(F420)
	S459= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S271,S458)
	S460= CtrlIR_IMMU=0                                         Premise(F421)
	S461= CtrlIR_MEM=1                                          Premise(F422)
	S462= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Write(S404,S461)
	S463= CtrlIR_WB=0                                           Premise(F423)
	S464= CtrlGPR=0                                             Premise(F424)
	S465= GPR[rS]=a                                             GPR-Hold(S276,S464)
	S466= GPR[rT]=b                                             GPR-Hold(S277,S464)
	S467= CtrlIAddrReg=0                                        Premise(F425)
	S468= CtrlPC=0                                              Premise(F426)
	S469= CtrlPCInc=0                                           Premise(F427)
	S470= PC[CIA]=addr                                          PC-Hold(S281,S469)
	S471= PC[Out]=addr+4                                        PC-Hold(S282,S468,S469)
	S472= CtrlIMem=0                                            Premise(F428)
	S473= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S284,S472)
	S474= CtrlICacheReg=0                                       Premise(F429)
	S475= CtrlASIDIn=0                                          Premise(F430)
	S476= CtrlCP0=0                                             Premise(F431)
	S477= CP0[ASID]=pid                                         CP0-Hold(S288,S476)
	S478= CtrlEPCIn=0                                           Premise(F432)
	S479= CtrlExCodeIn=0                                        Premise(F433)
	S480= CtrlIRMux=0                                           Premise(F434)

MEM	S481= A_EX.Out=FU(a)                                        A_EX-Out(S439)
	S482= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S439)
	S483= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S439)
	S484= B_EX.Out=FU(b)                                        B_EX-Out(S441)
	S485= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S441)
	S486= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S441)
	S487= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S443)
	S488= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S443)
	S489= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S443)
	S490= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S457)
	S491= IR_EX.Out31_26=0                                      IR_EX-Out(S457)
	S492= IR_EX.Out25_21=rS                                     IR_EX-Out(S457)
	S493= IR_EX.Out20_16=rT                                     IR_EX-Out(S457)
	S494= IR_EX.Out15_11=rD                                     IR_EX-Out(S457)
	S495= IR_EX.Out10_6=0                                       IR_EX-Out(S457)
	S496= IR_EX.Out5_0=37                                       IR_EX-Out(S457)
	S497= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S459)
	S498= IR_ID.Out31_26=0                                      IR-Out(S459)
	S499= IR_ID.Out25_21=rS                                     IR-Out(S459)
	S500= IR_ID.Out20_16=rT                                     IR-Out(S459)
	S501= IR_ID.Out15_11=rD                                     IR-Out(S459)
	S502= IR_ID.Out10_6=0                                       IR-Out(S459)
	S503= IR_ID.Out5_0=37                                       IR-Out(S459)
	S504= IR_MEM.Out={0,rS,rT,rD,0,37}                          IR_MEM-Out(S462)
	S505= IR_MEM.Out31_26=0                                     IR_MEM-Out(S462)
	S506= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S462)
	S507= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S462)
	S508= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S462)
	S509= IR_MEM.Out10_6=0                                      IR_MEM-Out(S462)
	S510= IR_MEM.Out5_0=37                                      IR_MEM-Out(S462)
	S511= PC.CIA=addr                                           PC-Out(S470)
	S512= PC.CIA31_28=addr[31:28]                               PC-Out(S470)
	S513= PC.Out=addr+4                                         PC-Out(S471)
	S514= CP0.ASID=pid                                          CP0-Read-ASID(S477)
	S515= A_EX.Out=>ALU.A                                       Premise(F435)
	S516= ALU.A=FU(a)                                           Path(S481,S515)
	S517= B_EX.Out=>ALU.B                                       Premise(F436)
	S518= ALU.B=FU(b)                                           Path(S484,S517)
	S519= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F437)
	S520= ALU.Out=>ALUOut_MEM.In                                Premise(F438)
	S521= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F439)
	S522= FU.OutID1=>A_EX.In                                    Premise(F440)
	S523= FU.OutID2=>B_EX.In                                    Premise(F441)
	S524= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F442)
	S525= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F443)
	S526= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F444)
	S527= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F445)
	S528= FU.Bub_ID=>CU_ID.Bub                                  Premise(F446)
	S529= FU.Halt_ID=>CU_ID.Halt                                Premise(F447)
	S530= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F448)
	S531= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F449)
	S532= FU.Bub_IF=>CU_IF.Bub                                  Premise(F450)
	S533= FU.Halt_IF=>CU_IF.Halt                                Premise(F451)
	S534= ICache.Hit=>CU_IF.ICacheHit                           Premise(F452)
	S535= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F453)
	S536= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F454)
	S537= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F455)
	S538= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F456)
	S539= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F457)
	S540= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F458)
	S541= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F459)
	S542= ICache.Hit=>FU.ICacheHit                              Premise(F460)
	S543= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F461)
	S544= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F462)
	S545= IR_EX.Out=>FU.IR_EX                                   Premise(F463)
	S546= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S490,S545)
	S547= IR_ID.Out=>FU.IR_ID                                   Premise(F464)
	S548= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S497,S547)
	S549= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F465)
	S550= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F466)
	S551= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F467)
	S552= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F468)
	S553= ALU.Out=>FU.InEX                                      Premise(F469)
	S554= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F470)
	S555= FU.InEX_WReg=rD                                       Path(S494,S554)
	S556= GPR.Rdata1=>FU.InID1                                  Premise(F471)
	S557= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F472)
	S558= FU.InID1_RReg=rS                                      Path(S499,S557)
	S559= GPR.Rdata2=>FU.InID2                                  Premise(F473)
	S560= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F474)
	S561= FU.InID2_RReg=rT                                      Path(S500,S560)
	S562= IR_ID.Out25_21=>GPR.RReg1                             Premise(F475)
	S563= GPR.RReg1=rS                                          Path(S499,S562)
	S564= GPR.Rdata1=a                                          GPR-Read(S563,S465)
	S565= FU.InID1=a                                            Path(S564,S556)
	S566= FU.OutID1=FU(a)                                       FU-Forward(S565)
	S567= A_EX.In=FU(a)                                         Path(S566,S522)
	S568= IR_ID.Out20_16=>GPR.RReg2                             Premise(F476)
	S569= GPR.RReg2=rT                                          Path(S500,S568)
	S570= GPR.Rdata2=b                                          GPR-Read(S569,S466)
	S571= FU.InID2=b                                            Path(S570,S559)
	S572= FU.OutID2=FU(b)                                       FU-Forward(S571)
	S573= B_EX.In=FU(b)                                         Path(S572,S523)
	S574= IMMU.Addr=>IAddrReg.In                                Premise(F477)
	S575= PC.Out=>ICache.IEA                                    Premise(F478)
	S576= ICache.IEA=addr+4                                     Path(S513,S575)
	S577= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S576)
	S578= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S577,S534)
	S579= FU.ICacheHit=ICacheHit(addr+4)                        Path(S577,S542)
	S580= ICache.Out=>ICacheReg.In                              Premise(F479)
	S581= PC.Out=>IMMU.IEA                                      Premise(F480)
	S582= IMMU.IEA=addr+4                                       Path(S513,S581)
	S583= CP0.ASID=>IMMU.PID                                    Premise(F481)
	S584= IMMU.PID=pid                                          Path(S514,S583)
	S585= IMMU.Addr={pid,addr+4}                                IMMU-Search(S584,S582)
	S586= IAddrReg.In={pid,addr+4}                              Path(S585,S574)
	S587= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S584,S582)
	S588= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S587,S535)
	S589= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F482)
	S590= IR_ID.Out=>IR_EX.In                                   Premise(F483)
	S591= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S497,S590)
	S592= ICache.Out=>IR_ID.In                                  Premise(F484)
	S593= ICache.Out=>IR_IMMU.In                                Premise(F485)
	S594= IR_EX.Out=>IR_MEM.In                                  Premise(F486)
	S595= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S490,S594)
	S596= IR_DMMU2.Out=>IR_WB.In                                Premise(F487)
	S597= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F488)
	S598= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F489)
	S599= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F490)
	S600= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F491)
	S601= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F492)
	S602= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F493)
	S603= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F494)
	S604= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F495)
	S605= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F496)
	S606= CU_EX.IRFunc1=rT                                      Path(S493,S605)
	S607= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F497)
	S608= CU_EX.IRFunc2=rS                                      Path(S492,S607)
	S609= IR_EX.Out31_26=>CU_EX.Op                              Premise(F498)
	S610= CU_EX.Op=0                                            Path(S491,S609)
	S611= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F499)
	S612= CU_EX.IRFunc=37                                       Path(S496,S611)
	S613= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F500)
	S614= CU_ID.IRFunc1=rT                                      Path(S500,S613)
	S615= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F501)
	S616= CU_ID.IRFunc2=rS                                      Path(S499,S615)
	S617= IR_ID.Out31_26=>CU_ID.Op                              Premise(F502)
	S618= CU_ID.Op=0                                            Path(S498,S617)
	S619= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F503)
	S620= CU_ID.IRFunc=37                                       Path(S503,S619)
	S621= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F504)
	S622= CU_MEM.IRFunc1=rT                                     Path(S507,S621)
	S623= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F505)
	S624= CU_MEM.IRFunc2=rS                                     Path(S506,S623)
	S625= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F506)
	S626= CU_MEM.Op=0                                           Path(S505,S625)
	S627= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F507)
	S628= CU_MEM.IRFunc=37                                      Path(S510,S627)
	S629= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F508)
	S630= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F509)
	S631= IR_WB.Out31_26=>CU_WB.Op                              Premise(F510)
	S632= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F511)
	S633= CtrlA_EX=0                                            Premise(F512)
	S634= [A_EX]=FU(a)                                          A_EX-Hold(S439,S633)
	S635= CtrlB_EX=0                                            Premise(F513)
	S636= [B_EX]=FU(b)                                          B_EX-Hold(S441,S635)
	S637= CtrlALUOut_MEM=0                                      Premise(F514)
	S638= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S443,S637)
	S639= CtrlALUOut_DMMU1=1                                    Premise(F515)
	S640= CtrlALUOut_DMMU2=0                                    Premise(F516)
	S641= CtrlALUOut_WB=1                                       Premise(F517)
	S642= CtrlA_MEM=0                                           Premise(F518)
	S643= CtrlA_WB=1                                            Premise(F519)
	S644= CtrlB_MEM=0                                           Premise(F520)
	S645= CtrlB_WB=1                                            Premise(F521)
	S646= CtrlICache=0                                          Premise(F522)
	S647= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S452,S646)
	S648= CtrlIMMU=0                                            Premise(F523)
	S649= CtrlIR_DMMU1=1                                        Premise(F524)
	S650= CtrlIR_DMMU2=0                                        Premise(F525)
	S651= CtrlIR_EX=0                                           Premise(F526)
	S652= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S457,S651)
	S653= CtrlIR_ID=0                                           Premise(F527)
	S654= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S459,S653)
	S655= CtrlIR_IMMU=0                                         Premise(F528)
	S656= CtrlIR_MEM=0                                          Premise(F529)
	S657= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S462,S656)
	S658= CtrlIR_WB=1                                           Premise(F530)
	S659= CtrlGPR=0                                             Premise(F531)
	S660= GPR[rS]=a                                             GPR-Hold(S465,S659)
	S661= GPR[rT]=b                                             GPR-Hold(S466,S659)
	S662= CtrlIAddrReg=0                                        Premise(F532)
	S663= CtrlPC=0                                              Premise(F533)
	S664= CtrlPCInc=0                                           Premise(F534)
	S665= PC[CIA]=addr                                          PC-Hold(S470,S664)
	S666= PC[Out]=addr+4                                        PC-Hold(S471,S663,S664)
	S667= CtrlIMem=0                                            Premise(F535)
	S668= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S473,S667)
	S669= CtrlICacheReg=0                                       Premise(F536)
	S670= CtrlASIDIn=0                                          Premise(F537)
	S671= CtrlCP0=0                                             Premise(F538)
	S672= CP0[ASID]=pid                                         CP0-Hold(S477,S671)
	S673= CtrlEPCIn=0                                           Premise(F539)
	S674= CtrlExCodeIn=0                                        Premise(F540)
	S675= CtrlIRMux=0                                           Premise(F541)

WB	S676= A_EX.Out=FU(a)                                        A_EX-Out(S634)
	S677= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S634)
	S678= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S634)
	S679= B_EX.Out=FU(b)                                        B_EX-Out(S636)
	S680= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S636)
	S681= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S636)
	S682= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S638)
	S683= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S638)
	S684= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S638)
	S685= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S652)
	S686= IR_EX.Out31_26=0                                      IR_EX-Out(S652)
	S687= IR_EX.Out25_21=rS                                     IR_EX-Out(S652)
	S688= IR_EX.Out20_16=rT                                     IR_EX-Out(S652)
	S689= IR_EX.Out15_11=rD                                     IR_EX-Out(S652)
	S690= IR_EX.Out10_6=0                                       IR_EX-Out(S652)
	S691= IR_EX.Out5_0=37                                       IR_EX-Out(S652)
	S692= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S654)
	S693= IR_ID.Out31_26=0                                      IR-Out(S654)
	S694= IR_ID.Out25_21=rS                                     IR-Out(S654)
	S695= IR_ID.Out20_16=rT                                     IR-Out(S654)
	S696= IR_ID.Out15_11=rD                                     IR-Out(S654)
	S697= IR_ID.Out10_6=0                                       IR-Out(S654)
	S698= IR_ID.Out5_0=37                                       IR-Out(S654)
	S699= IR_MEM.Out={0,rS,rT,rD,0,37}                          IR_MEM-Out(S657)
	S700= IR_MEM.Out31_26=0                                     IR_MEM-Out(S657)
	S701= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S657)
	S702= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S657)
	S703= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S657)
	S704= IR_MEM.Out10_6=0                                      IR_MEM-Out(S657)
	S705= IR_MEM.Out5_0=37                                      IR_MEM-Out(S657)
	S706= PC.CIA=addr                                           PC-Out(S665)
	S707= PC.CIA31_28=addr[31:28]                               PC-Out(S665)
	S708= PC.Out=addr+4                                         PC-Out(S666)
	S709= CP0.ASID=pid                                          CP0-Read-ASID(S672)
	S710= A_EX.Out=>ALU.A                                       Premise(F756)
	S711= ALU.A=FU(a)                                           Path(S676,S710)
	S712= B_EX.Out=>ALU.B                                       Premise(F757)
	S713= ALU.B=FU(b)                                           Path(S679,S712)
	S714= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F758)
	S715= ALU.Out=>ALUOut_MEM.In                                Premise(F759)
	S716= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F760)
	S717= FU.OutID1=>A_EX.In                                    Premise(F761)
	S718= FU.OutID2=>B_EX.In                                    Premise(F762)
	S719= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F763)
	S720= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F764)
	S721= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F765)
	S722= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F766)
	S723= FU.Bub_ID=>CU_ID.Bub                                  Premise(F767)
	S724= FU.Halt_ID=>CU_ID.Halt                                Premise(F768)
	S725= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F769)
	S726= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F770)
	S727= FU.Bub_IF=>CU_IF.Bub                                  Premise(F771)
	S728= FU.Halt_IF=>CU_IF.Halt                                Premise(F772)
	S729= ICache.Hit=>CU_IF.ICacheHit                           Premise(F773)
	S730= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F774)
	S731= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F775)
	S732= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F776)
	S733= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F777)
	S734= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F778)
	S735= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F779)
	S736= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F780)
	S737= ICache.Hit=>FU.ICacheHit                              Premise(F781)
	S738= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F782)
	S739= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F783)
	S740= IR_EX.Out=>FU.IR_EX                                   Premise(F784)
	S741= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S685,S740)
	S742= IR_ID.Out=>FU.IR_ID                                   Premise(F785)
	S743= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S692,S742)
	S744= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F786)
	S745= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F787)
	S746= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F788)
	S747= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F789)
	S748= ALU.Out=>FU.InEX                                      Premise(F790)
	S749= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F791)
	S750= FU.InEX_WReg=rD                                       Path(S689,S749)
	S751= GPR.Rdata1=>FU.InID1                                  Premise(F792)
	S752= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F793)
	S753= FU.InID1_RReg=rS                                      Path(S694,S752)
	S754= GPR.Rdata2=>FU.InID2                                  Premise(F794)
	S755= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F795)
	S756= FU.InID2_RReg=rT                                      Path(S695,S755)
	S757= IR_ID.Out25_21=>GPR.RReg1                             Premise(F796)
	S758= GPR.RReg1=rS                                          Path(S694,S757)
	S759= GPR.Rdata1=a                                          GPR-Read(S758,S660)
	S760= FU.InID1=a                                            Path(S759,S751)
	S761= FU.OutID1=FU(a)                                       FU-Forward(S760)
	S762= A_EX.In=FU(a)                                         Path(S761,S717)
	S763= IR_ID.Out20_16=>GPR.RReg2                             Premise(F797)
	S764= GPR.RReg2=rT                                          Path(S695,S763)
	S765= GPR.Rdata2=b                                          GPR-Read(S764,S661)
	S766= FU.InID2=b                                            Path(S765,S754)
	S767= FU.OutID2=FU(b)                                       FU-Forward(S766)
	S768= B_EX.In=FU(b)                                         Path(S767,S718)
	S769= IMMU.Addr=>IAddrReg.In                                Premise(F798)
	S770= PC.Out=>ICache.IEA                                    Premise(F799)
	S771= ICache.IEA=addr+4                                     Path(S708,S770)
	S772= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S771)
	S773= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S772,S729)
	S774= FU.ICacheHit=ICacheHit(addr+4)                        Path(S772,S737)
	S775= ICache.Out=>ICacheReg.In                              Premise(F800)
	S776= PC.Out=>IMMU.IEA                                      Premise(F801)
	S777= IMMU.IEA=addr+4                                       Path(S708,S776)
	S778= CP0.ASID=>IMMU.PID                                    Premise(F802)
	S779= IMMU.PID=pid                                          Path(S709,S778)
	S780= IMMU.Addr={pid,addr+4}                                IMMU-Search(S779,S777)
	S781= IAddrReg.In={pid,addr+4}                              Path(S780,S769)
	S782= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S779,S777)
	S783= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S782,S730)
	S784= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F803)
	S785= IR_ID.Out=>IR_EX.In                                   Premise(F804)
	S786= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S692,S785)
	S787= ICache.Out=>IR_ID.In                                  Premise(F805)
	S788= ICache.Out=>IR_IMMU.In                                Premise(F806)
	S789= IR_EX.Out=>IR_MEM.In                                  Premise(F807)
	S790= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S685,S789)
	S791= IR_DMMU2.Out=>IR_WB.In                                Premise(F808)
	S792= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F809)
	S793= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F810)
	S794= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F811)
	S795= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F812)
	S796= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F813)
	S797= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F814)
	S798= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F815)
	S799= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F816)
	S800= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F817)
	S801= CU_EX.IRFunc1=rT                                      Path(S688,S800)
	S802= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F818)
	S803= CU_EX.IRFunc2=rS                                      Path(S687,S802)
	S804= IR_EX.Out31_26=>CU_EX.Op                              Premise(F819)
	S805= CU_EX.Op=0                                            Path(S686,S804)
	S806= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F820)
	S807= CU_EX.IRFunc=37                                       Path(S691,S806)
	S808= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F821)
	S809= CU_ID.IRFunc1=rT                                      Path(S695,S808)
	S810= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F822)
	S811= CU_ID.IRFunc2=rS                                      Path(S694,S810)
	S812= IR_ID.Out31_26=>CU_ID.Op                              Premise(F823)
	S813= CU_ID.Op=0                                            Path(S693,S812)
	S814= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F824)
	S815= CU_ID.IRFunc=37                                       Path(S698,S814)
	S816= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F825)
	S817= CU_MEM.IRFunc1=rT                                     Path(S702,S816)
	S818= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F826)
	S819= CU_MEM.IRFunc2=rS                                     Path(S701,S818)
	S820= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F827)
	S821= CU_MEM.Op=0                                           Path(S700,S820)
	S822= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F828)
	S823= CU_MEM.IRFunc=37                                      Path(S705,S822)
	S824= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F829)
	S825= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F830)
	S826= IR_WB.Out31_26=>CU_WB.Op                              Premise(F831)
	S827= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F832)
	S828= CtrlA_EX=0                                            Premise(F833)
	S829= [A_EX]=FU(a)                                          A_EX-Hold(S634,S828)
	S830= CtrlB_EX=0                                            Premise(F834)
	S831= [B_EX]=FU(b)                                          B_EX-Hold(S636,S830)
	S832= CtrlALUOut_MEM=0                                      Premise(F835)
	S833= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S638,S832)
	S834= CtrlALUOut_DMMU1=0                                    Premise(F836)
	S835= CtrlALUOut_DMMU2=0                                    Premise(F837)
	S836= CtrlALUOut_WB=0                                       Premise(F838)
	S837= CtrlA_MEM=0                                           Premise(F839)
	S838= CtrlA_WB=0                                            Premise(F840)
	S839= CtrlB_MEM=0                                           Premise(F841)
	S840= CtrlB_WB=0                                            Premise(F842)
	S841= CtrlICache=0                                          Premise(F843)
	S842= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S647,S841)
	S843= CtrlIMMU=0                                            Premise(F844)
	S844= CtrlIR_DMMU1=0                                        Premise(F845)
	S845= CtrlIR_DMMU2=0                                        Premise(F846)
	S846= CtrlIR_EX=0                                           Premise(F847)
	S847= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S652,S846)
	S848= CtrlIR_ID=0                                           Premise(F848)
	S849= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S654,S848)
	S850= CtrlIR_IMMU=0                                         Premise(F849)
	S851= CtrlIR_MEM=0                                          Premise(F850)
	S852= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S657,S851)
	S853= CtrlIR_WB=0                                           Premise(F851)
	S854= CtrlGPR=1                                             Premise(F852)
	S855= CtrlIAddrReg=0                                        Premise(F853)
	S856= CtrlPC=0                                              Premise(F854)
	S857= CtrlPCInc=0                                           Premise(F855)
	S858= PC[CIA]=addr                                          PC-Hold(S665,S857)
	S859= PC[Out]=addr+4                                        PC-Hold(S666,S856,S857)
	S860= CtrlIMem=0                                            Premise(F856)
	S861= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S668,S860)
	S862= CtrlICacheReg=0                                       Premise(F857)
	S863= CtrlASIDIn=0                                          Premise(F858)
	S864= CtrlCP0=0                                             Premise(F859)
	S865= CP0[ASID]=pid                                         CP0-Hold(S672,S864)
	S866= CtrlEPCIn=0                                           Premise(F860)
	S867= CtrlExCodeIn=0                                        Premise(F861)
	S868= CtrlIRMux=0                                           Premise(F862)

POST	S829= [A_EX]=FU(a)                                          A_EX-Hold(S634,S828)
	S831= [B_EX]=FU(b)                                          B_EX-Hold(S636,S830)
	S833= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S638,S832)
	S842= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S647,S841)
	S847= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S652,S846)
	S849= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S654,S848)
	S852= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S657,S851)
	S858= PC[CIA]=addr                                          PC-Hold(S665,S857)
	S859= PC[Out]=addr+4                                        PC-Hold(S666,S856,S857)
	S861= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S668,S860)
	S865= CP0[ASID]=pid                                         CP0-Hold(S672,S864)

