// Seed: 3841145127
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input tri id_2,
    output wor id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    input tri1 id_7,
    input supply1 id_8
);
  assign id_1 = id_8;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4,
    output wor id_5,
    input uwire id_6,
    input tri0 id_7,
    output wire id_8,
    input tri id_9,
    input wor id_10,
    output wor id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wand id_14,
    output uwire id_15
);
  tri1 id_17 = 1;
  xnor (id_8, id_6, id_13, id_9, id_4, id_7, id_14, id_12, id_10, id_0);
  module_0(
      id_6, id_11, id_13, id_5, id_4, id_4, id_13, id_12, id_2
  );
endmodule
