// Seed: 653959078
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_8(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1)
  );
  wire id_9;
endmodule : SymbolIdentifier
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output logic id_5
);
  logic [7:0] id_7;
  wire id_8;
  assign id_5 = 1;
  id_9 :
  assert property (@(posedge id_3) id_1)
  else $display((id_4));
  logic [7:0] id_10;
  assign id_10[(1'b0)] = id_2;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  task id_11;
    begin : LABEL_0
      if (1'h0) begin : LABEL_0
        id_5 <= 1;
        $display(1);
      end
    end
  endtask
  assign id_7[1] = 1;
endmodule
