--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/Main_FPGA.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Main FPGA/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button0     |    4.036(R)|   -2.042(R)|clock_27mhz_IBUFG |   0.000|
button1     |    4.590(R)|   -2.406(R)|clock_27mhz_IBUFG |   0.000|
button2     |    4.156(R)|   -1.708(R)|clock_27mhz_IBUFG |   0.000|
button3     |    4.881(R)|   -1.984(R)|clock_27mhz_IBUFG |   0.000|
button_enter|   11.707(R)|   -5.888(R)|clock_27mhz_IBUFG |   0.000|
switch<0>   |    8.419(R)|   -6.097(R)|clock_27mhz_IBUFG |   0.000|
switch<1>   |    7.907(R)|   -5.419(R)|clock_27mhz_IBUFG |   0.000|
switch<2>   |    8.813(R)|   -4.248(R)|clock_27mhz_IBUFG |   0.000|
user1<14>   |    4.206(R)|   -1.491(R)|clock_27mhz_IBUFG |   0.000|
user1<17>   |    5.654(R)|   -2.939(R)|clock_27mhz_IBUFG |   0.000|
user1<20>   |    6.145(R)|   -2.407(R)|clock_27mhz_IBUFG |   0.000|
user1<23>   |    6.600(R)|   -2.862(R)|clock_27mhz_IBUFG |   0.000|
user1<26>   |    7.496(R)|   -3.758(R)|clock_27mhz_IBUFG |   0.000|
user1<29>   |    6.663(R)|   -2.925(R)|clock_27mhz_IBUFG |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
disp_clock      |   10.647(R)|clock_27mhz_IBUFG |   0.000|
user1<12>       |   11.485(R)|clock_27mhz_IBUFG |   0.000|
user1<13>       |   11.689(R)|clock_27mhz_IBUFG |   0.000|
user1<15>       |   10.553(R)|clock_27mhz_IBUFG |   0.000|
user1<16>       |   13.001(R)|clock_27mhz_IBUFG |   0.000|
user1<18>       |   12.147(R)|clock_27mhz_IBUFG |   0.000|
user1<19>       |   11.681(R)|clock_27mhz_IBUFG |   0.000|
user1<21>       |   10.977(R)|clock_27mhz_IBUFG |   0.000|
user1<22>       |   11.440(R)|clock_27mhz_IBUFG |   0.000|
user1<24>       |   12.995(R)|clock_27mhz_IBUFG |   0.000|
user1<25>       |   12.882(R)|clock_27mhz_IBUFG |   0.000|
user1<27>       |   11.301(R)|clock_27mhz_IBUFG |   0.000|
user1<28>       |   12.098(R)|clock_27mhz_IBUFG |   0.000|
user1<31>       |   17.701(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b |   12.895(R)|clock_65mhz       |   0.000|
vga_out_blue<0> |   13.342(R)|clock_65mhz       |   0.000|
vga_out_blue<1> |   13.660(R)|clock_65mhz       |   0.000|
vga_out_blue<2> |   15.188(R)|clock_65mhz       |   0.000|
vga_out_blue<3> |   16.135(R)|clock_65mhz       |   0.000|
vga_out_blue<4> |   15.806(R)|clock_65mhz       |   0.000|
vga_out_blue<5> |   16.103(R)|clock_65mhz       |   0.000|
vga_out_blue<6> |   17.432(R)|clock_65mhz       |   0.000|
vga_out_blue<7> |   17.731(R)|clock_65mhz       |   0.000|
vga_out_green<0>|   12.110(R)|clock_65mhz       |   0.000|
vga_out_green<1>|   14.614(R)|clock_65mhz       |   0.000|
vga_out_green<2>|   13.037(R)|clock_65mhz       |   0.000|
vga_out_green<3>|   12.431(R)|clock_65mhz       |   0.000|
vga_out_green<4>|   15.860(R)|clock_65mhz       |   0.000|
vga_out_green<5>|   15.563(R)|clock_65mhz       |   0.000|
vga_out_green<6>|   16.161(R)|clock_65mhz       |   0.000|
vga_out_green<7>|   14.617(R)|clock_65mhz       |   0.000|
vga_out_hsync   |   12.281(R)|clock_65mhz       |   0.000|
vga_out_red<0>  |   13.686(R)|clock_65mhz       |   0.000|
vga_out_red<1>  |   13.038(R)|clock_65mhz       |   0.000|
vga_out_red<2>  |   13.997(R)|clock_65mhz       |   0.000|
vga_out_red<3>  |   13.990(R)|clock_65mhz       |   0.000|
vga_out_red<4>  |   15.536(R)|clock_65mhz       |   0.000|
vga_out_red<5>  |   14.268(R)|clock_65mhz       |   0.000|
vga_out_red<6>  |   15.826(R)|clock_65mhz       |   0.000|
vga_out_red<7>  |   14.602(R)|clock_65mhz       |   0.000|
vga_out_vsync   |   12.968(R)|clock_65mhz       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   21.534|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   12.332|
---------------+-------------------+---------+


Analysis completed Sun Dec  6 19:49:05 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 442 MB



