// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
/*
 * Copyright (C) Telechips Inc.
 * Device tree for Telechips TCC805x Android platform
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/telechips,tcc805x-clks.h>
#include <dt-bindings/reset/telechips,tcc805x-reset.h>
#include <dt-bindings/display/tcc805x-vioc.h>
#include <dt-bindings/power/tcc805x,boot-mode.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/mailbox/tcc805x_multi_mailbox/tcc_mbox_ch.h>
#include <dt-bindings/input/input.h>

/ {
	compatible = "telechips,tcc805x";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	chosen: chosen {
		bootargs = "vmalloc=480M console=ttyAMA0,115200n8";
	};

	memory: memory@20000000 { // dummy dt
		#address-cells = <2>;
		#size-cells = <2>;
		device_type = "memory";
		reg = <0x0 0x20000000 0x0 0x80000000>;
	};

	aliases: aliases {
		adc = &adc;
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		serial3 = &uart3;
		serial4 = &uart4;
		serial5 = &uart5;
		serial6 = &uart6;
		serial7 = &uart7;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		sdhc0 = &sdhc0;
		sdhc1 = &sdhc1;
		sdhc2 = &sdhc2;
		i2s0 = &i2s0;
		i2s1 = &i2s1;
		i2s2 = &i2s2;
		i2s3 = &i2s3;
		i2s4 = &i2s4;
		i2s5 = &i2s5;
		i2s6 = &i2s6;
		i2s7 = &i2s7;
		spdif0 = &spdif0;
		spdif1 = &spdif1;
		spdif2 = &spdif2;
		spdif3 = &spdif3;
		spdif4 = &spdif4;
		spdif5 = &spdif5;
		spdif6 = &spdif6;
		adma0  = &adma0;
		adma1  = &adma1;
		adma2  = &adma2;
		adma3  = &adma3;
		adma4  = &adma4;
		adma5  = &adma5;
		adma6  = &adma6;
		adma7  = &adma7;
		dma0 = &dma0;
		dma1 = &dma1;
		dma2 = &dma2;
		dma3 = &dma3;
		udma0 = &udma0;
		udma1 = &udma1;
		udma2 = &udma2;
		udma3 = &udma3;
		udma4 = &udma4;
		udma5 = &udma5;
		udma6 = &udma6;
		udma7 = &udma7;
		wmixer-drv0 = &wmixer_drv0;
		wmixer-drv1 = &wmixer_drv1;
		scaler-drv1 = &scaler_drv1;
		scaler-drv3 = &scaler_drv3;
		attach-drv0 = &attach_drv0;
		attach-drv1 = &attach_drv1;
		vout-drv0 = &vout_drv0;
		vout-drv1 = &vout_drv1;
		wdma-drv0 = &wdma_drv0;
		mipi-csi2-0 = &mipi_csi2_0;
		mipi-csi2-1 = &mipi_csi2_1;
		isp0 = &isp0;
		isp1 = &isp1;
		isp2 = &isp2;
		isp3 = &isp3;
		videoinput0 = &videoinput0;
		videoinput1 = &videoinput1;
		videoinput2 = &videoinput2;
		videoinput3 = &videoinput3;
		videoinput4 = &videoinput4;
		videoinput5 = &videoinput5;
		videoinput6 = &videoinput6;
		videoinput7 = &videoinput7;
		fb0 = &fb0;
		fb1 = &fb1;
		fb2 = &fb2;
		fb3 = &fb3;
		vi2s0 = &vi2s0;
		vi2s1 = &vi2s1;
		vi2s2 = &vi2s2;
		vi2s3 = &vi2s3;
		asrc0  = &asrc0;
		asrc-m2m-pcm0 = &asrc_m2m_pcm0;
		asrc-m2m-pcm1 = &asrc_m2m_pcm1;
		asrc-m2m-pcm2 = &asrc_m2m_pcm2;
		asrc-m2m-pcm3 = &asrc_m2m_pcm3;
		tcc-overlay-drv1 = &tcc_overlay_drv1;

	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
	};

	smmu_gbus: smmu@13600000 {
		compatible = "arm,mmu-500";
		reg = <0x0 0x13600000 0x0 0x40000>;
		#global-interrupts = <6>;
		interrupt-parent = <&gic>;
		interrupts = <0 240 IRQ_TYPE_LEVEL_HIGH>, /* combined secure interrupt */
			     <0 241 IRQ_TYPE_LEVEL_HIGH>, /* combined non-secure interrupt */
			     <0 242 IRQ_TYPE_LEVEL_HIGH>, /* global secure interrupt */
			     <0 243 IRQ_TYPE_LEVEL_HIGH>, /* global non-secure interrupt */
			     <0 244 IRQ_TYPE_LEVEL_HIGH>, /* performance counter interrupt 0 */
			     <0 245 IRQ_TYPE_LEVEL_HIGH>, /* performance counter interrupt 1 */
			/* per context interrupts 0 - 7 */
			     <0 246 IRQ_TYPE_LEVEL_HIGH>,
			     <0 247 IRQ_TYPE_LEVEL_HIGH>,
			     <0 248 IRQ_TYPE_LEVEL_HIGH>,
			     <0 249 IRQ_TYPE_LEVEL_HIGH>,
			     <0 250 IRQ_TYPE_LEVEL_HIGH>,
			     <0 251 IRQ_TYPE_LEVEL_HIGH>,
			     <0 252 IRQ_TYPE_LEVEL_HIGH>,
			     <0 253 IRQ_TYPE_LEVEL_HIGH>,
			/* unused */
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 253 IRQ_TYPE_LEVEL_HIGH>,
			     <0 253 IRQ_TYPE_LEVEL_HIGH>,
			     <0 253 IRQ_TYPE_LEVEL_HIGH>,
			     <0 253 IRQ_TYPE_LEVEL_HIGH>,
			     <0 253 IRQ_TYPE_LEVEL_HIGH>,
			     <0 253 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>,
			     <0 241 IRQ_TYPE_LEVEL_HIGH>;
		#iommu-cells = <2>;
	};

	smmu_vbus: smmu@13700000 {
		compatible = "arm,mmu-500";
		reg = <0x0 0x13700000 0x0 0x10000>;
		#global-interrupts = <6>;
		interrupt-parent = <&gic>;
		interrupts = <0 254 IRQ_TYPE_LEVEL_HIGH>, /* combined secure interrupt */
			     <0 255 IRQ_TYPE_LEVEL_HIGH>, /* combined non-secure interrupt */
			     <0 256 IRQ_TYPE_LEVEL_HIGH>, /* global secure interrupt */
			     <0 257 IRQ_TYPE_LEVEL_HIGH>, /* global non-secure interrupt */
			     <0 258 IRQ_TYPE_LEVEL_HIGH>, /* performance counter interrupt 0 */
			     <0 259 IRQ_TYPE_LEVEL_HIGH>, /* performacne counter interrupt 1 */
			/* per context interrupts 0 - 7 */
			     <0 260 IRQ_TYPE_LEVEL_HIGH>,
			     <0 261 IRQ_TYPE_LEVEL_HIGH>,
			     <0 262 IRQ_TYPE_LEVEL_HIGH>,
			     <0 263 IRQ_TYPE_LEVEL_HIGH>,
			     <0 264 IRQ_TYPE_LEVEL_HIGH>,
			     <0 265 IRQ_TYPE_LEVEL_HIGH>,
			     <0 266 IRQ_TYPE_LEVEL_HIGH>,
			     <0 267 IRQ_TYPE_LEVEL_HIGH>;
		#iommu-cells = <2>;
	};

	smmu_dbus: smmu@13800000 {
		compatible = "arm,mmu-500";
		reg = <0x0 0x13800000 0x0 0x40000>;
		#global-interrupts = <6>;
		interrupt-parent = <&gic>;
		interrupts = <0 268 IRQ_TYPE_LEVEL_HIGH>, /* combined secure interrupt */
			     <0 269 IRQ_TYPE_LEVEL_HIGH>, /* combined non-secure interrupt */
			     <0 270 IRQ_TYPE_LEVEL_HIGH>, /* global secure interrupt */
			     <0 271 IRQ_TYPE_LEVEL_HIGH>, /* global non-secure interrupt */
			     <0 272 IRQ_TYPE_LEVEL_HIGH>, /* performance counter interrupt 0 */
			     <0 273 IRQ_TYPE_LEVEL_HIGH>, /* performacne counter interrupt 1 */
			/* per context interrupts 0 - 7 */
			     <0 274 IRQ_TYPE_LEVEL_HIGH>,
			     <0 275 IRQ_TYPE_LEVEL_HIGH>,
			     <0 276 IRQ_TYPE_LEVEL_HIGH>,
			     <0 277 IRQ_TYPE_LEVEL_HIGH>,
			     <0 278 IRQ_TYPE_LEVEL_HIGH>,
			     <0 279 IRQ_TYPE_LEVEL_HIGH>,
			     <0 280 IRQ_TYPE_LEVEL_HIGH>,
			     <0 281 IRQ_TYPE_LEVEL_HIGH>,
			/* unsused */
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>,
			     <0 269 IRQ_TYPE_LEVEL_HIGH>;
		#iommu-cells = <2>;
	};

	smmu_pcie: smmu@13900000 {
		compatible = "arm,mmu-500";
		reg = <0x0 0x13900000 0x0 0x10000>;
		#global-interrupts = <5>;
		interrupt-parent = <&gic>;
		interrupts = <0 282 IRQ_TYPE_LEVEL_HIGH>, /* combined secure interrupt */
			     <0 283 IRQ_TYPE_LEVEL_HIGH>, /* combined non-secure interrupt */
			     <0 284 IRQ_TYPE_LEVEL_HIGH>, /* global secure interrupt */
			     <0 285 IRQ_TYPE_LEVEL_HIGH>, /* global non-secure interrupt */
			     <0 286 IRQ_TYPE_LEVEL_HIGH>, /* performance counter interrupt */
			/* per context interrupts 0 - 5 */
			     <0 287 IRQ_TYPE_LEVEL_HIGH>,
			     <0 288 IRQ_TYPE_LEVEL_HIGH>,
			     <0 289 IRQ_TYPE_LEVEL_HIGH>,
			     <0 290 IRQ_TYPE_LEVEL_HIGH>,
			     <0 291 IRQ_TYPE_LEVEL_HIGH>,
			     <0 292 IRQ_TYPE_LEVEL_HIGH>,
			/* unused */
			     <0 283 IRQ_TYPE_LEVEL_HIGH>,
			     <0 283 IRQ_TYPE_LEVEL_HIGH>;
		#iommu-cells = <2>;
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

#if defined(CONFIG_PMAP_SUBCORE)
		pmap_a53_avm: a53_avm {
			compatible = "telechips,pmap";
			telechips,pmap-name = "subcore kernel";
			reg = <0x0 0x40000000 0x0 0x20000000>;
			no-map;
		};
#endif

		/*-----------------------------------------------------------
		 * Secure Area 1 (CPU R/W, VPU X, GPU R/W, VIOC R)
		 *-----------------------------------------------------------
		 */
		pmap_fb_video: fb_video {
		};

		pmap_fb1_video: fb1_video {
		};

		pmap_fb2_video: fb2_video {
		};

		pmap_fb3_video: fb3_video {
		};

		/*-----------------------------------------------------------
		 * Default Reserved Memory
		 *-----------------------------------------------------------
		 */
		reserved_ramblk: ramblk {
			compatible = "telechips,pmap";
			telechips,pmap-name = "ramblk";
			size = <0x0 0x0>;
			no-map;
			status = "disabled";
		};
	};

	ramblk: ramblk {
		compatible = "telechips,ramblk";
		memory-region = <&reserved_ramblk>;
		status = "disabled";
	};

	pmu_rst: reset-controller@140000b4 {
		compatible = "telechips,reset";
		#reset-cells = <1>;
	};

	vpubus_rst: reset-controller@15100004 {
		compatible = "telechips,vpubus-reset";
		#reset-cells = <1>;
	};

	ddibus_rst: reset-controller@12380004 {
		compatible = "telechips,ddibus-reset";
		#reset-cells = <1>;
	};

	iobus_rst: reset-controller@1605100c {
		compatible = "telechips,iobus-reset";
		#reset-cells = <1>;
	};

	hsiobus_rst: reset-controller@111a0004 {
		compatible = "telechips,hsiobus-reset";
		#reset-cells = <1>;
	};

	clocks {
		compatible = "telechips,ckc";

		osc24m: oscillator {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24000000>;
			clock-output-names = "osc24m";
		};

		clk_pll: pll_clk {
			compatible = "telechips,clk-pll";
			#clock-cells = <1>;
			clocks = <&osc24m>;
			clock-output-names = "pll0", "pll1", "pll2", "pll3",
					     "pll4";
		};

		clk_ext0: clk_ext@0 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24000000>;
			clock-output-names = "clk_ext0";
		};

		clk_ext1: clk_ext@1 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24000000>;
			clock-output-names = "clk_ext1";
		};

		clk_fbus: clk@14000008 {
			compatible = "telechips,clk-fbus";
			#clock-cells = <1>;
			clock-indices =
				<FBUS_CPU0>, <FBUS_CPU1>, <FBUS_CBUS>, <FBUS_CMBUS>,
				<FBUS_HSIO>, <FBUS_SMU>, <FBUS_GPU>, <FBUS_DDI>,
				<FBUS_G2D>, <FBUS_IO>, <FBUS_HSM>, <FBUS_PCIe0>,
				<FBUS_PCIe1>, <FBUS_VBUS>, <FBUS_CODA>, <FBUS_CHEVCDEC>,
				<FBUS_BHEVCDEC>, <FBUS_CHEVCENC>, <FBUS_BHEVCENC>, <FBUS_MEM>,
				<FBUS_MEM_SUB>, <FBUS_MEM_PHY_USER>,
				<FBUS_MEM_PHY_PERI>;
			clock-output-names =
				"fbus_cpu0", "fbus_cpu1", "fbus_cbus", "fbus_cmbus",
				"fbus_hsio", "fbus_smu", "fbus_gpu", "fbus_ddi",
				"fbus_g2d", "fbus_io", "fbus_hsm", "fbus_pcie0",
				"fbus_pcie1", "fbus_vbus", "fbus_coda", "fbus_chevcdec",
				"fbus_bhevcdec", "fbus_chevcenc", "fbus_bhevcenc", "fbus_mem",
				"fbus_mem_sub", "fbus_mem_phy_user",
				"fbus_mem_phy_peri";
			telechips,clock-flags =
				<0>,    /* FBUS_CPU0 */
				<CLK_IGNORE_UNUSED>,    /* FBUS_CPU1 */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_CBUS */
				<(CLK_IGNORE_UNUSED)>,    /* FBUS_CMBUS */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_HSIO */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_SMU */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,   /* FBUS_GPU */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_DDI */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_G2D */
				<(CLK_SET_RATE_GATE | CLK_IS_CRITICAL)>,    /* FBUS_IO */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_HSM */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_PCIe0 */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_PCIe1 */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_VBUS */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_CODA */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_CHEVCDEC */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_BHEVCDEC */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_CHEVCENC */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_BHEVCENC */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_MEM */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_MEM_SUB */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>,    /* FBUS_MEM_PHY_USER */
				<(CLK_SET_RATE_GATE | CLK_IGNORE_UNUSED)>;    /* FBUS_MEM_PHY_PERI */
		};

		clk_peri: clk@14000400 {
			compatible = "telechips,clk-peri";
			#clock-cells = <1>;
			clock-indices =
				<PERI_TCX>, <PERI_TCT>, <PERI_TCZ>,
				<PERI_LCDTIMER>, <PERI_LCD0>, <PERI_LCD1>,
				<PERI_LCD2>, <PERI_CPUINTERFACE0>,
				<PERI_CPUINTERFACE1>, <PERI_LCD3>, <PERI_GMAC>,
				<PERI_GMAC_PTP>, <PERI_PCIE0_AUX>,
				<PERI_PCIE0_REF_EXT>, <PERI_PCIE0_PHY_CR_CLK>,
				<PERI_PCIE1_AUX>, <PERI_PCIE1_REF_EXT>,
				<PERI_PCIE1_PHY_CR_CLK>, <PERI_RMT>, <PERI_GPSB3>,
				<PERI_SDMMC1>, <PERI_SDMMC2>, <PERI_CEC1_CORE>,
				<PERI_MDAI0>, <PERI_MFLT0_DAI>, <PERI_MSPDIF0>,
				<PERI_SRCH0_CORE>, <PERI_SRCH0_FILTER>,
				<PERI_SRCH0_SPDIF>, <PERI_PDM>, <PERI_CEC1_SFR>,
				<PERI_TSADC>, <PERI_I2C0>, <PERI_I2C1>, <PERI_I2C2>,
				<PERI_I2C3>, <PERI_UART0>, <PERI_UART1>,
				<PERI_UART2>, <PERI_UART3>, <PERI_MDAI1>,
				<PERI_MFLT1_DAI>, <PERI_MSPDIF1>, <PERI_MDAI2>,
				<PERI_GPSB0>, <PERI_GPSB1>, <PERI_GPSB2>,
				<PERI_GPSBMS0>, <PERI_GPSBMS1>, <PERI_GPSBMS2>,
				<PERI_UART4>, <PERI_AUX0_INPUT>,
				<PERI_AUX1_INPUT>, <PERI_MFLT2_DAI>,
				<PERI_AUX0_OUTPUT>, <PERI_AUX1_OUTPUT>,
				<PERI_MSPDIF2>, <PERI_IC_TC>, <PERI_SRCH1_CORE>,
				<PERI_SRCH1_FILTER>, <PERI_SRCH1_SPDIF>,
				<PERI_SRCH2_CORE>, <PERI_SRCH2_FILTER>,
				<PERI_SRCH2_SPDIF>, <PERI_SRCH3_CORE>,
				<PERI_SRCH3_FILTER>, <PERI_SRCH3_SPDIF>,
				<PERI_UART5>, <PERI_UART6>, <PERI_UART7>,
				<PERI_UART8>, <PERI_MDAI3>, <PERI_MFLT3_DAI>,
				<PERI_MSPDIF3>, <PERI_TSRX0>, <PERI_TSRX1>,
				<PERI_TSRX2>, <PERI_TSRX3>, <PERI_TSRX4>,
				<PERI_TSRX5>, <PERI_TSRX6>, <PERI_TSRX7>,
				<PERI_TSRX8>, <PERI_CB_WDT>, <PERI_OUT0>,
				<PERI_OUT1>, <PERI_OUT2>, <PERI_OUT3>, <PERI_OUT4>,
				<PERI_OUT5>, <PERI_HSMB>;

				clock-output-names =
				"peri_tcx", "peri_tct", "peri_tcz",
				"peri_lcdtimer", "peri_lcd0", "peri_lcd1",
				"peri_lcd2", "peri_cpuinterface0",
				"peri_cpuinterface1", "peri_lcd3", "peri_gmac",
				"peri_gmac_ptp", "peri_pcie0_aux",
				"peri_pcie0_ref_ext", "peri_pcie0_phy_cr_clk",
				"peri_pcie1_aux", "peri_pcie1_ref_ext",
				"peri_pcie1_phy_cr_clk", "peri_rmt", "peri_gpsb3",
				"peri_sdmmc1", "peri_sdmmc2", "peri_cec1_core",
				"peri_mdai0", "peri_mflt0_dai", "peri_mspdif0",
				"peri_srch0_core", "peri_srch0_filter",
				"peri_srch0_spdif", "peri_pdm", "peri_cec1_sfr",
				"peri_tsadc", "peri_i2c0", "peri_i2c1", "peri_i2c2",
				"peri_i2c3", "peri_uart0", "peri_uart1",
				"peri_uart2", "peri_uart3", "peri_mdai1",
				"peri_mflt1_dai", "peri_mspdif1", "peri_mdai2",
				"peri_gpsb0", "peri_gpsb1", "peri_gpsb2",
				"peri_gpsbms0", "peri_gpsbms1", "peri_gpsbms2",
				"peri_uart4", "peri_aux0_input",
				"peri_aux1_input", "peri_mflt2_dai",
				"peri_aux0_output", "peri_aux1_output",
				"peri_mspdif2", "peri_ic_tc", "peri_srch1_core",
				"peri_srch1_filter", "peri_srch1_spdif",
				"peri_srch2_core", "peri_srch2_filter",
				"peri_srch2_spdif", "peri_srch3_core",
				"peri_srch3_filter", "peri_srch3_spdif",
				"peri_uart5", "peri_uart6", "peri_uart7",
				"peri_uart8", "peri_mdai3", "peri_mflt3_dai",
				"peri_mspdif3", "peri_tsrx0", "peri_tsrx1",
				"peri_tsrx2", "peri_tsrx3", "peri_tsrx4",
				"peri_tsrx5", "peri_tsrx6", "peri_tsrx7",
				"peri_tsrx8", "peri_cb_wdt", "peri_out0",
				"peri_out1", "peri_out2", "peri_out3", "peri_out4",
				"peri_out5", "peri_hsmb";
			telechips,clock-flags =
				<CLK_IGNORE_UNUSED>,    /* PERI_TCX */
				<CLK_IGNORE_UNUSED>,    /* PERI_TCT */
				<CLK_IGNORE_UNUSED>,    /* PERI_TCZ */
				<CLK_IGNORE_UNUSED>,    /* PERI_LCDTIMER */
				<CLK_IGNORE_UNUSED>,    /* PERI_LCD0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_LCD1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_LCD2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_CPUINTERFACE0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_CPUINTERFACE1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_LCD3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_GMAC */
				<CLK_IGNORE_UNUSED>,    /* PERI_GMAC_PTP */
				<CLK_IGNORE_UNUSED>,    /* PERI_PCIE0_AUX */
				<CLK_IGNORE_UNUSED>,    /* PERI_PCIE0_REF_EXT */
				<CLK_IGNORE_UNUSED>,    /* PERI_PCIE0_PHY_CR_CLK */
				<CLK_IGNORE_UNUSED>,    /* PERI_PCIE1_AUX */
				<CLK_IGNORE_UNUSED>,    /* PERI_PCIE1_REF_EXT */
				<CLK_IGNORE_UNUSED>,    /* PERI_PCIE1_PHY_CR_CLK */
				<CLK_IGNORE_UNUSED>,    /* PERI_RMT */
				<CLK_IGNORE_UNUSED>,    /* PERI_GPSB3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_SDMMC1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_SDMMC2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_CEC1_CORE */
				<CLK_IGNORE_UNUSED>,    /* PERI_MDAI0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_MFLT0_DAI */
				<CLK_IGNORE_UNUSED>,    /* PERI_MSPDIF0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH0_CORE */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH0_FILTER */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH0_SPDIF */
				<CLK_IGNORE_UNUSED>,    /* PERI_PDM */
				<CLK_IGNORE_UNUSED>,    /* PERI_CEC1_SFR */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSADC */
				<CLK_IGNORE_UNUSED>,    /* PERI_I2C0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_I2C1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_I2C2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_I2C3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_MDAI1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_MFLT1_DAI */
				<CLK_IGNORE_UNUSED>,    /* PERI_MSPDIF1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_MDAI2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_GPSB0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_GPSB1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_GPSB2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_GPSBMS0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_GPSBMS1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_GPSBMS2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART4 */
				<CLK_IGNORE_UNUSED>,    /* PERI_AUX0_INPUT */
				<CLK_IGNORE_UNUSED>,    /* PERI_AUX1_INPUT */
				<CLK_IGNORE_UNUSED>,    /* PERI_MFLT2_DAI */
				<CLK_IGNORE_UNUSED>,    /* PERI_AUX0_OUTPUT */
				<CLK_IGNORE_UNUSED>,    /* PERI_AUX1_OUTPUT */
				<CLK_IGNORE_UNUSED>,    /* PERI_MSPDIF2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_IC_TC */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH1_CORE */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH1_FILTER */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH1_SPDIF */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH2_CORE */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH2_FILTER */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH2_SPDIF */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH3_CORE */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH3_FILTER */
				<CLK_IGNORE_UNUSED>,    /* PERI_SRCH3_SPDIF */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART5 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART6 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART7 */
				<CLK_IGNORE_UNUSED>,    /* PERI_UART8 */
				<CLK_IGNORE_UNUSED>,    /* PERI_MDAI3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_MFLT3_DAI */
				<CLK_IGNORE_UNUSED>,    /* PERI_MSPDIF3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX4 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX5 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX6 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX7 */
				<CLK_IGNORE_UNUSED>,    /* PERI_TSRX8 */
				<CLK_IGNORE_UNUSED>,    /* PERI_CB_WDT */
				<CLK_IGNORE_UNUSED>,    /* PERI_OUT0 */
				<CLK_IGNORE_UNUSED>,    /* PERI_OUT1 */
				<CLK_IGNORE_UNUSED>,    /* PERI_OUT2 */
				<CLK_IGNORE_UNUSED>,    /* PERI_OUT3 */
				<CLK_IGNORE_UNUSED>,    /* PERI_OUT4 */
				<CLK_IGNORE_UNUSED>,    /* PERI_OUT5 */
				<CLK_IGNORE_UNUSED>;    /* PERI_HSMB */
		};

		clk_io: clk@16051000 {
			compatible = "telechips,clk-iobus";
			#clock-cells = <1>;
			clocks = <&clk_fbus FBUS_IO>;
			clock-indices =
				<IOBUS_IC_TC>, <IOBUS_GPSB6>, <IOBUS_PL080>,
                                <IOBUS_ASRC>, <IOBUS_DMA0>, <IOBUS_DMA1>,
                                <IOBUS_DMA2>, <IOBUS_DMA>, <IOBUS_PWM>,
                                <IOBUS_I2C_S2>, <IOBUS_REMOCON>, <IOBUS_PRT>,
                                <IOBUS_ADMA0>, <IOBUS_DAI0>, <IOBUS_SPDIF0>,
                                <IOBUS_AUDIO0>, <IOBUS_ADMA3>, <IOBUS_DAI3>,
                                <IOBUS_SPDIF3>, <IOBUS_AUDIO3>, <IOBUS_I2C_M0>,
                                <IOBUS_I2C_M1>, <IOBUS_I2C_M2>, <IOBUS_I2C_M3>,
                                <IOBUS_I2C_S0>, <IOBUS_I2C_S1>, <IOBUS_I2C0>,
                                <IOBUS_I2C1>, <IOBUS_GPSB_2>, <IOBUS_GPSB0>,
                                <IOBUS_GPSB1>, <IOBUS_GPSB2>, <IOBUS_GPSB3>,
                                <IOBUS_GPSB4>, <IOBUS_GPSB5>, <IOBUS_GPSB>,
                                <IOBUS_I2C_S3>, <IOBUS_I2C_M4>, <IOBUS_I2C_M5>,
                                <IOBUS_I2C_M6>, <IOBUS_I2C_M7>, <IOBUS_UART0>,
                                <IOBUS_UART1>, <IOBUS_UART2>, <IOBUS_UART3>,
                                <IOBUS_UART4>, <IOBUS_UART5>, <IOBUS_UART6>,
                                <IOBUS_UART7>, <IOBUS_UART8>, <IOBUS_SMARTCARD4>,
                                <IOBUS_UDMA0>, <IOBUS_UDMA1>, <IOBUS_UDMA2>,
                                <IOBUS_UDMA3>, <IOBUS_UART_SMARTCARD0>,
                                <IOBUS_UART_SMARTCARD1>, <IOBUS_UDMA4>, <IOBUS_UDMA5>,
                                <IOBUS_UDMA6>, <IOBUS_UDMA7>, <IOBUS_UDMA8>,
                                <IOBUS_ADMA1>, <IOBUS_DAI1>, <IOBUS_SPDIF1>,
                                <IOBUS_AUDIO1>, <IOBUS_ADMA2>, <IOBUS_DAI2>,
                                <IOBUS_SPDIF2>, <IOBUS_AUDIO2>, <IOBUS_ADMA4>,
                                <IOBUS_DAI4>, <IOBUS_SPDIF4>, <IOBUS_AUDIO4>,
                                <IOBUS_ADMA5>, <IOBUS_DAI5>, <IOBUS_SPDIF5>,
                                <IOBUS_AUDIO5>, <IOBUS_ADMA6>, <IOBUS_DAI6>,
                                <IOBUS_SPDIF6>, <IOBUS_AUDIO6>, <IOBUS_ADMA7>,
                                <IOBUS_DAI7>, <IOBUS_AUDIO7>, <IOBUS_GDMA1>,
                                <IOBUS_SDMMC1>, <IOBUS_SDMMC2>, <IOBUS_SDMMC>,
                                <IOBUS_SMC>, <IOBUS_NFC>, <IOBUS_EDICFG>,
                                <IOBUS_EDI>, <IOBUS_RTC>;
			clock-output-names =
				"iobus_ic_tc", "iobus_gpsb6", "iobus_pl080",
                                "iobus_asrc", "iobus_dma0", "iobus_dma1",
                                "iobus_dma2", "iobus_dma", "iobus_pwm",
                                "iobus_i2c_s2", "iobus_remocon", "iobus_prt",
                                "iobus_adma0", "iobus_dai0", "iobus_spdif0",
                                "iobus_audio0", "iobus_adma3", "iobus_dai3",
                                "iobus_spdif3", "iobus_audio3", "iobus_i2c_m0",
                                "iobus_i2c_m1", "iobus_i2c_m2", "iobus_i2c_m3",
                                "iobus_i2c_s0", "iobus_i2c_s1", "iobus_i2c0",
                                "iobus_i2c1", "iobus_gpsb_2", "iobus_gpsb0",
                                "iobus_gpsb1", "iobus_gpsb2", "iobus_gpsb3",
                                "iobus_gpsb4", "iobus_gpsb5", "iobus_gpsb",
                                "iobus_i2c_s3", "iobus_i2c_m4", "iobus_i2c_m5",
                                "iobus_i2c_m6", "iobus_i2c_m7", "iobus_uart0",
                                "iobus_uart1", "iobus_uart2", "iobus_uart3",
                                "iobus_uart4", "iobus_uart5", "iobus_uart6",
                                "iobus_uart7", "iobus_uart8", "iobus_smartcard4",
                                "iobus_udma0", "iobus_udma1", "iobus_udma2",
                                "iobus_udma3", "iobus_uart_smartcard0",
                                "iobus_uart_smartcard1", "iobus_udma4", "iobus_udma5",
                                "iobus_udma6", "iobus_udma7", "iobus_udma8",
                                "iobus_adma1", "iobus_dai1", "iobus_spdif1",
                                "iobus_audio1", "iobus_adma2", "iobus_dai2",
                                "iobus_spdif2", "iobus_audio2", "iobus_adma4",
                                "iobus_dai4", "iobus_spdif4", "iobus_audio4",
                                "iobus_adma5", "iobus_dai5", "iobus_spdif5",
                                "iobus_audio5", "iobus_adma6", "iobus_dai6",
                                "iobus_spdif6", "iobus_audio6", "iobus_adma7",
                                "iobus_dai7", "iobus_audio7", "iobus_gdma1",
                                "iobus_sdmmc1", "iobus_sdmmc2", "iobus_sdmmc",
                                "iobus_smc", "iobus_nfc", "iobus_edicfg",
                                "iobus_edi", "iobus_rtc";
			telechips,clock-flags =
				<CLK_IGNORE_UNUSED>,    /* IOBUS_IC_TC */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_PL080 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ASRC */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DMA0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DMA1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DMA2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DMA */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_PWM */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_S2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_REMOCON */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_PRT */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SPDIF0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SPDIF3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_S0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_S1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB_2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB5 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GPSB */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_S3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M5 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_I2C_M7 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART5 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART7 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART8 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SMARTCARD4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA3 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART_SMARTCARD0 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UART_SMARTCARD1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA5 */
				<CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA7 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_UDMA8 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SPDIF1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SPDIF2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SPDIF4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO4 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA5 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI5 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SPDIF5 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO5 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SPDIF6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO6 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_ADMA7 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_DAI7 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_AUDIO7 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_GDMA1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SDMMC1 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SDMMC2 */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SDMMC */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_SMC */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_NFC */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_EDICFG */
                                <CLK_IGNORE_UNUSED>,    /* IOBUS_EDI */
                                <CLK_IGNORE_UNUSED>;    /* IOBUS_RTC */
		};

		clk_hsio: clk@111a0000 {
			compatible = "telechips,clk-hsiobus";
			#clock-cells = <1>;
			clocks = <&clk_fbus FBUS_HSIO>;
			clock-indices =
				<HSIOBUS_USB30>, <HSIOBUS_GMAC>,
                                <HSIOBUS_USB20H>, <HSIOBUS_CIPHER>,
                                <HSIOBUS_DWC_OTG>, <HSIOBUS_SECURE_WRAP>,
                                <HSIOBUS_TRNG>;
			clock-output-names =
				"hsiobus_usb30", "hsiobus_gmac",
                                "hsiobus_usb20h", "hsiobus_cipher",
                                "hsiobus_dwc_otg", "hsiobus_secure_wrap",
                                "hsiobus_trng";
			telechips,clock-flags =
				<CLK_IGNORE_UNUSED>,    /* HSIOBUS_USB30 */
                                <CLK_IGNORE_UNUSED>,    /* HSIOBUS_GMAC */
                                <CLK_IGNORE_UNUSED>,    /* HSIOBUS_USB20H */
                                <CLK_IGNORE_UNUSED>,    /* HSIOBUS_CIPHER */
                                <CLK_IGNORE_UNUSED>,    /* HSIOBUS_DWC_OTG */
                                <CLK_IGNORE_UNUSED>,    /* HSIOBUS_SECURE_WRAP */
                                <CLK_IGNORE_UNUSED>;    /* HSIOBUS_TRNG */
		};
		clk_ddi: clk@12380000 {
			compatible = "telechips,clk-ddibus";
			#clock-cells = <1>;
			clocks = <&clk_fbus FBUS_DDI>;
			clock-indices =
				<DDIBUS_VIOC>, <DDIBUS_HDMI>, <DDIBUS_MIPI>,
				<DDIBUS_LVDS>;
			clock-output-names =
				"ddibus_vioc", "ddibus_hdmi", "ddibus_mipi",
				"ddibus_lvds";
			telechips,clock-flags =
				<CLK_IGNORE_UNUSED>,	/* DDIBUS_VIOC */
				<CLK_IGNORE_UNUSED>,	/* DDIBUS_HDMI */
				<CLK_IGNORE_UNUSED>,	/* DDIBUS_MIPI */
				<CLK_IGNORE_UNUSED>;	/* DDIBUS_LVDS */
		};

		clk_vpu: clk@15100000 {
			compatible = "telechips,clk-vpubus";
			#clock-cells = <1>;
			clocks = <&clk_fbus FBUS_VBUS>;
			clock-indices =
				<VIDEOBUS_JPEG>, <VIDEOBUS_CODA_BUS>,
				<VIDEOBUS_CODA_CORE>, <VIDEOBUS_HEVC_BUS>,
				<VIDEOBUS_HEVC_CORE>, <VIDEOBUS_HEVC_ENCODER>;
			clock-output-names =
				"videobus_jpeg", "videobus_coda_bus",
				"videobus_coda_core", "videobus_hevc_bus",
				"videobus_hevc_core", "videobus_hevc_encoder";
			telechips,clock-flags =
				<CLK_IGNORE_UNUSED>,	/* VIDEOBUS_JPEG */
				<CLK_IGNORE_UNUSED>,	/* VIDEOBUS_CODA_BUS */
				<CLK_IGNORE_UNUSED>,	/* VIDEOBUS_CODA_CORE */
				<CLK_IGNORE_UNUSED>,	/* VIDEOBUS_HEVC_BUS */
				<CLK_IGNORE_UNUSED>,	/* VIDEOBUS_HEVC_CORE */
				<CLK_IGNORE_UNUSED>;	/* VIDEOBUS_HEVC_ENCODER */
		};
	};

	tcc_pic: pic@14100000 {
		compatible = "telechips,tcc805x-pic";
		reg = <0x0 0x141000E0 0x0 0x0018>,  /* pol_0_base */
		      <0x0 0x14600100 0x0 0x0024>,  /* pol_1_base */
		      <0x0 0x14800040 0x0 0x003C>,  /* cmb_cm4_base */
		      <0x0 0x14900040 0x0 0x003C>,  /* strgb_cm4_base */
		      <0x0 0x0 0x0 0x0>;            /* ca7_irqo_en_base */
		demarcation = <192>;
		max_irq = <480>;
	};

	/*tcc_micom {
		compatible = "telechips,micom_dev";
		reg = <0xF0009FD0 0x20>;

		clocks = <
			  &clk_peri PERI_ADC0    &clk_io IOBUS_ADC      &clk_isoip_top ISOIP_TOP_TSADC0
			  &clk_peri PERI_ADC1    &clk_io IOBUS_ADC      &clk_isoip_top ISOIP_TOP_TSADC1
			  &clk_peri PERI_PDM     &clk_io IOBUS_PWM
			  &clk_peri PERI_IC_TIMER0 &clk_peri PERI_IC_TIMER1 &clk_peri PERI_IC_TIMER1
			  &clk_io IOBUS_IC_TC0   &clk_io IOBUS_IC_TC1   &clk_io IOBUS_IC_TC2
			  &clk_peri PERI_I2C0    &clk_peri PERI_I2C1    &clk_peri PERI_I2C2    &clk_peri PERI_I2C3
			  &clk_io IOBUS_I2C_M0   &clk_io IOBUS_I2C_M1   &clk_io IOBUS_I2C_M2   &clk_io IOBUS_I2C_M3
			  &clk_peri PERI_UART0   &clk_peri PERI_UART1   &clk_peri PERI_UART2   &clk_peri PERI_UART3
			  &clk_peri PERI_UART4   &clk_peri PERI_UART5   &clk_peri PERI_UART6   &clk_peri PERI_UART7
			  &clk_io IOBUS_UART0    &clk_io IOBUS_UART1    &clk_io IOBUS_UART2    &clk_io IOBUS_UART3
			  &clk_io IOBUS_UART4    &clk_io IOBUS_UART5    &clk_io IOBUS_UART6    &clk_io IOBUS_UART7
			  &clk_io IOBUS_UDMA3
			  &clk_peri PERI_GPSB0   &clk_peri PERI_GPSB1   &clk_peri PERI_GPSB2   &clk_peri PERI_GPSBMS0
			  &clk_peri PERI_GPSBMS1 &clk_peri PERI_GPSBMS2
			  &clk_io IOBUS_GPSB0    &clk_io IOBUS_GPSB1    &clk_io IOBUS_GPSB2    &clk_io IOBUS_GPSB3
			  &clk_io IOBUS_GPSB4    &clk_io IOBUS_GPSB5
			  &clk_peri PERI_TCT
			  &clk_peri PERI_CB_WDT>;

		clock-names = "adc0_pclk",  "adc0_hclk",  "adc0_phy",
			      "adc1_pclk",  "adc1_hclk",  "adc1_phy",
			      "pwm_pclk",   "pwm_hclk",
			      "ictc0_pclk", "ictc1_pclk", "ictc2_pclk",
			      "ictc0_hclk", "ictc1_hclk", "ictc2_hclk",
			      "i2c0_pclk",  "i2c1_pclk",  "i2c2_pclk",  "i2c3_pclk",
			      "i2c0_hclk",  "i2c1_hclk",  "i2c2_hclk",  "i2c3_hclk",
			      "uart0_pclk", "uart1_pclk", "uart2_pclk", "uart3_pclk",
			      "uart4_pclk", "uart5_pclk", "uart6_pclk", "uart7_pclk",
			      "uart0_hclk", "uart1_hclk", "uart2_hclk", "uart3_hclk",
			      "uart4_hclk", "uart5_hclk", "uart6_hclk", "uart7_hclk",
				  "udma3_hclk",
			      "spi0_pclk",  "spi1_pclk",  "spi2_pclk",  "spi3_pclk",
			      "spi4_pclk",  "spi5_pclk",
			      "spi0_hclk",  "spi1_hclk",  "spi2_hclk",  "spi3_hclk",
			      "spi4_hclk",  "spi5_hclk",
			      "timer_pclk",
			      "cb_wdt_pclk";
	};*/

	/*
	 * Telechips DataSheet Part2. SMU & PMU
	 */

	timer@14300080 {
		compatible = "telechips,timer32";
		reg = <0x0 0x14300080 0x0 0x1c>;
		interrupts = <GIC_SPI 32 0>;
		clocks = <&clk_peri PERI_TCZ>;
	};

	tcc_timer: timer@14300000 { /* tc0~tc5 */
		compatible = "telechips,timer";
		reg = <0x0 0x14300000 0x0 0xa0>;
		interrupts = <GIC_SPI 33 0>,
			     <GIC_SPI 34 0>,
			     <GIC_SPI 35 0>,
			     <GIC_SPI 36 0>,
			     <GIC_SPI 37 0>,
			     <GIC_SPI 38 0>;
		clocks = <&clk_peri PERI_TCT>;
		clock-frequency = <12000000>;

		/* timer 0 and 1 are reserved for watchdog (default) */
		tcc-timer-reserved-for-wdt = <0 1>;
	};

	cb_watchdog: cb_watchdog@0x17010000 {
		compatible = "telechips,tcc-cb-wdt";
		reg = <0x0 0x17010000 0x0 0x10>,
			<0x0 0x14300000 0x0 0xC>,
			<0x0 0x14300060 0x0 0x4>;
		interrupts = <GIC_SPI 33 0>;
		clock-names = "clk_wdt", "clk_kick";
		clocks = <&clk_peri PERI_CB_WDT>, <&clk_peri PERI_TCT>;
		clock-frequency = <24000000>;
		status = "okay";

		kick-timer-id = <0>;
		pretimeout-sec = <1>;
		timeout-sec = <5>;
	};

	reboot-mode {
		compatible = "telechips,reboot-mode";
		mode-normal = <BOOT_NORMAL>;
		mode-bootloader = <BOOT_FASTBOOT>;
		mode-recovery = <BOOT_RECOVERY>;
		mode-ddrcheck = <BOOT_DDR_CHECK>;
	};


	/* A72 <-> M4 */
	sec_ipc: mbox@19000000 {
		compatible = "telechips,multichannel-mailbox";
		reg = <0x0 0x19000000 0x0 0x100>;
		interrupts = <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 347 IRQ_TYPE_LEVEL_HIGH>;
		#mbox-cells = <1>;
		max-channel = <1>;
	};

	sec-ipc-m4 {
		compatible = "telechips,sec-ipc-m4";
		mbox-names = "sec-ipc-m4";
		mboxes = <&sec_ipc 0>;
		mbox-id = TCC_MBOX_HSM_ID;
	};

	/* A72 <-> HSM core */
	hsm_mbox: mbox@0x1E100000 {
		compatible = "telechips,multichannel-mailbox";
		reg = <0x0 0x1E100000 0x0 0x100>;
		interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>;
		#mbox-cells = <1>;
		max-channel = <TCC_HSM_MBOX0_MAX>;
	};

	sec-ipc-hsm {
		compatible = "telechips,sec-ipc-hsm";
		mbox-names = "sec-ipc-hsm";
		mboxes = <&hsm_mbox TCC_HSM_MBOX0>;
		mbox-id = TCC_MBOX_HSM_ID;
	};

	sec-ipc-a53 {
		compatible = "telechips,sec-ipc-a53";
		mbox-names = "sec-ipc-a53";
		mboxes = <&cb_mbox TCC_CB_MBOX_HSM>;
		mbox-id = TCC_MBOX_HSM_ID;
	};

	sec-ipc-r5 {
		compatible = "telechips,sec-ipc-r5";
		mbox-names = "sec-ipc-r5";
		mboxes = <&micom_mbox TCC_MICOM_MBOX0_HSM>;
		mbox-id = TCC_MBOX_HSM_ID;
	};

	/* A72 <-> R5 */
	micom_mbox: mbox@0x1BA10000 {
		compatible = "telechips,multichannel-mailbox";
		reg = <0x0 0x1BA10000 0x0 0x100>;
		interrupts = <GIC_SPI 440 IRQ_TYPE_LEVEL_HIGH>,
				   <GIC_SPI 441 IRQ_TYPE_LEVEL_HIGH>;
		#mbox-cells = <1>;
		max-channel = <TCC_MICOM_MBOX0_MAX>;
	};

	/* A72 <-> A53 */
	cb_mbox: mbox@0x17A00000 {
		compatible = "telechips,multichannel-mailbox";
		reg = <0x0 0x17A00000 0x0 0x100>;
		interrupts = <GIC_SPI 363 IRQ_TYPE_LEVEL_HIGH>,
				   <GIC_SPI 364 IRQ_TYPE_LEVEL_HIGH>;
		#mbox-cells = <1>;
		max-channel = <TCC_CB_MBOX_MAX>;
	};

	/* A72 <-> SC */
	a72_sc_mbox: mbox@0x1D200000 {
		status = "disabled";
		compatible = "telechips,tcc805x-mailbox-sc";
		reg = <0x0 0x1D200000 0x0 0x80>;
		interrupts = <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>,
				   <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>;
		#mbox-cells = <1>;
	};

	/* A53 <-> SC */
	a53_sc_mbox: mbox@0x1D210000 {
		status = "disabled";
		compatible = "telechips,tcc805x-mailbox-sc";
		reg = <0x0 0x1D210000 0x0 0x80>;
		interrupts = <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>,
				   <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>;
		#mbox-cells = <1>;
	};

	/* micom_mbox test */
	mbox_test0: mbox_test@0 {
		 compatible = "telechips,mbox_test";
		 device-name = "micom_mbox_test";
		 mbox-names ="mbox_test";
		 mboxes = <&micom_mbox TCC_MICOM_MBOX0_TEST>;
		 mbox-id = TCC_MBOX_TEST_ID;
	 };

	/* cb_mbox test */
	mbox_test1: mbox_test@1 {
		 compatible = "telechips,mbox_test";
		 device-name = "cb_mbox_test";
		 mbox-names ="mbox_test";
		 mboxes = <&cb_mbox TCC_CB_MBOX_TEST>;
		 mbox-id = TCC_MBOX_TEST_ID;
	 };

	/* ipc for r5(micom) */
	ipc0: tcc_ipc@0 {
		 compatible = "telechips,tcc_ipc";
		 device-name = "tcc_ipc_micom";
		 mbox-names ="micom-ipc";
		 mboxes = <&micom_mbox TCC_MICOM_MBOX0_IPC>;
		 mbox-id = TCC_MBOX_IPC_ID;
	 };

	/* ipc for A7S */
	ipc1: tcc_ipc@1 {
		 compatible = "telechips,tcc_ipc";
		 device-name = "tcc_ipc_ap";
		 mbox-names ="ap-ipc";
		 mboxes = <&cb_mbox TCC_CB_MBOX_IPC>;
		 mbox-id = TCC_MBOX_IPC_ID;
	 };

	/* snor updater driver*/
	snor_updater: snor_updater {
		 compatible = "telechips,snor_updater";
		 mbox-names ="snor-update-mbox";
		 mboxes = <&micom_mbox TCC_MICOM_MBOX0_FWUG>;
		 mbox-id = TCC_MBOX_FWUG_ID;
	};

        /* tcc_scrshare for Main */
        tcc_scrshare0: tcc_scrshare@0 {
                compatible = "telechips,tcc_scrshare";
                device-name ="tcc_scrshare_main";
                mbox-names ="main-scrshare";
                mboxes = <&cb_mbox TCC_CB_MBOX_SCRSHARE>;
		mbox-id = TCC_MBOX_SCRSHARE_ID;
		overlay_driver_names = "/dev/overlay";
                status = "disabled";
        };

	/* vioc_mgr for A72 */
	vioc_mgr0: vioc_mgr@0 {
		compatible = "telechips,vioc_mgr";
		device-name ="vioc_mgr_main";
		mbox-names ="main-vioc";
		mboxes = <&cb_mbox TCC_CB_MBOX_VIOC>;
		mbox-id = TCC_MBOX_VIOC_ID;
		status = "disable";
	};

	/* sdr_ipc for A72->A53 */
	sdr_ipc {
		compatible = "telechips,sdr_ipc";
		device-name = "tcc_sdr_ipc";
		mbox-names ="sdr-ipc-a72";
		mboxes = <&cb_mbox TCC_CB_MBOX_SDR>;
		mbox-id = TCC_MBOX_SDR_ID;
	};

	tstb:tcc_touch_bridge {
	    compatible = "telechips,tcc_touch_bridge";
	    mbox-names ="tb-mbox";
		mboxes = <&cb_mbox TCC_CB_MBOX_TCHSHARE>;
		mbox-id = TCC_MBOX_TCHSHARE_ID;
	};

	tcc_sc_fw: tcc_sc_fw {
		compatible = "telechips,tcc805x-sc-fw";
	};

	tcc_pm_fw {
		compatible = "telechips,pm-fw";
		mbox-names ="power-mbox";
		mboxes = <&micom_mbox TCC_MICOM_MBOX0_POWER>;
		mbox-id = TCC_MBOX_POWER_ID;

		boot-reason = <0x14400178 0xF 0x8>;
	};

	pinctrl: pinctrl@14200000 {
		compatible = "telechips,tcc805x-pinctrl";
		reg = <0x0 0x14200000 0x0 0x300>,
		      <0x0 0x1B937000 0x0 0xA30>;	/* gpio, pmgpio */
		gpio-controller;
		#address-cells = <1>;
		#size-cells = <0>;
		#gpio-cells = <3>;
		sc-firmware = <&tcc_sc_fw>;
		interrupts = <GIC_SPI 0 0>,
				   <GIC_SPI 1 0>,
				   <GIC_SPI 2 0>,
				   <GIC_SPI 3 0>,
				   <GIC_SPI 4 0>,
				   <GIC_SPI 5 0>,
				   <GIC_SPI 6 0>,
				   <GIC_SPI 7 0>,
				   <GIC_SPI 8 0>,
				   <GIC_SPI 9 0>,
				   <GIC_SPI 10 0>,
				   <GIC_SPI 11 0>,
				   <GIC_SPI 12 0>,
				   <GIC_SPI 13 0>,
				   <GIC_SPI 14 0>,
				   <GIC_SPI 15 0>,
				   <GIC_SPI 16 0>,
				   <GIC_SPI 17 0>,
				   <GIC_SPI 18 0>,
				   <GIC_SPI 19 0>,
				   <GIC_SPI 20 0>,
				   <GIC_SPI 21 0>,
				   <GIC_SPI 22 0>,
				   <GIC_SPI 23 0>,
				   <GIC_SPI 24 0>,
				   <GIC_SPI 25 0>,
				   <GIC_SPI 26 0>,
				   <GIC_SPI 27 0>,
				   <GIC_SPI 28 0>,
				   <GIC_SPI 29 0>,
				   <GIC_SPI 30 0>,
				   <GIC_SPI 31 0>;
	};


	i2c0: i2c@16300000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x0 0x16300000 0x0 0x28>,
		      <0x0 0x163c0000 0x0 0x14>,
		      <0x0 0x16340000 0x0 0x04>;
		interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C0 &clk_io IOBUS_I2C_M0 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	i2c1: i2c@16310000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x0 0x16310000 0x0 0x28>,
		      <0x0 0x163c0000 0x0 0x14>,
		      <0x0 0x16350000 0x0 0x04>;
		interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C1 &clk_io IOBUS_I2C_M1 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	i2c2: i2c@16320000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x0 0x16320000 0x0 0x28>,
		      <0x0 0x163c0000 0x0 0x14>,
		      <0x0 0x16360000 0x0 0x04>;
		interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C2 &clk_io IOBUS_I2C_M2 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	i2c3: i2c@16330000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x0 0x16330000 0x0 0x28>,
		      <0x0 0x163c0000 0x0 0x14>,
		      <0x0 0x16370000 0x0 0x100>;
		interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C3 &clk_io IOBUS_I2C_M3 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	i2c4: i2c@16340000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x0 0x16340000 0x0 0x28>,
		      <0x0 0x163c0000 0x0 0x14>,
		      <0x0 0x16300000 0x0 0x04>;
		interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C0 &clk_io IOBUS_I2C_M4 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	i2c5: i2c@16350000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x0 0x16350000 0x0 0x28>,
		      <0x0 0x163c0000 0x0 0x14>,
		      <0x0 0x16310000 0x0 0x04>;
		interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C1 &clk_io IOBUS_I2C_M5 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	i2c6: i2c@16360000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x0 0x16360000 0x0 0x28>,
		      <0x0 0x163c0000 0x0 0x14>,
		      <0x0 0x16320000 0x0 0x04>;
		interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C2 &clk_io IOBUS_I2C_M6 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	i2c7: i2c@16370000 {
		compatible = "telechips,tcc805x-i2c";
		reg = <0x0 0x16370000 0x0 0x100>,
		      <0x0 0x163c0000 0x0 0x14>,
		      <0x0 0x16330000 0x0 0x04>;
		interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_peri PERI_I2C3 &clk_io IOBUS_I2C_M7 &clk_fbus FBUS_IO>;
		clock-frequency = <400000>;
		port-mux = <0xFF>;	/* default value */
		status = "disabled";
		interrupt_mode = <0>;
	};

	i2cslave0: i2cslave@16380000 {
		compatible = "telechips,i2c-slave";
		reg = <0x0 0x16380000 0x0 0x28>,
		      <0x0 0x163c0000 0x0 0x14>;
		interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_io IOBUS_I2C_S0>;
		id = <0>;
		status = "disabled";

		/* USE DMA-engine */
		//dmas = <&dma0 0 24>, <&dma0 1 28>;
		//dma-names = "tx", "rx";
	};

	i2cslave1: i2cslave@16390000 {
		compatible = "telechips,i2c-slave";
		reg = <0x0 0x16390000 0x0 0x28>,
		      <0x0 0x163c0000 0x0 0x14>;
		interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_io IOBUS_I2C_S1>;
		id = <1>;
		status = "disabled";

		/* USE DMA-engine */
		//dmas = <&dma0 0 25>, <&dma0 1 29>;
		//dma-names = "tx", "rx";
	};

	i2cslave2: i2cslave@163a0000 {
		compatible = "telechips,i2c-slave";
		reg = <0x0 0x163a0000 0x0 0x28>,
		      <0x0 0x163c0000 0x0 0x14>;
		interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_io IOBUS_I2C_S2>;
		id = <2>;
		status = "disabled";

		/* USE DMA-engine */
		//dmas = <&dma0 0 26>, <&dma0 1 30>;
		//dma-names = "tx", "rx";
	};

	i2cslave3: i2cslave@163b0000 {
		compatible = "telechips,i2c-slave";
		reg = <0x0 0x163b0000 0x0 0x28>,
		      <0x0 0x163c0000 0x0 0x14>;
		interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&clk_io IOBUS_I2C_S3>;
		id = <3>;
		status = "disabled";

		/* USE DMA-engine */
		//dmas = <&dma0 0 25>, <&dma0 1 29>;
		//dma-names = "tx", "rx";
	};

	rtc: rtc@0x16480000 {
		compatible = "telechips,rtc";
		reg = <0x0 0x16480000 0x0 0x50>;
		clocks = <&clk_io IOBUS_RTC>;
		interrupts = <GIC_SPI 73 0>;
		/* Clocksource for RTC, 1: XTAL, 2: OSC */
		rtc_clock = <1>;
		/* RTC timeout in seconds for Suspend-To-RAM */
		rtc_timeout = <172800>;
	};

	/*
	 * Graphic Bus Block
	 */
	gpu:gpu@0x10100000 {
		compatible = "imagination,powerVR-9XTP";
//		status = "disabled";
		reg = <0x0 0x10100000 0x0 0x10000>, 	/* 3D Graphic Engine Configuration and Control */
		      <0x0 0x10010000 0x0 0x30>; 	/* 3D BUS Configuration and Control */
#if defined(CONFIG_POWERVR_VZ)
		interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
#else
                interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
#endif
		interrupt-names = "GPU";
		clocks = <&clk_fbus FBUS_GPU>;
		clock-names = "9XTP_clk";
	};

/*
	gpu_opp_table: opp_table0 {
		compatible = "operating-points-v2", "operating-points-v2-mali";

		opp@200000000 {
			opp-hz = /bits/ 64 <200000000>;
			opp-hz-real = /bits/ 64 <400000000>;
			opp-microvolt = <650000>;
			opp-core-mask = /bits/ 64 <0x1>;
		};
		opp@400000000 {
			opp-hz = /bits/ 64 <400000000>;
			opp-microvolt = <650000>;
			opp-core-mask = /bits/ 64 <0x3>;
		};
		opp@550000000 {
			opp-hz = /bits/ 64 <550000000>;
			opp-microvolt = <750000>;
			opp-core-mask = /bits/ 64 <0x3>;
		};
		opp@700000000 {
			opp-hz = /bits/ 64 <700000000>;
			opp-microvolt = <800000>;
			opp-core-mask = /bits/ 64 <0x3>;
		};
	};
*/

	telechips,ion {
		compatible = "telechips,tcc-ion";
		#address-cells = <1>;
		#size-cells = <0>;
		ion-heap@2 {
			reg = <2>;
			telechips,ion-heap-name = "ion_carveout_heap";
		};
                ion-heap@3 {
                         reg = <3>;
                         telechips,ion-heap-name = "ion_carveout_cam_heap";
                };
	};

	overlaymixer: overlaymixer@1A100000 {};
	/*overlaymixer: overlaymixer@1A100000 {
		compatible = "vivante.gc";
		reg = <0x0 0x1A100000 0x0 0x1000>;
		interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>;
		clocks =<&clk_fbus FBUS_G2D>;
		status ="disabled";
	};*/

	graphic2d:graphic2d@1A400000 {
		compatible = "telechips,graphic.2d";
		reg = <0x0 0x1A400000 0x0 0x1000>;
		interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;
		clocks =<&clk_fbus FBUS_G2D>;
		status ="disabled";
	};
	/*
	 * I/O Bus Block
	 */
	dma0_ac: access_control@16050000 {
		reg = <0x0 0x16050000 0x0 0x20>; /* GDMA0_0_AC */
		access-control0 = <0x20000000 0xC0000000>; /* DRAM */
		access-control1 = <0x00000000 0x00000000>;
		access-control2 = <0x00000000 0x00000000>;
		access-control3 = <0x00000000 0x00000000>;
	};

	dma1_ac: access_control@16050020 {
		reg = <0x0 0x16050020 0x0 0x20>; /* GDMA0_1_AC */
		access-control0 = <0x20000000 0xC0000000>; /* DRAM */
		access-control1 = <0x00000000 0x00000000>;
		access-control2 = <0x00000000 0x00000000>;
		access-control3 = <0x00000000 0x00000000>;
	};

	dma2_ac: access_control@16050040 {
		reg = <0x0 0x16050040 0x0 0x20>; /* GDMA0_2_AC */
		access-control0 = <0x20000000 0xC0000000>; /* DRAM */
		access-control1 = <0x00000000 0x00000000>;
		access-control2 = <0x00000000 0x00000000>;
		access-control3 = <0x00000000 0x00000000>;
	};

	dma3_ac: access_control@16498000 {
		reg = <0x0 0x16498000 0x0 0x20>; /* GDMA1_0_AC */
		access-control0 = <0x20000000 0xC0000000>; /* DRAM */
		access-control1 = <0x00000000 0x00000000>;
		access-control2 = <0x00000000 0x00000000>;
		access-control3 = <0x00000000 0x00000000>;
	};

	dma0: dma@16020000 {
		compatible = "telechips,tcc805x-dma";
		reg = <0x0 0x16020000 0x0 0x94>, /* base address */
		      <0x0 0x1605101C 0x0 0x04>; /* DMAREQSEL0 */
		interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
		#dma-cells = <2>;
		dma-channels = <3>;
		dma-requests = <32>;
		channel-priority = <0>;
		clocks = <&clk_io IOBUS_DMA0>;
		clock-names = "dmac0";

		//access-control = <&dma0_ac>;
	};

	dma1: dma@16021000 {
		compatible = "telechips,tcc805x-dma";
		reg = <0x0 0x16021000 0x0 0x94>, /* base address */
		      <0x0 0x16051020 0x0 0x04>; /* DMAREQSEL1 */
		interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
		#dma-cells = <2>;
		dma-channels = <3>;
		dma-requests = <32>;
		channel-priority = <0>;
		clocks = <&clk_io IOBUS_DMA1>;
		clock-names = "dmac1";

		//access-control = <&dma1_ac>;
	};

	dma2: dma@16022000 {
		compatible = "telechips,tcc805x-dma";
		reg = <0x0 0x16022000 0x0 0x94>, /* base address */
		      <0x0 0x16051024 0x0 0x04>; /* DMAREQSEL2 */
		interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
		#dma-cells = <2>;
		dma-channels = <3>;
		dma-requests = <32>;
		channel-priority = <0>;
		clocks = <&clk_io IOBUS_DMA2>;
		clock-names = "dmac2";

		//access-control = <&dma2_ac>;
	};

	dma3: dma@16490000 {
		compatible = "telechips,tcc805x-dma";
		reg = <0x0 0x16490000 0x0 0x94>; /* base address */
		interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
		#dma-cells = <2>;
		dma-channels = <3>;
		dma-requests = <32>;
		channel-priority = <0>;
		clocks = <&clk_io IOBUS_GDMA1>;
		clock-names = "dmac3";

		//access-control = <&dma3_ac>;
	};

	udma0_ac: access_control@16689020 {
		reg = <0x0 0x16689020 0x0 0x20>;
		access-control0 = <0x20000000 0xC0000000>; /* DRAM */
		access-control1 = <0x16600000 0x16600400>;
		access-control2 = <0x00000000 0x00000000>;
		access-control3 = <0x00000000 0x00000000>;
	};

	udma1_ac: access_control@16689040 {
		reg = <0x0 0x16689040 0x0 0x20>;
		access-control0 = <0x20000000 0xC0000000>; /* DRAM */
		access-control1 = <0x16610000 0x16610400>;
		access-control2 = <0x00000000 0x00000000>;
		access-control3 = <0x00000000 0x00000000>;
	};

	udma2_ac: access_control@16689060 {
		reg = <0x0 0x16689060 0x0 0x20>;
		access-control0 = <0x20000000 0xC0000000>; /* DRAM */
		access-control1 = <0x16620000 0x16620400>;
		access-control2 = <0x00000000 0x00000000>;
		access-control3 = <0x00000000 0x00000000>;
	};

	udma3_ac: access_control@16689080 {
		reg = <0x0 0x16689080 0x0 0x20>;
		access-control0 = <0x20000000 0xC0000000>; /* DRAM */
		access-control1 = <0x16630000 0x16630400>;
		access-control2 = <0x00000000 0x00000000>;
		access-control3 = <0x00000000 0x00000000>;
	};

        udma4_ac: access_control@166890A0 {
                reg = <0x0 0x166890A0 0x0 0x20>;
                access-control0 = <0x20000000 0xC0000000>; /* DRAM */
                access-control1 = <0x16640000 0x16640400>;
                access-control2 = <0x00000000 0x00000000>;
                access-control3 = <0x00000000 0x00000000>;
        };

        udma5_ac: access_control@166890C0 {
                reg = <0x0 0x166890C0 0x0 0x20>;
                access-control0 = <0x20000000 0xC0000000>; /* DRAM */
                access-control1 = <0x16650000 0x16650400>;
                access-control2 = <0x00000000 0x00000000>;
                access-control3 = <0x00000000 0x00000000>;
        };

        udma6_ac: access_control@166890E0 {
                reg = <0x0 0x166890E0 0x0 0x20>;
                access-control0 = <0x20000000 0xC0000000>; /* DRAM */
                access-control1 = <0x16660000 0x16660400>;
                access-control2 = <0x00000000 0x00000000>;
                access-control3 = <0x00000000 0x00000000>;
        };

        udma7_ac: access_control@16689100 {
                reg = <0x0 0x16689100 0x0 0x20>;
                access-control0 = <0x20000000 0xC0000000>; /* DRAM */
                access-control1 = <0x16670000 0x16670400>;
                access-control2 = <0x00000000 0x00000000>;
                access-control3 = <0x00000000 0x00000000>;
        };

	udma0: udma@16680000 {
		compatible = "arm,pl081", "arm,primecell";
		reg = <0x0 0x16680000 0x0 0x1000>;
		interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
		//dma-channels = <2>;
		//dma-requests = <32>;
		channel-priority = <0>;
		clocks = <&clk_io IOBUS_UDMA0>;
		clock-names = "apb_pclk";
		lli-bus-interface-ahb1;
		lli-bus-interface-ahb2;
		mem-bus-interface-ahb2;
		memcpy-burst-size = <256>;
		memcpy-bus-width = <32>;
		#dma-cells = <2>;
		access-control = <&udma0_ac>;
	};

	udma1: udma@16681000 {
		compatible = "arm,pl081", "arm,primecell";
		reg = <0x0 0x16681000 0x0 0x1000>;
		interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
		//dma-channels = <2>;
		//dma-requests = <32>;
		channel-priority = <0>;
		clocks = <&clk_io IOBUS_UDMA1>;
		clock-names = "apb_pclk";
		lli-bus-interface-ahb1;
		lli-bus-interface-ahb2;
		mem-bus-interface-ahb2;
		memcpy-burst-size = <256>;
		memcpy-bus-width = <32>;
		#dma-cells = <2>;
		access-control = <&udma1_ac>;
	};

	udma2: udma@16682000 {
		compatible = "arm,pl081", "arm,primecell";
		reg = <0x0 0x16682000 0x0 0x1000>;
		interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
		//dma-channels = <2>;
		//dma-requests = <32>;
		channel-priority = <0>;
		clocks = <&clk_io IOBUS_UDMA2>;
		clock-names = "apb_pclk";
		lli-bus-interface-ahb1;
		lli-bus-interface-ahb2;
		mem-bus-interface-ahb2;
		memcpy-burst-size = <256>;
		memcpy-bus-width = <32>;
		#dma-cells = <2>;
		access-control = <&udma2_ac>;
	};

	udma3: udma@16683000 {
		compatible = "arm,pl081", "arm,primecell";
		reg = <0x0 0x16683000 0x0 0x1000>;
		interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
		//dma-channels = <2>;
		//dma-requests = <32>;
		channel-priority = <0>;
		clocks = <&clk_io IOBUS_UDMA3>;
		clock-names = "apb_pclk";
		lli-bus-interface-ahb1;
		lli-bus-interface-ahb2;
		mem-bus-interface-ahb2;
		memcpy-burst-size = <256>;
		memcpy-bus-width = <32>;
		#dma-cells = <2>;
		access-control = <&udma3_ac>;
	};

        udma4: udma@16684000 {
                compatible = "arm,pl081", "arm,primecell";
                reg = <0x0 0x16684000 0x0 0x1000>;
                interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
                //dma-channels = <2>;
                //dma-requests = <32>;
                channel-priority = <0>;
                clocks = <&clk_io IOBUS_UDMA4>;
                clock-names = "apb_pclk";
                lli-bus-interface-ahb1;
                lli-bus-interface-ahb2;
                mem-bus-interface-ahb2;
                memcpy-burst-size = <256>;
                memcpy-bus-width = <32>;
                #dma-cells = <2>;
                access-control = <&udma4_ac>;
        };

        udma5: udma@16685000 {
                compatible = "arm,pl081", "arm,primecell";
                reg = <0x0 0x16685000 0x0 0x1000>;
                interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
                //dma-channels = <2>;
                //dma-requests = <32>;
                channel-priority = <0>;
                clocks = <&clk_io IOBUS_UDMA5>;
                clock-names = "apb_pclk";
                lli-bus-interface-ahb1;
                lli-bus-interface-ahb2;
                mem-bus-interface-ahb2;
                memcpy-burst-size = <256>;
                memcpy-bus-width = <32>;
                #dma-cells = <2>;
                access-control = <&udma5_ac>;
        };

        udma6: udma@16686000 {
                compatible = "arm,pl081", "arm,primecell";
                reg = <0x0 0x16686000 0x0 0x1000>;
                interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
                //dma-channels = <2>;
                //dma-requests = <32>;
                channel-priority = <0>;
                clocks = <&clk_io IOBUS_UDMA6>;
                clock-names = "apb_pclk";
                lli-bus-interface-ahb1;
                lli-bus-interface-ahb2;
                mem-bus-interface-ahb2;
                memcpy-burst-size = <256>;
                memcpy-bus-width = <32>;
                #dma-cells = <2>;
                access-control = <&udma6_ac>;
        };

        udma7: udma@16687000 {
                compatible = "arm,pl081", "arm,primecell";
                reg = <0x0 0x16687000 0x0 0x1000>;
                interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
                //dma-channels = <2>;
                //dma-requests = <32>;
                channel-priority = <0>;
                clocks = <&clk_io IOBUS_UDMA7>;
                clock-names = "apb_pclk";
                lli-bus-interface-ahb1;
                lli-bus-interface-ahb2;
                mem-bus-interface-ahb2;
                memcpy-burst-size = <256>;
                memcpy-bus-width = <32>;
                #dma-cells = <2>;
                access-control = <&udma7_ac>;
        };

	pwm:pwm@16030000 { /* pwm */
		compatible = "telechips,pwm";
		reg = <0x0 0x16030000 0x0 0x90>,
		      <0x0 0x1605104C 0x0 0x4>,
		      <0x0 0x16051094 0x0 0x4>;
		tcc,pwm-number = <4>;
		#pwm-cells = <2>;
		clocks = <&clk_peri PERI_PDM &clk_io IOBUS_PWM>;
		status = "okay";
		clock-frequency = <400000000>;
	};

	uart0: serial@16600000 {
		compatible = "arm,pl011", "arm,primecell";
		reg = <0x0 0x16600000 0x0 0x1000>;
		config-reg = <0x16689000 0x8>;
		arm,primecell-periphid = <0x001feff7>;
                sc-firmware = <&tcc_sc_fw>;
		interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_UART0>, <&clk_io IOBUS_UART0>;
		clock-names = "uartclk", "apb_pclk";
		status = "disabled";
	};

	uart1: serial@16610000 {
		compatible = "arm,pl011", "arm,primecell";
		reg = <0x0 0x16610000 0x0 0x1000>;
		config-reg = <0x16689000 0x8>;
		arm,primecell-periphid = <0x001feff7>;
                sc-firmware = <&tcc_sc_fw>;
		interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_UART1>, <&clk_io IOBUS_UART1>;
		clock-names = "uartclk", "apb_pclk";
		assigned-clocks = <&clk_peri PERI_UART1>;
		assigned-clock-rates = <48000000>;
		status = "disabled";
	};

	uart2: serial@16620000 {
		compatible = "arm,pl011", "arm,primecell";
		reg = <0x0 0x16620000 0x0 0x1000>;
		config-reg = <0x16689000 0x8>;
		arm,primecell-periphid = <0x001feff7>;
		interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_UART2>, <&clk_io IOBUS_UART2>;
		clock-names = "uartclk", "apb_pclk";
		assigned-clocks = <&clk_peri PERI_UART2>;
		assigned-clock-rates = <48000000>;
		status = "disabled";
	};

	uart3: serial@16630000 {
		compatible = "arm,pl011", "arm,primecell";
		reg = <0x0 0x16630000 0x0 0x1000>;
		config-reg = <0x16689000 0x8>;
		arm,primecell-periphid = <0x001feff7>;
                sc-firmware = <&tcc_sc_fw>;
		interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_UART3>, <&clk_io IOBUS_UART3>;
		clock-names = "uartclk", "apb_pclk";
		assigned-clocks = <&clk_peri PERI_UART3>;
		assigned-clock-rates = <48000000>;
		status = "disabled";
	};

	uart4: serial@16640000 {
		compatible = "arm,pl011", "arm,primecell";
		reg = <0x0 0x16640000 0x0 0x1000>;
		config-reg = <0x16689000 0x8>;
		arm,primecell-periphid = <0x001feff7>;
                sc-firmware = <&tcc_sc_fw>;
		interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_UART4>, <&clk_io IOBUS_UART4>;
		clock-names = "uartclk", "apb_pclk";
		assigned-clocks = <&clk_peri PERI_UART4>;
		assigned-clock-rates = <48000000>;
		status = "disabled";
	};

	uart5: serial@16650000 {
		compatible = "arm,pl011", "arm,primecell";
		reg = <0x0 0x16650000 0x0 0x1000>;
		config-reg = <0x16689000 0x8>;
		arm,primecell-periphid = <0x001feff7>;
		sc-firmware = <&tcc_sc_fw>;
		interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_UART5>, <&clk_io IOBUS_UART5>;
		clock-names = "uartclk", "apb_pclk";
		assigned-clocks = <&clk_peri PERI_UART5>;
		assigned-clock-rates = <48000000>;
		status = "disabled";
	};

	uart6: serial@16660000 {
		compatible = "arm,pl011", "arm,primecell";
		reg = <0x0 0x16660000 0x0 0x1000>;
		config-reg = <0x16689000 0x8>;
		arm,primecell-periphid = <0x001feff7>;
		sc-firmware = <&tcc_sc_fw>;
		interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_UART6>, <&clk_io IOBUS_UART6>;
		clock-names = "uartclk", "apb_pclk";
		assigned-clocks = <&clk_peri PERI_UART6>;
		assigned-clock-rates = <48000000>;
		status = "disabled";
	};

	uart7: serial@16670000 {
		compatible = "arm,pl011", "arm,primecell";
		reg = <0x0 0x16670000 0x0 0x1000>;
		config-reg = <0x16689000 0x8>;
		arm,primecell-periphid = <0x001feff7>;
		sc-firmware = <&tcc_sc_fw>;
		interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_UART7>, <&clk_io IOBUS_UART7>;
		clock-names = "uartclk", "apb_pclk";
		assigned-clocks = <&clk_peri PERI_UART7>;
		assigned-clock-rates = <48000000>;
		status = "disabled";
	};

        pcie: pcie@11000000 {
                compatible = "telechips,pcie", "snps,dw-pcie";
                reg = <0 0x11000000 0 0x410000
                       0 0x11100000 0 0x10000
                       0 0x11120000 0 0x10000
                       /* 5 0x00000000 0 0x100000 */
                       5 0x00700000 0 0x100000
                       0 0x11110000 0 0x10000>;
                reg-names = "dbi", "phy", "cfg", "config" , "clk_cfg";
                interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
                clocks = <&clk_peri PERI_PCIE0_PHY_CR_CLK>, <&clk_fbus FBUS_PCIe0>;
                clock-names = "pcie_phy", "fbus_pci0";
                resets = <&pmu_rst RESET_PCIE>;
                #address-cells = <3>;
                #size-cells = <2>;
                device_type = "pci";
                ranges = <0x81000000 0 0x00000000 5 0x00600000 0 0x00100000  /* downstream I/O */
                          0x82000000 0 0x00000000 5 0x0        0 0x00600000>;   /* non-prefetchable memory*/
                #interrupt-cells = <1>;
                interrupt-map-mask = <0 0 0 0>;
                interrupt-map = <0 0 0 0 &gic GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
                num-lanes = <1>;
                num-viewport = <4>;
		pci_gen = <3>;
                using_ext_ref_clk = <0>;
                for_si_test = <0>;
		ref_clk_pms = <0x0504C80C>;
                status = "disabled";
        };

	sdhc0: sdhc@1D2A0000 {
		compatible = "telechips,tcc805x-sdhci";
		reg = <0x0 0x1D2A0000 0x0 0x100>,
		      <0x0 0x1D2D1000 0x0 0x200>,
		      <0x0 0x0 0x0 0x0>/* dummy */,
		      <0x0 0x1D2D10FC 0x0 0x4>;
		interrupts = <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH>;
		max-frequency = <200000000>;
		bus-width = <4>;
		controller-id = <0>;
		status = "disabled";
	};

	sdhc1: sdhc@16450000 {
		compatible = "telechips,tcc805x-sdhci";
		reg = <0x0 0x16450000 0x0 0x100>,
		      <0x0 0x16470050 0x0 0x200>,
		      <0x0 0x0 0x0 0x0>/* dummy */,
		      <0x0 0x164700FC 0x0 0x4>;
		interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_SDMMC1 &clk_io IOBUS_SDMMC1>;
		clock-names = "mmc_fclk", "mmc_hclk";
		max-frequency = <200000000>;
		bus-width = <4>;
		controller-id = <1>;
		status = "disabled";
	};

	sdhc2: sdhc@16460000 {
		compatible = "telechips,tcc805x-sdhci";
		reg = <0x0 0x16460000 0x0 0x100>,
		      <0x0 0x164700a0 0x0 0x200>,
		      <0x0 0x0 0x0 0x0>/* dummy */,
		      <0x0 0x164700FC 0x0 0x4>;
		interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_SDMMC2 &clk_io IOBUS_SDMMC2>;
		clock-names = "mmc_fclk", "mmc_hclk";
		max-frequency = <200000000>;
		bus-width = <4>;
		controller-id = <2>;
		status = "disabled";
	};

	gpsb0: gpsb0@16900000 {
		compatible = "telechips,tcc805x-spi";
		reg = <0x0 0x16900000 0x0 0x38>, /* base address */
		      <0x0 0x16960000 0x0 0x20>, /* Port Configuration register */
		      <0x0 0x16980000 0x0 0x20>; /* GPSB_0_AC */
		interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_GPSB0 &clk_io IOBUS_GPSB0>;
		gpsb-id = <0>;
		status = "disabled";

		//access-control0 = <0x20000000 0xC0000000>; /* DRAM */
		//access-control1 = <0x00000000 0x00000000>;
		//access-control2 = <0x00000000 0x00000000>;
		//access-control3 = <0x00000000 0x00000000>;
	};

	gpsb1: gpsb1@16910000 {
		compatible = "telechips,tcc805x-tsif";
		reg = <0x0 0x16910000 0x0 0x38>, /* base address */
		      <0x0 0x16960000 0x0 0x20>, /* Port Configuration register */
		      <0x0 0x16970000 0x0 0x84>, /* PID register */
		      <0x0 0x16980020 0x0 0x20>; /* GPSB_1_AC */
		interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_GPSB1 &clk_io IOBUS_GPSB1>;
		gpsb-id = <0>;
		status = "disabled";

		//access-control0 = <0x20000000 0xC0000000>; /* DRAM */
		//access-control1 = <0x00000000 0x00000000>;
		//access-control2 = <0x00000000 0x00000000>;
		//access-control3 = <0x00000000 0x00000000>;
	};

	gpsb2: gpsb2@16920000 {
		compatible = "telechips,tcc805x-tsif";
		reg = <0x0 0x16920000 0x0 0x38>, /* base address */
		      <0x0 0x16960000 0x0 0x20>, /* Port Configuration register */
		      <0x0 0x16970000 0x0 0x84>, /* PID register */
		      <0x0 0x16980040 0x0 0x20>; /* GPSB_2_AC */
		interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_GPSB2 &clk_io IOBUS_GPSB2>;
		gpsb-id = <1>;
		status = "disabled";

		//access-control0 = <0x20000000 0xC0000000>; /* DRAM */
		//access-control1 = <0x00000000 0x00000000>;
		//access-control2 = <0x00000000 0x00000000>;
		//access-control3 = <0x00000000 0x00000000>;
	};

	gpsb3: gpsb3@16930000 {
		compatible = "telechips,tcc805x-spi";
		reg = <0x0 0x16930000 0x0 0x38>,
		      <0x0 0x16960000 0x0 0x20>;
		interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_GPSBMS0 &clk_io IOBUS_GPSB3>;
		gpsb-id = <1>;
		status = "disabled";

		// With DMA-engine
		dmas = <&dma0 0 3 &dma0 1 9>;
		dma-names = "tx", "rx";
	};

	gpsb4: gpsb4@16940000 {
		compatible = "telechips,tcc805x-spi";
		reg = <0x0 0x16940000 0x0 0x38>,
		      <0x0 0x16960000 0x0 0x20>;
		interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_GPSBMS1 &clk_io IOBUS_GPSB4>;
		gpsb-id = <0>;
		status = "disabled";

		// With DMA-engine
		dmas = <&dma0 0 4 &dma0 1 10>;
		dma-names = "tx", "rx";
	};

	gpsb5: gpsb5@16950000 {
		compatible = "telechips,tcc805x-spi";
		reg = <0x0 0x16950000 0x0 0x38>,
		      <0x0 0x16960000 0x0 0x20>;
		interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_GPSBMS2 &clk_io IOBUS_GPSB5>;
		gpsb-id = <0>;
		status = "disabled";

		// With DMA-engine
		dmas = <&dma0 0 5 &dma0 1 11>;
		dma-names = "tx", "rx";
	};

	audio_chmux: audio_chmux@16051000{
		compatible = "telechips,audio-chmux-805x";
		reg = <0x0 0x16051000 0x0 0x98>;
		dai = <99 99 99 99 99 99 99>; // i2s0(x) i2s1(x) i2s2(x) i2s3(x) i2s4(x) i2s5(x) i2s6(x)
		spdif = <99 99 99 99 99 99 99>; // spdif0(x) spdif1(x) spdif2(x) spdif3(x) spdif4(x) spdif5(x) spdif6(x)
		status = "disabled";
	};

	adma0: adma@16100000 {
		compatible = "telechips,adma";
		reg = <0x0 0x16100000 0x0 0x200>;
		clocks = <&clk_io IOBUS_ADMA0>;
		interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
	};

	adma1: adma@16700000 {
		compatible = "telechips,adma";
		reg = <0x0 0x16700000 0x0 0x200>;
		clocks = <&clk_io IOBUS_ADMA1>;
		interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
	};

	adma2: adma@16800000 {
		compatible = "telechips,adma";
		reg = <0x0 0x16800000 0x0 0x200>;
		clocks = <&clk_io IOBUS_ADMA2>;
		interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
	};

	adma3: adma@16200000 {
		compatible = "telechips,adma";
		reg = <0x0 0x16200000 0x0 0x200>;
		clocks = <&clk_io IOBUS_ADMA3>;
		interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
	};

	adma4: adma@16A00000 {
		compatible = "telechips,adma";
		reg = <0x0 0x16A00000 0x0 0x200>;
		clocks = <&clk_io IOBUS_ADMA4>;
		interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
	};

	adma5: adma@16B00000 {
		compatible = "telechips,adma";
		reg = <0x0 0x16B00000 0x0 0x200>;
		clocks = <&clk_io IOBUS_ADMA5>;
		interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
	};

	adma6: adma@16C00000 {
		compatible = "telechips,adma";
		reg = <0x0 0x16C00000 0x0 0x200>;
		clocks = <&clk_io IOBUS_ADMA6>;
		interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
	};

	adma7: adma@16400000 {
		compatible = "telechips,adma";
		reg = <0x0 0x16400000 0x0 0x200>;
		clocks = <&clk_io IOBUS_ADMA7>;
		interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
		have-hopcnt-clear = <1>;
		adrcnt-mode = <1>;
	};

	i2s0: i2s@16101000 {
		compatible = "telechips,i2s";
		reg = <0x0 0x16101000 0x0 0x50>,
		      <0x0 0x16100080 0x0 0x8>;
		clocks = <&clk_peri PERI_MDAI0 &clk_io IOBUS_DAI0 &clk_peri PERI_MFLT0_DAI>;
		clock-frequency = <48000>;	// Default LRCK
		interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <1>; // 0: Stereo 1: 7.1CH
		adma = <&adma0>;
		status = "disabled";
	};

	i2s1: i2s@16701000 {
		compatible = "telechips,i2s";
		reg = <0x0 0x16701000 0x0 0x50>,
		      <0x0 0x16700080 0x0 0x8>;
		clocks = <&clk_peri PERI_MDAI1 &clk_io IOBUS_DAI1 &clk_peri PERI_MFLT1_DAI>;
		clock-frequency = <48000>;	// Default LRCK
		interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <1>; // 0: Stereo 1: 7.1CH
		adma = <&adma1>;
		status = "disabled";
	};

	i2s2: i2s@16801000 {
		compatible = "telechips,i2s";
		reg = <0x0 0x16801000 0x0 0x50>,
		      <0x0 0x16800080 0x0 0x8>;
		clocks = <&clk_peri PERI_MDAI2 &clk_io IOBUS_DAI2 &clk_peri PERI_MFLT2_DAI>;
		clock-frequency = <48000>;	// Default LRCK
		interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <1>; // 0: Stereo 1: 7.1CH
		adma = <&adma2>;
		status = "disabled";
	};

	i2s3: i2s@16201000 {
		compatible = "telechips,i2s";
		reg = <0x0 0x16201000 0x0 0x50>,
		      <0x0 0x16200080 0x0 0x8>;
		clocks = <&clk_peri PERI_SRCH0_CORE &clk_io IOBUS_DAI3 &clk_peri PERI_SRCH0_FILTER>;
		clock-frequency = <48000>;	// Default LRCK
		interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <0>; // 0: Stereo 1: 7.1CH
		adma = <&adma3>;
		status = "disabled";
	};

	i2s4: i2s@16A01000 {
		compatible = "telechips,i2s";
		reg = <0x0 0x16A01000 0x0 0x50>,
		      <0x0 0x16A00080 0x0 0x8>;
		clocks = <&clk_peri PERI_SRCH1_CORE &clk_io IOBUS_DAI4 &clk_peri PERI_SRCH1_FILTER>;
		clock-frequency = <48000>;	// Default LRCK
		interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <0>; // 0: Stereo 1: 7.1CH
		adma = <&adma4>;
		status = "disabled";
	};

	i2s5: i2s@16B01000 {
		compatible = "telechips,i2s";
		reg = <0x0 0x16B01000 0x0 0x50>,
		      <0x0 0x16B00080 0x0 0x8>;
		clocks = <&clk_peri PERI_SRCH2_CORE &clk_io IOBUS_DAI5 &clk_peri PERI_SRCH2_FILTER>;
		clock-frequency = <48000>;	// Default LRCK
		interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <0>; // 0: Stereo 1: 7.1CH
		adma = <&adma5>;
		status = "disabled";
	};

	i2s6: i2s@16C01000 {
		compatible = "telechips,i2s";
		reg = <0x0 0x16C01000 0x0 0x50>,
		      <0x0 0x16C00080 0x0 0x8>;
		clocks = <&clk_peri PERI_SRCH3_CORE &clk_io IOBUS_DAI6 &clk_peri PERI_SRCH3_FILTER>;
		clock-frequency = <48000>;	// Default LRCK
		interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <0>; // 0: Stereo 1: 7.1CH
		adma = <&adma6>;
		status = "disabled";
	};

	i2s7: i2s@16401000 {
		compatible = "telechips,i2s";
		reg = <0x0 0x16401000 0x0 0x50>,
		      <0x0 0x16400080 0x0 0x8>;
		clocks = <&clk_peri PERI_MDAI3 &clk_io IOBUS_DAI7 &clk_peri PERI_MFLT3_DAI>;
		clock-frequency = <48000>;	// Default LRCK
		interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
		have-fifo-clear = <1>;
		audio-filter = <0>;	// 0: disable, 1: clock only, 2: data only, 3: data and clock
		block-type = <1>; // 0: Stereo 1: 7.1CH
		adma = <&adma7>;
		status = "disabled";
	  };

	spdif0: spdif@16102000 {
		compatible = "telechips,spdif";
		reg = <0x0 0x16102000 0x0 0x1000>;
		clocks = <&clk_peri PERI_MSPDIF0 &clk_io IOBUS_SPDIF0>;
		clock-frequency = <44100>;
		adma = <&adma0>;
		status = "disabled";
	};

	spdif1: spdif@16702000 {
		compatible = "telechips,spdif";
		reg = <0x0 0x16702000 0x0 0x1000>;
		clocks = <&clk_peri PERI_MSPDIF1 &clk_io IOBUS_SPDIF1>;
		clock-frequency = <44100>;
		adma = <&adma1>;
		status = "disabled";
	};


	spdif2: spdif@16802000 {
		compatible = "telechips,spdif";
		reg = <0x0 0x16802000 0x0 0x1000>;
		clocks = <&clk_peri PERI_MSPDIF2 &clk_io IOBUS_SPDIF2>;
		clock-frequency = <44100>;
		adma = <&adma2>;
		status = "disabled";
	};

	spdif3: spdif@16202000 {
		compatible = "telechips,spdif";
		reg = <0x0 0x16202000 0x0 0x1000>;
		clocks = <&clk_peri PERI_SRCH0_SPDIF &clk_io IOBUS_SPDIF3>;
		clock-frequency = <44100>;
		adma = <&adma3>;
		status = "disabled";
	};

	spdif4: spdif@16A02000 {
		compatible = "telechips,spdif";
		reg = <0x0 0x16A02000 0x0 0x1000>;
		clocks = <&clk_peri PERI_SRCH1_SPDIF &clk_io IOBUS_SPDIF4>;
		clock-frequency = <44100>;
		adma = <&adma4>;
		status = "disabled";
	};

	spdif5: spdif@16B02000 {
		compatible = "telechips,spdif";
		reg = <0x0 0x16B02000 0x0 0x1000>;
		clocks = <&clk_peri PERI_SRCH2_SPDIF &clk_io IOBUS_SPDIF5>;
		clock-frequency = <44100>;
		adma = <&adma5>;
		status = "disabled";
	};


	spdif6: spdif@16C02000 {
		compatible = "telechips,spdif";
		reg = <0x0 0x16C02000 0x0 0x1000>;
		clocks = <&clk_peri PERI_SRCH3_SPDIF &clk_io IOBUS_SPDIF6>;
		clock-frequency = <44100>;
		adma = <&adma6>;
		status = "disabled";
	};

	pl080_0: pl080@16010000 {
		compatible = "telechips,pl080";
		reg = <0x0 0x16060000 0x0 0x1000>;
		interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_io IOBUS_PL080>;
		clock-names = "pl080_hclk";
	};

	asrc0: asrc@16500000 {
		compatible = "telechips,asrc";
		reg = <0x0 0x16500000 0x0 0x1000>;
		interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_AUX0_INPUT &clk_peri PERI_AUX1_INPUT &clk_peri PERI_AUX0_OUTPUT &clk_peri PERI_AUX1_OUTPUT &clk_io IOBUS_ASRC>;
		clock-names = "aux_in0", "aux_in1", "aux_out0", "aux_out1", "asrc_hclk";
		dma = <&pl080_0>;
		mcaudio = <&i2s0 &i2s4 &i2s5 &i2s6>;
		max-ch-per-pair= <8 2 2 2>;
		path-type = <0 0 0 0>; // 0:m2m, 1:m2p, 2:p2m
		sync-mode = <1 1 1 1>; // 0:async, 1:sync
		async-refclk = <99 99 99 99>; //0:DAI0_LRCK, 1:DAI1_LRCK, 2:DAI2_LRCK, 3:DAI3_LRCK, 99:AUXCLK
		status = "disabled";
	};

	/*tcc_sfmc: tcc_sfmc@1B000000 {
		compatible = "telechips,tcc_sfmc";
		reg = <0x0 0x1b000000 0x0 0xA00>,
		      <0x0 0xC0000000 0x0 0x400000>,
		      <0x0 0x1BFF1100 0x0 0x20>;
		clocks = <&clk_peri PERI_SFMC>;
		status = "okay";
	};*/

	sound: sound@0 {};

	/*
	 * HSIO Bus Block
	 */
	gmac: gmac@11C00000 {
		compatible = "telechips,gmac";
		reg = <0x0 0x11C00000 0x0 0x3000>,
		      <0x0 0x11DA0000 0x0 0x0008>;
		interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>;
		status = "disabled";
		index = <1>;
		clocks = <&clk_peri PERI_GMAC &clk_fbus FBUS_HSIO &clk_peri PERI_GMAC_PTP &clk_hsio HSIOBUS_GMAC>; //PERI_GMAC0, HSIOBUS, PERI_PTP0, HCLK_GMAC
		clock-names = "gmac-pclk", "hsio-clk", "ptp-pclk", "gmac-hclk";
	};

	ehci_phy: ehci_phy@11DA0010 {
		compatible = "telechips,tcc_ehci_phy";
		reg = <0x0 0x11DA0010 0x0 0x30>;
		interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_hsio HSIOBUS_USB20H /*&clk_isoip_top ISOIP_TOP_U20H*/>;
		resets = <&hsiobus_rst HSIOBUS_USB20H>;
		status = "disabled";
	};

	ehci: ehci@11A00000 {
		compatible = "telechips,tcc-ehci";
		reg = <0x0 0x11A00000 0x0 0x108>,
		      <0x0 0x11DA0010 0x0 0x54>;
		interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_hsio HSIOBUS_USB20H /*&clk_isoip_top ISOIP_TOP_U20H*/>;
		telechips,ehci_phy = <&ehci_phy>;
		status = "disabled";
	};

	ohci: ohci@11A80000 {
		compatible = "telechips,tcc-ohci";
		reg = <0x0 0x11A80000 0x0 0x60>,
		      <0x0 0x11DA0010 0x0 0x54>;
		interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_hsio HSIOBUS_USB20H /*&clk_isoip_top ISOIP_TOP_U20H*/>;
		status = "disabled";
	};

	dwc_otg_phy: dwc_otg_phy@11DA0100 {
		compatible = "telechips,tcc_dwc_otg_phy";
		reg = <0x0 0x11DA0100 0x0 0x30>;
		clocks = <&clk_hsio HSIOBUS_DWC_OTG /*&clk_isoip_top ISOIP_TOP_U20DH*/>;
		resets = <&hsiobus_rst HSIOBUS_DWC_OTG>;
		status = "disabled";
	};

	mhst_phy: mux_host_phy@11DA00DC {
		compatible = "telechips,tcc_ehci_phy";
		reg = <0x0 0x11DA00DC 0x0 0x20>;
		interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_hsio HSIOBUS_DWC_OTG /*&clk_isoip_top ISOIP_TOP_U20DH*/>;
		resets = <&hsiobus_rst HSIOBUS_DWC_OTG>;
		mux_port;
		status = "disabled";
	};

	dwc_otg: dwc_otg@11980000 {
		compatible = "telechips,dwc2";
		reg = <0x0 0x11980000 0x0 0xcfff>,
		      <0x0 0x11900000 0x0 0x108>,
		      <0x0 0x11940000 0x0 0x60>;
		interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_hsio HSIOBUS_USB20H>;
		clock-names = "otg";
		phy = <&dwc_otg_phy>;
		phy-names = "usb2-phy";
		telechips,mhst_phy = <&mhst_phy>;
		status= "disabled";
	};

	dwc3_phy: dwc3_phy@11D90000 {
		compatible = "telechips,tcc_dwc3_phy";
		reg = <0x0 0x11D90000 0x0 0x48>,
		      <0x0 0x11DA00EC 0x0 0x4>;
		interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
	/*	clocks = <&clk_isoip_top ISOIP_TOP_U30>;*/
		status = "disabled";
	};

	dwc3: dwc3_platform {
		compatible = "telechips,tcc-dwc3";
		clocks = <&clk_fbus FBUS_HSIO>;
		telechips,dwc3_phy = <&dwc3_phy>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		status = "disabled";

		dwc3 {
			compatible = "snps,dwc3";
			reg = <0x11B00000 0xCFFF>;
			interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
			telechips,dwc3_phy = <&dwc3_phy>;
		};
	};

	tcc_ufs: tcc_ufs@1D280000 {
		compatible = "telechips,tcc-ufs";
		reg =   <0x0 0x1d280000 0x0 0x2000>,
				<0x0 0x1d270000 0x0 0x4000>,
				<0x0 0x1d274000 0x0 0x4000>,
				<0x0 0x1d2c0000 0x0 0xC0>,
				<0x0 0x1d290000 0x0 0x400>,
				<0x0 0x1dff0000 0x0 0x40>;
		reg-names = "ufs-hci", "ufs-unipro", "ufs-mphy", "ufs-sbus-config", "ufs-fmp", "ufs-sec";
		interrupts = <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>;
		status = "disabled";
	};

	trng@11DB0100 {
		compatible = "telechips,tcc-rng";
		reg = <0x0 0x11DB0100 0x0 0x100>;
		clocks = <&clk_hsio HSIOBUS_TRNG>;
		status = "okay";
	};

	tcc_cipher: tcc_cipher@11DC0000 {
		compatible = "telechips,tcc-cipher";
		status = "okay";
	};

	tcc_hsm@0 {
		compatible = "telechips,tcc-hsm";
		status = "okay";
	};
	tcc_thsm@0 {
		compatible = "telechips,tcc-thsm";
		status = "okay";
	};
/*
	hsic: hsic@11c00000 {
	    compatible = "telechips,tcc-hsic";
	    reg = <0x0 0x11c00000 0x0 0xCFFF>,
	          <0x0 0x119A00a4 0x0 0x30>;
	    clock-frequency = <12000000>;
	    clock-frequency-phy = <480000000>;
	    interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
	    clocks = <&clk_hsio HSIOBUS_HSIC &clk_isoip_top ISOIP_TOP_HSIC &clk_peri PERI_HSIC &clk_peri PERI_HSIC_PHY>;
	    status = "disabled";
	};
*/
	/*
	 * Display Bus Block
	 */
	ddi_config:ddi_config@12380000 {
		compatible = "telechips,ddi_config";
		reg = <0x0 0x12380000 0x0 0x70>;
	};

	cifport: cifport@12380008 {
		compatible = "telechips,cif-port";
		reg = <0x0 0x12380008 0x0 0x4>;
		statue = "okay";
	};

	vioc_config:vioc_config@1200a000{
		compatible = "telechips,vioc_config";
		reg = <0x0 0x1200a000 0x0 0x1000>,
			/* VIOC_REMAP */
			  <0x0 0x12046000 0x0 0x1000>;
	};

	vioc_intr:vioc_intr@1200a400{
		compatible = "telechips,vioc_intr";
		reg = <0x0 0x1200a400 0x0 0x100>,
			/* VIOC_REMAP */
			  <0x0 0x12046400 0x0 0x100>,
			/* For FB Core Reset, backup register (TIMER) */
				<0x0 0x1200c008 0x0 0xc>,
			/* For FB Core Reset	VIOC_REMAP */
				<0x0 0x1204A008 0x0 0xc>;
		interrupts = <GIC_SPI VIOC0_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC2_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC3_IRQI IRQ_TYPE_LEVEL_HIGH>;
		status = "disabled";
	};

	vioc_vin_demux:vioc_vin_demux@1200a800{
		compatible = "telechips,vioc_vin_demux";
		reg = <0x0 0x1200a800 0x0 0x100>,
			/* VIOC_REMAP */
			  <0x0 0x12047000 0x0 0x100>;
	};


	lvds_phy:lvds_phy@12370000 {
		compatible = "telechips,lvds_phy";
	/*	clocks = <&clk_peri PERI_LVDS_PHY>;
		phy-frequency = <100000000>;*/
		reg = <0x0 0x1b941000 0x0 0x400>,
		      <0x0 0x1b941000 0x0 0x400>,
		      <0x0 0x1b942800 0x0 0x400>,
		      <0x0 0x1b942c00 0x0 0x400>,
		      <0x0 0x1b940000 0x0 0x400>;
	};

	vioc_pxdemux:vioc_pxdemux@12390000 {
		compatible = "telechips,vioc_pxdemux";
		reg = <0x0 0x12390000 0x0 0x200>;
	};

	output_config: output_config@12100200 {
		compatible = "telechips,output_config";
		reg = <0x0 0x12100200 0x0 0x10>;
	};

	vioc_disp:vioc_disp@12000000{
		compatible = "telechips,vioc_disp";
		reg = <0x0 0x12000000 0x0 0x100>,
		      <0x0 0x12000100 0x0 0x100>,
		      <0x0 0x12000200 0x0 0x100>,
		      <0x0 0x12000300 0x0 0x100>,
			/* VIOC_REMAP */
			  <0x0 0x12000000 0x0 0x100>,
			  <0x0 0x12001000 0x0 0x100>,
			  <0x0 0x12002000 0x0 0x100>,
			  <0x0 0x12003000 0x0 0x100>;
		interrupts = <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_ddi DDIBUS_VIOC>, <&clk_peri PERI_LCD0>, <&clk_peri PERI_LCD1>, <&clk_peri PERI_LCD2>, <&clk_peri PERI_LCD3>;
		clock-names = "ddi-clk", "disp0-clk", "disp1-clk", "disp2-clk", "disp3-clk";
	};

	vioc_rdma:vioc_rdma@12000400{
		compatible = "telechips,vioc_rdma";
		reg = <0x0 0x12000400 0x0 0x100 0x0 0x12000500 0x0 0x100 0x0 0x12000600 0x0 0x100 0x0 0x12000700 0x0 0x100
			   0x0 0x12000800 0x0 0x100 0x0 0x12000900 0x0 0x100 0x0 0x12000a00 0x0 0x100 0x0 0x12000b00 0x0 0x100
			   0x0 0x12000c00 0x0 0x100 0x0 0x12000d00 0x0 0x100 0x0 0x12000e00 0x0 0x100 0x0 0x12000f00 0x0 0x100
			   0x0 0x12001000 0x0 0x100 0x0 0x12001100 0x0 0x100 0x0 0x12001200 0x0 0x100 0x0 0x12001300 0x0 0x100
			   0x0 0x12001400 0x0 0x100 0x0 0x12001500 0x0 0x100>,
			/* VIOC_REMAP */
			  <0x0 0x12004000 0x0 0x100 0x0 0x12005000 0x0 0x100 0x0 0x12006000 0x0 0x100 0x0 0x12007000 0x0 0x100
			   0x0 0x12008000 0x0 0x100 0x0 0x12009000 0x0 0x100 0x0 0x1200a000 0x0 0x100 0x0 0x1200b000 0x0 0x100
			   0x0 0x1200c000 0x0 0x100 0x0 0x1200d000 0x0 0x100 0x0 0x1200e000 0x0 0x100 0x0 0x1200f000 0x0 0x100
			   0x0 0x12010000 0x0 0x100 0x0 0x12011000 0x0 0x100 0x0 0x12012000 0x0 0x100 0x0 0x12013000 0x0 0x100
			   0x0 0x12014000 0x0 0x100 0x0 0x12015000 0x0 0x100>;
		interrupts = <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>;
	};

	vioc_wmix:vioc_wmix@12001800{
		compatible = "telechips,vioc_wmix";
		reg = <0x0 0x12001800 0x0 0x100 0x0 0x12001900 0x0 0x100 0x0 0x12001a00 0x0 0x100 0x0 0x12001b00 0x0 0x100
			   0x0 0x12001c00 0x0 0x100 0x0 0x12001d00 0x0 0x100 0x0 0x12001e00 0x0 0x100>,
			/* VIOC_REMAP */
			  <0x0 0x12018000 0x0 0x100 0x0 0x12019000 0x0 0x100 0x0 0x1201a000 0x0 0x100 0x0 0x1201b000 0x0 0x100
			   0x0 0x1201c000 0x0 0x100 0x0 0x1201d000 0x0 0x100 0x0 0x1201e000 0x0 0x100>;
		interrupts = <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>;
	};

	vioc_scaler:vioc_scaler@12002000{
		compatible = "telechips,scaler";
		reg = <0x0 0x12002000 0x0 0x100 0x0 0x12002100 0x0 0x100 0x0 0x12002200 0x0 0x100 0x0 0x12002300 0x0 0x100
			   0x0 0x12002400 0x0 0x100 0x0 0x12002500 0x0 0x100 0x0 0x12002600 0x0 0x100 0x0 0x12002700 0x0 0x100>,
			/* VIOC_REMAP */
			  <0x0 0x12020000 0x0 0x100 0x0 0x12021000 0x0 0x100 0x0 0x12022000 0x0 0x100 0x0 0x12023000 0x0 0x100
			   0x0 0x12024000 0x0 0x100 0x0 0x12025000 0x0 0x100 0x0 0x12026000 0x0 0x100 0x0 0x12027000 0x0 0x100>;
		status = "disabled";
	};

	vioc_wdma:vioc_wdma@12002800{
		compatible = "telechips,vioc_wdma";
		reg = <0x0 0x12002800 0x0 0x100 0x0 0x12002900 0x0 0x100 0x0 0x12002a00 0x0 0x100 0x0 0x12002b00 0x0 0x100
			   0x0 0x12002c00 0x0 0x100 0x0 0x12002d00 0x0 0x100 0x0 0x12002e00 0x0 0x100 0x0 0x12002f00 0x0 0x100
			   0x0 0x12003000 0x0 0x100 0x0 0x12014000 0x0 0x100 0x0 0x12014100 0x0 0x100 0x0 0x12014200 0x0 0x100
			   0x0 0x12014300 0x0 0x100 0x0 0x12014400 0x0 0x100>,
			/* VIOC_REMAP */
			  <0x0 0x12028000 0x0 0x100 0x0 0x12029000 0x0 0x100 0x0 0x1202a000 0x0 0x100 0x0 0x1202b000 0x0 0x100
			   0x0 0x1202c000 0x0 0x100 0x0 0x1202d000 0x0 0x100 0x0 0x1202e000 0x0 0x100 0x0 0x1202f000 0x0 0x100
			   0x0 0x12030000 0x0 0x100 0x0 0x12052000 0x0 0x100 0x0 0x12053000 0x0 0x100 0x0 0x12054000 0x0 0x100
			   0x0 0x12059000 0x0 0x100 0x0 0x1205a000 0x0 0x100>;
		interrupts = <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>;
	};

	vioc_vin:vioc_vin@12004000{
		compatible = "telechips,vioc_vin";
		reg = <0x0 0x12004000 0x0 0x400 0x0 0x12004400 0x0 0x600
			   0x0 0x12005000 0x0 0x400 0x0 0x12005400 0x0 0x600
			   0x0 0x12006000 0x0 0x400 0x0 0x12006400 0x0 0x600
			   0x0 0x12007000 0x0 0x400 0x0 0x12007400 0x0 0x600
			   0x0 0x12018000 0x0 0x400 0x0 0x12018400 0x0 0x600
			   0x0 0x12019000 0x0 0x400 0x0 0x12019400 0x0 0x600
			   0x0 0x1201a000 0x0 0x400 0x0 0x1201a400 0x0 0x600
			   0x0 0x1201b000 0x0 0x400 0x0 0x1201b400 0x0 0x600>,
			/* VIOC_REMAP */
			  <0x0 0x12040000 0x0 0x400 0x0 0x12040400 0x0 0x600
			   0x0 0x12041000 0x0 0x400 0x0 0x12041400 0x0 0x600
			   0x0 0x12042000 0x0 0x400 0x0 0x12042400 0x0 0x600
			   0x0 0x12043000 0x0 0x400 0x0 0x12043400 0x0 0x600
			   0x0 0x12055000 0x0 0x400 0x0 0x12055400 0x0 0x600
			   0x0 0x12056000 0x0 0x400 0x0 0x12056400 0x0 0x600
			   0x0 0x12057000 0x0 0x400 0x0 0x12057400 0x0 0x600
			   0x0 0x12058000 0x0 0x400 0x0 0x12058400 0x0 0x600>;
		interrupts = <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>;
	};

	vioc_viqe:vioc_viqe@1200d000{
		compatible = "telechips,vioc_viqe";
		reg = <0x0 0x1200d000 0x0 0x1000>,
		      <0x0 0x12010000 0x0 0x1000>,
			/* VIOC_REMAP */
			  <0x0 0x1204b000 0x0 0x1000>,
			  <0x0 0x1204e000 0x0 0x1000>;
	};

	viqe_hidden:viqe_hidden{
		reg = <0x0 0x1200d100 0x0 0x4>,
		      <0x0 0x1200d10c 0x0 0x4>,
			/* VIOC_REMAP */
			  <0x0 0x1204b100 0x0 0x4>,
			  <0x0 0x1204b10c 0x0 0x4>;
	};

	vioc_lut:vioc_lut@12009000{
		compatible = "telechips,vioc_lut";
		reg = <0x0 0x12009000 0x0 0x800>,
			/* VIOC_REMAP */
			  <0x0 0x12045000 0x0 0x800>;
		dev_max = <2>; /* 0: DEV0, 1: DEV1 and 2: DEV2 */
		vioc_max = <4>; /* 3: VIOC_LUT0, 4: VIOC_LUT1, 5: VIOC_LUT2 and 6: VIOC_LUT3 */
		status = "okay";
	};

	vioc_deintls:vioc_deintls@12003800{
		compatible = "telechips,vioc_deintls";
		reg = <0x0 0x12003800 0x0 0x100>,
			/* VIOC_REMAP */
			  <0x0 0x12038000 0x0 0x100>;
		status = "disabled";
	};

	vioc_fifo:vioc_fifo@12003b00{
		compatible = "telechips,vioc_fifo";
		reg = <0x0 0x12003b00 0x0 0x100>,
			/* VIOC_REMAP */
			  <0x0 0x1203b000 0x0 0x100>;
		status = "disabled";
	};

	vioc_rdma_arbitor:vioc_rdma_arbitor@12003f00{
		reg = <0x0 0x12003f00 0x0 0x20>,
		      <0x0 0x12003f20 0x0 0x20>,
		      <0x0 0x12003f40 0x0 0x20>,
		      <0x0 0x12003f60 0x0 0x20>,
			/* VIOC_REMAP */
			  <0x0 0x1203f000 0x0 0x20>,
			  <0x0 0x1203f020 0x0 0x20>,
			  <0x0 0x1203f040 0x0 0x20>,
			  <0x0 0x1203f060 0x0 0x20>;
		arbitor_num = <4>;
	};

	vioc_mc:vioc_mc@12001600{
		compatible = "telechips,vioc_mc";
		reg = <0x0 0x12001600 0x0 0x100>,
		      <0x0 0x12001700 0x0 0x100>,
			/* VIOC_REMAP */
			  <0x0 0x12016000 0x0 0x100>,
			  <0x0 0x12017000 0x0 0x100>;
		status = "disabled";
	};

	vioc_pvric_fbdc:vioc_pvric_fbdc@12012000{
		compatible = "telechips,vioc_pvric_fbdc";
		status = "disabled";
		reg = <0x0 0x12012000 0x0 0x100>,
		      <0x0 0x12013000 0x0 0x100>,
			/* VIOC_REMAP */
			  <0x0 0x12050000 0x0 0x100>,
			  <0x0 0x12051000 0x0 0x100>;
	};

	vioc_timer:vioc_timer@12004000{
		compatible = "telechips,vioc_timer";
		reg = <0x0 0x1200C000 0x0 0x100>,
			/* VIOC_REMAP*/
			<0x0 0x12004A00 0x0 0x600>;
		interrupts = <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_peri PERI_LCDTIMER>;
		clock-names = "timer-clk";
		status = "okay";
	};

	/* MIPI 0 */
	mipi_csi2_0:mipi_csi2_0@1bc00800 {
		compatible = "telechips,tcc805x-mipi-csi2";
		status = "disabled";
		reg =	<0x0 0x1bc00800 0x0 0x120>,	/* csi0_base */
			<0x0 0x1bc00a00 0x0 0x05c>,	/* gdb0_base */
			<0x0 0x1bc00000 0x0 0x014>,	/* ckc_base */
			<0x0 0x1bc00400 0x0 0x120>;	/* cfg_base */
		reg-names = "csi", "gdb", "ckc", "cfg";

		clock-frequency = <600000000>;

		interrupts =	<GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>,// MIPI0 CSIS
				<GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>;// MIPI0 Generic
	};

	/* MIPI 1 */
	mipi_csi2_1:mipi_csi2_1@1bc00c00 {
		compatible = "telechips,tcc805x-mipi-csi2";
		status = "disabled";
		reg =	<0x0 0x1bc00c00 0x0 0x120>,	/* csi0_base */
			<0x0 0x1bc00e00 0x0 0x05c>,	/* gdb0_base */
			<0x0 0x1bc00000 0x0 0x014>,	/* ckc_base */
			<0x0 0x1bc00400 0x0 0x120>;	/* cfg_base */
		reg-names = "csi", "gdb", "ckc", "cfg";

		clock-frequency = <600000000>;

		interrupts =	<GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,// MIPI1 CSIS
				<GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;// MIPI1 Generic
	};

	/* only for TCC805X ES(TCS CV8050C-618) */
	isp_iommu: isp_iommu {
		compatible = "telechips,tcc-isp-iommu";
		iommus = <&smmu_dbus 0x90 0x7f00>;
		status = "okay";
	};

	isp0: isp0@1bc80000 {
		compatible = "telechips,tcc805x-isp";
		status = "disabled";
		reg = 	<0x0 0x1bc80000 0x0 0x10000>,	/* ISP base */
			<0x0 0x1bc90000 0x0 0x10000>;	/* ISP memory */
		reg-names = "isp_base", "mem_base";
	};

	isp1: isp1@1bca0000 {
		compatible = "telechips,tcc805x-isp";
		status = "disabled";
		reg = 	<0x0 0x1bca0000 0x0 0x10000>,	/* ISP base */
			<0x0 0x1bcb0000 0x0 0x10000>;	/* ISP memory */
		reg-names = "isp_base", "mem_base";
	};

	isp2: isp2@1bcc0000 {
		compatible = "telechips,tcc805x-isp";
		status = "disabled";
		reg = 	<0x0 0x1bcc0000 0x0 0x10000>,	/* ISP base */
			<0x0 0x1bcd0000 0x0 0x10000>;	/* ISP memory */
		reg-names = "isp_base", "mem_base";
	};

	isp3: isp3@1bce0000 {
		compatible = "telechips,tcc805x-isp";
		status = "disabled";
		reg = 	<0x0 0x1bce0000 0x0 0x10000>,	/* ISP base */
			<0x0 0x1bcf0000 0x0 0x10000>;	/* ISP memory */
		reg-names = "isp_base", "mem_base";
	};

	fb_cr: fb_cr@12000000{
		compatible = "telechips,fb_cr";
		status = "okay";
		telechips,num_comp = <2>; /* the number of interrupt source which is needed to be cleared */
		telechips,vioc_comp = <VIOC_WDMA03 VIOC_DISP0>; /* android & linux video driver interrupt, fbdisplay interrupt */
	};


	fbdisplay: fbdisplay@12000000 {
		compatible = "telechips,vioc-fb";
		reg = <0x0 0x12000000 0x0 0x10000>;
		telechips,fbdisplay_num = <0>;
		telechips,rdma_arbitor=<&vioc_rdma_arbitor>;
		memory-region = <&pmap_fb_video &pmap_fb1_video>;

		fbdisplay0:fbdisplay0@12000000{
			telechips,disp = <&vioc_disp VIOC_DISP0>;
			telechips,wmixer = <&vioc_wmix VIOC_WMIX0>;
			telechips,rdma = <&vioc_rdma VIOC_RDMA00 VIOC_RDMA01 VIOC_RDMA02 VIOC_RDMA03>;
			telechips,wdma = <&vioc_wdma VIOC_WDMA00>;
		};

		fbdisplay1:fbdisplay1@12000100{
			telechips,disp = <&vioc_disp VIOC_DISP1>;
			telechips,wmixer = <&vioc_wmix VIOC_WMIX1>;
			telechips,rdma = <&vioc_rdma VIOC_RDMA04 VIOC_RDMA05 VIOC_RDMA06 VIOC_RDMA07>;
			telechips,wdma = <&vioc_wdma VIOC_WDMA01>;
		};
	};

	fb0: fb@0 {
		compatible = "telechips,fb";
		status = "disabled";
		memory-region = <&pmap_fb_video>;
		xres = <1920>;
		yres = <720>;
		bpp = <32>;
		mode = <FBX_TRIPLE>;
		update-type = <FBX_RDMA_UPDATE>;
		device-priority = <FBX_DEVICE_LVDS>;
		telechips,disp = <&vioc_disp VIOC_DISP0>;
		telechips,wmixer = <&vioc_wmix VIOC_WMIX0>;
		telechips,rdma = <&vioc_rdma VIOC_RDMA00>;
	};

	fb1: fb@1 {
		compatible = "telechips,fb";
		status = "disabled";
		memory-region = <&pmap_fb1_video>;
		xres = <1920>;
		yres = <720>;
		bpp = <32>;
		mode = <FBX_TRIPLE>;
		update-type = <FBX_OVERLAY_UPDATE>;
		device-priority = <FBX_DEVICE_LVDS>;
		telechips,disp = <&vioc_disp VIOC_DISP0>;
		telechips,wmixer = <&vioc_wmix VIOC_WMIX0>;
		telechips,rdma = <&vioc_rdma VIOC_RDMA01>;
	};

	fb2: fb@2 {
		compatible = "telechips,fb";
		status = "disabled";
		memory-region = <&pmap_fb2_video>;
		xres = <1920>;
		yres = <720>;
		bpp = <32>;
		mode = <FBX_TRIPLE>;
		update-type = <FBX_RDMA_UPDATE>;
		device-priority = <FBX_DEVICE_HDMI>;
		telechips,disp = <&vioc_disp VIOC_DISP1>;
		telechips,wmixer = <&vioc_wmix VIOC_WMIX1>;
		telechips,rdma = <&vioc_rdma VIOC_RDMA04>;
	};

	fb3: fb@3 {
		compatible = "telechips,fb";
		status = "disabled";
		memory-region = <&pmap_fb3_video>;
		xres = <1920>;
		yres = <720>;
		bpp = <32>;
		mode = <FBX_TRIPLE>;
		update-type = <FBX_OVERLAY_UPDATE>;
		device-priority = <FBX_DEVICE_LVDS>;
		telechips,disp = <&vioc_disp VIOC_DISP1>;
		telechips,wmixer = <&vioc_wmix VIOC_WMIX1>;
		telechips,rdma = <&vioc_rdma VIOC_RDMA06>;
	};

	tcc_overlay: tcc_overlay_drv {
		compatible = "telechips,tcc_overlay";
		fbdisplay-overlay = <&fbdisplay>;
		rdmas = <&vioc_rdma VIOC_RDMA00 VIOC_RDMA01 VIOC_RDMA02 VIOC_RDMA03 VIOC_RDMA04 VIOC_RDMA05 VIOC_RDMA06 VIOC_RDMA07>;
		wmixs = <&vioc_wmix VIOC_WMIX0 VIOC_WMIX1>;
		status = "okay";
	};

	tcc_overlay_drv1: tcc_overlay_drv@1 { //for DVRS
		compatible = "telechips,tcc_overlay";
		display_num = <0>;
		rdmas = <&vioc_rdma VIOC_RDMA00 VIOC_RDMA01 VIOC_RDMA02 VIOC_RDMA03 VIOC_RDMA04 VIOC_RDMA05 VIOC_RDMA06 VIOC_RDMA07>;
		wmixs = <&vioc_wmix VIOC_WMIX0 VIOC_WMIX1>;
		rdma_init_layer = <2>;
		status = "disabled";
	};

	tcc_vsync: tcc_vsync_drv {};

	tcc_viqe: tcc_video_viqe {
		compatible = "telechips,tcc_viqe";

		tcc_viqe_viqe_common {
			telechips,viqe,0 = <&vioc_viqe VIOC_VIQE0>;
			telechips,viqe,1 = <&vioc_viqe VIOC_VIQE1>;
			vioc_deintls = <VIOC_DEINTLS0>;
			board_num=<0>;
		};

		tcc_video_viqe_lcd {
			telechips,wmixer = <&vioc_wmix VIOC_WMIX1>;
			telechips,rdma,60 = <&vioc_rdma VIOC_RDMA07>;
			telechips,disp = <&vioc_disp VIOC_DISP1>;
			telechips,sc = <&vioc_scaler VIOC_SCALER1>;
			viqe_rdma_num_60 = <VIOC_VIQE_RDMA_07>;
			sc_rdma_num_60 = <VIOC_SC_RDMA_07>;
		};

		tcc_video_viqe_external {
			telechips,wmixer = <&vioc_wmix VIOC_WMIX0>;
			telechips,rdma,60 = <&vioc_rdma VIOC_RDMA03>;
			telechips,disp = <&vioc_disp VIOC_DISP0>;
			telechips,sc = <&vioc_scaler VIOC_SCALER1>;
			viqe_rdma_num_60 = <VIOC_VIQE_RDMA_03>;
			sc_rdma_num_60 = <VIOC_SC_RDMA_03>;
		};

	        tcc_video_viqe_external_sub {
	            telechips,wmixer = <&vioc_wmix VIOC_WMIX0>;
	            telechips,rdma,60 = <&vioc_rdma VIOC_RDMA02>;
	            telechips,disp = <&vioc_disp VIOC_DISP0>;
	            telechips,sc = <&vioc_scaler VIOC_SCALER3>;
	            viqe_rdma_num_60 = <VIOC_VIQE_RDMA_02>;
	            sc_rdma_num_60 = <VIOC_SC_RDMA_02>;
	        };

		tcc_video_main_m2m{
			main_rdma_num_m2m = <VIOC_VIQE_RDMA_16>;
			telechips,main_rdma,m2m = <&vioc_rdma VIOC_RDMA16>;
		};

		tcc_video_sub_m2m {
			sub_rdma_num_m2m = <VIOC_VIQE_RDMA_07>;
			telechips,sub_rdma,m2m = <&vioc_rdma VIOC_RDMA07>;
		};

		tcc_video_scaler_main_m2m {
			clocks = <&clk_ddi DDIBUS_VIOC>;
			m2m_sc_rdma = <&vioc_rdma VIOC_RDMA16>;
			m2m_sc_scaler = <&vioc_scaler VIOC_SCALER1>;	/* id:1, path:17 */
			m2m_sc_wmix = <&vioc_wmix VIOC_WMIX5>;	/* id:5, path:6 */
			m2m_sc_wdma = <&vioc_wdma VIOC_WDMA06>;
			m2m_sc_scaler_path = <VIOC_SC_RDMA_16>;
			m2m_sc_settop_support = <1>;
		};

		tcc_video_scaler_sub_m2m {
			clocks = <&clk_ddi DDIBUS_VIOC>;
			m2m_sc_rdma = <&vioc_rdma VIOC_RDMA07>;
			m2m_sc_scaler = <&vioc_scaler VIOC_SCALER3>;	/* id:3, path:7 */
			m2m_sc_wmix = <&vioc_wmix VIOC_WMIX1>;	/* id:1, path:3 */
			m2m_sc_wdma = <&vioc_wdma VIOC_WDMA01>;
			m2m_sc_scaler_path = <VIOC_SC_RDMA_07>;
			m2m_sc_settop_support = <1>;
		};
	};

	vout_drv0: vout_drv@0 {
	    compatible = "telechips,v4l2_vout";
	    reg = <0x0 0x0 0x0 0x0>;						/* Dummy regs. */
	    clocks = <&clk_ddi DDIBUS_VIOC>;

	    rdma = <&vioc_rdma VIOC_RDMA03>;
	    wmix = <&vioc_wmix VIOC_WMIX0>;
	    disp = <&vioc_disp VIOC_DISP0>;

	    subplane_rdma = <&vioc_rdma VIOC_RDMA02>;
	    m2m_subplane_rdma = <&vioc_rdma VIOC_RDMA13>;
	    m2m_rdma = <&vioc_rdma VIOC_RDMA12>;
	    m2m_wmix	= <&vioc_wmix VIOC_WMIX3>;
	    m2m_wdma = <&vioc_wdma VIOC_WDMA03>;

	    deintl_block = <&vioc_viqe VIOC_VIQE0>;
	    scaler = <&vioc_scaler VIOC_SCALER1>;

	    status = "disabled";
	};

	vout_drv1: vout_drv@1 {
	    compatible = "telechips,v4l2_vout";
	    reg = <0x0 0x1 0x0 0x0>;						/* Dummy regs. */
	    clocks = <&clk_ddi DDIBUS_VIOC>;

	    rdma = <&vioc_rdma VIOC_RDMA07>;
	    wmix = <&vioc_wmix VIOC_WMIX1>;
	    disp = <&vioc_disp VIOC_DISP1>;

	    subplane_rdma = <&vioc_rdma VIOC_RDMA05>;
	    m2m_subplane_rdma = <&vioc_rdma VIOC_RDMA15>;
	    m2m_rdma = <&vioc_rdma VIOC_RDMA14>;
	    m2m_wmix	= <&vioc_wmix VIOC_WMIX4>;
	    m2m_wdma = <&vioc_wdma VIOC_WDMA04>;

	    deintl_block = <&vioc_deintls VIOC_DEINTLS0>;
	    scaler = <&vioc_scaler VIOC_SCALER3>;

	    status = "okay";
	};

	composite {
		status = "disabled";
		compatible = "telechips,tcc-composite";
		clocks = <&clk_peri PERI_LCD0 &clk_peri PERI_LCD1>;
		vioc-frequency = <27000000>;
		scaler = <&vioc_scaler VIOC_SCALER1>;
		config = <&vioc_config>;
		ddicfg = <&ddi_config>;
	};

	component {
		status = "disabled";
		compatible = "telechips,tcc-component";
		clocks = <&clk_peri PERI_LCD0 &clk_peri PERI_LCD1>;
		vioc-frequency = <74250000>;
		scaler = <&vioc_scaler VIOC_SCALER1>;
		config = <&vioc_config>;
		ddicfg = <&ddi_config>;
	};


	jpeg_enc {
		compatible = "telechips-jpegenc";
		status ="okay";
		clocks = <&clk_fbus FBUS_VBUS &clk_vpu VIDEOBUS_JPEG>;
		jpu_base_addr = <0x15300000>;
	};

	/*
	 * Video Bus Block
	 */

	vpu_dev_mgr {
		compatible = "telechips,vpu_dev_mgr";
		reg = <0x0 0x15000000 0x0 0x4000>;
		interrupts = <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_fbus FBUS_VBUS &clk_fbus FBUS_CODA &clk_vpu VIDEOBUS_CODA_BUS &clk_vpu VIDEOBUS_CODA_CORE>;
		resets = <&vpubus_rst VIDEOBUS_CODA_BUS>, <&vpubus_rst VIDEOBUS_CODA_CORE>;
		reset-names = "xoda_bus", "xoda_core";
	};

	jpu_dev_mgr {
		compatible = "telechips,jpu_dev_mgr";
		reg = <0x0 0x15180000 0x0 0x1000>;
		interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_fbus FBUS_VBUS &clk_vpu VIDEOBUS_JPEG>;
		resets = <&vpubus_rst VIDEOBUS_JPEG>;
		reset-names = "jpeg";
	};

	/*
	hevc_dev_mgr {
		compatible = "telechips,hevc_dev_mgr";
		reg = <0x0 0x15200000 0x0 0xA000>;
		interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_fbus FBUS_VBUS &clk_fbus FBUS_CHEVCENC &clk_fbus FBUS_BHEVCENC &clk_fbus FBUS_CHEVCDEC &clk_fbus FBUS_BHEVCDEC &clk_vpu VIDEOBUS_HEVC_BUS &clk_vpu VIDEOBUS_HEVC_CORE>;
		resets = <&vpubus_rst VIDEOBUS_HEVC_BUS>, <&vpubus_rst VIDEOBUS_HEVC_CORE>;
		reset-names = "hevc_bus", "hevc_core";
	};
	*/

	vpu_4k_d2_dev_mgr {
		compatible = "telechips,vpu_4k_d2_dev_mgr";
		reg = <0x0 0x15200000 0x0 0xA000>;
		interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_fbus FBUS_VBUS &clk_fbus FBUS_CHEVCDEC &clk_fbus FBUS_BHEVCDEC &clk_vpu VIDEOBUS_HEVC_BUS &clk_vpu VIDEOBUS_HEVC_CORE>;
		resets = <&vpubus_rst VIDEOBUS_HEVC_BUS>, <&vpubus_rst VIDEOBUS_HEVC_CORE>;
		reset-names = "hevc_bus", "hevc_core";
	};

	vpu_hevc_enc_dev_mgr {
		compatible = "telechips,vpu_hevc_enc_dev_mgr";
		reg = <0x0 0x15300000 0x0 0xA000>, <0x0 0x15100000 0x0 0x1000>;
		interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk_fbus FBUS_VBUS &clk_fbus FBUS_CHEVCENC &clk_fbus FBUS_BHEVCENC &clk_vpu VIDEOBUS_HEVC_ENCODER>;
		resets = <&vpubus_rst VIDEOBUS_HEVC_ENCODER>;
		reset-names = "hevc_encoder";
	};

	tcc_switchmanager {
		compatible = "telechips,tcc_switchmanager";
		status = "disabled";
	};

	cm_bus: cm_bus {
		reg = <0x0 0x19060000 0x0 0x40000>,
		      <0x0 0x190A0000 0x0 0x80>,
		      <0x0 0x190B0000 0x0 0x80>,
		      <0x0 0x190F0000 0x0 0x50>;
		interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_LOW>;
		clocks = <&clk_fbus FBUS_CMBUS>,
			<&clk_peri PERI_TSRX0>,
			<&clk_peri PERI_TSRX1>,
			<&clk_peri PERI_TSRX2>,
			<&clk_peri PERI_TSRX3>;
		clock-frequency = <200000000>;
		status = "disabled";
	};

	tcc_cm_ctrl {
		compatible = "telechips,tcc_cm_ctrl";
		reg = <0x0 0x19000000 0x0 0x10000>,
		      <0x0 0x19010000 0x0 0x10000>,
		      <0x0 0x19080000 0x0 0x10000>,
		      <0x0 0x19090000 0x0 0x10000>,
		      <0x0 0x19100000 0x0 0x10000>;
		reg-names = "mbox_0", "mbox_1", "code_mem", "data_mem", "config";
		clocks = <&clk_fbus FBUS_CMBUS>;
		tcc_cm_bus = <&cm_bus>;
		status = "disabled";
	};

	videoinput0: videoinput@0 {
		compatible	= "telechips,video-input";
		clocks		= <&clk_ddi DDIBUS_VIOC>;
		cifport		= <&cifport		0>;
		rdma		= <&vioc_rdma		VIOC_RDMA16>;
		vin		= <&vioc_vin		VIOC_VIN00>;
		viqe		= <&vioc_viqe		VIOC_VIQE1>;
		viqe_set	= <&viqe_hidden>;
		deintls		= <&vioc_deintls	VIOC_DEINTLS0>;
		scaler		= <&vioc_scaler		VIOC_SCALER2>;
		wmixer		= <&vioc_wmix		VIOC_WMIX5>;
		wdma		= <&vioc_wdma		VIOC_WDMA05>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		status		= "disabled";
	};

	videoinput1: videoinput@1 {
		compatible	= "telechips,video-input";
		clocks		= <&clk_ddi DDIBUS_VIOC>;
		cifport		= <&cifport		1>;
		rdma		= <&vioc_rdma		VIOC_RDMA17>;
		vin		= <&vioc_vin		VIOC_VIN10>;
		viqe		= <&vioc_viqe		VIOC_VIQE1>;
		viqe_set	= <&viqe_hidden>;
		deintls		= <&vioc_deintls	VIOC_DEINTLS0>;
		scaler		= <&vioc_scaler		VIOC_SCALER4>;
		wmixer		= <&vioc_wmix		VIOC_WMIX6>;
		wdma		= <&vioc_wdma		VIOC_WDMA07>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		status		= "disabled";
	};

	videoinput2: videoinput@2 {
		compatible	= "telechips,video-input";
		clocks		= <&clk_ddi DDIBUS_VIOC>;
		cifport		= <&cifport		2>;
		rdma		= <&vioc_rdma		VIOC_RDMA13>;
		vin		= <&vioc_vin		VIOC_VIN20>;
		viqe		= <&vioc_viqe		VIOC_VIQE1>;
		viqe_set	= <&viqe_hidden>;
		deintls		= <&vioc_deintls	VIOC_DEINTLS0>;
		scaler		= <&vioc_scaler		VIOC_SCALER5>;
		wmixer		= <&vioc_wmix		VIOC_WMIX3>;
		wdma		= <&vioc_wdma		VIOC_WDMA03>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		status		= "disabled";
	};

	videoinput3: videoinput@3 {
		compatible	= "telechips,video-input";
		clocks		= <&clk_ddi DDIBUS_VIOC>;
		cifport		= <&cifport		3>;
		rdma		= <&vioc_rdma		VIOC_RDMA15>;
		vin		= <&vioc_vin		VIOC_VIN30>;
		viqe		= <&vioc_viqe		VIOC_VIQE1>;
		viqe_set	= <&viqe_hidden>;
		deintls		= <&vioc_deintls	VIOC_DEINTLS0>;
		scaler		= <&vioc_scaler		VIOC_SCALER6>;
		wmixer		= <&vioc_wmix		VIOC_WMIX4>;
		wdma		= <&vioc_wdma		VIOC_WDMA04>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		status		= "disabled";
	};

	videoinput4: videoinput@4 {
		compatible	= "telechips,video-input";
		clocks		= <&clk_ddi DDIBUS_VIOC>;
		cifport		= <&cifport		5>;
		vin		= <&vioc_vin		VIOC_VIN40>;
		wdma		= <&vioc_wdma		VIOC_WDMA09>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		status		= "disabled";
	};

	videoinput5: videoinput@5 {
		compatible	= "telechips,video-input";
		clocks		= <&clk_ddi DDIBUS_VIOC>;
		cifport		= <&cifport		6>;
		vin		= <&vioc_vin		VIOC_VIN50>;
		wdma		= <&vioc_wdma		VIOC_WDMA10>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		status		= "disabled";
	};

	videoinput6: videoinput@6 {
		compatible	= "telechips,video-input";
		clocks		= <&clk_ddi DDIBUS_VIOC>;
		cifport		= <&cifport		7>;
		vin		= <&vioc_vin		VIOC_VIN60>;
		wdma		= <&vioc_wdma		VIOC_WDMA11>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		status		= "disabled";
	};

	videoinput7: videoinput@7 {
		compatible	= "telechips,video-input";
		clocks		= <&clk_ddi DDIBUS_VIOC>;
		cifport		= <&cifport		8>;
		vin		= <&vioc_vin		VIOC_VIN70>;
		wdma		= <&vioc_wdma		VIOC_WDMA12>;
		fifo		= <&vioc_fifo		VIOC_FIFO0>;
		status		= "disabled";
	};

	/*
	 * Misc. Devices
	 */
	scaler_drv_common: scaler_drv_common@1 {
		compatible = "telechips,scaler_drv_common";
		reg = <0x0 0x1 0x0 0x0>;
		clocks = <&clk_ddi DDIBUS_VIOC>;
		interrupts = <GIC_SPI VIOC1_IRQI IRQ_TYPE_LEVEL_HIGH>;
		status = "disabled";
	};

	scaler_drv1: scaler_drv@1 {
		compatible = "telechips,scaler_drv";
		reg = <0x0 0x1 0x0 0x0>;
		clocks = <&clk_ddi DDIBUS_VIOC>;
		rdmas = <&vioc_rdma VIOC_RDMA15>;
		scalers = <&vioc_scaler VIOC_SCALER1>;
		wmixs = <&vioc_wmix VIOC_WMIX4>;
		wdmas = <&vioc_wdma VIOC_WDMA04>;
		settop_support = <0>;
		status = "okay";
	};

	scaler_drv3: scaler_drv@3 {
		compatible = "telechips,scaler_drv";
		reg = <0x0 0x3 0x0 0x0>;
		clocks = <&clk_ddi DDIBUS_VIOC>;
		rdmas = <&vioc_rdma VIOC_RDMA07>;
		scalers = <&vioc_scaler VIOC_SCALER3>;
		wmixs = <&vioc_wmix VIOC_WMIX1>;	/* id:1, path:2 */
		wdmas = <&vioc_wdma VIOC_WDMA01>;
		settop_support = <0>;
		status = "okay";
	};

	wmixer_drv0: wmixer_drv@0 {
		compatible = "telechips,wmixer_drv";
		reg = <0x0 0x0 0x0 0x0>;	/* Dummy regs. */
		clocks = <&clk_ddi DDIBUS_VIOC>;
		rdmas = <&vioc_rdma VIOC_RDMA17>;
		wmixs = <&vioc_wmix VIOC_WMIX6>;
		wdmas = <&vioc_wdma VIOC_WDMA08>;
		status = "disabled";	/* RDMA15 path is used by scaler_drv1 */
	};

	wmixer_drv1: wmixer_drv@1 {
		compatible = "telechips,wmixer_drv";
		reg = <0x0 0x1 0x0 0x0>;	/* Dummy regs. */
		clocks = <&clk_ddi DDIBUS_VIOC>;
		rdmas = <&vioc_rdma VIOC_RDMA13>;
		scalers = <&vioc_scaler VIOC_SCALER0>;	/* id:0, path:15 */
		wmixs = <&vioc_wmix VIOC_WMIX3>;	/* id:3, path:- TODO: WMIX_MAX occurs error*/
		wdmas = <&vioc_wdma VIOC_WDMA03>;
		status = "okay";
	};

	attach_drv0: attach_drv@0 {
		compatible = "telechips,attach_drv";
		reg = <0x0 0x0 0x0 0x0>;	/* Dummy regs. */
		clocks = <&clk_ddi DDIBUS_VIOC>;
		scaler = <&vioc_scaler VIOC_SCALER0>;
		wdma = <&vioc_wdma VIOC_WDMA00>;
		wmix = <&vioc_wmix VIOC_WMIX1>;
		rdma = <&vioc_rdma VIOC_RDMA05>;
		status = "okay";
	};

	attach_drv1: attach_drv@1 {
		compatible = "telechips,attach_drv";
		reg = <0x0 0x1 0x0 0x0>;	/* Dummy regs. */
		clocks = <&clk_ddi DDIBUS_VIOC>;
		scaler = <&vioc_scaler VIOC_SCALER4>;
		wdma = <&vioc_wdma VIOC_WDMA01>;
		wmix = <&vioc_wmix VIOC_WMIX0>;
		rdma = <&vioc_rdma VIOC_RDMA01>;
		status = "okay";
	};

	wdma_drv0:wdma_drv@0 {
		compatible = "telechips,tcc_wdma";
		clocks = <&clk_ddi DDIBUS_VIOC>;
		wdma-fbdisplay = <&fbdisplay>;
		scalers = <&vioc_scaler VIOC_SCALER0>, <&vioc_scaler VIOC_SCALER0>;       /* id:1, path:20 (wdma 0 path), 21(wdma 1 path) */
		wdmas = <&vioc_wdma VIOC_WDMA00>, <&vioc_wdma VIOC_WDMA01>;   /* id:1, path: wmix output mixed pah */
		wmixs = <&vioc_wmix VIOC_WMIX0>, <&vioc_wmix VIOC_WMIX1>;      /* id:1, path: input rdma mixed path */
		status = "okay";
	};

	dpv14_tx: dpv14_tx@12400000 {
		compatible = "telechips,dpv14-tx";
		reg = <0x0 0x12400000 0x0 0x100000>, <0x0 0x1B930000 0x0 0x78>, <0x0 0x1B936000 0x0 0x258>;
		reg-names = "DDIBUS_BASE_ADD", "MICOM_SUB_SYSTEM_CONF", "PMU_BASE_ADD";
		interrupts = <GIC_SPI 294 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "dp_hpd";
		clocks = <&clk_peri PERI_LCD0>, <&clk_peri PERI_LCD1>, <&clk_peri PERI_LCD2>, <&clk_peri PERI_LCD3>;
		clock-names = "disp0-clk", "disp1-clk", "disp2-clk", "disp3-clk";
			
		pinctrl-names = "default";
		pinctrl-0 = <&dp_hpd_gpio>;

		serdes_reset_str = <1>;

		vcp_id_1st_sink = <1>;
		vcp_id_2nd_sink = <2>;
		vcp_id_3rd_sink = <3>;
		vcp_id_4th_sink = <4>;
	};

	hdcp-dp {
		compatible = "dwc,hdcp-dp";
		reg = <0x0 0x12400000 0x0 0x10000>;
		interrupts = <GIC_SPI 294 IRQ_TYPE_LEVEL_HIGH>;
	};

	dwc-hld {
		compatible = "dwc,hld";
		reg = <0x0 0x12440000 0x0 0x80>;
		firmware-size = <0x40000>;
		data-size = <0x20000>;
	};

	adc: adc@1b700000 {
		compatible = "telechips,tcc805x-adc";
		reg = <0x0 0x1b700000 0x0 0xAC>,
		      <0x0 0x1b931088 0x0 0x4>;
		#io-channel-cells = <1>;
		status = "disabled";
	};


	tcc_dsp: tcc_dsp@0 {
		compatible = "telechips,tcc_dsp";
		status = "disable";
	};

	tcc-restart {
		compatible = "telechips,restart";
		reg = <0x0 0x14400000 0x0 0x1A0>,
		      <0x0 0xF0009FFC 0x0 0x4>;
		//reg = <0x14400000 0x1A0 0x1440001c 0x4>;
		status = "okay";
	};

	firmware {
		optee {
			compatible = "linaro,optee-tz";
			method = "smc";
		};

		firmware_android: android {};
	};
        cpu_id: cpu-id@14200290{
                compatible = "telechips,tcc-cpu-id";
		reg = <0x0 0x14200290 0x0 0x4>,
		<0x0 0x14200298 0x0 0x4>,
		<0x0 0x1420029C 0x0 0x4>,
		<0x0 0x14400014 0x0 0x4>;
                status = "okay";
        };

        dram_monitor: dram_monitor{
                compatible = "telechips,dram-tool";
		reg = <0x0 0x13300000 0x0 0x4>,
		      <0x0 0x13400000 0x0 0x4>;
                //status = "okay";
        };

	vi2s0: vi2s@0 {
		compatible = "telechips,vir-i2s";
		status = "disabled";
	};

	vi2s1: vi2s@1 {
		compatible = "telechips,vir-i2s";
		status = "disabled";
	};

	vi2s2: vi2s@2 {
		compatible = "telechips,vir-i2s";
		status = "disabled";
	};

	vi2s3: vi2s@3 {
		compatible = "telechips,vir-i2s";
		status = "disabled";
	};


	asrc_m2m_pcm0: asrc_m2m_pcm@0 {
		compatible = "telechips,asrc_m2m_pcm";
		status = "disabled";
	};

	asrc_m2m_pcm1: asrc_m2m_pcm@1 {
		compatible = "telechips,asrc_m2m_pcm";
		status = "disabled";
	};

	asrc_m2m_pcm2: asrc_m2m_pcm@2 {
		compatible = "telechips,asrc_m2m_pcm";
		status = "disabled";
	};

	asrc_m2m_pcm3: asrc_m2m_pcm@3 {
		compatible = "telechips,asrc_m2m_pcm";
		status = "disabled";
	};

	auth_cp: auth-cp {};

	smartcard: smartcard {};

	tcc_dxb_ctrl: tcc_dxb_ctrl {};

	tcc_bluetooth: tcc_bluetooth {};

	tcc_bt_dev: tcc_bt_dev {};

	thermal: thermal@14700000 {
		compatible = "telechips,tcc-thermal";
		
                reg = <0x0 0x14700000 0x0 0x4>, //0:Enable register
                      <0x0 0x14700004 0x0 0x4>, //1:Control register
                      <0x0 0x1470000C 0x0 0x4>, //2:Probe select register
                      <0x0 0x147000D0 0x0 0x4>,
                      <0x0 0x147000D4 0x0 0x4>,
                      <0x0 0x147000D8 0x0 0x4>,
                      <0x0 0x147000DC 0x0 0x4>,
                      <0x0 0x147000E0 0x0 0x4>,
                      <0x0 0x147000E4 0x0 0x4>, //3-8:TSENSOR Data register
                      <0x0 0x14700024 0x0 0x4>, //9:Interrupt Eable register
                      <0x0 0x14700034 0x0 0x4>, //10:Interrupt Status register
                      <0x0 0x14700050 0x0 0x4>,
                      <0x0 0x14700054 0x0 0x4>, // 11, 12:Threshold Data register(MAIN)
                      <0x0 0x14700058 0x0 0x4>,
                      <0x0 0x1470005C 0x0 0x4>, // 13, 14:Threshold Data register(Probe0)
                      <0x0 0x14700060 0x0 0x4>,
                      <0x0 0x14700064 0x0 0x4>, // 15, 16:Threshold Data register(Probe1)
                      <0x0 0x14700068 0x0 0x4>,
                      <0x0 0x1470006C 0x0 0x4>, // 17, 18:Threshold Data register(Probe2)
                      <0x0 0x14700070 0x0 0x4>,
                      <0x0 0x14700074 0x0 0x4>, // 19, 20:Threshold Data register(Probe3)
                      <0x0 0x14700078 0x0 0x4>,
                      <0x0 0x1470007C 0x0 0x4>, // 21, 22:Threshold Data register(Probe4)
                      <0x0 0x14700044 0x0 0x4>, // 23:Interrupt Clear register
                      <0x0 0x1470002C 0x0 0x4>, // 24:Interrupt Mask register
                      <0x0 0x14700154 0x0 0x4>; // 25:Interval time register

		status = "okay";

		throttle_count = <5>;
		throttle_active_count = <0>;
		throttle_passive_count = <5>;
		interrupts = <GIC_SPI 40 0>;
		cal_type = "TYPE_TWO_POINT_TRIMMING";
		polling-delay-idle = <0>;
		polling-delay-passive = <0>;

		threshold_high_temp = <85>;
		threshold_low_temp = <(-15)>;
		interval_time = <260000>;

		throttle_table {
			throttle_tab_0 {
				temp = <75>;
				freq_max_cluster0 = <1000000>;
				freq_max_cluster1 = <900000>;
			};
			throttle_tab_1 {
				temp = <80>;
				freq_max_cluster0 = <900000>;
				freq_max_cluster1 = <810000>;
			};
			throttle_tab_2 {
				temp = <85>;
				freq_max_cluster0 = <800000>;
				freq_max_cluster1 = <720000>;
			};
			throttle_tab_3 {
				temp = <90>;
				freq_max_cluster0 = <700000>;
				freq_max_cluster1 = <630000>;
			};
			throttle_tab_4 {
				temp = <95>;
				freq_max_cluster0 = <600000>;
				freq_max_cluster1 = <540000>;
			};
		};
	};

	switch_reverse: switch_reverse {};

	pvlbjt020: pvlbjt020 {};

	ictc: ictc {
		compatible = "telechips,ictc";
		reg = <0x0 0x16055000 0x0 0x4d>;
		interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
		pinctrl-map = <&pinctrl>;
		clocks = <&clk_peri PERI_IC_TC>;
		status = "disabled";
	};

	rotary_encoder0: rotary_encoder@0 {
		status = "disable";
	};

	rotary_encoder1: rotary_encoder@1 {
		status = "disable";
	};

};
