// Seed: 713221928
module module_0 (
    input tri id_0
);
  wire id_2;
  assign module_2.id_3  = 0;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5,
    input wand id_6,
    output supply1 id_7,
    input tri0 id_8
    , id_10
);
  assign id_10 = 1;
  always begin : LABEL_0
    id_2 = 1;
  end
  module_0 modCall_1 (id_6);
  assign id_2 = ~1;
endmodule
module module_2 (
    output wand id_0,
    input wor id_1,
    output wire id_2
    , id_5,
    input supply1 id_3
);
  assign id_5 = id_3;
  module_0 modCall_1 (id_3);
  assign id_2 = 1;
  wire id_6;
endmodule
