-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_hlsStream2axiu_64_32_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    outStream_dout : IN STD_LOGIC_VECTOR (67 downto 0);
    outStream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    outStream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    outStream_empty_n : IN STD_LOGIC;
    outStream_read : OUT STD_LOGIC;
    outStream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    outStream_TVALID : OUT STD_LOGIC;
    outStream_TREADY : IN STD_LOGIC;
    outStream_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    outStream_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    outStream_TUSER : OUT STD_LOGIC_VECTOR (31 downto 0);
    outStream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of gzipcMulticoreStreaming_hlsStream2axiu_64_32_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal outStream_blk_n : STD_LOGIC;
    signal outStream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln110_fu_261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal inVal_strobe_reg_266 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmpVal_fu_175_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmpVal_reg_277 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln104_1_fu_189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_1_reg_283 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_3_fu_205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_3_reg_288 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_293_reg_293 : STD_LOGIC_VECTOR (0 downto 0);
    signal cntr_fu_244_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal cntr_reg_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start : STD_LOGIC;
    signal grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_done : STD_LOGIC;
    signal grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_idle : STD_LOGIC;
    signal grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_ready : STD_LOGIC;
    signal grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_read : STD_LOGIC;
    signal grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TREADY : STD_LOGIC;
    signal grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID : STD_LOGIC;
    signal grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TUSER : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal t1_last_ph_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal strb_1_ph_reg_131 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal outStream_read_local : STD_LOGIC;
    signal tmp_fu_179_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_292_fu_195_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln104_6_fu_239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_5_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_4_fu_229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_2_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_fu_219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal regslice_both_outStream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal outStream_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal outStream_TVALID_int_regslice : STD_LOGIC;
    signal outStream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_outStream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outStream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal outStream_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_outStream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outStream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outStream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal outStream_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_outStream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outStream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outStream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal outStream_TUSER_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal regslice_both_outStream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outStream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_outStream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal outStream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_outStream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_outStream_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_hlsStream2axiu_64_32_Pipeline_HLS2AXIS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outStream_dout : IN STD_LOGIC_VECTOR (67 downto 0);
        outStream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        outStream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        outStream_empty_n : IN STD_LOGIC;
        outStream_read : OUT STD_LOGIC;
        outStream_TREADY : IN STD_LOGIC;
        t1_last_ph : IN STD_LOGIC_VECTOR (0 downto 0);
        cntr : IN STD_LOGIC_VECTOR (7 downto 0);
        empty : IN STD_LOGIC_VECTOR (63 downto 0);
        strb_1_ph : IN STD_LOGIC_VECTOR (3 downto 0);
        outStream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        outStream_TVALID : OUT STD_LOGIC;
        outStream_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        outStream_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        outStream_TUSER : OUT STD_LOGIC_VECTOR (31 downto 0);
        outStream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component gzipcMulticoreStreaming_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143 : component gzipcMulticoreStreaming_hlsStream2axiu_64_32_Pipeline_HLS2AXIS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start,
        ap_done => grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_done,
        ap_idle => grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_idle,
        ap_ready => grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_ready,
        outStream_dout => outStream_dout,
        outStream_num_data_valid => ap_const_lv3_0,
        outStream_fifo_cap => ap_const_lv3_0,
        outStream_empty_n => outStream_empty_n,
        outStream_read => grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_read,
        outStream_TREADY => grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TREADY,
        t1_last_ph => t1_last_ph_reg_117,
        cntr => cntr_reg_298,
        empty => tmpVal_reg_277,
        strb_1_ph => strb_1_ph_reg_131,
        outStream_TDATA => grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TDATA,
        outStream_TVALID => grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID,
        outStream_TKEEP => grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TKEEP,
        outStream_TSTRB => grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TSTRB,
        outStream_TUSER => grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TUSER,
        outStream_TLAST => grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TLAST);

    regslice_both_outStream_V_data_V_U : component gzipcMulticoreStreaming_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => outStream_TDATA_int_regslice,
        vld_in => outStream_TVALID_int_regslice,
        ack_in => outStream_TREADY_int_regslice,
        data_out => outStream_TDATA,
        vld_out => regslice_both_outStream_V_data_V_U_vld_out,
        ack_out => outStream_TREADY,
        apdone_blk => regslice_both_outStream_V_data_V_U_apdone_blk);

    regslice_both_outStream_V_keep_V_U : component gzipcMulticoreStreaming_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => outStream_TKEEP_int_regslice,
        vld_in => outStream_TVALID_int_regslice,
        ack_in => regslice_both_outStream_V_keep_V_U_ack_in_dummy,
        data_out => outStream_TKEEP,
        vld_out => regslice_both_outStream_V_keep_V_U_vld_out,
        ack_out => outStream_TREADY,
        apdone_blk => regslice_both_outStream_V_keep_V_U_apdone_blk);

    regslice_both_outStream_V_strb_V_U : component gzipcMulticoreStreaming_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => outStream_TSTRB_int_regslice,
        vld_in => outStream_TVALID_int_regslice,
        ack_in => regslice_both_outStream_V_strb_V_U_ack_in_dummy,
        data_out => outStream_TSTRB,
        vld_out => regslice_both_outStream_V_strb_V_U_vld_out,
        ack_out => outStream_TREADY,
        apdone_blk => regslice_both_outStream_V_strb_V_U_apdone_blk);

    regslice_both_outStream_V_user_V_U : component gzipcMulticoreStreaming_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => outStream_TUSER_int_regslice,
        vld_in => outStream_TVALID_int_regslice,
        ack_in => regslice_both_outStream_V_user_V_U_ack_in_dummy,
        data_out => outStream_TUSER,
        vld_out => regslice_both_outStream_V_user_V_U_vld_out,
        ack_out => outStream_TREADY,
        apdone_blk => regslice_both_outStream_V_user_V_U_apdone_blk);

    regslice_both_outStream_V_last_V_U : component gzipcMulticoreStreaming_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => outStream_TLAST_int_regslice,
        vld_in => outStream_TVALID_int_regslice,
        ack_in => regslice_both_outStream_V_last_V_U_ack_in_dummy,
        data_out => outStream_TLAST,
        vld_out => regslice_both_outStream_V_last_V_U_vld_out,
        ack_out => outStream_TREADY,
        apdone_blk => regslice_both_outStream_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((regslice_both_outStream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_ready = ap_const_logic_1)) then 
                    grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    strb_1_ph_reg_131_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_const_boolean_1 = ap_block_state2))) and (icmp_ln110_fu_261_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                strb_1_ph_reg_131 <= inVal_strobe_reg_266;
            elsif (((outStream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                strb_1_ph_reg_131 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    t1_last_ph_reg_117_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_const_boolean_1 = ap_block_state2))) and (icmp_ln110_fu_261_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t1_last_ph_reg_117 <= ap_const_lv1_0;
            elsif (((outStream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                t1_last_ph_reg_117 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_const_boolean_1 = ap_block_state2))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                cntr_reg_298 <= cntr_fu_244_p9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp_ln104_1_reg_283 <= icmp_ln104_1_fu_189_p2;
                icmp_ln104_3_reg_288 <= icmp_ln104_3_fu_205_p2;
                inVal_strobe_reg_266 <= outStream_dout(67 downto 64);
                tmpVal_reg_277 <= tmpVal_fu_175_p1;
                tmp_293_reg_293 <= outStream_dout(67 downto 67);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln110_fu_261_p2, ap_CS_fsm_state3, ap_block_state1, ap_block_state2, ap_block_state2_io, grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state6, regslice_both_outStream_V_data_V_U_apdone_blk, outStream_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_const_boolean_1 = ap_block_state2))) and (icmp_ln110_fu_261_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_const_boolean_1 = ap_block_state2))) and (icmp_ln110_fu_261_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((outStream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((regslice_both_outStream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2, ap_block_state2_io)
    begin
        if (((ap_const_boolean_1 = ap_block_state2_io) or (ap_const_boolean_1 = ap_block_state2))) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(outStream_TREADY_int_regslice)
    begin
        if ((outStream_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_done)
    begin
        if ((grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(regslice_both_outStream_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_outStream_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, outStream_empty_n)
    begin
                ap_block_state1 <= ((outStream_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state2_assign_proc : process(icmp_ln110_fu_261_p2, outStream_TREADY_int_regslice)
    begin
                ap_block_state2 <= ((icmp_ln110_fu_261_p2 = ap_const_lv1_1) and (outStream_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state2_io_assign_proc : process(icmp_ln110_fu_261_p2, outStream_TREADY_int_regslice)
    begin
                ap_block_state2_io <= ((icmp_ln110_fu_261_p2 = ap_const_lv1_1) and (outStream_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state6, regslice_both_outStream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_outStream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6, regslice_both_outStream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_outStream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cntr_fu_244_p9 <= (((((((tmp_293_reg_293 & icmp_ln104_6_fu_239_p2) & icmp_ln104_5_fu_234_p2) & icmp_ln104_4_fu_229_p2) & icmp_ln104_3_reg_288) & icmp_ln104_2_fu_224_p2) & icmp_ln104_1_reg_283) & icmp_ln104_fu_219_p2);
    grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start <= grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_ap_start_reg;
    grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TREADY <= (outStream_TREADY_int_regslice and ap_CS_fsm_state5);
    icmp_ln104_1_fu_189_p2 <= "0" when (tmp_fu_179_p4 = ap_const_lv3_0) else "1";
    icmp_ln104_2_fu_224_p2 <= "1" when (unsigned(inVal_strobe_reg_266) > unsigned(ap_const_lv4_2)) else "0";
    icmp_ln104_3_fu_205_p2 <= "0" when (tmp_292_fu_195_p4 = ap_const_lv2_0) else "1";
    icmp_ln104_4_fu_229_p2 <= "1" when (unsigned(inVal_strobe_reg_266) > unsigned(ap_const_lv4_4)) else "0";
    icmp_ln104_5_fu_234_p2 <= "1" when (unsigned(inVal_strobe_reg_266) > unsigned(ap_const_lv4_5)) else "0";
    icmp_ln104_6_fu_239_p2 <= "1" when (unsigned(inVal_strobe_reg_266) > unsigned(ap_const_lv4_6)) else "0";
    icmp_ln104_fu_219_p2 <= "0" when (inVal_strobe_reg_266 = ap_const_lv4_0) else "1";
    icmp_ln110_fu_261_p2 <= "1" when (inVal_strobe_reg_266 = ap_const_lv4_0) else "0";

    outStream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state2, icmp_ln110_fu_261_p2, ap_CS_fsm_state3, outStream_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln110_fu_261_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            outStream_TDATA_blk_n <= outStream_TREADY_int_regslice;
        else 
            outStream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outStream_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state2, icmp_ln110_fu_261_p2, tmpVal_reg_277, ap_block_state2, grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TDATA, grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID, ap_CS_fsm_state5)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln110_fu_261_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            outStream_TDATA_int_regslice <= tmpVal_reg_277;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID = ap_const_logic_1))) then 
            outStream_TDATA_int_regslice <= grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TDATA;
        else 
            outStream_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    outStream_TKEEP_int_regslice_assign_proc : process(ap_CS_fsm_state2, icmp_ln110_fu_261_p2, ap_block_state2, grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID, grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TKEEP, ap_CS_fsm_state5)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln110_fu_261_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            outStream_TKEEP_int_regslice <= ap_const_lv8_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID = ap_const_logic_1))) then 
            outStream_TKEEP_int_regslice <= grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TKEEP;
        else 
            outStream_TKEEP_int_regslice <= "XXXXXXXX";
        end if; 
    end process;


    outStream_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_state2, icmp_ln110_fu_261_p2, ap_block_state2, grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID, grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TLAST, ap_CS_fsm_state5)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln110_fu_261_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            outStream_TLAST_int_regslice <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID = ap_const_logic_1))) then 
            outStream_TLAST_int_regslice <= grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TLAST;
        else 
            outStream_TLAST_int_regslice <= "X";
        end if; 
    end process;


    outStream_TSTRB_int_regslice_assign_proc : process(ap_CS_fsm_state2, icmp_ln110_fu_261_p2, ap_block_state2, grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID, grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TSTRB, ap_CS_fsm_state5)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln110_fu_261_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            outStream_TSTRB_int_regslice <= ap_const_lv8_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID = ap_const_logic_1))) then 
            outStream_TSTRB_int_regslice <= grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TSTRB;
        else 
            outStream_TSTRB_int_regslice <= "XXXXXXXX";
        end if; 
    end process;


    outStream_TUSER_int_regslice_assign_proc : process(ap_CS_fsm_state2, icmp_ln110_fu_261_p2, ap_block_state2, grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID, grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TUSER, ap_CS_fsm_state5)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln110_fu_261_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            outStream_TUSER_int_regslice <= ap_const_lv32_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID = ap_const_logic_1))) then 
            outStream_TUSER_int_regslice <= grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TUSER;
        else 
            outStream_TUSER_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    outStream_TVALID <= regslice_both_outStream_V_data_V_U_vld_out;

    outStream_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state2, icmp_ln110_fu_261_p2, ap_block_state2, ap_block_state2_io, grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID, ap_CS_fsm_state5)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_const_boolean_1 = ap_block_state2))) and (icmp_ln110_fu_261_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            outStream_TVALID_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            outStream_TVALID_int_regslice <= grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_TVALID;
        else 
            outStream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    outStream_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, outStream_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            outStream_blk_n <= outStream_empty_n;
        else 
            outStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outStream_read_assign_proc : process(grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_read, ap_CS_fsm_state5, outStream_read_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            outStream_read <= grp_hlsStream2axiu_64_32_Pipeline_HLS2AXIS_fu_143_outStream_read;
        else 
            outStream_read <= outStream_read_local;
        end if; 
    end process;


    outStream_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            outStream_read_local <= ap_const_logic_1;
        else 
            outStream_read_local <= ap_const_logic_0;
        end if; 
    end process;

    tmpVal_fu_175_p1 <= outStream_dout(64 - 1 downto 0);
    tmp_292_fu_195_p4 <= outStream_dout(67 downto 66);
    tmp_fu_179_p4 <= outStream_dout(67 downto 65);
end behav;
