Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Apr 23 17:38:36 2024
| Host         : fang-virtual-machine running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -file util.rpt -hierarchical -hierarchical_percentages
| Design       : design_1_wrapper
| Device       : 7z020clg400-1
| Design State : Routed
-------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+------------+---------------+----------+------------+--------------+
|                                                   Instance                                                  |                                                        Module                                                        |   Total LUTs  |   Logic LUTs  |  LUTRAMs  |    SRLs    |      FFs      |  RAMB36  |   RAMB18   | DSP48 Blocks |
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+------------+---------------+----------+------------+--------------+
| design_1_wrapper                                                                                            |                                                                                                                (top) | 19231(36.15%) | 18501(34.78%) | 22(0.13%) | 708(4.07%) | 24847(23.35%) | 4(2.86%) | 60(21.43%) |     1(0.45%) |
|   design_1_i                                                                                                |                                                                                                             design_1 | 19231(36.15%) | 18501(34.78%) | 22(0.13%) | 708(4.07%) | 24847(23.35%) | 4(2.86%) | 60(21.43%) |     1(0.45%) |
|     (design_1_i)                                                                                            |                                                                                                             design_1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|     axi_mem_intercon                                                                                        |                                                                                          design_1_axi_mem_intercon_0 |   1023(1.92%) |    962(1.81%) | 10(0.06%) |  51(0.29%) |   1124(1.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       m00_couplers                                                                                          |                                                                                             m00_couplers_imp_1R706YB |    339(0.64%) |    329(0.62%) | 10(0.06%) |   0(0.00%) |    389(0.37%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_pc                                                                                             |                                                                                                   design_1_auto_pc_1 |    339(0.64%) |    329(0.62%) | 10(0.06%) |   0(0.00%) |    389(0.37%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                              |                                             design_1_auto_pc_1_axi_protocol_converter_v2_1_19_axi_protocol_converter |    339(0.64%) |    329(0.62%) | 10(0.06%) |   0(0.00%) |    389(0.37%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (inst)                                                                                          |                                             design_1_auto_pc_1_axi_protocol_converter_v2_1_19_axi_protocol_converter |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_axi4_axi3.axi3_conv_inst                                                                    |                                                          design_1_auto_pc_1_axi_protocol_converter_v2_1_19_axi3_conv |    339(0.64%) |    329(0.62%) | 10(0.06%) |   0(0.00%) |    389(0.37%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                           |                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_19_a_axi3_conv__parameterized0 |    135(0.25%) |    133(0.25%) |  2(0.01%) |   0(0.00%) |    154(0.14%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_READ.USE_SPLIT_R.read_addr_inst)                                                       |                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_19_a_axi3_conv__parameterized0 |     88(0.17%) |     88(0.17%) |  0(0.00%) |   0(0.00%) |    116(0.11%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 USE_R_CHANNEL.cmd_queue                                                                     |                                                   design_1_auto_pc_1_axi_data_fifo_v2_1_18_axic_fifo__parameterized0 |     47(0.09%) |     45(0.08%) |  2(0.01%) |   0(0.00%) |     38(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   inst                                                                                      |                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_18_fifo_gen__parameterized0 |     47(0.09%) |     45(0.08%) |  2(0.01%) |   0(0.00%) |     38(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (inst)                                                                                  |                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_18_fifo_gen__parameterized0 |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     fifo_gen_inst                                                                           |                                                            design_1_auto_pc_1_fifo_generator_v13_2_4__parameterized0 |     28(0.05%) |     26(0.05%) |  2(0.01%) |   0(0.00%) |     38(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       inst_fifo_gen                                                                         |                                                      design_1_auto_pc_1_fifo_generator_v13_2_4_synth__parameterized0 |     28(0.05%) |     26(0.05%) |  2(0.01%) |   0(0.00%) |     38(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gconvfifo.rf                                                                        |                                                                design_1_auto_pc_1_fifo_generator_top__parameterized0 |     28(0.05%) |     26(0.05%) |  2(0.01%) |   0(0.00%) |     38(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                           grf.rf                                                                            |                                                            design_1_auto_pc_1_fifo_generator_ramfifo__parameterized0 |     28(0.05%) |     26(0.05%) |  2(0.01%) |   0(0.00%) |     38(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                        |                                                                                        design_1_auto_pc_1_rd_logic_9 |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gr1.gr1_int.rfwft                                                             |                                                                                        design_1_auto_pc_1_rd_fwft_13 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               grss.rsts                                                                     |                                                                             design_1_auto_pc_1_rd_status_flags_ss_14 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               rpntr                                                                         |                                                                                    design_1_auto_pc_1_rd_bin_cntr_15 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                        |                                                                                       design_1_auto_pc_1_wr_logic_10 |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gwss.wsts                                                                     |                                                                             design_1_auto_pc_1_wr_status_flags_ss_11 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               wpntr                                                                         |                                                                                    design_1_auto_pc_1_wr_bin_cntr_12 |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                           |                                                                            design_1_auto_pc_1_memory__parameterized0 |      3(0.01%) |      1(0.01%) |  2(0.01%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                       |                                                                            design_1_auto_pc_1_memory__parameterized0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gdm.dm_gen.dm                                                                 |                                                                              design_1_auto_pc_1_dmem__parameterized0 |      3(0.01%) |      1(0.01%) |  2(0.01%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             rstblk                                                                          |                                                                                 design_1_auto_pc_1_reset_blk_ramfifo |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (rstblk)                                                                      |                                                                                 design_1_auto_pc_1_reset_blk_ramfifo |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                                                                 design_1_auto_pc_1_xpm_cdc_async_rst |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                         |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_19_b_downsizer |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.write_addr_inst                                                                     |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_19_a_axi3_conv |    179(0.34%) |    171(0.32%) |  8(0.05%) |   0(0.00%) |    219(0.21%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                                                 |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_19_a_axi3_conv |     84(0.16%) |     84(0.16%) |  0(0.00%) |   0(0.00%) |    127(0.12%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 USE_BURSTS.cmd_queue                                                                        |                                                        design_1_auto_pc_1_axi_data_fifo_v2_1_18_axic_fifo__xdcDup__1 |     46(0.09%) |     42(0.08%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   inst                                                                                      |                                                         design_1_auto_pc_1_axi_data_fifo_v2_1_18_fifo_gen__xdcDup__1 |     46(0.09%) |     42(0.08%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (inst)                                                                                  |                                                         design_1_auto_pc_1_axi_data_fifo_v2_1_18_fifo_gen__xdcDup__1 |     16(0.03%) |     16(0.03%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     fifo_gen_inst                                                                           |                                                                 design_1_auto_pc_1_fifo_generator_v13_2_4__xdcDup__1 |     30(0.06%) |     26(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       inst_fifo_gen                                                                         |                                                           design_1_auto_pc_1_fifo_generator_v13_2_4_synth__xdcDup__1 |     30(0.06%) |     26(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gconvfifo.rf                                                                        |                                                                     design_1_auto_pc_1_fifo_generator_top__xdcDup__1 |     30(0.06%) |     26(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                           grf.rf                                                                            |                                                                 design_1_auto_pc_1_fifo_generator_ramfifo__xdcDup__1 |     30(0.06%) |     26(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                        |                                                                                        design_1_auto_pc_1_rd_logic_0 |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gr1.gr1_int.rfwft                                                             |                                                                                         design_1_auto_pc_1_rd_fwft_6 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               grss.rsts                                                                     |                                                                              design_1_auto_pc_1_rd_status_flags_ss_7 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               rpntr                                                                         |                                                                                     design_1_auto_pc_1_rd_bin_cntr_8 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                        |                                                                                        design_1_auto_pc_1_wr_logic_1 |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gwss.wsts                                                                     |                                                                              design_1_auto_pc_1_wr_status_flags_ss_4 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               wpntr                                                                         |                                                                                     design_1_auto_pc_1_wr_bin_cntr_5 |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                           |                                                                                          design_1_auto_pc_1_memory_2 |      4(0.01%) |      0(0.00%) |  4(0.02%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                       |                                                                                          design_1_auto_pc_1_memory_2 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gdm.dm_gen.dm                                                                 |                                                                                            design_1_auto_pc_1_dmem_3 |      4(0.01%) |      0(0.00%) |  4(0.02%) |   0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             rstblk                                                                          |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (rstblk)                                                                      |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                                                              design_1_auto_pc_1_xpm_cdc_async_rst__3 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 USE_B_CHANNEL.cmd_b_queue                                                                   |                                                                   design_1_auto_pc_1_axi_data_fifo_v2_1_18_axic_fifo |     49(0.09%) |     45(0.08%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   inst                                                                                      |                                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_18_fifo_gen |     49(0.09%) |     45(0.08%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (inst)                                                                                  |                                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_18_fifo_gen |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     fifo_gen_inst                                                                           |                                                                            design_1_auto_pc_1_fifo_generator_v13_2_4 |     30(0.06%) |     26(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       inst_fifo_gen                                                                         |                                                                      design_1_auto_pc_1_fifo_generator_v13_2_4_synth |     30(0.06%) |     26(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gconvfifo.rf                                                                        |                                                                                design_1_auto_pc_1_fifo_generator_top |     30(0.06%) |     26(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                           grf.rf                                                                            |                                                                            design_1_auto_pc_1_fifo_generator_ramfifo |     30(0.06%) |     26(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                        |                                                                                          design_1_auto_pc_1_rd_logic |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gr1.gr1_int.rfwft                                                             |                                                                                           design_1_auto_pc_1_rd_fwft |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               grss.rsts                                                                     |                                                                                design_1_auto_pc_1_rd_status_flags_ss |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               rpntr                                                                         |                                                                                       design_1_auto_pc_1_rd_bin_cntr |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                        |                                                                                          design_1_auto_pc_1_wr_logic |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gwss.wsts                                                                     |                                                                                design_1_auto_pc_1_wr_status_flags_ss |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               wpntr                                                                         |                                                                                       design_1_auto_pc_1_wr_bin_cntr |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                           |                                                                                            design_1_auto_pc_1_memory |      4(0.01%) |      0(0.00%) |  4(0.02%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                       |                                                                                            design_1_auto_pc_1_memory |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               gdm.dm_gen.dm                                                                 |                                                                                              design_1_auto_pc_1_dmem |      4(0.01%) |      0(0.00%) |  4(0.02%) |   0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             rstblk                                                                          |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               (rstblk)                                                                      |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                                                              design_1_auto_pc_1_xpm_cdc_async_rst__4 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.write_data_inst                                                                     |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_19_w_axi3_conv |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       s00_couplers                                                                                          |                                                                                              s00_couplers_imp_7HNO1D |    189(0.36%) |    165(0.31%) |  0(0.00%) |  24(0.14%) |    235(0.22%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_us                                                                                             |                                                                                                   design_1_auto_us_0 |    189(0.36%) |    165(0.31%) |  0(0.00%) |  24(0.14%) |    235(0.22%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                              |                                                                  design_1_auto_us_0_axi_dwidth_converter_v2_1_19_top |    189(0.36%) |    165(0.31%) |  0(0.00%) |  24(0.14%) |    235(0.22%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                   |                                                          design_1_auto_us_0_axi_dwidth_converter_v2_1_19_axi_upsizer |    189(0.36%) |    165(0.31%) |  0(0.00%) |  24(0.14%) |    235(0.22%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                        |                                                     design_1_auto_us_0_axi_register_slice_v2_1_19_axi_register_slice |     36(0.07%) |     36(0.07%) |  0(0.00%) |   0(0.00%) |    136(0.13%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 r.r_pipe                                                                                    |                                    design_1_auto_us_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized2 |     36(0.07%) |     36(0.07%) |  0(0.00%) |   0(0.00%) |    136(0.13%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_19_r_upsizer |     56(0.11%) |     56(0.11%) |  0(0.00%) |   0(0.00%) |     18(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_READ.read_addr_inst                                                                       |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_19_a_upsizer |     52(0.10%) |     28(0.05%) |  0(0.00%) |  24(0.14%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_READ.read_addr_inst)                                                                   |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_19_a_upsizer |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                                                     |                                                            design_1_auto_us_0_generic_baseblocks_v2_1_0_command_fifo |     52(0.10%) |     28(0.05%) |  0(0.00%) |  24(0.14%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               si_register_slice_inst                                                                        |                                     design_1_auto_us_0_axi_register_slice_v2_1_19_axi_register_slice__parameterized0 |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     48(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ar.ar_pipe                                                                                  |                                                    design_1_auto_us_0_axi_register_slice_v2_1_19_axic_register_slice |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     48(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       s01_couplers                                                                                          |                                                                                             s01_couplers_imp_1W60HW0 |    210(0.39%) |    186(0.35%) |  0(0.00%) |  24(0.14%) |    171(0.16%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_us                                                                                             |                                                                                                   design_1_auto_us_1 |    210(0.39%) |    186(0.35%) |  0(0.00%) |  24(0.14%) |    171(0.16%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                              |                                                                  design_1_auto_us_1_axi_dwidth_converter_v2_1_19_top |    210(0.39%) |    186(0.35%) |  0(0.00%) |  24(0.14%) |    171(0.16%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                   |                                                          design_1_auto_us_1_axi_dwidth_converter_v2_1_19_axi_upsizer |    210(0.39%) |    186(0.35%) |  0(0.00%) |  24(0.14%) |    171(0.16%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                              |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_19_w_upsizer |    102(0.19%) |    102(0.19%) |  0(0.00%) |   0(0.00%) |     90(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               USE_WRITE.write_addr_inst                                                                     |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_19_a_upsizer |     61(0.11%) |     37(0.07%) |  0(0.00%) |  24(0.14%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                                                 |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_19_a_upsizer |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                                                     |                                                            design_1_auto_us_1_generic_baseblocks_v2_1_0_command_fifo |     61(0.11%) |     37(0.07%) |  0(0.00%) |  24(0.14%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               si_register_slice_inst                                                                        |                                                     design_1_auto_us_1_axi_register_slice_v2_1_19_axi_register_slice |     47(0.09%) |     47(0.09%) |  0(0.00%) |   0(0.00%) |     48(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 aw.aw_pipe                                                                                  |                                                    design_1_auto_us_1_axi_register_slice_v2_1_19_axic_register_slice |     47(0.09%) |     47(0.09%) |  0(0.00%) |   0(0.00%) |     48(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       xbar                                                                                                  |                                                                                                      design_1_xbar_0 |    285(0.54%) |    282(0.53%) |  0(0.00%) |   3(0.02%) |    329(0.31%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         inst                                                                                                |                                                                    design_1_xbar_0_axi_crossbar_v2_1_20_axi_crossbar |    285(0.54%) |    282(0.53%) |  0(0.00%) |   3(0.02%) |    329(0.31%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           gen_samd.crossbar_samd                                                                            |                                                                        design_1_xbar_0_axi_crossbar_v2_1_20_crossbar |    285(0.54%) |    282(0.53%) |  0(0.00%) |   3(0.02%) |    329(0.31%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (gen_samd.crossbar_samd)                                                                        |                                                                        design_1_xbar_0_axi_crossbar_v2_1_20_crossbar |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |     11(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             addr_arbiter_ar                                                                                 |                                                                    design_1_xbar_0_axi_crossbar_v2_1_20_addr_arbiter |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |     54(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             addr_arbiter_aw                                                                                 |                                                                  design_1_xbar_0_axi_crossbar_v2_1_20_addr_arbiter_0 |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     55(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_decerr_slave.decerr_slave_inst                                                              |                                                                    design_1_xbar_0_axi_crossbar_v2_1_20_decerr_slave |     24(0.05%) |     24(0.05%) |  0(0.00%) |   0(0.00%) |     18(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                    |                                                                       design_1_xbar_0_axi_crossbar_v2_1_20_wdata_mux |     50(0.09%) |     49(0.09%) |  0(0.00%) |   1(0.01%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               gen_wmux.wmux_aw_fifo                                                                         |                                              design_1_xbar_0_axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0 |     50(0.09%) |     49(0.09%) |  0(0.00%) |   1(0.01%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (gen_wmux.wmux_aw_fifo)                                                                     |                                              design_1_xbar_0_axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized0 |     46(0.09%) |     46(0.09%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                              |                                                    design_1_xbar_0_axi_data_fifo_v2_1_18_ndeep_srl__parameterized0_5 |      4(0.01%) |      3(0.01%) |  0(0.00%) |   1(0.01%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[0].reg_slice_mi                                                                |                                                        design_1_xbar_0_axi_register_slice_v2_1_19_axi_register_slice |     64(0.12%) |     64(0.12%) |  0(0.00%) |   0(0.00%) |    142(0.13%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               b.b_pipe                                                                                      |                                     design_1_xbar_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized1_3 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               r.r_pipe                                                                                      |                                     design_1_xbar_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized2_4 |     55(0.10%) |     55(0.10%) |  0(0.00%) |   0(0.00%) |    136(0.13%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                    |                                                       design_1_xbar_0_axi_crossbar_v2_1_20_wdata_mux__parameterized0 |     12(0.02%) |     11(0.02%) |  0(0.00%) |   1(0.01%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               gen_wmux.wmux_aw_fifo                                                                         |                                              design_1_xbar_0_axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized1 |     12(0.02%) |     11(0.02%) |  0(0.00%) |   1(0.01%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (gen_wmux.wmux_aw_fifo)                                                                     |                                              design_1_xbar_0_axi_data_fifo_v2_1_18_axic_reg_srl_fifo__parameterized1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                              |                                                      design_1_xbar_0_axi_data_fifo_v2_1_18_ndeep_srl__parameterized1 |      3(0.01%) |      2(0.01%) |  0(0.00%) |   1(0.01%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_master_slots[1].reg_slice_mi                                                                |                                                      design_1_xbar_0_axi_register_slice_v2_1_19_axi_register_slice_1 |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               b.b_pipe                                                                                      |                                       design_1_xbar_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               r.r_pipe                                                                                      |                                       design_1_xbar_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                 |                                                                   design_1_xbar_0_axi_crossbar_v2_1_20_si_transactor |     25(0.05%) |     25(0.05%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                                |                                                   design_1_xbar_0_axi_crossbar_v2_1_20_si_transactor__parameterized0 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                                  |                                                                        design_1_xbar_0_axi_crossbar_v2_1_20_splitter |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                  |                                                                    design_1_xbar_0_axi_crossbar_v2_1_20_wdata_router |     18(0.03%) |     17(0.03%) |  0(0.00%) |   1(0.01%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               wrouter_aw_fifo                                                                               |                                                              design_1_xbar_0_axi_data_fifo_v2_1_18_axic_reg_srl_fifo |     18(0.03%) |     17(0.03%) |  0(0.00%) |   1(0.01%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (wrouter_aw_fifo)                                                                           |                                                              design_1_xbar_0_axi_data_fifo_v2_1_18_axic_reg_srl_fifo |     13(0.02%) |     13(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                              |                                                      design_1_xbar_0_axi_data_fifo_v2_1_18_ndeep_srl__parameterized0 |      5(0.01%) |      4(0.01%) |  0(0.00%) |   1(0.01%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             splitter_aw_mi                                                                                  |                                                                      design_1_xbar_0_axi_crossbar_v2_1_20_splitter_2 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|     hier_0                                                                                                  |                                                                                                    hier_0_imp_MHUNTD | 17824(33.50%) | 17215(32.36%) | 12(0.07%) | 597(3.43%) | 23242(21.84%) | 4(2.86%) | 60(21.43%) |     1(0.45%) |
|       axi_dma_0                                                                                             |                                                                                                 design_1_axi_dma_0_0 |   1465(2.75%) |   1346(2.53%) | 12(0.07%) | 107(0.61%) |   2094(1.97%) | 4(2.86%) |   2(0.71%) |     0(0.00%) |
|         U0                                                                                                  |                                                                                         design_1_axi_dma_0_0_axi_dma |   1465(2.75%) |   1346(2.53%) | 12(0.07%) | 107(0.61%) |   2094(1.97%) | 4(2.86%) |   2(0.71%) |     0(0.00%) |
|           (U0)                                                                                              |                                                                                         design_1_axi_dma_0_0_axi_dma |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                    |                                                                               design_1_axi_dma_0_0_axi_dma_mm2s_mngr |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     76(0.07%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR)                                                |                                                                               design_1_axi_dma_0_0_axi_dma_mm2s_mngr |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                         |                                                                             design_1_axi_dma_0_0_axi_dma_smple_sm_31 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |     65(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                              |                                                                          design_1_axi_dma_0_0_axi_dma_mm2s_cmdsts_if |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                            |                                                                           design_1_axi_dma_0_0_axi_dma_mm2s_sts_mngr |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                    |                                                                               design_1_axi_dma_0_0_axi_dma_s2mm_mngr |     29(0.05%) |     29(0.05%) |  0(0.00%) |   0(0.00%) |    104(0.10%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR)                                                |                                                                               design_1_axi_dma_0_0_axi_dma_s2mm_mngr |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                         |                                                                                design_1_axi_dma_0_0_axi_dma_smple_sm |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |     65(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                              |                                                                          design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     35(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                            |                                                                           design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           I_AXI_DMA_REG_MODULE                                                                              |                                                                              design_1_axi_dma_0_0_axi_dma_reg_module |    157(0.30%) |    157(0.30%) |  0(0.00%) |   0(0.00%) |    265(0.25%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                   |                                                                                 design_1_axi_dma_0_0_axi_dma_lite_if |    125(0.23%) |    125(0.23%) |  0(0.00%) |   0(0.00%) |     85(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                          |                                                                                design_1_axi_dma_0_0_axi_dma_register |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |     90(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                          |                                                                           design_1_axi_dma_0_0_axi_dma_register_s2mm |     22(0.04%) |     22(0.04%) |  0(0.00%) |   0(0.00%) |     90(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           I_PRMRY_DATAMOVER                                                                                 |                                                                                   design_1_axi_dma_0_0_axi_datamover |   1246(2.34%) |   1127(2.12%) | 12(0.07%) | 107(0.61%) |   1611(1.51%) | 4(2.86%) |   2(0.71%) |     0(0.00%) |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                               |                                                                    design_1_axi_dma_0_0_axi_datamover_mm2s_full_wrap |    414(0.78%) |    379(0.71%) |  0(0.00%) |  35(0.20%) |    505(0.47%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                              |                                                                       design_1_axi_dma_0_0_axi_datamover_skid_buf_13 |     39(0.07%) |     39(0.07%) |  0(0.00%) |   0(0.00%) |     72(0.07%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                   |                                                                             design_1_axi_dma_0_0_axi_datamover_rd_sf |     62(0.12%) |     62(0.12%) |  0(0.00%) |   0(0.00%) |     75(0.07%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                 (GEN_INCLUDE_MM2S_SF.I_RD_SF)                                                               |                                                                             design_1_axi_dma_0_0_axi_datamover_rd_sf |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_DATA_FIFO                                                                                 |                                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord |     53(0.10%) |     53(0.10%) |  0(0.00%) |   0(0.00%) |     63(0.06%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                               |                                                                                    design_1_axi_dma_0_0_sync_fifo_fg |     53(0.10%) |     53(0.10%) |  0(0.00%) |   0(0.00%) |     63(0.06%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                           |                                                                                    design_1_axi_dma_0_0_sync_fifo_fg |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                    |                                                                                   design_1_axi_dma_0_0_xpm_fifo_sync |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     63(0.06%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                       xpm_fifo_base_inst                                                                    |                                                                                   design_1_axi_dma_0_0_xpm_fifo_base |     44(0.08%) |     44(0.08%) |  0(0.00%) |   0(0.00%) |     63(0.06%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         (xpm_fifo_base_inst)                                                                |                                                                                   design_1_axi_dma_0_0_xpm_fifo_base |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_fwft.rdpp1_inst                                                                 |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_23 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                     |                                                                                 design_1_axi_dma_0_0_xpm_memory_base |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         rdp_inst                                                                            |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_24 |     21(0.04%) |     21(0.04%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdpp1_inst                                                                          |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_25 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     11(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rst_d1_inst                                                                         |                                                                             design_1_axi_dma_0_0_xpm_fifo_reg_bit_26 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrp_inst                                                                            |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_27 |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrpp1_inst                                                                          |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_28 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |     11(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         xpm_fifo_rst_inst                                                                   |                                                                                 design_1_axi_dma_0_0_xpm_fifo_rst_30 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                               |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (OMIT_DRE_CNTL.I_DRE_CNTL_FIFO)                                                           |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_22 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_ADDR_CNTL                                                                                   |                                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl |     33(0.06%) |     10(0.02%) |  0(0.00%) |  23(0.13%) |     55(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_ADDR_CNTL)                                                                               |                                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     48(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                              |                                                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |     32(0.06%) |      9(0.02%) |  0(0.00%) |  23(0.13%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                                          |                                                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                                   design_1_axi_dma_0_0_srl_fifo_f_18 |     30(0.06%) |      7(0.01%) |  0(0.00%) |  23(0.13%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                               design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |     30(0.06%) |      7(0.01%) |  0(0.00%) |  23(0.13%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                               design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_20 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                                   design_1_axi_dma_0_0_dynshreg_f_21 |     25(0.05%) |      2(0.01%) |  0(0.00%) |  23(0.13%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_CMD_STATUS                                                                                  |                                                                        design_1_axi_dma_0_0_axi_datamover_cmd_status |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |     69(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_CMD_FIFO                                                                                  |                                                                           design_1_axi_dma_0_0_axi_datamover_fifo_16 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |     63(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_MSTR_PCC                                                                                    |                                                                               design_1_axi_dma_0_0_axi_datamover_pcc |    202(0.38%) |    202(0.38%) |  0(0.00%) |   0(0.00%) |    183(0.17%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_MSTR_PCC)                                                                                |                                                                               design_1_axi_dma_0_0_axi_datamover_pcc |    201(0.38%) |    201(0.38%) |  0(0.00%) |   0(0.00%) |    183(0.17%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_STRT_STRB_GEN                                                                             |                                                                         design_1_axi_dma_0_0_axi_datamover_strb_gen2 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RD_DATA_CNTL                                                                                |                                                                       design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     62(0.12%) |     50(0.09%) |  0(0.00%) |  12(0.07%) |     43(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_RD_DATA_CNTL)                                                                            |                                                                       design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     24(0.05%) |     24(0.05%) |  0(0.00%) |   0(0.00%) |     37(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                         |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |     38(0.07%) |     26(0.05%) |  0(0.00%) |  12(0.07%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                                     |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized0 |     37(0.07%) |     25(0.05%) |  0(0.00%) |  12(0.07%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |     37(0.07%) |     25(0.05%) |  0(0.00%) |  12(0.07%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_15 |     12(0.02%) |     12(0.02%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized0 |     25(0.05%) |     13(0.02%) |  0(0.00%) |  12(0.07%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RD_STATUS_CNTLR                                                                             |                                                                    design_1_axi_dma_0_0_axi_datamover_rd_status_cntl |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RESET                                                                                       |                                                                          design_1_axi_dma_0_0_axi_datamover_reset_14 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                               |                                                                    design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap |    832(1.56%) |    748(1.41%) | 12(0.07%) |  72(0.41%) |   1106(1.04%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                         |                                                                          design_1_axi_dma_0_0_axi_datamover_skid_buf |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |     80(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                           |                                                                         design_1_axi_dma_0_0_axi_datamover_indet_btt |    171(0.32%) |    159(0.30%) | 12(0.07%) |   0(0.00%) |    227(0.21%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                 (GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT)                                                       |                                                                         design_1_axi_dma_0_0_axi_datamover_indet_btt |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |     22(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                       |                                                          design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     86(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_DATA_FIFO                                                                                 |                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1 |     30(0.06%) |     30(0.06%) |  0(0.00%) |   0(0.00%) |     57(0.05%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                               |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |     30(0.06%) |     30(0.06%) |  0(0.00%) |   0(0.00%) |     57(0.05%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                           |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                    |                                                                   design_1_axi_dma_0_0_xpm_fifo_sync__parameterized3 |     26(0.05%) |     26(0.05%) |  0(0.00%) |   0(0.00%) |     57(0.05%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                       xpm_fifo_base_inst                                                                    |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |     26(0.05%) |     26(0.05%) |  0(0.00%) |   0(0.00%) |     57(0.05%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         (xpm_fifo_base_inst)                                                                |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                     |                                                                 design_1_axi_dma_0_0_xpm_memory_base__parameterized1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 2(1.43%) |   1(0.36%) |     0(0.00%) |
|                         rdp_inst                                                                            |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized2 |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdpp1_inst                                                                          |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized3 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     11(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rst_d1_inst                                                                         |                                                                              design_1_axi_dma_0_0_xpm_fifo_reg_bit_9 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrp_inst                                                                            |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_10 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrpp1_inst                                                                          |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_11 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |     11(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         xpm_fifo_rst_inst                                                                   |                                                                                 design_1_axi_dma_0_0_xpm_fifo_rst_12 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_XD_FIFO                                                                                   |                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0 |     74(0.14%) |     62(0.12%) | 12(0.07%) |   0(0.00%) |     62(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     74(0.14%) |     62(0.12%) | 12(0.07%) |   0(0.00%) |     62(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                       |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     22(0.04%) |     22(0.04%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                    |                                                                   design_1_axi_dma_0_0_xpm_fifo_sync__parameterized1 |     52(0.10%) |     40(0.08%) | 12(0.07%) |   0(0.00%) |     62(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       xpm_fifo_base_inst                                                                    |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |     52(0.10%) |     40(0.08%) | 12(0.07%) |   0(0.00%) |     62(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         (xpm_fifo_base_inst)                                                                |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_fwft.rdpp1_inst                                                                 |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized1 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                     |                                                                 design_1_axi_dma_0_0_xpm_memory_base__parameterized0 |     12(0.02%) |      0(0.00%) | 12(0.07%) |   0(0.00%) |     26(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdp_inst                                                                            |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized6 |      8(0.02%) |      8(0.02%) |  0(0.00%) |   0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rdpp1_inst                                                                          |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized7 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         rst_d1_inst                                                                         |                                                                                design_1_axi_dma_0_0_xpm_fifo_reg_bit |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrp_inst                                                                            |                                                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_6 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         wrpp1_inst                                                                          |                                                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_7 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         xpm_fifo_rst_inst                                                                   |                                                                                    design_1_axi_dma_0_0_xpm_fifo_rst |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                         |                                                                            design_1_axi_dma_0_0_axi_datamover_ibttcc |    168(0.32%) |    168(0.32%) |  0(0.00%) |   0(0.00%) |    254(0.24%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                        |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_realign |    224(0.42%) |    202(0.38%) |  0(0.00%) |  22(0.13%) |    190(0.18%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER)                                                    |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_realign |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                          |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |    191(0.36%) |    186(0.35%) |  0(0.00%) |   5(0.03%) |    176(0.17%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_INCLUDE_SCATTER.I_S2MM_SCATTER)                                                      |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |     71(0.13%) |     71(0.13%) |  0(0.00%) |   0(0.00%) |     71(0.07%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   I_MSSAI_SKID_BUF                                                                          |                                                                    design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf |     67(0.13%) |     67(0.13%) |  0(0.00%) |   0(0.00%) |     83(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   I_TSTRB_FIFO                                                                              |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |     21(0.04%) |     16(0.03%) |  0(0.00%) |   5(0.03%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     (I_TSTRB_FIFO)                                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized5 |     19(0.04%) |     14(0.03%) |  0(0.00%) |   5(0.03%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       I_SRL_FIFO_RBU_F                                                                      |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |     19(0.04%) |     14(0.03%) |  0(0.00%) |   5(0.03%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         (I_SRL_FIFO_RBU_F)                                                                  |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         CNTR_INCR_DECR_ADDN_F_I                                                             |                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         DYNSHREG_F_I                                                                        |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized5 |     10(0.02%) |      5(0.01%) |  0(0.00%) |   5(0.03%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   SLICE_INSERTION                                                                           |                                                                             design_1_axi_dma_0_0_axi_datamover_slice |     33(0.06%) |     33(0.06%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_DRE_CNTL_FIFO                                                                             |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |     33(0.06%) |     16(0.03%) |  0(0.00%) |  17(0.10%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (I_DRE_CNTL_FIFO)                                                                         |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized4 |     31(0.06%) |     14(0.03%) |  0(0.00%) |  17(0.10%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |     31(0.06%) |     14(0.03%) |  0(0.00%) |  17(0.10%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f_5 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized4 |     24(0.05%) |      7(0.01%) |  0(0.00%) |  17(0.10%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_ADDR_CNTL                                                                                   |                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |     33(0.06%) |     10(0.02%) |  0(0.00%) |  23(0.13%) |     53(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_ADDR_CNTL)                                                                               |                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                              |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |     32(0.06%) |      9(0.02%) |  0(0.00%) |  23(0.13%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                                      design_1_axi_dma_0_0_srl_fifo_f |     31(0.06%) |      8(0.02%) |  0(0.00%) |  23(0.13%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f |     31(0.06%) |      8(0.02%) |  0(0.00%) |  23(0.13%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f_4 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                                      design_1_axi_dma_0_0_dynshreg_f |     25(0.05%) |      2(0.01%) |  0(0.00%) |  23(0.13%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_CMD_STATUS                                                                                  |                                                        design_1_axi_dma_0_0_axi_datamover_cmd_status__parameterized0 |     22(0.04%) |     22(0.04%) |  0(0.00%) |   0(0.00%) |     97(0.09%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4 |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |     34(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_CMD_FIFO                                                                                  |                                                                              design_1_axi_dma_0_0_axi_datamover_fifo |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |     63(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_RESET                                                                                       |                                                                             design_1_axi_dma_0_0_axi_datamover_reset |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_S2MM_MMAP_SKID_BUF                                                                          |                                                                       design_1_axi_dma_0_0_axi_datamover_skid2mm_buf |     40(0.08%) |     40(0.08%) |  0(0.00%) |   0(0.00%) |     78(0.07%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_WR_DATA_CNTL                                                                                |                                                                       design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     83(0.16%) |     74(0.14%) |  0(0.00%) |   9(0.05%) |     66(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_WR_DATA_CNTL)                                                                            |                                                                       design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                         |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |     35(0.07%) |     26(0.05%) |  0(0.00%) |   9(0.05%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                                     |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized6 |     34(0.06%) |     25(0.05%) |  0(0.00%) |   9(0.05%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |     34(0.06%) |     25(0.05%) |  0(0.00%) |   9(0.05%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f |     16(0.03%) |     16(0.03%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized6 |     18(0.03%) |      9(0.02%) |  0(0.00%) |   9(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               I_WR_STATUS_CNTLR                                                                             |                                                                    design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |     56(0.11%) |     38(0.07%) |  0(0.00%) |  18(0.10%) |     58(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (I_WR_STATUS_CNTLR)                                                                         |                                                                    design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |     43(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                             |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |     30(0.06%) |     14(0.03%) |  0(0.00%) |  16(0.09%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO)                                         |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized3 |     29(0.05%) |     13(0.02%) |  0(0.00%) |  16(0.09%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |     29(0.05%) |     13(0.02%) |  0(0.00%) |  16(0.09%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized3 |     23(0.04%) |      7(0.01%) |  0(0.00%) |  16(0.09%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 I_WRESP_STATUS_FIFO                                                                         |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |     20(0.04%) |     18(0.03%) |  0(0.00%) |   2(0.01%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (I_WRESP_STATUS_FIFO)                                                                     |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized2 |     16(0.03%) |     14(0.03%) |  0(0.00%) |   2(0.01%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |     16(0.03%) |     14(0.03%) |  0(0.00%) |   2(0.01%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized2 |      4(0.01%) |      2(0.01%) |  0(0.00%) |   2(0.01%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           I_RST_MODULE                                                                                      |                                                                              design_1_axi_dma_0_0_axi_dma_rst_module |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     38(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (I_RST_MODULE)                                                                                  |                                                                              design_1_axi_dma_0_0_axi_dma_rst_module |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                      |                                                                                   design_1_axi_dma_0_0_axi_dma_reset |      8(0.02%) |      8(0.02%) |  0(0.00%) |   0(0.00%) |     15(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                      |                                                                                 design_1_axi_dma_0_0_axi_dma_reset_1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |     13(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             REG_HRD_RST                                                                                     |                                                                                        design_1_axi_dma_0_0_cdc_sync |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             REG_HRD_RST_OUT                                                                                 |                                                                                      design_1_axi_dma_0_0_cdc_sync_2 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       myproject_axi_0                                                                                       |                                                                                           design_1_myproject_axi_0_0 | 16360(30.75%) | 15870(29.83%) |  0(0.00%) | 490(2.82%) | 21148(19.88%) | 0(0.00%) | 58(20.71%) |     1(0.45%) |
|         inst                                                                                                |                                                                             design_1_myproject_axi_0_0_myproject_axi | 16360(30.75%) | 15870(29.83%) |  0(0.00%) | 490(2.82%) | 21148(19.88%) | 0(0.00%) | 58(20.71%) |     1(0.45%) |
|           Block_myproject_axi_exit136_proc374_U0                                                            |                                                       design_1_myproject_axi_0_0_Block_myproject_axi_exit136_proc374 |     87(0.16%) |     87(0.16%) |  0(0.00%) |   0(0.00%) |    154(0.14%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           Loop_1_proc373_U0                                                                                 |                                                                            design_1_myproject_axi_0_0_Loop_1_proc373 |    427(0.80%) |    427(0.80%) |  0(0.00%) |   0(0.00%) |    484(0.45%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (Loop_1_proc373_U0)                                                                             |                                                                            design_1_myproject_axi_0_0_Loop_1_proc373 |    268(0.50%) |    268(0.50%) |  0(0.00%) |   0(0.00%) |    290(0.27%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             myproject_axi_ashr_54ns_32ns_54_2_1_U2                                                          |                                                       design_1_myproject_axi_0_0_myproject_axi_ashr_54ns_32ns_54_2_1 |    105(0.20%) |    105(0.20%) |  0(0.00%) |   0(0.00%) |     66(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             myproject_axi_fpext_32ns_64_3_1_U1                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_3_1 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |    128(0.12%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (myproject_axi_fpext_32ns_64_3_1_U1)                                                          |                                                           design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_3_1 |     36(0.07%) |     36(0.07%) |  0(0.00%) |   0(0.00%) |     95(0.09%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_ap_fpext_1_no_dsp_32_u                                                          |                                                        design_1_myproject_axi_0_0_myproject_axi_ap_fpext_1_no_dsp_32 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 U0                                                                                          |                                                                     design_1_myproject_axi_0_0_floating_point_v7_1_8 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   i_synth                                                                                   |                                                                 design_1_myproject_axi_0_0_floating_point_v7_1_8_viv |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     FLT_TO_FLT_OP.SPD.OP                                                                    |                                                                           design_1_myproject_axi_0_0_flt_to_flt_conv |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       EXP                                                                                   |                                                                       design_1_myproject_axi_0_0_flt_to_flt_conv_exp |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                         COND_DET                                                                            |                                                                            design_1_myproject_axi_0_0_special_detect |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                      |                                                                             design_1_myproject_axi_0_0_compare_eq_im |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             (MANT_CARRY.MANT_ALL_ZERO_DET)                                                  |                                                                             design_1_myproject_axi_0_0_compare_eq_im |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                             CARRY_ZERO_DET                                                                  |                                                                               design_1_myproject_axi_0_0_carry_chain |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                       OUTPUT                                                                                |                                                                                design_1_myproject_axi_0_0_flt_dec_op |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           Loop_2_proc_U0                                                                                    |                                                                               design_1_myproject_axi_0_0_Loop_2_proc |    398(0.75%) |    398(0.75%) |  0(0.00%) |   0(0.00%) |    389(0.37%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (Loop_2_proc_U0)                                                                                |                                                                               design_1_myproject_axi_0_0_Loop_2_proc |    268(0.50%) |    268(0.50%) |  0(0.00%) |   0(0.00%) |    325(0.31%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             myproject_axi_lshr_32ns_32ns_32_2_1_U1064                                                       |                                                       design_1_myproject_axi_0_0_myproject_axi_lshr_32ns_32ns_32_2_1 |     55(0.10%) |     55(0.10%) |  0(0.00%) |   0(0.00%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             myproject_axi_shl_64ns_32ns_64_2_1_U1065                                                        |                                                        design_1_myproject_axi_0_0_myproject_axi_shl_64ns_32ns_64_2_1 |     75(0.14%) |     75(0.14%) |  0(0.00%) |   0(0.00%) |     32(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           in_local_V_data_0_V_U                                                                             |                                                                           design_1_myproject_axi_0_0_fifo_w16_d784_A |     65(0.12%) |     65(0.12%) |  0(0.00%) |   0(0.00%) |     66(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|           is_last_0_i_loc_c_U                                                                               |                                                                              design_1_myproject_axi_0_0_fifo_w1_d4_A |      7(0.01%) |      6(0.01%) |  0(0.00%) |   1(0.01%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (is_last_0_i_loc_c_U)                                                                           |                                                                              design_1_myproject_axi_0_0_fifo_w1_d4_A |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w1_d4_A_ram                                                                              |                                                                     design_1_myproject_axi_0_0_fifo_w1_d4_A_shiftReg |      2(0.01%) |      1(0.01%) |  0(0.00%) |   1(0.01%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           myproject_U0                                                                                      |                                                                                 design_1_myproject_axi_0_0_myproject | 15290(28.74%) | 14809(27.84%) |  0(0.00%) | 481(2.76%) | 19830(18.64%) | 0(0.00%) | 57(20.36%) |     1(0.45%) |
|             (myproject_U0)                                                                                  |                                                                                 design_1_myproject_axi_0_0_myproject |     22(0.04%) |     22(0.04%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_U0                           |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_s |  5697(10.71%) |  5441(10.23%) |  0(0.00%) | 256(1.47%) |   7493(7.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_U0)                       |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_s |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |     29(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397              |                     design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s |  5686(10.69%) |  5430(10.21%) |  0(0.00%) | 256(1.47%) |   7464(7.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_397)          |                     design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config6_s |    214(0.40%) |    158(0.30%) |  0(0.00%) |  56(0.32%) |   2404(2.26%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_603                  |                                 design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s |    201(0.38%) |      1(0.01%) |  0(0.00%) | 200(1.15%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_0_0_U                                                                 |          design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_435 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_0_10_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_386 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_434 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_0_11_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_387 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_433 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_0_12_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_388 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_432 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_0_15_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_389 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_431 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_0_1_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_390 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_430 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_0_2_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_391 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_429 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_0_3_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_392 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_428 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_0_4_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_393 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_427 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_0_5_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_394 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_426 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_0_6_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_395 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_425 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_0_7_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_396 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_424 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_0_8_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_397 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_423 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_0_9_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_398 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_422 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1311_0_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_399 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_421 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1311_11_U                                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_400 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_420 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1311_12_U                                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_401 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_419 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1311_14_U                                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_402 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_418 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1311_1_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_403 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_417 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1311_2_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_404 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_416 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1311_3_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_405 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_415 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1311_4_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_406 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_414 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1311_5_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_407 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_413 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1311_6_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_408 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_412 |      8(0.02%) |      0(0.00%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1311_7_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_409 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_411 |      4(0.01%) |      0(0.00%) |  0(0.00%) |   4(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1311_9_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_410 |      9(0.02%) |      1(0.01%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core_U |     design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_line_buffer_Array_Vtde_core |      9(0.02%) |      1(0.01%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 grp_dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_fu_469                   |                            design_1_myproject_axi_0_0_dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0 |   5271(9.91%) |   5271(9.91%) |  0(0.00%) |   0(0.00%) |   5060(4.76%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0                           |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s |    615(1.16%) |    583(1.10%) |  0(0.00%) |  32(0.18%) |    791(0.74%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0)                       |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     29(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s_fu_121             |                    design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s |    601(1.13%) |    569(1.07%) |  0(0.00%) |  32(0.18%) |    762(0.72%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s_fu_121)         |                    design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s |    141(0.27%) |    141(0.27%) |  0(0.00%) |   0(0.00%) |    526(0.49%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_173                   |                                  design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s |     33(0.06%) |      1(0.01%) |  0(0.00%) |  32(0.18%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_0_0_U                                                               |          design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb |     17(0.03%) |      1(0.01%) |  0(0.00%) |  16(0.09%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_385 |     17(0.03%) |      1(0.01%) |  0(0.00%) |  16(0.09%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   line_buffer_Array_V_1_1_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_384 |     16(0.03%) |      0(0.00%) |  0(0.00%) |  16(0.09%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |     design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core |     16(0.03%) |      0(0.00%) |  0(0.00%) |  16(0.09%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_160                                  |                                           design_1_myproject_axi_0_0_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 |    427(0.80%) |    427(0.80%) |  0(0.00%) |   0(0.00%) |    236(0.22%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0                               |                          design_1_myproject_axi_0_0_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s |   3301(6.20%) |   3300(6.20%) |  0(0.00%) |   1(0.01%) |   5558(5.22%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0)                           |                          design_1_myproject_axi_0_0_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_s |     45(0.08%) |     45(0.08%) |  0(0.00%) |   0(0.00%) |    720(0.68%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996                   |                          design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |   3256(6.12%) |   3255(6.12%) |  0(0.00%) |   1(0.01%) |   4838(4.55%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_996)               |                          design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |   1249(2.35%) |   1248(2.35%) |  0(0.00%) |   1(0.01%) |   3527(3.31%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_3s_19_2_1_U669                                                        |                                                           design_1_myproject_axi_0_0_myproject_axi_mul_16s_3s_19_2_1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_3s_19_2_1_MulnS_1_U                                                 |                                                   design_1_myproject_axi_0_0_myproject_axi_mul_16s_3s_19_2_1_MulnS_1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U570                                                        |                                                           design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_383 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U571                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_183 |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_382 |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U573                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_184 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_381 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U574                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_185 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_380 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U575                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_186 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_379 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U576                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_187 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_378 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U577                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_188 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_377 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U578                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_189 |     24(0.05%) |     24(0.05%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_376 |     24(0.05%) |     24(0.05%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U579                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_190 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_375 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U580                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_191 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_374 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U581                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_192 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_373 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U582                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_193 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_372 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U583                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_194 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_371 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U584                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_195 |     13(0.02%) |     13(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_370 |     13(0.02%) |     13(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U585                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_196 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_369 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U586                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_197 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_368 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U587                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_198 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_367 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U588                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_199 |     16(0.03%) |     16(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_366 |     16(0.03%) |     16(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U589                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_200 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_365 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U590                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_201 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_364 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U591                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_202 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_363 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U592                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_203 |     16(0.03%) |     16(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_362 |     16(0.03%) |     16(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U593                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_204 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_361 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U594                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_205 |     12(0.02%) |     12(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_360 |     12(0.02%) |     12(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U595                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_206 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_359 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U596                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_207 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_358 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U597                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_208 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_357 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U598                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_209 |     24(0.05%) |     24(0.05%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_356 |     24(0.05%) |     24(0.05%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U599                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_210 |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_355 |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U600                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_211 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_354 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U601                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_212 |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_353 |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U602                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_213 |     16(0.03%) |     16(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_352 |     16(0.03%) |     16(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U603                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_214 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_351 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U604                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_215 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_350 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U605                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_216 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_349 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U606                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_217 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_348 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U607                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_218 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_347 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U608                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_219 |     23(0.04%) |     23(0.04%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_346 |     23(0.04%) |     23(0.04%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U609                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_220 |     13(0.02%) |     13(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_345 |     13(0.02%) |     13(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U610                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_221 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_344 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U611                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_222 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_343 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U612                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_223 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_342 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U613                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_224 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_341 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U614                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_225 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_340 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U615                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_226 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_339 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U616                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_227 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_338 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U617                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_228 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_337 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U619                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_229 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_336 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U620                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_230 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_335 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U621                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_231 |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_334 |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U622                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_232 |     13(0.02%) |     13(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_333 |     13(0.02%) |     13(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U623                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_233 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_332 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U624                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_234 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_331 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U625                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_235 |     12(0.02%) |     12(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_330 |     12(0.02%) |     12(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U626                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_236 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_329 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U627                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_237 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_328 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U628                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_238 |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_327 |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U629                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_239 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_326 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U630                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_240 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_325 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U631                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_241 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_324 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U632                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_242 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_323 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U633                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_243 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_322 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U634                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_244 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_321 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U635                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_245 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_320 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U636                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_246 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_319 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U637                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_247 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_318 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U638                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_248 |     24(0.05%) |     24(0.05%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_317 |     24(0.05%) |     24(0.05%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U639                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_249 |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_316 |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U640                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_250 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_315 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U641                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_251 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_314 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U642                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_252 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_313 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U643                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_253 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_312 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U644                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_254 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_311 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U645                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_255 |     16(0.03%) |     16(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_310 |     16(0.03%) |     16(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U646                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_256 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_309 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U647                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_257 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_308 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U648                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_258 |     24(0.05%) |     24(0.05%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_307 |     24(0.05%) |     24(0.05%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U649                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_259 |     13(0.02%) |     13(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_306 |     13(0.02%) |     13(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U650                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_260 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_305 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U651                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_261 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_304 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U652                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_262 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_303 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U653                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_263 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_302 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U654                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_264 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_301 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U655                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_265 |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_300 |     14(0.03%) |     14(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U656                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_266 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_299 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U657                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_267 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_298 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U658                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_268 |     23(0.04%) |     23(0.04%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_297 |     23(0.04%) |     23(0.04%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U659                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_269 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_296 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U660                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_270 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_295 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U661                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_271 |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_294 |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U662                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_272 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_293 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U663                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_273 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_292 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U664                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_274 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_291 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U665                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_275 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_290 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U666                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_276 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_289 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U667                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_277 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                               design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0_288 |     18(0.03%) |     18(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mul_16s_5s_20_2_1_U668                                                        |                                                       design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_278 |     23(0.04%) |     23(0.04%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   myproject_axi_mul_16s_5s_20_2_1_MulnS_0_U                                                 |                                                   design_1_myproject_axi_0_0_myproject_axi_mul_16s_5s_20_2_1_MulnS_0 |     23(0.04%) |     23(0.04%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mux_2568_16_2_1_U471                                                          |                                                             design_1_myproject_axi_0_0_myproject_axi_mux_2568_16_2_1 |     20(0.04%) |     20(0.04%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mux_2568_16_2_1_U472                                                          |                                                         design_1_myproject_axi_0_0_myproject_axi_mux_2568_16_2_1_279 |     20(0.04%) |     20(0.04%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mux_2568_16_2_1_U473                                                          |                                                         design_1_myproject_axi_0_0_myproject_axi_mux_2568_16_2_1_280 |     20(0.04%) |     20(0.04%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mux_2568_16_2_1_U474                                                          |                                                         design_1_myproject_axi_0_0_myproject_axi_mux_2568_16_2_1_281 |     20(0.04%) |     20(0.04%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mux_2568_16_2_1_U475                                                          |                                                         design_1_myproject_axi_0_0_myproject_axi_mux_2568_16_2_1_282 |     20(0.04%) |     20(0.04%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mux_2568_16_2_1_U476                                                          |                                                         design_1_myproject_axi_0_0_myproject_axi_mux_2568_16_2_1_283 |     20(0.04%) |     20(0.04%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mux_2568_16_2_1_U477                                                          |                                                         design_1_myproject_axi_0_0_myproject_axi_mux_2568_16_2_1_284 |     20(0.04%) |     20(0.04%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mux_2568_16_2_1_U478                                                          |                                                         design_1_myproject_axi_0_0_myproject_axi_mux_2568_16_2_1_285 |     20(0.04%) |     20(0.04%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mux_2568_16_2_1_U479                                                          |                                                         design_1_myproject_axi_0_0_myproject_axi_mux_2568_16_2_1_286 |     20(0.04%) |     20(0.04%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mux_2568_16_2_1_U480                                                          |                                                         design_1_myproject_axi_0_0_myproject_axi_mux_2568_16_2_1_287 |     21(0.04%) |     21(0.04%) |  0(0.00%) |   0(0.00%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 myproject_axi_mux_325_16_1_1_U470                                                           |                                                              design_1_myproject_axi_0_0_myproject_axi_mux_325_16_1_1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 w11_V_U                                                                                     |                    design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V |    137(0.26%) |    137(0.26%) |  0(0.00%) |   0(0.00%) |    271(0.25%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U              |                design_1_myproject_axi_0_0_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom |    137(0.26%) |    137(0.26%) |  0(0.00%) |   0(0.00%) |    271(0.25%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_0_V_U                                                                        |                                                                             design_1_myproject_axi_0_0_fifo_w16_d1_A |      8(0.02%) |      8(0.02%) |  0(0.00%) |   0(0.00%) |     14(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_0_V_U)                                                                    |                                                                             design_1_myproject_axi_0_0_fifo_w16_d1_A |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                           |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_182 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_1_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_18 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |     14(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_1_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_18 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                           |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_181 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_2_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_19 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |     14(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_2_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_19 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                           |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_180 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_3_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_20 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |     14(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_3_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_20 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                           |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_179 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_4_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_21 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |     14(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_4_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_21 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                           |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_178 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_5_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_22 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |     14(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_5_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_22 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                           |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_177 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_6_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_23 |     13(0.02%) |     13(0.02%) |  0(0.00%) |   0(0.00%) |     14(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_6_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_23 |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                           |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_176 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_7_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_24 |      8(0.02%) |      8(0.02%) |  0(0.00%) |   0(0.00%) |     14(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_7_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_24 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                           |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_175 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_8_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_25 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |     14(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_8_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_25 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                           |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg_174 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer11_out_V_data_9_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_26 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |     14(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer11_out_V_data_9_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1_A_26 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d1_A_ram                                                                           |                                                                    design_1_myproject_axi_0_0_fifo_w16_d1_A_shiftReg |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_0_V_U                                                                         |                                                                           design_1_myproject_axi_0_0_fifo_w16_d676_A |     73(0.14%) |     73(0.14%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_10_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d676_A_27 |     73(0.14%) |     73(0.14%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_11_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d676_A_28 |     72(0.14%) |     72(0.14%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_12_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d676_A_29 |     73(0.14%) |     73(0.14%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_13_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d676_A_30 |     72(0.14%) |     72(0.14%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_14_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d676_A_31 |     71(0.13%) |     71(0.13%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_15_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d676_A_32 |     72(0.14%) |     72(0.14%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_1_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d676_A_33 |     72(0.14%) |     72(0.14%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_2_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d676_A_34 |     19(0.04%) |     19(0.04%) |  0(0.00%) |   0(0.00%) |     13(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer2_out_V_data_3_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d676_A_35 |     73(0.14%) |     73(0.14%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_4_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d676_A_36 |     72(0.14%) |     72(0.14%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_5_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d676_A_37 |     72(0.14%) |     72(0.14%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_6_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d676_A_38 |     72(0.14%) |     72(0.14%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_7_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d676_A_39 |     73(0.14%) |     73(0.14%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_8_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d676_A_40 |     72(0.14%) |     72(0.14%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer2_out_V_data_9_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d676_A_41 |     73(0.14%) |     73(0.14%) |  0(0.00%) |   0(0.00%) |     60(0.06%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_0_V_U                                                                         |                                                                            design_1_myproject_axi_0_0_fifo_w3_d676_A |     53(0.10%) |     53(0.10%) |  0(0.00%) |   0(0.00%) |     40(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_10_V_U                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w3_d676_A_42 |     53(0.10%) |     53(0.10%) |  0(0.00%) |   0(0.00%) |     40(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_11_V_U                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w3_d676_A_43 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     40(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_12_V_U                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w3_d676_A_44 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     40(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_13_V_U                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w3_d676_A_45 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     40(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_14_V_U                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w3_d676_A_46 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     40(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_15_V_U                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w3_d676_A_47 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     40(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_1_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d676_A_48 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     40(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_2_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d676_A_49 |     53(0.10%) |     53(0.10%) |  0(0.00%) |   0(0.00%) |     37(0.03%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_3_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d676_A_50 |     53(0.10%) |     53(0.10%) |  0(0.00%) |   0(0.00%) |     40(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_4_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d676_A_51 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     40(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_5_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d676_A_52 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     40(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_6_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d676_A_53 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     40(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_7_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d676_A_54 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     40(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_8_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d676_A_55 |     52(0.10%) |     52(0.10%) |  0(0.00%) |   0(0.00%) |     40(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer4_out_V_data_9_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d676_A_56 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     40(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_0_V_U                                                                         |                                                                           design_1_myproject_axi_0_0_fifo_w16_d169_A |     56(0.11%) |     56(0.11%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_10_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d169_A_57 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_11_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d169_A_58 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_12_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d169_A_59 |     55(0.10%) |     55(0.10%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_13_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d169_A_60 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_14_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d169_A_61 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_15_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d169_A_62 |     57(0.11%) |     57(0.11%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_1_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d169_A_63 |     55(0.10%) |     55(0.10%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_2_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d169_A_64 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_3_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d169_A_65 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_4_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d169_A_66 |     55(0.10%) |     55(0.10%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_5_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d169_A_67 |     56(0.11%) |     56(0.11%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_6_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d169_A_68 |     55(0.10%) |     55(0.10%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_7_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d169_A_69 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_8_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d169_A_70 |     56(0.11%) |     56(0.11%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer5_out_V_data_9_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d169_A_71 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     47(0.04%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer6_out_V_data_0_V_U                                                                         |                                                                           design_1_myproject_axi_0_0_fifo_w16_d121_A |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     51(0.05%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer6_out_V_data_1_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d121_A_72 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     51(0.05%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer6_out_V_data_2_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d121_A_73 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     51(0.05%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer6_out_V_data_3_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d121_A_74 |     46(0.09%) |     46(0.09%) |  0(0.00%) |   0(0.00%) |     51(0.05%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer6_out_V_data_4_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d121_A_75 |     56(0.11%) |     56(0.11%) |  0(0.00%) |   0(0.00%) |     51(0.05%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer6_out_V_data_5_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d121_A_76 |     54(0.10%) |     54(0.10%) |  0(0.00%) |   0(0.00%) |     51(0.05%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer6_out_V_data_6_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d121_A_77 |     47(0.09%) |     47(0.09%) |  0(0.00%) |   0(0.00%) |     51(0.05%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer6_out_V_data_7_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d121_A_78 |     51(0.10%) |     51(0.10%) |  0(0.00%) |   0(0.00%) |     51(0.05%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|             layer8_out_V_data_0_V_U                                                                         |                                                                            design_1_myproject_axi_0_0_fifo_w3_d121_A |     32(0.06%) |     20(0.04%) |  0(0.00%) |  12(0.07%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer8_out_V_data_0_V_U)                                                                     |                                                                            design_1_myproject_axi_0_0_fifo_w3_d121_A |     16(0.03%) |     16(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w3_d121_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w3_d121_A_shiftReg_173 |     16(0.03%) |      4(0.01%) |  0(0.00%) |  12(0.07%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer8_out_V_data_1_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d121_A_79 |     33(0.06%) |     21(0.04%) |  0(0.00%) |  12(0.07%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer8_out_V_data_1_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w3_d121_A_79 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w3_d121_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w3_d121_A_shiftReg_172 |     16(0.03%) |      4(0.01%) |  0(0.00%) |  12(0.07%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer8_out_V_data_2_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d121_A_80 |     31(0.06%) |     19(0.04%) |  0(0.00%) |  12(0.07%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer8_out_V_data_2_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w3_d121_A_80 |     16(0.03%) |     16(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w3_d121_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w3_d121_A_shiftReg_171 |     16(0.03%) |      4(0.01%) |  0(0.00%) |  12(0.07%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer8_out_V_data_3_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d121_A_81 |     31(0.06%) |     19(0.04%) |  0(0.00%) |  12(0.07%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer8_out_V_data_3_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w3_d121_A_81 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w3_d121_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w3_d121_A_shiftReg_170 |     16(0.03%) |      4(0.01%) |  0(0.00%) |  12(0.07%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer8_out_V_data_4_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d121_A_82 |     31(0.06%) |     19(0.04%) |  0(0.00%) |  12(0.07%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer8_out_V_data_4_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w3_d121_A_82 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w3_d121_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w3_d121_A_shiftReg_169 |     16(0.03%) |      4(0.01%) |  0(0.00%) |  12(0.07%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer8_out_V_data_5_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d121_A_83 |     32(0.06%) |     20(0.04%) |  0(0.00%) |  12(0.07%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer8_out_V_data_5_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w3_d121_A_83 |     17(0.03%) |     17(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w3_d121_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w3_d121_A_shiftReg_168 |     16(0.03%) |      4(0.01%) |  0(0.00%) |  12(0.07%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer8_out_V_data_6_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d121_A_84 |     30(0.06%) |     18(0.03%) |  0(0.00%) |  12(0.07%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer8_out_V_data_6_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w3_d121_A_84 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w3_d121_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w3_d121_A_shiftReg_167 |     16(0.03%) |      4(0.01%) |  0(0.00%) |  12(0.07%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer8_out_V_data_7_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w3_d121_A_85 |     31(0.06%) |     19(0.04%) |  0(0.00%) |  12(0.07%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer8_out_V_data_7_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w3_d121_A_85 |     16(0.03%) |     16(0.03%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w3_d121_A_ram                                                                          |                                                                   design_1_myproject_axi_0_0_fifo_w3_d121_A_shiftReg |     15(0.03%) |      3(0.01%) |  0(0.00%) |  12(0.07%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_0_V_U                                                                         |                                                                            design_1_myproject_axi_0_0_fifo_w16_d25_A |     16(0.03%) |     13(0.02%) |  0(0.00%) |   3(0.02%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_0_V_U)                                                                     |                                                                            design_1_myproject_axi_0_0_fifo_w16_d25_A |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d25_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d25_A_shiftReg_166 |      6(0.01%) |      3(0.01%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_1_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d25_A_86 |     16(0.03%) |     13(0.02%) |  0(0.00%) |   3(0.02%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_1_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d25_A_86 |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d25_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d25_A_shiftReg_165 |      6(0.01%) |      3(0.01%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_2_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d25_A_87 |     16(0.03%) |     13(0.02%) |  0(0.00%) |   3(0.02%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_2_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d25_A_87 |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d25_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d25_A_shiftReg_164 |      6(0.01%) |      3(0.01%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_3_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d25_A_88 |     16(0.03%) |     13(0.02%) |  0(0.00%) |   3(0.02%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_3_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d25_A_88 |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d25_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d25_A_shiftReg_163 |      6(0.01%) |      3(0.01%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_4_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d25_A_89 |     16(0.03%) |     13(0.02%) |  0(0.00%) |   3(0.02%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_4_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d25_A_89 |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d25_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d25_A_shiftReg_162 |      6(0.01%) |      3(0.01%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_5_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d25_A_90 |     16(0.03%) |     13(0.02%) |  0(0.00%) |   3(0.02%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_5_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d25_A_90 |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d25_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d25_A_shiftReg_161 |      6(0.01%) |      3(0.01%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_6_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d25_A_91 |     16(0.03%) |     13(0.02%) |  0(0.00%) |   3(0.02%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_6_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d25_A_91 |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d25_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d25_A_shiftReg_160 |      6(0.01%) |      3(0.01%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             layer9_out_V_data_7_V_U                                                                         |                                                                         design_1_myproject_axi_0_0_fifo_w16_d25_A_92 |     18(0.03%) |     15(0.03%) |  0(0.00%) |   3(0.02%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (layer9_out_V_data_7_V_U)                                                                     |                                                                         design_1_myproject_axi_0_0_fifo_w16_d25_A_92 |     12(0.02%) |     12(0.02%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               U_fifo_w16_d25_A_ram                                                                          |                                                                   design_1_myproject_axi_0_0_fifo_w16_d25_A_shiftReg |      6(0.01%) |      3(0.01%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_U0                         |                    design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s |    306(0.58%) |    282(0.53%) |  0(0.00%) |  24(0.14%) |    426(0.40%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_U0)                     |                    design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s |    252(0.47%) |    252(0.47%) |  0(0.00%) |   0(0.00%) |    426(0.40%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_0_U                                                                   |          design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core_159 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_1_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_138 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core_158 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_2_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_139 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core_157 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_3_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_140 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core_156 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_4_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_141 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core_155 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_5_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_142 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core_154 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_6_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_143 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core_153 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_3_0_7_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_144 |     10(0.02%) |      7(0.01%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core_U     |     design_1_myproject_axi_0_0_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bZio_core |     10(0.02%) |      7(0.01%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U445                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_145 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U446                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_146 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U447                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_147 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U448                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_148 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U449                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_149 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U450                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_150 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U451                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_151 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U452                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_152 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0                                     |                                design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s |    374(0.70%) |    326(0.61%) |  0(0.00%) |  48(0.28%) |    640(0.60%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0)                                 |                                design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s |    276(0.52%) |    276(0.52%) |  0(0.00%) |   0(0.00%) |    640(0.60%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_0_U                                                                   |          design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_137 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_10_U                                                                  |       design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_93 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_136 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_11_U                                                                  |       design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_94 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_135 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_12_U                                                                  |       design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_95 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_134 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_13_U                                                                  |       design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_96 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_133 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_14_U                                                                  |       design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_97 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_132 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_15_U                                                                  |       design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_98 |      5(0.01%) |      2(0.01%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_131 |      5(0.01%) |      2(0.01%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_1_U                                                                   |       design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_99 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_130 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_2_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_100 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_129 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_3_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_101 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_128 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_4_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_102 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_127 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_5_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_103 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_126 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_6_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_104 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_125 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_7_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_105 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_124 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_8_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_106 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_123 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               line_buffer_Array_V_2_0_9_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_107 |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core_U     |     design_1_myproject_axi_0_0_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_dEe_core |      3(0.01%) |      0(0.00%) |  0(0.00%) |   3(0.02%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U100                                                              |                                                               design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U101                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_108 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U102                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_109 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U103                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_110 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U104                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_111 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U105                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_112 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U106                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_113 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U107                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_114 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U92                                                               |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_115 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U93                                                               |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_116 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U94                                                               |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_117 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U95                                                               |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_118 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U96                                                               |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_119 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U97                                                               |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_120 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U98                                                               |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_121 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               myproject_axi_mux_42_10_1_1_U99                                                               |                                                           design_1_myproject_axi_0_0_myproject_axi_mux_42_10_1_1_122 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_U0                           |                      design_1_myproject_axi_0_0_relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_s |    332(0.62%) |    332(0.62%) |  0(0.00%) |   0(0.00%) |    351(0.33%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_U0                             |                        design_1_myproject_axi_0_0_relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_s |    173(0.33%) |    173(0.33%) |  0(0.00%) |   0(0.00%) |    194(0.18%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0                                 |                            design_1_myproject_axi_0_0_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s |    745(1.40%) |    745(1.40%) |  0(0.00%) |   0(0.00%) |   1354(1.27%) | 0(0.00%) |   2(0.71%) |     1(0.45%) |
|               (softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0)                             |                            design_1_myproject_axi_0_0_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |     41(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_fu_58               |                     design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s |    736(1.38%) |    736(1.38%) |  0(0.00%) |   0(0.00%) |   1313(1.23%) | 0(0.00%) |   2(0.71%) |     1(0.45%) |
|                 (grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_fu_58)           |                     design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s |    402(0.76%) |    402(0.76%) |  0(0.00%) |   0(0.00%) |   1204(1.13%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 exp_table1_U                                                                                |          design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG |     55(0.10%) |     55(0.10%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|                   softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG_rom_U    |      design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG_rom |     55(0.10%) |     55(0.10%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|                 grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360                        |                                 design_1_myproject_axi_0_0_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s |    165(0.31%) |    165(0.31%) |  0(0.00%) |   0(0.00%) |    107(0.10%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 invert_table2_U                                                                             |          design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|                   softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ_rom_U    |      design_1_myproject_axi_0_0_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ_rom |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   1(0.36%) |     0(0.00%) |
|                 myproject_axi_mul_17ns_18s_26_2_1_U909                                                      |                                                         design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1 |    100(0.19%) |    100(0.19%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|                   myproject_axi_mul_17ns_18s_26_2_1_MulnS_2_U                                               |                                                 design_1_myproject_axi_0_0_myproject_axi_mul_17ns_18s_26_2_1_MulnS_2 |    100(0.19%) |    100(0.19%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     1(0.45%) |
|             start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_U0_U               |           design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config6_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0_U                   |               design_1_myproject_axi_0_0_start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config11_U0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9j0_U              |          design_1_myproject_axi_0_0_start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9j0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_U                         |                     design_1_myproject_axi_0_0_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_U0_U               |           design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_3_1_4_0_0_16u_relu_config4_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_U0_U                 |             design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_8u_array_ap_ufixed_3_1_4_0_0_8u_relu_config8_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0_U                     |                 design_1_myproject_axi_0_0_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_0_V_U                                                                            |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_x |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_0_V_U)                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w16_d1_A_x |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                           |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_17 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_1_V_U                                                                            |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_0 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_1_V_U)                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_0 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                           |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_16 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_2_V_U                                                                            |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_2_V_U)                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                           |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_15 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_3_V_U                                                                            |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_2 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_3_V_U)                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                           |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_14 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_4_V_U                                                                            |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_3 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_4_V_U)                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_3 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                           |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_13 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_5_V_U                                                                            |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_4 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_5_V_U)                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_4 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                           |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_12 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_6_V_U                                                                            |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_5 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_6_V_U)                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_5 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                           |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_11 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_7_V_U                                                                            |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_6 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_7_V_U)                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_6 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                           |                                                               design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_10 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_8_V_U                                                                            |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_7 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_8_V_U)                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_7 |      3(0.01%) |      3(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                           |                                                                design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg_9 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           out_local_V_data_9_V_U                                                                            |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_8 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (out_local_V_data_9_V_U)                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d1_A_x_8 |      4(0.01%) |      4(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d1_A_x_ram                                                                           |                                                                  design_1_myproject_axi_0_0_fifo_w16_d1_A_x_shiftReg |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           start_for_Block_myproject_axi_exit136_proc374_U0_U                                                |                                          design_1_myproject_axi_0_0_start_for_Block_myproject_axi_exit136_proc374_U0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           start_for_Loop_2_proc_U0_U                                                                        |                                                                  design_1_myproject_axi_0_0_start_for_Loop_2_proc_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           start_for_myproject_U0_U                                                                          |                                                                    design_1_myproject_axi_0_0_start_for_myproject_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           tmp_data_V_U                                                                                      |                                                                            design_1_myproject_axi_0_0_fifo_w16_d10_A |     24(0.05%) |     16(0.03%) |  0(0.00%) |   8(0.05%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             (tmp_data_V_U)                                                                                  |                                                                            design_1_myproject_axi_0_0_fifo_w16_d10_A |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      7(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             U_fifo_w16_d10_A_ram                                                                            |                                                                   design_1_myproject_axi_0_0_fifo_w16_d10_A_shiftReg |     18(0.03%) |     10(0.02%) |  0(0.00%) |   8(0.05%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|     processing_system7_0                                                                                    |                                                                                      design_1_processing_system7_0_0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       (processing_system7_0)                                                                                |                                                                                      design_1_processing_system7_0_0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       inst                                                                                                  |                                           design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7 |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|     ps7_0_axi_periph                                                                                        |                                                                                          design_1_ps7_0_axi_periph_0 |    368(0.69%) |    309(0.58%) |  0(0.00%) |  59(0.34%) |    448(0.42%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       s00_couplers                                                                                          |                                                                                              s00_couplers_imp_UYSKKA |    368(0.69%) |    309(0.58%) |  0(0.00%) |  59(0.34%) |    448(0.42%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         auto_pc                                                                                             |                                                                                                   design_1_auto_pc_0 |    368(0.69%) |    309(0.58%) |  0(0.00%) |  59(0.34%) |    448(0.42%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           inst                                                                                              |                                             design_1_auto_pc_0_axi_protocol_converter_v2_1_19_axi_protocol_converter |    368(0.69%) |    309(0.58%) |  0(0.00%) |  59(0.34%) |    448(0.42%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                            |                                                                design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s |    368(0.69%) |    309(0.58%) |  0(0.00%) |  59(0.34%) |    448(0.42%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                                                        |                                                                design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               RD.ar_channel_0                                                                               |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_ar_channel |     77(0.14%) |     77(0.14%) |  0(0.00%) |   0(0.00%) |     83(0.08%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (RD.ar_channel_0)                                                                           |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_ar_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ar_cmd_fsm_0                                                                                |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm |     22(0.04%) |     22(0.04%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 cmd_translator_0                                                                            |                                               design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_cmd_translator_1 |     55(0.10%) |     55(0.10%) |  0(0.00%) |   0(0.00%) |     69(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (cmd_translator_0)                                                                        |                                               design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_cmd_translator_1 |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   incr_cmd_0                                                                                |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_incr_cmd_2 |     39(0.07%) |     39(0.07%) |  0(0.00%) |   0(0.00%) |     23(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   wrap_cmd_0                                                                                |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_wrap_cmd_3 |     15(0.03%) |     15(0.03%) |  0(0.00%) |   0(0.00%) |     43(0.04%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               RD.r_channel_0                                                                                |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_r_channel |     61(0.11%) |     16(0.03%) |  0(0.00%) |  45(0.26%) |     24(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (RD.r_channel_0)                                                                            |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_r_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |     14(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 rd_data_fifo_0                                                                              |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 |     39(0.07%) |      7(0.01%) |  0(0.00%) |  32(0.18%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 transaction_fifo_0                                                                          |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 |     22(0.04%) |      9(0.02%) |  0(0.00%) |  13(0.07%) |      5(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               SI_REG                                                                                        |                                                     design_1_auto_pc_0_axi_register_slice_v2_1_19_axi_register_slice |    131(0.25%) |    131(0.25%) |  0(0.00%) |   0(0.00%) |    248(0.23%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 ar.ar_pipe                                                                                  |                                                    design_1_auto_pc_0_axi_register_slice_v2_1_19_axic_register_slice |     46(0.09%) |     46(0.09%) |  0(0.00%) |   0(0.00%) |     67(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 aw.aw_pipe                                                                                  |                                                  design_1_auto_pc_0_axi_register_slice_v2_1_19_axic_register_slice_0 |     48(0.09%) |     48(0.09%) |  0(0.00%) |   0(0.00%) |     59(0.06%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 b.b_pipe                                                                                    |                                    design_1_auto_pc_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized1 |     10(0.02%) |     10(0.02%) |  0(0.00%) |   0(0.00%) |     30(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 r.r_pipe                                                                                    |                                    design_1_auto_pc_0_axi_register_slice_v2_1_19_axic_register_slice__parameterized2 |     27(0.05%) |     27(0.05%) |  0(0.00%) |   0(0.00%) |     92(0.09%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               WR.aw_channel_0                                                                               |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_aw_channel |     68(0.13%) |     68(0.13%) |  0(0.00%) |   0(0.00%) |     75(0.07%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (WR.aw_channel_0)                                                                           |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_aw_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |     16(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 aw_cmd_fsm_0                                                                                |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 cmd_translator_0                                                                            |                                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_cmd_translator |     57(0.11%) |     57(0.11%) |  0(0.00%) |   0(0.00%) |     57(0.05%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   (cmd_translator_0)                                                                        |                                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_cmd_translator |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   incr_cmd_0                                                                                |                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_incr_cmd |     35(0.07%) |     35(0.07%) |  0(0.00%) |   0(0.00%) |     19(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                   wrap_cmd_0                                                                                |                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_wrap_cmd |     21(0.04%) |     21(0.04%) |  0(0.00%) |   0(0.00%) |     35(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|               WR.b_channel_0                                                                                |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_b_channel |     33(0.06%) |     19(0.04%) |  0(0.00%) |  14(0.08%) |     17(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 (WR.b_channel_0)                                                                            |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_b_channel |      9(0.02%) |      9(0.02%) |  0(0.00%) |   0(0.00%) |     13(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 bid_fifo_0                                                                                  |                                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_simple_fifo |     19(0.04%) |      7(0.01%) |  0(0.00%) |  12(0.07%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|                 bresp_fifo_0                                                                                |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 |      5(0.01%) |      3(0.01%) |  0(0.00%) |   2(0.01%) |      2(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|     rst_ps7_0_100M                                                                                          |                                                                                            design_1_rst_ps7_0_100M_0 |     16(0.03%) |     15(0.03%) |  0(0.00%) |   1(0.01%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|       U0                                                                                                    |                                                                             design_1_rst_ps7_0_100M_0_proc_sys_reset |     16(0.03%) |     15(0.03%) |  0(0.00%) |   1(0.01%) |     33(0.03%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         (U0)                                                                                                |                                                                             design_1_rst_ps7_0_100M_0_proc_sys_reset |      0(0.00%) |      0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         EXT_LPF                                                                                             |                                                                                        design_1_rst_ps7_0_100M_0_lpf |      5(0.01%) |      4(0.01%) |  0(0.00%) |   1(0.01%) |     17(0.02%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           (EXT_LPF)                                                                                         |                                                                                        design_1_rst_ps7_0_100M_0_lpf |      2(0.01%) |      1(0.01%) |  0(0.00%) |   1(0.01%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                         |                                                                                   design_1_rst_ps7_0_100M_0_cdc_sync |      1(0.01%) |      1(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                         |                                                                                 design_1_rst_ps7_0_100M_0_cdc_sync_0 |      2(0.01%) |      2(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|         SEQ                                                                                                 |                                                                               design_1_rst_ps7_0_100M_0_sequence_psr |     11(0.02%) |     11(0.02%) |  0(0.00%) |   0(0.00%) |     15(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           (SEQ)                                                                                             |                                                                               design_1_rst_ps7_0_100M_0_sequence_psr |      6(0.01%) |      6(0.01%) |  0(0.00%) |   0(0.00%) |      9(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
|           SEQ_COUNTER                                                                                       |                                                                                    design_1_rst_ps7_0_100M_0_upcnt_n |      5(0.01%) |      5(0.01%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) |   0(0.00%) |     0(0.00%) |
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+------------+---------------+----------+------------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


