<stg><name>update.1</name>


<trans_list>

<trans id="161" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="4" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %mark_a_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mark_a

]]></Node>
<StgValue><ssdm name="mark_a_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %exp_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %exp

]]></Node>
<StgValue><ssdm name="exp_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="5">
<![CDATA[
:2 %exp_cast = zext i5 %exp_read

]]></Node>
<StgValue><ssdm name="exp_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bucket, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %checkdata, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bucket, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:8 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %checkdata

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:9 %global_time_1_load = load i32 %global_time_1

]]></Node>
<StgValue><ssdm name="global_time_1_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %not_mark_a = xor i1 %mark_a_read, i1 1

]]></Node>
<StgValue><ssdm name="not_mark_a"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln105 = br void

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %blockID = phi i10 %add_ln105_1, void %.split6_ifconv, i10 0, void

]]></Node>
<StgValue><ssdm name="blockID"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2 %add_ln105_1 = add i10 %blockID, i10 1

]]></Node>
<StgValue><ssdm name="add_ln105_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4 %icmp_ln105 = icmp_eq  i10 %blockID, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln105 = br i1 %icmp_ln105, void %.split6_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="10">
<![CDATA[
.split6_ifconv:2 %empty_17 = trunc i10 %blockID

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.split6_ifconv:3 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %empty_17, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="11">
<![CDATA[
.split6_ifconv:4 %zext_ln109 = zext i11 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:5 %b_addr = getelementptr i32 %b, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="11">
<![CDATA[
.split6_ifconv:6 %b_load = load i11 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split6_ifconv:30 %or_ln109 = or i11 %shl_ln, i11 1

]]></Node>
<StgValue><ssdm name="or_ln109"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="11">
<![CDATA[
.split6_ifconv:31 %zext_ln109_1 = zext i11 %or_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:32 %b_addr_1 = getelementptr i32 %b, i64 0, i64 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="11">
<![CDATA[
.split6_ifconv:33 %b_load_1 = load i11 %b_addr_1

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="11">
<![CDATA[
.split6_ifconv:6 %b_load = load i11 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:7 %ashr_ln109 = ashr i32 %b_load, i32 %exp_cast

]]></Node>
<StgValue><ssdm name="ashr_ln109"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="32">
<![CDATA[
.split6_ifconv:8 %trunc_ln109 = trunc i32 %ashr_ln109

]]></Node>
<StgValue><ssdm name="trunc_ln109"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.split6_ifconv:9 %tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln109, i9 %empty_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="11">
<![CDATA[
.split6_ifconv:10 %zext_ln111 = zext i11 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:11 %bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="bucket_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="11">
<![CDATA[
.split6_ifconv:12 %bucket_load = load i11 %bucket_addr

]]></Node>
<StgValue><ssdm name="bucket_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="11">
<![CDATA[
.split6_ifconv:33 %b_load_1 = load i11 %b_addr_1

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split6_ifconv:59 %or_ln109_1 = or i11 %shl_ln, i11 2

]]></Node>
<StgValue><ssdm name="or_ln109_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="11">
<![CDATA[
.split6_ifconv:60 %zext_ln109_2 = zext i11 %or_ln109_1

]]></Node>
<StgValue><ssdm name="zext_ln109_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:61 %b_addr_2 = getelementptr i32 %b, i64 0, i64 %zext_ln109_2

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="11">
<![CDATA[
.split6_ifconv:62 %b_load_2 = load i11 %b_addr_2

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split6_ifconv:88 %or_ln109_2 = or i11 %shl_ln, i11 3

]]></Node>
<StgValue><ssdm name="or_ln109_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="11">
<![CDATA[
.split6_ifconv:89 %zext_ln109_3 = zext i11 %or_ln109_2

]]></Node>
<StgValue><ssdm name="zext_ln109_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:90 %b_addr_3 = getelementptr i32 %b, i64 0, i64 %zext_ln109_3

]]></Node>
<StgValue><ssdm name="b_addr_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="11">
<![CDATA[
.split6_ifconv:91 %b_load_3 = load i11 %b_addr_3

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %inc_i14_lcssa17 = phi i32 %add_ln107, void %.split6_ifconv, i32 %global_time_1_load, void

]]></Node>
<StgValue><ssdm name="inc_i14_lcssa17"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
.split6_ifconv:1 %inc_i14_lcssa17_cast6 = zext i32 %inc_i14_lcssa17

]]></Node>
<StgValue><ssdm name="inc_i14_lcssa17_cast6"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="11">
<![CDATA[
.split6_ifconv:12 %bucket_load = load i11 %bucket_addr

]]></Node>
<StgValue><ssdm name="bucket_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
.split6_ifconv:13 %zext_ln111_4 = zext i32 %bucket_load

]]></Node>
<StgValue><ssdm name="zext_ln111_4"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:14 %a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln111_4

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split6_ifconv:15 %store_ln111 = store i32 %b_load, i11 %a_addr

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="21" op_0_bw="32">
<![CDATA[
.split6_ifconv:16 %trunc_ln9 = trunc i32 %inc_i14_lcssa17

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:17 %checkdata_addr = getelementptr i128 %checkdata, i64 0, i64 %inc_i14_lcssa17_cast6

]]></Node>
<StgValue><ssdm name="checkdata_addr"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="1">
<![CDATA[
.split6_ifconv:18 %storemerge1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i31.i1, i32 %inc_i14_lcssa17, i32 %b_load, i32 %bucket_load, i31 0, i1 %not_mark_a

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split6_ifconv:19 %store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr, i128 %storemerge1, i16 65535

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:20 %add_ln122 = add i32 %bucket_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split6_ifconv:21 %store_ln122 = store i32 %add_ln122, i11 %bucket_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split6_ifconv:22 %add_ln9 = add i21 %trunc_ln9, i21 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="21">
<![CDATA[
.split6_ifconv:23 %zext_ln9 = zext i21 %add_ln9

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:24 %checkdata_addr_2 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="checkdata_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="11">
<![CDATA[
.split6_ifconv:25 %zext_ln10 = zext i11 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:26 %add_ln12 = add i32 %inc_i14_lcssa17, i32 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="20" op_4_bw="12" op_5_bw="32">
<![CDATA[
.split6_ifconv:27 %tmp1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12, i32 %add_ln122, i20 0, i12 %zext_ln10, i32 0

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split6_ifconv:28 %or_ln12 = or i128 %tmp1, i128 2

]]></Node>
<StgValue><ssdm name="or_ln12"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split6_ifconv:29 %store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_2, i128 %or_ln12, i16 65535

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:34 %ashr_ln109_1 = ashr i32 %b_load_1, i32 %exp_cast

]]></Node>
<StgValue><ssdm name="ashr_ln109_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="32">
<![CDATA[
.split6_ifconv:35 %trunc_ln109_1 = trunc i32 %ashr_ln109_1

]]></Node>
<StgValue><ssdm name="trunc_ln109_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="11">
<![CDATA[
.split6_ifconv:62 %b_load_2 = load i11 %b_addr_2

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="11">
<![CDATA[
.split6_ifconv:91 %b_load_3 = load i11 %b_addr_3

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.split6_ifconv:36 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln109_1, i9 %empty_17

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="11">
<![CDATA[
.split6_ifconv:37 %zext_ln111_1 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln111_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:38 %bucket_addr_1 = getelementptr i32 %bucket, i64 0, i64 %zext_ln111_1

]]></Node>
<StgValue><ssdm name="bucket_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split6_ifconv:39 %bucket_load_1 = load i11 %bucket_addr_1

]]></Node>
<StgValue><ssdm name="bucket_load_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:63 %ashr_ln109_2 = ashr i32 %b_load_2, i32 %exp_cast

]]></Node>
<StgValue><ssdm name="ashr_ln109_2"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="32">
<![CDATA[
.split6_ifconv:64 %trunc_ln109_2 = trunc i32 %ashr_ln109_2

]]></Node>
<StgValue><ssdm name="trunc_ln109_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split6_ifconv:39 %bucket_load_1 = load i11 %bucket_addr_1

]]></Node>
<StgValue><ssdm name="bucket_load_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
.split6_ifconv:40 %zext_ln111_5 = zext i32 %bucket_load_1

]]></Node>
<StgValue><ssdm name="zext_ln111_5"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:41 %a_addr_1 = getelementptr i32 %a, i64 0, i64 %zext_ln111_5

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split6_ifconv:42 %store_ln111 = store i32 %b_load_1, i11 %a_addr_1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:43 %add_ln13 = add i32 %inc_i14_lcssa17, i32 2

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split6_ifconv:44 %add_ln13_1 = add i21 %trunc_ln9, i21 2

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="21">
<![CDATA[
.split6_ifconv:45 %zext_ln9_1 = zext i21 %add_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln9_1"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:46 %checkdata_addr_1 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_1

]]></Node>
<StgValue><ssdm name="checkdata_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="1">
<![CDATA[
.split6_ifconv:47 %storemerge2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i31.i1, i32 %add_ln13, i32 %b_load_1, i32 %bucket_load_1, i31 0, i1 %not_mark_a

]]></Node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split6_ifconv:48 %store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_1, i128 %storemerge2, i16 65535

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:49 %add_ln122_1 = add i32 %bucket_load_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln122_1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split6_ifconv:50 %store_ln122 = store i32 %add_ln122_1, i11 %bucket_addr_1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split6_ifconv:51 %add_ln9_1 = add i21 %trunc_ln9, i21 3

]]></Node>
<StgValue><ssdm name="add_ln9_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="21">
<![CDATA[
.split6_ifconv:52 %zext_ln9_2 = zext i21 %add_ln9_1

]]></Node>
<StgValue><ssdm name="zext_ln9_2"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:53 %checkdata_addr_4 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_2

]]></Node>
<StgValue><ssdm name="checkdata_addr_4"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="11">
<![CDATA[
.split6_ifconv:54 %zext_ln10_1 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:55 %add_ln12_1 = add i32 %inc_i14_lcssa17, i32 3

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="20" op_4_bw="12" op_5_bw="32">
<![CDATA[
.split6_ifconv:56 %tmp2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_1, i32 %add_ln122_1, i20 0, i12 %zext_ln10_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split6_ifconv:57 %or_ln12_1 = or i128 %tmp2, i128 2

]]></Node>
<StgValue><ssdm name="or_ln12_1"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split6_ifconv:58 %store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_4, i128 %or_ln12_1, i16 65535

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:92 %ashr_ln109_3 = ashr i32 %b_load_3, i32 %exp_cast

]]></Node>
<StgValue><ssdm name="ashr_ln109_3"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="32">
<![CDATA[
.split6_ifconv:93 %trunc_ln109_3 = trunc i32 %ashr_ln109_3

]]></Node>
<StgValue><ssdm name="trunc_ln109_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.split6_ifconv:65 %tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln109_2, i9 %empty_17

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="11">
<![CDATA[
.split6_ifconv:66 %zext_ln111_2 = zext i11 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln111_2"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:67 %bucket_addr_2 = getelementptr i32 %bucket, i64 0, i64 %zext_ln111_2

]]></Node>
<StgValue><ssdm name="bucket_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split6_ifconv:68 %bucket_load_2 = load i11 %bucket_addr_2

]]></Node>
<StgValue><ssdm name="bucket_load_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split6_ifconv:68 %bucket_load_2 = load i11 %bucket_addr_2

]]></Node>
<StgValue><ssdm name="bucket_load_2"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="32">
<![CDATA[
.split6_ifconv:69 %zext_ln111_6 = zext i32 %bucket_load_2

]]></Node>
<StgValue><ssdm name="zext_ln111_6"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:70 %a_addr_2 = getelementptr i32 %a, i64 0, i64 %zext_ln111_6

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split6_ifconv:71 %store_ln111 = store i32 %b_load_2, i11 %a_addr_2

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:72 %add_ln13_2 = add i32 %inc_i14_lcssa17, i32 4

]]></Node>
<StgValue><ssdm name="add_ln13_2"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split6_ifconv:73 %add_ln13_3 = add i21 %trunc_ln9, i21 4

]]></Node>
<StgValue><ssdm name="add_ln13_3"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="21">
<![CDATA[
.split6_ifconv:74 %zext_ln9_3 = zext i21 %add_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln9_3"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:75 %checkdata_addr_5 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_3

]]></Node>
<StgValue><ssdm name="checkdata_addr_5"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="1">
<![CDATA[
.split6_ifconv:76 %storemerge3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i31.i1, i32 %add_ln13_2, i32 %b_load_2, i32 %bucket_load_2, i31 0, i1 %not_mark_a

]]></Node>
<StgValue><ssdm name="storemerge3"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split6_ifconv:77 %store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_5, i128 %storemerge3, i16 65535

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:78 %add_ln122_2 = add i32 %bucket_load_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln122_2"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split6_ifconv:79 %store_ln122 = store i32 %add_ln122_2, i11 %bucket_addr_2

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split6_ifconv:80 %add_ln9_2 = add i21 %trunc_ln9, i21 5

]]></Node>
<StgValue><ssdm name="add_ln9_2"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="21">
<![CDATA[
.split6_ifconv:81 %zext_ln9_4 = zext i21 %add_ln9_2

]]></Node>
<StgValue><ssdm name="zext_ln9_4"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:82 %checkdata_addr_6 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_4

]]></Node>
<StgValue><ssdm name="checkdata_addr_6"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="11">
<![CDATA[
.split6_ifconv:83 %zext_ln10_2 = zext i11 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln10_2"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:84 %add_ln12_2 = add i32 %inc_i14_lcssa17, i32 5

]]></Node>
<StgValue><ssdm name="add_ln12_2"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="20" op_4_bw="12" op_5_bw="32">
<![CDATA[
.split6_ifconv:85 %tmp3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_2, i32 %add_ln122_2, i20 0, i12 %zext_ln10_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split6_ifconv:86 %or_ln12_2 = or i128 %tmp3, i128 2

]]></Node>
<StgValue><ssdm name="or_ln12_2"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split6_ifconv:87 %store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_6, i128 %or_ln12_2, i16 65535

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.split6_ifconv:94 %tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %trunc_ln109_3, i9 %empty_17

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="11">
<![CDATA[
.split6_ifconv:95 %zext_ln111_3 = zext i11 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln111_3"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:96 %bucket_addr_3 = getelementptr i32 %bucket, i64 0, i64 %zext_ln111_3

]]></Node>
<StgValue><ssdm name="bucket_addr_3"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split6_ifconv:97 %bucket_load_3 = load i11 %bucket_addr_3

]]></Node>
<StgValue><ssdm name="bucket_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6_ifconv:0 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split6_ifconv:97 %bucket_load_3 = load i11 %bucket_addr_3

]]></Node>
<StgValue><ssdm name="bucket_load_3"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
.split6_ifconv:98 %zext_ln111_7 = zext i32 %bucket_load_3

]]></Node>
<StgValue><ssdm name="zext_ln111_7"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:99 %a_addr_3 = getelementptr i32 %a, i64 0, i64 %zext_ln111_7

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split6_ifconv:100 %store_ln111 = store i32 %b_load_3, i11 %a_addr_3

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:101 %add_ln13_4 = add i32 %inc_i14_lcssa17, i32 6

]]></Node>
<StgValue><ssdm name="add_ln13_4"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split6_ifconv:102 %add_ln13_5 = add i21 %trunc_ln9, i21 6

]]></Node>
<StgValue><ssdm name="add_ln13_5"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="21">
<![CDATA[
.split6_ifconv:103 %zext_ln9_5 = zext i21 %add_ln13_5

]]></Node>
<StgValue><ssdm name="zext_ln9_5"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:104 %checkdata_addr_3 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_5

]]></Node>
<StgValue><ssdm name="checkdata_addr_3"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="31" op_5_bw="1">
<![CDATA[
.split6_ifconv:105 %storemerge = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i31.i1, i32 %add_ln13_4, i32 %b_load_3, i32 %bucket_load_3, i31 0, i1 %not_mark_a

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split6_ifconv:106 %store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_3, i128 %storemerge, i16 65535

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:107 %add_ln122_3 = add i32 %bucket_load_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln122_3"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split6_ifconv:108 %store_ln122 = store i32 %add_ln122_3, i11 %bucket_addr_3

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split6_ifconv:109 %add_ln9_3 = add i21 %trunc_ln9, i21 7

]]></Node>
<StgValue><ssdm name="add_ln9_3"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="21">
<![CDATA[
.split6_ifconv:110 %zext_ln9_6 = zext i21 %add_ln9_3

]]></Node>
<StgValue><ssdm name="zext_ln9_6"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="21" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6_ifconv:111 %checkdata_addr_7 = getelementptr i128 %checkdata, i64 0, i64 %zext_ln9_6

]]></Node>
<StgValue><ssdm name="checkdata_addr_7"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="11">
<![CDATA[
.split6_ifconv:112 %zext_ln10_3 = zext i11 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln10_3"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:113 %add_ln12_3 = add i32 %inc_i14_lcssa17, i32 7

]]></Node>
<StgValue><ssdm name="add_ln12_3"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="20" op_4_bw="12" op_5_bw="32">
<![CDATA[
.split6_ifconv:114 %tmp4 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i20.i12.i32, i32 %add_ln12_3, i32 %add_ln122_3, i20 0, i12 %zext_ln10_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split6_ifconv:115 %or_ln12_3 = or i128 %tmp4, i128 2

]]></Node>
<StgValue><ssdm name="or_ln12_3"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="128" op_3_bw="16">
<![CDATA[
.split6_ifconv:116 %store_ln12 = store void @_ssdm_op_Write.bram.i128, i21 %checkdata_addr_7, i128 %or_ln12_3, i16 65535

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:117 %add_ln107 = add i32 %inc_i14_lcssa17, i32 8

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.split6_ifconv:118 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="158" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln105 = add i32 %global_time_1_load, i32 4096

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln13 = store i32 %add_ln105, i32 %global_time_1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0">
<![CDATA[
:2 %ret_ln130 = ret

]]></Node>
<StgValue><ssdm name="ret_ln130"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
