#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15560dc90 .scope module, "tb_CPU_Top" "tb_CPU_Top" 2 1;
 .timescale 0 0;
v0x6000031ee130_0 .var "CLK", 0 0;
v0x6000031ee1c0_0 .var "nRESET", 0 0;
S_0x15560de00 .scope module, "uCPU_Top" "CPU_Top" 2 6, 3 24 0, S_0x15560dc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "nRESET";
v0x6000031f2d90_0 .net "ALUctrl", 2 0, v0x6000031fbcc0_0;  1 drivers
v0x6000031f2e20_0 .net "ALUresult", 31 0, v0x6000031fbc30_0;  1 drivers
v0x6000031f2eb0_0 .net "CLK", 0 0, v0x6000031ee130_0;  1 drivers
v0x6000031f2f40_0 .net "Ctrl_ALUop_o", 1 0, v0x6000031f4bd0_0;  1 drivers
v0x6000031f2fd0_0 .net "Ctrl_ALUsrc_o", 0 0, v0x6000031f4c60_0;  1 drivers
v0x6000031f3060_0 .net "Ctrl_MemRead_o", 0 0, v0x6000031f4d80_0;  1 drivers
v0x6000031f30f0_0 .net "Ctrl_MemToReg_o", 0 0, v0x6000031f4e10_0;  1 drivers
v0x6000031f3180_0 .net "Ctrl_MemWrite_o", 0 0, v0x6000031f4ea0_0;  1 drivers
v0x6000031f3210_0 .net "Ctrl_RegWrite_o", 0 0, v0x6000031f4f30_0;  1 drivers
v0x6000031f32a0_0 .net "Ctrl_imm_sel", 0 0, v0x6000031f4fc0_0;  1 drivers
v0x6000031f3330_0 .net "EX_MEM_ALUresult_o", 31 0, v0x6000031f6130_0;  1 drivers
v0x6000031f33c0_0 .net "EX_MEM_MemRead_o", 0 0, v0x6000031f62e0_0;  1 drivers
v0x6000031f3450_0 .net "EX_MEM_MemToReg_o", 0 0, v0x6000031f6400_0;  1 drivers
v0x6000031f34e0_0 .net "EX_MEM_MemWrite_o", 0 0, v0x6000031f6520_0;  1 drivers
v0x6000031f3570_0 .net "EX_MEM_RDaddr_o", 4 0, v0x6000031f6640_0;  1 drivers
v0x6000031f3600_0 .net "EX_MEM_RDdata_o", 31 0, v0x6000031f6760_0;  1 drivers
v0x6000031f3690_0 .net "EX_MEM_RegWrite_o", 0 0, v0x6000031f6880_0;  1 drivers
v0x6000031f3720_0 .net "ID_EX_ALUop_o", 1 0, v0x6000031f7600_0;  1 drivers
v0x6000031f37b0_0 .net "ID_EX_ALUsrc_o", 0 0, v0x6000031f7720_0;  1 drivers
v0x6000031f3840_0 .net "ID_EX_MemRead_o", 0 0, v0x6000031f78d0_0;  1 drivers
v0x6000031f38d0_0 .net "ID_EX_MemToReg_o", 0 0, v0x6000031f79f0_0;  1 drivers
v0x6000031f3960_0 .net "ID_EX_MemWrite_o", 0 0, v0x6000031f7b10_0;  1 drivers
v0x6000031f39f0_0 .net "ID_EX_RDaddr_o", 4 0, v0x6000031f7c30_0;  1 drivers
v0x6000031f3a80_0 .net "ID_EX_RDdata0_o", 31 0, v0x6000031f7d50_0;  1 drivers
v0x6000031f3b10_0 .net "ID_EX_RDdata1_o", 31 0, v0x6000031f7e70_0;  1 drivers
v0x6000031f3ba0_0 .net "ID_EX_RSaddr_o", 4 0, v0x6000031f0000_0;  1 drivers
v0x6000031f3c30_0 .net "ID_EX_RTaddr_o", 4 0, v0x6000031f0120_0;  1 drivers
v0x6000031f3cc0_0 .net "ID_EX_RegWrite_o", 0 0, v0x6000031f0240_0;  1 drivers
v0x6000031f3d50_0 .net "ID_EX_imm_extd_ISo", 31 0, v0x6000031f0360_0;  1 drivers
v0x6000031f3de0_0 .net "ID_EX_instr_o", 31 0, v0x6000031f0480_0;  1 drivers
v0x6000031f3e70_0 .net "ID_EX_pc_o", 31 0, v0x6000031f0630_0;  1 drivers
v0x6000031f3f00_0 .net "IF_ID_imm", 11 0, v0x6000031f0bd0_0;  1 drivers
v0x6000031ec000_0 .net "IF_ID_imm_I", 11 0, L_0x6000032fc3c0;  1 drivers
v0x6000031ec090_0 .net "IF_ID_imm_S", 11 0, L_0x6000032fc0a0;  1 drivers
v0x6000031ec120_0 .net "IF_ID_instr_o", 31 0, v0x6000031f0900_0;  1 drivers
v0x6000031ec1b0_0 .net "IF_ID_pc_o", 31 0, v0x6000031f0ab0_0;  1 drivers
v0x6000031ec240_0 .net "MEM_0", 31 0, L_0x6000032ff3e0;  1 drivers
v0x6000031ec2d0_0 .net "MEM_1", 31 0, L_0x6000032ff480;  1 drivers
v0x6000031ec360_0 .net "MEM_2", 31 0, L_0x6000032ff520;  1 drivers
v0x6000031ec3f0_0 .net "MEM_3", 31 0, L_0x6000032ff5c0;  1 drivers
v0x6000031ec480_0 .net "MEM_4", 31 0, L_0x6000032ff660;  1 drivers
v0x6000031ec510_0 .net "MEM_5", 31 0, L_0x6000032ff700;  1 drivers
v0x6000031ec5a0_0 .net "MEM_6", 31 0, L_0x6000032ff7a0;  1 drivers
v0x6000031ec630_0 .net "MEM_7", 31 0, L_0x6000032ff840;  1 drivers
v0x6000031ec6c0_0 .net "MEM_WB_ALUresult_o", 31 0, v0x6000031f0fc0_0;  1 drivers
v0x6000031ec750_0 .net "MEM_WB_MemData_o", 31 0, v0x6000031f1170_0;  1 drivers
v0x6000031ec7e0_0 .net "MEM_WB_MemToReg_o", 0 0, v0x6000031f1290_0;  1 drivers
v0x6000031ec870_0 .net "MEM_WB_RDaddr_o", 4 0, v0x6000031f13b0_0;  1 drivers
v0x6000031ec900_0 .net "MEM_WB_RegWrite_o", 0 0, v0x6000031f14d0_0;  1 drivers
v0x6000031ec990_0 .net "MEMdata_o", 31 0, L_0x6000032ff340;  1 drivers
v0x6000031eca20_0 .net "Mux_WB_data_o", 31 0, L_0x6000032ff8e0;  1 drivers
v0x6000031ecab0_0 .net "Mux_alu_data", 31 0, L_0x6000032fdf40;  1 drivers
v0x6000031ecb40_0 .net "Mux_ctrl_ALUop_o", 1 0, v0x6000031f1680_0;  1 drivers
v0x6000031ecbd0_0 .net "Mux_ctrl_ALUsrc_o", 0 0, v0x6000031f17a0_0;  1 drivers
v0x6000031ecc60_0 .net "Mux_ctrl_MemRead_o", 0 0, v0x6000031f18c0_0;  1 drivers
v0x6000031eccf0_0 .net "Mux_ctrl_MemToReg_o", 0 0, v0x6000031f19e0_0;  1 drivers
v0x6000031ecd80_0 .net "Mux_ctrl_MemWrite_o", 0 0, v0x6000031f1b00_0;  1 drivers
v0x6000031ece10_0 .net "Mux_ctrl_RDaddr_o", 4 0, v0x6000031f1c20_0;  1 drivers
v0x6000031ecea0_0 .net "Mux_ctrl_RegWrite_o", 0 0, v0x6000031f1d40_0;  1 drivers
v0x6000031ecf30_0 .net "Mux_fwd0_data", 31 0, v0x6000031fb210_0;  1 drivers
v0x6000031ecfc0_0 .net "Mux_fwd1_data", 31 0, v0x6000031fb4e0_0;  1 drivers
v0x6000031ed050_0 .net "Reg_RSdata", 31 0, L_0x6000028f9ab0;  1 drivers
v0x6000031ed0e0_0 .net "Reg_RTdata", 31 0, L_0x6000028f9dc0;  1 drivers
v0x6000031ed170_0 .net "X1", 31 0, L_0x6000028f9f10;  1 drivers
v0x6000031ed200_0 .net "X2", 31 0, L_0x6000028f9f80;  1 drivers
v0x6000031ed290_0 .net "X3", 31 0, L_0x6000028f9ff0;  1 drivers
v0x6000031ed320_0 .net "X4", 31 0, L_0x6000028fa060;  1 drivers
v0x6000031ed3b0_0 .net "X5", 31 0, L_0x6000028fa0d0;  1 drivers
v0x6000031ed440_0 .net *"_ivl_11", 0 0, L_0x6000032fcdc0;  1 drivers
v0x6000031ed4d0_0 .net *"_ivl_13", 5 0, L_0x6000032fc140;  1 drivers
v0x6000031ed560_0 .net *"_ivl_15", 3 0, L_0x6000032fc1e0;  1 drivers
v0x6000031ed5f0_0 .net *"_ivl_3", 6 0, L_0x6000032fc460;  1 drivers
v0x6000031ed680_0 .net *"_ivl_47", 6 0, L_0x6000032fed00;  1 drivers
v0x6000031ed710_0 .net *"_ivl_49", 2 0, L_0x6000032febc0;  1 drivers
v0x6000031ed7a0_0 .net *"_ivl_5", 4 0, L_0x6000032fc000;  1 drivers
v0x6000031ed830_0 .net *"_ivl_9", 0 0, L_0x6000032fcd20;  1 drivers
v0x6000031ed8c0_0 .net "br_offset", 31 0, L_0x6000032fcf00;  1 drivers
v0x6000031ed950_0 .net "branch", 0 0, L_0x6000032fe260;  1 drivers
v0x6000031ed9e0_0 .net "extd_imm_B", 31 0, L_0x6000028fa1b0;  1 drivers
v0x6000031eda70_0 .net "extd_imm_IS", 31 0, L_0x6000032fd360;  1 drivers
v0x6000031edb00_0 .net "flush", 0 0, L_0x6000032fea80;  1 drivers
v0x6000031edb90_0 .net "forward0", 1 0, v0x6000031f6e20_0;  1 drivers
v0x6000031edc20_0 .net "forward1", 1 0, v0x6000031f6eb0_0;  1 drivers
v0x6000031edcb0_0 .net "hazard", 0 0, L_0x6000032fd900;  1 drivers
v0x6000031edd40_0 .net "instr", 31 0, v0x6000031f0d80_0;  1 drivers
v0x6000031eddd0_0 .net "nRESET", 0 0, v0x6000031ee1c0_0;  1 drivers
v0x6000031ede60_0 .net "pc_br_addr", 31 0, L_0x6000032fcb40;  1 drivers
v0x6000031edef0_0 .net "pc_i", 31 0, L_0x6000032fc780;  1 drivers
v0x6000031edf80_0 .net "pc_imm_B", 11 0, L_0x6000032fc6e0;  1 drivers
v0x6000031ee010_0 .net "pc_incr", 31 0, L_0x6000032fcaa0;  1 drivers
v0x6000031ee0a0_0 .net "pc_o", 31 0, v0x6000031f20a0_0;  1 drivers
L_0x6000032fc3c0 .part v0x6000031f0900_0, 20, 12;
L_0x6000032fc460 .part v0x6000031f0900_0, 25, 7;
L_0x6000032fc000 .part v0x6000031f0900_0, 7, 5;
L_0x6000032fc0a0 .concat [ 5 7 0 0], L_0x6000032fc000, L_0x6000032fc460;
L_0x6000032fcd20 .part v0x6000031f0d80_0, 31, 1;
L_0x6000032fcdc0 .part v0x6000031f0d80_0, 7, 1;
L_0x6000032fc140 .part v0x6000031f0d80_0, 25, 6;
L_0x6000032fc1e0 .part v0x6000031f0d80_0, 8, 4;
L_0x6000032fc6e0 .concat [ 4 6 1 1], L_0x6000032fc1e0, L_0x6000032fc140, L_0x6000032fcdc0, L_0x6000032fcd20;
L_0x6000032fd9a0 .part v0x6000031f0900_0, 15, 5;
L_0x6000032fda40 .part v0x6000031f0900_0, 20, 5;
L_0x6000032fdae0 .part v0x6000031f0900_0, 15, 5;
L_0x6000032fde00 .part v0x6000031f0900_0, 15, 5;
L_0x6000032fdea0 .part v0x6000031f0900_0, 20, 5;
L_0x6000032fdfe0 .part v0x6000031f0900_0, 15, 5;
L_0x6000032fe080 .part v0x6000031f0900_0, 20, 5;
L_0x6000032fe120 .part v0x6000031f0900_0, 0, 7;
L_0x6000032fe1c0 .part v0x6000031f0900_0, 7, 5;
L_0x6000032feb20 .part v0x6000031f0900_0, 0, 7;
L_0x6000032fec60 .part v0x6000031f0900_0, 12, 3;
L_0x6000032fed00 .part v0x6000031f0480_0, 25, 7;
L_0x6000032febc0 .part v0x6000031f0480_0, 12, 3;
L_0x6000032feda0 .concat [ 3 7 0 0], L_0x6000032febc0, L_0x6000032fed00;
S_0x1556049b0 .scope module, "Add_br" "Add2_32b" 3 177, 4 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x6000031f9d40_0 .net "data1_i", 31 0, L_0x6000032fcf00;  alias, 1 drivers
v0x6000031f9dd0_0 .net "data2_i", 31 0, v0x6000031f0ab0_0;  alias, 1 drivers
v0x6000031f9e60_0 .net "data_o", 31 0, L_0x6000032fcb40;  alias, 1 drivers
L_0x6000032fcb40 .arith/sum 32, L_0x6000032fcf00, v0x6000031f0ab0_0;
S_0x155604b20 .scope module, "Add_pc" "Add2_32b" 3 151, 4 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x6000031f9ef0_0 .net "data1_i", 31 0, v0x6000031f20a0_0;  alias, 1 drivers
L_0x158088010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000031f9f80_0 .net "data2_i", 31 0, L_0x158088010;  1 drivers
v0x6000031fa010_0 .net "data_o", 31 0, L_0x6000032fcaa0;  alias, 1 drivers
L_0x6000032fcaa0 .arith/sum 32, v0x6000031f20a0_0, L_0x158088010;
S_0x15560a1f0 .scope module, "Imm_Extend_B" "Sign_Extend" 3 195, 5 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select_i";
    .port_info 1 /INPUT 12 "data0_i";
    .port_info 2 /INPUT 12 "data1_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x6000028fa1b0 .functor BUFT 32, L_0x6000032fd720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000031fa0a0_0 .net *"_ivl_1", 0 0, L_0x6000032fd400;  1 drivers
v0x6000031fa130_0 .net *"_ivl_10", 31 0, L_0x6000032fd720;  1 drivers
v0x6000031fa1c0_0 .net *"_ivl_2", 19 0, L_0x6000032fd4a0;  1 drivers
v0x6000031fa250_0 .net *"_ivl_4", 31 0, L_0x6000032fd540;  1 drivers
v0x6000031fa2e0_0 .net *"_ivl_7", 0 0, L_0x6000032fd5e0;  1 drivers
v0x6000031fa370_0 .net *"_ivl_8", 19 0, L_0x6000032fd680;  1 drivers
v0x6000031fa400_0 .net "data0_i", 11 0, v0x6000031f0bd0_0;  alias, 1 drivers
L_0x1580880e8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031fa490_0 .net "data1_i", 11 0, L_0x1580880e8;  1 drivers
v0x6000031fa520_0 .net "data_o", 31 0, L_0x6000028fa1b0;  alias, 1 drivers
L_0x1580880a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031fa5b0_0 .net "select_i", 0 0, L_0x1580880a0;  1 drivers
L_0x6000032fd400 .part L_0x1580880e8, 11, 1;
LS_0x6000032fd4a0_0_0 .concat [ 1 1 1 1], L_0x6000032fd400, L_0x6000032fd400, L_0x6000032fd400, L_0x6000032fd400;
LS_0x6000032fd4a0_0_4 .concat [ 1 1 1 1], L_0x6000032fd400, L_0x6000032fd400, L_0x6000032fd400, L_0x6000032fd400;
LS_0x6000032fd4a0_0_8 .concat [ 1 1 1 1], L_0x6000032fd400, L_0x6000032fd400, L_0x6000032fd400, L_0x6000032fd400;
LS_0x6000032fd4a0_0_12 .concat [ 1 1 1 1], L_0x6000032fd400, L_0x6000032fd400, L_0x6000032fd400, L_0x6000032fd400;
LS_0x6000032fd4a0_0_16 .concat [ 1 1 1 1], L_0x6000032fd400, L_0x6000032fd400, L_0x6000032fd400, L_0x6000032fd400;
LS_0x6000032fd4a0_1_0 .concat [ 4 4 4 4], LS_0x6000032fd4a0_0_0, LS_0x6000032fd4a0_0_4, LS_0x6000032fd4a0_0_8, LS_0x6000032fd4a0_0_12;
LS_0x6000032fd4a0_1_4 .concat [ 4 0 0 0], LS_0x6000032fd4a0_0_16;
L_0x6000032fd4a0 .concat [ 16 4 0 0], LS_0x6000032fd4a0_1_0, LS_0x6000032fd4a0_1_4;
L_0x6000032fd540 .concat [ 12 20 0 0], L_0x1580880e8, L_0x6000032fd4a0;
L_0x6000032fd5e0 .part v0x6000031f0bd0_0, 11, 1;
LS_0x6000032fd680_0_0 .concat [ 1 1 1 1], L_0x6000032fd5e0, L_0x6000032fd5e0, L_0x6000032fd5e0, L_0x6000032fd5e0;
LS_0x6000032fd680_0_4 .concat [ 1 1 1 1], L_0x6000032fd5e0, L_0x6000032fd5e0, L_0x6000032fd5e0, L_0x6000032fd5e0;
LS_0x6000032fd680_0_8 .concat [ 1 1 1 1], L_0x6000032fd5e0, L_0x6000032fd5e0, L_0x6000032fd5e0, L_0x6000032fd5e0;
LS_0x6000032fd680_0_12 .concat [ 1 1 1 1], L_0x6000032fd5e0, L_0x6000032fd5e0, L_0x6000032fd5e0, L_0x6000032fd5e0;
LS_0x6000032fd680_0_16 .concat [ 1 1 1 1], L_0x6000032fd5e0, L_0x6000032fd5e0, L_0x6000032fd5e0, L_0x6000032fd5e0;
LS_0x6000032fd680_1_0 .concat [ 4 4 4 4], LS_0x6000032fd680_0_0, LS_0x6000032fd680_0_4, LS_0x6000032fd680_0_8, LS_0x6000032fd680_0_12;
LS_0x6000032fd680_1_4 .concat [ 4 0 0 0], LS_0x6000032fd680_0_16;
L_0x6000032fd680 .concat [ 16 4 0 0], LS_0x6000032fd680_1_0, LS_0x6000032fd680_1_4;
L_0x6000032fd720 .concat [ 12 20 0 0], v0x6000031f0bd0_0, L_0x6000032fd680;
S_0x15560a360 .scope module, "Imm_Extend_IS" "Sign_Extend" 3 188, 5 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select_i";
    .port_info 1 /INPUT 12 "data0_i";
    .port_info 2 /INPUT 12 "data1_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x6000031fa640_0 .net *"_ivl_1", 0 0, L_0x6000032fcfa0;  1 drivers
v0x6000031fa6d0_0 .net *"_ivl_10", 31 0, L_0x6000032fd2c0;  1 drivers
v0x6000031fa760_0 .net *"_ivl_2", 19 0, L_0x6000032fd040;  1 drivers
v0x6000031fa7f0_0 .net *"_ivl_4", 31 0, L_0x6000032fd0e0;  1 drivers
v0x6000031fa880_0 .net *"_ivl_7", 0 0, L_0x6000032fd180;  1 drivers
v0x6000031fa910_0 .net *"_ivl_8", 19 0, L_0x6000032fd220;  1 drivers
v0x6000031fa9a0_0 .net "data0_i", 11 0, L_0x6000032fc3c0;  alias, 1 drivers
v0x6000031faa30_0 .net "data1_i", 11 0, L_0x6000032fc0a0;  alias, 1 drivers
v0x6000031faac0_0 .net "data_o", 31 0, L_0x6000032fd360;  alias, 1 drivers
v0x6000031fab50_0 .net "select_i", 0 0, v0x6000031f4fc0_0;  alias, 1 drivers
L_0x6000032fcfa0 .part L_0x6000032fc0a0, 11, 1;
LS_0x6000032fd040_0_0 .concat [ 1 1 1 1], L_0x6000032fcfa0, L_0x6000032fcfa0, L_0x6000032fcfa0, L_0x6000032fcfa0;
LS_0x6000032fd040_0_4 .concat [ 1 1 1 1], L_0x6000032fcfa0, L_0x6000032fcfa0, L_0x6000032fcfa0, L_0x6000032fcfa0;
LS_0x6000032fd040_0_8 .concat [ 1 1 1 1], L_0x6000032fcfa0, L_0x6000032fcfa0, L_0x6000032fcfa0, L_0x6000032fcfa0;
LS_0x6000032fd040_0_12 .concat [ 1 1 1 1], L_0x6000032fcfa0, L_0x6000032fcfa0, L_0x6000032fcfa0, L_0x6000032fcfa0;
LS_0x6000032fd040_0_16 .concat [ 1 1 1 1], L_0x6000032fcfa0, L_0x6000032fcfa0, L_0x6000032fcfa0, L_0x6000032fcfa0;
LS_0x6000032fd040_1_0 .concat [ 4 4 4 4], LS_0x6000032fd040_0_0, LS_0x6000032fd040_0_4, LS_0x6000032fd040_0_8, LS_0x6000032fd040_0_12;
LS_0x6000032fd040_1_4 .concat [ 4 0 0 0], LS_0x6000032fd040_0_16;
L_0x6000032fd040 .concat [ 16 4 0 0], LS_0x6000032fd040_1_0, LS_0x6000032fd040_1_4;
L_0x6000032fd0e0 .concat [ 12 20 0 0], L_0x6000032fc0a0, L_0x6000032fd040;
L_0x6000032fd180 .part L_0x6000032fc3c0, 11, 1;
LS_0x6000032fd220_0_0 .concat [ 1 1 1 1], L_0x6000032fd180, L_0x6000032fd180, L_0x6000032fd180, L_0x6000032fd180;
LS_0x6000032fd220_0_4 .concat [ 1 1 1 1], L_0x6000032fd180, L_0x6000032fd180, L_0x6000032fd180, L_0x6000032fd180;
LS_0x6000032fd220_0_8 .concat [ 1 1 1 1], L_0x6000032fd180, L_0x6000032fd180, L_0x6000032fd180, L_0x6000032fd180;
LS_0x6000032fd220_0_12 .concat [ 1 1 1 1], L_0x6000032fd180, L_0x6000032fd180, L_0x6000032fd180, L_0x6000032fd180;
LS_0x6000032fd220_0_16 .concat [ 1 1 1 1], L_0x6000032fd180, L_0x6000032fd180, L_0x6000032fd180, L_0x6000032fd180;
LS_0x6000032fd220_1_0 .concat [ 4 4 4 4], LS_0x6000032fd220_0_0, LS_0x6000032fd220_0_4, LS_0x6000032fd220_0_8, LS_0x6000032fd220_0_12;
LS_0x6000032fd220_1_4 .concat [ 4 0 0 0], LS_0x6000032fd220_0_16;
L_0x6000032fd220 .concat [ 16 4 0 0], LS_0x6000032fd220_1_0, LS_0x6000032fd220_1_4;
L_0x6000032fd2c0 .concat [ 12 20 0 0], L_0x6000032fc3c0, L_0x6000032fd220;
L_0x6000032fd360 .functor MUXZ 32, L_0x6000032fd2c0, L_0x6000032fd0e0, v0x6000031f4fc0_0, C4<>;
S_0x155608060 .scope module, "Mux_WB" "Mux2_32b" 3 400, 6 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x6000031fabe0_0 .net "data1_i", 31 0, v0x6000031f0fc0_0;  alias, 1 drivers
v0x6000031fac70_0 .net "data2_i", 31 0, v0x6000031f1170_0;  alias, 1 drivers
v0x6000031fad00_0 .net "data_o", 31 0, L_0x6000032ff8e0;  alias, 1 drivers
v0x6000031fad90_0 .net "select_i", 0 0, v0x6000031f1290_0;  alias, 1 drivers
L_0x6000032ff8e0 .functor MUXZ 32, v0x6000031f0fc0_0, v0x6000031f1170_0, v0x6000031f1290_0, C4<>;
S_0x1556081d0 .scope module, "Mux_alu" "Mux2_32b" 3 254, 6 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x6000031fae20_0 .net "data1_i", 31 0, v0x6000031fb4e0_0;  alias, 1 drivers
v0x6000031faeb0_0 .net "data2_i", 31 0, v0x6000031f0360_0;  alias, 1 drivers
v0x6000031faf40_0 .net "data_o", 31 0, L_0x6000032fdf40;  alias, 1 drivers
v0x6000031fafd0_0 .net "select_i", 0 0, v0x6000031f7720_0;  alias, 1 drivers
L_0x6000032fdf40 .functor MUXZ 32, v0x6000031fb4e0_0, v0x6000031f0360_0, v0x6000031f7720_0, C4<>;
S_0x15560cd80 .scope module, "Mux_fwd0" "Mux3_32b" 3 227, 7 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 32 "data3_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x6000031fb060_0 .net "data1_i", 31 0, v0x6000031f7d50_0;  alias, 1 drivers
v0x6000031fb0f0_0 .net "data2_i", 31 0, v0x6000031f6130_0;  alias, 1 drivers
v0x6000031fb180_0 .net "data3_i", 31 0, L_0x6000032ff8e0;  alias, 1 drivers
v0x6000031fb210_0 .var "data_o", 31 0;
v0x6000031fb2a0_0 .net "sel", 1 0, v0x6000031f6e20_0;  alias, 1 drivers
E_0x6000016ee840 .event anyedge, v0x6000031fb2a0_0, v0x6000031fb060_0, v0x6000031fb0f0_0, v0x6000031fad00_0;
S_0x15560cef0 .scope module, "Mux_fwd1" "Mux3_32b" 3 235, 7 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 32 "data3_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x6000031fb330_0 .net "data1_i", 31 0, v0x6000031f7e70_0;  alias, 1 drivers
v0x6000031fb3c0_0 .net "data2_i", 31 0, v0x6000031f6130_0;  alias, 1 drivers
v0x6000031fb450_0 .net "data3_i", 31 0, L_0x6000032ff8e0;  alias, 1 drivers
v0x6000031fb4e0_0 .var "data_o", 31 0;
v0x6000031fb570_0 .net "sel", 1 0, v0x6000031f6eb0_0;  alias, 1 drivers
E_0x6000016ee8c0 .event anyedge, v0x6000031fb570_0, v0x6000031fb330_0, v0x6000031fb0f0_0, v0x6000031fad00_0;
S_0x155606190 .scope module, "Mux_pc" "Mux2_32b" 3 144, 6 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x6000031fb600_0 .net "data1_i", 31 0, L_0x6000032fcaa0;  alias, 1 drivers
v0x6000031fb690_0 .net "data2_i", 31 0, L_0x6000032fcb40;  alias, 1 drivers
v0x6000031fb720_0 .net "data_o", 31 0, L_0x6000032fc780;  alias, 1 drivers
v0x6000031fb7b0_0 .net "select_i", 0 0, L_0x6000032fe260;  alias, 1 drivers
L_0x6000032fc780 .functor MUXZ 32, L_0x6000032fcaa0, L_0x6000032fcb40, L_0x6000032fe260, C4<>;
S_0x155606300 .scope module, "Shift" "Shift_left_1b" 3 183, 8 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x6000031fb840_0 .net *"_ivl_1", 30 0, L_0x6000032fce60;  1 drivers
L_0x158088058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031fb8d0_0 .net/2u *"_ivl_2", 0 0, L_0x158088058;  1 drivers
v0x6000031fb960_0 .net "data_i", 31 0, L_0x6000028fa1b0;  alias, 1 drivers
v0x6000031fb9f0_0 .net "data_o", 31 0, L_0x6000032fcf00;  alias, 1 drivers
L_0x6000032fce60 .part L_0x6000028fa1b0, 0, 31;
L_0x6000032fcf00 .concat [ 1 31 0 0], L_0x158088058, L_0x6000032fce60;
S_0x155608a60 .scope module, "uALU" "ALU" 3 332, 9 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUctrl_i";
    .port_info 3 /OUTPUT 32 "result";
P_0x155608bd0 .param/l "ADD" 0 9 8, C4<001>;
P_0x155608c10 .param/l "AND" 0 9 12, C4<101>;
P_0x155608c50 .param/l "OR" 0 9 11, C4<100>;
P_0x155608c90 .param/l "SUB" 0 9 9, C4<010>;
P_0x155608cd0 .param/l "XOR" 0 9 10, C4<011>;
v0x6000031fba80_0 .net "ALUctrl_i", 2 0, v0x6000031fbcc0_0;  alias, 1 drivers
v0x6000031fbb10_0 .net "data1_i", 31 0, v0x6000031fb210_0;  alias, 1 drivers
v0x6000031fbba0_0 .net "data2_i", 31 0, L_0x6000032fdf40;  alias, 1 drivers
v0x6000031fbc30_0 .var "result", 31 0;
E_0x6000016eea80 .event anyedge, v0x6000031fba80_0, v0x6000031fb210_0, v0x6000031faf40_0;
S_0x155608560 .scope module, "uALU_Ctrl" "ALU_Ctrl" 3 339, 10 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUop_i";
    .port_info 2 /OUTPUT 3 "ALUctrl_o";
v0x6000031fbcc0_0 .var "ALUctrl_o", 2 0;
v0x6000031fbd50_0 .net "ALUop_i", 1 0, v0x6000031f7600_0;  alias, 1 drivers
v0x6000031fbde0_0 .net "funct_i", 9 0, L_0x6000032feda0;  1 drivers
E_0x6000016eeac0 .event anyedge, v0x6000031fbd50_0, v0x6000031fbde0_0;
S_0x1556086d0 .scope module, "uBranchUnit" "BranchUnit" 3 323, 11 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "RSdata_i";
    .port_info 1 /INPUT 32 "RTdata_i";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "flush";
v0x6000031fbf00_0 .net "RSdata_i", 31 0, L_0x6000028f9ab0;  alias, 1 drivers
v0x6000031fe5b0_0 .net "RTdata_i", 31 0, L_0x6000028f9dc0;  alias, 1 drivers
L_0x158088250 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x6000031fe640_0 .net/2u *"_ivl_0", 6 0, L_0x158088250;  1 drivers
L_0x158088298 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031fca20_0 .net/2u *"_ivl_12", 2 0, L_0x158088298;  1 drivers
v0x6000031f4000_0 .net *"_ivl_14", 0 0, L_0x6000032fe580;  1 drivers
L_0x1580882e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000031f4090_0 .net/2u *"_ivl_16", 2 0, L_0x1580882e0;  1 drivers
v0x6000031f4120_0 .net *"_ivl_18", 0 0, L_0x6000032fe620;  1 drivers
L_0x158088328 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000031f41b0_0 .net/2u *"_ivl_20", 2 0, L_0x158088328;  1 drivers
v0x6000031f4240_0 .net *"_ivl_22", 0 0, L_0x6000032fe6c0;  1 drivers
L_0x158088370 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x6000031f42d0_0 .net/2u *"_ivl_24", 2 0, L_0x158088370;  1 drivers
v0x6000031f4360_0 .net *"_ivl_26", 0 0, L_0x6000032fe760;  1 drivers
L_0x1580883b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031f43f0_0 .net/2u *"_ivl_28", 0 0, L_0x1580883b8;  1 drivers
v0x6000031f4480_0 .net *"_ivl_30", 0 0, L_0x6000032fe800;  1 drivers
v0x6000031f4510_0 .net *"_ivl_32", 0 0, L_0x6000032fe8a0;  1 drivers
v0x6000031f45a0_0 .net *"_ivl_34", 0 0, L_0x6000032fe940;  1 drivers
v0x6000031f4630_0 .net *"_ivl_36", 0 0, L_0x6000032fe9e0;  1 drivers
L_0x158088400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031f46c0_0 .net/2u *"_ivl_38", 0 0, L_0x158088400;  1 drivers
v0x6000031f4750_0 .net "branch", 0 0, L_0x6000032fe260;  alias, 1 drivers
v0x6000031f47e0_0 .net "flush", 0 0, L_0x6000032fea80;  alias, 1 drivers
v0x6000031f4870_0 .net "funct3", 2 0, L_0x6000032fec60;  1 drivers
v0x6000031f4900_0 .net "greater_or_equal", 0 0, L_0x6000032fe4e0;  1 drivers
v0x6000031f4990_0 .net "less_than", 0 0, L_0x6000032fe440;  1 drivers
v0x6000031f4a20_0 .net "opcode", 6 0, L_0x6000032feb20;  1 drivers
v0x6000031f4ab0_0 .net "reg_equal", 0 0, L_0x6000032fe300;  1 drivers
v0x6000031f4b40_0 .net "reg_not_equal", 0 0, L_0x6000032fe3a0;  1 drivers
L_0x6000032fe260 .cmp/eq 7, L_0x6000032feb20, L_0x158088250;
L_0x6000032fe300 .cmp/eq 32, L_0x6000028f9ab0, L_0x6000028f9dc0;
L_0x6000032fe3a0 .cmp/ne 32, L_0x6000028f9ab0, L_0x6000028f9dc0;
L_0x6000032fe440 .cmp/gt.s 32, L_0x6000028f9dc0, L_0x6000028f9ab0;
L_0x6000032fe4e0 .cmp/ge.s 32, L_0x6000028f9ab0, L_0x6000028f9dc0;
L_0x6000032fe580 .cmp/eq 3, L_0x6000032fec60, L_0x158088298;
L_0x6000032fe620 .cmp/eq 3, L_0x6000032fec60, L_0x1580882e0;
L_0x6000032fe6c0 .cmp/eq 3, L_0x6000032fec60, L_0x158088328;
L_0x6000032fe760 .cmp/eq 3, L_0x6000032fec60, L_0x158088370;
L_0x6000032fe800 .functor MUXZ 1, L_0x1580883b8, L_0x6000032fe4e0, L_0x6000032fe760, C4<>;
L_0x6000032fe8a0 .functor MUXZ 1, L_0x6000032fe800, L_0x6000032fe440, L_0x6000032fe6c0, C4<>;
L_0x6000032fe940 .functor MUXZ 1, L_0x6000032fe8a0, L_0x6000032fe3a0, L_0x6000032fe620, C4<>;
L_0x6000032fe9e0 .functor MUXZ 1, L_0x6000032fe940, L_0x6000032fe300, L_0x6000032fe580, C4<>;
L_0x6000032fea80 .functor MUXZ 1, L_0x158088400, L_0x6000032fe9e0, L_0x6000032fe260, C4<>;
S_0x15560bbc0 .scope module, "uControl" "Control" 3 294, 12 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_op_i";
    .port_info 1 /OUTPUT 2 "ALUop_o";
    .port_info 2 /OUTPUT 1 "ALUsrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 1 "MemToReg_o";
    .port_info 7 /OUTPUT 1 "imm_sel";
v0x6000031f4bd0_0 .var "ALUop_o", 1 0;
v0x6000031f4c60_0 .var "ALUsrc_o", 0 0;
v0x6000031f4cf0_0 .net "ID_op_i", 6 0, L_0x6000032fe120;  1 drivers
v0x6000031f4d80_0 .var "MemRead_o", 0 0;
v0x6000031f4e10_0 .var "MemToReg_o", 0 0;
v0x6000031f4ea0_0 .var "MemWrite_o", 0 0;
v0x6000031f4f30_0 .var "RegWrite_o", 0 0;
v0x6000031f4fc0_0 .var "imm_sel", 0 0;
E_0x6000016eeb40 .event anyedge, v0x6000031f4cf0_0;
S_0x15560bd30 .scope module, "uDATA_MEM" "DATA_MEM" 3 366, 13 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "nRESET";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 32 "data_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /OUTPUT 32 "data_o";
    .port_info 7 /OUTPUT 32 "mem_data_0";
    .port_info 8 /OUTPUT 32 "mem_data_1";
    .port_info 9 /OUTPUT 32 "mem_data_2";
    .port_info 10 /OUTPUT 32 "mem_data_3";
    .port_info 11 /OUTPUT 32 "mem_data_4";
    .port_info 12 /OUTPUT 32 "mem_data_5";
    .port_info 13 /OUTPUT 32 "mem_data_6";
    .port_info 14 /OUTPUT 32 "mem_data_7";
v0x6000031f5050_0 .net "CLK", 0 0, v0x6000031ee130_0;  alias, 1 drivers
v0x6000031f50e0_0 .net "MemRead_i", 0 0, v0x6000031f62e0_0;  alias, 1 drivers
v0x6000031f5170_0 .net "MemWrite_i", 0 0, v0x6000031f6520_0;  alias, 1 drivers
v0x6000031f5200_0 .net *"_ivl_0", 7 0, L_0x6000032fee40;  1 drivers
v0x6000031f5290_0 .net *"_ivl_10", 31 0, L_0x6000032ff020;  1 drivers
v0x6000031f5320_0 .net *"_ivl_12", 7 0, L_0x6000032ff0c0;  1 drivers
L_0x1580884d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000031f53b0_0 .net/2u *"_ivl_14", 31 0, L_0x1580884d8;  1 drivers
v0x6000031f5440_0 .net *"_ivl_16", 31 0, L_0x6000032ff160;  1 drivers
v0x6000031f54d0_0 .net *"_ivl_18", 7 0, L_0x6000032ff200;  1 drivers
L_0x158088448 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000031f5560_0 .net/2u *"_ivl_2", 31 0, L_0x158088448;  1 drivers
L_0x158088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031f55f0_0 .net/2u *"_ivl_22", 31 0, L_0x158088520;  1 drivers
v0x6000031f5680_0 .net *"_ivl_4", 31 0, L_0x6000032feee0;  1 drivers
v0x6000031f5710_0 .net *"_ivl_6", 7 0, L_0x6000032fef80;  1 drivers
L_0x158088490 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000031f57a0_0 .net/2u *"_ivl_8", 31 0, L_0x158088490;  1 drivers
v0x6000031f5830_0 .net "addr_i", 31 0, v0x6000031f6130_0;  alias, 1 drivers
v0x6000031f58c0_0 .net "data_i", 31 0, v0x6000031f6760_0;  alias, 1 drivers
v0x6000031f5950_0 .net "data_o", 31 0, L_0x6000032ff340;  alias, 1 drivers
v0x6000031f59e0_0 .net "mem_data_0", 31 0, L_0x6000032ff3e0;  alias, 1 drivers
v0x6000031f5a70_0 .net "mem_data_1", 31 0, L_0x6000032ff480;  alias, 1 drivers
v0x6000031f5b00_0 .net "mem_data_2", 31 0, L_0x6000032ff520;  alias, 1 drivers
v0x6000031f5b90_0 .net "mem_data_3", 31 0, L_0x6000032ff5c0;  alias, 1 drivers
v0x6000031f5c20_0 .net "mem_data_4", 31 0, L_0x6000032ff660;  alias, 1 drivers
v0x6000031f5cb0_0 .net "mem_data_5", 31 0, L_0x6000032ff700;  alias, 1 drivers
v0x6000031f5d40_0 .net "mem_data_6", 31 0, L_0x6000032ff7a0;  alias, 1 drivers
v0x6000031f5dd0_0 .net "mem_data_7", 31 0, L_0x6000032ff840;  alias, 1 drivers
v0x6000031f5e60 .array "memory", 31 0, 7 0;
v0x6000031f5ef0_0 .net "nRESET", 0 0, v0x6000031ee1c0_0;  alias, 1 drivers
v0x6000031f5f80_0 .net "read_data", 31 0, L_0x6000032ff2a0;  1 drivers
E_0x6000016eeb00/0 .event negedge, v0x6000031f5ef0_0;
E_0x6000016eeb00/1 .event posedge, v0x6000031f5050_0;
E_0x6000016eeb00 .event/or E_0x6000016eeb00/0, E_0x6000016eeb00/1;
L_0x6000032fee40 .array/port v0x6000031f5e60, L_0x6000032feee0;
L_0x6000032feee0 .arith/sum 32, v0x6000031f6130_0, L_0x158088448;
L_0x6000032fef80 .array/port v0x6000031f5e60, L_0x6000032ff020;
L_0x6000032ff020 .arith/sum 32, v0x6000031f6130_0, L_0x158088490;
L_0x6000032ff0c0 .array/port v0x6000031f5e60, L_0x6000032ff160;
L_0x6000032ff160 .arith/sum 32, v0x6000031f6130_0, L_0x1580884d8;
L_0x6000032ff200 .array/port v0x6000031f5e60, v0x6000031f6130_0;
L_0x6000032ff2a0 .concat [ 8 8 8 8], L_0x6000032ff200, L_0x6000032ff0c0, L_0x6000032fef80, L_0x6000032fee40;
L_0x6000032ff340 .functor MUXZ 32, L_0x158088520, L_0x6000032ff2a0, v0x6000031f62e0_0, C4<>;
v0x6000031f5e60_0 .array/port v0x6000031f5e60, 0;
v0x6000031f5e60_1 .array/port v0x6000031f5e60, 1;
v0x6000031f5e60_2 .array/port v0x6000031f5e60, 2;
v0x6000031f5e60_3 .array/port v0x6000031f5e60, 3;
L_0x6000032ff3e0 .concat [ 8 8 8 8], v0x6000031f5e60_0, v0x6000031f5e60_1, v0x6000031f5e60_2, v0x6000031f5e60_3;
v0x6000031f5e60_4 .array/port v0x6000031f5e60, 4;
v0x6000031f5e60_5 .array/port v0x6000031f5e60, 5;
v0x6000031f5e60_6 .array/port v0x6000031f5e60, 6;
v0x6000031f5e60_7 .array/port v0x6000031f5e60, 7;
L_0x6000032ff480 .concat [ 8 8 8 8], v0x6000031f5e60_4, v0x6000031f5e60_5, v0x6000031f5e60_6, v0x6000031f5e60_7;
v0x6000031f5e60_8 .array/port v0x6000031f5e60, 8;
v0x6000031f5e60_9 .array/port v0x6000031f5e60, 9;
v0x6000031f5e60_10 .array/port v0x6000031f5e60, 10;
v0x6000031f5e60_11 .array/port v0x6000031f5e60, 11;
L_0x6000032ff520 .concat [ 8 8 8 8], v0x6000031f5e60_8, v0x6000031f5e60_9, v0x6000031f5e60_10, v0x6000031f5e60_11;
v0x6000031f5e60_12 .array/port v0x6000031f5e60, 12;
v0x6000031f5e60_13 .array/port v0x6000031f5e60, 13;
v0x6000031f5e60_14 .array/port v0x6000031f5e60, 14;
v0x6000031f5e60_15 .array/port v0x6000031f5e60, 15;
L_0x6000032ff5c0 .concat [ 8 8 8 8], v0x6000031f5e60_12, v0x6000031f5e60_13, v0x6000031f5e60_14, v0x6000031f5e60_15;
v0x6000031f5e60_16 .array/port v0x6000031f5e60, 16;
v0x6000031f5e60_17 .array/port v0x6000031f5e60, 17;
v0x6000031f5e60_18 .array/port v0x6000031f5e60, 18;
v0x6000031f5e60_19 .array/port v0x6000031f5e60, 19;
L_0x6000032ff660 .concat [ 8 8 8 8], v0x6000031f5e60_16, v0x6000031f5e60_17, v0x6000031f5e60_18, v0x6000031f5e60_19;
v0x6000031f5e60_20 .array/port v0x6000031f5e60, 20;
v0x6000031f5e60_21 .array/port v0x6000031f5e60, 21;
v0x6000031f5e60_22 .array/port v0x6000031f5e60, 22;
v0x6000031f5e60_23 .array/port v0x6000031f5e60, 23;
L_0x6000032ff700 .concat [ 8 8 8 8], v0x6000031f5e60_20, v0x6000031f5e60_21, v0x6000031f5e60_22, v0x6000031f5e60_23;
v0x6000031f5e60_24 .array/port v0x6000031f5e60, 24;
v0x6000031f5e60_25 .array/port v0x6000031f5e60, 25;
v0x6000031f5e60_26 .array/port v0x6000031f5e60, 26;
v0x6000031f5e60_27 .array/port v0x6000031f5e60, 27;
L_0x6000032ff7a0 .concat [ 8 8 8 8], v0x6000031f5e60_24, v0x6000031f5e60_25, v0x6000031f5e60_26, v0x6000031f5e60_27;
v0x6000031f5e60_28 .array/port v0x6000031f5e60, 28;
v0x6000031f5e60_29 .array/port v0x6000031f5e60, 29;
v0x6000031f5e60_30 .array/port v0x6000031f5e60, 30;
v0x6000031f5e60_31 .array/port v0x6000031f5e60, 31;
L_0x6000032ff840 .concat [ 8 8 8 8], v0x6000031f5e60_28, v0x6000031f5e60_29, v0x6000031f5e60_30, v0x6000031f5e60_31;
S_0x15560c610 .scope module, "uEX_MEM" "EX_MEM" 3 345, 14 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "nRESET";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 32 "ALUresult_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 5 "RDaddr_i";
    .port_info 7 /INPUT 1 "RegWrite_i";
    .port_info 8 /INPUT 1 "MemToReg_i";
    .port_info 9 /INPUT 1 "MemRead_i";
    .port_info 10 /INPUT 1 "MemWrite_i";
    .port_info 11 /OUTPUT 32 "ALUresult_o";
    .port_info 12 /OUTPUT 32 "RDdata_o";
    .port_info 13 /OUTPUT 5 "RDaddr_o";
    .port_info 14 /OUTPUT 1 "RegWrite_o";
    .port_info 15 /OUTPUT 1 "MemToReg_o";
    .port_info 16 /OUTPUT 1 "MemRead_o";
    .port_info 17 /OUTPUT 1 "MemWrite_o";
v0x6000031f60a0_0 .net "ALUresult_i", 31 0, v0x6000031fbc30_0;  alias, 1 drivers
v0x6000031f6130_0 .var "ALUresult_o", 31 0;
v0x6000031f61c0_0 .net "CLK", 0 0, v0x6000031ee130_0;  alias, 1 drivers
v0x6000031f6250_0 .net "MemRead_i", 0 0, v0x6000031f78d0_0;  alias, 1 drivers
v0x6000031f62e0_0 .var "MemRead_o", 0 0;
v0x6000031f6370_0 .net "MemToReg_i", 0 0, v0x6000031f79f0_0;  alias, 1 drivers
v0x6000031f6400_0 .var "MemToReg_o", 0 0;
v0x6000031f6490_0 .net "MemWrite_i", 0 0, v0x6000031f7b10_0;  alias, 1 drivers
v0x6000031f6520_0 .var "MemWrite_o", 0 0;
v0x6000031f65b0_0 .net "RDaddr_i", 4 0, v0x6000031f7c30_0;  alias, 1 drivers
v0x6000031f6640_0 .var "RDaddr_o", 4 0;
v0x6000031f66d0_0 .net "RDdata_i", 31 0, v0x6000031fb4e0_0;  alias, 1 drivers
v0x6000031f6760_0 .var "RDdata_o", 31 0;
v0x6000031f67f0_0 .net "RegWrite_i", 0 0, v0x6000031f0240_0;  alias, 1 drivers
v0x6000031f6880_0 .var "RegWrite_o", 0 0;
v0x6000031f6910_0 .net "instr_i", 31 0, v0x6000031f0480_0;  alias, 1 drivers
v0x6000031f69a0_0 .net "nRESET", 0 0, v0x6000031ee1c0_0;  alias, 1 drivers
v0x6000031f6a30_0 .net "pc_i", 31 0, v0x6000031f0630_0;  alias, 1 drivers
S_0x15560d660 .scope module, "uForwarding" "Forwarding" 3 243, 15 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MEM_RegWrite_i";
    .port_info 1 /INPUT 5 "MEM_RDaddr_i";
    .port_info 2 /INPUT 5 "EX_RSaddr_i";
    .port_info 3 /INPUT 5 "EX_RTaddr_i";
    .port_info 4 /INPUT 1 "WB_RegWrite_i";
    .port_info 5 /INPUT 5 "WB_RDaddr_i";
    .port_info 6 /OUTPUT 2 "forward_0";
    .port_info 7 /OUTPUT 2 "forward_1";
v0x6000031f6010_0 .net "EX_RSaddr_i", 4 0, v0x6000031f0000_0;  alias, 1 drivers
v0x6000031f6b50_0 .net "EX_RTaddr_i", 4 0, v0x6000031f0120_0;  alias, 1 drivers
v0x6000031f6be0_0 .net "MEM_RDaddr_i", 4 0, v0x6000031f6640_0;  alias, 1 drivers
v0x6000031f6c70_0 .net "MEM_RegWrite_i", 0 0, v0x6000031f6880_0;  alias, 1 drivers
v0x6000031f6d00_0 .net "WB_RDaddr_i", 4 0, v0x6000031f13b0_0;  alias, 1 drivers
v0x6000031f6d90_0 .net "WB_RegWrite_i", 0 0, v0x6000031f14d0_0;  alias, 1 drivers
v0x6000031f6e20_0 .var "forward_0", 1 0;
v0x6000031f6eb0_0 .var "forward_1", 1 0;
E_0x6000016eecc0/0 .event anyedge, v0x6000031f6880_0, v0x6000031f6640_0, v0x6000031f6010_0, v0x6000031f6d90_0;
E_0x6000016eecc0/1 .event anyedge, v0x6000031f6d00_0, v0x6000031f6b50_0;
E_0x6000016eecc0 .event/or E_0x6000016eecc0/0, E_0x6000016eecc0/1;
S_0x15560d7d0 .scope module, "uHazardUnit" "HazardUnit" 3 202, 16 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IF_IDrs_i";
    .port_info 1 /INPUT 5 "IF_IDrt_i";
    .port_info 2 /INPUT 5 "ID_EXrd_i";
    .port_info 3 /INPUT 1 "ID_EX_MemRead_i";
    .port_info 4 /OUTPUT 1 "hazard_o";
L_0x6000028f9340 .functor OR 1, L_0x6000032fd7c0, L_0x6000032fd860, C4<0>, C4<0>;
L_0x6000028f93b0 .functor AND 1, v0x6000031f78d0_0, L_0x6000028f9340, C4<1>, C4<1>;
v0x6000031f6f40_0 .net "ID_EX_MemRead_i", 0 0, v0x6000031f78d0_0;  alias, 1 drivers
v0x6000031f6fd0_0 .net "ID_EXrd_i", 4 0, L_0x6000032fdae0;  1 drivers
v0x6000031f7060_0 .net "IF_IDrs_i", 4 0, L_0x6000032fd9a0;  1 drivers
v0x6000031f70f0_0 .net "IF_IDrt_i", 4 0, L_0x6000032fda40;  1 drivers
v0x6000031f7180_0 .net *"_ivl_0", 0 0, L_0x6000032fd7c0;  1 drivers
L_0x158088178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031f7210_0 .net/2u *"_ivl_10", 0 0, L_0x158088178;  1 drivers
v0x6000031f72a0_0 .net *"_ivl_2", 0 0, L_0x6000032fd860;  1 drivers
v0x6000031f7330_0 .net *"_ivl_5", 0 0, L_0x6000028f9340;  1 drivers
v0x6000031f73c0_0 .net *"_ivl_7", 0 0, L_0x6000028f93b0;  1 drivers
L_0x158088130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000031f7450_0 .net/2u *"_ivl_8", 0 0, L_0x158088130;  1 drivers
v0x6000031f74e0_0 .net "hazard_o", 0 0, L_0x6000032fd900;  alias, 1 drivers
L_0x6000032fd7c0 .cmp/eq 5, L_0x6000032fdae0, L_0x6000032fd9a0;
L_0x6000032fd860 .cmp/eq 5, L_0x6000032fdae0, L_0x6000032fda40;
L_0x6000032fd900 .functor MUXZ 1, L_0x158088178, L_0x158088130, L_0x6000028f93b0, C4<>;
S_0x15560b2e0 .scope module, "uID_EX" "ID_EX" 3 261, 17 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "nRESET";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 32 "RDdata0_i";
    .port_info 5 /INPUT 32 "RDdata1_i";
    .port_info 6 /INPUT 32 "imm_extd_ISi";
    .port_info 7 /INPUT 5 "RSaddr_i";
    .port_info 8 /INPUT 5 "RTaddr_i";
    .port_info 9 /INPUT 5 "RDaddr_i";
    .port_info 10 /INPUT 2 "ALUop_i";
    .port_info 11 /INPUT 1 "ALUsrc_i";
    .port_info 12 /INPUT 1 "RegWrite_i";
    .port_info 13 /INPUT 1 "MemToReg_i";
    .port_info 14 /INPUT 1 "MemRead_i";
    .port_info 15 /INPUT 1 "MemWrite_i";
    .port_info 16 /OUTPUT 32 "pc_o";
    .port_info 17 /OUTPUT 32 "instr_o";
    .port_info 18 /OUTPUT 32 "RDdata0_o";
    .port_info 19 /OUTPUT 32 "RDdata1_o";
    .port_info 20 /OUTPUT 32 "imm_extd_ISo";
    .port_info 21 /OUTPUT 5 "RSaddr_o";
    .port_info 22 /OUTPUT 5 "RTaddr_o";
    .port_info 23 /OUTPUT 5 "RDaddr_o";
    .port_info 24 /OUTPUT 2 "ALUop_o";
    .port_info 25 /OUTPUT 1 "ALUsrc_o";
    .port_info 26 /OUTPUT 1 "RegWrite_o";
    .port_info 27 /OUTPUT 1 "MemToReg_o";
    .port_info 28 /OUTPUT 1 "MemRead_o";
    .port_info 29 /OUTPUT 1 "MemWrite_o";
v0x6000031f7570_0 .net "ALUop_i", 1 0, v0x6000031f1680_0;  alias, 1 drivers
v0x6000031f7600_0 .var "ALUop_o", 1 0;
v0x6000031f7690_0 .net "ALUsrc_i", 0 0, v0x6000031f17a0_0;  alias, 1 drivers
v0x6000031f7720_0 .var "ALUsrc_o", 0 0;
v0x6000031f77b0_0 .net "CLK", 0 0, v0x6000031ee130_0;  alias, 1 drivers
v0x6000031f7840_0 .net "MemRead_i", 0 0, v0x6000031f18c0_0;  alias, 1 drivers
v0x6000031f78d0_0 .var "MemRead_o", 0 0;
v0x6000031f7960_0 .net "MemToReg_i", 0 0, v0x6000031f19e0_0;  alias, 1 drivers
v0x6000031f79f0_0 .var "MemToReg_o", 0 0;
v0x6000031f7a80_0 .net "MemWrite_i", 0 0, v0x6000031f1b00_0;  alias, 1 drivers
v0x6000031f7b10_0 .var "MemWrite_o", 0 0;
v0x6000031f7ba0_0 .net "RDaddr_i", 4 0, v0x6000031f1c20_0;  alias, 1 drivers
v0x6000031f7c30_0 .var "RDaddr_o", 4 0;
v0x6000031f7cc0_0 .net "RDdata0_i", 31 0, L_0x6000028f9ab0;  alias, 1 drivers
v0x6000031f7d50_0 .var "RDdata0_o", 31 0;
v0x6000031f7de0_0 .net "RDdata1_i", 31 0, L_0x6000028f9dc0;  alias, 1 drivers
v0x6000031f7e70_0 .var "RDdata1_o", 31 0;
v0x6000031f7f00_0 .net "RSaddr_i", 4 0, L_0x6000032fdfe0;  1 drivers
v0x6000031f0000_0 .var "RSaddr_o", 4 0;
v0x6000031f0090_0 .net "RTaddr_i", 4 0, L_0x6000032fe080;  1 drivers
v0x6000031f0120_0 .var "RTaddr_o", 4 0;
v0x6000031f01b0_0 .net "RegWrite_i", 0 0, v0x6000031f1d40_0;  alias, 1 drivers
v0x6000031f0240_0 .var "RegWrite_o", 0 0;
v0x6000031f02d0_0 .net "imm_extd_ISi", 31 0, L_0x6000032fd360;  alias, 1 drivers
v0x6000031f0360_0 .var "imm_extd_ISo", 31 0;
v0x6000031f03f0_0 .net "instr_i", 31 0, v0x6000031f0900_0;  alias, 1 drivers
v0x6000031f0480_0 .var "instr_o", 31 0;
v0x6000031f0510_0 .net "nRESET", 0 0, v0x6000031ee1c0_0;  alias, 1 drivers
v0x6000031f05a0_0 .net "pc_i", 31 0, v0x6000031f0ab0_0;  alias, 1 drivers
v0x6000031f0630_0 .var "pc_o", 31 0;
S_0x15560b450 .scope module, "uIF_ID" "IF_ID" 3 164, 18 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "nRESET";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 1 "hazard_i";
    .port_info 5 /INPUT 1 "flush_i";
    .port_info 6 /INPUT 12 "pc_offset_i";
    .port_info 7 /OUTPUT 12 "pc_offset_o";
    .port_info 8 /OUTPUT 32 "pc_o";
    .port_info 9 /OUTPUT 32 "instr_o";
v0x6000031f06c0_0 .net "CLK", 0 0, v0x6000031ee130_0;  alias, 1 drivers
v0x6000031f0750_0 .net "flush_i", 0 0, L_0x6000032fea80;  alias, 1 drivers
v0x6000031f07e0_0 .net "hazard_i", 0 0, L_0x6000032fd900;  alias, 1 drivers
v0x6000031f0870_0 .net "instr_i", 31 0, v0x6000031f0d80_0;  alias, 1 drivers
v0x6000031f0900_0 .var "instr_o", 31 0;
v0x6000031f0990_0 .net "nRESET", 0 0, v0x6000031ee1c0_0;  alias, 1 drivers
v0x6000031f0a20_0 .net "pc_i", 31 0, L_0x6000032fcaa0;  alias, 1 drivers
v0x6000031f0ab0_0 .var "pc_o", 31 0;
v0x6000031f0b40_0 .net "pc_offset_i", 11 0, L_0x6000032fc6e0;  alias, 1 drivers
v0x6000031f0bd0_0 .var "pc_offset_o", 11 0;
E_0x6000016eee00 .event posedge, v0x6000031f5050_0;
S_0x15562adb0 .scope module, "uINSTR_MEM" "INSTR_MEM" 3 157, 19 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "nRESET";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /OUTPUT 32 "instr_o";
v0x6000031f0c60_0 .net "CLK", 0 0, v0x6000031ee130_0;  alias, 1 drivers
v0x6000031f0cf0_0 .net "addr_i", 31 0, v0x6000031f20a0_0;  alias, 1 drivers
v0x6000031f0d80_0 .var "instr_o", 31 0;
v0x6000031f0e10 .array "memory", 63 0, 31 0;
v0x6000031f0ea0_0 .net "nRESET", 0 0, v0x6000031ee1c0_0;  alias, 1 drivers
v0x6000031f0e10_0 .array/port v0x6000031f0e10, 0;
v0x6000031f0e10_1 .array/port v0x6000031f0e10, 1;
v0x6000031f0e10_2 .array/port v0x6000031f0e10, 2;
E_0x6000016eee40/0 .event anyedge, v0x6000031f9ef0_0, v0x6000031f0e10_0, v0x6000031f0e10_1, v0x6000031f0e10_2;
v0x6000031f0e10_3 .array/port v0x6000031f0e10, 3;
v0x6000031f0e10_4 .array/port v0x6000031f0e10, 4;
v0x6000031f0e10_5 .array/port v0x6000031f0e10, 5;
v0x6000031f0e10_6 .array/port v0x6000031f0e10, 6;
E_0x6000016eee40/1 .event anyedge, v0x6000031f0e10_3, v0x6000031f0e10_4, v0x6000031f0e10_5, v0x6000031f0e10_6;
v0x6000031f0e10_7 .array/port v0x6000031f0e10, 7;
v0x6000031f0e10_8 .array/port v0x6000031f0e10, 8;
v0x6000031f0e10_9 .array/port v0x6000031f0e10, 9;
v0x6000031f0e10_10 .array/port v0x6000031f0e10, 10;
E_0x6000016eee40/2 .event anyedge, v0x6000031f0e10_7, v0x6000031f0e10_8, v0x6000031f0e10_9, v0x6000031f0e10_10;
v0x6000031f0e10_11 .array/port v0x6000031f0e10, 11;
v0x6000031f0e10_12 .array/port v0x6000031f0e10, 12;
v0x6000031f0e10_13 .array/port v0x6000031f0e10, 13;
v0x6000031f0e10_14 .array/port v0x6000031f0e10, 14;
E_0x6000016eee40/3 .event anyedge, v0x6000031f0e10_11, v0x6000031f0e10_12, v0x6000031f0e10_13, v0x6000031f0e10_14;
v0x6000031f0e10_15 .array/port v0x6000031f0e10, 15;
v0x6000031f0e10_16 .array/port v0x6000031f0e10, 16;
v0x6000031f0e10_17 .array/port v0x6000031f0e10, 17;
v0x6000031f0e10_18 .array/port v0x6000031f0e10, 18;
E_0x6000016eee40/4 .event anyedge, v0x6000031f0e10_15, v0x6000031f0e10_16, v0x6000031f0e10_17, v0x6000031f0e10_18;
v0x6000031f0e10_19 .array/port v0x6000031f0e10, 19;
v0x6000031f0e10_20 .array/port v0x6000031f0e10, 20;
v0x6000031f0e10_21 .array/port v0x6000031f0e10, 21;
v0x6000031f0e10_22 .array/port v0x6000031f0e10, 22;
E_0x6000016eee40/5 .event anyedge, v0x6000031f0e10_19, v0x6000031f0e10_20, v0x6000031f0e10_21, v0x6000031f0e10_22;
v0x6000031f0e10_23 .array/port v0x6000031f0e10, 23;
v0x6000031f0e10_24 .array/port v0x6000031f0e10, 24;
v0x6000031f0e10_25 .array/port v0x6000031f0e10, 25;
v0x6000031f0e10_26 .array/port v0x6000031f0e10, 26;
E_0x6000016eee40/6 .event anyedge, v0x6000031f0e10_23, v0x6000031f0e10_24, v0x6000031f0e10_25, v0x6000031f0e10_26;
v0x6000031f0e10_27 .array/port v0x6000031f0e10, 27;
v0x6000031f0e10_28 .array/port v0x6000031f0e10, 28;
v0x6000031f0e10_29 .array/port v0x6000031f0e10, 29;
v0x6000031f0e10_30 .array/port v0x6000031f0e10, 30;
E_0x6000016eee40/7 .event anyedge, v0x6000031f0e10_27, v0x6000031f0e10_28, v0x6000031f0e10_29, v0x6000031f0e10_30;
v0x6000031f0e10_31 .array/port v0x6000031f0e10, 31;
v0x6000031f0e10_32 .array/port v0x6000031f0e10, 32;
v0x6000031f0e10_33 .array/port v0x6000031f0e10, 33;
v0x6000031f0e10_34 .array/port v0x6000031f0e10, 34;
E_0x6000016eee40/8 .event anyedge, v0x6000031f0e10_31, v0x6000031f0e10_32, v0x6000031f0e10_33, v0x6000031f0e10_34;
v0x6000031f0e10_35 .array/port v0x6000031f0e10, 35;
v0x6000031f0e10_36 .array/port v0x6000031f0e10, 36;
v0x6000031f0e10_37 .array/port v0x6000031f0e10, 37;
v0x6000031f0e10_38 .array/port v0x6000031f0e10, 38;
E_0x6000016eee40/9 .event anyedge, v0x6000031f0e10_35, v0x6000031f0e10_36, v0x6000031f0e10_37, v0x6000031f0e10_38;
v0x6000031f0e10_39 .array/port v0x6000031f0e10, 39;
v0x6000031f0e10_40 .array/port v0x6000031f0e10, 40;
v0x6000031f0e10_41 .array/port v0x6000031f0e10, 41;
v0x6000031f0e10_42 .array/port v0x6000031f0e10, 42;
E_0x6000016eee40/10 .event anyedge, v0x6000031f0e10_39, v0x6000031f0e10_40, v0x6000031f0e10_41, v0x6000031f0e10_42;
v0x6000031f0e10_43 .array/port v0x6000031f0e10, 43;
v0x6000031f0e10_44 .array/port v0x6000031f0e10, 44;
v0x6000031f0e10_45 .array/port v0x6000031f0e10, 45;
v0x6000031f0e10_46 .array/port v0x6000031f0e10, 46;
E_0x6000016eee40/11 .event anyedge, v0x6000031f0e10_43, v0x6000031f0e10_44, v0x6000031f0e10_45, v0x6000031f0e10_46;
v0x6000031f0e10_47 .array/port v0x6000031f0e10, 47;
v0x6000031f0e10_48 .array/port v0x6000031f0e10, 48;
v0x6000031f0e10_49 .array/port v0x6000031f0e10, 49;
v0x6000031f0e10_50 .array/port v0x6000031f0e10, 50;
E_0x6000016eee40/12 .event anyedge, v0x6000031f0e10_47, v0x6000031f0e10_48, v0x6000031f0e10_49, v0x6000031f0e10_50;
v0x6000031f0e10_51 .array/port v0x6000031f0e10, 51;
v0x6000031f0e10_52 .array/port v0x6000031f0e10, 52;
v0x6000031f0e10_53 .array/port v0x6000031f0e10, 53;
v0x6000031f0e10_54 .array/port v0x6000031f0e10, 54;
E_0x6000016eee40/13 .event anyedge, v0x6000031f0e10_51, v0x6000031f0e10_52, v0x6000031f0e10_53, v0x6000031f0e10_54;
v0x6000031f0e10_55 .array/port v0x6000031f0e10, 55;
v0x6000031f0e10_56 .array/port v0x6000031f0e10, 56;
v0x6000031f0e10_57 .array/port v0x6000031f0e10, 57;
v0x6000031f0e10_58 .array/port v0x6000031f0e10, 58;
E_0x6000016eee40/14 .event anyedge, v0x6000031f0e10_55, v0x6000031f0e10_56, v0x6000031f0e10_57, v0x6000031f0e10_58;
v0x6000031f0e10_59 .array/port v0x6000031f0e10, 59;
v0x6000031f0e10_60 .array/port v0x6000031f0e10, 60;
v0x6000031f0e10_61 .array/port v0x6000031f0e10, 61;
v0x6000031f0e10_62 .array/port v0x6000031f0e10, 62;
E_0x6000016eee40/15 .event anyedge, v0x6000031f0e10_59, v0x6000031f0e10_60, v0x6000031f0e10_61, v0x6000031f0e10_62;
v0x6000031f0e10_63 .array/port v0x6000031f0e10, 63;
E_0x6000016eee40/16 .event anyedge, v0x6000031f0e10_63;
E_0x6000016eee40 .event/or E_0x6000016eee40/0, E_0x6000016eee40/1, E_0x6000016eee40/2, E_0x6000016eee40/3, E_0x6000016eee40/4, E_0x6000016eee40/5, E_0x6000016eee40/6, E_0x6000016eee40/7, E_0x6000016eee40/8, E_0x6000016eee40/9, E_0x6000016eee40/10, E_0x6000016eee40/11, E_0x6000016eee40/12, E_0x6000016eee40/13, E_0x6000016eee40/14, E_0x6000016eee40/15, E_0x6000016eee40/16;
S_0x15562af20 .scope module, "uMEM_WB" "MEM_WB" 3 385, 20 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "nRESET";
    .port_info 2 /INPUT 32 "ALUresult_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 1 "RegWrite_i";
    .port_info 5 /INPUT 1 "MemToReg_i";
    .port_info 6 /INPUT 32 "MemData_i";
    .port_info 7 /OUTPUT 32 "ALUresult_o";
    .port_info 8 /OUTPUT 5 "RDaddr_o";
    .port_info 9 /OUTPUT 1 "RegWrite_o";
    .port_info 10 /OUTPUT 1 "MemToReg_o";
    .port_info 11 /OUTPUT 32 "MemData_o";
v0x6000031f0f30_0 .net "ALUresult_i", 31 0, v0x6000031f6130_0;  alias, 1 drivers
v0x6000031f0fc0_0 .var "ALUresult_o", 31 0;
v0x6000031f1050_0 .net "CLK", 0 0, v0x6000031ee130_0;  alias, 1 drivers
v0x6000031f10e0_0 .net "MemData_i", 31 0, L_0x6000032ff340;  alias, 1 drivers
v0x6000031f1170_0 .var "MemData_o", 31 0;
v0x6000031f1200_0 .net "MemToReg_i", 0 0, v0x6000031f6400_0;  alias, 1 drivers
v0x6000031f1290_0 .var "MemToReg_o", 0 0;
v0x6000031f1320_0 .net "RDaddr_i", 4 0, v0x6000031f6640_0;  alias, 1 drivers
v0x6000031f13b0_0 .var "RDaddr_o", 4 0;
v0x6000031f1440_0 .net "RegWrite_i", 0 0, v0x6000031f6880_0;  alias, 1 drivers
v0x6000031f14d0_0 .var "RegWrite_o", 0 0;
v0x6000031f1560_0 .net "nRESET", 0 0, v0x6000031ee1c0_0;  alias, 1 drivers
S_0x155628f00 .scope module, "uMux_ctrl" "Mux_ctrl" 3 305, 21 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "hazard_i";
    .port_info 1 /INPUT 5 "RDaddr_i";
    .port_info 2 /INPUT 2 "ALUop_i";
    .port_info 3 /INPUT 1 "ALUsrc_i";
    .port_info 4 /INPUT 1 "RegWrite_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /INPUT 1 "MemToReg_i";
    .port_info 8 /OUTPUT 5 "RDaddr_o";
    .port_info 9 /OUTPUT 2 "ALUop_o";
    .port_info 10 /OUTPUT 1 "ALUsrc_o";
    .port_info 11 /OUTPUT 1 "RegWrite_o";
    .port_info 12 /OUTPUT 1 "MemRead_o";
    .port_info 13 /OUTPUT 1 "MemWrite_o";
    .port_info 14 /OUTPUT 1 "MemToReg_o";
v0x6000031f15f0_0 .net "ALUop_i", 1 0, v0x6000031f4bd0_0;  alias, 1 drivers
v0x6000031f1680_0 .var "ALUop_o", 1 0;
v0x6000031f1710_0 .net "ALUsrc_i", 0 0, v0x6000031f4c60_0;  alias, 1 drivers
v0x6000031f17a0_0 .var "ALUsrc_o", 0 0;
v0x6000031f1830_0 .net "MemRead_i", 0 0, v0x6000031f4d80_0;  alias, 1 drivers
v0x6000031f18c0_0 .var "MemRead_o", 0 0;
v0x6000031f1950_0 .net "MemToReg_i", 0 0, v0x6000031f4e10_0;  alias, 1 drivers
v0x6000031f19e0_0 .var "MemToReg_o", 0 0;
v0x6000031f1a70_0 .net "MemWrite_i", 0 0, v0x6000031f4ea0_0;  alias, 1 drivers
v0x6000031f1b00_0 .var "MemWrite_o", 0 0;
v0x6000031f1b90_0 .net "RDaddr_i", 4 0, L_0x6000032fe1c0;  1 drivers
v0x6000031f1c20_0 .var "RDaddr_o", 4 0;
v0x6000031f1cb0_0 .net "RegWrite_i", 0 0, v0x6000031f4f30_0;  alias, 1 drivers
v0x6000031f1d40_0 .var "RegWrite_o", 0 0;
v0x6000031f1dd0_0 .net "hazard_i", 0 0, L_0x6000032fd900;  alias, 1 drivers
E_0x6000016eef00/0 .event anyedge, v0x6000031f74e0_0, v0x6000031f1b90_0, v0x6000031f4bd0_0, v0x6000031f4c60_0;
E_0x6000016eef00/1 .event anyedge, v0x6000031f4f30_0, v0x6000031f4d80_0, v0x6000031f4ea0_0, v0x6000031f4e10_0;
E_0x6000016eef00 .event/or E_0x6000016eef00/0, E_0x6000016eef00/1;
S_0x155625d50 .scope module, "uPC" "PC" 3 136, 22 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "nRESET";
    .port_info 2 /INPUT 1 "hazard_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v0x6000031f1e60_0 .net "CLK", 0 0, v0x6000031ee130_0;  alias, 1 drivers
v0x6000031f1ef0_0 .net "hazard_i", 0 0, L_0x6000032fd900;  alias, 1 drivers
v0x6000031f1f80_0 .net "nRESET", 0 0, v0x6000031ee1c0_0;  alias, 1 drivers
v0x6000031f2010_0 .net "pc_i", 31 0, L_0x6000032fc780;  alias, 1 drivers
v0x6000031f20a0_0 .var "pc_o", 31 0;
S_0x155625ec0 .scope module, "uRegisters" "Registers" 3 210, 23 1 0, S_0x15560de00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "nRESET";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
    .port_info 9 /OUTPUT 32 "x1_o";
    .port_info 10 /OUTPUT 32 "x2_o";
    .port_info 11 /OUTPUT 32 "x3_o";
    .port_info 12 /OUTPUT 32 "x4_o";
    .port_info 13 /OUTPUT 32 "x5_o";
L_0x6000028f9ab0 .functor BUFZ 32, L_0x6000032fdb80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000028f9dc0 .functor BUFZ 32, L_0x6000032fdcc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000031f2a30_1 .array/port v0x6000031f2a30, 1;
L_0x6000028f9f10 .functor BUFZ 32, v0x6000031f2a30_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000031f2a30_2 .array/port v0x6000031f2a30, 2;
L_0x6000028f9f80 .functor BUFZ 32, v0x6000031f2a30_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000031f2a30_3 .array/port v0x6000031f2a30, 3;
L_0x6000028f9ff0 .functor BUFZ 32, v0x6000031f2a30_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000031f2a30_4 .array/port v0x6000031f2a30, 4;
L_0x6000028fa060 .functor BUFZ 32, v0x6000031f2a30_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000031f2a30_5 .array/port v0x6000031f2a30, 5;
L_0x6000028fa0d0 .functor BUFZ 32, v0x6000031f2a30_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000031f2130_0 .net "CLK", 0 0, v0x6000031ee130_0;  alias, 1 drivers
v0x6000031f21c0_0 .net "RDaddr_i", 4 0, v0x6000031f13b0_0;  alias, 1 drivers
v0x6000031f2250_0 .net "RDdata_i", 31 0, L_0x6000032ff8e0;  alias, 1 drivers
v0x6000031f22e0_0 .net "RSaddr_i", 4 0, L_0x6000032fde00;  1 drivers
v0x6000031f2370_0 .net "RSdata_o", 31 0, L_0x6000028f9ab0;  alias, 1 drivers
v0x6000031f2400_0 .net "RTaddr_i", 4 0, L_0x6000032fdea0;  1 drivers
v0x6000031f2490_0 .net "RTdata_o", 31 0, L_0x6000028f9dc0;  alias, 1 drivers
v0x6000031f2520_0 .net "RegWrite_i", 0 0, v0x6000031f14d0_0;  alias, 1 drivers
v0x6000031f25b0_0 .net *"_ivl_0", 31 0, L_0x6000032fdb80;  1 drivers
v0x6000031f2640_0 .net *"_ivl_10", 6 0, L_0x6000032fdd60;  1 drivers
L_0x158088208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031f26d0_0 .net *"_ivl_13", 1 0, L_0x158088208;  1 drivers
v0x6000031f2760_0 .net *"_ivl_2", 6 0, L_0x6000032fdc20;  1 drivers
L_0x1580881c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031f27f0_0 .net *"_ivl_5", 1 0, L_0x1580881c0;  1 drivers
v0x6000031f2880_0 .net *"_ivl_8", 31 0, L_0x6000032fdcc0;  1 drivers
v0x6000031f2910_0 .var/i "i", 31 0;
v0x6000031f29a0_0 .net "nRESET", 0 0, v0x6000031ee1c0_0;  alias, 1 drivers
v0x6000031f2a30 .array "register", 31 0, 31 0;
v0x6000031f2ac0_0 .net "x1_o", 31 0, L_0x6000028f9f10;  alias, 1 drivers
v0x6000031f2b50_0 .net "x2_o", 31 0, L_0x6000028f9f80;  alias, 1 drivers
v0x6000031f2be0_0 .net "x3_o", 31 0, L_0x6000028f9ff0;  alias, 1 drivers
v0x6000031f2c70_0 .net "x4_o", 31 0, L_0x6000028fa060;  alias, 1 drivers
v0x6000031f2d00_0 .net "x5_o", 31 0, L_0x6000028fa0d0;  alias, 1 drivers
L_0x6000032fdb80 .array/port v0x6000031f2a30, L_0x6000032fdc20;
L_0x6000032fdc20 .concat [ 5 2 0 0], L_0x6000032fde00, L_0x1580881c0;
L_0x6000032fdcc0 .array/port v0x6000031f2a30, L_0x6000032fdd60;
L_0x6000032fdd60 .concat [ 5 2 0 0], L_0x6000032fdea0, L_0x158088208;
    .scope S_0x155625d50;
T_0 ;
    %wait E_0x6000016eeb00;
    %load/vec4 v0x6000031f1f80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031f20a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000031f1ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x6000031f20a0_0;
    %assign/vec4 v0x6000031f20a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x6000031f2010_0;
    %assign/vec4 v0x6000031f20a0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15562adb0;
T_1 ;
    %vpi_call 19 13 "$readmemh", "instructions.hex", v0x6000031f0e10 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x15562adb0;
T_2 ;
    %wait E_0x6000016eeb00;
    %load/vec4 v0x6000031f0ea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 19 21 "$readmemh", "instructions.hex", v0x6000031f0e10 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15562adb0;
T_3 ;
    %wait E_0x6000016eee40;
    %load/vec4 v0x6000031f0cf0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x6000031f0e10, 4;
    %store/vec4 v0x6000031f0d80_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x15560b450;
T_4 ;
    %wait E_0x6000016eee00;
    %load/vec4 v0x6000031f0990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031f0ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031f0900_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031f0bd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000031f0750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x6000031f0a20_0;
    %assign/vec4 v0x6000031f0ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031f0900_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031f0bd0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x6000031f07e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x6000031f0a20_0;
    %assign/vec4 v0x6000031f0ab0_0, 0;
    %load/vec4 v0x6000031f0900_0;
    %assign/vec4 v0x6000031f0900_0, 0;
    %load/vec4 v0x6000031f0b40_0;
    %assign/vec4 v0x6000031f0bd0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x6000031f0a20_0;
    %assign/vec4 v0x6000031f0ab0_0, 0;
    %load/vec4 v0x6000031f0870_0;
    %assign/vec4 v0x6000031f0900_0, 0;
    %load/vec4 v0x6000031f0b40_0;
    %assign/vec4 v0x6000031f0bd0_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x155625ec0;
T_5 ;
    %wait E_0x6000016eeb00;
    %load/vec4 v0x6000031f29a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031f2910_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000031f2910_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000031f2910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031f2a30, 0, 4;
    %load/vec4 v0x6000031f2910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031f2910_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000031f2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x6000031f2250_0;
    %load/vec4 v0x6000031f21c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031f2a30, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15560cd80;
T_6 ;
    %wait E_0x6000016ee840;
    %load/vec4 v0x6000031fb2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031fb210_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x6000031fb060_0;
    %store/vec4 v0x6000031fb210_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x6000031fb0f0_0;
    %store/vec4 v0x6000031fb210_0, 0, 32;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x6000031fb180_0;
    %store/vec4 v0x6000031fb210_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x15560cef0;
T_7 ;
    %wait E_0x6000016ee8c0;
    %load/vec4 v0x6000031fb570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031fb4e0_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x6000031fb330_0;
    %store/vec4 v0x6000031fb4e0_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x6000031fb3c0_0;
    %store/vec4 v0x6000031fb4e0_0, 0, 32;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x6000031fb450_0;
    %store/vec4 v0x6000031fb4e0_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x15560d660;
T_8 ;
    %wait E_0x6000016eecc0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000031f6e20_0, 0, 2;
    %load/vec4 v0x6000031f6c70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.3, 10;
    %load/vec4 v0x6000031f6be0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x6000031f6be0_0;
    %load/vec4 v0x6000031f6010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000031f6e20_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000031f6d90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.7, 10;
    %load/vec4 v0x6000031f6d00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0x6000031f6d00_0;
    %load/vec4 v0x6000031f6010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000031f6e20_0, 0, 2;
T_8.4 ;
T_8.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000031f6eb0_0, 0, 2;
    %load/vec4 v0x6000031f6c70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.11, 10;
    %load/vec4 v0x6000031f6be0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.10, 9;
    %load/vec4 v0x6000031f6be0_0;
    %load/vec4 v0x6000031f6b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000031f6eb0_0, 0, 2;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x6000031f6d90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.15, 10;
    %load/vec4 v0x6000031f6d00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.14, 9;
    %load/vec4 v0x6000031f6d00_0;
    %load/vec4 v0x6000031f6b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000031f6eb0_0, 0, 2;
T_8.12 ;
T_8.9 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x15560b2e0;
T_9 ;
    %wait E_0x6000016eeb00;
    %load/vec4 v0x6000031f0510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031f0630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031f0480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031f7d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031f7e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031f0360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031f7c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031f7600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f7720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f0240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f79f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f78d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f7b10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031f0000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031f0120_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000031f05a0_0;
    %assign/vec4 v0x6000031f0630_0, 0;
    %load/vec4 v0x6000031f03f0_0;
    %assign/vec4 v0x6000031f0480_0, 0;
    %load/vec4 v0x6000031f7cc0_0;
    %assign/vec4 v0x6000031f7d50_0, 0;
    %load/vec4 v0x6000031f7de0_0;
    %assign/vec4 v0x6000031f7e70_0, 0;
    %load/vec4 v0x6000031f02d0_0;
    %assign/vec4 v0x6000031f0360_0, 0;
    %load/vec4 v0x6000031f7ba0_0;
    %assign/vec4 v0x6000031f7c30_0, 0;
    %load/vec4 v0x6000031f7570_0;
    %assign/vec4 v0x6000031f7600_0, 0;
    %load/vec4 v0x6000031f7690_0;
    %assign/vec4 v0x6000031f7720_0, 0;
    %load/vec4 v0x6000031f01b0_0;
    %assign/vec4 v0x6000031f0240_0, 0;
    %load/vec4 v0x6000031f7960_0;
    %assign/vec4 v0x6000031f79f0_0, 0;
    %load/vec4 v0x6000031f7840_0;
    %assign/vec4 v0x6000031f78d0_0, 0;
    %load/vec4 v0x6000031f7a80_0;
    %assign/vec4 v0x6000031f7b10_0, 0;
    %load/vec4 v0x6000031f7f00_0;
    %assign/vec4 v0x6000031f0000_0, 0;
    %load/vec4 v0x6000031f0090_0;
    %assign/vec4 v0x6000031f0120_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15560bbc0;
T_10 ;
    %wait E_0x6000016eeb40;
    %load/vec4 v0x6000031f4cf0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000031f4bd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031f4c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4fc0_0, 0, 1;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000031f4bd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031f4f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4fc0_0, 0, 1;
    %jmp T_10.5;
T_10.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000031f4bd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031f4c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031f4f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4fc0_0, 0, 1;
    %jmp T_10.5;
T_10.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000031f4bd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031f4c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031f4d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031f4e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031f4f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4fc0_0, 0, 1;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000031f4bd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031f4c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031f4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031f4e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031f4fc0_0, 0, 1;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x155628f00;
T_11 ;
    %wait E_0x6000016eef00;
    %load/vec4 v0x6000031f1dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x6000031f1b90_0;
    %assign/vec4 v0x6000031f1c20_0, 0;
    %load/vec4 v0x6000031f15f0_0;
    %assign/vec4 v0x6000031f1680_0, 0;
    %load/vec4 v0x6000031f1710_0;
    %assign/vec4 v0x6000031f17a0_0, 0;
    %load/vec4 v0x6000031f1cb0_0;
    %assign/vec4 v0x6000031f1d40_0, 0;
    %load/vec4 v0x6000031f1830_0;
    %assign/vec4 v0x6000031f18c0_0, 0;
    %load/vec4 v0x6000031f1a70_0;
    %assign/vec4 v0x6000031f1b00_0, 0;
    %load/vec4 v0x6000031f1950_0;
    %assign/vec4 v0x6000031f19e0_0, 0;
    %jmp T_11.2;
T_11.1 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031f1c20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031f1680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f17a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f1d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f1b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f19e0_0, 0;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x155608a60;
T_12 ;
    %wait E_0x6000016eea80;
    %load/vec4 v0x6000031fba80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %load/vec4 v0x6000031fbb10_0;
    %store/vec4 v0x6000031fbc30_0, 0, 32;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v0x6000031fbb10_0;
    %load/vec4 v0x6000031fbba0_0;
    %add;
    %store/vec4 v0x6000031fbc30_0, 0, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x6000031fbb10_0;
    %load/vec4 v0x6000031fbba0_0;
    %sub;
    %store/vec4 v0x6000031fbc30_0, 0, 32;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x6000031fbb10_0;
    %load/vec4 v0x6000031fbba0_0;
    %xor;
    %store/vec4 v0x6000031fbc30_0, 0, 32;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x6000031fbb10_0;
    %load/vec4 v0x6000031fbba0_0;
    %or;
    %store/vec4 v0x6000031fbc30_0, 0, 32;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x6000031fbb10_0;
    %load/vec4 v0x6000031fbba0_0;
    %and;
    %store/vec4 v0x6000031fbc30_0, 0, 32;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x155608560;
T_13 ;
    %wait E_0x6000016eeac0;
    %load/vec4 v0x6000031fbd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000031fbcc0_0, 0, 3;
    %jmp T_13.4;
T_13.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000031fbcc0_0, 0, 3;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x6000031fbde0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000031fbcc0_0, 0, 3;
    %jmp T_13.10;
T_13.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000031fbcc0_0, 0, 3;
    %jmp T_13.10;
T_13.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000031fbcc0_0, 0, 3;
    %jmp T_13.10;
T_13.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000031fbcc0_0, 0, 3;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x6000031fbcc0_0, 0, 3;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x6000031fbde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000031fbcc0_0, 0, 3;
    %jmp T_13.17;
T_13.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000031fbcc0_0, 0, 3;
    %jmp T_13.17;
T_13.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000031fbcc0_0, 0, 3;
    %jmp T_13.17;
T_13.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000031fbcc0_0, 0, 3;
    %jmp T_13.17;
T_13.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000031fbcc0_0, 0, 3;
    %jmp T_13.17;
T_13.15 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x6000031fbcc0_0, 0, 3;
    %jmp T_13.17;
T_13.17 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x15560c610;
T_14 ;
    %wait E_0x6000016eeb00;
    %load/vec4 v0x6000031f69a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031f6130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031f6760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031f6640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f6880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f6400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f62e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f6520_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000031f60a0_0;
    %assign/vec4 v0x6000031f6130_0, 0;
    %load/vec4 v0x6000031f66d0_0;
    %assign/vec4 v0x6000031f6760_0, 0;
    %load/vec4 v0x6000031f65b0_0;
    %assign/vec4 v0x6000031f6640_0, 0;
    %load/vec4 v0x6000031f67f0_0;
    %assign/vec4 v0x6000031f6880_0, 0;
    %load/vec4 v0x6000031f6370_0;
    %assign/vec4 v0x6000031f6400_0, 0;
    %load/vec4 v0x6000031f6250_0;
    %assign/vec4 v0x6000031f62e0_0, 0;
    %load/vec4 v0x6000031f6490_0;
    %assign/vec4 v0x6000031f6520_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x15560bd30;
T_15 ;
    %vpi_call 13 36 "$readmemh", "datamemory.hex", v0x6000031f5e60 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x15560bd30;
T_16 ;
    %wait E_0x6000016eeb00;
    %load/vec4 v0x6000031f5ef0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call 13 44 "$readmemh", "datamemory.hex", v0x6000031f5e60 {0 0 0};
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000031f5170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000031f58c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x6000031f5830_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031f5e60, 0, 4;
    %load/vec4 v0x6000031f58c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x6000031f5830_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031f5e60, 0, 4;
    %load/vec4 v0x6000031f58c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x6000031f5830_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031f5e60, 0, 4;
    %load/vec4 v0x6000031f58c0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x6000031f5830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031f5e60, 0, 4;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x15562af20;
T_17 ;
    %wait E_0x6000016eeb00;
    %load/vec4 v0x6000031f1560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031f0fc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031f13b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f14d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031f1290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031f1170_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000031f0f30_0;
    %assign/vec4 v0x6000031f0fc0_0, 0;
    %load/vec4 v0x6000031f1320_0;
    %assign/vec4 v0x6000031f13b0_0, 0;
    %load/vec4 v0x6000031f1440_0;
    %assign/vec4 v0x6000031f14d0_0, 0;
    %load/vec4 v0x6000031f1200_0;
    %assign/vec4 v0x6000031f1290_0, 0;
    %load/vec4 v0x6000031f10e0_0;
    %assign/vec4 v0x6000031f1170_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x15560dc90;
T_18 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031ee1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031ee130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000031ee1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031ee130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000031ee1c0_0, 0, 1;
T_18.0 ;
    %delay 10, 0;
    %load/vec4 v0x6000031ee130_0;
    %inv;
    %store/vec4 v0x6000031ee130_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x15560dc90;
T_19 ;
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 25 "$dumpflush" {0 0 0};
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "tb_CPU_Top.v";
    "CPU_Top.v";
    "./Add2_32b.v";
    "./Sign_Extend.v";
    "./Mux2_32b.v";
    "./Mux3_32b.v";
    "./Shift_left_1b.v";
    "./ALU.v";
    "./ALU_Ctrl.v";
    "./BranchUnit.v";
    "./Control.v";
    "./DATA_MEM.v";
    "./EX_MEM.v";
    "./Forwarding.v";
    "./HazardUnit.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./INSTR_MEM.v";
    "./MEM_WB.v";
    "./Mux_ctrl.v";
    "./PC.v";
    "./Registers.v";
