Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jun  7 14:05:26 2019
| Host         : DESKTOP-976N9II running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CameraIP_v1_0_control_sets_placed.rpt
| Design       : CameraIP_v1_0
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            3 |
|     10 |            1 |
|    16+ |           24 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              64 |           10 |
| No           | Yes                   | No                     |              10 |            2 |
| Yes          | No                    | No                     |              70 |           12 |
| Yes          | No                    | Yes                    |             268 |           33 |
| Yes          | Yes                   | No                     |             288 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                              Enable Signal                             |                           Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|  clk50_IBUF_BUFG        | sysreset_n_IBUF                                                        |                                                                      |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | CameraIP_v1_0_S00_AXI_inst/CameraIP_v1_0_S_net_1                       | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | CameraIP_v1_0_S00_AXI_inst/CameraIP_v1_0_S_net                         | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |                1 |              4 |
|  clk50_IBUF_BUFG        |                                                                        |                                                                      |                2 |              4 |
|  s00_axi_aclk_IBUF_BUFG |                                                                        | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |                2 |             10 |
|  s00_axi_aclk_IBUF_BUFG | CameraIP_v1_0_S00_AXI_inst/CameraIP_v1_0_S_net_5                       | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |                2 |             16 |
|  s00_axi_aclk_IBUF_BUFG | CameraIP_v1_0_S00_AXI_inst/CameraIP_v1_0_S_net_6                       | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | CameraIP_v1_0_S00_AXI_inst/CameraIP_v1_0_S_net_7                       | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |                2 |             16 |
|  s00_axi_aclk_IBUF_BUFG | CameraIP_v1_0_S00_AXI_inst/CameraIP_v1_0_S_net_13                      | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |                4 |             16 |
|  s00_axi_aclk_IBUF_BUFG | CameraIP_v1_0_S00_AXI_inst/CameraIP_v1_0_S_net_10                      | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | CameraIP_v1_0_S00_AXI_inst/CameraIP_v1_0_S_net_3                       | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |                2 |             16 |
|  s00_axi_aclk_IBUF_BUFG | CameraIP_v1_0_S00_AXI_inst/CameraIP_v1_0_S_net_4                       | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | CameraIP_v1_0_S00_AXI_inst/CameraIP_v1_0_S_net_11                      | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |                3 |             16 |
|  s00_axi_aclk_IBUF_BUFG | CameraIP_v1_0_S00_AXI_inst/CameraIP_v1_0_S_net_12                      | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |                2 |             16 |
|  s00_axi_aclk_IBUF_BUFG | CameraIP_v1_0_S00_AXI_inst/CameraIP_v1_0_S_net_14                      | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | CameraIP_v1_0_S00_AXI_inst/CameraIP_v1_0_S_net_8                       | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |                2 |             16 |
|  s00_axi_aclk_IBUF_BUFG | CameraIP_v1_0_S00_AXI_inst/CameraIP_v1_0_S_net_9                       | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |                3 |             16 |
|  clk50_IBUF_BUFG        | CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider[7]_i_1_n_0 | CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0 |                2 |             16 |
|  clk25_IBUF_BUFG        | CameraIP_v1_0_S00_AXI_inst/ov7670/vga/vCounter_0                       | CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0 |                4 |             20 |
|  clk25_IBUF_BUFG        |                                                                        | CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0 |                4 |             22 |
|  clk25_IBUF_BUFG        | sysreset_n_IBUF                                                        | CameraIP_v1_0_S00_AXI_inst/ov7670/vga/vga_red[3]_i_1_n_0             |                3 |             24 |
|  OV7670_PCLK_IBUF_BUFG  | CameraIP_v1_0_S00_AXI_inst/ov7670/capture/dout[11]_i_1_n_0             |                                                                      |                4 |             26 |
|  OV7670_PCLK_IBUF_BUFG  | CameraIP_v1_0_S00_AXI_inst/ov7670/capture/d_latch_0                    | CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0 |                5 |             30 |
|  OV7670_PCLK_IBUF_BUFG  | CameraIP_v1_0_S00_AXI_inst/ov7670/capture/address_next[0]_i_1_n_0      | CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0 |                5 |             38 |
|  clk25_IBUF_BUFG        | CameraIP_v1_0_S00_AXI_inst/ov7670/vga/address[0]_i_1_n_0               | CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0 |                5 |             38 |
|  OV7670_PCLK_IBUF_BUFG  |                                                                        | CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0 |                6 |             42 |
|  clk25_IBUF_BUFG        | sysreset_n_IBUF                                                        |                                                                      |                7 |             42 |
|  s00_axi_aclk_IBUF_BUFG | CameraIP_v1_0_S00_AXI_inst/CameraIP_v1_0_S_net_2                       | CameraIP_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0                     |               11 |             64 |
|  clk50_IBUF_BUFG        | CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/busy_sr0           | CameraIP_v1_0_S00_AXI_inst/ov7670/controller/sender/divider_reg[1]_0 |               12 |            126 |
+-------------------------+------------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+


