<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td>1</td><td><span class="ct">/*</span></td></tr>
<tr name="2" id="2">
<td>2</td><td><span class="ct"> * File: CellUnderVoltage.c</span></td></tr>
<tr name="3" id="3">
<td>3</td><td><span class="ct"> *</span></td></tr>
<tr name="4" id="4">
<td>4</td><td><span class="ct"> * Code generated for Simulink model 'CellUnderVoltage'.</span></td></tr>
<tr name="5" id="5">
<td>5</td><td><span class="ct"> *</span></td></tr>
<tr name="6" id="6">
<td>6</td><td><span class="ct"> * Model version                  : 1.122</span></td></tr>
<tr name="7" id="7">
<td>7</td><td><span class="ct"> * Simulink Coder version         : 8.10 (R2016a) 10-Feb-2016</span></td></tr>
<tr name="8" id="8">
<td>8</td><td><span class="ct"> * C/C++ source code generated on : Tue May 23 17:10:20 2017</span></td></tr>
<tr name="9" id="9">
<td>9</td><td><span class="ct"> *</span></td></tr>
<tr name="10" id="10">
<td>10</td><td><span class="ct"> * Target selection: ert.tlc</span></td></tr>
<tr name="11" id="11">
<td>11</td><td><span class="ct"> * Embedded hardware selection: Freescale-&gt;HC(S)12</span></td></tr>
<tr name="12" id="12">
<td>12</td><td><span class="ct"> * Code generation objectives: Unspecified</span></td></tr>
<tr name="13" id="13">
<td>13</td><td><span class="ct"> * Validation result: Not run</span></td></tr>
<tr name="14" id="14">
<td>14</td><td><span class="ct"> */</span></td></tr>
<tr name="15" id="15">
<td>15</td><td></td></tr>
<tr name="16" id="16">
<td>16</td><td><span class="pp">#include "CellUnderVoltage.h"</span></td></tr>
<tr name="17" id="17">
<td>17</td><td><span class="pp">#include "CellUnderVoltage_private.h"</span></td></tr>
<tr name="18" id="18">
<td>18</td><td></td></tr>
<tr name="19" id="19">
<td>19</td><td><span class="ct">/* Named constants for Chart: '<a class="ct blk" blk_line="19">&lt;Root&gt;/Logic</a>' */</span></td></tr>
<tr name="20" id="20">
<td>20</td><td><span class="pp">#define</span> <a id="20c9" class="tk">CellUnderVol_IN_NO_ACTIVE_CHILD</a> ((<a id="20c43" class="tk">uint8_T</a>)0U)</td></tr>
<tr name="21" id="21">
<td>21</td><td><span class="pp">#define</span> <a id="21c9" class="tk">CellUnderVoltage_IN_Delay10</a>    ((<a id="21c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="22" id="22">
<td>22</td><td><span class="pp">#define</span> <a id="22c9" class="tk">CellUnderVoltage_IN_Delay11</a>    ((<a id="22c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="23" id="23">
<td>23</td><td><span class="pp">#define</span> <a id="23c9" class="tk">CellUnderVoltage_IN_Delay20</a>    ((<a id="23c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="24" id="24">
<td>24</td><td><span class="pp">#define</span> <a id="24c9" class="tk">CellUnderVoltage_IN_Fault1</a>     ((<a id="24c42" class="tk">uint8_T</a>)3U)</td></tr>
<tr name="25" id="25">
<td>25</td><td><span class="pp">#define</span> <a id="25c9" class="tk">CellUnderVoltage_IN_Fault10</a>    ((<a id="25c42" class="tk">uint8_T</a>)4U)</td></tr>
<tr name="26" id="26">
<td>26</td><td><span class="pp">#define</span> <a id="26c9" class="tk">CellUnderVoltage_IN_Fault2</a>     ((<a id="26c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="27" id="27">
<td>27</td><td><span class="pp">#define</span> <a id="27c9" class="tk">CellUnderVoltage_IN_Wait1</a>      ((<a id="27c42" class="tk">uint8_T</a>)5U)</td></tr>
<tr name="28" id="28">
<td>28</td><td><span class="pp">#define</span> <a id="28c9" class="tk">CellUnderVoltage_IN_Wait2</a>      ((<a id="28c42" class="tk">uint8_T</a>)3U)</td></tr>
<tr name="29" id="29">
<td>29</td><td></td></tr>
<tr name="30" id="30">
<td>30</td><td><span class="ct">/* Block signals (auto storage) */</span></td></tr>
<tr name="31" id="31">
<td>31</td><td><a id="31c1" class="tk">B_CellUnderVoltage_T</a> <a id="31c22" class="tk">CellUnderVoltage_B</a>;</td></tr>
<tr name="32" id="32">
<td>32</td><td></td></tr>
<tr name="33" id="33">
<td>33</td><td><span class="ct">/* Block states (auto storage) */</span></td></tr>
<tr name="34" id="34">
<td>34</td><td><a id="34c1" class="tk">DW_CellUnderVoltage_T</a> <a id="34c23" class="tk">CellUnderVoltage_DW</a>;</td></tr>
<tr name="35" id="35">
<td>35</td><td></td></tr>
<tr name="36" id="36">
<td>36</td><td><span class="ct">/* Real-time model */</span></td></tr>
<tr name="37" id="37">
<td>37</td><td><a id="37c1" class="tk">RT_MODEL_CellUnderVoltage_T</a> <a id="37c29" class="tk">CellUnderVoltage_M_</a>;</td></tr>
<tr name="38" id="38">
<td>38</td><td><a id="38c1" class="tk">RT_MODEL_CellUnderVoltage_T</a> <a id="38c29" class="tk">*</a><span class="kw">const</span> <a id="38c36" class="tk">CellUnderVoltage_M</a> = <a id="38c57" class="tk">&amp;</a><a id="38c58" class="tk">CellUnderVoltage_M_</a>;</td></tr>
<tr name="39" id="39">
<td>39</td><td></td></tr>
<tr name="40" id="40">
<td>40</td><td><span class="ct">/* Model step function */</span></td></tr>
<tr name="41" id="41">
<td>41</td><td><a id="41c1" class="tk">uint8_T</a> <a id="41c9" class="tk">CellUnderVoltage_custom</a>(<a id="41c33" class="tk">real32_T</a> <a id="41c42" class="tk">Vmin</a>)</td></tr>
<tr name="42" id="42">
<td>42</td><td><span class="br">{</span></td></tr>
<tr name="43" id="43">
<td>43</td><td>  <span class="ct">/* specified return value */</span></td></tr>
<tr name="44" id="44">
<td>44</td><td>  <a id="44c3" class="tk">uint8_T</a> <a id="44c11" class="tk">F_lev</a>;</td></tr>
<tr name="45" id="45">
<td>45</td><td></td></tr>
<tr name="46" id="46">
<td>46</td><td>  <span class="ct">/* Chart: '<a class="ct blk" blk_line="46">&lt;Root&gt;/Logic</a>' incorporates:</span></td></tr>
<tr name="47" id="47">
<td>47</td><td><span class="ct">   *  Inport: '<a class="ct blk" blk_line="47">&lt;Root&gt;/Vmin</a>'</span></td></tr>
<tr name="48" id="48">
<td>48</td><td><span class="ct">   */</span></td></tr>
<tr name="49" id="49">
<td>49</td><td>  <span class="ct">/* Gateway: Logic */</span></td></tr>
<tr name="50" id="50">
<td>50</td><td>  <span class="kw">if</span> (<a id="50c7" class="tk">CellUnderVoltage_DW</a>.<a id="50c27" class="tk">temporalCounter_i1</a> <a id="50c46" class="tk">&lt;</a> 15U) <span class="br">{</span></td></tr>
<tr name="51" id="51">
<td>51</td><td>    <a id="51c5" class="tk">CellUnderVoltage_DW</a>.<a id="51c25" class="tk">temporalCounter_i1</a><a id="51c43" class="tk">++</a>;</td></tr>
<tr name="52" id="52">
<td>52</td><td>  <span class="br">}</span></td></tr>
<tr name="53" id="53">
<td>53</td><td></td></tr>
<tr name="54" id="54">
<td>54</td><td>  <span class="kw">if</span> (<a id="54c7" class="tk">CellUnderVoltage_DW</a>.<a id="54c27" class="tk">temporalCounter_i2</a> <a id="54c46" class="tk">&lt;</a> 15U) <span class="br">{</span></td></tr>
<tr name="55" id="55">
<td>55</td><td>    <a id="55c5" class="tk">CellUnderVoltage_DW</a>.<a id="55c25" class="tk">temporalCounter_i2</a><a id="55c43" class="tk">++</a>;</td></tr>
<tr name="56" id="56">
<td>56</td><td>  <span class="br">}</span></td></tr>
<tr name="57" id="57">
<td>57</td><td></td></tr>
<tr name="58" id="58">
<td>58</td><td>  <span class="ct">/* During: Logic */</span></td></tr>
<tr name="59" id="59">
<td>59</td><td>  <span class="kw">if</span> (<a id="59c7" class="tk">CellUnderVoltage_DW</a>.<a id="59c27" class="tk">is_active_c3_CellUnderVoltage</a> <a id="59c57" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="60" id="60">
<td>60</td><td>    <span class="ct">/* Entry: Logic */</span></td></tr>
<tr name="61" id="61">
<td>61</td><td>    <a id="61c5" class="tk">CellUnderVoltage_DW</a>.<a id="61c25" class="tk">is_active_c3_CellUnderVoltage</a> = 1U;</td></tr>
<tr name="62" id="62">
<td>62</td><td></td></tr>
<tr name="63" id="63">
<td>63</td><td>    <span class="ct">/* Entry Internal: Logic */</span></td></tr>
<tr name="64" id="64">
<td>64</td><td>    <span class="ct">/* Transition: '<a class="ct blk" blk_line="64">&lt;S1&gt;:104</a>' */</span></td></tr>
<tr name="65" id="65">
<td>65</td><td>    <span class="ct">/* Entry Internal 'F': '<a class="ct blk" blk_line="65">&lt;S1&gt;:103</a>' */</span></td></tr>
<tr name="66" id="66">
<td>66</td><td>    <span class="ct">/* Entry Internal 'F1': '<a class="ct blk" blk_line="66">&lt;S1&gt;:184</a>' */</span></td></tr>
<tr name="67" id="67">
<td>67</td><td>    <span class="ct">/* Transition: '<a class="ct blk" blk_line="67">&lt;S1&gt;:182</a>' */</span></td></tr>
<tr name="68" id="68">
<td>68</td><td>    <a id="68c5" class="tk">CellUnderVoltage_DW</a>.<a id="68c25" class="tk">is_F1</a> = <a id="68c33" class="tk">CellUnderVoltage_IN_Wait1</a>;</td></tr>
<tr name="69" id="69">
<td>69</td><td></td></tr>
<tr name="70" id="70">
<td>70</td><td>    <span class="ct">/* Entry Internal 'F2': '<a class="ct blk" blk_line="70">&lt;S1&gt;:202</a>' */</span></td></tr>
<tr name="71" id="71">
<td>71</td><td>    <span class="ct">/* Transition: '<a class="ct blk" blk_line="71">&lt;S1&gt;:210</a>' */</span></td></tr>
<tr name="72" id="72">
<td>72</td><td>    <a id="72c5" class="tk">CellUnderVoltage_DW</a>.<a id="72c25" class="tk">is_F2</a> = <a id="72c33" class="tk">CellUnderVoltage_IN_Wait2</a>;</td></tr>
<tr name="73" id="73">
<td>73</td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="74" id="74">
<td>74</td><td>    <span class="ct">/* During 'F': '<a class="ct blk" blk_line="74">&lt;S1&gt;:103</a>' */</span></td></tr>
<tr name="75" id="75">
<td>75</td><td>    <span class="ct">/* During 'F1': '<a class="ct blk" blk_line="75">&lt;S1&gt;:184</a>' */</span></td></tr>
<tr name="76" id="76">
<td>76</td><td>    <span class="kw">switch</span> (<a id="76c13" class="tk">CellUnderVoltage_DW</a>.<a id="76c33" class="tk">is_F1</a>) <span class="br">{</span></td></tr>
<tr name="77" id="77">
<td>77</td><td>     <span class="kw">case</span> <a id="77c11" class="tk">CellUnderVoltage_IN_Delay10</a><a id="77c38" class="tk">:</a></td></tr>
<tr name="78" id="78">
<td>78</td><td>      <span class="ct">/* During 'Delay10': '<a class="ct blk" blk_line="78">&lt;S1&gt;:192</a>' */</span></td></tr>
<tr name="79" id="79">
<td>79</td><td>      <span class="kw">if</span> (<a id="79c11" class="tk">!</a>(<a id="79c13" class="tk">Vmin</a> <a id="79c18" class="tk">&lt;</a> 2.8F)) <span class="br">{</span></td></tr>
<tr name="80" id="80">
<td>80</td><td>        <span class="ct">/* Transition: '<a class="ct blk" blk_line="80">&lt;S1&gt;:185</a>' */</span></td></tr>
<tr name="81" id="81">
<td>81</td><td>        <a id="81c9" class="tk">CellUnderVoltage_DW</a>.<a id="81c29" class="tk">is_F1</a> = <a id="81c37" class="tk">CellUnderVoltage_IN_Wait1</a>;</td></tr>
<tr name="82" id="82">
<td>82</td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="83" id="83">
<td>83</td><td>        <span class="kw">if</span> (<a id="83c13" class="tk">CellUnderVoltage_DW</a>.<a id="83c33" class="tk">temporalCounter_i1</a> <a id="83c52" class="tk">&gt;=</a> 10) <span class="br">{</span></td></tr>
<tr name="84" id="84">
<td>84</td><td>          <span class="ct">/* Transition: '<a class="ct blk" blk_line="84">&lt;S1&gt;:183</a>' */</span></td></tr>
<tr name="85" id="85">
<td>85</td><td>          <a id="85c11" class="tk">CellUnderVoltage_DW</a>.<a id="85c31" class="tk">is_F1</a> = <a id="85c39" class="tk">CellUnderVoltage_IN_Fault1</a>;</td></tr>
<tr name="86" id="86">
<td>86</td><td></td></tr>
<tr name="87" id="87">
<td>87</td><td>          <span class="ct">/* Entry 'Fault1': '<a class="ct blk" blk_line="87">&lt;S1&gt;:190</a>' */</span></td></tr>
<tr name="88" id="88">
<td>88</td><td>          <a id="88c11" class="tk">CellUnderVoltage_B</a>.<a id="88c30" class="tk">F_lev_i</a> = 1U;</td></tr>
<tr name="89" id="89">
<td>89</td><td>        <span class="br">}</span></td></tr>
<tr name="90" id="90">
<td>90</td><td>      <span class="br">}</span></td></tr>
<tr name="91" id="91">
<td>91</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="92" id="92">
<td>92</td><td></td></tr>
<tr name="93" id="93">
<td>93</td><td>     <span class="kw">case</span> <a id="93c11" class="tk">CellUnderVoltage_IN_Delay11</a><a id="93c38" class="tk">:</a></td></tr>
<tr name="94" id="94">
<td>94</td><td>      <span class="ct">/* During 'Delay11': '<a class="ct blk" blk_line="94">&lt;S1&gt;:188</a>' */</span></td></tr>
<tr name="95" id="95">
<td>95</td><td>      <span class="kw">if</span> (<a id="95c11" class="tk">!</a>(<a id="95c13" class="tk">Vmin</a> <a id="95c18" class="tk">&gt;=</a> 2.8F)) <span class="br">{</span></td></tr>
<tr name="96" id="96">
<td>96</td><td>        <span class="ct">/* Transition: '<a class="ct blk" blk_line="96">&lt;S1&gt;:191</a>' */</span></td></tr>
<tr name="97" id="97">
<td>97</td><td>        <a id="97c9" class="tk">CellUnderVoltage_DW</a>.<a id="97c29" class="tk">is_F1</a> = <a id="97c37" class="tk">CellUnderVoltage_IN_Fault1</a>;</td></tr>
<tr name="98" id="98">
<td>98</td><td></td></tr>
<tr name="99" id="99">
<td>99</td><td>        <span class="ct">/* Entry 'Fault1': '<a class="ct blk" blk_line="99">&lt;S1&gt;:190</a>' */</span></td></tr>
<tr name="100" id="100">
<td>100</td><td>        <a id="100c9" class="tk">CellUnderVoltage_B</a>.<a id="100c28" class="tk">F_lev_i</a> = 1U;</td></tr>
<tr name="101" id="101">
<td>101</td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="102" id="102">
<td>102</td><td>        <span class="kw">if</span> (<a id="102c13" class="tk">CellUnderVoltage_DW</a>.<a id="102c33" class="tk">temporalCounter_i1</a> <a id="102c52" class="tk">&gt;=</a> 10) <span class="br">{</span></td></tr>
<tr name="103" id="103">
<td>103</td><td>          <span class="ct">/* Transition: '<a class="ct blk" blk_line="103">&lt;S1&gt;:181</a>' */</span></td></tr>
<tr name="104" id="104">
<td>104</td><td>          <a id="104c11" class="tk">CellUnderVoltage_DW</a>.<a id="104c31" class="tk">is_F1</a> = <a id="104c39" class="tk">CellUnderVoltage_IN_Fault10</a>;</td></tr>
<tr name="105" id="105">
<td>105</td><td></td></tr>
<tr name="106" id="106">
<td>106</td><td>          <span class="ct">/* Entry 'Fault10': '<a class="ct blk" blk_line="106">&lt;S1&gt;:187</a>' */</span></td></tr>
<tr name="107" id="107">
<td>107</td><td>          <a id="107c11" class="tk">CellUnderVoltage_B</a>.<a id="107c30" class="tk">F_lev_i</a> = 0U;</td></tr>
<tr name="108" id="108">
<td>108</td><td>        <span class="br">}</span></td></tr>
<tr name="109" id="109">
<td>109</td><td>      <span class="br">}</span></td></tr>
<tr name="110" id="110">
<td>110</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="111" id="111">
<td>111</td><td></td></tr>
<tr name="112" id="112">
<td>112</td><td>     <span class="kw">case</span> <a id="112c11" class="tk">CellUnderVoltage_IN_Fault1</a><a id="112c37" class="tk">:</a></td></tr>
<tr name="113" id="113">
<td>113</td><td>      <span class="ct">/* During 'Fault1': '<a class="ct blk" blk_line="113">&lt;S1&gt;:190</a>' */</span></td></tr>
<tr name="114" id="114">
<td>114</td><td>      <span class="kw">if</span> (<a id="114c11" class="tk">Vmin</a> <a id="114c16" class="tk">&gt;=</a> 2.8F) <span class="br">{</span></td></tr>
<tr name="115" id="115">
<td>115</td><td>        <span class="ct">/* Transition: '<a class="ct blk" blk_line="115">&lt;S1&gt;:189</a>' */</span></td></tr>
<tr name="116" id="116">
<td>116</td><td>        <a id="116c9" class="tk">CellUnderVoltage_DW</a>.<a id="116c29" class="tk">is_F1</a> = <a id="116c37" class="tk">CellUnderVoltage_IN_Delay11</a>;</td></tr>
<tr name="117" id="117">
<td>117</td><td>        <a id="117c9" class="tk">CellUnderVoltage_DW</a>.<a id="117c29" class="tk">temporalCounter_i1</a> = 0U;</td></tr>
<tr name="118" id="118">
<td>118</td><td>      <span class="br">}</span></td></tr>
<tr name="119" id="119">
<td>119</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="120" id="120">
<td>120</td><td></td></tr>
<tr name="121" id="121">
<td>121</td><td>     <span class="kw">case</span> <a id="121c11" class="tk">CellUnderVoltage_IN_Fault10</a><a id="121c38" class="tk">:</a></td></tr>
<tr name="122" id="122">
<td>122</td><td>      <span class="ct">/* During 'Fault10': '<a class="ct blk" blk_line="122">&lt;S1&gt;:187</a>' */</span></td></tr>
<tr name="123" id="123">
<td>123</td><td>      <span class="ct">/* Transition: '<a class="ct blk" blk_line="123">&lt;S1&gt;:193</a>' */</span></td></tr>
<tr name="124" id="124">
<td>124</td><td>      <a id="124c7" class="tk">CellUnderVoltage_DW</a>.<a id="124c27" class="tk">is_F1</a> = <a id="124c35" class="tk">CellUnderVoltage_IN_Wait1</a>;</td></tr>
<tr name="125" id="125">
<td>125</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="126" id="126">
<td>126</td><td></td></tr>
<tr name="127" id="127">
<td>127</td><td>     <span class="kw">default</span><a id="127c13" class="tk">:</a></td></tr>
<tr name="128" id="128">
<td>128</td><td>      <span class="ct">/* During 'Wait1': '<a class="ct blk" blk_line="128">&lt;S1&gt;:186</a>' */</span></td></tr>
<tr name="129" id="129">
<td>129</td><td>      <span class="kw">if</span> (<a id="129c11" class="tk">Vmin</a> <a id="129c16" class="tk">&lt;</a> 2.8F) <span class="br">{</span></td></tr>
<tr name="130" id="130">
<td>130</td><td>        <span class="ct">/* Transition: '<a class="ct blk" blk_line="130">&lt;S1&gt;:194</a>' */</span></td></tr>
<tr name="131" id="131">
<td>131</td><td>        <a id="131c9" class="tk">CellUnderVoltage_DW</a>.<a id="131c29" class="tk">is_F1</a> = <a id="131c37" class="tk">CellUnderVoltage_IN_Delay10</a>;</td></tr>
<tr name="132" id="132">
<td>132</td><td>        <a id="132c9" class="tk">CellUnderVoltage_DW</a>.<a id="132c29" class="tk">temporalCounter_i1</a> = 0U;</td></tr>
<tr name="133" id="133">
<td>133</td><td>      <span class="br">}</span></td></tr>
<tr name="134" id="134">
<td>134</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="135" id="135">
<td>135</td><td>    <span class="br">}</span></td></tr>
<tr name="136" id="136">
<td>136</td><td></td></tr>
<tr name="137" id="137">
<td>137</td><td>    <span class="ct">/* During 'F2': '<a class="ct blk" blk_line="137">&lt;S1&gt;:202</a>' */</span></td></tr>
<tr name="138" id="138">
<td>138</td><td>    <span class="kw">switch</span> (<a id="138c13" class="tk">CellUnderVoltage_DW</a>.<a id="138c33" class="tk">is_F2</a>) <span class="br">{</span></td></tr>
<tr name="139" id="139">
<td>139</td><td>     <span class="kw">case</span> <a id="139c11" class="tk">CellUnderVoltage_IN_Delay20</a><a id="139c38" class="tk">:</a></td></tr>
<tr name="140" id="140">
<td>140</td><td>      <span class="ct">/* During 'Delay20': '<a class="ct blk" blk_line="140">&lt;S1&gt;:207</a>' */</span></td></tr>
<tr name="141" id="141">
<td>141</td><td>      <span class="kw">if</span> (<a id="141c11" class="tk">!</a>(<a id="141c13" class="tk">Vmin</a> <a id="141c18" class="tk">&lt;</a> 2.6F)) <span class="br">{</span></td></tr>
<tr name="142" id="142">
<td>142</td><td>        <span class="ct">/* Transition: '<a class="ct blk" blk_line="142">&lt;S1&gt;:198</a>' */</span></td></tr>
<tr name="143" id="143">
<td>143</td><td>        <a id="143c9" class="tk">CellUnderVoltage_DW</a>.<a id="143c29" class="tk">is_F2</a> = <a id="143c37" class="tk">CellUnderVoltage_IN_Wait2</a>;</td></tr>
<tr name="144" id="144">
<td>144</td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="145" id="145">
<td>145</td><td>        <span class="kw">if</span> (<a id="145c13" class="tk">CellUnderVoltage_DW</a>.<a id="145c33" class="tk">temporalCounter_i2</a> <a id="145c52" class="tk">&gt;=</a> 10) <span class="br">{</span></td></tr>
<tr name="146" id="146">
<td>146</td><td>          <span class="ct">/* Transition: '<a class="ct blk" blk_line="146">&lt;S1&gt;:209</a>' */</span></td></tr>
<tr name="147" id="147">
<td>147</td><td>          <a id="147c11" class="tk">CellUnderVoltage_DW</a>.<a id="147c31" class="tk">is_F2</a> = <a id="147c39" class="tk">CellUnderVoltage_IN_Fault2</a>;</td></tr>
<tr name="148" id="148">
<td>148</td><td></td></tr>
<tr name="149" id="149">
<td>149</td><td>          <span class="ct">/* Entry 'Fault2': '<a class="ct blk" blk_line="149">&lt;S1&gt;:200</a>' */</span></td></tr>
<tr name="150" id="150">
<td>150</td><td>          <a id="150c11" class="tk">CellUnderVoltage_B</a>.<a id="150c30" class="tk">F_lev_i</a> = 2U;</td></tr>
<tr name="151" id="151">
<td>151</td><td>        <span class="br">}</span></td></tr>
<tr name="152" id="152">
<td>152</td><td>      <span class="br">}</span></td></tr>
<tr name="153" id="153">
<td>153</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="154" id="154">
<td>154</td><td></td></tr>
<tr name="155" id="155">
<td>155</td><td>     <span class="kw">case</span> <a id="155c11" class="tk">CellUnderVoltage_IN_Fault2</a><a id="155c37" class="tk">:</a></td></tr>
<tr name="156" id="156">
<td>156</td><td>      <span class="ct">/* During 'Fault2': '<a class="ct blk" blk_line="156">&lt;S1&gt;:200</a>' */</span></td></tr>
<tr name="157" id="157">
<td>157</td><td>      <a id="157c7" class="tk">CellUnderVoltage_B</a>.<a id="157c26" class="tk">F_lev_i</a> = 2U;</td></tr>
<tr name="158" id="158">
<td>158</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="159" id="159">
<td>159</td><td></td></tr>
<tr name="160" id="160">
<td>160</td><td>     <span class="kw">default</span><a id="160c13" class="tk">:</a></td></tr>
<tr name="161" id="161">
<td>161</td><td>      <span class="ct">/* During 'Wait2': '<a class="ct blk" blk_line="161">&lt;S1&gt;:201</a>' */</span></td></tr>
<tr name="162" id="162">
<td>162</td><td>      <span class="kw">if</span> (<a id="162c11" class="tk">Vmin</a> <a id="162c16" class="tk">&lt;</a> 2.6F) <span class="br">{</span></td></tr>
<tr name="163" id="163">
<td>163</td><td>        <span class="ct">/* Transition: '<a class="ct blk" blk_line="163">&lt;S1&gt;:211</a>' */</span></td></tr>
<tr name="164" id="164">
<td>164</td><td>        <a id="164c9" class="tk">CellUnderVoltage_DW</a>.<a id="164c29" class="tk">is_F2</a> = <a id="164c37" class="tk">CellUnderVoltage_IN_Delay20</a>;</td></tr>
<tr name="165" id="165">
<td>165</td><td>        <a id="165c9" class="tk">CellUnderVoltage_DW</a>.<a id="165c29" class="tk">temporalCounter_i2</a> = 0U;</td></tr>
<tr name="166" id="166">
<td>166</td><td>      <span class="br">}</span></td></tr>
<tr name="167" id="167">
<td>167</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="168" id="168">
<td>168</td><td>    <span class="br">}</span></td></tr>
<tr name="169" id="169">
<td>169</td><td>  <span class="br">}</span></td></tr>
<tr name="170" id="170">
<td>170</td><td></td></tr>
<tr name="171" id="171">
<td>171</td><td>  <span class="ct">/* End of Chart: '<a class="ct blk" blk_line="171">&lt;Root&gt;/Logic</a>' */</span></td></tr>
<tr name="172" id="172">
<td>172</td><td></td></tr>
<tr name="173" id="173">
<td>173</td><td>  <span class="ct">/* Outport: '<a class="ct blk" blk_line="173">&lt;Root&gt;/F_lev</a>' */</span></td></tr>
<tr name="174" id="174">
<td>174</td><td>  <a id="174c3" class="tk">F_lev</a> = <a id="174c11" class="tk">CellUnderVoltage_B</a>.<a id="174c30" class="tk">F_lev_i</a>;</td></tr>
<tr name="175" id="175">
<td>175</td><td>  <span class="kw">return</span> <a id="175c10" class="tk">F_lev</a>;</td></tr>
<tr name="176" id="176">
<td>176</td><td><span class="br">}</span></td></tr>
<tr name="177" id="177">
<td>177</td><td></td></tr>
<tr name="178" id="178">
<td>178</td><td><span class="ct">/* Model initialize function */</span></td></tr>
<tr name="179" id="179">
<td>179</td><td><span class="kw">void</span> <a id="179c6" class="tk">CellUnderVoltage_initialize</a>(<span class="kw">void</span>)</td></tr>
<tr name="180" id="180">
<td>180</td><td><span class="br">{</span></td></tr>
<tr name="181" id="181">
<td>181</td><td>  <span class="ct">/* Registration code */</span></td></tr>
<tr name="182" id="182">
<td>182</td><td></td></tr>
<tr name="183" id="183">
<td>183</td><td>  <span class="ct">/* initialize error status */</span></td></tr>
<tr name="184" id="184">
<td>184</td><td>  <a id="184c3" class="tk">rtmSetErrorStatus</a>(<a id="184c21" class="tk">CellUnderVoltage_M</a>, (<a id="184c42" class="tk">NULL</a>));</td></tr>
<tr name="185" id="185">
<td>185</td><td></td></tr>
<tr name="186" id="186">
<td>186</td><td>  <span class="ct">/* block I/O */</span></td></tr>
<tr name="187" id="187">
<td>187</td><td>  (<span class="kw">void</span>) <a id="187c10" class="tk">memset</a>(((<span class="kw">void</span> <a id="187c24" class="tk">*</a>) <a id="187c27" class="tk">&amp;</a><a id="187c28" class="tk">CellUnderVoltage_B</a>), 0,</td></tr>
<tr name="188" id="188">
<td>188</td><td>                <span class="kw">sizeof</span>(<a id="188c24" class="tk">B_CellUnderVoltage_T</a>));</td></tr>
<tr name="189" id="189">
<td>189</td><td></td></tr>
<tr name="190" id="190">
<td>190</td><td>  <span class="ct">/* states (dwork) */</span></td></tr>
<tr name="191" id="191">
<td>191</td><td>  (<span class="kw">void</span>) <a id="191c10" class="tk">memset</a>((<span class="kw">void</span> <a id="191c23" class="tk">*</a>)<a id="191c25" class="tk">&amp;</a><a id="191c26" class="tk">CellUnderVoltage_DW</a>, 0,</td></tr>
<tr name="192" id="192">
<td>192</td><td>                <span class="kw">sizeof</span>(<a id="192c24" class="tk">DW_CellUnderVoltage_T</a>));</td></tr>
<tr name="193" id="193">
<td>193</td><td></td></tr>
<tr name="194" id="194">
<td>194</td><td>  <span class="ct">/* SystemInitialize for Chart: '<a class="ct blk" blk_line="194">&lt;Root&gt;/Logic</a>' */</span></td></tr>
<tr name="195" id="195">
<td>195</td><td>  <a id="195c3" class="tk">CellUnderVoltage_DW</a>.<a id="195c23" class="tk">is_F1</a> = <a id="195c31" class="tk">CellUnderVol_IN_NO_ACTIVE_CHILD</a>;</td></tr>
<tr name="196" id="196">
<td>196</td><td>  <a id="196c3" class="tk">CellUnderVoltage_DW</a>.<a id="196c23" class="tk">temporalCounter_i1</a> = 0U;</td></tr>
<tr name="197" id="197">
<td>197</td><td>  <a id="197c3" class="tk">CellUnderVoltage_DW</a>.<a id="197c23" class="tk">is_F2</a> = <a id="197c31" class="tk">CellUnderVol_IN_NO_ACTIVE_CHILD</a>;</td></tr>
<tr name="198" id="198">
<td>198</td><td>  <a id="198c3" class="tk">CellUnderVoltage_DW</a>.<a id="198c23" class="tk">temporalCounter_i2</a> = 0U;</td></tr>
<tr name="199" id="199">
<td>199</td><td>  <a id="199c3" class="tk">CellUnderVoltage_DW</a>.<a id="199c23" class="tk">is_active_c3_CellUnderVoltage</a> = 0U;</td></tr>
<tr name="200" id="200">
<td>200</td><td>  <a id="200c3" class="tk">CellUnderVoltage_B</a>.<a id="200c22" class="tk">F_lev_i</a> = 0U;</td></tr>
<tr name="201" id="201">
<td>201</td><td><span class="br">}</span></td></tr>
<tr name="202" id="202">
<td>202</td><td></td></tr>
<tr name="203" id="203">
<td>203</td><td><span class="ct">/* Model terminate function */</span></td></tr>
<tr name="204" id="204">
<td>204</td><td><span class="kw">void</span> <a id="204c6" class="tk">CellUnderVoltage_terminate</a>(<span class="kw">void</span>)</td></tr>
<tr name="205" id="205">
<td>205</td><td><span class="br">{</span></td></tr>
<tr name="206" id="206">
<td>206</td><td>  <span class="ct">/* (no terminate code required) */</span></td></tr>
<tr name="207" id="207">
<td>207</td><td><span class="br">}</span></td></tr>
<tr name="208" id="208">
<td>208</td><td></td></tr>
<tr name="209" id="209">
<td>209</td><td><span class="ct">/*</span></td></tr>
<tr name="210" id="210">
<td>210</td><td><span class="ct"> * File trailer for generated code.</span></td></tr>
<tr name="211" id="211">
<td>211</td><td><span class="ct"> *</span></td></tr>
<tr name="212" id="212">
<td>212</td><td><span class="ct"> * [EOF]</span></td></tr>
<tr name="213" id="213">
<td>213</td><td><span class="ct"> */</span></td></tr>
<tr name="214" id="214">
<td>214</td><td></td></tr>
</table>
</pre>
</body>
</html>
