

================================================================
== Synthesis Summary Report of 'lab6_z1'
================================================================
+ General Information: 
    * Date:           Wed Nov 29 19:20:31 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab6_z1
    * Solution:       sol4_1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xa7a12t-csg325-1Q
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+----------+---------+----------+-----+
    |  Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |          |         |          |     |
    |  & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |    FF   |    LUT   | URAM|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+----------+---------+----------+-----+
    |+ lab6_z1  |     -|  6.85|        3|  30.000|         -|        4|     -|        no|     -|  32 (80%)|  4 (~0%)|  21 (~0%)|    -|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+----------+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| a         | ap_none | 512      |
| b         | ap_none | 512      |
| c         | ap_none | 512      |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | out       | short*   |
| b        | in        | short*   |
| c        | in        | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a        | a            | port    |
| a        | a_ap_vld     | port    |
| b        | b            | port    |
| c        | c            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------------------------+-----+--------+------------+-----+------+---------+
| Name                         | DSP | Pragma | Variable   | Op  | Impl | Latency |
+------------------------------+-----+--------+------------+-----+------+---------+
| + lab6_z1                    | 32  |        |            |     |      |         |
|   mul_mul_16s_16s_16_4_1_U1  | 1   |        | mul_ln5    | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U2  | 1   |        | mul_ln5_1  | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U3  | 1   |        | mul_ln5_2  | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U4  | 1   |        | mul_ln5_3  | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U5  | 1   |        | mul_ln5_4  | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U6  | 1   |        | mul_ln5_5  | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U7  | 1   |        | mul_ln5_6  | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U8  | 1   |        | mul_ln5_7  | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U9  | 1   |        | mul_ln5_8  | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U10 | 1   |        | mul_ln5_9  | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U11 | 1   |        | mul_ln5_10 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U12 | 1   |        | mul_ln5_11 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U13 | 1   |        | mul_ln5_12 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U14 | 1   |        | mul_ln5_13 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U15 | 1   |        | mul_ln5_14 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U16 | 1   |        | mul_ln5_15 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U17 | 1   |        | mul_ln5_16 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U18 | 1   |        | mul_ln5_17 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U19 | 1   |        | mul_ln5_18 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U20 | 1   |        | mul_ln5_19 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U21 | 1   |        | mul_ln5_20 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U22 | 1   |        | mul_ln5_21 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U23 | 1   |        | mul_ln5_22 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U24 | 1   |        | mul_ln5_23 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U25 | 1   |        | mul_ln5_24 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U26 | 1   |        | mul_ln5_25 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U27 | 1   |        | mul_ln5_26 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U28 | 1   |        | mul_ln5_27 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U29 | 1   |        | mul_ln5_28 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U30 | 1   |        | mul_ln5_29 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U31 | 1   |        | mul_ln5_30 | mul | dsp  | 3       |
|   mul_mul_16s_16s_16_4_1_U32 | 1   |        | mul_ln5_31 | mul | dsp  | 3       |
+------------------------------+-----+--------+------------+-----+------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+---------------+-----------------------------------+-------------------------+
| Type          | Options                           | Location                |
+---------------+-----------------------------------+-------------------------+
| array_reshape | variable=a cyclic factor=32 dim=1 | DIRECTIVE in lab6_z1, a |
| array_reshape | variable=b cyclic factor=32 dim=1 | DIRECTIVE in lab6_z1, b |
| array_reshape | variable=c cyclic factor=32 dim=1 | DIRECTIVE in lab6_z1, c |
| pipeline      |                                   | DIRECTIVE in lab6_z1    |
| unroll        | factor=32                         | DIRECTIVE in lab6_z1    |
+---------------+-----------------------------------+-------------------------+


