INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/Eight_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/Four_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/Full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/fnd_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_ctrl
INFO: [VRFC 10-311] analyzing module counter_4
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-311] analyzing module digit_num
INFO: [VRFC 10-311] analyzing module clk_mux
INFO: [VRFC 10-311] analyzing module bcd2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_03_04/2025_03_04.srcs/sim_1/new/tb_clkbcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_clkbcd
