{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693107702873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693107702877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 27 06:41:42 2023 " "Processing started: Sun Aug 27 06:41:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693107702877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693107702877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q2 -c Q2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Q2 -c Q2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693107702877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693107703200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693107703200 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX mux.v " "Entity \"MUX\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1693107711222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "mux.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693107711222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693107711222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file half_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_sub " "Found entity 1: half_sub" {  } { { "half_subtractor.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/half_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693107711229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693107711229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_add " "Found entity 1: half_add" {  } { { "half_adder.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693107711230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693107711230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q2.v 1 1 " "Found 1 design units, including 1 entities, in source file q2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Q2 " "Found entity 1: Q2" {  } { { "Q2.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/Q2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693107711231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693107711231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2 mux.v(7) " "Verilog HDL Implicit Net warning at mux.v(7): created implicit net for \"S2\"" {  } { { "mux.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/mux.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693107711232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S3 mux.v(7) " "Verilog HDL Implicit Net warning at mux.v(7): created implicit net for \"S3\"" {  } { { "mux.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/mux.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693107711232 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Q2.v(4) " "Verilog HDL Instantiation warning at Q2.v(4): instance has no name" {  } { { "Q2.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/Q2.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693107711232 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Q2.v(5) " "Verilog HDL Instantiation warning at Q2.v(5): instance has no name" {  } { { "Q2.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/Q2.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693107711232 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Q2.v(7) " "Verilog HDL Instantiation warning at Q2.v(7): instance has no name" {  } { { "Q2.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/Q2.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693107711232 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Q2.v(8) " "Verilog HDL Instantiation warning at Q2.v(8): instance has no name" {  } { { "Q2.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/Q2.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693107711232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Q2 " "Elaborating entity \"Q2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693107711250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_add half_add:comb_3 " "Elaborating entity \"half_add\" for hierarchy \"half_add:comb_3\"" {  } { { "Q2.v" "comb_3" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/Q2.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693107711251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_sub half_sub:comb_4 " "Elaborating entity \"half_sub\" for hierarchy \"half_sub:comb_4\"" {  } { { "Q2.v" "comb_4" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/Q2.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693107711257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:comb_5 " "Elaborating entity \"MUX\" for hierarchy \"MUX:comb_5\"" {  } { { "Q2.v" "comb_5" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/Q2.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693107711260 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S2 0 mux.v(7) " "Net \"S2\" at mux.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "mux.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/mux.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693107711261 "|Q2|MUX:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S3 0 mux.v(7) " "Net \"S3\" at mux.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "mux.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/mux.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693107711261 "|Q2|MUX:comb_5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SUM GND " "Pin \"SUM\" is stuck at GND" {  } { { "Q2.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/Q2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693107711468 "|Q2|SUM"} { "Warning" "WMLS_MLS_STUCK_PIN" "CARRY GND " "Pin \"CARRY\" is stuck at GND" {  } { { "Q2.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/Q2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693107711468 "|Q2|CARRY"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693107711468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693107711557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693107711557 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN0 " "No output dependent on input pin \"IN0\"" {  } { { "Q2.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/Q2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693107711575 "|Q2|IN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN1 " "No output dependent on input pin \"IN1\"" {  } { { "Q2.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/Q2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693107711575 "|Q2|IN1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SEL " "No output dependent on input pin \"SEL\"" {  } { { "Q2.v" "" { Text "D:/Courses and Workshops/IEEE Digital IC Design Workshop 2023/Tasks/Task 1/Question 2/Q2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693107711575 "|Q2|SEL"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1693107711575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693107711575 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693107711575 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693107711575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693107711591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 27 06:41:51 2023 " "Processing ended: Sun Aug 27 06:41:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693107711591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693107711591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693107711591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693107711591 ""}
