{
	"route__net": 3412,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 1258,
	"route__wirelength__iter:1": 81174,
	"route__drc_errors__iter:2": 783,
	"route__wirelength__iter:2": 80668,
	"route__drc_errors__iter:3": 686,
	"route__wirelength__iter:3": 80567,
	"route__drc_errors__iter:4": 107,
	"route__wirelength__iter:4": 80458,
	"route__drc_errors__iter:5": 7,
	"route__wirelength__iter:5": 80436,
	"route__drc_errors__iter:6": 0,
	"route__wirelength__iter:6": 80434,
	"route__drc_errors": 0,
	"route__wirelength": 80434,
	"route__vias": 23747,
	"route__vias__singlecut": 23747,
	"route__vias__multicut": 0,
	"design__io": 52,
	"design__die__area": 68769.9,
	"design__core__area": 60132.7,
	"design__instance__count": 4211,
	"design__instance__area": 27572.7,
	"design__instance__count__stdcell": 4211,
	"design__instance__area__stdcell": 27572.7,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.458531,
	"design__instance__utilization__stdcell": 0.458531,
	"design__instance__count__class:fill_cell": 180,
	"design__instance__count__class:tap_cell": 828,
	"design__instance__count__class:antenna_cell": 4,
	"design__instance__count__class:clock_buffer": 4,
	"design__instance__count__class:timing_repair_buffer": 381,
	"design__instance__count__class:inverter": 68,
	"design__instance__count__class:sequential_cell": 16,
	"design__instance__count__class:multi_input_combinational_cell": 2910,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}