TimeQuest Timing Analyzer report for prueba3
Tue May 28 19:33:48 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'eALUOp[0]'
 12. Slow Model Setup: 'divisor:decoder|state'
 13. Slow Model Setup: 'clk'
 14. Slow Model Hold: 'clk'
 15. Slow Model Hold: 'eALUOp[0]'
 16. Slow Model Hold: 'divisor:decoder|state'
 17. Slow Model Minimum Pulse Width: 'divisor:decoder|state'
 18. Slow Model Minimum Pulse Width: 'clk'
 19. Slow Model Minimum Pulse Width: 'eALUOp[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'eALUOp[0]'
 30. Fast Model Setup: 'divisor:decoder|state'
 31. Fast Model Setup: 'clk'
 32. Fast Model Hold: 'clk'
 33. Fast Model Hold: 'eALUOp[0]'
 34. Fast Model Hold: 'divisor:decoder|state'
 35. Fast Model Minimum Pulse Width: 'divisor:decoder|state'
 36. Fast Model Minimum Pulse Width: 'clk'
 37. Fast Model Minimum Pulse Width: 'eALUOp[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; prueba3                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                       ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; Clock Name            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                   ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; clk                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                   ;
; divisor:decoder|state ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:decoder|state } ;
; eALUOp[0]             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { eALUOp[0] }             ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                     ;
+-----------+-----------------+-----------------------+-------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name            ; Note                                                  ;
+-----------+-----------------+-----------------------+-------------------------------------------------------+
; 135.8 MHz ; 135.8 MHz       ; eALUOp[0]             ;                                                       ;
; 325.1 MHz ; 195.01 MHz      ; divisor:decoder|state ; limit due to high minimum pulse width violation (tch) ;
+-----------+-----------------+-----------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow Model Setup Summary                         ;
+-----------------------+----------+---------------+
; Clock                 ; Slack    ; End Point TNS ;
+-----------------------+----------+---------------+
; eALUOp[0]             ; -146.466 ; -2525.828     ;
; divisor:decoder|state ; -3.199   ; -163.915      ;
; clk                   ; 2.116    ; 0.000         ;
+-----------------------+----------+---------------+


+------------------------------------------------+
; Slow Model Hold Summary                        ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; clk                   ; -1.864 ; -1.864        ;
; eALUOp[0]             ; 1.310  ; 0.000         ;
; divisor:decoder|state ; 2.786  ; 0.000         ;
+-----------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------+
; Slow Model Minimum Pulse Width Summary         ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; divisor:decoder|state ; -2.064 ; -564.448      ;
; clk                   ; -1.631 ; -2.853        ;
; eALUOp[0]             ; -1.631 ; -1.631        ;
+-----------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'eALUOp[0]'                                                                                                                                                                                               ;
+----------+----------------------------------------------------------------------------------------------------------------+------------------+-----------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                      ; To Node          ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------+------------------+-----------------------+-------------+--------------+------------+------------+
; -146.466 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[1]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.556      ; 149.884    ;
; -146.466 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[1]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.556      ; 149.884    ;
; -146.353 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.557      ; 149.742    ;
; -146.353 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.557      ; 149.742    ;
; -146.086 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[3]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.390      ; 149.684    ;
; -146.086 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[3]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.390      ; 149.684    ;
; -146.041 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[11] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.391      ; 149.398    ;
; -146.041 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[11] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.391      ; 149.398    ;
; -146.036 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[7]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.591      ; 149.490    ;
; -146.036 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[7]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.591      ; 149.490    ;
; -145.916 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[9]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.405      ; 149.291    ;
; -145.916 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[9]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.405      ; 149.291    ;
; -145.884 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[5]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.585      ; 149.332    ;
; -145.884 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[5]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.585      ; 149.332    ;
; -145.844 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.557      ; 149.225    ;
; -145.844 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.557      ; 149.225    ;
; -145.764 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.558      ; 149.150    ;
; -145.764 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.558      ; 149.150    ;
; -145.683 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[4]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.408      ; 149.298    ;
; -145.683 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[4]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.408      ; 149.298    ;
; -145.660 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.439      ; 149.303    ;
; -145.660 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.439      ; 149.303    ;
; -145.535 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[6]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.591      ; 148.953    ;
; -145.535 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[6]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.591      ; 148.953    ;
; -145.488 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[2]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.405      ; 149.090    ;
; -145.488 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[2]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.405      ; 149.090    ;
; -145.411 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[12] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.555      ; 148.794    ;
; -145.411 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[12] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.555      ; 148.794    ;
; -145.318 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.556      ; 148.702    ;
; -145.318 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.556      ; 148.702    ;
; -145.168 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.587      ; 148.622    ;
; -145.168 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.587      ; 148.622    ;
; -140.137 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[1]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.563      ; 143.562    ;
; -140.137 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[1]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.563      ; 143.562    ;
; -140.024 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.564      ; 143.420    ;
; -140.024 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.564      ; 143.420    ;
; -139.757 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[3]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.397      ; 143.362    ;
; -139.757 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[3]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.397      ; 143.362    ;
; -139.712 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[11] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.398      ; 143.076    ;
; -139.712 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[11] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.398      ; 143.076    ;
; -139.707 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[7]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.598      ; 143.168    ;
; -139.707 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[7]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.598      ; 143.168    ;
; -139.587 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[9]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.412      ; 142.969    ;
; -139.587 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[9]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.412      ; 142.969    ;
; -139.555 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[5]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.592      ; 143.010    ;
; -139.555 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[5]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.592      ; 143.010    ;
; -139.515 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.564      ; 142.903    ;
; -139.515 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.564      ; 142.903    ;
; -139.435 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.565      ; 142.828    ;
; -139.435 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.565      ; 142.828    ;
; -139.354 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[4]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.415      ; 142.976    ;
; -139.354 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[4]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.415      ; 142.976    ;
; -139.331 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.446      ; 142.981    ;
; -139.331 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.446      ; 142.981    ;
; -139.206 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[6]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.598      ; 142.631    ;
; -139.206 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[6]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.598      ; 142.631    ;
; -139.159 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[2]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.412      ; 142.768    ;
; -139.159 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[2]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.412      ; 142.768    ;
; -139.082 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[12] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.562      ; 142.472    ;
; -139.082 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[12] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.562      ; 142.472    ;
; -138.989 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.563      ; 142.380    ;
; -138.989 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.563      ; 142.380    ;
; -138.839 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.594      ; 142.300    ;
; -138.839 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.594      ; 142.300    ;
; -12.827  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.422      ; 16.206     ;
; -12.827  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.422      ; 16.206     ;
; -12.692  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.434      ; 16.122     ;
; -12.692  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.434      ; 16.122     ;
; -12.672  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.448      ; 16.116     ;
; -12.672  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.448      ; 16.116     ;
; -12.649  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[3]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.409      ; 15.738     ;
; -12.649  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[3]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.409      ; 15.738     ;
; -12.590  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[4]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.571      ; 16.365     ;
; -12.590  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[4]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.571      ; 16.365     ;
; -12.525  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[12] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.424      ; 15.953     ;
; -12.525  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[12] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.424      ; 15.953     ;
; -12.474  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.420      ; 15.890     ;
; -12.474  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.420      ; 15.890     ;
; -12.450  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[6]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.424      ; 15.870     ;
; -12.450  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[6]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.424      ; 15.870     ;
; -12.412  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[9]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.414      ; 15.801     ;
; -12.412  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[9]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.414      ; 15.801     ;
; -12.374  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[2]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.409      ; 15.737     ;
; -12.374  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[2]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.409      ; 15.737     ;
; -12.230  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[11] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.559      ; 15.997     ;
; -12.230  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[11] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.559      ; 15.997     ;
; -12.173  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[5]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.577      ; 15.951     ;
; -12.173  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[5]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.577      ; 15.951     ;
; -11.978  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[7]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.423      ; 15.397     ;
; -11.978  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[7]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.423      ; 15.397     ;
; -11.746  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[14] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.406      ; 15.351     ;
; -11.746  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[14] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.406      ; 15.351     ;
; -11.636  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|tmp[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.415      ; 15.008     ;
; -11.636  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.415      ; 15.008     ;
; -11.616  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|tmp[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.413      ; 15.025     ;
; -11.616  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.413      ; 15.025     ;
; -11.504  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|tmp[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.441      ; 14.941     ;
; -11.504  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.441      ; 14.941     ;
; -11.501  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|tmp[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.427      ; 14.924     ;
; -11.501  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 3.427      ; 14.924     ;
+----------+----------------------------------------------------------------------------------------------------------------+------------------+-----------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -3.199 ; Alu:aAlu|res[2]                                                                                                ; Registro:regAluOut|temp[2]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.516     ; 0.721      ;
; -2.756 ; Alu:aAlu|res[6]                                                                                                ; Registro:regAluOut|temp[6]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.698     ; 0.096      ;
; -2.756 ; Alu:aAlu|res[7]                                                                                                ; Registro:regAluOut|temp[7]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.698     ; 0.096      ;
; -2.753 ; Alu:aAlu|res[13]                                                                                               ; Registro:regAluOut|temp[13]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.695     ; 0.096      ;
; -2.751 ; Alu:aAlu|res[5]                                                                                                ; Registro:regAluOut|temp[5]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.693     ; 0.096      ;
; -2.746 ; Alu:aAlu|res[0]                                                                                                ; Registro:regAluOut|temp[0]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.688     ; 0.096      ;
; -2.745 ; Alu:aAlu|res[1]                                                                                                ; Registro:regAluOut|temp[1]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.687     ; 0.096      ;
; -2.728 ; Alu:aAlu|res[12]                                                                                               ; Registro:regAluOut|temp[12]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.670     ; 0.096      ;
; -2.728 ; Alu:aAlu|res[14]                                                                                               ; Registro:regAluOut|temp[14]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.670     ; 0.096      ;
; -2.722 ; Alu:aAlu|res[15]                                                                                               ; Registro:regAluOut|temp[15]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.664     ; 0.096      ;
; -2.721 ; Alu:aAlu|res[10]                                                                                               ; Registro:regAluOut|temp[10]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.663     ; 0.096      ;
; -2.604 ; Alu:aAlu|res[8]                                                                                                ; Registro:regAluOut|temp[8]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.546     ; 0.096      ;
; -2.580 ; Alu:aAlu|res[4]                                                                                                ; Registro:regAluOut|temp[4]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.522     ; 0.096      ;
; -2.574 ; Alu:aAlu|res[11]                                                                                               ; Registro:regAluOut|temp[11]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.516     ; 0.096      ;
; -2.572 ; Alu:aAlu|res[3]                                                                                                ; Registro:regAluOut|temp[3]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.514     ; 0.096      ;
; -2.572 ; Alu:aAlu|res[9]                                                                                                ; Registro:regAluOut|temp[9]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -3.514     ; 0.096      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                              ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; 2.116 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.500        ; 2.032      ; 0.731      ;
; 2.616 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 1.000        ; 2.032      ; 0.731      ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; -1.864 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.000        ; 2.032      ; 0.731      ;
; -1.364 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; -0.500       ; 2.032      ; 0.731      ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'eALUOp[0]'                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------+------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node          ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+------------------+-----------------------+-------------+--------------+------------+------------+
; 1.310 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[7]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 6.005      ; 7.315      ;
; 1.320 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[12] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 5.969      ; 7.289      ;
; 1.377 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[10] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 5.972      ; 7.349      ;
; 1.410 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[15] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 5.970      ; 7.380      ;
; 1.444 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[6]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 6.005      ; 7.449      ;
; 1.525 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[11] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 5.805      ; 7.330      ;
; 1.564 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[13] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 6.001      ; 7.565      ;
; 1.641 ; Alu:aAlu|tmp[10]                                                                                               ; Alu:aAlu|res[10] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.143      ; 1.784      ;
; 1.653 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[1]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 5.970      ; 7.623      ;
; 1.673 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[3]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 5.804      ; 7.477      ;
; 1.676 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[14] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 5.971      ; 7.647      ;
; 1.709 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[8]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 5.853      ; 7.562      ;
; 1.713 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[5]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 5.999      ; 7.712      ;
; 1.731 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[2]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 5.819      ; 7.550      ;
; 1.744 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[4]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 5.822      ; 7.566      ;
; 1.770 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[0]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 5.971      ; 7.741      ;
; 1.810 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[7]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 6.005      ; 7.315      ;
; 1.820 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[12] ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 5.969      ; 7.289      ;
; 1.821 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[9]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 5.819      ; 7.640      ;
; 1.849 ; Alu:aAlu|tmp[0]                                                                                                ; Alu:aAlu|res[0]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.154      ; 2.003      ;
; 1.850 ; Alu:aAlu|tmp[1]                                                                                                ; Alu:aAlu|res[1]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.151      ; 2.001      ;
; 1.877 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[10] ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 5.972      ; 7.349      ;
; 1.910 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[15] ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 5.970      ; 7.380      ;
; 1.944 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[6]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 6.005      ; 7.449      ;
; 1.952 ; Alu:aAlu|tmp[14]                                                                                               ; Alu:aAlu|res[14] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.158      ; 2.110      ;
; 2.025 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[11] ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 5.805      ; 7.330      ;
; 2.042 ; Alu:aAlu|tmp[15]                                                                                               ; Alu:aAlu|res[15] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.143      ; 2.185      ;
; 2.058 ; Alu:aAlu|tmp[7]                                                                                                ; Alu:aAlu|res[7]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.175      ; 2.233      ;
; 2.064 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[13] ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 6.001      ; 7.565      ;
; 2.108 ; Alu:aAlu|tmp[8]                                                                                                ; Alu:aAlu|res[8]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.012      ; 2.120      ;
; 2.110 ; Alu:aAlu|tmp[12]                                                                                               ; Alu:aAlu|res[12] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.138      ; 2.248      ;
; 2.153 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[1]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 5.970      ; 7.623      ;
; 2.161 ; Alu:aAlu|tmp[2]                                                                                                ; Alu:aAlu|res[2]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.003      ; 2.164      ;
; 2.173 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[3]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 5.804      ; 7.477      ;
; 2.176 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[14] ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 5.971      ; 7.647      ;
; 2.180 ; Alu:aAlu|tmp[11]                                                                                               ; Alu:aAlu|res[11] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; -0.161     ; 2.019      ;
; 2.183 ; Alu:aAlu|tmp[6]                                                                                                ; Alu:aAlu|res[6]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.174      ; 2.357      ;
; 2.209 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[8]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 5.853      ; 7.562      ;
; 2.213 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[5]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 5.999      ; 7.712      ;
; 2.231 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[2]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 5.819      ; 7.550      ;
; 2.243 ; Alu:aAlu|tmp[13]                                                                                               ; Alu:aAlu|res[13] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.146      ; 2.389      ;
; 2.244 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[4]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 5.822      ; 7.566      ;
; 2.257 ; Alu:aAlu|tmp[9]                                                                                                ; Alu:aAlu|res[9]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; -0.002     ; 2.255      ;
; 2.270 ; Alu:aAlu|tmp[4]                                                                                                ; Alu:aAlu|res[4]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; -0.156     ; 2.114      ;
; 2.270 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[0]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 5.971      ; 7.741      ;
; 2.282 ; Alu:aAlu|tmp[3]                                                                                                ; Alu:aAlu|res[3]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; -0.012     ; 2.270      ;
; 2.321 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[9]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 5.819      ; 7.640      ;
; 2.377 ; Alu:aAlu|tmp[5]                                                                                                ; Alu:aAlu|res[5]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.015      ; 2.392      ;
; 3.577 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.564      ; 7.141      ;
; 3.577 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.564      ; 7.141      ;
; 4.851 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[6]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.591      ; 8.442      ;
; 4.851 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[6]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.591      ; 8.442      ;
; 5.419 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.587      ; 9.006      ;
; 5.419 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.587      ; 9.006      ;
; 5.444 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[7]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.591      ; 9.035      ;
; 5.444 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[7]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.591      ; 9.035      ;
; 6.027 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.556      ; 9.583      ;
; 6.027 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.556      ; 9.583      ;
; 6.045 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[5]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.585      ; 9.630      ;
; 6.045 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[5]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.585      ; 9.630      ;
; 6.155 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[11] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.391      ; 9.546      ;
; 6.155 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[11] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.391      ; 9.546      ;
; 6.245 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[12] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.555      ; 9.800      ;
; 6.245 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[12] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.555      ; 9.800      ;
; 6.261 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.563      ; 9.824      ;
; 6.261 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.563      ; 9.824      ;
; 6.436 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[3]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.390      ; 9.826      ;
; 6.436 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[3]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.390      ; 9.826      ;
; 6.598 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[10] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.558      ; 10.156     ;
; 6.598 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[10] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.558      ; 10.156     ;
; 6.647 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[1]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.556      ; 10.203     ;
; 6.647 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[1]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.556      ; 10.203     ;
; 6.650 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[9]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.405      ; 10.055     ;
; 6.650 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[9]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.405      ; 10.055     ;
; 6.651 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.564      ; 10.215     ;
; 6.651 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.564      ; 10.215     ;
; 6.674 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.557      ; 10.231     ;
; 6.674 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.557      ; 10.231     ;
; 6.691 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[2]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.405      ; 10.096     ;
; 6.691 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[2]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.405      ; 10.096     ;
; 6.870 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[8]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.439      ; 10.309     ;
; 6.870 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[8]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.439      ; 10.309     ;
; 6.878 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[4]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.408      ; 10.286     ;
; 6.878 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[4]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.408      ; 10.286     ;
; 6.940 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.594      ; 10.534     ;
; 6.940 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.594      ; 10.534     ;
; 7.042 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.557      ; 10.599     ;
; 7.042 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.557      ; 10.599     ;
; 7.497 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[11] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.398      ; 10.895     ;
; 7.497 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[11] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.398      ; 10.895     ;
; 7.540 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[12] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.562      ; 11.102     ;
; 7.540 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[12] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.562      ; 11.102     ;
; 7.683 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[3]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.397      ; 11.080     ;
; 7.683 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[3]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.397      ; 11.080     ;
; 7.802 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[10] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.565      ; 11.367     ;
; 7.802 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[10] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.565      ; 11.367     ;
; 7.824 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[9]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.412      ; 11.236     ;
; 7.824 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[9]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.412      ; 11.236     ;
; 8.215 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[5]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.592      ; 11.807     ;
; 8.215 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[5]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 3.592      ; 11.807     ;
+-------+----------------------------------------------------------------------------------------------------------------+------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 3.324 ; Alu:aAlu|res[3]                                                                                                ; Registro:regAluOut|temp[3]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.514     ; 0.096      ;
; 3.324 ; Alu:aAlu|res[9]                                                                                                ; Registro:regAluOut|temp[9]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.514     ; 0.096      ;
; 3.326 ; Alu:aAlu|res[11]                                                                                               ; Registro:regAluOut|temp[11]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.516     ; 0.096      ;
; 3.332 ; Alu:aAlu|res[4]                                                                                                ; Registro:regAluOut|temp[4]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.522     ; 0.096      ;
; 3.356 ; Alu:aAlu|res[8]                                                                                                ; Registro:regAluOut|temp[8]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.546     ; 0.096      ;
; 3.473 ; Alu:aAlu|res[10]                                                                                               ; Registro:regAluOut|temp[10]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.663     ; 0.096      ;
; 3.474 ; Alu:aAlu|res[15]                                                                                               ; Registro:regAluOut|temp[15]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.664     ; 0.096      ;
; 3.480 ; Alu:aAlu|res[12]                                                                                               ; Registro:regAluOut|temp[12]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.670     ; 0.096      ;
; 3.480 ; Alu:aAlu|res[14]                                                                                               ; Registro:regAluOut|temp[14]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.670     ; 0.096      ;
; 3.497 ; Alu:aAlu|res[1]                                                                                                ; Registro:regAluOut|temp[1]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.687     ; 0.096      ;
; 3.498 ; Alu:aAlu|res[0]                                                                                                ; Registro:regAluOut|temp[0]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.688     ; 0.096      ;
; 3.503 ; Alu:aAlu|res[5]                                                                                                ; Registro:regAluOut|temp[5]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.693     ; 0.096      ;
; 3.505 ; Alu:aAlu|res[13]                                                                                               ; Registro:regAluOut|temp[13]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.695     ; 0.096      ;
; 3.508 ; Alu:aAlu|res[6]                                                                                                ; Registro:regAluOut|temp[6]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.698     ; 0.096      ;
; 3.508 ; Alu:aAlu|res[7]                                                                                                ; Registro:regAluOut|temp[7]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.698     ; 0.096      ;
; 3.951 ; Alu:aAlu|res[2]                                                                                                ; Registro:regAluOut|temp[2]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -3.516     ; 0.721      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divisor:decoder|state'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; divisor:decoder|state ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; divisor:decoder|state ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; decoder|state|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; decoder|state|clk     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'eALUOp[0]'                                                                       ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; eALUOp[0] ; Rise       ; eALUOp[0]                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[0]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[0]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[10]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[10]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[11]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[11]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[12]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[12]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[13]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[13]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[14]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[14]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[15]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[15]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[1]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[1]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[2]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[2]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[3]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[3]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[4]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[4]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[5]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[5]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[6]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[6]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[7]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[7]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[8]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[8]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[9]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[9]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[0]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[0]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[10]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[10]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[11]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[11]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[12]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[12]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[13]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[13]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[14]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[14]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[15]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[15]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[1]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[1]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[2]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[2]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[3]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[3]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[4]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[4]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[5]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[5]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[6]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[6]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[7]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[7]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[8]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[8]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[9]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[9]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|Mux2~1clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|Mux2~1clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|Mux2~1clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|Mux2~1clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|Mux2~1|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|Mux2~1|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; aAlu|Mux2~1|datad            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; aAlu|Mux2~1|datad            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|Mux66~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|Mux66~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|Mux66~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|Mux66~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|Mux66~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|Mux66~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; aAlu|Mux66~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; aAlu|Mux66~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[0]|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[0]|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[10]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[10]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[11]|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[11]|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[12]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[12]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[13]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[13]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[14]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[14]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[15]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[15]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[1]|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[1]|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[2]|datad            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[2]|datad            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[3]|datad            ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+------------+-----------------------+---------+---------+------------+-----------------------+
; Data Port  ; Clock Port            ; Rise    ; Fall    ; Clock Edge ; Clock Reference       ;
+------------+-----------------------+---------+---------+------------+-----------------------+
; memToReg   ; divisor:decoder|state ; 2.205   ; 2.205   ; Rise       ; divisor:decoder|state ;
; regDst     ; divisor:decoder|state ; 2.430   ; 2.430   ; Rise       ; divisor:decoder|state ;
; regWrite   ; divisor:decoder|state ; 0.753   ; 0.753   ; Rise       ; divisor:decoder|state ;
; eALUOp[*]  ; eALUOp[0]             ; 7.642   ; 7.642   ; Rise       ; eALUOp[0]             ;
;  eALUOp[0] ; eALUOp[0]             ; 3.682   ; 3.682   ; Rise       ; eALUOp[0]             ;
;  eALUOp[1] ; eALUOp[0]             ; 3.967   ; 3.967   ; Rise       ; eALUOp[0]             ;
;  eALUOp[2] ; eALUOp[0]             ; 7.642   ; 7.642   ; Rise       ; eALUOp[0]             ;
; muxA       ; eALUOp[0]             ; 137.496 ; 137.496 ; Rise       ; eALUOp[0]             ;
; muxB[*]    ; eALUOp[0]             ; 140.945 ; 140.945 ; Rise       ; eALUOp[0]             ;
;  muxB[0]   ; eALUOp[0]             ; 140.945 ; 140.945 ; Rise       ; eALUOp[0]             ;
;  muxB[1]   ; eALUOp[0]             ; 140.694 ; 140.694 ; Rise       ; eALUOp[0]             ;
+------------+-----------------------+---------+---------+------------+-----------------------+


+-------------------------------------------------------------------------------------------+
; Hold Times                                                                                ;
+------------+-----------------------+--------+--------+------------+-----------------------+
; Data Port  ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+------------+-----------------------+--------+--------+------------+-----------------------+
; memToReg   ; divisor:decoder|state ; -0.426 ; -0.426 ; Rise       ; divisor:decoder|state ;
; regDst     ; divisor:decoder|state ; -0.881 ; -0.881 ; Rise       ; divisor:decoder|state ;
; regWrite   ; divisor:decoder|state ; -0.044 ; -0.044 ; Rise       ; divisor:decoder|state ;
; eALUOp[*]  ; eALUOp[0]             ; -0.432 ; -0.432 ; Rise       ; eALUOp[0]             ;
;  eALUOp[0] ; eALUOp[0]             ; -1.310 ; -1.310 ; Rise       ; eALUOp[0]             ;
;  eALUOp[1] ; eALUOp[0]             ; -0.432 ; -0.432 ; Rise       ; eALUOp[0]             ;
;  eALUOp[2] ; eALUOp[0]             ; -4.107 ; -4.107 ; Rise       ; eALUOp[0]             ;
; muxA       ; eALUOp[0]             ; 2.271  ; 2.271  ; Rise       ; eALUOp[0]             ;
; muxB[*]    ; eALUOp[0]             ; 0.470  ; 0.470  ; Rise       ; eALUOp[0]             ;
;  muxB[0]   ; eALUOp[0]             ; -0.263 ; -0.263 ; Rise       ; eALUOp[0]             ;
;  muxB[1]   ; eALUOp[0]             ; 0.470  ; 0.470  ; Rise       ; eALUOp[0]             ;
+------------+-----------------------+--------+--------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-------------------+-----------------------+--------+--------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+--------+--------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 10.267 ; 10.267 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 7.334  ; 7.334  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 7.349  ; 7.349  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 9.121  ; 9.121  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 9.230  ; 9.230  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 9.264  ; 9.264  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 8.841  ; 8.841  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 8.658  ; 8.658  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 8.702  ; 8.702  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 8.591  ; 8.591  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 8.329  ; 8.329  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 10.267 ; 10.267 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 8.074  ; 8.074  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 8.710  ; 8.710  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 9.488  ; 9.488  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 9.240  ; 9.240  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 8.865  ; 8.865  ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+--------+--------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-------------------+-----------------------+--------+--------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+--------+--------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 7.334  ; 7.334  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 7.334  ; 7.334  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 7.349  ; 7.349  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 9.121  ; 9.121  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 9.230  ; 9.230  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 9.264  ; 9.264  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 8.841  ; 8.841  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 8.658  ; 8.658  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 8.702  ; 8.702  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 8.591  ; 8.591  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 8.329  ; 8.329  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 10.267 ; 10.267 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 8.074  ; 8.074  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 8.710  ; 8.710  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 9.488  ; 9.488  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 9.240  ; 9.240  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 8.865  ; 8.865  ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+--------+--------+------------+-----------------------+


+-------------------------------------------------+
; Fast Model Setup Summary                        ;
+-----------------------+---------+---------------+
; Clock                 ; Slack   ; End Point TNS ;
+-----------------------+---------+---------------+
; eALUOp[0]             ; -56.972 ; -965.096      ;
; divisor:decoder|state ; -1.460  ; -93.440       ;
; clk                   ; 1.343   ; 0.000         ;
+-----------------------+---------+---------------+


+------------------------------------------------+
; Fast Model Hold Summary                        ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; clk                   ; -0.963 ; -0.963        ;
; eALUOp[0]             ; -0.062 ; -0.086        ;
; divisor:decoder|state ; 1.370  ; 0.000         ;
+-----------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------+
; Fast Model Minimum Pulse Width Summary         ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; divisor:decoder|state ; -1.627 ; -445.528      ;
; clk                   ; -1.380 ; -2.380        ;
; eALUOp[0]             ; -1.380 ; -1.380        ;
+-----------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'eALUOp[0]'                                                                                                                                                                                              ;
+---------+----------------------------------------------------------------------------------------------------------------+------------------+-----------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node          ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+------------------+-----------------------+-------------+--------------+------------+------------+
; -56.972 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[1]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.460      ; 59.042     ;
; -56.972 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[1]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.460      ; 59.042     ;
; -56.935 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.460      ; 58.999     ;
; -56.935 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.460      ; 58.999     ;
; -56.751 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[3]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.402      ; 58.884     ;
; -56.751 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[3]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.402      ; 58.884     ;
; -56.730 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[7]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.487      ; 58.828     ;
; -56.730 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[7]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.487      ; 58.828     ;
; -56.706 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[11] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.401      ; 58.757     ;
; -56.706 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[11] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.401      ; 58.757     ;
; -56.664 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[9]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.412      ; 58.728     ;
; -56.664 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[9]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.412      ; 58.728     ;
; -56.660 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.467      ; 58.727     ;
; -56.660 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.467      ; 58.727     ;
; -56.657 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[5]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.482      ; 58.750     ;
; -56.657 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[5]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.482      ; 58.750     ;
; -56.619 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.467      ; 58.688     ;
; -56.619 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.467      ; 58.688     ;
; -56.607 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[4]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.416      ; 58.754     ;
; -56.607 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[4]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.416      ; 58.754     ;
; -56.584 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.433      ; 58.746     ;
; -56.584 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.433      ; 58.746     ;
; -56.531 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[6]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.485      ; 58.618     ;
; -56.531 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[6]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.485      ; 58.618     ;
; -56.518 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[2]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.412      ; 58.656     ;
; -56.518 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[2]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.412      ; 58.656     ;
; -56.505 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[12] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.465      ; 58.573     ;
; -56.505 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[12] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.465      ; 58.573     ;
; -56.452 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.466      ; 58.521     ;
; -56.452 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.466      ; 58.521     ;
; -56.397 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.484      ; 58.494     ;
; -56.397 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.484      ; 58.494     ;
; -54.463 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[1]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.466      ; 56.539     ;
; -54.463 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[1]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.466      ; 56.539     ;
; -54.426 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.466      ; 56.496     ;
; -54.426 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.466      ; 56.496     ;
; -54.242 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[3]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.408      ; 56.381     ;
; -54.242 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[3]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.408      ; 56.381     ;
; -54.221 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[7]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.493      ; 56.325     ;
; -54.221 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[7]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.493      ; 56.325     ;
; -54.197 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[11] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.407      ; 56.254     ;
; -54.197 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[11] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.407      ; 56.254     ;
; -54.155 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[9]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.418      ; 56.225     ;
; -54.155 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[9]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.418      ; 56.225     ;
; -54.151 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.473      ; 56.224     ;
; -54.151 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.473      ; 56.224     ;
; -54.148 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[5]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.488      ; 56.247     ;
; -54.148 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[5]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.488      ; 56.247     ;
; -54.110 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.473      ; 56.185     ;
; -54.110 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.473      ; 56.185     ;
; -54.098 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[4]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.422      ; 56.251     ;
; -54.098 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[4]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.422      ; 56.251     ;
; -54.075 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.439      ; 56.243     ;
; -54.075 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.439      ; 56.243     ;
; -54.022 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[6]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.491      ; 56.115     ;
; -54.022 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[6]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.491      ; 56.115     ;
; -54.009 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[2]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.418      ; 56.153     ;
; -54.009 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[2]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.418      ; 56.153     ;
; -53.996 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[12] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.471      ; 56.070     ;
; -53.996 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[12] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.471      ; 56.070     ;
; -53.943 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.472      ; 56.018     ;
; -53.943 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.472      ; 56.018     ;
; -53.888 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.490      ; 55.991     ;
; -53.888 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.490      ; 55.991     ;
; -3.999  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.427      ; 6.080      ;
; -3.999  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.427      ; 6.080      ;
; -3.938  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.421      ; 5.999      ;
; -3.938  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.421      ; 5.999      ;
; -3.898  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[3]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.410      ; 5.849      ;
; -3.898  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.435      ; 5.987      ;
; -3.898  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[3]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.410      ; 5.849      ;
; -3.898  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.435      ; 5.987      ;
; -3.884  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[4]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.472      ; 6.083      ;
; -3.884  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[4]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.472      ; 6.083      ;
; -3.867  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[6]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.418      ; 5.939      ;
; -3.867  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[6]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.418      ; 5.939      ;
; -3.859  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.420      ; 5.930      ;
; -3.859  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.420      ; 5.930      ;
; -3.847  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[2]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.413      ; 5.903      ;
; -3.847  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[2]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.413      ; 5.903      ;
; -3.817  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[9]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.416      ; 5.880      ;
; -3.817  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[9]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.416      ; 5.880      ;
; -3.816  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[12] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.423      ; 5.898      ;
; -3.816  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[12] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.423      ; 5.898      ;
; -3.799  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[11] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.459      ; 5.987      ;
; -3.799  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[11] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.459      ; 5.987      ;
; -3.716  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[5]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.472      ; 5.914      ;
; -3.716  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[5]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.472      ; 5.914      ;
; -3.637  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[7]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.417      ; 5.705      ;
; -3.637  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[7]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.417      ; 5.705      ;
; -3.540  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[14] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.413      ; 5.682      ;
; -3.540  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[14] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.413      ; 5.682      ;
; -3.369  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|tmp[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.421      ; 5.444      ;
; -3.369  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|tmp[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.414      ; 5.434      ;
; -3.369  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[8]  ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.421      ; 5.444      ;
; -3.369  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[15] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.414      ; 5.434      ;
; -3.308  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|tmp[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.415      ; 5.363      ;
; -3.308  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[10] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.415      ; 5.363      ;
; -3.282  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|tmp[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.429      ; 5.365      ;
; -3.282  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[13] ; divisor:decoder|state ; eALUOp[0]   ; 1.000        ; 1.429      ; 5.365      ;
+---------+----------------------------------------------------------------------------------------------------------------+------------------+-----------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -0.749 ; Alu:aAlu|res[2]                                                                                                ; Registro:regAluOut|temp[2]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.482     ; 0.299      ;
; -0.563 ; Alu:aAlu|res[7]                                                                                                ; Registro:regAluOut|temp[7]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.553     ; 0.042      ;
; -0.561 ; Alu:aAlu|res[6]                                                                                                ; Registro:regAluOut|temp[6]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.551     ; 0.042      ;
; -0.561 ; Alu:aAlu|res[13]                                                                                               ; Registro:regAluOut|temp[13]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.551     ; 0.042      ;
; -0.559 ; Alu:aAlu|res[5]                                                                                                ; Registro:regAluOut|temp[5]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.549     ; 0.042      ;
; -0.556 ; Alu:aAlu|res[0]                                                                                                ; Registro:regAluOut|temp[0]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.546     ; 0.042      ;
; -0.556 ; Alu:aAlu|res[1]                                                                                                ; Registro:regAluOut|temp[1]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.546     ; 0.042      ;
; -0.547 ; Alu:aAlu|res[12]                                                                                               ; Registro:regAluOut|temp[12]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.537     ; 0.042      ;
; -0.546 ; Alu:aAlu|res[14]                                                                                               ; Registro:regAluOut|temp[14]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.536     ; 0.042      ;
; -0.543 ; Alu:aAlu|res[15]                                                                                               ; Registro:regAluOut|temp[15]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.533     ; 0.042      ;
; -0.541 ; Alu:aAlu|res[10]                                                                                               ; Registro:regAluOut|temp[10]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.531     ; 0.042      ;
; -0.509 ; Alu:aAlu|res[8]                                                                                                ; Registro:regAluOut|temp[8]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.499     ; 0.042      ;
; -0.497 ; Alu:aAlu|res[4]                                                                                                ; Registro:regAluOut|temp[4]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.487     ; 0.042      ;
; -0.491 ; Alu:aAlu|res[3]                                                                                                ; Registro:regAluOut|temp[3]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.481     ; 0.042      ;
; -0.491 ; Alu:aAlu|res[11]                                                                                               ; Registro:regAluOut|temp[11]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.481     ; 0.042      ;
; -0.490 ; Alu:aAlu|res[9]                                                                                                ; Registro:regAluOut|temp[9]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 1.000        ; -1.480     ; 0.042      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                              ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; 1.343 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.500        ; 1.037      ; 0.367      ;
; 1.843 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 1.000        ; 1.037      ; 0.367      ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; -0.963 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.000        ; 1.037      ; 0.367      ;
; -0.463 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; -0.500       ; 1.037      ; 0.367      ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'eALUOp[0]'                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node          ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------+-----------------------+-------------+--------------+------------+------------+
; -0.062 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[7]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 3.042      ; 2.980      ;
; -0.024 ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[12] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 3.020      ; 2.996      ;
; 0.000  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[11] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 2.956      ; 2.956      ;
; 0.009  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[10] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 3.022      ; 3.031      ;
; 0.034  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[6]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 3.040      ; 3.074      ;
; 0.040  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[15] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 3.021      ; 3.061      ;
; 0.042  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[5]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 3.037      ; 3.079      ;
; 0.046  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[13] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 3.039      ; 3.085      ;
; 0.047  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[3]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 2.957      ; 3.004      ;
; 0.070  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[1]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 3.015      ; 3.085      ;
; 0.070  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[2]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 2.967      ; 3.037      ;
; 0.098  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[8]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 2.988      ; 3.086      ;
; 0.122  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[4]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 2.971      ; 3.093      ;
; 0.128  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[9]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 2.967      ; 3.095      ;
; 0.129  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[0]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 3.015      ; 3.144      ;
; 0.136  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[14] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 3.022      ; 3.158      ;
; 0.438  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[7]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 3.042      ; 2.980      ;
; 0.476  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[12] ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 3.020      ; 2.996      ;
; 0.500  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[11] ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 2.956      ; 2.956      ;
; 0.509  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[10] ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 3.022      ; 3.031      ;
; 0.534  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[6]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 3.040      ; 3.074      ;
; 0.540  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[15] ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 3.021      ; 3.061      ;
; 0.542  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[5]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 3.037      ; 3.079      ;
; 0.546  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[13] ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 3.039      ; 3.085      ;
; 0.547  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[3]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 2.957      ; 3.004      ;
; 0.566  ; Alu:aAlu|tmp[10]                                                                                               ; Alu:aAlu|res[10] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.052      ; 0.618      ;
; 0.570  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[1]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 3.015      ; 3.085      ;
; 0.570  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[2]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 2.967      ; 3.037      ;
; 0.598  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[8]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 2.988      ; 3.086      ;
; 0.622  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[4]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 2.971      ; 3.093      ;
; 0.628  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[9]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 2.967      ; 3.095      ;
; 0.629  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[0]  ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 3.015      ; 3.144      ;
; 0.636  ; eALUOp[0]                                                                                                      ; Alu:aAlu|res[14] ; eALUOp[0]             ; eALUOp[0]   ; -0.500       ; 3.022      ; 3.158      ;
; 0.642  ; Alu:aAlu|tmp[1]                                                                                                ; Alu:aAlu|res[1]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.059      ; 0.701      ;
; 0.644  ; Alu:aAlu|tmp[0]                                                                                                ; Alu:aAlu|res[0]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.060      ; 0.704      ;
; 0.697  ; Alu:aAlu|tmp[14]                                                                                               ; Alu:aAlu|res[14] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.060      ; 0.757      ;
; 0.711  ; Alu:aAlu|tmp[15]                                                                                               ; Alu:aAlu|res[15] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.052      ; 0.763      ;
; 0.725  ; Alu:aAlu|tmp[7]                                                                                                ; Alu:aAlu|res[7]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.076      ; 0.801      ;
; 0.736  ; Alu:aAlu|tmp[8]                                                                                                ; Alu:aAlu|res[8]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.012      ; 0.748      ;
; 0.758  ; Alu:aAlu|tmp[11]                                                                                               ; Alu:aAlu|res[11] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; -0.052     ; 0.706      ;
; 0.758  ; Alu:aAlu|tmp[2]                                                                                                ; Alu:aAlu|res[2]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.005      ; 0.763      ;
; 0.760  ; Alu:aAlu|tmp[12]                                                                                               ; Alu:aAlu|res[12] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.048      ; 0.808      ;
; 0.767  ; Alu:aAlu|tmp[6]                                                                                                ; Alu:aAlu|res[6]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.073      ; 0.840      ;
; 0.779  ; Alu:aAlu|tmp[13]                                                                                               ; Alu:aAlu|res[13] ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.055      ; 0.834      ;
; 0.791  ; Alu:aAlu|tmp[4]                                                                                                ; Alu:aAlu|res[4]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; -0.050     ; 0.741      ;
; 0.793  ; Alu:aAlu|tmp[9]                                                                                                ; Alu:aAlu|res[9]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.002      ; 0.795      ;
; 0.801  ; Alu:aAlu|tmp[3]                                                                                                ; Alu:aAlu|res[3]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; -0.002     ; 0.799      ;
; 0.872  ; Alu:aAlu|tmp[5]                                                                                                ; Alu:aAlu|res[5]  ; eALUOp[0]             ; eALUOp[0]   ; 0.000        ; 0.016      ; 0.888      ;
; 1.889  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.466      ; 3.355      ;
; 1.889  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.466      ; 3.355      ;
; 2.328  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[6]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.485      ; 3.813      ;
; 2.328  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[6]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.485      ; 3.813      ;
; 2.576  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.484      ; 4.060      ;
; 2.576  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.484      ; 4.060      ;
; 2.586  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[7]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.487      ; 4.073      ;
; 2.586  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[7]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.487      ; 4.073      ;
; 2.786  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.466      ; 4.252      ;
; 2.786  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.466      ; 4.252      ;
; 2.835  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[5]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.482      ; 4.317      ;
; 2.835  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[5]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.482      ; 4.317      ;
; 2.843  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[11] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.401      ; 4.244      ;
; 2.843  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[11] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.401      ; 4.244      ;
; 2.866  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.472      ; 4.338      ;
; 2.866  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[15] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.472      ; 4.338      ;
; 2.888  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[12] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.465      ; 4.353      ;
; 2.888  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[12] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.465      ; 4.353      ;
; 2.927  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[3]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.402      ; 4.329      ;
; 2.927  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[3]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.402      ; 4.329      ;
; 2.951  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|tmp[0]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.400      ; 4.351      ;
; 2.951  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|tmp[1]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.401      ; 4.352      ;
; 2.951  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[0]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.400      ; 4.351      ;
; 2.951  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[1]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.401      ; 4.352      ;
; 2.994  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[9]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.412      ; 4.406      ;
; 2.994  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[9]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.412      ; 4.406      ;
; 3.001  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[14] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.413      ; 4.414      ;
; 3.001  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[10] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.467      ; 4.468      ;
; 3.001  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[14] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.413      ; 4.414      ;
; 3.001  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[10] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.467      ; 4.468      ;
; 3.024  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[2]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.412      ; 4.436      ;
; 3.024  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[2]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.412      ; 4.436      ;
; 3.040  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.467      ; 4.507      ;
; 3.040  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.467      ; 4.507      ;
; 3.058  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[4]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.416      ; 4.474      ;
; 3.058  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[4]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.416      ; 4.474      ;
; 3.080  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.490      ; 4.570      ;
; 3.080  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[13] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.490      ; 4.570      ;
; 3.092  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[1]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.460      ; 4.552      ;
; 3.092  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[1]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.460      ; 4.552      ;
; 3.093  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[8]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.433      ; 4.526      ;
; 3.093  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[8]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.433      ; 4.526      ;
; 3.105  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.473      ; 4.578      ;
; 3.105  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[14] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.473      ; 4.578      ;
; 3.141  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|tmp[14] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.407      ; 4.548      ;
; 3.141  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[14] ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.407      ; 4.548      ;
; 3.160  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|tmp[7]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.411      ; 4.571      ;
; 3.160  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|tmp[7]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.411      ; 4.571      ;
; 3.207  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.460      ; 4.667      ;
; 3.207  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Alu:aAlu|res[0]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.460      ; 4.667      ;
; 3.233  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[0]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.406      ; 4.639      ;
; 3.233  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Alu:aAlu|tmp[1]  ; divisor:decoder|state ; eALUOp[0]   ; 0.000        ; 1.407      ; 4.640      ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 1.370 ; Alu:aAlu|res[9]                                                                                                ; Registro:regAluOut|temp[9]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.480     ; 0.042      ;
; 1.371 ; Alu:aAlu|res[3]                                                                                                ; Registro:regAluOut|temp[3]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.481     ; 0.042      ;
; 1.371 ; Alu:aAlu|res[11]                                                                                               ; Registro:regAluOut|temp[11]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.481     ; 0.042      ;
; 1.377 ; Alu:aAlu|res[4]                                                                                                ; Registro:regAluOut|temp[4]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.487     ; 0.042      ;
; 1.389 ; Alu:aAlu|res[8]                                                                                                ; Registro:regAluOut|temp[8]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.499     ; 0.042      ;
; 1.421 ; Alu:aAlu|res[10]                                                                                               ; Registro:regAluOut|temp[10]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.531     ; 0.042      ;
; 1.423 ; Alu:aAlu|res[15]                                                                                               ; Registro:regAluOut|temp[15]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.533     ; 0.042      ;
; 1.426 ; Alu:aAlu|res[14]                                                                                               ; Registro:regAluOut|temp[14]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.536     ; 0.042      ;
; 1.427 ; Alu:aAlu|res[12]                                                                                               ; Registro:regAluOut|temp[12]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.537     ; 0.042      ;
; 1.436 ; Alu:aAlu|res[0]                                                                                                ; Registro:regAluOut|temp[0]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.546     ; 0.042      ;
; 1.436 ; Alu:aAlu|res[1]                                                                                                ; Registro:regAluOut|temp[1]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.546     ; 0.042      ;
; 1.439 ; Alu:aAlu|res[5]                                                                                                ; Registro:regAluOut|temp[5]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.549     ; 0.042      ;
; 1.441 ; Alu:aAlu|res[6]                                                                                                ; Registro:regAluOut|temp[6]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.551     ; 0.042      ;
; 1.441 ; Alu:aAlu|res[13]                                                                                               ; Registro:regAluOut|temp[13]                                                                                    ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.551     ; 0.042      ;
; 1.443 ; Alu:aAlu|res[7]                                                                                                ; Registro:regAluOut|temp[7]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.553     ; 0.042      ;
; 1.629 ; Alu:aAlu|res[2]                                                                                                ; Registro:regAluOut|temp[2]                                                                                     ; eALUOp[0]             ; divisor:decoder|state ; 0.000        ; -1.482     ; 0.299      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divisor:decoder|state'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; divisor:decoder|state ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor:decoder|state ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; decoder|state|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; decoder|state|clk     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'eALUOp[0]'                                                                       ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; eALUOp[0] ; Rise       ; eALUOp[0]                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[0]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[0]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[10]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[10]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[11]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[11]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[12]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[12]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[13]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[13]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[14]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[14]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[15]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[15]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[1]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[1]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[2]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[2]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[3]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[3]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[4]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[4]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[5]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[5]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[6]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[6]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[7]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[7]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[8]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[8]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|res[9]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|res[9]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[0]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[0]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[10]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[10]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[11]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[11]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[12]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[12]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[13]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[13]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[14]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[14]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[15]             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[15]             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[1]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[1]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[2]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[2]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[3]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[3]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[4]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[4]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[5]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[5]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[6]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[6]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[7]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[7]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[8]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[8]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[9]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; Alu:aAlu|tmp[9]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|Mux2~1clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|Mux2~1clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|Mux2~1clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|Mux2~1clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|Mux2~1|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|Mux2~1|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; aAlu|Mux2~1|datad            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; aAlu|Mux2~1|datad            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|Mux66~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|Mux66~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|Mux66~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|Mux66~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|Mux66~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|Mux66~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Rise       ; aAlu|Mux66~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Rise       ; aAlu|Mux66~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[0]|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[0]|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[10]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[10]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[11]|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[11]|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[12]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[12]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[13]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[13]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[14]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[14]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[15]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[15]|datac           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[1]|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[1]|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[2]|datad            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; eALUOp[0] ; Fall       ; aAlu|res[2]|datad            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; eALUOp[0] ; Fall       ; aAlu|res[3]|datad            ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+------------+-----------------------+--------+--------+------------+-----------------------+
; Data Port  ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+------------+-----------------------+--------+--------+------------+-----------------------+
; memToReg   ; divisor:decoder|state ; 0.466  ; 0.466  ; Rise       ; divisor:decoder|state ;
; regDst     ; divisor:decoder|state ; 0.526  ; 0.526  ; Rise       ; divisor:decoder|state ;
; regWrite   ; divisor:decoder|state ; -0.140 ; -0.140 ; Rise       ; divisor:decoder|state ;
; eALUOp[*]  ; eALUOp[0]             ; 3.044  ; 3.044  ; Rise       ; eALUOp[0]             ;
;  eALUOp[0] ; eALUOp[0]             ; 0.801  ; 0.801  ; Rise       ; eALUOp[0]             ;
;  eALUOp[1] ; eALUOp[0]             ; 0.853  ; 0.853  ; Rise       ; eALUOp[0]             ;
;  eALUOp[2] ; eALUOp[0]             ; 3.044  ; 3.044  ; Rise       ; eALUOp[0]             ;
; muxA       ; eALUOp[0]             ; 53.025 ; 53.025 ; Rise       ; eALUOp[0]             ;
; muxB[*]    ; eALUOp[0]             ; 54.397 ; 54.397 ; Rise       ; eALUOp[0]             ;
;  muxB[0]   ; eALUOp[0]             ; 54.397 ; 54.397 ; Rise       ; eALUOp[0]             ;
;  muxB[1]   ; eALUOp[0]             ; 54.223 ; 54.223 ; Rise       ; eALUOp[0]             ;
+------------+-----------------------+--------+--------+------------+-----------------------+


+-------------------------------------------------------------------------------------------+
; Hold Times                                                                                ;
+------------+-----------------------+--------+--------+------------+-----------------------+
; Data Port  ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+------------+-----------------------+--------+--------+------------+-----------------------+
; memToReg   ; divisor:decoder|state ; 0.278  ; 0.278  ; Rise       ; divisor:decoder|state ;
; regDst     ; divisor:decoder|state ; 0.090  ; 0.090  ; Rise       ; divisor:decoder|state ;
; regWrite   ; divisor:decoder|state ; 0.469  ; 0.469  ; Rise       ; divisor:decoder|state ;
; eALUOp[*]  ; eALUOp[0]             ; 0.384  ; 0.384  ; Rise       ; eALUOp[0]             ;
;  eALUOp[0] ; eALUOp[0]             ; 0.062  ; 0.062  ; Rise       ; eALUOp[0]             ;
;  eALUOp[1] ; eALUOp[0]             ; 0.384  ; 0.384  ; Rise       ; eALUOp[0]             ;
;  eALUOp[2] ; eALUOp[0]             ; -1.807 ; -1.807 ; Rise       ; eALUOp[0]             ;
; muxA       ; eALUOp[0]             ; 1.470  ; 1.470  ; Rise       ; eALUOp[0]             ;
; muxB[*]    ; eALUOp[0]             ; 0.724  ; 0.724  ; Rise       ; eALUOp[0]             ;
;  muxB[0]   ; eALUOp[0]             ; 0.445  ; 0.445  ; Rise       ; eALUOp[0]             ;
;  muxB[1]   ; eALUOp[0]             ; 0.724  ; 0.724  ; Rise       ; eALUOp[0]             ;
+------------+-----------------------+--------+--------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 5.051 ; 5.051 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 3.812 ; 3.812 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 3.820 ; 3.820 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 4.475 ; 4.475 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 4.529 ; 4.529 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 4.694 ; 4.694 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 4.553 ; 4.553 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 4.378 ; 4.378 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 4.404 ; 4.404 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 4.325 ; 4.325 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 4.241 ; 4.241 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 5.051 ; 5.051 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 4.184 ; 4.184 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 4.475 ; 4.475 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 4.660 ; 4.660 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 4.739 ; 4.739 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 4.509 ; 4.509 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 3.812 ; 3.812 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 3.812 ; 3.812 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 3.820 ; 3.820 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 4.475 ; 4.475 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 4.529 ; 4.529 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 4.694 ; 4.694 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 4.553 ; 4.553 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 4.378 ; 4.378 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 4.404 ; 4.404 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 4.325 ; 4.325 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 4.241 ; 4.241 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 5.051 ; 5.051 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 4.184 ; 4.184 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 4.475 ; 4.475 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 4.660 ; 4.660 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 4.739 ; 4.739 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 4.509 ; 4.509 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+------------------------+-----------+--------+----------+---------+---------------------+
; Clock                  ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack       ; -146.466  ; -1.864 ; N/A      ; N/A     ; -2.064              ;
;  clk                   ; 1.343     ; -1.864 ; N/A      ; N/A     ; -1.631              ;
;  divisor:decoder|state ; -3.199    ; 1.370  ; N/A      ; N/A     ; -2.064              ;
;  eALUOp[0]             ; -146.466  ; -0.062 ; N/A      ; N/A     ; -1.631              ;
; Design-wide TNS        ; -2689.743 ; -1.864 ; 0.0      ; 0.0     ; -568.932            ;
;  clk                   ; 0.000     ; -1.864 ; N/A      ; N/A     ; -2.853              ;
;  divisor:decoder|state ; -163.915  ; 0.000  ; N/A      ; N/A     ; -564.448            ;
;  eALUOp[0]             ; -2525.828 ; -0.086 ; N/A      ; N/A     ; -1.631              ;
+------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------+
; Setup Times                                                                                 ;
+------------+-----------------------+---------+---------+------------+-----------------------+
; Data Port  ; Clock Port            ; Rise    ; Fall    ; Clock Edge ; Clock Reference       ;
+------------+-----------------------+---------+---------+------------+-----------------------+
; memToReg   ; divisor:decoder|state ; 2.205   ; 2.205   ; Rise       ; divisor:decoder|state ;
; regDst     ; divisor:decoder|state ; 2.430   ; 2.430   ; Rise       ; divisor:decoder|state ;
; regWrite   ; divisor:decoder|state ; 0.753   ; 0.753   ; Rise       ; divisor:decoder|state ;
; eALUOp[*]  ; eALUOp[0]             ; 7.642   ; 7.642   ; Rise       ; eALUOp[0]             ;
;  eALUOp[0] ; eALUOp[0]             ; 3.682   ; 3.682   ; Rise       ; eALUOp[0]             ;
;  eALUOp[1] ; eALUOp[0]             ; 3.967   ; 3.967   ; Rise       ; eALUOp[0]             ;
;  eALUOp[2] ; eALUOp[0]             ; 7.642   ; 7.642   ; Rise       ; eALUOp[0]             ;
; muxA       ; eALUOp[0]             ; 137.496 ; 137.496 ; Rise       ; eALUOp[0]             ;
; muxB[*]    ; eALUOp[0]             ; 140.945 ; 140.945 ; Rise       ; eALUOp[0]             ;
;  muxB[0]   ; eALUOp[0]             ; 140.945 ; 140.945 ; Rise       ; eALUOp[0]             ;
;  muxB[1]   ; eALUOp[0]             ; 140.694 ; 140.694 ; Rise       ; eALUOp[0]             ;
+------------+-----------------------+---------+---------+------------+-----------------------+


+-------------------------------------------------------------------------------------------+
; Hold Times                                                                                ;
+------------+-----------------------+--------+--------+------------+-----------------------+
; Data Port  ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+------------+-----------------------+--------+--------+------------+-----------------------+
; memToReg   ; divisor:decoder|state ; 0.278  ; 0.278  ; Rise       ; divisor:decoder|state ;
; regDst     ; divisor:decoder|state ; 0.090  ; 0.090  ; Rise       ; divisor:decoder|state ;
; regWrite   ; divisor:decoder|state ; 0.469  ; 0.469  ; Rise       ; divisor:decoder|state ;
; eALUOp[*]  ; eALUOp[0]             ; 0.384  ; 0.384  ; Rise       ; eALUOp[0]             ;
;  eALUOp[0] ; eALUOp[0]             ; 0.062  ; 0.062  ; Rise       ; eALUOp[0]             ;
;  eALUOp[1] ; eALUOp[0]             ; 0.384  ; 0.384  ; Rise       ; eALUOp[0]             ;
;  eALUOp[2] ; eALUOp[0]             ; -1.807 ; -1.807 ; Rise       ; eALUOp[0]             ;
; muxA       ; eALUOp[0]             ; 2.271  ; 2.271  ; Rise       ; eALUOp[0]             ;
; muxB[*]    ; eALUOp[0]             ; 0.724  ; 0.724  ; Rise       ; eALUOp[0]             ;
;  muxB[0]   ; eALUOp[0]             ; 0.445  ; 0.445  ; Rise       ; eALUOp[0]             ;
;  muxB[1]   ; eALUOp[0]             ; 0.724  ; 0.724  ; Rise       ; eALUOp[0]             ;
+------------+-----------------------+--------+--------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-------------------+-----------------------+--------+--------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+--------+--------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 10.267 ; 10.267 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 7.334  ; 7.334  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 7.349  ; 7.349  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 9.121  ; 9.121  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 9.230  ; 9.230  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 9.264  ; 9.264  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 8.841  ; 8.841  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 8.658  ; 8.658  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 8.702  ; 8.702  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 8.591  ; 8.591  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 8.329  ; 8.329  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 10.267 ; 10.267 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 8.074  ; 8.074  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 8.710  ; 8.710  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 9.488  ; 9.488  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 9.240  ; 9.240  ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 8.865  ; 8.865  ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+--------+--------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 3.812 ; 3.812 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 3.812 ; 3.812 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 3.820 ; 3.820 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 4.475 ; 4.475 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 4.529 ; 4.529 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 4.694 ; 4.694 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 4.553 ; 4.553 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 4.378 ; 4.378 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 4.404 ; 4.404 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 4.325 ; 4.325 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 4.241 ; 4.241 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 5.051 ; 5.051 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 4.184 ; 4.184 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 4.475 ; 4.475 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 4.660 ; 4.660 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 4.739 ; 4.739 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 4.509 ; 4.509 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-----------------------+-----------------------+--------------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+--------------+----------+----------+----------+
; divisor:decoder|state ; clk                   ; 1            ; 1        ; 0        ; 0        ;
; divisor:decoder|state ; divisor:decoder|state ; 58           ; 0        ; 0        ; 0        ;
; eALUOp[0]             ; divisor:decoder|state ; 16           ; 0        ; 0        ; 0        ;
; divisor:decoder|state ; eALUOp[0]             ; > 2147483647 ; 0        ; 0        ; 0        ;
; eALUOp[0]             ; eALUOp[0]             ; 208          ; 192      ; 0        ; 0        ;
+-----------------------+-----------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-----------------------+-----------------------+--------------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+--------------+----------+----------+----------+
; divisor:decoder|state ; clk                   ; 1            ; 1        ; 0        ; 0        ;
; divisor:decoder|state ; divisor:decoder|state ; 58           ; 0        ; 0        ; 0        ;
; eALUOp[0]             ; divisor:decoder|state ; 16           ; 0        ; 0        ; 0        ;
; divisor:decoder|state ; eALUOp[0]             ; > 2147483647 ; 0        ; 0        ; 0        ;
; eALUOp[0]             ; eALUOp[0]             ; 208          ; 192      ; 0        ; 0        ;
+-----------------------+-----------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 144   ; 144  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 28 19:33:10 2019
Info: Command: quartus_sta prueba3 -c prueba3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'prueba3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor:decoder|state divisor:decoder|state
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name eALUOp[0] eALUOp[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -146.466
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -146.466     -2525.828 eALUOp[0] 
    Info (332119):    -3.199      -163.915 divisor:decoder|state 
    Info (332119):     2.116         0.000 clk 
Info (332146): Worst-case hold slack is -1.864
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.864        -1.864 clk 
    Info (332119):     1.310         0.000 eALUOp[0] 
    Info (332119):     2.786         0.000 divisor:decoder|state 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -564.448 divisor:decoder|state 
    Info (332119):    -1.631        -2.853 clk 
    Info (332119):    -1.631        -1.631 eALUOp[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -56.972
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -56.972      -965.096 eALUOp[0] 
    Info (332119):    -1.460       -93.440 divisor:decoder|state 
    Info (332119):     1.343         0.000 clk 
Info (332146): Worst-case hold slack is -0.963
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.963        -0.963 clk 
    Info (332119):    -0.062        -0.086 eALUOp[0] 
    Info (332119):     1.370         0.000 divisor:decoder|state 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -445.528 divisor:decoder|state 
    Info (332119):    -1.380        -2.380 clk 
    Info (332119):    -1.380        -1.380 eALUOp[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4727 megabytes
    Info: Processing ended: Tue May 28 19:33:48 2019
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:38


