<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4099" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4099{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4099{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4099{left:558px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4099{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#t5_4099{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_4099{left:70px;bottom:1045px;}
#t7_4099{left:96px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_4099{left:96px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_4099{left:70px;bottom:1005px;}
#ta_4099{left:96px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_4099{left:96px;bottom:991px;letter-spacing:-0.24px;word-spacing:-0.4px;}
#tc_4099{left:70px;bottom:969px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_4099{left:70px;bottom:952px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#te_4099{left:538px;bottom:958px;letter-spacing:-0.03px;}
#tf_4099{left:70px;bottom:927px;letter-spacing:-0.13px;}
#tg_4099{left:96px;bottom:927px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#th_4099{left:96px;bottom:910px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#ti_4099{left:70px;bottom:886px;letter-spacing:-0.13px;}
#tj_4099{left:96px;bottom:886px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#tk_4099{left:96px;bottom:869px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_4099{left:96px;bottom:845px;letter-spacing:-0.14px;}
#tm_4099{left:122px;bottom:845px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#tn_4099{left:122px;bottom:828px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_4099{left:122px;bottom:811px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tp_4099{left:96px;bottom:787px;letter-spacing:-0.26px;}
#tq_4099{left:122px;bottom:787px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tr_4099{left:122px;bottom:770px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#ts_4099{left:70px;bottom:745px;letter-spacing:-0.13px;}
#tt_4099{left:96px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tu_4099{left:96px;bottom:729px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_4099{left:96px;bottom:704px;letter-spacing:-0.14px;}
#tw_4099{left:122px;bottom:704px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_4099{left:122px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_4099{left:604px;bottom:694px;letter-spacing:0.06px;}
#tz_4099{left:96px;bottom:663px;letter-spacing:-0.26px;}
#t10_4099{left:122px;bottom:663px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t11_4099{left:122px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t12_4099{left:96px;bottom:622px;letter-spacing:-0.12px;}
#t13_4099{left:122px;bottom:622px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t14_4099{left:122px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_4099{left:122px;bottom:588px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t16_4099{left:70px;bottom:564px;letter-spacing:-0.14px;}
#t17_4099{left:96px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t18_4099{left:96px;bottom:547px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#t19_4099{left:96px;bottom:530px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1a_4099{left:70px;bottom:154px;letter-spacing:-0.11px;}
#t1b_4099{left:70px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t1c_4099{left:92px;bottom:116px;}
#t1d_4099{left:96px;bottom:116px;letter-spacing:-0.13px;}
#t1e_4099{left:121px;bottom:116px;letter-spacing:-0.11px;}

.s1_4099{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4099{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4099{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4099{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4099{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4099{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4099{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4099" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4099Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4099" style="-webkit-user-select: none;"><object width="935" height="1210" data="4099/4099.svg" type="image/svg+xml" id="pdf4099" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4099" class="t s1_4099">Vol. 3C </span><span id="t2_4099" class="t s1_4099">30-17 </span>
<span id="t3_4099" class="t s2_4099">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_4099" class="t s3_4099">The last step uses two fields in the UPID: an 8-bit notification vector (UPID.NV) and a 32-bit notification destination </span>
<span id="t5_4099" class="t s3_4099">(an APIC ID, UPID.NDST). Outside of VMX non-root operation, the processor implements the last step as follows: </span>
<span id="t6_4099" class="t s4_4099">• </span><span id="t7_4099" class="t s3_4099">If the local APIC is in xAPIC mode, it writes UPID.NDST[15:8] to ICR_HI[31:24] (offset 310H from </span>
<span id="t8_4099" class="t s3_4099">IA32_APIC_BASE) and then writes UPID.NV to ICR_LO (offset 300H). </span>
<span id="t9_4099" class="t s4_4099">• </span><span id="ta_4099" class="t s3_4099">If the local APIC is in x2APIC mode, it performs the control-register write that would be done by an execution </span>
<span id="tb_4099" class="t s3_4099">of WRMSR with ECX = 310H (ICR), EAX = UPID.NV, and EDX = UPID.NDST. </span>
<span id="tc_4099" class="t s3_4099">In VMX non-root operation, implementation of the step depends on the settings of the “use TPR shadow,” “virtu- </span>
<span id="td_4099" class="t s3_4099">alize APIC accesses,” and “IPI virtualization” VM-execution controls: </span>
<span id="te_4099" class="t s5_4099">16 </span>
<span id="tf_4099" class="t s3_4099">1. </span><span id="tg_4099" class="t s3_4099">If the “use TPR shadow” VM-execution control is 0, the behavior is not modified: the logical processor sends the </span>
<span id="th_4099" class="t s3_4099">specified IPI by writing to the local APIC’s ICR as specified above (based on the current mode of the local APIC). </span>
<span id="ti_4099" class="t s3_4099">2. </span><span id="tj_4099" class="t s3_4099">If the “use TPR shadow” VM-execution control is 1 and the “virtualize APIC accesses” VM-execution control is 0, </span>
<span id="tk_4099" class="t s3_4099">the logical processor virtualizes the sending of an x2APIC-mode IPI with the following steps: </span>
<span id="tl_4099" class="t s3_4099">a. </span><span id="tm_4099" class="t s3_4099">The 64-bit value Z is written to offset 300H on the virtual-APIC page (VICR), where Z[7:0] = UPID.NV (the </span>
<span id="tn_4099" class="t s3_4099">8-bit virtual vector), Z[63:32] = UPID.NDST (the 32-bit virtual APIC ID) and Z[31:8] = 000000H </span>
<span id="to_4099" class="t s3_4099">(indicating a physically addressed fixed-mode IPI). </span>
<span id="tp_4099" class="t s3_4099">b. </span><span id="tq_4099" class="t s3_4099">If the “IPI virtualization” VM-execution control is 1, IPI virtualization (Section 30.1.6) is performed using </span>
<span id="tr_4099" class="t s3_4099">the vector UPID.NV and the 32-bit virtual APIC ID UPID.NDST. </span>
<span id="ts_4099" class="t s3_4099">3. </span><span id="tt_4099" class="t s3_4099">If the “use TPR shadow” and “virtualize APIC accesses” VM-execution controls are both 1, the logical processor </span>
<span id="tu_4099" class="t s3_4099">virtualizes the sending of an xAPIC-mode IPI by performing the following steps: </span>
<span id="tv_4099" class="t s3_4099">a. </span><span id="tw_4099" class="t s3_4099">The 32-bit value X is written to offset 310H on the virtual-APIC page (VICR_HI), where X[31:24] = </span>
<span id="tx_4099" class="t s3_4099">UPID.NDST[15:8] (the 8-bit virtual APIC ID) and X[23:0] = 000000H. </span>
<span id="ty_4099" class="t s5_4099">17 </span>
<span id="tz_4099" class="t s3_4099">b. </span><span id="t10_4099" class="t s3_4099">The 32-bit value Y is written to offset 300H on the virtual-APIC page (VICR_LO), where Y[7:0] = UPID.NV </span>
<span id="t11_4099" class="t s3_4099">(the 8-bit virtual vector) and Y[31:8] = 000000H (indicating a physically addressed fixed-mode IPI). </span>
<span id="t12_4099" class="t s3_4099">c. </span><span id="t13_4099" class="t s3_4099">If the “IPI virtualization” VM-execution control is 1, IPI virtualization is performed using the vector UPID.NV </span>
<span id="t14_4099" class="t s3_4099">and the APIC ID UPID.NDST[15:8]. IPI virtualization will use only the 8-bit APIC ID from bits 15:8 of the </span>
<span id="t15_4099" class="t s3_4099">UPID’s destination field (the 8-bit value written earlier to bits 31:24 of VICR_HI). </span>
<span id="t16_4099" class="t s3_4099">4. </span><span id="t17_4099" class="t s3_4099">If the “use TPR shadow” VM-execution control is 1 and the “IPI virtualization” VM-execution control is 0, an </span>
<span id="t18_4099" class="t s3_4099">APIC-write VM exit occurs as if there had been a write access to page offset 300H on the APIC-access page (see </span>
<span id="t19_4099" class="t s3_4099">Section 30.4.3.3). </span>
<span id="t1a_4099" class="t s6_4099">16. The setting of the “virtualize x2APIC mode” VM-execution control does not affect this operation. </span>
<span id="t1b_4099" class="t s6_4099">17. For xAPIC mode (which is virtualized if the “virtualize APIC accesses” VM-execution control is 1), the destination APIC ID is in byte 1 </span>
<span id="t1c_4099" class="t s6_4099">(</span><span id="t1d_4099" class="t s7_4099">not </span><span id="t1e_4099" class="t s6_4099">byte 0) of the UPID’s 4-byte NDST field. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
