INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rdawe/my_project/my_project.srcs/sources_1/new/spi_cs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_cs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rdawe/my_project/my_project.srcs/sim_1/new/tb_spi_cs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_cs_gen
