{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "SVE128"
    ],
    "DisabledHostFeatures": [
      "SVE256",
      "AFP"
    ]
  },
  "Instructions": {
    "dpps xmm0, xmm1, 00000000b": {
      "ExpectedInstructionCount": 1,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "movi v16.2d, #0x0"
      ]
    },
    "dpps xmm0, xmm1, 00001111b": {
      "ExpectedInstructionCount": 1,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "movi v16.2d, #0x0"
      ]
    },
    "dpps xmm0, xmm1, 11110000b": {
      "ExpectedInstructionCount": 1,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "movi v16.2d, #0x0"
      ]
    },
    "dpps xmm0, xmm1, 11110001b": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "fmul v3.4s, v16.4s, v17.4s",
        "faddv s4, p6, z3.s",
        "zip1 v16.4s, v4.4s, v2.4s"
      ]
    },
    "dpps xmm0, xmm1, 11110010b": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "fmul v3.4s, v16.4s, v17.4s",
        "faddv s4, p6, z3.s",
        "zip1 v16.2s, v2.2s, v4.2s"
      ]
    },
    "dpps xmm0, xmm1, 11110011b": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "fmul v2.4s, v16.4s, v17.4s",
        "faddv s3, p6, z2.s",
        "dup v16.2s, v3.s[0]"
      ]
    },
    "dpps xmm0, xmm1, 11110100b": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "fmul v3.4s, v16.4s, v17.4s",
        "faddv s4, p6, z3.s",
        "zip1 v16.2d, v2.2d, v4.2d"
      ]
    },
    "dpps xmm0, xmm1, 11110101b": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "fmul v2.4s, v16.4s, v17.4s",
        "faddv s3, p6, z2.s",
        "zip1 v16.2d, v3.2d, v3.2d"
      ]
    },
    "dpps xmm0, xmm1, 11110110b": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "fmul v3.4s, v16.4s, v17.4s",
        "faddv s4, p6, z3.s",
        "mov v2.s[1], v4.s[0]",
        "mov v16.16b, v2.16b",
        "mov v16.s[2], v4.s[0]"
      ]
    },
    "dpps xmm0, xmm1, 11110111b": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "fmul v3.4s, v16.4s, v17.4s",
        "faddv s4, p6, z3.s",
        "dup v5.4s, v4.s[0]",
        "mov v16.16b, v5.16b",
        "mov v16.s[3], v2.s[0]"
      ]
    },
    "dpps xmm0, xmm1, 11111000b": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "fmul v3.4s, v16.4s, v17.4s",
        "faddv s4, p6, z3.s",
        "ext v16.16b, v2.16b, v4.16b, #4"
      ]
    },
    "dpps xmm0, xmm1, 11111001b": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "fmul v3.4s, v16.4s, v17.4s",
        "faddv s4, p6, z3.s",
        "mov v2.s[0], v4.s[0]",
        "mov v16.16b, v2.16b",
        "mov v16.s[3], v4.s[0]"
      ]
    },
    "dpps xmm0, xmm1, 11111010b": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "fmul v3.4s, v16.4s, v17.4s",
        "faddv s4, p6, z3.s",
        "dup v5.4s, v4.s[0]",
        "zip1 v16.4s, v2.4s, v5.4s"
      ]
    },
    "dpps xmm0, xmm1, 11111011b": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "fmul v3.4s, v16.4s, v17.4s",
        "faddv s4, p6, z3.s",
        "dup v5.4s, v4.s[0]",
        "mov v16.16b, v5.16b",
        "mov v16.s[2], v2.s[0]"
      ]
    },
    "dpps xmm0, xmm1, 11111100b": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "fmul v3.4s, v16.4s, v17.4s",
        "faddv s4, p6, z3.s",
        "dup v5.4s, v4.s[0]",
        "zip1 v16.2d, v2.2d, v5.2d"
      ]
    },
    "dpps xmm0, xmm1, 11111101b": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "fmul v3.4s, v16.4s, v17.4s",
        "faddv s4, p6, z3.s",
        "dup v5.4s, v4.s[0]",
        "mov v16.16b, v5.16b",
        "mov v16.s[1], v2.s[0]"
      ]
    },
    "dpps xmm0, xmm1, 11111110b": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "fmul v3.4s, v16.4s, v17.4s",
        "faddv s4, p6, z3.s",
        "dup v5.4s, v4.s[0]",
        "mov v16.16b, v5.16b",
        "mov v16.s[0], v2.s[0]"
      ]
    },
    "dpps xmm0, xmm1, 11111111b": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x66 0x0f 0x3a 0x40"
      ],
      "ExpectedArm64ASM": [
        "fmul v2.4s, v16.4s, v17.4s",
        "faddv s3, p6, z2.s",
        "dup v16.4s, v3.s[0]"
      ]
    },
    "dppd xmm0, xmm1, 00000000b": {
      "ExpectedInstructionCount": 1,
      "Comment": [
        "0x66 0x0f 0x3a 0x41"
      ],
      "ExpectedArm64ASM": [
        "movi v16.2d, #0x0"
      ]
    },
    "dppd xmm0, xmm1, 00001111b": {
      "ExpectedInstructionCount": 1,
      "Comment": [
        "0x66 0x0f 0x3a 0x41"
      ],
      "ExpectedArm64ASM": [
        "movi v16.2d, #0x0"
      ]
    },
    "dppd xmm0, xmm1, 11110000b": {
      "ExpectedInstructionCount": 1,
      "Comment": [
        "0x66 0x0f 0x3a 0x41"
      ],
      "ExpectedArm64ASM": [
        "movi v16.2d, #0x0"
      ]
    },
    "dppd xmm0, xmm1, 11111111b": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x66 0x0f 0x3a 0x41"
      ],
      "ExpectedArm64ASM": [
        "fmul v2.2d, v16.2d, v17.2d",
        "faddv d3, p6, z2.d",
        "dup v16.2d, v3.d[0]"
      ]
    }
  }
}
