//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Mon Oct 28 21:53:03 IST 2024
//
//
// Ports:
// Name                         I/O  size props
// RDY_get_A                      O     1 const
// RDY_get_B                      O     1 const
// RDY_get_C                      O     1 const
// RDY_get_select                 O     1 const
// result                         O    32
// RDY_result                     O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// get_A_a                        I    16 reg
// get_B_b                        I    16 reg
// get_C_c                        I    32 reg
// get_select_s                   I     1 reg
// EN_get_A                       I     1
// EN_get_B                       I     1
// EN_get_C                       I     1
// EN_get_select                  I     1
// EN_result                      I     1 unused
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mac(CLK,
	   RST_N,

	   get_A_a,
	   EN_get_A,
	   RDY_get_A,

	   get_B_b,
	   EN_get_B,
	   RDY_get_B,

	   get_C_c,
	   EN_get_C,
	   RDY_get_C,

	   get_select_s,
	   EN_get_select,
	   RDY_get_select,

	   EN_result,
	   result,
	   RDY_result);
  input  CLK;
  input  RST_N;

  // action method get_A
  input  [15 : 0] get_A_a;
  input  EN_get_A;
  output RDY_get_A;

  // action method get_B
  input  [15 : 0] get_B_b;
  input  EN_get_B;
  output RDY_get_B;

  // action method get_C
  input  [31 : 0] get_C_c;
  input  EN_get_C;
  output RDY_get_C;

  // action method get_select
  input  get_select_s;
  input  EN_get_select;
  output RDY_get_select;

  // actionvalue method result
  input  EN_result;
  output [31 : 0] result;
  output RDY_result;

  // signals for module outputs
  wire [31 : 0] result;
  wire RDY_get_A, RDY_get_B, RDY_get_C, RDY_get_select, RDY_result;

  // register rg_A
  reg [15 : 0] rg_A;
  wire [15 : 0] rg_A_D_IN;
  wire rg_A_EN;

  // register rg_B
  reg [15 : 0] rg_B;
  wire [15 : 0] rg_B_D_IN;
  wire rg_B_EN;

  // register rg_C
  reg [31 : 0] rg_C;
  wire [31 : 0] rg_C_D_IN;
  wire rg_C_EN;

  // register rg_out_fp
  reg [31 : 0] rg_out_fp;
  wire [31 : 0] rg_out_fp_D_IN;
  wire rg_out_fp_EN;

  // register rg_out_int
  reg [31 : 0] rg_out_int;
  wire [31 : 0] rg_out_int_D_IN;
  wire rg_out_int_EN;

  // register rg_select
  reg rg_select;
  wire rg_select_D_IN, rg_select_EN;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_mac,
       CAN_FIRE_get_A,
       CAN_FIRE_get_B,
       CAN_FIRE_get_C,
       CAN_FIRE_get_select,
       CAN_FIRE_result,
       WILL_FIRE_RL_rl_mac,
       WILL_FIRE_get_A,
       WILL_FIRE_get_B,
       WILL_FIRE_get_C,
       WILL_FIRE_get_select,
       WILL_FIRE_result;

  // remaining internal signals
  wire [47 : 0] IF_IF_rg_A_63_BIT_15_577_XOR_rg_B_20_BIT_15_57_ETC___d1947,
		IF_IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_B_ETC__q33,
		IF_IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_8_ETC__q34,
		IF_IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_8_ETC__q35,
		IF_IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_8_ETC__q36,
		IF_IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_8_ETC__q37,
		IF_IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_8_ETC__q38,
		IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_8_ETC__q40,
		IF_add_mant_Result06429_BITS_24_TO_0_EQ_0_THEN_ETC__q48,
		IF_add_mant_Result06429_BIT_25_THEN_33554432_E_ETC__q44,
		IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992,
		IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076,
		IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150,
		IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220,
		IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287,
		IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350,
		IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410,
		IF_shiftedMantA06423_BIT_0_AND_shiftedMantB064_ETC__q41,
		IF_shiftedMantA06423_BIT_0_XOR_shiftedMantB064_ETC__q43,
		add_mant_Result___1__h476224,
		add_mant_Result__h106429,
		add_mant_Result__h459112,
		add_mant_Result__h473685,
		add_mant_Result__h473713,
		add_mant_Result__h476195,
		mantissa_result__h106416,
		mantissa_result__h108099,
		mantissa_result__h109472,
		mantissa_result__h110845,
		mantissa_result__h112218,
		mantissa_result__h113591,
		mantissa_result__h114964,
		mantissa_result__h116337,
		mantissa_result__h451836,
		mantissa_result__h458935,
		shiftedMantA__h106423,
		shiftedMantA__h458940,
		shiftedMantB__h106424,
		shiftedMantB__h458931;
  wire [45 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1942,
		IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d1074,
		IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1148,
		IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1348,
		IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1564,
		INV_IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4__ETC___d1408;
  wire [43 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1941,
		IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1217,
		IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1347,
		IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1407,
		IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1563,
		INV_IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2__ETC___d1284;
  wire [41 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1940,
		IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d1072,
		IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1216,
		IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1283,
		IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1346,
		IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1406,
		IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1562,
		INV_IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0__ETC___d1146;
  wire [39 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1939,
		IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d1071,
		IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1145,
		IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1215,
		IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1282,
		IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1345,
		IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1405;
  wire [37 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1938,
		IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d1070,
		IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1144,
		IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1214,
		IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1281;
  wire [35 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1937,
		IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d1069,
		IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1143;
  wire [33 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1936;
  wire [31 : 0] IF_IF_IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_2_ETC___d1583,
		IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1935,
		IF_IF_x243_BIT_0_XOR_IF_rg_C_BIT_31_THEN_INV_r_ETC__q47,
		IF_INV_IF_x243_BIT_0_XOR_IF_rg_C_BIT_31_THEN_I_ETC__q32,
		IF_INV_INV_rg_C_BIT_0_THEN_1_ELSE_0__q12,
		IF_INV_rg_C_BIT_0_THEN_2_ELSE_0__q6,
		IF_rg_A_BIT_15_XOR_rg_B_BIT_15_THEN_2147483648_ETC__q42,
		IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118,
		IF_x243_BIT_0_AND_IF_rg_C_BIT_31_THEN_INV_rg_C_ETC__q30,
		IF_x243_BIT_0_XOR_IF_rg_C_BIT_31_THEN_INV_rg_C_ETC__q31,
		INV_rg_C__q5,
		p__h78164;
  wire [30 : 0] IF_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF__ETC___d981,
		INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d965;
  wire [29 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1934;
  wire [28 : 0] INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d964;
  wire [27 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1933,
		INV_rg_C_BIT_27_0_XOR_IF_INV_rg_C_BIT_0_THEN_2_ETC___d115;
  wire [26 : 0] INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d963;
  wire [25 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1932;
  wire [24 : 0] INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d962;
  wire [23 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1931,
		INV_rg_C_BIT_23_2_XOR_IF_INV_rg_C_BIT_0_THEN_2_ETC___d113;
  wire [22 : 0] INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d961;
  wire [21 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1930;
  wire [20 : 0] INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d960;
  wire [19 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1929,
		INV_rg_C_BIT_19_4_XOR_IF_INV_rg_C_BIT_0_THEN_2_ETC___d111;
  wire [18 : 0] INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d959;
  wire [17 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1928;
  wire [16 : 0] INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d958;
  wire [15 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1927,
		IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q16,
		IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q17,
		IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q18,
		IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q19,
		IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q20,
		IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q21,
		IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q22,
		IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q23,
		IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q24,
		IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q25,
		IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q26,
		IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q27,
		IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q28,
		IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q29,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638,
		IF_spliced_bits1502_BIT_0_THEN_1_ELSE_0__q15,
		INV_rg_C_BIT_15_6_XOR_IF_INV_rg_C_BIT_0_THEN_2_ETC___d109,
		mult_result__h12686,
		mult_result__h15642,
		mult_result__h18598,
		mult_result__h21554,
		mult_result__h24510,
		mult_result__h3818,
		mult_result__h6774,
		mult_result__h9730,
		x__h1243;
  wire [14 : 0] INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d957;
  wire [13 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1926,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d287,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d364,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d573,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d636,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d695;
  wire [12 : 0] INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d956;
  wire [11 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1925,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d436,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d506,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d572,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d635,
		IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d694,
		INV_rg_C_BIT_11_8_XOR_IF_INV_rg_C_BIT_0_THEN_2_ETC___d107;
  wire [10 : 0] INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d955;
  wire [9 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1924,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d285,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d362,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d435,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d505,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d571,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d634,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d693;
  wire [8 : 0] INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d954;
  wire [7 : 0] IF_IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_B_ETC__q45,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1923,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949,
	       IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q11,
	       IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q9,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d284,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d361,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d434,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d504,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d570,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d633,
	       IF_INV_IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B__ETC__q46,
	       IF_INV_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THE_ETC__q39,
	       IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q10,
	       IF_INV_INV_rg_A_BITS_7_TO_0_BIT_0_THEN_1_ELSE_0__q14,
	       IF_INV_INV_rg_B_BITS_7_TO_0_BIT_0_THEN_1_ELSE_0__q13,
	       IF_INV_rg_A_BITS_7_TO_0_BIT_0_THEN_2_ELSE_0__q4,
	       IF_INV_rg_B_BITS_7_TO_0_BIT_0_THEN_2_ELSE_0__q2,
	       IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q7,
	       IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q8,
	       INV_rg_A_BITS_7_TO_0__q3,
	       INV_rg_B_BITS_7_TO_0__q1,
	       INV_rg_C_BIT_7_0_XOR_IF_INV_rg_C_BIT_0_THEN_2__ETC___d105,
	       expA__h106418,
	       expDiff__h458930,
	       expDiff__h458939,
	       p__h22157,
	       p__h71596,
	       spliced_bits__h106460,
	       spliced_bits__h22063,
	       spliced_bits__h451839,
	       spliced_bits__h451866,
	       spliced_bits__h473716,
	       spliced_bits__h71502;
  wire [6 : 0] INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d953;
  wire [5 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1922,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d283,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d360,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d433,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d503,
	       rg_A_63_BIT_12_455_XOR_rg_B_20_BIT_12_456_485__ETC___d1540;
  wire [4 : 0] INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d952;
  wire [3 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1921,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1977,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d282,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d359,
	       INV_rg_A_63_BITS_7_TO_0_65_66_BIT_3_75_XOR_IF__ETC___d194,
	       INV_rg_B_20_BITS_7_TO_0_22_23_BIT_3_32_XOR_IF__ETC___d151,
	       INV_rg_C_BIT_3_2_XOR_IF_INV_rg_C_BIT_0_THEN_2__ETC___d103,
	       rg_A_63_BIT_10_461_XOR_rg_B_20_BIT_10_462_479__ETC___d1539;
  wire [2 : 0] INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d951;
  wire [1 : 0] IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1920;
  wire IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1576,
       IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_8_ETC___d1548,
       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d832,
       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d835,
       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d838,
       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d841,
       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d844,
       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d847,
       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d850,
       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d853,
       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d856,
       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d859,
       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d862,
       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d865,
       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d868,
       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d871,
       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d874,
       IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1448,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d823,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d824,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d877,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d880,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d883,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d886,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d889,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d892,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d895,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d898,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d901,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d904,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d907,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d910,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d913,
       IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d916,
       x__h100016,
       x__h100294,
       x__h100572,
       x__h100850,
       x__h101128,
       x__h101406,
       x__h101684,
       x__h101962,
       x__h102240,
       x__h102518,
       x__h102796,
       x__h103074,
       x__h103352,
       x__h103630,
       x__h103908,
       x__h104186,
       x__h104464,
       x__h104742,
       x__h105020,
       x__h105298,
       x__h105576,
       x__h105854,
       x__h34373,
       x__h34647,
       x__h34744,
       x__h34925,
       x__h35022,
       x__h35202,
       x__h35299,
       x__h35479,
       x__h35576,
       x__h35756,
       x__h35853,
       x__h36033,
       x__h36130,
       x__h36407,
       x__h369788,
       x__h370065,
       x__h370342,
       x__h370439,
       x__h370619,
       x__h370716,
       x__h370896,
       x__h370993,
       x__h371173,
       x__h371270,
       x__h371450,
       x__h371547,
       x__h371727,
       x__h371824,
       x__h383061,
       x__h383338,
       x__h383615,
       x__h383712,
       x__h383892,
       x__h383989,
       x__h384169,
       x__h384266,
       x__h384446,
       x__h384543,
       x__h384723,
       x__h384820,
       x__h385000,
       x__h385097,
       x__h396329,
       x__h396606,
       x__h396883,
       x__h396980,
       x__h397160,
       x__h397257,
       x__h397437,
       x__h397534,
       x__h397714,
       x__h397811,
       x__h397991,
       x__h398088,
       x__h398268,
       x__h398365,
       x__h409592,
       x__h409869,
       x__h410146,
       x__h410243,
       x__h410423,
       x__h410520,
       x__h410700,
       x__h410797,
       x__h410977,
       x__h411074,
       x__h411254,
       x__h411351,
       x__h411531,
       x__h411628,
       x__h41309,
       x__h41583,
       x__h41680,
       x__h41861,
       x__h41958,
       x__h42138,
       x__h42235,
       x__h422850,
       x__h423127,
       x__h423404,
       x__h423501,
       x__h423681,
       x__h423778,
       x__h423958,
       x__h424055,
       x__h42415,
       x__h424235,
       x__h424332,
       x__h424512,
       x__h424609,
       x__h424789,
       x__h424886,
       x__h42512,
       x__h42692,
       x__h42789,
       x__h42969,
       x__h43066,
       x__h43343,
       x__h436103,
       x__h436380,
       x__h436657,
       x__h436754,
       x__h436934,
       x__h437031,
       x__h437211,
       x__h437308,
       x__h437488,
       x__h437585,
       x__h437765,
       x__h437862,
       x__h438042,
       x__h438139,
       x__h449351,
       x__h449628,
       x__h449905,
       x__h450002,
       x__h450182,
       x__h450279,
       x__h450459,
       x__h450556,
       x__h450736,
       x__h450833,
       x__h451013,
       x__h451110,
       x__h451290,
       x__h451387,
       x__h452402,
       x__h452673,
       x__h452769,
       x__h452948,
       x__h453044,
       x__h453222,
       x__h453318,
       x__h453496,
       x__h453592,
       x__h453770,
       x__h453866,
       x__h454044,
       x__h454140,
       x__h454695,
       x__h454967,
       x__h455242,
       x__h455516,
       x__h455790,
       x__h456064,
       x__h456338,
       x__h456990,
       x__h457262,
       x__h457537,
       x__h457811,
       x__h458085,
       x__h458359,
       x__h458633,
       x__h460541,
       x__h460818,
       x__h460916,
       x__h461099,
       x__h461197,
       x__h461379,
       x__h461477,
       x__h461659,
       x__h461757,
       x__h461939,
       x__h462037,
       x__h462219,
       x__h462317,
       x__h462499,
       x__h462597,
       x__h462779,
       x__h462877,
       x__h463059,
       x__h463157,
       x__h463339,
       x__h463437,
       x__h463619,
       x__h463717,
       x__h463899,
       x__h463997,
       x__h464179,
       x__h464277,
       x__h464459,
       x__h464557,
       x__h464739,
       x__h464837,
       x__h465019,
       x__h465117,
       x__h465299,
       x__h465397,
       x__h465579,
       x__h465677,
       x__h465859,
       x__h465957,
       x__h466139,
       x__h466237,
       x__h466419,
       x__h466517,
       x__h466699,
       x__h466797,
       x__h466979,
       x__h467077,
       x__h467259,
       x__h467357,
       x__h467539,
       x__h467637,
       x__h467819,
       x__h467917,
       x__h468099,
       x__h468197,
       x__h468379,
       x__h468477,
       x__h468659,
       x__h468757,
       x__h468939,
       x__h469037,
       x__h469219,
       x__h469317,
       x__h469499,
       x__h469597,
       x__h469779,
       x__h469877,
       x__h470059,
       x__h470157,
       x__h470339,
       x__h470437,
       x__h470619,
       x__h470717,
       x__h470899,
       x__h470997,
       x__h471179,
       x__h471277,
       x__h471459,
       x__h471557,
       x__h471739,
       x__h471837,
       x__h472019,
       x__h472117,
       x__h472299,
       x__h472397,
       x__h472579,
       x__h472677,
       x__h472859,
       x__h472957,
       x__h473139,
       x__h473237,
       x__h473419,
       x__h473517,
       x__h48240,
       x__h48514,
       x__h48611,
       x__h48792,
       x__h48889,
       x__h49069,
       x__h49166,
       x__h49346,
       x__h49443,
       x__h49623,
       x__h49720,
       x__h49900,
       x__h49997,
       x__h50274,
       x__h55166,
       x__h55440,
       x__h55537,
       x__h55718,
       x__h55815,
       x__h55995,
       x__h56092,
       x__h56272,
       x__h56369,
       x__h56549,
       x__h56646,
       x__h56826,
       x__h56923,
       x__h57200,
       x__h62087,
       x__h62361,
       x__h62458,
       x__h62639,
       x__h62736,
       x__h62916,
       x__h63013,
       x__h63193,
       x__h63290,
       x__h63470,
       x__h63567,
       x__h63747,
       x__h63844,
       x__h64121,
       x__h69003,
       x__h69277,
       x__h69374,
       x__h69555,
       x__h69652,
       x__h69832,
       x__h69929,
       x__h70109,
       x__h70206,
       x__h70386,
       x__h70483,
       x__h70663,
       x__h70760,
       x__h71037,
       x__h75914,
       x__h76188,
       x__h76285,
       x__h76466,
       x__h76563,
       x__h76743,
       x__h76840,
       x__h77020,
       x__h77117,
       x__h77297,
       x__h77394,
       x__h77574,
       x__h77671,
       x__h77948,
       x__h88059,
       x__h88333,
       x__h88430,
       x__h88611,
       x__h88708,
       x__h88888,
       x__h88985,
       x__h89165,
       x__h89262,
       x__h89442,
       x__h89539,
       x__h89719,
       x__h89816,
       x__h89996,
       x__h90093,
       x__h90273,
       x__h90370,
       x__h90550,
       x__h90647,
       x__h90827,
       x__h90924,
       x__h91104,
       x__h91201,
       x__h91381,
       x__h91478,
       x__h91658,
       x__h91755,
       x__h91935,
       x__h92032,
       x__h92309,
       x__h97793,
       x__h98069,
       x__h98348,
       x__h98626,
       x__h98904,
       x__h99182,
       x__h99460,
       x__h99738,
       y__h100017,
       y__h100295,
       y__h100573,
       y__h100851,
       y__h101129,
       y__h101407,
       y__h101685,
       y__h101963,
       y__h102241,
       y__h102519,
       y__h102797,
       y__h103075,
       y__h103353,
       y__h103631,
       y__h103909,
       y__h104187,
       y__h104465,
       y__h104743,
       y__h105021,
       y__h105299,
       y__h105577,
       y__h105855,
       y__h22833,
       y__h23115,
       y__h23396,
       y__h23677,
       y__h23958,
       y__h24239,
       y__h34648,
       y__h34745,
       y__h34926,
       y__h35023,
       y__h35203,
       y__h35300,
       y__h35480,
       y__h35577,
       y__h35757,
       y__h35854,
       y__h36034,
       y__h36131,
       y__h36311,
       y__h36408,
       y__h36588,
       y__h36865,
       y__h370066,
       y__h370343,
       y__h370440,
       y__h370620,
       y__h370717,
       y__h370897,
       y__h370994,
       y__h371174,
       y__h371271,
       y__h37142,
       y__h371451,
       y__h371548,
       y__h371728,
       y__h371825,
       y__h372005,
       y__h372102,
       y__h372282,
       y__h372559,
       y__h372836,
       y__h373113,
       y__h373390,
       y__h373667,
       y__h37419,
       y__h37696,
       y__h37973,
       y__h383339,
       y__h383616,
       y__h383713,
       y__h383893,
       y__h383990,
       y__h384170,
       y__h384267,
       y__h384447,
       y__h384544,
       y__h384724,
       y__h384821,
       y__h385001,
       y__h385098,
       y__h385278,
       y__h385375,
       y__h385555,
       y__h385832,
       y__h386109,
       y__h386386,
       y__h386663,
       y__h396607,
       y__h396884,
       y__h396981,
       y__h397161,
       y__h397258,
       y__h397438,
       y__h397535,
       y__h397715,
       y__h397812,
       y__h397992,
       y__h398089,
       y__h398269,
       y__h398366,
       y__h398546,
       y__h398643,
       y__h398823,
       y__h399100,
       y__h399377,
       y__h399654,
       y__h409870,
       y__h410147,
       y__h410244,
       y__h410424,
       y__h410521,
       y__h410701,
       y__h410798,
       y__h410978,
       y__h411075,
       y__h411255,
       y__h411352,
       y__h411532,
       y__h411629,
       y__h411809,
       y__h411906,
       y__h412086,
       y__h412363,
       y__h412640,
       y__h41584,
       y__h41681,
       y__h41862,
       y__h41959,
       y__h42139,
       y__h42236,
       y__h423128,
       y__h423405,
       y__h423502,
       y__h423682,
       y__h423779,
       y__h423959,
       y__h424056,
       y__h42416,
       y__h424236,
       y__h424333,
       y__h424513,
       y__h424610,
       y__h424790,
       y__h424887,
       y__h425067,
       y__h42513,
       y__h425164,
       y__h425344,
       y__h425621,
       y__h42693,
       y__h42790,
       y__h42970,
       y__h43067,
       y__h43247,
       y__h43344,
       y__h43524,
       y__h436381,
       y__h436658,
       y__h436755,
       y__h436935,
       y__h437032,
       y__h437212,
       y__h437309,
       y__h437489,
       y__h437586,
       y__h437766,
       y__h437863,
       y__h43801,
       y__h438043,
       y__h438140,
       y__h438320,
       y__h438417,
       y__h438597,
       y__h44078,
       y__h44355,
       y__h44632,
       y__h449629,
       y__h449906,
       y__h450003,
       y__h450183,
       y__h450280,
       y__h450460,
       y__h450557,
       y__h450737,
       y__h450834,
       y__h451014,
       y__h451111,
       y__h451291,
       y__h451388,
       y__h451568,
       y__h451665,
       y__h452674,
       y__h452770,
       y__h452949,
       y__h453045,
       y__h453223,
       y__h453319,
       y__h453497,
       y__h453593,
       y__h453771,
       y__h453867,
       y__h454045,
       y__h454141,
       y__h454968,
       y__h455243,
       y__h455517,
       y__h455791,
       y__h456065,
       y__h456339,
       y__h457263,
       y__h457538,
       y__h457812,
       y__h458086,
       y__h458360,
       y__h458634,
       y__h460819,
       y__h460917,
       y__h461100,
       y__h461198,
       y__h461380,
       y__h461478,
       y__h461660,
       y__h461758,
       y__h461940,
       y__h462038,
       y__h462220,
       y__h462318,
       y__h462500,
       y__h462598,
       y__h462780,
       y__h462878,
       y__h463060,
       y__h463158,
       y__h463340,
       y__h463438,
       y__h463620,
       y__h463718,
       y__h463900,
       y__h463998,
       y__h464180,
       y__h464278,
       y__h464460,
       y__h464558,
       y__h464740,
       y__h464838,
       y__h465020,
       y__h465118,
       y__h465300,
       y__h465398,
       y__h465580,
       y__h465678,
       y__h465860,
       y__h465958,
       y__h466140,
       y__h466238,
       y__h466420,
       y__h466518,
       y__h466700,
       y__h466798,
       y__h466980,
       y__h467078,
       y__h467260,
       y__h467358,
       y__h467540,
       y__h467638,
       y__h467820,
       y__h467918,
       y__h468100,
       y__h468198,
       y__h468380,
       y__h468478,
       y__h468660,
       y__h468758,
       y__h468940,
       y__h469038,
       y__h469220,
       y__h469318,
       y__h469500,
       y__h469598,
       y__h469780,
       y__h469878,
       y__h470060,
       y__h470158,
       y__h470340,
       y__h470438,
       y__h470620,
       y__h470718,
       y__h470900,
       y__h470998,
       y__h471180,
       y__h471278,
       y__h471460,
       y__h471558,
       y__h471740,
       y__h471838,
       y__h472020,
       y__h472118,
       y__h472300,
       y__h472398,
       y__h472580,
       y__h472678,
       y__h472860,
       y__h472958,
       y__h473140,
       y__h473238,
       y__h473420,
       y__h473518,
       y__h474388,
       y__h474666,
       y__h474943,
       y__h475220,
       y__h475497,
       y__h475774,
       y__h48515,
       y__h48612,
       y__h48793,
       y__h48890,
       y__h49070,
       y__h49167,
       y__h49347,
       y__h49444,
       y__h49624,
       y__h49721,
       y__h49901,
       y__h49998,
       y__h50178,
       y__h50275,
       y__h50455,
       y__h50732,
       y__h51009,
       y__h51286,
       y__h55441,
       y__h55538,
       y__h55719,
       y__h55816,
       y__h55996,
       y__h56093,
       y__h56273,
       y__h56370,
       y__h56550,
       y__h56647,
       y__h56827,
       y__h56924,
       y__h57104,
       y__h57201,
       y__h57381,
       y__h57658,
       y__h57935,
       y__h62362,
       y__h62459,
       y__h62640,
       y__h62737,
       y__h62917,
       y__h63014,
       y__h63194,
       y__h63291,
       y__h63471,
       y__h63568,
       y__h63748,
       y__h63845,
       y__h64025,
       y__h64122,
       y__h64302,
       y__h64579,
       y__h69278,
       y__h69375,
       y__h69556,
       y__h69653,
       y__h69833,
       y__h69930,
       y__h70110,
       y__h70207,
       y__h70387,
       y__h70484,
       y__h70664,
       y__h70761,
       y__h70941,
       y__h71038,
       y__h71218,
       y__h72272,
       y__h72554,
       y__h72835,
       y__h73116,
       y__h73397,
       y__h73678,
       y__h76189,
       y__h76286,
       y__h76467,
       y__h76564,
       y__h76744,
       y__h76841,
       y__h77021,
       y__h77118,
       y__h77298,
       y__h77395,
       y__h77575,
       y__h77672,
       y__h77852,
       y__h77949,
       y__h79584,
       y__h79866,
       y__h80147,
       y__h80428,
       y__h80709,
       y__h80990,
       y__h81271,
       y__h81552,
       y__h81833,
       y__h82114,
       y__h82395,
       y__h82676,
       y__h82957,
       y__h83238,
       y__h83519,
       y__h83800,
       y__h84081,
       y__h84362,
       y__h84643,
       y__h84924,
       y__h85205,
       y__h85486,
       y__h85767,
       y__h86048,
       y__h86329,
       y__h86610,
       y__h86891,
       y__h87172,
       y__h87453,
       y__h87734,
       y__h88334,
       y__h88431,
       y__h88612,
       y__h88709,
       y__h88889,
       y__h88986,
       y__h89166,
       y__h89263,
       y__h89443,
       y__h89540,
       y__h89720,
       y__h89817,
       y__h89997,
       y__h90094,
       y__h90274,
       y__h90371,
       y__h90551,
       y__h90648,
       y__h90828,
       y__h90925,
       y__h91105,
       y__h91202,
       y__h91382,
       y__h91479,
       y__h91659,
       y__h91756,
       y__h91936,
       y__h92033,
       y__h92213,
       y__h92310,
       y__h92490,
       y__h92767,
       y__h93044,
       y__h93321,
       y__h93598,
       y__h93875,
       y__h94152,
       y__h94429,
       y__h94706,
       y__h94983,
       y__h95260,
       y__h95537,
       y__h95814,
       y__h96091,
       y__h96368,
       y__h98070,
       y__h98349,
       y__h98627,
       y__h98905,
       y__h99183,
       y__h99461,
       y__h99739;

  // action method get_A
  assign RDY_get_A = 1'd1 ;
  assign CAN_FIRE_get_A = 1'd1 ;
  assign WILL_FIRE_get_A = EN_get_A ;

  // action method get_B
  assign RDY_get_B = 1'd1 ;
  assign CAN_FIRE_get_B = 1'd1 ;
  assign WILL_FIRE_get_B = EN_get_B ;

  // action method get_C
  assign RDY_get_C = 1'd1 ;
  assign CAN_FIRE_get_C = 1'd1 ;
  assign WILL_FIRE_get_C = EN_get_C ;

  // action method get_select
  assign RDY_get_select = 1'd1 ;
  assign CAN_FIRE_get_select = 1'd1 ;
  assign WILL_FIRE_get_select = EN_get_select ;

  // actionvalue method result
  assign result = rg_select ? rg_out_fp : rg_out_int ;
  assign RDY_result = 1'd1 ;
  assign CAN_FIRE_result = 1'd1 ;
  assign WILL_FIRE_result = EN_result ;

  // rule RL_rl_mac
  assign CAN_FIRE_RL_rl_mac = 1'd1 ;
  assign WILL_FIRE_RL_rl_mac = 1'd1 ;

  // register rg_A
  assign rg_A_D_IN = get_A_a ;
  assign rg_A_EN = EN_get_A ;

  // register rg_B
  assign rg_B_D_IN = get_B_b ;
  assign rg_B_EN = EN_get_B ;

  // register rg_C
  assign rg_C_D_IN = get_C_c ;
  assign rg_C_EN = EN_get_C ;

  // register rg_out_fp
  assign rg_out_fp_D_IN =
	     { IF_IF_IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_2_ETC___d1583[31],
	       spliced_bits__h106460,
	       IF_add_mant_Result06429_BITS_24_TO_0_EQ_0_THEN_ETC__q48[47:25] } ;
  assign rg_out_fp_EN = 1'd1 ;

  // register rg_out_int
  assign rg_out_int_D_IN =
	     { IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d823,
	       IF_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF__ETC___d981 } ;
  assign rg_out_int_EN = 1'd1 ;

  // register rg_select
  assign rg_select_D_IN = get_select_s ;
  assign rg_select_EN = EN_get_select ;

  // remaining internal signals
  assign IF_IF_IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_2_ETC___d1583 =
	     (IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1576 ?
		rg_C[31] :
		IF_rg_A_BIT_15_XOR_rg_B_BIT_15_THEN_2147483648_ETC__q42[31]) ?
	       32'h80000000 :
	       32'd0 ;
  assign IF_IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_B_ETC__q45 =
	     IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949[0] ?
	       8'd2 :
	       8'd0 ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1576 =
	     shiftedMantA__h106423 <= shiftedMantB__h106424 ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1920 =
	     { x__h460541 ^
	       IF_shiftedMantA06423_BIT_0_AND_shiftedMantB064_ETC__q41[1],
	       IF_shiftedMantA06423_BIT_0_XOR_shiftedMantB064_ETC__q43[0] } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1921 =
	     { x__h461099 ^ y__h461100,
	       x__h460818 ^ y__h460819,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1920 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1922 =
	     { x__h461659 ^ y__h461660,
	       x__h461379 ^ y__h461380,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1921 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1923 =
	     { x__h462219 ^ y__h462220,
	       x__h461939 ^ y__h461940,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1922 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1924 =
	     { x__h462779 ^ y__h462780,
	       x__h462499 ^ y__h462500,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1923 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1925 =
	     { x__h463339 ^ y__h463340,
	       x__h463059 ^ y__h463060,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1924 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1926 =
	     { x__h463899 ^ y__h463900,
	       x__h463619 ^ y__h463620,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1925 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1927 =
	     { x__h464459 ^ y__h464460,
	       x__h464179 ^ y__h464180,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1926 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1928 =
	     { x__h465019 ^ y__h465020,
	       x__h464739 ^ y__h464740,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1927 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1929 =
	     { x__h465579 ^ y__h465580,
	       x__h465299 ^ y__h465300,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1928 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1930 =
	     { x__h466139 ^ y__h466140,
	       x__h465859 ^ y__h465860,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1929 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1931 =
	     { x__h466699 ^ y__h466700,
	       x__h466419 ^ y__h466420,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1930 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1932 =
	     { x__h467259 ^ y__h467260,
	       x__h466979 ^ y__h466980,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1931 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1933 =
	     { x__h467819 ^ y__h467820,
	       x__h467539 ^ y__h467540,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1932 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1934 =
	     { x__h468379 ^ y__h468380,
	       x__h468099 ^ y__h468100,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1933 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1935 =
	     { x__h468939 ^ y__h468940,
	       x__h468659 ^ y__h468660,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1934 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1936 =
	     { x__h469499 ^ y__h469500,
	       x__h469219 ^ y__h469220,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1935 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1937 =
	     { x__h470059 ^ y__h470060,
	       x__h469779 ^ y__h469780,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1936 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1938 =
	     { x__h470619 ^ y__h470620,
	       x__h470339 ^ y__h470340,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1937 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1939 =
	     { x__h471179 ^ y__h471180,
	       x__h470899 ^ y__h470900,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1938 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1940 =
	     { x__h471739 ^ y__h471740,
	       x__h471459 ^ y__h471460,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1939 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1941 =
	     { x__h472299 ^ y__h472300,
	       x__h472019 ^ y__h472020,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1940 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1942 =
	     { x__h472859 ^ y__h472860,
	       x__h472579 ^ y__h472580,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1941 } ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949 =
	     IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_8_ETC___d1548 ?
	       rg_C[30:23] :
	       expA__h106418 ;
  assign IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1977 =
	     { IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949[3] ^
	       y__h474666,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949[2] ^
	       y__h474388,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949[1] ^
	       IF_IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_B_ETC__q45[1],
	       IF_INV_IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B__ETC__q46[0] } ;
  assign IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q16 =
	     (IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[1] &
	      spliced_bits__h71502[0]) ?
	       16'd4 :
	       16'd0 ;
  assign IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q17 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q18 =
	     (IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[2] &
	      spliced_bits__h71502[0]) ?
	       16'd8 :
	       16'd0 ;
  assign IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q19 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q20 =
	     (IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[3] &
	      spliced_bits__h71502[0]) ?
	       16'd16 :
	       16'd0 ;
  assign IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q21 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q22 =
	     (IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[4] &
	      spliced_bits__h71502[0]) ?
	       16'd32 :
	       16'd0 ;
  assign IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q23 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q24 =
	     (IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[5] &
	      spliced_bits__h71502[0]) ?
	       16'd64 :
	       16'd0 ;
  assign IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q25 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q26 =
	     (IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[6] &
	      spliced_bits__h71502[0]) ?
	       16'd128 :
	       16'd0 ;
  assign IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q27 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q28 =
	     (IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[7] &
	      spliced_bits__h71502[0]) ?
	       16'd256 :
	       16'd0 ;
  assign IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q29 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q11 =
	     IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q10[0] ?
	       8'd2 :
	       8'd0 ;
  assign IF_IF_rg_A_63_BIT_15_577_XOR_rg_B_20_BIT_15_57_ETC___d1947 =
	     (IF_rg_A_BIT_15_XOR_rg_B_BIT_15_THEN_2147483648_ETC__q42[31] ==
	      rg_C[31]) ?
	       add_mant_Result__h459112 :
	       add_mant_Result__h473685 ;
  assign IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q9 =
	     IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q8[0] ? 8'd2 : 8'd0 ;
  assign IF_IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_B_ETC__q33 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[0] ?
	       48'd1 :
	       48'd0 ;
  assign IF_IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_8_ETC__q34 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[0] ?
	       48'd1 :
	       48'd0 ;
  assign IF_IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_8_ETC__q35 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[0] ?
	       48'd1 :
	       48'd0 ;
  assign IF_IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_8_ETC__q36 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[0] ?
	       48'd1 :
	       48'd0 ;
  assign IF_IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_8_ETC__q37 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[0] ?
	       48'd1 :
	       48'd0 ;
  assign IF_IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_8_ETC__q38 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[0] ?
	       48'd1 :
	       48'd0 ;
  assign IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_8_ETC___d1548 =
	     expA__h106418 <= rg_C[30:23] ;
  assign IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_8_ETC__q40 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[0] ?
	       48'd1 :
	       48'd0 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203 =
	     spliced_bits__h22063[0] ? mult_result__h24510 : 16'b0 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d282 =
	     { x__h34647 ^ y__h34648,
	       x__h34373 ^
	       IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q16[2],
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[1] ^
	       spliced_bits__h71502[0],
	       IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q17[0] } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d283 =
	     { x__h35202 ^ y__h35203,
	       x__h34925 ^ y__h34926,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d282 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d284 =
	     { x__h35756 ^ y__h35757,
	       x__h35479 ^ y__h35480,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d283 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d285 =
	     { IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[9] ^
	       y__h36311,
	       x__h36033 ^ y__h36034,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d284 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d287 =
	     { IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[13] ^
	       y__h37419,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[12] ^
	       y__h37142,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[11] ^
	       y__h36865,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[10] ^
	       y__h36588,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d285 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289 =
	     spliced_bits__h22063[1] ?
	       mult_result__h21554 :
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d359 =
	     { x__h41309 ^
	       IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q18[3],
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[2] ^
	       spliced_bits__h71502[0],
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[1],
	       IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q19[0] } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d360 =
	     { x__h41861 ^ y__h41862,
	       x__h41583 ^ y__h41584,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d359 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d361 =
	     { x__h42415 ^ y__h42416,
	       x__h42138 ^ y__h42139,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d360 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d362 =
	     { x__h42969 ^ y__h42970,
	       x__h42692 ^ y__h42693,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d361 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d364 =
	     { IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[13] ^
	       y__h44078,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[12] ^
	       y__h43801,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[11] ^
	       y__h43524,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[10] ^
	       y__h43247,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d362 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366 =
	     spliced_bits__h22063[2] ?
	       mult_result__h18598 :
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d433 =
	     { x__h48514 ^ y__h48515,
	       x__h48240 ^
	       IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q20[4],
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[3] ^
	       spliced_bits__h71502[0],
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[2:1],
	       IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q21[0] } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d434 =
	     { x__h49069 ^ y__h49070,
	       x__h48792 ^ y__h48793,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d433 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d435 =
	     { x__h49623 ^ y__h49624,
	       x__h49346 ^ y__h49347,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d434 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d436 =
	     { IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[11] ^
	       y__h50178,
	       x__h49900 ^ y__h49901,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d435 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439 =
	     spliced_bits__h22063[3] ?
	       mult_result__h15642 :
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d503 =
	     { x__h55166 ^
	       IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q22[5],
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[4] ^
	       spliced_bits__h71502[0],
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[3:1],
	       IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q23[0] } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d504 =
	     { x__h55718 ^ y__h55719,
	       x__h55440 ^ y__h55441,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d503 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d505 =
	     { x__h56272 ^ y__h56273,
	       x__h55995 ^ y__h55996,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d504 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d506 =
	     { x__h56826 ^ y__h56827,
	       x__h56549 ^ y__h56550,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d505 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509 =
	     spliced_bits__h22063[4] ?
	       mult_result__h12686 :
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d570 =
	     { x__h62361 ^ y__h62362,
	       x__h62087 ^
	       IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q24[6],
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[5] ^
	       spliced_bits__h71502[0],
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[4:1],
	       IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q25[0] } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d571 =
	     { x__h62916 ^ y__h62917,
	       x__h62639 ^ y__h62640,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d570 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d572 =
	     { x__h63470 ^ y__h63471,
	       x__h63193 ^ y__h63194,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d571 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d573 =
	     { IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[13] ^
	       y__h64025,
	       x__h63747 ^ y__h63748,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d572 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575 =
	     spliced_bits__h22063[5] ?
	       mult_result__h9730 :
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d633 =
	     { x__h69003 ^
	       IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q26[7],
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[6] ^
	       spliced_bits__h71502[0],
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[5:1],
	       IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q27[0] } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d634 =
	     { x__h69555 ^ y__h69556,
	       x__h69277 ^ y__h69278,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d633 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d635 =
	     { x__h70109 ^ y__h70110,
	       x__h69832 ^ y__h69833,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d634 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d636 =
	     { x__h70663 ^ y__h70664,
	       x__h70386 ^ y__h70387,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d635 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638 =
	     spliced_bits__h22063[6] ?
	       mult_result__h6774 :
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d693 =
	     { x__h76188 ^ y__h76189,
	       x__h75914 ^
	       IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q28[8],
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[7] ^
	       spliced_bits__h71502[0],
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[6:1],
	       IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q29[0] } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d694 =
	     { x__h76743 ^ y__h76744,
	       x__h76466 ^ y__h76467,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d693 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d695 =
	     { x__h77297 ^ y__h77298,
	       x__h77020 ^ y__h77021,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d694 } ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d832 =
	     x__h88059 ^
	     IF_x243_BIT_0_AND_IF_rg_C_BIT_31_THEN_INV_rg_C_ETC__q30[1] ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d835 =
	     x__h88333 ^ y__h88334 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d838 =
	     x__h88611 ^ y__h88612 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d841 =
	     x__h88888 ^ y__h88889 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d844 =
	     x__h89165 ^ y__h89166 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d847 =
	     x__h89442 ^ y__h89443 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d850 =
	     x__h89719 ^ y__h89720 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d853 =
	     x__h89996 ^ y__h89997 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d856 =
	     x__h90273 ^ y__h90274 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d859 =
	     x__h90550 ^ y__h90551 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d862 =
	     x__h90827 ^ y__h90828 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d865 =
	     x__h91104 ^ y__h91105 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d868 =
	     x__h91381 ^ y__h91382 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d871 =
	     x__h91658 ^ y__h91659 ;
  assign IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d874 =
	     x__h91935 ^ y__h91936 ;
  assign IF_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF__ETC___d981 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d823 ?
	       INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d965 :
	       { IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d824,
		 IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d916,
		 IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d913,
		 IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d910,
		 IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d907,
		 IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d904,
		 IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d901,
		 IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d898,
		 IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d895,
		 IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d892,
		 IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d889,
		 IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d886,
		 IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d883,
		 IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d880,
		 IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d877,
		 IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d874,
		 IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d871,
		 IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d868,
		 IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d865,
		 IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d862,
		 IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d859,
		 IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d856,
		 IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d853,
		 IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d850,
		 IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d847,
		 IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d844,
		 IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d841,
		 IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d838,
		 IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d835,
		 IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d832,
		 IF_x243_BIT_0_XOR_IF_rg_C_BIT_31_THEN_INV_rg_C_ETC__q31[0] } ;
  assign IF_IF_x243_BIT_0_XOR_IF_rg_C_BIT_31_THEN_INV_r_ETC__q47 =
	     IF_x243_BIT_0_XOR_IF_rg_C_BIT_31_THEN_INV_rg_C_ETC__q31[0] ?
	       32'd1 :
	       32'd0 ;
  assign IF_INV_IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B__ETC__q46 =
	     (~IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THE_ETC__q39 =
	     (~IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q10[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q10 =
	     (~IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q8[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_x243_BIT_0_XOR_IF_rg_C_BIT_31_THEN_I_ETC__q32 =
	     (~IF_x243_BIT_0_XOR_IF_rg_C_BIT_31_THEN_INV_rg_C_ETC__q31[0]) ?
	       32'd2 :
	       32'd0 ;
  assign IF_INV_INV_rg_A_BITS_7_TO_0_BIT_0_THEN_1_ELSE_0__q14 =
	     (~INV_rg_A_BITS_7_TO_0__q3[0]) ? 8'd1 : 8'd0 ;
  assign IF_INV_INV_rg_B_BITS_7_TO_0_BIT_0_THEN_1_ELSE_0__q13 =
	     (~INV_rg_B_BITS_7_TO_0__q1[0]) ? 8'd1 : 8'd0 ;
  assign IF_INV_INV_rg_C_BIT_0_THEN_1_ELSE_0__q12 =
	     (~INV_rg_C__q5[0]) ? 32'd1 : 32'd0 ;
  assign IF_INV_rg_A_BITS_7_TO_0_BIT_0_THEN_2_ELSE_0__q4 =
	     INV_rg_A_BITS_7_TO_0__q3[0] ? 8'd2 : 8'd0 ;
  assign IF_INV_rg_B_BITS_7_TO_0_BIT_0_THEN_2_ELSE_0__q2 =
	     INV_rg_B_BITS_7_TO_0__q1[0] ? 8'd2 : 8'd0 ;
  assign IF_INV_rg_C_BIT_0_THEN_2_ELSE_0__q6 =
	     INV_rg_C__q5[0] ? 32'd2 : 32'd0 ;
  assign IF_add_mant_Result06429_BITS_24_TO_0_EQ_0_THEN_ETC__q48 =
	     (add_mant_Result__h106429[24:0] == 25'd0) ?
	       add_mant_Result__h106429 :
	       (add_mant_Result__h106429[23] ?
		  add_mant_Result___1__h476224 :
		  add_mant_Result__h106429) ;
  assign IF_add_mant_Result06429_BIT_25_THEN_33554432_E_ETC__q44 =
	     add_mant_Result__h106429[25] ? 48'd33554432 : 48'd0 ;
  assign IF_rg_A_BIT_15_XOR_rg_B_BIT_15_THEN_2147483648_ETC__q42 =
	     (rg_A[15] ^ rg_B[15]) ? 32'h80000000 : 32'd0 ;
  assign IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q7 =
	     (rg_A[7] & rg_B[7]) ? 8'd2 : 8'd0 ;
  assign IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q8 =
	     (rg_A[7] ^ rg_B[7]) ? 8'd1 : 8'd0 ;
  assign IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d1069 =
	     { x__h370342 ^ y__h370343,
	       x__h370065 ^ y__h370066,
	       x__h369788,
	       IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[32:1],
	       IF_IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_B_ETC__q33[0] } ;
  assign IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d1070 =
	     { x__h370896 ^ y__h370897,
	       x__h370619 ^ y__h370620,
	       IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d1069 } ;
  assign IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d1071 =
	     { x__h371450 ^ y__h371451,
	       x__h371173 ^ y__h371174,
	       IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d1070 } ;
  assign IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d1072 =
	     { IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[41] ^
	       y__h372005,
	       x__h371727 ^ y__h371728,
	       IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d1071 } ;
  assign IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d1074 =
	     { IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[45] ^
	       y__h373113,
	       IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[44] ^
	       y__h372836,
	       IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[43] ^
	       y__h372559,
	       IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[42] ^
	       y__h372282,
	       IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d1072 } ;
  assign IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992 =
	     rg_B[0] ? mantissa_result__h116337 : 48'b0 ;
  assign IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076 =
	     rg_B[1] ?
	       mantissa_result__h114964 :
	       IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992 ;
  assign IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1143 =
	     { x__h383338 ^ y__h383339,
	       x__h383061,
	       IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[33:1],
	       IF_IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_8_ETC__q34[0] } ;
  assign IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1144 =
	     { x__h383892 ^ y__h383893,
	       x__h383615 ^ y__h383616,
	       IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1143 } ;
  assign IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1145 =
	     { x__h384446 ^ y__h384447,
	       x__h384169 ^ y__h384170,
	       IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1144 } ;
  assign IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1148 =
	     { IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[45] ^
	       y__h386109,
	       IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[44] ^
	       y__h385832,
	       IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[43] ^
	       y__h385555,
	       IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[42] ^
	       y__h385278,
	       INV_IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0__ETC___d1146 } ;
  assign IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150 =
	     rg_B[2] ?
	       mantissa_result__h113591 :
	       IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076 ;
  assign IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1214 =
	     { x__h396883 ^ y__h396884,
	       x__h396606 ^ y__h396607,
	       x__h396329,
	       IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[34:1],
	       IF_IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_8_ETC__q35[0] } ;
  assign IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1215 =
	     { x__h397437 ^ y__h397438,
	       x__h397160 ^ y__h397161,
	       IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1214 } ;
  assign IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1216 =
	     { x__h397991 ^ y__h397992,
	       x__h397714 ^ y__h397715,
	       IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1215 } ;
  assign IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1217 =
	     { IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[43] ^
	       y__h398546,
	       x__h398268 ^ y__h398269,
	       IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1216 } ;
  assign IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220 =
	     rg_B[3] ?
	       mantissa_result__h112218 :
	       IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150 ;
  assign IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1281 =
	     { x__h409869 ^ y__h409870,
	       x__h409592,
	       IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[35:1],
	       IF_IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_8_ETC__q36[0] } ;
  assign IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1282 =
	     { x__h410423 ^ y__h410424,
	       x__h410146 ^ y__h410147,
	       IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1281 } ;
  assign IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1283 =
	     { x__h410977 ^ y__h410978,
	       x__h410700 ^ y__h410701,
	       IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1282 } ;
  assign IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287 =
	     rg_B[4] ?
	       mantissa_result__h110845 :
	       IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220 ;
  assign IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1345 =
	     { x__h423404 ^ y__h423405,
	       x__h423127 ^ y__h423128,
	       x__h422850,
	       IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[36:1],
	       IF_IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_8_ETC__q37[0] } ;
  assign IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1346 =
	     { x__h423958 ^ y__h423959,
	       x__h423681 ^ y__h423682,
	       IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1345 } ;
  assign IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1347 =
	     { x__h424512 ^ y__h424513,
	       x__h424235 ^ y__h424236,
	       IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1346 } ;
  assign IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1348 =
	     { IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[45] ^
	       y__h425067,
	       x__h424789 ^ y__h424790,
	       IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1347 } ;
  assign IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350 =
	     rg_B[5] ?
	       mantissa_result__h109472 :
	       IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287 ;
  assign IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1405 =
	     { x__h436380 ^ y__h436381,
	       x__h436103,
	       IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[37:1],
	       IF_IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_8_ETC__q38[0] } ;
  assign IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1406 =
	     { x__h436934 ^ y__h436935,
	       x__h436657 ^ y__h436658,
	       IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1405 } ;
  assign IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1407 =
	     { x__h437488 ^ y__h437489,
	       x__h437211 ^ y__h437212,
	       IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1406 } ;
  assign IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410 =
	     rg_B[6] ?
	       mantissa_result__h108099 :
	       IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350 ;
  assign IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1448 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[47] ^
	     y__h451568 ;
  assign IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1562 =
	     { x__h449905 ^ y__h449906,
	       x__h449628 ^ y__h449629,
	       x__h449351,
	       IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[38:1],
	       IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_8_ETC__q40[0] } ;
  assign IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1563 =
	     { x__h450459 ^ y__h450460,
	       x__h450182 ^ y__h450183,
	       IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1562 } ;
  assign IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1564 =
	     { x__h451013 ^ y__h451014,
	       x__h450736 ^ y__h450737,
	       IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1563 } ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118 =
	     rg_C[31] ? p__h78164 : rg_C ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d823 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[31] ^
	     y__h96368 ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d824 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[30] ^
	     y__h96091 ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d877 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[16] ^
	     y__h92213 ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d880 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[17] ^
	     y__h92490 ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d883 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[18] ^
	     y__h92767 ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d886 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[19] ^
	     y__h93044 ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d889 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[20] ^
	     y__h93321 ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d892 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[21] ^
	     y__h93598 ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d895 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[22] ^
	     y__h93875 ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d898 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[23] ^
	     y__h94152 ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d901 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[24] ^
	     y__h94429 ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d904 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[25] ^
	     y__h94706 ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d907 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[26] ^
	     y__h94983 ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d910 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[27] ^
	     y__h95260 ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d913 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[28] ^
	     y__h95537 ;
  assign IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d916 =
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[29] ^
	     y__h95814 ;
  assign IF_shiftedMantA06423_BIT_0_AND_shiftedMantB064_ETC__q41 =
	     (shiftedMantA__h106423[0] & shiftedMantB__h106424[0]) ?
	       48'd2 :
	       48'd0 ;
  assign IF_shiftedMantA06423_BIT_0_XOR_shiftedMantB064_ETC__q43 =
	     (shiftedMantA__h106423[0] ^ shiftedMantB__h106424[0]) ?
	       48'd1 :
	       48'd0 ;
  assign IF_spliced_bits1502_BIT_0_THEN_1_ELSE_0__q15 =
	     spliced_bits__h71502[0] ? 16'd1 : 16'd0 ;
  assign IF_x243_BIT_0_AND_IF_rg_C_BIT_31_THEN_INV_rg_C_ETC__q30 =
	     (x__h1243[0] &
	      IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[0]) ?
	       32'd2 :
	       32'd0 ;
  assign IF_x243_BIT_0_XOR_IF_rg_C_BIT_31_THEN_INV_rg_C_ETC__q31 =
	     (x__h1243[0] ^
	      IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[0]) ?
	       32'd1 :
	       32'd0 ;
  assign INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d951 =
	     { x__h98069 ^ y__h98070,
	       x__h97793 ^
	       IF_INV_IF_x243_BIT_0_XOR_IF_rg_C_BIT_31_THEN_I_ETC__q32[1],
	       IF_IF_x243_BIT_0_XOR_IF_rg_C_BIT_31_THEN_INV_r_ETC__q47[0] } ;
  assign INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d952 =
	     { x__h98626 ^ y__h98627,
	       x__h98348 ^ y__h98349,
	       INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d951 } ;
  assign INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d953 =
	     { x__h99182 ^ y__h99183,
	       x__h98904 ^ y__h98905,
	       INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d952 } ;
  assign INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d954 =
	     { x__h99738 ^ y__h99739,
	       x__h99460 ^ y__h99461,
	       INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d953 } ;
  assign INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d955 =
	     { x__h100294 ^ y__h100295,
	       x__h100016 ^ y__h100017,
	       INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d954 } ;
  assign INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d956 =
	     { x__h100850 ^ y__h100851,
	       x__h100572 ^ y__h100573,
	       INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d955 } ;
  assign INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d957 =
	     { x__h101406 ^ y__h101407,
	       x__h101128 ^ y__h101129,
	       INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d956 } ;
  assign INV_IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0__ETC___d1146 =
	     { x__h385000 ^ y__h385001,
	       x__h384723 ^ y__h384724,
	       IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1145 } ;
  assign INV_IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2__ETC___d1284 =
	     { x__h411531 ^ y__h411532,
	       x__h411254 ^ y__h411255,
	       IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1283 } ;
  assign INV_IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4__ETC___d1408 =
	     { x__h438042 ^ y__h438043,
	       x__h437765 ^ y__h437766,
	       IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1407 } ;
  assign INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d958 =
	     { x__h101962 ^ y__h101963,
	       x__h101684 ^ y__h101685,
	       INV_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BI_ETC___d957 } ;
  assign INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d959 =
	     { x__h102518 ^ y__h102519,
	       x__h102240 ^ y__h102241,
	       INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d958 } ;
  assign INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d960 =
	     { x__h103074 ^ y__h103075,
	       x__h102796 ^ y__h102797,
	       INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d959 } ;
  assign INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d961 =
	     { x__h103630 ^ y__h103631,
	       x__h103352 ^ y__h103353,
	       INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d960 } ;
  assign INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d962 =
	     { x__h104186 ^ y__h104187,
	       x__h103908 ^ y__h103909,
	       INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d961 } ;
  assign INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d963 =
	     { x__h104742 ^ y__h104743,
	       x__h104464 ^ y__h104465,
	       INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d962 } ;
  assign INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d964 =
	     { x__h105298 ^ y__h105299,
	       x__h105020 ^ y__h105021,
	       INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d963 } ;
  assign INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d965 =
	     { x__h105854 ^ y__h105855,
	       x__h105576 ^ y__h105577,
	       INV_IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_ETC___d964 } ;
  assign INV_rg_A_63_BITS_7_TO_0_65_66_BIT_3_75_XOR_IF__ETC___d194 =
	     { INV_rg_A_BITS_7_TO_0__q3[3] ^ y__h72554,
	       INV_rg_A_BITS_7_TO_0__q3[2] ^ y__h72272,
	       INV_rg_A_BITS_7_TO_0__q3[1] ^
	       IF_INV_rg_A_BITS_7_TO_0_BIT_0_THEN_2_ELSE_0__q4[1],
	       IF_INV_INV_rg_A_BITS_7_TO_0_BIT_0_THEN_1_ELSE_0__q14[0] } ;
  assign INV_rg_A_BITS_7_TO_0__q3 = ~rg_A[7:0] ;
  assign INV_rg_B_20_BITS_7_TO_0_22_23_BIT_3_32_XOR_IF__ETC___d151 =
	     { INV_rg_B_BITS_7_TO_0__q1[3] ^ y__h23115,
	       INV_rg_B_BITS_7_TO_0__q1[2] ^ y__h22833,
	       INV_rg_B_BITS_7_TO_0__q1[1] ^
	       IF_INV_rg_B_BITS_7_TO_0_BIT_0_THEN_2_ELSE_0__q2[1],
	       IF_INV_INV_rg_B_BITS_7_TO_0_BIT_0_THEN_1_ELSE_0__q13[0] } ;
  assign INV_rg_B_BITS_7_TO_0__q1 = ~rg_B[7:0] ;
  assign INV_rg_C_BIT_11_8_XOR_IF_INV_rg_C_BIT_0_THEN_2_ETC___d107 =
	     { INV_rg_C__q5[11] ^ y__h82114,
	       INV_rg_C__q5[10] ^ y__h81833,
	       INV_rg_C__q5[9] ^ y__h81552,
	       INV_rg_C__q5[8] ^ y__h81271,
	       INV_rg_C_BIT_7_0_XOR_IF_INV_rg_C_BIT_0_THEN_2__ETC___d105 } ;
  assign INV_rg_C_BIT_15_6_XOR_IF_INV_rg_C_BIT_0_THEN_2_ETC___d109 =
	     { INV_rg_C__q5[15] ^ y__h83238,
	       INV_rg_C__q5[14] ^ y__h82957,
	       INV_rg_C__q5[13] ^ y__h82676,
	       INV_rg_C__q5[12] ^ y__h82395,
	       INV_rg_C_BIT_11_8_XOR_IF_INV_rg_C_BIT_0_THEN_2_ETC___d107 } ;
  assign INV_rg_C_BIT_19_4_XOR_IF_INV_rg_C_BIT_0_THEN_2_ETC___d111 =
	     { INV_rg_C__q5[19] ^ y__h84362,
	       INV_rg_C__q5[18] ^ y__h84081,
	       INV_rg_C__q5[17] ^ y__h83800,
	       INV_rg_C__q5[16] ^ y__h83519,
	       INV_rg_C_BIT_15_6_XOR_IF_INV_rg_C_BIT_0_THEN_2_ETC___d109 } ;
  assign INV_rg_C_BIT_23_2_XOR_IF_INV_rg_C_BIT_0_THEN_2_ETC___d113 =
	     { INV_rg_C__q5[23] ^ y__h85486,
	       INV_rg_C__q5[22] ^ y__h85205,
	       INV_rg_C__q5[21] ^ y__h84924,
	       INV_rg_C__q5[20] ^ y__h84643,
	       INV_rg_C_BIT_19_4_XOR_IF_INV_rg_C_BIT_0_THEN_2_ETC___d111 } ;
  assign INV_rg_C_BIT_27_0_XOR_IF_INV_rg_C_BIT_0_THEN_2_ETC___d115 =
	     { INV_rg_C__q5[27] ^ y__h86610,
	       INV_rg_C__q5[26] ^ y__h86329,
	       INV_rg_C__q5[25] ^ y__h86048,
	       INV_rg_C__q5[24] ^ y__h85767,
	       INV_rg_C_BIT_23_2_XOR_IF_INV_rg_C_BIT_0_THEN_2_ETC___d113 } ;
  assign INV_rg_C_BIT_3_2_XOR_IF_INV_rg_C_BIT_0_THEN_2__ETC___d103 =
	     { INV_rg_C__q5[3] ^ y__h79866,
	       INV_rg_C__q5[2] ^ y__h79584,
	       INV_rg_C__q5[1] ^ IF_INV_rg_C_BIT_0_THEN_2_ELSE_0__q6[1],
	       IF_INV_INV_rg_C_BIT_0_THEN_1_ELSE_0__q12[0] } ;
  assign INV_rg_C_BIT_7_0_XOR_IF_INV_rg_C_BIT_0_THEN_2__ETC___d105 =
	     { INV_rg_C__q5[7] ^ y__h80990,
	       INV_rg_C__q5[6] ^ y__h80709,
	       INV_rg_C__q5[5] ^ y__h80428,
	       INV_rg_C__q5[4] ^ y__h80147,
	       INV_rg_C_BIT_3_2_XOR_IF_INV_rg_C_BIT_0_THEN_2__ETC___d103 } ;
  assign INV_rg_C__q5 = ~rg_C ;
  assign add_mant_Result___1__h476224 =
	     { add_mant_Result__h106429[47:26],
	       IF_add_mant_Result06429_BIT_25_THEN_33554432_E_ETC__q44[25:0] } ;
  assign add_mant_Result__h106429 =
	     IF_IF_rg_A_63_BIT_15_577_XOR_rg_B_20_BIT_15_57_ETC___d1947[47] ?
	       add_mant_Result__h473713 :
	       add_mant_Result__h476195 ;
  assign add_mant_Result__h459112 =
	     { x__h473419 ^ y__h473420,
	       x__h473139 ^ y__h473140,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1942 } ;
  assign add_mant_Result__h473685 =
	     IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1576 ?
	       shiftedMantB__h106424 - shiftedMantA__h106423 :
	       shiftedMantA__h106423 - shiftedMantB__h106424 ;
  assign add_mant_Result__h473713 =
	     { IF_IF_rg_A_63_BIT_15_577_XOR_rg_B_20_BIT_15_57_ETC___d1947[46:0],
	       1'd0 } ;
  assign add_mant_Result__h476195 =
	     { IF_IF_rg_A_63_BIT_15_577_XOR_rg_B_20_BIT_15_57_ETC___d1947[45:0],
	       2'd0 } ;
  assign expA__h106418 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1448 ?
	       spliced_bits__h451839 :
	       spliced_bits__h451866 ;
  assign expDiff__h458930 = expA__h106418 - rg_C[30:23] ;
  assign expDiff__h458939 = rg_C[30:23] - expA__h106418 ;
  assign mantissa_result__h106416 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1448 ?
	       mantissa_result__h451836 :
	       mantissa_result__h458935 ;
  assign mantissa_result__h108099 =
	     { IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[47] ^
	       y__h438597,
	       IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[46] ^
	       y__h438320,
	       INV_IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4__ETC___d1408 } ;
  assign mantissa_result__h109472 =
	     { IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[47] ^
	       y__h425621,
	       IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[46] ^
	       y__h425344,
	       IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1348 } ;
  assign mantissa_result__h110845 =
	     { IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[47] ^
	       y__h412640,
	       IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[46] ^
	       y__h412363,
	       IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[45] ^
	       y__h412086,
	       IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[44] ^
	       y__h411809,
	       INV_IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2__ETC___d1284 } ;
  assign mantissa_result__h112218 =
	     { IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[47] ^
	       y__h399654,
	       IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[46] ^
	       y__h399377,
	       IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[45] ^
	       y__h399100,
	       IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[44] ^
	       y__h398823,
	       IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1217 } ;
  assign mantissa_result__h113591 =
	     { IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[47] ^
	       y__h386663,
	       IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[46] ^
	       y__h386386,
	       IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1148 } ;
  assign mantissa_result__h114964 =
	     { IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[47] ^
	       y__h373667,
	       IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[46] ^
	       y__h373390,
	       IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d1074 } ;
  assign mantissa_result__h116337 = { 9'd1, rg_A[6:0], 32'd0 } ;
  assign mantissa_result__h451836 =
	     { x__h451290 ^ y__h451291,
	       IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1564,
	       1'd0 } ;
  assign mantissa_result__h458935 =
	     { IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1564,
	       2'd0 } ;
  assign mult_result__h12686 =
	     { IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[15] ^
	       y__h57935,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[14] ^
	       y__h57658,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[13] ^
	       y__h57381,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[12] ^
	       y__h57104,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d506 } ;
  assign mult_result__h15642 =
	     { IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[15] ^
	       y__h51286,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[14] ^
	       y__h51009,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[13] ^
	       y__h50732,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[12] ^
	       y__h50455,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d436 } ;
  assign mult_result__h18598 =
	     { IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[15] ^
	       y__h44632,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[14] ^
	       y__h44355,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d364 } ;
  assign mult_result__h21554 =
	     { IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[15] ^
	       y__h37973,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[14] ^
	       y__h37696,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d287 } ;
  assign mult_result__h24510 =
	     { 8'd0,
	       spliced_bits__h71502[7:1],
	       IF_spliced_bits1502_BIT_0_THEN_1_ELSE_0__q15[0] } ;
  assign mult_result__h3818 =
	     { IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[15] ^
	       y__h77852,
	       x__h77574 ^ y__h77575,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d695 } ;
  assign mult_result__h6774 =
	     { IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[15] ^
	       y__h71218,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[14] ^
	       y__h70941,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d636 } ;
  assign mult_result__h9730 =
	     { IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[15] ^
	       y__h64579,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[14] ^
	       y__h64302,
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d573 } ;
  assign p__h22157 =
	     { INV_rg_B_BITS_7_TO_0__q1[7] ^ y__h24239,
	       INV_rg_B_BITS_7_TO_0__q1[6] ^ y__h23958,
	       INV_rg_B_BITS_7_TO_0__q1[5] ^ y__h23677,
	       INV_rg_B_BITS_7_TO_0__q1[4] ^ y__h23396,
	       INV_rg_B_20_BITS_7_TO_0_22_23_BIT_3_32_XOR_IF__ETC___d151 } ;
  assign p__h71596 =
	     { INV_rg_A_BITS_7_TO_0__q3[7] ^ y__h73678,
	       INV_rg_A_BITS_7_TO_0__q3[6] ^ y__h73397,
	       INV_rg_A_BITS_7_TO_0__q3[5] ^ y__h73116,
	       INV_rg_A_BITS_7_TO_0__q3[4] ^ y__h72835,
	       INV_rg_A_63_BITS_7_TO_0_65_66_BIT_3_75_XOR_IF__ETC___d194 } ;
  assign p__h78164 =
	     { INV_rg_C__q5[31] ^ y__h87734,
	       INV_rg_C__q5[30] ^ y__h87453,
	       INV_rg_C__q5[29] ^ y__h87172,
	       INV_rg_C__q5[28] ^ y__h86891,
	       INV_rg_C_BIT_27_0_XOR_IF_INV_rg_C_BIT_0_THEN_2_ETC___d115 } ;
  assign rg_A_63_BIT_10_461_XOR_rg_B_20_BIT_10_462_479__ETC___d1539 =
	     { x__h457537 ^ y__h457538,
	       x__h457262 ^ y__h457263,
	       x__h456990 ^
	       IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q11[1],
	       IF_INV_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THE_ETC__q39[0] } ;
  assign rg_A_63_BIT_12_455_XOR_rg_B_20_BIT_12_456_485__ETC___d1540 =
	     { x__h458085 ^ y__h458086,
	       x__h457811 ^ y__h457812,
	       rg_A_63_BIT_10_461_XOR_rg_B_20_BIT_10_462_479__ETC___d1539 } ;
  assign shiftedMantA__h106423 =
	     IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_8_ETC___d1548 ?
	       shiftedMantA__h458940 :
	       mantissa_result__h106416 ;
  assign shiftedMantA__h458940 =
	     mantissa_result__h106416 >> expDiff__h458939 ;
  assign shiftedMantB__h106424 =
	     IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_8_ETC___d1548 ?
	       { 1'b0, rg_C[22:0], 24'b0 } :
	       shiftedMantB__h458931 ;
  assign shiftedMantB__h458931 =
	     { 1'b0, rg_C[22:0], 24'b0 } >> expDiff__h458930 ;
  assign spliced_bits__h106460 =
	     IF_IF_rg_A_63_BIT_15_577_XOR_rg_B_20_BIT_15_57_ETC___d1947[47] ?
	       spliced_bits__h473716 :
	       expA__h106418 ;
  assign spliced_bits__h22063 = rg_B[7] ? p__h22157 : rg_B[7:0] ;
  assign spliced_bits__h451839 =
	     { x__h458633 ^ y__h458634,
	       x__h458359 ^ y__h458360,
	       rg_A_63_BIT_12_455_XOR_rg_B_20_BIT_12_456_485__ETC___d1540 } ;
  assign spliced_bits__h451866 =
	     { x__h458633,
	       x__h458359,
	       x__h458085,
	       x__h457811,
	       x__h457537,
	       x__h457262,
	       x__h456990,
	       IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q10[0] } ;
  assign spliced_bits__h473716 =
	     { IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949[7] ^
	       y__h475774,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949[6] ^
	       y__h475497,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949[5] ^
	       y__h475220,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949[4] ^
	       y__h474943,
	       IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1977 } ;
  assign spliced_bits__h71502 = rg_A[7] ? p__h71596 : rg_A[7:0] ;
  assign x__h100016 =
	     ~IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d856 ;
  assign x__h100294 =
	     ~IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d859 ;
  assign x__h100572 =
	     ~IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d862 ;
  assign x__h100850 =
	     ~IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d865 ;
  assign x__h101128 =
	     ~IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d868 ;
  assign x__h101406 =
	     ~IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d871 ;
  assign x__h101684 =
	     ~IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d874 ;
  assign x__h101962 =
	     ~IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d877 ;
  assign x__h102240 =
	     ~IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d880 ;
  assign x__h102518 =
	     ~IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d883 ;
  assign x__h102796 =
	     ~IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d886 ;
  assign x__h103074 =
	     ~IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d889 ;
  assign x__h103352 =
	     ~IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d892 ;
  assign x__h103630 =
	     ~IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d895 ;
  assign x__h103908 =
	     ~IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d898 ;
  assign x__h104186 =
	     ~IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d901 ;
  assign x__h104464 =
	     ~IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d904 ;
  assign x__h104742 =
	     ~IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d907 ;
  assign x__h105020 =
	     ~IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d910 ;
  assign x__h105298 =
	     ~IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d913 ;
  assign x__h105576 =
	     ~IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d916 ;
  assign x__h105854 =
	     ~IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d824 ;
  assign x__h1243 =
	     spliced_bits__h22063[7] ?
	       mult_result__h3818 :
	       IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638 ;
  assign x__h34373 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[2] ^
	     spliced_bits__h71502[1] ;
  assign x__h34647 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[3] ^
	     spliced_bits__h71502[2] ;
  assign x__h34744 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[2] &
	     spliced_bits__h71502[1] ;
  assign x__h34925 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[4] ^
	     spliced_bits__h71502[3] ;
  assign x__h35022 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[3] &
	     spliced_bits__h71502[2] ;
  assign x__h35202 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[5] ^
	     spliced_bits__h71502[4] ;
  assign x__h35299 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[4] &
	     spliced_bits__h71502[3] ;
  assign x__h35479 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[6] ^
	     spliced_bits__h71502[5] ;
  assign x__h35576 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[5] &
	     spliced_bits__h71502[4] ;
  assign x__h35756 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[7] ^
	     spliced_bits__h71502[6] ;
  assign x__h35853 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[6] &
	     spliced_bits__h71502[5] ;
  assign x__h36033 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[8] ^
	     spliced_bits__h71502[7] ;
  assign x__h36130 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[7] &
	     spliced_bits__h71502[6] ;
  assign x__h36407 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[8] &
	     spliced_bits__h71502[7] ;
  assign x__h369788 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[33] ^
	     rg_A[0] ;
  assign x__h370065 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[34] ^
	     rg_A[1] ;
  assign x__h370342 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[35] ^
	     rg_A[2] ;
  assign x__h370439 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[34] &
	     rg_A[1] ;
  assign x__h370619 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[36] ^
	     rg_A[3] ;
  assign x__h370716 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[35] &
	     rg_A[2] ;
  assign x__h370896 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[37] ^
	     rg_A[4] ;
  assign x__h370993 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[36] &
	     rg_A[3] ;
  assign x__h371173 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[38] ^
	     rg_A[5] ;
  assign x__h371270 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[37] &
	     rg_A[4] ;
  assign x__h371450 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[39] ^
	     rg_A[6] ;
  assign x__h371547 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[38] &
	     rg_A[5] ;
  assign x__h371727 =
	     ~IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[40] ;
  assign x__h371824 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[39] &
	     rg_A[6] ;
  assign x__h383061 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[34] ^
	     rg_A[0] ;
  assign x__h383338 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[35] ^
	     rg_A[1] ;
  assign x__h383615 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[36] ^
	     rg_A[2] ;
  assign x__h383712 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[35] &
	     rg_A[1] ;
  assign x__h383892 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[37] ^
	     rg_A[3] ;
  assign x__h383989 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[36] &
	     rg_A[2] ;
  assign x__h384169 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[38] ^
	     rg_A[4] ;
  assign x__h384266 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[37] &
	     rg_A[3] ;
  assign x__h384446 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[39] ^
	     rg_A[5] ;
  assign x__h384543 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[38] &
	     rg_A[4] ;
  assign x__h384723 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[40] ^
	     rg_A[6] ;
  assign x__h384820 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[39] &
	     rg_A[5] ;
  assign x__h385000 =
	     ~IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[41] ;
  assign x__h385097 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[40] &
	     rg_A[6] ;
  assign x__h396329 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[35] ^
	     rg_A[0] ;
  assign x__h396606 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[36] ^
	     rg_A[1] ;
  assign x__h396883 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[37] ^
	     rg_A[2] ;
  assign x__h396980 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[36] &
	     rg_A[1] ;
  assign x__h397160 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[38] ^
	     rg_A[3] ;
  assign x__h397257 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[37] &
	     rg_A[2] ;
  assign x__h397437 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[39] ^
	     rg_A[4] ;
  assign x__h397534 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[38] &
	     rg_A[3] ;
  assign x__h397714 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[40] ^
	     rg_A[5] ;
  assign x__h397811 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[39] &
	     rg_A[4] ;
  assign x__h397991 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[41] ^
	     rg_A[6] ;
  assign x__h398088 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[40] &
	     rg_A[5] ;
  assign x__h398268 =
	     ~IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[42] ;
  assign x__h398365 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[41] &
	     rg_A[6] ;
  assign x__h409592 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[36] ^
	     rg_A[0] ;
  assign x__h409869 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[37] ^
	     rg_A[1] ;
  assign x__h410146 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[38] ^
	     rg_A[2] ;
  assign x__h410243 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[37] &
	     rg_A[1] ;
  assign x__h410423 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[39] ^
	     rg_A[3] ;
  assign x__h410520 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[38] &
	     rg_A[2] ;
  assign x__h410700 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[40] ^
	     rg_A[4] ;
  assign x__h410797 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[39] &
	     rg_A[3] ;
  assign x__h410977 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[41] ^
	     rg_A[5] ;
  assign x__h411074 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[40] &
	     rg_A[4] ;
  assign x__h411254 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[42] ^
	     rg_A[6] ;
  assign x__h411351 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[41] &
	     rg_A[5] ;
  assign x__h411531 =
	     ~IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[43] ;
  assign x__h411628 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[42] &
	     rg_A[6] ;
  assign x__h41309 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[3] ^
	     spliced_bits__h71502[1] ;
  assign x__h41583 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[4] ^
	     spliced_bits__h71502[2] ;
  assign x__h41680 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[3] &
	     spliced_bits__h71502[1] ;
  assign x__h41861 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[5] ^
	     spliced_bits__h71502[3] ;
  assign x__h41958 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[4] &
	     spliced_bits__h71502[2] ;
  assign x__h42138 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[6] ^
	     spliced_bits__h71502[4] ;
  assign x__h42235 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[5] &
	     spliced_bits__h71502[3] ;
  assign x__h422850 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[37] ^
	     rg_A[0] ;
  assign x__h423127 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[38] ^
	     rg_A[1] ;
  assign x__h423404 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[39] ^
	     rg_A[2] ;
  assign x__h423501 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[38] &
	     rg_A[1] ;
  assign x__h423681 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[40] ^
	     rg_A[3] ;
  assign x__h423778 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[39] &
	     rg_A[2] ;
  assign x__h423958 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[41] ^
	     rg_A[4] ;
  assign x__h424055 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[40] &
	     rg_A[3] ;
  assign x__h42415 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[7] ^
	     spliced_bits__h71502[5] ;
  assign x__h424235 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[42] ^
	     rg_A[5] ;
  assign x__h424332 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[41] &
	     rg_A[4] ;
  assign x__h424512 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[43] ^
	     rg_A[6] ;
  assign x__h424609 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[42] &
	     rg_A[5] ;
  assign x__h424789 =
	     ~IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[44] ;
  assign x__h424886 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[43] &
	     rg_A[6] ;
  assign x__h42512 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[6] &
	     spliced_bits__h71502[4] ;
  assign x__h42692 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[8] ^
	     spliced_bits__h71502[6] ;
  assign x__h42789 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[7] &
	     spliced_bits__h71502[5] ;
  assign x__h42969 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[9] ^
	     spliced_bits__h71502[7] ;
  assign x__h43066 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[8] &
	     spliced_bits__h71502[6] ;
  assign x__h43343 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[9] &
	     spliced_bits__h71502[7] ;
  assign x__h436103 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[38] ^
	     rg_A[0] ;
  assign x__h436380 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[39] ^
	     rg_A[1] ;
  assign x__h436657 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[40] ^
	     rg_A[2] ;
  assign x__h436754 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[39] &
	     rg_A[1] ;
  assign x__h436934 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[41] ^
	     rg_A[3] ;
  assign x__h437031 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[40] &
	     rg_A[2] ;
  assign x__h437211 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[42] ^
	     rg_A[4] ;
  assign x__h437308 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[41] &
	     rg_A[3] ;
  assign x__h437488 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[43] ^
	     rg_A[5] ;
  assign x__h437585 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[42] &
	     rg_A[4] ;
  assign x__h437765 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[44] ^
	     rg_A[6] ;
  assign x__h437862 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[43] &
	     rg_A[5] ;
  assign x__h438042 =
	     ~IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[45] ;
  assign x__h438139 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[44] &
	     rg_A[6] ;
  assign x__h449351 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[39] ^
	     rg_A[0] ;
  assign x__h449628 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[40] ^
	     rg_A[1] ;
  assign x__h449905 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[41] ^
	     rg_A[2] ;
  assign x__h450002 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[40] &
	     rg_A[1] ;
  assign x__h450182 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[42] ^
	     rg_A[3] ;
  assign x__h450279 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[41] &
	     rg_A[2] ;
  assign x__h450459 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[43] ^
	     rg_A[4] ;
  assign x__h450556 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[42] &
	     rg_A[3] ;
  assign x__h450736 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[44] ^
	     rg_A[5] ;
  assign x__h450833 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[43] &
	     rg_A[4] ;
  assign x__h451013 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[45] ^
	     rg_A[6] ;
  assign x__h451110 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[44] &
	     rg_A[5] ;
  assign x__h451290 =
	     ~IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[46] ;
  assign x__h451387 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[45] &
	     rg_A[6] ;
  assign x__h452402 = rg_A[8] ^ rg_B[8] ;
  assign x__h452673 = rg_A[9] ^ rg_B[9] ;
  assign x__h452769 = rg_A[8] & rg_B[8] ;
  assign x__h452948 = rg_A[10] ^ rg_B[10] ;
  assign x__h453044 = rg_A[9] & rg_B[9] ;
  assign x__h453222 = rg_A[11] ^ rg_B[11] ;
  assign x__h453318 = rg_A[10] & rg_B[10] ;
  assign x__h453496 = rg_A[12] ^ rg_B[12] ;
  assign x__h453592 = rg_A[11] & rg_B[11] ;
  assign x__h453770 = rg_A[13] ^ rg_B[13] ;
  assign x__h453866 = rg_A[12] & rg_B[12] ;
  assign x__h454044 = rg_A[14] ^ rg_B[14] ;
  assign x__h454140 = rg_A[13] & rg_B[13] ;
  assign x__h454695 =
	     x__h452402 ^ IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q7[1] ;
  assign x__h454967 = x__h452673 ^ y__h452674 ;
  assign x__h455242 = x__h452948 ^ y__h452949 ;
  assign x__h455516 = x__h453222 ^ y__h453223 ;
  assign x__h455790 = x__h453496 ^ y__h453497 ;
  assign x__h456064 = x__h453770 ^ y__h453771 ;
  assign x__h456338 = ~(x__h454044 ^ y__h454045) ;
  assign x__h456990 =
	     x__h454695 ^
	     IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q9[1] ;
  assign x__h457262 = x__h454967 ^ y__h454968 ;
  assign x__h457537 = x__h455242 ^ y__h455243 ;
  assign x__h457811 = x__h455516 ^ y__h455517 ;
  assign x__h458085 = x__h455790 ^ y__h455791 ;
  assign x__h458359 = x__h456064 ^ y__h456065 ;
  assign x__h458633 = x__h456338 ^ y__h456339 ;
  assign x__h460541 = shiftedMantA__h106423[1] ^ shiftedMantB__h106424[1] ;
  assign x__h460818 = shiftedMantA__h106423[2] ^ shiftedMantB__h106424[2] ;
  assign x__h460916 = shiftedMantA__h106423[1] & shiftedMantB__h106424[1] ;
  assign x__h461099 = shiftedMantA__h106423[3] ^ shiftedMantB__h106424[3] ;
  assign x__h461197 = shiftedMantA__h106423[2] & shiftedMantB__h106424[2] ;
  assign x__h461379 = shiftedMantA__h106423[4] ^ shiftedMantB__h106424[4] ;
  assign x__h461477 = shiftedMantA__h106423[3] & shiftedMantB__h106424[3] ;
  assign x__h461659 = shiftedMantA__h106423[5] ^ shiftedMantB__h106424[5] ;
  assign x__h461757 = shiftedMantA__h106423[4] & shiftedMantB__h106424[4] ;
  assign x__h461939 = shiftedMantA__h106423[6] ^ shiftedMantB__h106424[6] ;
  assign x__h462037 = shiftedMantA__h106423[5] & shiftedMantB__h106424[5] ;
  assign x__h462219 = shiftedMantA__h106423[7] ^ shiftedMantB__h106424[7] ;
  assign x__h462317 = shiftedMantA__h106423[6] & shiftedMantB__h106424[6] ;
  assign x__h462499 = shiftedMantA__h106423[8] ^ shiftedMantB__h106424[8] ;
  assign x__h462597 = shiftedMantA__h106423[7] & shiftedMantB__h106424[7] ;
  assign x__h462779 = shiftedMantA__h106423[9] ^ shiftedMantB__h106424[9] ;
  assign x__h462877 = shiftedMantA__h106423[8] & shiftedMantB__h106424[8] ;
  assign x__h463059 = shiftedMantA__h106423[10] ^ shiftedMantB__h106424[10] ;
  assign x__h463157 = shiftedMantA__h106423[9] & shiftedMantB__h106424[9] ;
  assign x__h463339 = shiftedMantA__h106423[11] ^ shiftedMantB__h106424[11] ;
  assign x__h463437 = shiftedMantA__h106423[10] & shiftedMantB__h106424[10] ;
  assign x__h463619 = shiftedMantA__h106423[12] ^ shiftedMantB__h106424[12] ;
  assign x__h463717 = shiftedMantA__h106423[11] & shiftedMantB__h106424[11] ;
  assign x__h463899 = shiftedMantA__h106423[13] ^ shiftedMantB__h106424[13] ;
  assign x__h463997 = shiftedMantA__h106423[12] & shiftedMantB__h106424[12] ;
  assign x__h464179 = shiftedMantA__h106423[14] ^ shiftedMantB__h106424[14] ;
  assign x__h464277 = shiftedMantA__h106423[13] & shiftedMantB__h106424[13] ;
  assign x__h464459 = shiftedMantA__h106423[15] ^ shiftedMantB__h106424[15] ;
  assign x__h464557 = shiftedMantA__h106423[14] & shiftedMantB__h106424[14] ;
  assign x__h464739 = shiftedMantA__h106423[16] ^ shiftedMantB__h106424[16] ;
  assign x__h464837 = shiftedMantA__h106423[15] & shiftedMantB__h106424[15] ;
  assign x__h465019 = shiftedMantA__h106423[17] ^ shiftedMantB__h106424[17] ;
  assign x__h465117 = shiftedMantA__h106423[16] & shiftedMantB__h106424[16] ;
  assign x__h465299 = shiftedMantA__h106423[18] ^ shiftedMantB__h106424[18] ;
  assign x__h465397 = shiftedMantA__h106423[17] & shiftedMantB__h106424[17] ;
  assign x__h465579 = shiftedMantA__h106423[19] ^ shiftedMantB__h106424[19] ;
  assign x__h465677 = shiftedMantA__h106423[18] & shiftedMantB__h106424[18] ;
  assign x__h465859 = shiftedMantA__h106423[20] ^ shiftedMantB__h106424[20] ;
  assign x__h465957 = shiftedMantA__h106423[19] & shiftedMantB__h106424[19] ;
  assign x__h466139 = shiftedMantA__h106423[21] ^ shiftedMantB__h106424[21] ;
  assign x__h466237 = shiftedMantA__h106423[20] & shiftedMantB__h106424[20] ;
  assign x__h466419 = shiftedMantA__h106423[22] ^ shiftedMantB__h106424[22] ;
  assign x__h466517 = shiftedMantA__h106423[21] & shiftedMantB__h106424[21] ;
  assign x__h466699 = shiftedMantA__h106423[23] ^ shiftedMantB__h106424[23] ;
  assign x__h466797 = shiftedMantA__h106423[22] & shiftedMantB__h106424[22] ;
  assign x__h466979 = shiftedMantA__h106423[24] ^ shiftedMantB__h106424[24] ;
  assign x__h467077 = shiftedMantA__h106423[23] & shiftedMantB__h106424[23] ;
  assign x__h467259 = shiftedMantA__h106423[25] ^ shiftedMantB__h106424[25] ;
  assign x__h467357 = shiftedMantA__h106423[24] & shiftedMantB__h106424[24] ;
  assign x__h467539 = shiftedMantA__h106423[26] ^ shiftedMantB__h106424[26] ;
  assign x__h467637 = shiftedMantA__h106423[25] & shiftedMantB__h106424[25] ;
  assign x__h467819 = shiftedMantA__h106423[27] ^ shiftedMantB__h106424[27] ;
  assign x__h467917 = shiftedMantA__h106423[26] & shiftedMantB__h106424[26] ;
  assign x__h468099 = shiftedMantA__h106423[28] ^ shiftedMantB__h106424[28] ;
  assign x__h468197 = shiftedMantA__h106423[27] & shiftedMantB__h106424[27] ;
  assign x__h468379 = shiftedMantA__h106423[29] ^ shiftedMantB__h106424[29] ;
  assign x__h468477 = shiftedMantA__h106423[28] & shiftedMantB__h106424[28] ;
  assign x__h468659 = shiftedMantA__h106423[30] ^ shiftedMantB__h106424[30] ;
  assign x__h468757 = shiftedMantA__h106423[29] & shiftedMantB__h106424[29] ;
  assign x__h468939 = shiftedMantA__h106423[31] ^ shiftedMantB__h106424[31] ;
  assign x__h469037 = shiftedMantA__h106423[30] & shiftedMantB__h106424[30] ;
  assign x__h469219 = shiftedMantA__h106423[32] ^ shiftedMantB__h106424[32] ;
  assign x__h469317 = shiftedMantA__h106423[31] & shiftedMantB__h106424[31] ;
  assign x__h469499 = shiftedMantA__h106423[33] ^ shiftedMantB__h106424[33] ;
  assign x__h469597 = shiftedMantA__h106423[32] & shiftedMantB__h106424[32] ;
  assign x__h469779 = shiftedMantA__h106423[34] ^ shiftedMantB__h106424[34] ;
  assign x__h469877 = shiftedMantA__h106423[33] & shiftedMantB__h106424[33] ;
  assign x__h470059 = shiftedMantA__h106423[35] ^ shiftedMantB__h106424[35] ;
  assign x__h470157 = shiftedMantA__h106423[34] & shiftedMantB__h106424[34] ;
  assign x__h470339 = shiftedMantA__h106423[36] ^ shiftedMantB__h106424[36] ;
  assign x__h470437 = shiftedMantA__h106423[35] & shiftedMantB__h106424[35] ;
  assign x__h470619 = shiftedMantA__h106423[37] ^ shiftedMantB__h106424[37] ;
  assign x__h470717 = shiftedMantA__h106423[36] & shiftedMantB__h106424[36] ;
  assign x__h470899 = shiftedMantA__h106423[38] ^ shiftedMantB__h106424[38] ;
  assign x__h470997 = shiftedMantA__h106423[37] & shiftedMantB__h106424[37] ;
  assign x__h471179 = shiftedMantA__h106423[39] ^ shiftedMantB__h106424[39] ;
  assign x__h471277 = shiftedMantA__h106423[38] & shiftedMantB__h106424[38] ;
  assign x__h471459 = shiftedMantA__h106423[40] ^ shiftedMantB__h106424[40] ;
  assign x__h471557 = shiftedMantA__h106423[39] & shiftedMantB__h106424[39] ;
  assign x__h471739 = shiftedMantA__h106423[41] ^ shiftedMantB__h106424[41] ;
  assign x__h471837 = shiftedMantA__h106423[40] & shiftedMantB__h106424[40] ;
  assign x__h472019 = shiftedMantA__h106423[42] ^ shiftedMantB__h106424[42] ;
  assign x__h472117 = shiftedMantA__h106423[41] & shiftedMantB__h106424[41] ;
  assign x__h472299 = shiftedMantA__h106423[43] ^ shiftedMantB__h106424[43] ;
  assign x__h472397 = shiftedMantA__h106423[42] & shiftedMantB__h106424[42] ;
  assign x__h472579 = shiftedMantA__h106423[44] ^ shiftedMantB__h106424[44] ;
  assign x__h472677 = shiftedMantA__h106423[43] & shiftedMantB__h106424[43] ;
  assign x__h472859 = shiftedMantA__h106423[45] ^ shiftedMantB__h106424[45] ;
  assign x__h472957 = shiftedMantA__h106423[44] & shiftedMantB__h106424[44] ;
  assign x__h473139 = shiftedMantA__h106423[46] ^ shiftedMantB__h106424[46] ;
  assign x__h473237 = shiftedMantA__h106423[45] & shiftedMantB__h106424[45] ;
  assign x__h473419 = shiftedMantA__h106423[47] ^ shiftedMantB__h106424[47] ;
  assign x__h473517 = shiftedMantA__h106423[46] & shiftedMantB__h106424[46] ;
  assign x__h48240 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[4] ^
	     spliced_bits__h71502[1] ;
  assign x__h48514 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[5] ^
	     spliced_bits__h71502[2] ;
  assign x__h48611 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[4] &
	     spliced_bits__h71502[1] ;
  assign x__h48792 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[6] ^
	     spliced_bits__h71502[3] ;
  assign x__h48889 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[5] &
	     spliced_bits__h71502[2] ;
  assign x__h49069 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[7] ^
	     spliced_bits__h71502[4] ;
  assign x__h49166 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[6] &
	     spliced_bits__h71502[3] ;
  assign x__h49346 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[8] ^
	     spliced_bits__h71502[5] ;
  assign x__h49443 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[7] &
	     spliced_bits__h71502[4] ;
  assign x__h49623 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[9] ^
	     spliced_bits__h71502[6] ;
  assign x__h49720 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[8] &
	     spliced_bits__h71502[5] ;
  assign x__h49900 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[10] ^
	     spliced_bits__h71502[7] ;
  assign x__h49997 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[9] &
	     spliced_bits__h71502[6] ;
  assign x__h50274 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[10] &
	     spliced_bits__h71502[7] ;
  assign x__h55166 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[5] ^
	     spliced_bits__h71502[1] ;
  assign x__h55440 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[6] ^
	     spliced_bits__h71502[2] ;
  assign x__h55537 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[5] &
	     spliced_bits__h71502[1] ;
  assign x__h55718 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[7] ^
	     spliced_bits__h71502[3] ;
  assign x__h55815 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[6] &
	     spliced_bits__h71502[2] ;
  assign x__h55995 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[8] ^
	     spliced_bits__h71502[4] ;
  assign x__h56092 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[7] &
	     spliced_bits__h71502[3] ;
  assign x__h56272 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[9] ^
	     spliced_bits__h71502[5] ;
  assign x__h56369 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[8] &
	     spliced_bits__h71502[4] ;
  assign x__h56549 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[10] ^
	     spliced_bits__h71502[6] ;
  assign x__h56646 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[9] &
	     spliced_bits__h71502[5] ;
  assign x__h56826 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[11] ^
	     spliced_bits__h71502[7] ;
  assign x__h56923 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[10] &
	     spliced_bits__h71502[6] ;
  assign x__h57200 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[11] &
	     spliced_bits__h71502[7] ;
  assign x__h62087 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[6] ^
	     spliced_bits__h71502[1] ;
  assign x__h62361 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[7] ^
	     spliced_bits__h71502[2] ;
  assign x__h62458 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[6] &
	     spliced_bits__h71502[1] ;
  assign x__h62639 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[8] ^
	     spliced_bits__h71502[3] ;
  assign x__h62736 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[7] &
	     spliced_bits__h71502[2] ;
  assign x__h62916 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[9] ^
	     spliced_bits__h71502[4] ;
  assign x__h63013 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[8] &
	     spliced_bits__h71502[3] ;
  assign x__h63193 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[10] ^
	     spliced_bits__h71502[5] ;
  assign x__h63290 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[9] &
	     spliced_bits__h71502[4] ;
  assign x__h63470 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[11] ^
	     spliced_bits__h71502[6] ;
  assign x__h63567 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[10] &
	     spliced_bits__h71502[5] ;
  assign x__h63747 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[12] ^
	     spliced_bits__h71502[7] ;
  assign x__h63844 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[11] &
	     spliced_bits__h71502[6] ;
  assign x__h64121 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[12] &
	     spliced_bits__h71502[7] ;
  assign x__h69003 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[7] ^
	     spliced_bits__h71502[1] ;
  assign x__h69277 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[8] ^
	     spliced_bits__h71502[2] ;
  assign x__h69374 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[7] &
	     spliced_bits__h71502[1] ;
  assign x__h69555 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[9] ^
	     spliced_bits__h71502[3] ;
  assign x__h69652 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[8] &
	     spliced_bits__h71502[2] ;
  assign x__h69832 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[10] ^
	     spliced_bits__h71502[4] ;
  assign x__h69929 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[9] &
	     spliced_bits__h71502[3] ;
  assign x__h70109 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[11] ^
	     spliced_bits__h71502[5] ;
  assign x__h70206 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[10] &
	     spliced_bits__h71502[4] ;
  assign x__h70386 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[12] ^
	     spliced_bits__h71502[6] ;
  assign x__h70483 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[11] &
	     spliced_bits__h71502[5] ;
  assign x__h70663 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[13] ^
	     spliced_bits__h71502[7] ;
  assign x__h70760 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[12] &
	     spliced_bits__h71502[6] ;
  assign x__h71037 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[13] &
	     spliced_bits__h71502[7] ;
  assign x__h75914 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[8] ^
	     spliced_bits__h71502[1] ;
  assign x__h76188 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[9] ^
	     spliced_bits__h71502[2] ;
  assign x__h76285 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[8] &
	     spliced_bits__h71502[1] ;
  assign x__h76466 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[10] ^
	     spliced_bits__h71502[3] ;
  assign x__h76563 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[9] &
	     spliced_bits__h71502[2] ;
  assign x__h76743 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[11] ^
	     spliced_bits__h71502[4] ;
  assign x__h76840 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[10] &
	     spliced_bits__h71502[3] ;
  assign x__h77020 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[12] ^
	     spliced_bits__h71502[5] ;
  assign x__h77117 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[11] &
	     spliced_bits__h71502[4] ;
  assign x__h77297 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[13] ^
	     spliced_bits__h71502[6] ;
  assign x__h77394 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[12] &
	     spliced_bits__h71502[5] ;
  assign x__h77574 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[14] ^
	     spliced_bits__h71502[7] ;
  assign x__h77671 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[13] &
	     spliced_bits__h71502[6] ;
  assign x__h77948 =
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d638[14] &
	     spliced_bits__h71502[7] ;
  assign x__h88059 =
	     x__h1243[1] ^
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[1] ;
  assign x__h88333 =
	     x__h1243[2] ^
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[2] ;
  assign x__h88430 =
	     x__h1243[1] &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[1] ;
  assign x__h88611 =
	     x__h1243[3] ^
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[3] ;
  assign x__h88708 =
	     x__h1243[2] &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[2] ;
  assign x__h88888 =
	     x__h1243[4] ^
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[4] ;
  assign x__h88985 =
	     x__h1243[3] &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[3] ;
  assign x__h89165 =
	     x__h1243[5] ^
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[5] ;
  assign x__h89262 =
	     x__h1243[4] &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[4] ;
  assign x__h89442 =
	     x__h1243[6] ^
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[6] ;
  assign x__h89539 =
	     x__h1243[5] &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[5] ;
  assign x__h89719 =
	     x__h1243[7] ^
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[7] ;
  assign x__h89816 =
	     x__h1243[6] &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[6] ;
  assign x__h89996 =
	     x__h1243[8] ^
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[8] ;
  assign x__h90093 =
	     x__h1243[7] &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[7] ;
  assign x__h90273 =
	     x__h1243[9] ^
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[9] ;
  assign x__h90370 =
	     x__h1243[8] &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[8] ;
  assign x__h90550 =
	     x__h1243[10] ^
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[10] ;
  assign x__h90647 =
	     x__h1243[9] &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[9] ;
  assign x__h90827 =
	     x__h1243[11] ^
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[11] ;
  assign x__h90924 =
	     x__h1243[10] &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[10] ;
  assign x__h91104 =
	     x__h1243[12] ^
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[12] ;
  assign x__h91201 =
	     x__h1243[11] &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[11] ;
  assign x__h91381 =
	     x__h1243[13] ^
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[13] ;
  assign x__h91478 =
	     x__h1243[12] &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[12] ;
  assign x__h91658 =
	     x__h1243[14] ^
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[14] ;
  assign x__h91755 =
	     x__h1243[13] &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[13] ;
  assign x__h91935 =
	     x__h1243[15] ^
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[15] ;
  assign x__h92032 =
	     x__h1243[14] &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[14] ;
  assign x__h92309 =
	     x__h1243[15] &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[15] ;
  assign x__h97793 =
	     ~IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d832 ;
  assign x__h98069 =
	     ~IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d835 ;
  assign x__h98348 =
	     ~IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d838 ;
  assign x__h98626 =
	     ~IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d841 ;
  assign x__h98904 =
	     ~IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d844 ;
  assign x__h99182 =
	     ~IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d847 ;
  assign x__h99460 =
	     ~IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d850 ;
  assign x__h99738 =
	     ~IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d853 ;
  assign y__h100017 = y__h99739 & x__h99738 ;
  assign y__h100295 = y__h100017 & x__h100016 ;
  assign y__h100573 = y__h100295 & x__h100294 ;
  assign y__h100851 = y__h100573 & x__h100572 ;
  assign y__h101129 = y__h100851 & x__h100850 ;
  assign y__h101407 = y__h101129 & x__h101128 ;
  assign y__h101685 = y__h101407 & x__h101406 ;
  assign y__h101963 = y__h101685 & x__h101684 ;
  assign y__h102241 = y__h101963 & x__h101962 ;
  assign y__h102519 = y__h102241 & x__h102240 ;
  assign y__h102797 = y__h102519 & x__h102518 ;
  assign y__h103075 = y__h102797 & x__h102796 ;
  assign y__h103353 = y__h103075 & x__h103074 ;
  assign y__h103631 = y__h103353 & x__h103352 ;
  assign y__h103909 = y__h103631 & x__h103630 ;
  assign y__h104187 = y__h103909 & x__h103908 ;
  assign y__h104465 = y__h104187 & x__h104186 ;
  assign y__h104743 = y__h104465 & x__h104464 ;
  assign y__h105021 = y__h104743 & x__h104742 ;
  assign y__h105299 = y__h105021 & x__h105020 ;
  assign y__h105577 = y__h105299 & x__h105298 ;
  assign y__h105855 = y__h105577 & x__h105576 ;
  assign y__h22833 =
	     IF_INV_rg_B_BITS_7_TO_0_BIT_0_THEN_2_ELSE_0__q2[1] &
	     INV_rg_B_BITS_7_TO_0__q1[1] ;
  assign y__h23115 = y__h22833 & INV_rg_B_BITS_7_TO_0__q1[2] ;
  assign y__h23396 = y__h23115 & INV_rg_B_BITS_7_TO_0__q1[3] ;
  assign y__h23677 = y__h23396 & INV_rg_B_BITS_7_TO_0__q1[4] ;
  assign y__h23958 = y__h23677 & INV_rg_B_BITS_7_TO_0__q1[5] ;
  assign y__h24239 = y__h23958 & INV_rg_B_BITS_7_TO_0__q1[6] ;
  assign y__h34648 = x__h34744 | y__h34745 ;
  assign y__h34745 =
	     IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q16[2] &
	     x__h34373 ;
  assign y__h34926 = x__h35022 | y__h35023 ;
  assign y__h35023 = y__h34648 & x__h34647 ;
  assign y__h35203 = x__h35299 | y__h35300 ;
  assign y__h35300 = y__h34926 & x__h34925 ;
  assign y__h35480 = x__h35576 | y__h35577 ;
  assign y__h35577 = y__h35203 & x__h35202 ;
  assign y__h35757 = x__h35853 | y__h35854 ;
  assign y__h35854 = y__h35480 & x__h35479 ;
  assign y__h36034 = x__h36130 | y__h36131 ;
  assign y__h36131 = y__h35757 & x__h35756 ;
  assign y__h36311 = x__h36407 | y__h36408 ;
  assign y__h36408 = y__h36034 & x__h36033 ;
  assign y__h36588 =
	     y__h36311 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[9] ;
  assign y__h36865 =
	     y__h36588 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[10] ;
  assign y__h370066 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[33] &
	     rg_A[0] ;
  assign y__h370343 = x__h370439 | y__h370440 ;
  assign y__h370440 = y__h370066 & x__h370065 ;
  assign y__h370620 = x__h370716 | y__h370717 ;
  assign y__h370717 = y__h370343 & x__h370342 ;
  assign y__h370897 = x__h370993 | y__h370994 ;
  assign y__h370994 = y__h370620 & x__h370619 ;
  assign y__h371174 = x__h371270 | y__h371271 ;
  assign y__h371271 = y__h370897 & x__h370896 ;
  assign y__h37142 =
	     y__h36865 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[11] ;
  assign y__h371451 = x__h371547 | y__h371548 ;
  assign y__h371548 = y__h371174 & x__h371173 ;
  assign y__h371728 = x__h371824 | y__h371825 ;
  assign y__h371825 = y__h371451 & x__h371450 ;
  assign y__h372005 =
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[40] |
	     y__h372102 ;
  assign y__h372102 = y__h371728 & x__h371727 ;
  assign y__h372282 =
	     y__h372005 &
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[41] ;
  assign y__h372559 =
	     y__h372282 &
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[42] ;
  assign y__h372836 =
	     y__h372559 &
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[43] ;
  assign y__h373113 =
	     y__h372836 &
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[44] ;
  assign y__h373390 =
	     y__h373113 &
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[45] ;
  assign y__h373667 =
	     y__h373390 &
	     IF_rg_B_20_BIT_0_89_THEN_1_CONCAT_rg_A_63_BITS_ETC___d992[46] ;
  assign y__h37419 =
	     y__h37142 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[12] ;
  assign y__h37696 =
	     y__h37419 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[13] ;
  assign y__h37973 =
	     y__h37696 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d203[14] ;
  assign y__h383339 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[34] &
	     rg_A[0] ;
  assign y__h383616 = x__h383712 | y__h383713 ;
  assign y__h383713 = y__h383339 & x__h383338 ;
  assign y__h383893 = x__h383989 | y__h383990 ;
  assign y__h383990 = y__h383616 & x__h383615 ;
  assign y__h384170 = x__h384266 | y__h384267 ;
  assign y__h384267 = y__h383893 & x__h383892 ;
  assign y__h384447 = x__h384543 | y__h384544 ;
  assign y__h384544 = y__h384170 & x__h384169 ;
  assign y__h384724 = x__h384820 | y__h384821 ;
  assign y__h384821 = y__h384447 & x__h384446 ;
  assign y__h385001 = x__h385097 | y__h385098 ;
  assign y__h385098 = y__h384724 & x__h384723 ;
  assign y__h385278 =
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[41] |
	     y__h385375 ;
  assign y__h385375 = y__h385001 & x__h385000 ;
  assign y__h385555 =
	     y__h385278 &
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[42] ;
  assign y__h385832 =
	     y__h385555 &
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[43] ;
  assign y__h386109 =
	     y__h385832 &
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[44] ;
  assign y__h386386 =
	     y__h386109 &
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[45] ;
  assign y__h386663 =
	     y__h386386 &
	     IF_rg_B_20_BIT_1_88_THEN_IF_rg_B_20_BIT_0_89_T_ETC___d1076[46] ;
  assign y__h396607 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[35] &
	     rg_A[0] ;
  assign y__h396884 = x__h396980 | y__h396981 ;
  assign y__h396981 = y__h396607 & x__h396606 ;
  assign y__h397161 = x__h397257 | y__h397258 ;
  assign y__h397258 = y__h396884 & x__h396883 ;
  assign y__h397438 = x__h397534 | y__h397535 ;
  assign y__h397535 = y__h397161 & x__h397160 ;
  assign y__h397715 = x__h397811 | y__h397812 ;
  assign y__h397812 = y__h397438 & x__h397437 ;
  assign y__h397992 = x__h398088 | y__h398089 ;
  assign y__h398089 = y__h397715 & x__h397714 ;
  assign y__h398269 = x__h398365 | y__h398366 ;
  assign y__h398366 = y__h397992 & x__h397991 ;
  assign y__h398546 =
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[42] |
	     y__h398643 ;
  assign y__h398643 = y__h398269 & x__h398268 ;
  assign y__h398823 =
	     y__h398546 &
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[43] ;
  assign y__h399100 =
	     y__h398823 &
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[44] ;
  assign y__h399377 =
	     y__h399100 &
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[45] ;
  assign y__h399654 =
	     y__h399377 &
	     IF_rg_B_20_BIT_2_87_THEN_IF_rg_B_20_BIT_1_88_T_ETC___d1150[46] ;
  assign y__h409870 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[36] &
	     rg_A[0] ;
  assign y__h410147 = x__h410243 | y__h410244 ;
  assign y__h410244 = y__h409870 & x__h409869 ;
  assign y__h410424 = x__h410520 | y__h410521 ;
  assign y__h410521 = y__h410147 & x__h410146 ;
  assign y__h410701 = x__h410797 | y__h410798 ;
  assign y__h410798 = y__h410424 & x__h410423 ;
  assign y__h410978 = x__h411074 | y__h411075 ;
  assign y__h411075 = y__h410701 & x__h410700 ;
  assign y__h411255 = x__h411351 | y__h411352 ;
  assign y__h411352 = y__h410978 & x__h410977 ;
  assign y__h411532 = x__h411628 | y__h411629 ;
  assign y__h411629 = y__h411255 & x__h411254 ;
  assign y__h411809 =
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[43] |
	     y__h411906 ;
  assign y__h411906 = y__h411532 & x__h411531 ;
  assign y__h412086 =
	     y__h411809 &
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[44] ;
  assign y__h412363 =
	     y__h412086 &
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[45] ;
  assign y__h412640 =
	     y__h412363 &
	     IF_rg_B_20_BIT_3_86_THEN_IF_rg_B_20_BIT_2_87_T_ETC___d1220[46] ;
  assign y__h41584 = x__h41680 | y__h41681 ;
  assign y__h41681 =
	     IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q18[3] &
	     x__h41309 ;
  assign y__h41862 = x__h41958 | y__h41959 ;
  assign y__h41959 = y__h41584 & x__h41583 ;
  assign y__h42139 = x__h42235 | y__h42236 ;
  assign y__h42236 = y__h41862 & x__h41861 ;
  assign y__h423128 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[37] &
	     rg_A[0] ;
  assign y__h423405 = x__h423501 | y__h423502 ;
  assign y__h423502 = y__h423128 & x__h423127 ;
  assign y__h423682 = x__h423778 | y__h423779 ;
  assign y__h423779 = y__h423405 & x__h423404 ;
  assign y__h423959 = x__h424055 | y__h424056 ;
  assign y__h424056 = y__h423682 & x__h423681 ;
  assign y__h42416 = x__h42512 | y__h42513 ;
  assign y__h424236 = x__h424332 | y__h424333 ;
  assign y__h424333 = y__h423959 & x__h423958 ;
  assign y__h424513 = x__h424609 | y__h424610 ;
  assign y__h424610 = y__h424236 & x__h424235 ;
  assign y__h424790 = x__h424886 | y__h424887 ;
  assign y__h424887 = y__h424513 & x__h424512 ;
  assign y__h425067 =
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[44] |
	     y__h425164 ;
  assign y__h42513 = y__h42139 & x__h42138 ;
  assign y__h425164 = y__h424790 & x__h424789 ;
  assign y__h425344 =
	     y__h425067 &
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[45] ;
  assign y__h425621 =
	     y__h425344 &
	     IF_rg_B_20_BIT_4_85_THEN_IF_rg_B_20_BIT_3_86_T_ETC___d1287[46] ;
  assign y__h42693 = x__h42789 | y__h42790 ;
  assign y__h42790 = y__h42416 & x__h42415 ;
  assign y__h42970 = x__h43066 | y__h43067 ;
  assign y__h43067 = y__h42693 & x__h42692 ;
  assign y__h43247 = x__h43343 | y__h43344 ;
  assign y__h43344 = y__h42970 & x__h42969 ;
  assign y__h43524 =
	     y__h43247 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[10] ;
  assign y__h436381 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[38] &
	     rg_A[0] ;
  assign y__h436658 = x__h436754 | y__h436755 ;
  assign y__h436755 = y__h436381 & x__h436380 ;
  assign y__h436935 = x__h437031 | y__h437032 ;
  assign y__h437032 = y__h436658 & x__h436657 ;
  assign y__h437212 = x__h437308 | y__h437309 ;
  assign y__h437309 = y__h436935 & x__h436934 ;
  assign y__h437489 = x__h437585 | y__h437586 ;
  assign y__h437586 = y__h437212 & x__h437211 ;
  assign y__h437766 = x__h437862 | y__h437863 ;
  assign y__h437863 = y__h437489 & x__h437488 ;
  assign y__h43801 =
	     y__h43524 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[11] ;
  assign y__h438043 = x__h438139 | y__h438140 ;
  assign y__h438140 = y__h437766 & x__h437765 ;
  assign y__h438320 =
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[45] |
	     y__h438417 ;
  assign y__h438417 = y__h438043 & x__h438042 ;
  assign y__h438597 =
	     y__h438320 &
	     IF_rg_B_20_BIT_5_84_THEN_IF_rg_B_20_BIT_4_85_T_ETC___d1350[46] ;
  assign y__h44078 =
	     y__h43801 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[12] ;
  assign y__h44355 =
	     y__h44078 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[13] ;
  assign y__h44632 =
	     y__h44355 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d289[14] ;
  assign y__h449629 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[39] &
	     rg_A[0] ;
  assign y__h449906 = x__h450002 | y__h450003 ;
  assign y__h450003 = y__h449629 & x__h449628 ;
  assign y__h450183 = x__h450279 | y__h450280 ;
  assign y__h450280 = y__h449906 & x__h449905 ;
  assign y__h450460 = x__h450556 | y__h450557 ;
  assign y__h450557 = y__h450183 & x__h450182 ;
  assign y__h450737 = x__h450833 | y__h450834 ;
  assign y__h450834 = y__h450460 & x__h450459 ;
  assign y__h451014 = x__h451110 | y__h451111 ;
  assign y__h451111 = y__h450737 & x__h450736 ;
  assign y__h451291 = x__h451387 | y__h451388 ;
  assign y__h451388 = y__h451014 & x__h451013 ;
  assign y__h451568 =
	     IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT_5_84_T_ETC___d1410[46] |
	     y__h451665 ;
  assign y__h451665 = y__h451291 & x__h451290 ;
  assign y__h452674 = x__h452769 | y__h452770 ;
  assign y__h452770 =
	     IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q7[1] & x__h452402 ;
  assign y__h452949 = x__h453044 | y__h453045 ;
  assign y__h453045 = y__h452674 & x__h452673 ;
  assign y__h453223 = x__h453318 | y__h453319 ;
  assign y__h453319 = y__h452949 & x__h452948 ;
  assign y__h453497 = x__h453592 | y__h453593 ;
  assign y__h453593 = y__h453223 & x__h453222 ;
  assign y__h453771 = x__h453866 | y__h453867 ;
  assign y__h453867 = y__h453497 & x__h453496 ;
  assign y__h454045 = x__h454140 | y__h454141 ;
  assign y__h454141 = y__h453771 & x__h453770 ;
  assign y__h454968 =
	     IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q9[1] &
	     x__h454695 ;
  assign y__h455243 = y__h454968 & x__h454967 ;
  assign y__h455517 = y__h455243 & x__h455242 ;
  assign y__h455791 = y__h455517 & x__h455516 ;
  assign y__h456065 = y__h455791 & x__h455790 ;
  assign y__h456339 = y__h456065 & x__h456064 ;
  assign y__h457263 =
	     IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q11[1] &
	     x__h456990 ;
  assign y__h457538 = y__h457263 & x__h457262 ;
  assign y__h457812 = y__h457538 & x__h457537 ;
  assign y__h458086 = y__h457812 & x__h457811 ;
  assign y__h458360 = y__h458086 & x__h458085 ;
  assign y__h458634 = y__h458360 & x__h458359 ;
  assign y__h460819 = x__h460916 | y__h460917 ;
  assign y__h460917 =
	     IF_shiftedMantA06423_BIT_0_AND_shiftedMantB064_ETC__q41[1] &
	     x__h460541 ;
  assign y__h461100 = x__h461197 | y__h461198 ;
  assign y__h461198 = y__h460819 & x__h460818 ;
  assign y__h461380 = x__h461477 | y__h461478 ;
  assign y__h461478 = y__h461100 & x__h461099 ;
  assign y__h461660 = x__h461757 | y__h461758 ;
  assign y__h461758 = y__h461380 & x__h461379 ;
  assign y__h461940 = x__h462037 | y__h462038 ;
  assign y__h462038 = y__h461660 & x__h461659 ;
  assign y__h462220 = x__h462317 | y__h462318 ;
  assign y__h462318 = y__h461940 & x__h461939 ;
  assign y__h462500 = x__h462597 | y__h462598 ;
  assign y__h462598 = y__h462220 & x__h462219 ;
  assign y__h462780 = x__h462877 | y__h462878 ;
  assign y__h462878 = y__h462500 & x__h462499 ;
  assign y__h463060 = x__h463157 | y__h463158 ;
  assign y__h463158 = y__h462780 & x__h462779 ;
  assign y__h463340 = x__h463437 | y__h463438 ;
  assign y__h463438 = y__h463060 & x__h463059 ;
  assign y__h463620 = x__h463717 | y__h463718 ;
  assign y__h463718 = y__h463340 & x__h463339 ;
  assign y__h463900 = x__h463997 | y__h463998 ;
  assign y__h463998 = y__h463620 & x__h463619 ;
  assign y__h464180 = x__h464277 | y__h464278 ;
  assign y__h464278 = y__h463900 & x__h463899 ;
  assign y__h464460 = x__h464557 | y__h464558 ;
  assign y__h464558 = y__h464180 & x__h464179 ;
  assign y__h464740 = x__h464837 | y__h464838 ;
  assign y__h464838 = y__h464460 & x__h464459 ;
  assign y__h465020 = x__h465117 | y__h465118 ;
  assign y__h465118 = y__h464740 & x__h464739 ;
  assign y__h465300 = x__h465397 | y__h465398 ;
  assign y__h465398 = y__h465020 & x__h465019 ;
  assign y__h465580 = x__h465677 | y__h465678 ;
  assign y__h465678 = y__h465300 & x__h465299 ;
  assign y__h465860 = x__h465957 | y__h465958 ;
  assign y__h465958 = y__h465580 & x__h465579 ;
  assign y__h466140 = x__h466237 | y__h466238 ;
  assign y__h466238 = y__h465860 & x__h465859 ;
  assign y__h466420 = x__h466517 | y__h466518 ;
  assign y__h466518 = y__h466140 & x__h466139 ;
  assign y__h466700 = x__h466797 | y__h466798 ;
  assign y__h466798 = y__h466420 & x__h466419 ;
  assign y__h466980 = x__h467077 | y__h467078 ;
  assign y__h467078 = y__h466700 & x__h466699 ;
  assign y__h467260 = x__h467357 | y__h467358 ;
  assign y__h467358 = y__h466980 & x__h466979 ;
  assign y__h467540 = x__h467637 | y__h467638 ;
  assign y__h467638 = y__h467260 & x__h467259 ;
  assign y__h467820 = x__h467917 | y__h467918 ;
  assign y__h467918 = y__h467540 & x__h467539 ;
  assign y__h468100 = x__h468197 | y__h468198 ;
  assign y__h468198 = y__h467820 & x__h467819 ;
  assign y__h468380 = x__h468477 | y__h468478 ;
  assign y__h468478 = y__h468100 & x__h468099 ;
  assign y__h468660 = x__h468757 | y__h468758 ;
  assign y__h468758 = y__h468380 & x__h468379 ;
  assign y__h468940 = x__h469037 | y__h469038 ;
  assign y__h469038 = y__h468660 & x__h468659 ;
  assign y__h469220 = x__h469317 | y__h469318 ;
  assign y__h469318 = y__h468940 & x__h468939 ;
  assign y__h469500 = x__h469597 | y__h469598 ;
  assign y__h469598 = y__h469220 & x__h469219 ;
  assign y__h469780 = x__h469877 | y__h469878 ;
  assign y__h469878 = y__h469500 & x__h469499 ;
  assign y__h470060 = x__h470157 | y__h470158 ;
  assign y__h470158 = y__h469780 & x__h469779 ;
  assign y__h470340 = x__h470437 | y__h470438 ;
  assign y__h470438 = y__h470060 & x__h470059 ;
  assign y__h470620 = x__h470717 | y__h470718 ;
  assign y__h470718 = y__h470340 & x__h470339 ;
  assign y__h470900 = x__h470997 | y__h470998 ;
  assign y__h470998 = y__h470620 & x__h470619 ;
  assign y__h471180 = x__h471277 | y__h471278 ;
  assign y__h471278 = y__h470900 & x__h470899 ;
  assign y__h471460 = x__h471557 | y__h471558 ;
  assign y__h471558 = y__h471180 & x__h471179 ;
  assign y__h471740 = x__h471837 | y__h471838 ;
  assign y__h471838 = y__h471460 & x__h471459 ;
  assign y__h472020 = x__h472117 | y__h472118 ;
  assign y__h472118 = y__h471740 & x__h471739 ;
  assign y__h472300 = x__h472397 | y__h472398 ;
  assign y__h472398 = y__h472020 & x__h472019 ;
  assign y__h472580 = x__h472677 | y__h472678 ;
  assign y__h472678 = y__h472300 & x__h472299 ;
  assign y__h472860 = x__h472957 | y__h472958 ;
  assign y__h472958 = y__h472580 & x__h472579 ;
  assign y__h473140 = x__h473237 | y__h473238 ;
  assign y__h473238 = y__h472860 & x__h472859 ;
  assign y__h473420 = x__h473517 | y__h473518 ;
  assign y__h473518 = y__h473140 & x__h473139 ;
  assign y__h474388 =
	     IF_IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_B_ETC__q45[1] &
	     IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949[1] ;
  assign y__h474666 =
	     y__h474388 &
	     IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949[2] ;
  assign y__h474943 =
	     y__h474666 &
	     IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949[3] ;
  assign y__h475220 =
	     y__h474943 &
	     IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949[4] ;
  assign y__h475497 =
	     y__h475220 &
	     IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949[5] ;
  assign y__h475774 =
	     y__h475497 &
	     IF_IF_IF_rg_B_20_BIT_6_83_THEN_IF_rg_B_20_BIT__ETC___d1949[6] ;
  assign y__h48515 = x__h48611 | y__h48612 ;
  assign y__h48612 =
	     IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q20[4] &
	     x__h48240 ;
  assign y__h48793 = x__h48889 | y__h48890 ;
  assign y__h48890 = y__h48515 & x__h48514 ;
  assign y__h49070 = x__h49166 | y__h49167 ;
  assign y__h49167 = y__h48793 & x__h48792 ;
  assign y__h49347 = x__h49443 | y__h49444 ;
  assign y__h49444 = y__h49070 & x__h49069 ;
  assign y__h49624 = x__h49720 | y__h49721 ;
  assign y__h49721 = y__h49347 & x__h49346 ;
  assign y__h49901 = x__h49997 | y__h49998 ;
  assign y__h49998 = y__h49624 & x__h49623 ;
  assign y__h50178 = x__h50274 | y__h50275 ;
  assign y__h50275 = y__h49901 & x__h49900 ;
  assign y__h50455 =
	     y__h50178 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[11] ;
  assign y__h50732 =
	     y__h50455 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[12] ;
  assign y__h51009 =
	     y__h50732 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[13] ;
  assign y__h51286 =
	     y__h51009 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d366[14] ;
  assign y__h55441 = x__h55537 | y__h55538 ;
  assign y__h55538 =
	     IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q22[5] &
	     x__h55166 ;
  assign y__h55719 = x__h55815 | y__h55816 ;
  assign y__h55816 = y__h55441 & x__h55440 ;
  assign y__h55996 = x__h56092 | y__h56093 ;
  assign y__h56093 = y__h55719 & x__h55718 ;
  assign y__h56273 = x__h56369 | y__h56370 ;
  assign y__h56370 = y__h55996 & x__h55995 ;
  assign y__h56550 = x__h56646 | y__h56647 ;
  assign y__h56647 = y__h56273 & x__h56272 ;
  assign y__h56827 = x__h56923 | y__h56924 ;
  assign y__h56924 = y__h56550 & x__h56549 ;
  assign y__h57104 = x__h57200 | y__h57201 ;
  assign y__h57201 = y__h56827 & x__h56826 ;
  assign y__h57381 =
	     y__h57104 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[12] ;
  assign y__h57658 =
	     y__h57381 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[13] ;
  assign y__h57935 =
	     y__h57658 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d439[14] ;
  assign y__h62362 = x__h62458 | y__h62459 ;
  assign y__h62459 =
	     IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q24[6] &
	     x__h62087 ;
  assign y__h62640 = x__h62736 | y__h62737 ;
  assign y__h62737 = y__h62362 & x__h62361 ;
  assign y__h62917 = x__h63013 | y__h63014 ;
  assign y__h63014 = y__h62640 & x__h62639 ;
  assign y__h63194 = x__h63290 | y__h63291 ;
  assign y__h63291 = y__h62917 & x__h62916 ;
  assign y__h63471 = x__h63567 | y__h63568 ;
  assign y__h63568 = y__h63194 & x__h63193 ;
  assign y__h63748 = x__h63844 | y__h63845 ;
  assign y__h63845 = y__h63471 & x__h63470 ;
  assign y__h64025 = x__h64121 | y__h64122 ;
  assign y__h64122 = y__h63748 & x__h63747 ;
  assign y__h64302 =
	     y__h64025 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[13] ;
  assign y__h64579 =
	     y__h64302 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d509[14] ;
  assign y__h69278 = x__h69374 | y__h69375 ;
  assign y__h69375 =
	     IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q26[7] &
	     x__h69003 ;
  assign y__h69556 = x__h69652 | y__h69653 ;
  assign y__h69653 = y__h69278 & x__h69277 ;
  assign y__h69833 = x__h69929 | y__h69930 ;
  assign y__h69930 = y__h69556 & x__h69555 ;
  assign y__h70110 = x__h70206 | y__h70207 ;
  assign y__h70207 = y__h69833 & x__h69832 ;
  assign y__h70387 = x__h70483 | y__h70484 ;
  assign y__h70484 = y__h70110 & x__h70109 ;
  assign y__h70664 = x__h70760 | y__h70761 ;
  assign y__h70761 = y__h70387 & x__h70386 ;
  assign y__h70941 = x__h71037 | y__h71038 ;
  assign y__h71038 = y__h70664 & x__h70663 ;
  assign y__h71218 =
	     y__h70941 &
	     IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BITS_7_ETC___d575[14] ;
  assign y__h72272 =
	     IF_INV_rg_A_BITS_7_TO_0_BIT_0_THEN_2_ELSE_0__q4[1] &
	     INV_rg_A_BITS_7_TO_0__q3[1] ;
  assign y__h72554 = y__h72272 & INV_rg_A_BITS_7_TO_0__q3[2] ;
  assign y__h72835 = y__h72554 & INV_rg_A_BITS_7_TO_0__q3[3] ;
  assign y__h73116 = y__h72835 & INV_rg_A_BITS_7_TO_0__q3[4] ;
  assign y__h73397 = y__h73116 & INV_rg_A_BITS_7_TO_0__q3[5] ;
  assign y__h73678 = y__h73397 & INV_rg_A_BITS_7_TO_0__q3[6] ;
  assign y__h76189 = x__h76285 | y__h76286 ;
  assign y__h76286 =
	     IF_IF_IF_rg_B_20_BIT_7_21_THEN_INV_rg_B_20_BIT_ETC__q28[8] &
	     x__h75914 ;
  assign y__h76467 = x__h76563 | y__h76564 ;
  assign y__h76564 = y__h76189 & x__h76188 ;
  assign y__h76744 = x__h76840 | y__h76841 ;
  assign y__h76841 = y__h76467 & x__h76466 ;
  assign y__h77021 = x__h77117 | y__h77118 ;
  assign y__h77118 = y__h76744 & x__h76743 ;
  assign y__h77298 = x__h77394 | y__h77395 ;
  assign y__h77395 = y__h77021 & x__h77020 ;
  assign y__h77575 = x__h77671 | y__h77672 ;
  assign y__h77672 = y__h77298 & x__h77297 ;
  assign y__h77852 = x__h77948 | y__h77949 ;
  assign y__h77949 = y__h77575 & x__h77574 ;
  assign y__h79584 =
	     IF_INV_rg_C_BIT_0_THEN_2_ELSE_0__q6[1] & INV_rg_C__q5[1] ;
  assign y__h79866 = y__h79584 & INV_rg_C__q5[2] ;
  assign y__h80147 = y__h79866 & INV_rg_C__q5[3] ;
  assign y__h80428 = y__h80147 & INV_rg_C__q5[4] ;
  assign y__h80709 = y__h80428 & INV_rg_C__q5[5] ;
  assign y__h80990 = y__h80709 & INV_rg_C__q5[6] ;
  assign y__h81271 = y__h80990 & INV_rg_C__q5[7] ;
  assign y__h81552 = y__h81271 & INV_rg_C__q5[8] ;
  assign y__h81833 = y__h81552 & INV_rg_C__q5[9] ;
  assign y__h82114 = y__h81833 & INV_rg_C__q5[10] ;
  assign y__h82395 = y__h82114 & INV_rg_C__q5[11] ;
  assign y__h82676 = y__h82395 & INV_rg_C__q5[12] ;
  assign y__h82957 = y__h82676 & INV_rg_C__q5[13] ;
  assign y__h83238 = y__h82957 & INV_rg_C__q5[14] ;
  assign y__h83519 = y__h83238 & INV_rg_C__q5[15] ;
  assign y__h83800 = y__h83519 & INV_rg_C__q5[16] ;
  assign y__h84081 = y__h83800 & INV_rg_C__q5[17] ;
  assign y__h84362 = y__h84081 & INV_rg_C__q5[18] ;
  assign y__h84643 = y__h84362 & INV_rg_C__q5[19] ;
  assign y__h84924 = y__h84643 & INV_rg_C__q5[20] ;
  assign y__h85205 = y__h84924 & INV_rg_C__q5[21] ;
  assign y__h85486 = y__h85205 & INV_rg_C__q5[22] ;
  assign y__h85767 = y__h85486 & INV_rg_C__q5[23] ;
  assign y__h86048 = y__h85767 & INV_rg_C__q5[24] ;
  assign y__h86329 = y__h86048 & INV_rg_C__q5[25] ;
  assign y__h86610 = y__h86329 & INV_rg_C__q5[26] ;
  assign y__h86891 = y__h86610 & INV_rg_C__q5[27] ;
  assign y__h87172 = y__h86891 & INV_rg_C__q5[28] ;
  assign y__h87453 = y__h87172 & INV_rg_C__q5[29] ;
  assign y__h87734 = y__h87453 & INV_rg_C__q5[30] ;
  assign y__h88334 = x__h88430 | y__h88431 ;
  assign y__h88431 =
	     IF_x243_BIT_0_AND_IF_rg_C_BIT_31_THEN_INV_rg_C_ETC__q30[1] &
	     x__h88059 ;
  assign y__h88612 = x__h88708 | y__h88709 ;
  assign y__h88709 = y__h88334 & x__h88333 ;
  assign y__h88889 = x__h88985 | y__h88986 ;
  assign y__h88986 = y__h88612 & x__h88611 ;
  assign y__h89166 = x__h89262 | y__h89263 ;
  assign y__h89263 = y__h88889 & x__h88888 ;
  assign y__h89443 = x__h89539 | y__h89540 ;
  assign y__h89540 = y__h89166 & x__h89165 ;
  assign y__h89720 = x__h89816 | y__h89817 ;
  assign y__h89817 = y__h89443 & x__h89442 ;
  assign y__h89997 = x__h90093 | y__h90094 ;
  assign y__h90094 = y__h89720 & x__h89719 ;
  assign y__h90274 = x__h90370 | y__h90371 ;
  assign y__h90371 = y__h89997 & x__h89996 ;
  assign y__h90551 = x__h90647 | y__h90648 ;
  assign y__h90648 = y__h90274 & x__h90273 ;
  assign y__h90828 = x__h90924 | y__h90925 ;
  assign y__h90925 = y__h90551 & x__h90550 ;
  assign y__h91105 = x__h91201 | y__h91202 ;
  assign y__h91202 = y__h90828 & x__h90827 ;
  assign y__h91382 = x__h91478 | y__h91479 ;
  assign y__h91479 = y__h91105 & x__h91104 ;
  assign y__h91659 = x__h91755 | y__h91756 ;
  assign y__h91756 = y__h91382 & x__h91381 ;
  assign y__h91936 = x__h92032 | y__h92033 ;
  assign y__h92033 = y__h91659 & x__h91658 ;
  assign y__h92213 = x__h92309 | y__h92310 ;
  assign y__h92310 = y__h91936 & x__h91935 ;
  assign y__h92490 =
	     y__h92213 &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[16] ;
  assign y__h92767 =
	     y__h92490 &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[17] ;
  assign y__h93044 =
	     y__h92767 &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[18] ;
  assign y__h93321 =
	     y__h93044 &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[19] ;
  assign y__h93598 =
	     y__h93321 &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[20] ;
  assign y__h93875 =
	     y__h93598 &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[21] ;
  assign y__h94152 =
	     y__h93875 &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[22] ;
  assign y__h94429 =
	     y__h94152 &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[23] ;
  assign y__h94706 =
	     y__h94429 &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[24] ;
  assign y__h94983 =
	     y__h94706 &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[25] ;
  assign y__h95260 =
	     y__h94983 &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[26] ;
  assign y__h95537 =
	     y__h95260 &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[27] ;
  assign y__h95814 =
	     y__h95537 &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[28] ;
  assign y__h96091 =
	     y__h95814 &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[29] ;
  assign y__h96368 =
	     y__h96091 &
	     IF_rg_C_BIT_31_THEN_INV_rg_C_BIT_31_XOR_IF_INV_ETC___d118[30] ;
  assign y__h98070 =
	     IF_INV_IF_x243_BIT_0_XOR_IF_rg_C_BIT_31_THEN_I_ETC__q32[1] &
	     x__h97793 ;
  assign y__h98349 = y__h98070 & x__h98069 ;
  assign y__h98627 = y__h98349 & x__h98348 ;
  assign y__h98905 = y__h98627 & x__h98626 ;
  assign y__h99183 = y__h98905 & x__h98904 ;
  assign y__h99461 = y__h99183 & x__h99182 ;
  assign y__h99739 = y__h99461 & x__h99460 ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        rg_A <= `BSV_ASSIGNMENT_DELAY 16'd0;
	rg_B <= `BSV_ASSIGNMENT_DELAY 16'd0;
	rg_C <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_out_fp <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_out_int <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_select <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (rg_A_EN) rg_A <= `BSV_ASSIGNMENT_DELAY rg_A_D_IN;
	if (rg_B_EN) rg_B <= `BSV_ASSIGNMENT_DELAY rg_B_D_IN;
	if (rg_C_EN) rg_C <= `BSV_ASSIGNMENT_DELAY rg_C_D_IN;
	if (rg_out_fp_EN) rg_out_fp <= `BSV_ASSIGNMENT_DELAY rg_out_fp_D_IN;
	if (rg_out_int_EN)
	  rg_out_int <= `BSV_ASSIGNMENT_DELAY rg_out_int_D_IN;
	if (rg_select_EN) rg_select <= `BSV_ASSIGNMENT_DELAY rg_select_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_A = 16'hAAAA;
    rg_B = 16'hAAAA;
    rg_C = 32'hAAAAAAAA;
    rg_out_fp = 32'hAAAAAAAA;
    rg_out_int = 32'hAAAAAAAA;
    rg_select = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mac

