* Z:\mnt\design.r\spice\examples\1617-1.asc
C2 0 OUT 4.7µ Rser=0.02
D1 N002 0 MBR0530L
R1 N003 0 24.9K
R2 OUT N003 150K
V1 IN 0 3.3
C3 N001 N002 1µ
L1 OUT N002 22µ Rser=0.6
L2 IN N001 22µ Rser=0.6
XU1 N001 0 N003 IN IN LT1617-1
Rload OUT 0 2K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 5m startup
K1 L1 L2 1
.lib LT1617-1.sub
.backanno
.end
