
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_28032:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:84096*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84096*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28033:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:84099*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84099*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28034:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:84102*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84102*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28035:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:84105*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84105*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28036:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:84108*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84108*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28037:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:84111*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84111*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28038:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:84114*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84114*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28039:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:84117*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84117*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28040:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88800000; valaddr_reg:x3; val_offset:84120*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84120*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28041:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88800001; valaddr_reg:x3; val_offset:84123*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84123*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28042:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88800003; valaddr_reg:x3; val_offset:84126*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84126*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28043:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88800007; valaddr_reg:x3; val_offset:84129*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84129*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28044:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x8880000f; valaddr_reg:x3; val_offset:84132*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84132*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28045:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x8880001f; valaddr_reg:x3; val_offset:84135*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84135*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28046:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x8880003f; valaddr_reg:x3; val_offset:84138*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84138*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28047:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x8880007f; valaddr_reg:x3; val_offset:84141*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84141*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28048:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x888000ff; valaddr_reg:x3; val_offset:84144*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84144*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28049:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x888001ff; valaddr_reg:x3; val_offset:84147*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84147*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28050:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x888003ff; valaddr_reg:x3; val_offset:84150*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84150*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28051:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x888007ff; valaddr_reg:x3; val_offset:84153*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84153*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28052:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88800fff; valaddr_reg:x3; val_offset:84156*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84156*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28053:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88801fff; valaddr_reg:x3; val_offset:84159*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84159*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28054:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88803fff; valaddr_reg:x3; val_offset:84162*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84162*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28055:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88807fff; valaddr_reg:x3; val_offset:84165*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84165*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28056:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x8880ffff; valaddr_reg:x3; val_offset:84168*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84168*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28057:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x8881ffff; valaddr_reg:x3; val_offset:84171*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84171*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28058:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x8883ffff; valaddr_reg:x3; val_offset:84174*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84174*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28059:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x8887ffff; valaddr_reg:x3; val_offset:84177*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84177*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28060:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x888fffff; valaddr_reg:x3; val_offset:84180*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84180*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28061:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x889fffff; valaddr_reg:x3; val_offset:84183*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84183*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28062:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88bfffff; valaddr_reg:x3; val_offset:84186*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84186*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28063:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88c00000; valaddr_reg:x3; val_offset:84189*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84189*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28064:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88e00000; valaddr_reg:x3; val_offset:84192*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84192*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28065:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88f00000; valaddr_reg:x3; val_offset:84195*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84195*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28066:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88f80000; valaddr_reg:x3; val_offset:84198*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84198*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28067:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88fc0000; valaddr_reg:x3; val_offset:84201*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84201*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28068:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88fe0000; valaddr_reg:x3; val_offset:84204*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84204*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28069:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88ff0000; valaddr_reg:x3; val_offset:84207*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84207*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28070:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88ff8000; valaddr_reg:x3; val_offset:84210*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84210*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28071:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88ffc000; valaddr_reg:x3; val_offset:84213*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84213*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28072:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88ffe000; valaddr_reg:x3; val_offset:84216*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84216*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28073:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88fff000; valaddr_reg:x3; val_offset:84219*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84219*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28074:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88fff800; valaddr_reg:x3; val_offset:84222*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84222*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28075:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88fffc00; valaddr_reg:x3; val_offset:84225*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84225*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28076:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88fffe00; valaddr_reg:x3; val_offset:84228*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84228*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28077:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88ffff00; valaddr_reg:x3; val_offset:84231*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84231*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28078:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88ffff80; valaddr_reg:x3; val_offset:84234*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84234*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28079:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88ffffc0; valaddr_reg:x3; val_offset:84237*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84237*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28080:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88ffffe0; valaddr_reg:x3; val_offset:84240*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84240*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28081:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88fffff0; valaddr_reg:x3; val_offset:84243*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84243*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28082:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88fffff8; valaddr_reg:x3; val_offset:84246*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84246*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28083:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88fffffc; valaddr_reg:x3; val_offset:84249*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84249*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28084:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88fffffe; valaddr_reg:x3; val_offset:84252*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84252*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28085:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1023d1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1023d1; op2val:0x80000000;
op3val:0x88ffffff; valaddr_reg:x3; val_offset:84255*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84255*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28086:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38800000; valaddr_reg:x3; val_offset:84258*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84258*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28087:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38800001; valaddr_reg:x3; val_offset:84261*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84261*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28088:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38800003; valaddr_reg:x3; val_offset:84264*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84264*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28089:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38800007; valaddr_reg:x3; val_offset:84267*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84267*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28090:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3880000f; valaddr_reg:x3; val_offset:84270*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84270*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28091:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3880001f; valaddr_reg:x3; val_offset:84273*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84273*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28092:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3880003f; valaddr_reg:x3; val_offset:84276*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84276*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28093:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3880007f; valaddr_reg:x3; val_offset:84279*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84279*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28094:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x388000ff; valaddr_reg:x3; val_offset:84282*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84282*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28095:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x388001ff; valaddr_reg:x3; val_offset:84285*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84285*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28096:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x388003ff; valaddr_reg:x3; val_offset:84288*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84288*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28097:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x388007ff; valaddr_reg:x3; val_offset:84291*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84291*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28098:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38800fff; valaddr_reg:x3; val_offset:84294*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84294*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28099:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38801fff; valaddr_reg:x3; val_offset:84297*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84297*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28100:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38803fff; valaddr_reg:x3; val_offset:84300*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84300*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28101:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38807fff; valaddr_reg:x3; val_offset:84303*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84303*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28102:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3880ffff; valaddr_reg:x3; val_offset:84306*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84306*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28103:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3881ffff; valaddr_reg:x3; val_offset:84309*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84309*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28104:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3883ffff; valaddr_reg:x3; val_offset:84312*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84312*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28105:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3887ffff; valaddr_reg:x3; val_offset:84315*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84315*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28106:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x388fffff; valaddr_reg:x3; val_offset:84318*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84318*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28107:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x389fffff; valaddr_reg:x3; val_offset:84321*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84321*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28108:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38bfffff; valaddr_reg:x3; val_offset:84324*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84324*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28109:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38c00000; valaddr_reg:x3; val_offset:84327*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84327*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28110:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38e00000; valaddr_reg:x3; val_offset:84330*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84330*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28111:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38f00000; valaddr_reg:x3; val_offset:84333*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84333*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28112:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38f80000; valaddr_reg:x3; val_offset:84336*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84336*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28113:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38fc0000; valaddr_reg:x3; val_offset:84339*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84339*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28114:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38fe0000; valaddr_reg:x3; val_offset:84342*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84342*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28115:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38ff0000; valaddr_reg:x3; val_offset:84345*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84345*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28116:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38ff8000; valaddr_reg:x3; val_offset:84348*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84348*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28117:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38ffc000; valaddr_reg:x3; val_offset:84351*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84351*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28118:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38ffe000; valaddr_reg:x3; val_offset:84354*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84354*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28119:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38fff000; valaddr_reg:x3; val_offset:84357*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84357*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28120:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38fff800; valaddr_reg:x3; val_offset:84360*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84360*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28121:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38fffc00; valaddr_reg:x3; val_offset:84363*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84363*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28122:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38fffe00; valaddr_reg:x3; val_offset:84366*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84366*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28123:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38ffff00; valaddr_reg:x3; val_offset:84369*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84369*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28124:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38ffff80; valaddr_reg:x3; val_offset:84372*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84372*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28125:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38ffffc0; valaddr_reg:x3; val_offset:84375*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84375*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28126:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38ffffe0; valaddr_reg:x3; val_offset:84378*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84378*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28127:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38fffff0; valaddr_reg:x3; val_offset:84381*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84381*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28128:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38fffff8; valaddr_reg:x3; val_offset:84384*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84384*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28129:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38fffffc; valaddr_reg:x3; val_offset:84387*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84387*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28130:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38fffffe; valaddr_reg:x3; val_offset:84390*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84390*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28131:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x71 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x38ffffff; valaddr_reg:x3; val_offset:84393*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84393*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28132:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3f800001; valaddr_reg:x3; val_offset:84396*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84396*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28133:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3f800003; valaddr_reg:x3; val_offset:84399*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84399*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28134:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3f800007; valaddr_reg:x3; val_offset:84402*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84402*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28135:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3f999999; valaddr_reg:x3; val_offset:84405*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84405*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28136:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:84408*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84408*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28137:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:84411*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84411*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28138:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:84414*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84414*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28139:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:84417*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84417*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28140:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:84420*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84420*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28141:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:84423*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84423*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28142:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:84426*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84426*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28143:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:84429*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84429*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28144:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:84432*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84432*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28145:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:84435*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84435*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28146:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:84438*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84438*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28147:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x10cbbf and fs2 == 0 and fe2 == 0x00 and fm2 == 0x389381 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f10cbbf; op2val:0x389381;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:84441*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84441*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28148:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x116cb0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f116cb0; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:84444*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84444*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28149:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x116cb0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f116cb0; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:84447*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84447*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28150:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x116cb0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f116cb0; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:84450*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84450*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28151:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x116cb0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f116cb0; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:84453*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84453*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28152:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x116cb0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f116cb0; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:84456*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84456*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28153:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x116cb0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f116cb0; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:84459*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84459*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28154:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x116cb0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f116cb0; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:84462*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84462*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28155:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x116cb0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f116cb0; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:84465*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84465*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28156:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x116cb0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f116cb0; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:84468*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84468*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28157:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x116cb0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f116cb0; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:84471*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84471*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28158:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x116cb0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f116cb0; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:84474*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84474*0 + 3*219*FLEN/8, x4, x1, x2)

inst_28159:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x116cb0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f116cb0; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:84477*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84477*0 + 3*219*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089984,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089985,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089987,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089991,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089999,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090015,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090047,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090111,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090239,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090495,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290091007,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290092031,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290094079,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290098175,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290106367,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290122751,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290155519,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290221055,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290352127,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290614271,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2291138559,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2292187135,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2294284287,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2294284288,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2296381440,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2297430016,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2297954304,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298216448,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298347520,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298413056,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298445824,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298462208,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298470400,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298474496,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298476544,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298477568,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478080,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478336,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478464,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478528,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478560,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478576,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478584,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478588,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478590,32,FLEN)
NAN_BOXED(2131764177,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298478591,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947912704,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947912705,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947912707,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947912711,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947912719,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947912735,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947912767,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947912831,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947912959,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947913215,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947913727,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947914751,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947916799,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947920895,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947929087,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947945471,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(947978239,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(948043775,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(948174847,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(948436991,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(948961279,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(950009855,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(952107007,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(952107008,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(954204160,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(955252736,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(955777024,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956039168,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956170240,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956235776,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956268544,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956284928,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956293120,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956297216,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956299264,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956300288,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956300800,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956301056,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956301184,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956301248,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956301280,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956301296,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956301304,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956301308,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956301310,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(956301311,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2131807167,32,FLEN)
NAN_BOXED(3707777,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2131848368,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2131848368,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2131848368,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2131848368,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2131848368,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2131848368,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2131848368,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2131848368,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2131848368,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2131848368,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2131848368,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2131848368,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
