// Seed: 1191358995
module module_0 (
    input tri0 id_0,
    output uwire module_0,
    input wire id_2,
    input supply1 id_3,
    output wor id_4,
    input wor id_5,
    input tri0 id_6
);
endmodule
module module_1 #(
    parameter id_11 = 32'd98
) (
    output wor id_0,
    output tri1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wire id_4,
    input wire id_5,
    input wand id_6,
    output supply0 id_7,
    input uwire id_8,
    input wire id_9,
    input tri0 id_10,
    input wor _id_11,
    input wire id_12
);
  assign id_0 = -1 == id_6;
  wire id_14;
  assign id_0 = -1;
  logic id_15;
  ;
  wire [id_11 : 1 'd0] id_16;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_12,
      id_6,
      id_4,
      id_12,
      id_5
  );
  logic id_17;
endmodule
