

================================================================
== Vitis HLS Report for 'ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1'
================================================================
* Date:           Mon Nov 11 16:39:23 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                            Loop Name                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1  |        ?|        ?|        75|          1|          1|     ?|       yes|
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 1
  Pipeline-0 : II = 1, D = 76, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%m1m = alloca i32 1" [../kernel/Memory.cpp:279]   --->   Operation 78 'alloca' 'm1m' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../kernel/Memory.cpp:277]   --->   Operation 79 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 80 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%m0 = alloca i32 1" [../kernel/Memory.cpp:275]   --->   Operation 81 'alloca' 'm0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 82 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%indvar_flatten35 = alloca i32 1"   --->   Operation 83 'alloca' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %memory"   --->   Operation 84 'read' 'memory_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %empty"   --->   Operation 85 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%bound_read = read i37 @_ssdm_op_Read.ap_auto.i37, i37 %bound"   --->   Operation 86 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%size_k_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_k"   --->   Operation 87 'read' 'size_k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%bound4_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %bound4"   --->   Operation 88 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%bound18_read = read i83 @_ssdm_op_Read.ap_auto.i83, i83 %bound18"   --->   Operation 89 'read' 'bound18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_cast = zext i28 %tmp"   --->   Operation 90 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%bound_cast = zext i37 %bound_read"   --->   Operation 91 'zext' 'bound_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%bound4_cast = zext i60 %bound4_read"   --->   Operation 92 'zext' 'bound4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_23, i32 0, i32 0, void @empty_24, i32 64, i32 0, void @empty_25, void @empty_13, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %bMemory, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln0 = store i83 0, i83 %indvar_flatten35"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten13"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln275 = store i24 0, i24 %m0" [../kernel/Memory.cpp:275]   --->   Operation 97 'store' 'store_ln275' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 98 [1/1] (0.38ns)   --->   "%store_ln0 = store i38 0, i38 %indvar_flatten"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 99 [1/1] (0.38ns)   --->   "%store_ln277 = store i32 0, i32 %k" [../kernel/Memory.cpp:277]   --->   Operation 99 'store' 'store_ln277' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln279 = store i6 0, i6 %m1m" [../kernel/Memory.cpp:279]   --->   Operation 100 'store' 'store_ln279' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 101 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc.split"   --->   Operation 102 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%m1m_1 = load i6 %m1m" [../kernel/Memory.cpp:279]   --->   Operation 103 'load' 'm1m_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i38 %indvar_flatten" [../kernel/Memory.cpp:277]   --->   Operation 104 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i62 %indvar_flatten13" [../kernel/Memory.cpp:275]   --->   Operation 105 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%indvar_flatten35_load = load i83 %indvar_flatten35" [../kernel/Memory.cpp:273]   --->   Operation 106 'load' 'indvar_flatten35_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.24ns)   --->   "%icmp_ln273 = icmp_eq  i83 %indvar_flatten35_load, i83 %bound18_read" [../kernel/Memory.cpp:273]   --->   Operation 107 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273, void %for.inc31.loopexit, void %for.end33.loopexit.exitStub" [../kernel/Memory.cpp:273]   --->   Operation 108 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.24ns)   --->   "%add_ln273 = add i83 %indvar_flatten35_load, i83 1" [../kernel/Memory.cpp:273]   --->   Operation 109 'add' 'add_ln273' <Predicate = (!icmp_ln273)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.12ns)   --->   "%icmp_ln275 = icmp_eq  i62 %indvar_flatten13_load, i62 %bound4_cast" [../kernel/Memory.cpp:275]   --->   Operation 110 'icmp' 'icmp_ln275' <Predicate = (!icmp_ln273)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node first_iter_0_mid2)   --->   "%or_ln273 = or i1 %icmp_ln275, i1 %first_iter_0" [../kernel/Memory.cpp:273]   --->   Operation 111 'or' 'or_ln273' <Predicate = (!icmp_ln273)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln275)   --->   "%xor_ln273 = xor i1 %icmp_ln275, i1 1" [../kernel/Memory.cpp:273]   --->   Operation 112 'xor' 'xor_ln273' <Predicate = (!icmp_ln273)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.70ns)   --->   "%icmp_ln279 = icmp_eq  i6 %m1m_1, i6 32" [../kernel/Memory.cpp:279]   --->   Operation 113 'icmp' 'icmp_ln279' <Predicate = (!icmp_ln273)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln275)   --->   "%and_ln273 = and i1 %icmp_ln279, i1 %xor_ln273" [../kernel/Memory.cpp:273]   --->   Operation 114 'and' 'and_ln273' <Predicate = (!icmp_ln273)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.88ns)   --->   "%icmp_ln277 = icmp_eq  i32 %size_k_read, i32 0" [../kernel/Memory.cpp:277]   --->   Operation 115 'icmp' 'icmp_ln277' <Predicate = (!icmp_ln273)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.94ns)   --->   "%icmp_ln277_1 = icmp_eq  i38 %indvar_flatten_load, i38 %bound_cast" [../kernel/Memory.cpp:277]   --->   Operation 116 'icmp' 'icmp_ln277_1' <Predicate = (!icmp_ln273)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.27ns)   --->   "%select_ln273_1 = select i1 %icmp_ln275, i1 %icmp_ln277, i1 %icmp_ln277_1" [../kernel/Memory.cpp:273]   --->   Operation 117 'select' 'select_ln273_1' <Predicate = (!icmp_ln273)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.12ns)   --->   "%or_ln275 = or i1 %select_ln273_1, i1 %icmp_ln275" [../kernel/Memory.cpp:275]   --->   Operation 118 'or' 'or_ln275' <Predicate = (!icmp_ln273)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node first_iter_0_mid2)   --->   "%or_ln275_1 = or i1 %select_ln273_1, i1 %or_ln273" [../kernel/Memory.cpp:275]   --->   Operation 119 'or' 'or_ln275_1' <Predicate = (!icmp_ln273)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln275)   --->   "%xor_ln275 = xor i1 %select_ln273_1, i1 1" [../kernel/Memory.cpp:275]   --->   Operation 120 'xor' 'xor_ln275' <Predicate = (!icmp_ln273)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln275 = and i1 %and_ln273, i1 %xor_ln275" [../kernel/Memory.cpp:275]   --->   Operation 121 'and' 'and_ln275' <Predicate = (!icmp_ln273)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns) (out node of the LUT)   --->   "%first_iter_0_mid2 = or i1 %and_ln275, i1 %or_ln275_1" [../kernel/Memory.cpp:275]   --->   Operation 122 'or' 'first_iter_0_mid2' <Predicate = (!icmp_ln273)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln279 = br i1 %first_iter_0_mid2, void %for.inc.split, void %new.body.ReadB_BufferB_M1" [../kernel/Memory.cpp:279]   --->   Operation 123 'br' 'br_ln279' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.70ns)   --->   "%add_ln279 = add i6 %m1m_1, i6 1" [../kernel/Memory.cpp:279]   --->   Operation 124 'add' 'add_ln279' <Predicate = (!icmp_ln273)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln279)   --->   "%or_ln279 = or i1 %and_ln275, i1 %select_ln273_1" [../kernel/Memory.cpp:279]   --->   Operation 125 'or' 'or_ln279' <Predicate = (!icmp_ln273)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln279)   --->   "%or_ln279_1 = or i1 %or_ln279, i1 %icmp_ln275" [../kernel/Memory.cpp:279]   --->   Operation 126 'or' 'or_ln279_1' <Predicate = (!icmp_ln273)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln279 = select i1 %or_ln279_1, i6 1, i6 %add_ln279" [../kernel/Memory.cpp:279]   --->   Operation 127 'select' 'select_ln279' <Predicate = (!icmp_ln273)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.94ns)   --->   "%add_ln277_1 = add i38 %indvar_flatten_load, i38 1" [../kernel/Memory.cpp:277]   --->   Operation 128 'add' 'add_ln277_1' <Predicate = (!icmp_ln273)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.22ns)   --->   "%select_ln277_1 = select i1 %or_ln275, i38 1, i38 %add_ln277_1" [../kernel/Memory.cpp:277]   --->   Operation 129 'select' 'select_ln277_1' <Predicate = (!icmp_ln273)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (1.12ns)   --->   "%add_ln275_1 = add i62 %indvar_flatten13_load, i62 1" [../kernel/Memory.cpp:275]   --->   Operation 130 'add' 'add_ln275_1' <Predicate = (!icmp_ln273)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.37ns)   --->   "%select_ln275_2 = select i1 %icmp_ln275, i62 1, i62 %add_ln275_1" [../kernel/Memory.cpp:275]   --->   Operation 131 'select' 'select_ln275_2' <Predicate = (!icmp_ln273)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.38ns)   --->   "%store_ln273 = store i83 %add_ln273, i83 %indvar_flatten35" [../kernel/Memory.cpp:273]   --->   Operation 132 'store' 'store_ln273' <Predicate = (!icmp_ln273)> <Delay = 0.38>
ST_2 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln275 = store i62 %select_ln275_2, i62 %indvar_flatten13" [../kernel/Memory.cpp:275]   --->   Operation 133 'store' 'store_ln275' <Predicate = (!icmp_ln273)> <Delay = 0.38>
ST_2 : Operation 134 [1/1] (0.38ns)   --->   "%store_ln277 = store i38 %select_ln277_1, i38 %indvar_flatten" [../kernel/Memory.cpp:277]   --->   Operation 134 'store' 'store_ln277' <Predicate = (!icmp_ln273)> <Delay = 0.38>
ST_2 : Operation 135 [1/1] (0.38ns)   --->   "%store_ln279 = store i6 %select_ln279, i6 %m1m" [../kernel/Memory.cpp:279]   --->   Operation 135 'store' 'store_ln279' <Predicate = (!icmp_ln273)> <Delay = 0.38>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln279 = br void %for.inc" [../kernel/Memory.cpp:279]   --->   Operation 136 'br' 'br_ln279' <Predicate = (!icmp_ln273)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.53>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%k_load = load i32 %k" [../kernel/Memory.cpp:275]   --->   Operation 137 'load' 'k_load' <Predicate = (!or_ln275)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%m0_load = load i24 %m0" [../kernel/Memory.cpp:273]   --->   Operation 138 'load' 'm0_load' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.36ns)   --->   "%select_ln273 = select i1 %icmp_ln275, i24 0, i24 %m0_load" [../kernel/Memory.cpp:273]   --->   Operation 139 'select' 'select_ln273' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.83ns)   --->   "%add_ln275 = add i24 %select_ln273, i24 1" [../kernel/Memory.cpp:275]   --->   Operation 140 'add' 'add_ln275' <Predicate = (select_ln273_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.22ns)   --->   "%select_ln275 = select i1 %or_ln275, i32 0, i32 %k_load" [../kernel/Memory.cpp:275]   --->   Operation 141 'select' 'select_ln275' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.36ns)   --->   "%select_ln275_1 = select i1 %select_ln273_1, i24 %add_ln275, i24 %select_ln273" [../kernel/Memory.cpp:275]   --->   Operation 142 'select' 'select_ln275_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.88ns)   --->   "%add_ln277 = add i32 %select_ln275, i32 1" [../kernel/Memory.cpp:277]   --->   Operation 143 'add' 'add_ln277' <Predicate = (and_ln275)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.22ns)   --->   "%select_ln277 = select i1 %and_ln275, i32 %add_ln277, i32 %select_ln275" [../kernel/Memory.cpp:277]   --->   Operation 144 'select' 'select_ln277' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%empty_150 = trunc i24 %select_ln275_1" [../kernel/Memory.cpp:275]   --->   Operation 145 'trunc' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i23.i5, i23 %empty_150, i5 0" [../kernel/Memory.cpp:275]   --->   Operation 146 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i28 %tmp_5" [../kernel/Memory.cpp:277]   --->   Operation 147 'zext' 'zext_ln277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (3.17ns)   --->   "%empty_151 = mul i32 %select_ln277, i32 %p_cast" [../kernel/Memory.cpp:277]   --->   Operation 148 'mul' 'empty_151' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.88ns)   --->   "%empty_152 = add i32 %empty_151, i32 %zext_ln277" [../kernel/Memory.cpp:277]   --->   Operation 149 'add' 'empty_152' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %empty_152, i6 0" [../kernel/Memory.cpp:277]   --->   Operation 150 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%p_cast2 = zext i38 %tmp_6" [../kernel/Memory.cpp:277]   --->   Operation 151 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.14ns)   --->   "%empty_153 = add i64 %p_cast2, i64 %memory_read" [../kernel/Memory.cpp:277]   --->   Operation 152 'add' 'empty_153' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_153, i32 6, i32 63" [../kernel/Memory.cpp:279]   --->   Operation 153 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.38ns)   --->   "%store_ln275 = store i24 %select_ln275_1, i24 %m0" [../kernel/Memory.cpp:275]   --->   Operation 154 'store' 'store_ln275' <Predicate = (!icmp_ln273)> <Delay = 0.38>
ST_3 : Operation 155 [1/1] (0.38ns)   --->   "%store_ln277 = store i32 %select_ln277, i32 %k" [../kernel/Memory.cpp:277]   --->   Operation 155 'store' 'store_ln277' <Predicate = (!icmp_ln273)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_str"   --->   Operation 156 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln279 = sext i58 %trunc_ln5" [../kernel/Memory.cpp:279]   --->   Operation 157 'sext' 'sext_ln279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln279" [../kernel/Memory.cpp:279]   --->   Operation 158 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [71/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 159 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 160 [70/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 160 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 161 [69/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 161 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 162 [68/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 162 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 163 [67/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 163 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 164 [66/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 164 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 165 [65/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 165 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 166 [64/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 166 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 167 [63/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 167 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 168 [62/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 168 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 169 [61/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 169 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 170 [60/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 170 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 171 [59/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 171 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 172 [58/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 172 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 173 [57/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 173 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 174 [56/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 174 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 175 [55/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 175 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 176 [54/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 176 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 177 [53/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 177 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 178 [52/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 178 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 179 [51/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 179 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 180 [50/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 180 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 181 [49/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 181 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 182 [48/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 182 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 183 [47/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 183 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 184 [46/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 184 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 185 [45/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 185 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 186 [44/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 186 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 187 [43/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 187 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 188 [42/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 188 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 189 [41/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 189 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 190 [40/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 190 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 191 [39/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 191 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 192 [38/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 192 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 193 [37/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 193 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 194 [36/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 194 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 195 [35/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 195 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 196 [34/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 196 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 197 [33/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 197 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 198 [32/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 198 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 199 [31/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 199 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 200 [30/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 200 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 201 [29/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 201 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 202 [28/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 202 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 203 [27/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 203 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 204 [26/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 204 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 205 [25/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 205 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 206 [24/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 206 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 207 [23/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 207 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 208 [22/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 208 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 209 [21/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 209 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 210 [20/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 210 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 211 [19/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 211 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 212 [18/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 212 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 213 [17/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 213 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 214 [16/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 214 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 215 [15/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 215 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 216 [14/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 216 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 217 [13/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 217 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 218 [12/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 218 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 219 [11/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 219 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 220 [10/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 220 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 221 [9/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 221 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 222 [8/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 222 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 223 [7/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 223 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 224 [6/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 224 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 225 [5/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 225 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 226 [4/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 226 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 227 [3/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 227 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 228 [2/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 228 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 229 [1/71] (7.30ns)   --->   "%empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32" [../kernel/Memory.cpp:279]   --->   Operation 229 'readreq' 'empty_149' <Predicate = (first_iter_0_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln279 = br void %for.inc.split" [../kernel/Memory.cpp:279]   --->   Operation 230 'br' 'br_ln279' <Predicate = (first_iter_0_mid2)> <Delay = 0.00>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 231 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem1_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:282]   --->   Operation 231 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln273)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 234 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 234 'ret' 'ret_ln0' <Predicate = (icmp_ln273)> <Delay = 0.38>

State 76 <SV = 75> <Delay = 1.18>
ST_76 : Operation 232 [1/1] (0.00ns)   --->   "%specpipeline_ln280 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Memory.cpp:280]   --->   Operation 232 'specpipeline' 'specpipeline_ln280' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_76 : Operation 233 [1/1] (1.18ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %bMemory, i512 %gmem1_addr_read" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:282]   --->   Operation 233 'write' 'write_ln406' <Predicate = (!icmp_ln273)> <Delay = 1.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 83 bit ('indvar_flatten35') [14]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten35' [26]  (0.387 ns)

 <State 2>: 2.200ns
The critical path consists of the following:
	'load' operation 62 bit ('indvar_flatten13_load', ../kernel/Memory.cpp:275) on local variable 'indvar_flatten13' [37]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln275', ../kernel/Memory.cpp:275) [46]  (1.120 ns)
	'select' operation 1 bit ('select_ln273_1', ../kernel/Memory.cpp:273) [54]  (0.278 ns)
	'xor' operation 1 bit ('xor_ln275', ../kernel/Memory.cpp:275) [59]  (0.000 ns)
	'and' operation 1 bit ('and_ln275', ../kernel/Memory.cpp:275) [60]  (0.122 ns)
	'or' operation 1 bit ('or_ln279', ../kernel/Memory.cpp:279) [85]  (0.000 ns)
	'or' operation 1 bit ('or_ln279_1', ../kernel/Memory.cpp:279) [86]  (0.000 ns)
	'select' operation 6 bit ('select_ln279', ../kernel/Memory.cpp:279) [87]  (0.293 ns)
	'store' operation 0 bit ('store_ln279', ../kernel/Memory.cpp:279) of variable 'select_ln279', ../kernel/Memory.cpp:279 on local variable 'm1m', ../kernel/Memory.cpp:279 [97]  (0.387 ns)

 <State 3>: 6.531ns
The critical path consists of the following:
	'load' operation 32 bit ('k_load', ../kernel/Memory.cpp:275) on local variable 'k', ../kernel/Memory.cpp:277 [42]  (0.000 ns)
	'select' operation 32 bit ('select_ln275', ../kernel/Memory.cpp:275) [57]  (0.227 ns)
	'add' operation 32 bit ('add_ln277', ../kernel/Memory.cpp:277) [62]  (0.880 ns)
	'select' operation 32 bit ('select_ln277', ../kernel/Memory.cpp:277) [64]  (0.227 ns)
	'mul' operation 32 bit ('empty_151', ../kernel/Memory.cpp:277) [68]  (3.170 ns)
	'add' operation 32 bit ('empty_152', ../kernel/Memory.cpp:277) [69]  (0.880 ns)
	'add' operation 64 bit ('empty_153', ../kernel/Memory.cpp:277) [72]  (1.147 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem1_addr', ../kernel/Memory.cpp:279) [75]  (0.000 ns)
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_149', ../kernel/Memory.cpp:279) on port 'gmem1' (../kernel/Memory.cpp:279) [78]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem1_addr_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:282) on port 'gmem1' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:282) [82]  (7.300 ns)

 <State 76>: 1.183ns
The critical path consists of the following:
	fifo write operation ('write_ln406', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:282) on port 'bMemory' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:282) [83]  (1.183 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
