// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "06/24/2023 20:26:22"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test2 (
	data_in,
	dis_out);
input 	[3:0] data_in;
output 	[6:0] dis_out;

// Design Ports Information
// dis_out[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dis_out[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dis_out[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dis_out[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dis_out[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dis_out[5]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dis_out[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[0]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \dis_out[0]~output_o ;
wire \dis_out[1]~output_o ;
wire \dis_out[2]~output_o ;
wire \dis_out[3]~output_o ;
wire \dis_out[4]~output_o ;
wire \dis_out[5]~output_o ;
wire \dis_out[6]~output_o ;
wire \data_in[0]~input_o ;
wire \data_in[3]~input_o ;
wire \data_in[1]~input_o ;
wire \data_in[2]~input_o ;
wire \Mux6~0_combout ;
wire \Mux5~0_combout ;
wire \Mux4~0_combout ;
wire \Mux3~0_combout ;
wire \Mux2~0_combout ;
wire \Mux1~0_combout ;
wire \Mux0~0_combout ;


// Location: IOOBUF_X21_Y29_N23
cycloneiii_io_obuf \dis_out[0]~output (
	.i(\Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dis_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dis_out[0]~output .bus_hold = "false";
defparam \dis_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneiii_io_obuf \dis_out[1]~output (
	.i(\Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dis_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dis_out[1]~output .bus_hold = "false";
defparam \dis_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneiii_io_obuf \dis_out[2]~output (
	.i(\Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dis_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dis_out[2]~output .bus_hold = "false";
defparam \dis_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneiii_io_obuf \dis_out[3]~output (
	.i(\Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dis_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dis_out[3]~output .bus_hold = "false";
defparam \dis_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneiii_io_obuf \dis_out[4]~output (
	.i(\Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dis_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dis_out[4]~output .bus_hold = "false";
defparam \dis_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneiii_io_obuf \dis_out[5]~output (
	.i(\Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dis_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dis_out[5]~output .bus_hold = "false";
defparam \dis_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneiii_io_obuf \dis_out[6]~output (
	.i(!\Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dis_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dis_out[6]~output .bus_hold = "false";
defparam \dis_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneiii_io_ibuf \data_in[0]~input (
	.i(data_in[0]),
	.ibar(gnd),
	.o(\data_in[0]~input_o ));
// synopsys translate_off
defparam \data_in[0]~input .bus_hold = "false";
defparam \data_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneiii_io_ibuf \data_in[3]~input (
	.i(data_in[3]),
	.ibar(gnd),
	.o(\data_in[3]~input_o ));
// synopsys translate_off
defparam \data_in[3]~input .bus_hold = "false";
defparam \data_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneiii_io_ibuf \data_in[1]~input (
	.i(data_in[1]),
	.ibar(gnd),
	.o(\data_in[1]~input_o ));
// synopsys translate_off
defparam \data_in[1]~input .bus_hold = "false";
defparam \data_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneiii_io_ibuf \data_in[2]~input (
	.i(data_in[2]),
	.ibar(gnd),
	.o(\data_in[2]~input_o ));
// synopsys translate_off
defparam \data_in[2]~input .bus_hold = "false";
defparam \data_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneiii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\data_in[3]~input_o  & (\data_in[0]~input_o  & (\data_in[1]~input_o  $ (\data_in[2]~input_o )))) # (!\data_in[3]~input_o  & (!\data_in[1]~input_o  & (\data_in[0]~input_o  $ (\data_in[2]~input_o ))))

	.dataa(\data_in[0]~input_o ),
	.datab(\data_in[3]~input_o ),
	.datac(\data_in[1]~input_o ),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'h0982;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneiii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\data_in[3]~input_o  & ((\data_in[0]~input_o  & (\data_in[1]~input_o )) # (!\data_in[0]~input_o  & ((\data_in[2]~input_o ))))) # (!\data_in[3]~input_o  & (\data_in[2]~input_o  & (\data_in[0]~input_o  $ (\data_in[1]~input_o ))))

	.dataa(\data_in[0]~input_o ),
	.datab(\data_in[3]~input_o ),
	.datac(\data_in[1]~input_o ),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hD680;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneiii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\data_in[3]~input_o  & (\data_in[2]~input_o  & ((\data_in[1]~input_o ) # (!\data_in[0]~input_o )))) # (!\data_in[3]~input_o  & (!\data_in[0]~input_o  & (\data_in[1]~input_o  & !\data_in[2]~input_o )))

	.dataa(\data_in[0]~input_o ),
	.datab(\data_in[3]~input_o ),
	.datac(\data_in[1]~input_o ),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hC410;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneiii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\data_in[0]~input_o  & ((\data_in[1]~input_o  $ (!\data_in[2]~input_o )))) # (!\data_in[0]~input_o  & ((\data_in[3]~input_o  & (\data_in[1]~input_o  & !\data_in[2]~input_o )) # (!\data_in[3]~input_o  & (!\data_in[1]~input_o  & 
// \data_in[2]~input_o ))))

	.dataa(\data_in[0]~input_o ),
	.datab(\data_in[3]~input_o ),
	.datac(\data_in[1]~input_o ),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hA14A;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneiii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\data_in[1]~input_o  & (\data_in[0]~input_o  & (!\data_in[3]~input_o ))) # (!\data_in[1]~input_o  & ((\data_in[2]~input_o  & ((!\data_in[3]~input_o ))) # (!\data_in[2]~input_o  & (\data_in[0]~input_o ))))

	.dataa(\data_in[0]~input_o ),
	.datab(\data_in[3]~input_o ),
	.datac(\data_in[1]~input_o ),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'h232A;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneiii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\data_in[0]~input_o  & (\data_in[3]~input_o  $ (((\data_in[1]~input_o ) # (!\data_in[2]~input_o ))))) # (!\data_in[0]~input_o  & (!\data_in[3]~input_o  & (\data_in[1]~input_o  & !\data_in[2]~input_o )))

	.dataa(\data_in[0]~input_o ),
	.datab(\data_in[3]~input_o ),
	.datac(\data_in[1]~input_o ),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h2832;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneiii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\data_in[0]~input_o  & ((\data_in[3]~input_o ) # (\data_in[1]~input_o  $ (\data_in[2]~input_o )))) # (!\data_in[0]~input_o  & ((\data_in[1]~input_o ) # (\data_in[3]~input_o  $ (\data_in[2]~input_o ))))

	.dataa(\data_in[0]~input_o ),
	.datab(\data_in[3]~input_o ),
	.datac(\data_in[1]~input_o ),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hDBFC;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign dis_out[0] = \dis_out[0]~output_o ;

assign dis_out[1] = \dis_out[1]~output_o ;

assign dis_out[2] = \dis_out[2]~output_o ;

assign dis_out[3] = \dis_out[3]~output_o ;

assign dis_out[4] = \dis_out[4]~output_o ;

assign dis_out[5] = \dis_out[5]~output_o ;

assign dis_out[6] = \dis_out[6]~output_o ;

endmodule
