;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; UART
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

; QuadDec_L
QuadDec_L_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_L_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_L_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_L_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
QuadDec_L_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_L_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_L_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_L_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_L_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_L_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
QuadDec_L_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_L_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_L_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
QuadDec_L_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
QuadDec_L_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
QuadDec_L_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_L_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_L_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
QuadDec_L_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_L_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_L_isr__INTC_MASK EQU 0x08
QuadDec_L_isr__INTC_NUMBER EQU 3
QuadDec_L_isr__INTC_PRIOR_NUM EQU 7
QuadDec_L_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
QuadDec_L_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_L_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; QuadDec_R
QuadDec_R_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_R_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_R_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_R_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
QuadDec_R_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_R_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_R_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_R_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_R_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_R_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
QuadDec_R_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
QuadDec_R_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_R_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
QuadDec_R_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
QuadDec_R_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_R_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_R_isr__INTC_MASK EQU 0x10
QuadDec_R_isr__INTC_NUMBER EQU 4
QuadDec_R_isr__INTC_PRIOR_NUM EQU 7
QuadDec_R_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
QuadDec_R_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_R_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; CLOCK_echo
CLOCK_echo__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
CLOCK_echo__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
CLOCK_echo__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
CLOCK_echo__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK_echo__INDEX EQU 0x02
CLOCK_echo__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK_echo__PM_ACT_MSK EQU 0x04
CLOCK_echo__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK_echo__PM_STBY_MSK EQU 0x04

; Pin_DecA_L
Pin_DecA_L__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_DecA_L__0__MASK EQU 0x20
Pin_DecA_L__0__PC EQU CYREG_PRT2_PC5
Pin_DecA_L__0__PORT EQU 2
Pin_DecA_L__0__SHIFT EQU 5
Pin_DecA_L__AG EQU CYREG_PRT2_AG
Pin_DecA_L__AMUX EQU CYREG_PRT2_AMUX
Pin_DecA_L__BIE EQU CYREG_PRT2_BIE
Pin_DecA_L__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_DecA_L__BYP EQU CYREG_PRT2_BYP
Pin_DecA_L__CTL EQU CYREG_PRT2_CTL
Pin_DecA_L__DM0 EQU CYREG_PRT2_DM0
Pin_DecA_L__DM1 EQU CYREG_PRT2_DM1
Pin_DecA_L__DM2 EQU CYREG_PRT2_DM2
Pin_DecA_L__DR EQU CYREG_PRT2_DR
Pin_DecA_L__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_DecA_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_DecA_L__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_DecA_L__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_DecA_L__MASK EQU 0x20
Pin_DecA_L__PORT EQU 2
Pin_DecA_L__PRT EQU CYREG_PRT2_PRT
Pin_DecA_L__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_DecA_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_DecA_L__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_DecA_L__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_DecA_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_DecA_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_DecA_L__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_DecA_L__PS EQU CYREG_PRT2_PS
Pin_DecA_L__SHIFT EQU 5
Pin_DecA_L__SLW EQU CYREG_PRT2_SLW

; Pin_DecA_R
Pin_DecA_R__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Pin_DecA_R__0__MASK EQU 0x04
Pin_DecA_R__0__PC EQU CYREG_PRT0_PC2
Pin_DecA_R__0__PORT EQU 0
Pin_DecA_R__0__SHIFT EQU 2
Pin_DecA_R__AG EQU CYREG_PRT0_AG
Pin_DecA_R__AMUX EQU CYREG_PRT0_AMUX
Pin_DecA_R__BIE EQU CYREG_PRT0_BIE
Pin_DecA_R__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_DecA_R__BYP EQU CYREG_PRT0_BYP
Pin_DecA_R__CTL EQU CYREG_PRT0_CTL
Pin_DecA_R__DM0 EQU CYREG_PRT0_DM0
Pin_DecA_R__DM1 EQU CYREG_PRT0_DM1
Pin_DecA_R__DM2 EQU CYREG_PRT0_DM2
Pin_DecA_R__DR EQU CYREG_PRT0_DR
Pin_DecA_R__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_DecA_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_DecA_R__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_DecA_R__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_DecA_R__MASK EQU 0x04
Pin_DecA_R__PORT EQU 0
Pin_DecA_R__PRT EQU CYREG_PRT0_PRT
Pin_DecA_R__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_DecA_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_DecA_R__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_DecA_R__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_DecA_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_DecA_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_DecA_R__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_DecA_R__PS EQU CYREG_PRT0_PS
Pin_DecA_R__SHIFT EQU 2
Pin_DecA_R__SLW EQU CYREG_PRT0_SLW

; Pin_DecB_L
Pin_DecB_L__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_DecB_L__0__MASK EQU 0x40
Pin_DecB_L__0__PC EQU CYREG_PRT2_PC6
Pin_DecB_L__0__PORT EQU 2
Pin_DecB_L__0__SHIFT EQU 6
Pin_DecB_L__AG EQU CYREG_PRT2_AG
Pin_DecB_L__AMUX EQU CYREG_PRT2_AMUX
Pin_DecB_L__BIE EQU CYREG_PRT2_BIE
Pin_DecB_L__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_DecB_L__BYP EQU CYREG_PRT2_BYP
Pin_DecB_L__CTL EQU CYREG_PRT2_CTL
Pin_DecB_L__DM0 EQU CYREG_PRT2_DM0
Pin_DecB_L__DM1 EQU CYREG_PRT2_DM1
Pin_DecB_L__DM2 EQU CYREG_PRT2_DM2
Pin_DecB_L__DR EQU CYREG_PRT2_DR
Pin_DecB_L__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_DecB_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_DecB_L__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_DecB_L__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_DecB_L__MASK EQU 0x40
Pin_DecB_L__PORT EQU 2
Pin_DecB_L__PRT EQU CYREG_PRT2_PRT
Pin_DecB_L__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_DecB_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_DecB_L__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_DecB_L__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_DecB_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_DecB_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_DecB_L__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_DecB_L__PS EQU CYREG_PRT2_PS
Pin_DecB_L__SHIFT EQU 6
Pin_DecB_L__SLW EQU CYREG_PRT2_SLW

; Pin_DecB_R
Pin_DecB_R__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_DecB_R__0__MASK EQU 0x08
Pin_DecB_R__0__PC EQU CYREG_PRT0_PC3
Pin_DecB_R__0__PORT EQU 0
Pin_DecB_R__0__SHIFT EQU 3
Pin_DecB_R__AG EQU CYREG_PRT0_AG
Pin_DecB_R__AMUX EQU CYREG_PRT0_AMUX
Pin_DecB_R__BIE EQU CYREG_PRT0_BIE
Pin_DecB_R__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_DecB_R__BYP EQU CYREG_PRT0_BYP
Pin_DecB_R__CTL EQU CYREG_PRT0_CTL
Pin_DecB_R__DM0 EQU CYREG_PRT0_DM0
Pin_DecB_R__DM1 EQU CYREG_PRT0_DM1
Pin_DecB_R__DM2 EQU CYREG_PRT0_DM2
Pin_DecB_R__DR EQU CYREG_PRT0_DR
Pin_DecB_R__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_DecB_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_DecB_R__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_DecB_R__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_DecB_R__MASK EQU 0x08
Pin_DecB_R__PORT EQU 0
Pin_DecB_R__PRT EQU CYREG_PRT0_PRT
Pin_DecB_R__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_DecB_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_DecB_R__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_DecB_R__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_DecB_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_DecB_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_DecB_R__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_DecB_R__PS EQU CYREG_PRT0_PS
Pin_DecB_R__SHIFT EQU 3
Pin_DecB_R__SLW EQU CYREG_PRT0_SLW

; Pin_PWM1_L
Pin_PWM1_L__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_PWM1_L__0__MASK EQU 0x08
Pin_PWM1_L__0__PC EQU CYREG_PRT2_PC3
Pin_PWM1_L__0__PORT EQU 2
Pin_PWM1_L__0__SHIFT EQU 3
Pin_PWM1_L__AG EQU CYREG_PRT2_AG
Pin_PWM1_L__AMUX EQU CYREG_PRT2_AMUX
Pin_PWM1_L__BIE EQU CYREG_PRT2_BIE
Pin_PWM1_L__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PWM1_L__BYP EQU CYREG_PRT2_BYP
Pin_PWM1_L__CTL EQU CYREG_PRT2_CTL
Pin_PWM1_L__DM0 EQU CYREG_PRT2_DM0
Pin_PWM1_L__DM1 EQU CYREG_PRT2_DM1
Pin_PWM1_L__DM2 EQU CYREG_PRT2_DM2
Pin_PWM1_L__DR EQU CYREG_PRT2_DR
Pin_PWM1_L__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PWM1_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_PWM1_L__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PWM1_L__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PWM1_L__MASK EQU 0x08
Pin_PWM1_L__PORT EQU 2
Pin_PWM1_L__PRT EQU CYREG_PRT2_PRT
Pin_PWM1_L__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PWM1_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PWM1_L__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PWM1_L__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PWM1_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PWM1_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PWM1_L__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PWM1_L__PS EQU CYREG_PRT2_PS
Pin_PWM1_L__SHIFT EQU 3
Pin_PWM1_L__SLW EQU CYREG_PRT2_SLW

; Pin_PWM1_R
Pin_PWM1_R__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_PWM1_R__0__MASK EQU 0x80
Pin_PWM1_R__0__PC EQU CYREG_PRT0_PC7
Pin_PWM1_R__0__PORT EQU 0
Pin_PWM1_R__0__SHIFT EQU 7
Pin_PWM1_R__AG EQU CYREG_PRT0_AG
Pin_PWM1_R__AMUX EQU CYREG_PRT0_AMUX
Pin_PWM1_R__BIE EQU CYREG_PRT0_BIE
Pin_PWM1_R__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PWM1_R__BYP EQU CYREG_PRT0_BYP
Pin_PWM1_R__CTL EQU CYREG_PRT0_CTL
Pin_PWM1_R__DM0 EQU CYREG_PRT0_DM0
Pin_PWM1_R__DM1 EQU CYREG_PRT0_DM1
Pin_PWM1_R__DM2 EQU CYREG_PRT0_DM2
Pin_PWM1_R__DR EQU CYREG_PRT0_DR
Pin_PWM1_R__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PWM1_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_PWM1_R__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PWM1_R__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PWM1_R__MASK EQU 0x80
Pin_PWM1_R__PORT EQU 0
Pin_PWM1_R__PRT EQU CYREG_PRT0_PRT
Pin_PWM1_R__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PWM1_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PWM1_R__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PWM1_R__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PWM1_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PWM1_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PWM1_R__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PWM1_R__PS EQU CYREG_PRT0_PS
Pin_PWM1_R__SHIFT EQU 7
Pin_PWM1_R__SLW EQU CYREG_PRT0_SLW

; Pin_PWM2_L
Pin_PWM2_L__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_PWM2_L__0__MASK EQU 0x10
Pin_PWM2_L__0__PC EQU CYREG_PRT2_PC4
Pin_PWM2_L__0__PORT EQU 2
Pin_PWM2_L__0__SHIFT EQU 4
Pin_PWM2_L__AG EQU CYREG_PRT2_AG
Pin_PWM2_L__AMUX EQU CYREG_PRT2_AMUX
Pin_PWM2_L__BIE EQU CYREG_PRT2_BIE
Pin_PWM2_L__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PWM2_L__BYP EQU CYREG_PRT2_BYP
Pin_PWM2_L__CTL EQU CYREG_PRT2_CTL
Pin_PWM2_L__DM0 EQU CYREG_PRT2_DM0
Pin_PWM2_L__DM1 EQU CYREG_PRT2_DM1
Pin_PWM2_L__DM2 EQU CYREG_PRT2_DM2
Pin_PWM2_L__DR EQU CYREG_PRT2_DR
Pin_PWM2_L__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PWM2_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_PWM2_L__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PWM2_L__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PWM2_L__MASK EQU 0x10
Pin_PWM2_L__PORT EQU 2
Pin_PWM2_L__PRT EQU CYREG_PRT2_PRT
Pin_PWM2_L__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PWM2_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PWM2_L__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PWM2_L__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PWM2_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PWM2_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PWM2_L__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PWM2_L__PS EQU CYREG_PRT2_PS
Pin_PWM2_L__SHIFT EQU 4
Pin_PWM2_L__SLW EQU CYREG_PRT2_SLW

; Pin_PWM2_R
Pin_PWM2_R__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_PWM2_R__0__MASK EQU 0x40
Pin_PWM2_R__0__PC EQU CYREG_PRT0_PC6
Pin_PWM2_R__0__PORT EQU 0
Pin_PWM2_R__0__SHIFT EQU 6
Pin_PWM2_R__AG EQU CYREG_PRT0_AG
Pin_PWM2_R__AMUX EQU CYREG_PRT0_AMUX
Pin_PWM2_R__BIE EQU CYREG_PRT0_BIE
Pin_PWM2_R__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PWM2_R__BYP EQU CYREG_PRT0_BYP
Pin_PWM2_R__CTL EQU CYREG_PRT0_CTL
Pin_PWM2_R__DM0 EQU CYREG_PRT0_DM0
Pin_PWM2_R__DM1 EQU CYREG_PRT0_DM1
Pin_PWM2_R__DM2 EQU CYREG_PRT0_DM2
Pin_PWM2_R__DR EQU CYREG_PRT0_DR
Pin_PWM2_R__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PWM2_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_PWM2_R__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PWM2_R__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PWM2_R__MASK EQU 0x40
Pin_PWM2_R__PORT EQU 0
Pin_PWM2_R__PRT EQU CYREG_PRT0_PRT
Pin_PWM2_R__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PWM2_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PWM2_R__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PWM2_R__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PWM2_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PWM2_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PWM2_R__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PWM2_R__PS EQU CYREG_PRT0_PS
Pin_PWM2_R__SHIFT EQU 6
Pin_PWM2_R__SLW EQU CYREG_PRT0_SLW

; Timer_Echo
Timer_Echo_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Timer_Echo_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Timer_Echo_Int__INTC_MASK EQU 0x02
Timer_Echo_Int__INTC_NUMBER EQU 1
Timer_Echo_Int__INTC_PRIOR_NUM EQU 7
Timer_Echo_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Timer_Echo_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Timer_Echo_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Timer_Echo_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Echo_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Echo_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_Echo_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_Echo_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_Echo_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Timer_Echo_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Echo_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Echo_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Echo_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Echo_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_Echo_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Timer_Echo_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_Echo_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_Echo_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Timer_Echo_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Timer_Echo_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Timer_Echo_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Timer_Echo_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Timer_Echo_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Timer_Echo_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Timer_Echo_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Timer_Echo_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_Echo_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Timer_Echo_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Timer_Echo_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Timer_Echo_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Timer_Echo_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Timer_Echo_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Timer_Echo_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Timer_Echo_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Timer_Echo_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Timer_Echo_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Timer_Echo_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_Echo_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Timer_Echo_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Timer_Echo_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1

; PWM_Motor_L
PWM_Motor_L_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Motor_L_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Motor_L_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_Motor_L_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
PWM_Motor_L_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_Motor_L_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
PWM_Motor_L_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_Motor_L_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Motor_L_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_Motor_L_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_Motor_L_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
PWM_Motor_L_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Motor_L_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Motor_L_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_Motor_L_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_Motor_L_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Motor_L_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Motor_L_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Motor_L_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Motor_L_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_Motor_L_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
PWM_Motor_L_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_Motor_L_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_Motor_L_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_Motor_L_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_Motor_L_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_Motor_L_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Motor_L_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWM_Motor_L_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1

; PWM_Motor_R
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Motor_R_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_Motor_R_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Motor_R_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Motor_R_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_Motor_R_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_Motor_R_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Motor_R_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_Motor_R_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Motor_R_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Motor_R_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Motor_R_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Motor_R_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_Motor_R_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_Motor_R_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Motor_R_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Motor_R_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Motor_R_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_Motor_R_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_Motor_R_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_Motor_R_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_Motor_R_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

; PWM_Trigger
PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_Trigger_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_Trigger_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Trigger_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Trigger_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_Trigger_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
PWM_Trigger_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_Trigger_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
PWM_Trigger_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_Trigger_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Trigger_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_Trigger_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_Trigger_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_Trigger_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL

; Pin_UART_Tx
Pin_UART_Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Pin_UART_Tx__0__MASK EQU 0x80
Pin_UART_Tx__0__PC EQU CYREG_PRT12_PC7
Pin_UART_Tx__0__PORT EQU 12
Pin_UART_Tx__0__SHIFT EQU 7
Pin_UART_Tx__AG EQU CYREG_PRT12_AG
Pin_UART_Tx__BIE EQU CYREG_PRT12_BIE
Pin_UART_Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_UART_Tx__BYP EQU CYREG_PRT12_BYP
Pin_UART_Tx__DM0 EQU CYREG_PRT12_DM0
Pin_UART_Tx__DM1 EQU CYREG_PRT12_DM1
Pin_UART_Tx__DM2 EQU CYREG_PRT12_DM2
Pin_UART_Tx__DR EQU CYREG_PRT12_DR
Pin_UART_Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_UART_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_UART_Tx__MASK EQU 0x80
Pin_UART_Tx__PORT EQU 12
Pin_UART_Tx__PRT EQU CYREG_PRT12_PRT
Pin_UART_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_UART_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_UART_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_UART_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_UART_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_UART_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_UART_Tx__PS EQU CYREG_PRT12_PS
Pin_UART_Tx__SHIFT EQU 7
Pin_UART_Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_UART_Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_UART_Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_UART_Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_UART_Tx__SLW EQU CYREG_PRT12_SLW

; Motor_PI_Int
Motor_PI_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Motor_PI_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Motor_PI_Int__INTC_MASK EQU 0x01
Motor_PI_Int__INTC_NUMBER EQU 0
Motor_PI_Int__INTC_PRIOR_NUM EQU 1
Motor_PI_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Motor_PI_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Motor_PI_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_US_Echo1
Pin_US_Echo1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_US_Echo1__0__MASK EQU 0x80
Pin_US_Echo1__0__PC EQU CYREG_PRT1_PC7
Pin_US_Echo1__0__PORT EQU 1
Pin_US_Echo1__0__SHIFT EQU 7
Pin_US_Echo1__AG EQU CYREG_PRT1_AG
Pin_US_Echo1__AMUX EQU CYREG_PRT1_AMUX
Pin_US_Echo1__BIE EQU CYREG_PRT1_BIE
Pin_US_Echo1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_US_Echo1__BYP EQU CYREG_PRT1_BYP
Pin_US_Echo1__CTL EQU CYREG_PRT1_CTL
Pin_US_Echo1__DM0 EQU CYREG_PRT1_DM0
Pin_US_Echo1__DM1 EQU CYREG_PRT1_DM1
Pin_US_Echo1__DM2 EQU CYREG_PRT1_DM2
Pin_US_Echo1__DR EQU CYREG_PRT1_DR
Pin_US_Echo1__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_US_Echo1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_US_Echo1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_US_Echo1__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_US_Echo1__MASK EQU 0x80
Pin_US_Echo1__PORT EQU 1
Pin_US_Echo1__PRT EQU CYREG_PRT1_PRT
Pin_US_Echo1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_US_Echo1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_US_Echo1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_US_Echo1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_US_Echo1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_US_Echo1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_US_Echo1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_US_Echo1__PS EQU CYREG_PRT1_PS
Pin_US_Echo1__SHIFT EQU 7
Pin_US_Echo1__SLW EQU CYREG_PRT1_SLW

; Pin_US_Echo2
Pin_US_Echo2__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_US_Echo2__0__MASK EQU 0x02
Pin_US_Echo2__0__PC EQU CYREG_PRT2_PC1
Pin_US_Echo2__0__PORT EQU 2
Pin_US_Echo2__0__SHIFT EQU 1
Pin_US_Echo2__AG EQU CYREG_PRT2_AG
Pin_US_Echo2__AMUX EQU CYREG_PRT2_AMUX
Pin_US_Echo2__BIE EQU CYREG_PRT2_BIE
Pin_US_Echo2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_US_Echo2__BYP EQU CYREG_PRT2_BYP
Pin_US_Echo2__CTL EQU CYREG_PRT2_CTL
Pin_US_Echo2__DM0 EQU CYREG_PRT2_DM0
Pin_US_Echo2__DM1 EQU CYREG_PRT2_DM1
Pin_US_Echo2__DM2 EQU CYREG_PRT2_DM2
Pin_US_Echo2__DR EQU CYREG_PRT2_DR
Pin_US_Echo2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_US_Echo2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_US_Echo2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_US_Echo2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_US_Echo2__MASK EQU 0x02
Pin_US_Echo2__PORT EQU 2
Pin_US_Echo2__PRT EQU CYREG_PRT2_PRT
Pin_US_Echo2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_US_Echo2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_US_Echo2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_US_Echo2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_US_Echo2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_US_Echo2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_US_Echo2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_US_Echo2__PS EQU CYREG_PRT2_PS
Pin_US_Echo2__SHIFT EQU 1
Pin_US_Echo2__SLW EQU CYREG_PRT2_SLW

; Clock_Trigger
Clock_Trigger__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_Trigger__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_Trigger__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_Trigger__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Trigger__INDEX EQU 0x00
Clock_Trigger__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Trigger__PM_ACT_MSK EQU 0x01
Clock_Trigger__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Trigger__PM_STBY_MSK EQU 0x01

; Wheel_Vel_Int
Wheel_Vel_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Wheel_Vel_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Wheel_Vel_Int__INTC_MASK EQU 0x04
Wheel_Vel_Int__INTC_NUMBER EQU 2
Wheel_Vel_Int__INTC_PRIOR_NUM EQU 0
Wheel_Vel_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Wheel_Vel_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Wheel_Vel_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Control_Reg_US
Control_Reg_US_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_US_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_US_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_US_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_US_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Control_Reg_US_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_US_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_US_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_US_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_US_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_US_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_US_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_US_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_US_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Control_Reg_US_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Control_Reg_US_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Control_Reg_US_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Control_Reg_US_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Control_Reg_US_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_US_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Control_Reg_US_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Control_Reg_US_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; Pin_US_Trigger1
Pin_US_Trigger1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_US_Trigger1__0__MASK EQU 0x40
Pin_US_Trigger1__0__PC EQU CYREG_PRT1_PC6
Pin_US_Trigger1__0__PORT EQU 1
Pin_US_Trigger1__0__SHIFT EQU 6
Pin_US_Trigger1__AG EQU CYREG_PRT1_AG
Pin_US_Trigger1__AMUX EQU CYREG_PRT1_AMUX
Pin_US_Trigger1__BIE EQU CYREG_PRT1_BIE
Pin_US_Trigger1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_US_Trigger1__BYP EQU CYREG_PRT1_BYP
Pin_US_Trigger1__CTL EQU CYREG_PRT1_CTL
Pin_US_Trigger1__DM0 EQU CYREG_PRT1_DM0
Pin_US_Trigger1__DM1 EQU CYREG_PRT1_DM1
Pin_US_Trigger1__DM2 EQU CYREG_PRT1_DM2
Pin_US_Trigger1__DR EQU CYREG_PRT1_DR
Pin_US_Trigger1__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_US_Trigger1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_US_Trigger1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_US_Trigger1__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_US_Trigger1__MASK EQU 0x40
Pin_US_Trigger1__PORT EQU 1
Pin_US_Trigger1__PRT EQU CYREG_PRT1_PRT
Pin_US_Trigger1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_US_Trigger1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_US_Trigger1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_US_Trigger1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_US_Trigger1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_US_Trigger1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_US_Trigger1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_US_Trigger1__PS EQU CYREG_PRT1_PS
Pin_US_Trigger1__SHIFT EQU 6
Pin_US_Trigger1__SLW EQU CYREG_PRT1_SLW

; Pin_US_Trigger2
Pin_US_Trigger2__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_US_Trigger2__0__MASK EQU 0x01
Pin_US_Trigger2__0__PC EQU CYREG_PRT2_PC0
Pin_US_Trigger2__0__PORT EQU 2
Pin_US_Trigger2__0__SHIFT EQU 0
Pin_US_Trigger2__AG EQU CYREG_PRT2_AG
Pin_US_Trigger2__AMUX EQU CYREG_PRT2_AMUX
Pin_US_Trigger2__BIE EQU CYREG_PRT2_BIE
Pin_US_Trigger2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_US_Trigger2__BYP EQU CYREG_PRT2_BYP
Pin_US_Trigger2__CTL EQU CYREG_PRT2_CTL
Pin_US_Trigger2__DM0 EQU CYREG_PRT2_DM0
Pin_US_Trigger2__DM1 EQU CYREG_PRT2_DM1
Pin_US_Trigger2__DM2 EQU CYREG_PRT2_DM2
Pin_US_Trigger2__DR EQU CYREG_PRT2_DR
Pin_US_Trigger2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_US_Trigger2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_US_Trigger2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_US_Trigger2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_US_Trigger2__MASK EQU 0x01
Pin_US_Trigger2__PORT EQU 2
Pin_US_Trigger2__PRT EQU CYREG_PRT2_PRT
Pin_US_Trigger2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_US_Trigger2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_US_Trigger2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_US_Trigger2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_US_Trigger2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_US_Trigger2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_US_Trigger2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_US_Trigger2__PS EQU CYREG_PRT2_PS
Pin_US_Trigger2__SHIFT EQU 0
Pin_US_Trigger2__SLW EQU CYREG_PRT2_SLW

; Clock_Motor_Control
Clock_Motor_Control__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_Motor_Control__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_Motor_Control__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_Motor_Control__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Motor_Control__INDEX EQU 0x04
Clock_Motor_Control__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Motor_Control__PM_ACT_MSK EQU 0x10
Clock_Motor_Control__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Motor_Control__PM_STBY_MSK EQU 0x10

; Clock_Motor_PI_Control
Clock_Motor_PI_Control__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_Motor_PI_Control__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_Motor_PI_Control__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_Motor_PI_Control__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Motor_PI_Control__INDEX EQU 0x03
Clock_Motor_PI_Control__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Motor_PI_Control__PM_ACT_MSK EQU 0x08
Clock_Motor_PI_Control__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Motor_PI_Control__PM_STBY_MSK EQU 0x08

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
