
*** Running vivado
    with args -log memristor_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source memristor_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source memristor_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top memristor_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_1_0/memristor_ADC_1_0.dcp' for cell 'memristor_i/ADC_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_2_0/memristor_ADC_2_0.dcp' for cell 'memristor_i/ADC_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_3_0/memristor_ADC_3_0.dcp' for cell 'memristor_i/ADC_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_4_0/memristor_ADC_4_0.dcp' for cell 'memristor_i/ADC_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0.dcp' for cell 'memristor_i/CTRL_WEST'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_SPI_0/memristor_DA4_SPI_0.dcp' for cell 'memristor_i/DA4_SPI'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_SPI_0/memristor_PGA_SPI_0.dcp' for cell 'memristor_i/PGA_SPI'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_0_0/memristor_clk_wiz_0_0.dcp' for cell 'memristor_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_0_1/memristor_clk_wiz_0_1.dcp' for cell 'memristor_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_1_0/memristor_clk_wiz_1_0.dcp' for cell 'memristor_i/clk_wiz_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_oddr_0_0/memristor_oddr_0_0.dcp' for cell 'memristor_i/oddr_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_processing_system7_0_0/memristor_processing_system7_0_0.dcp' for cell 'memristor_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_rst_ps7_0_100M_0/memristor_rst_ps7_0_100M_0.dcp' for cell 'memristor_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_xbar_0/memristor_xbar_0.dcp' for cell 'memristor_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_auto_pc_0/memristor_auto_pc_0.dcp' for cell 'memristor_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_auto_pc_1/memristor_auto_pc_1.dcp' for cell 'memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_auto_pc_2/memristor_auto_pc_2.dcp' for cell 'memristor_i/ps7_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_auto_pc_3/memristor_auto_pc_3.dcp' for cell 'memristor_i/ps7_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_auto_pc_4/memristor_auto_pc_4.dcp' for cell 'memristor_i/ps7_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_auto_pc_5/memristor_auto_pc_5.dcp' for cell 'memristor_i/ps7_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_auto_pc_6/memristor_auto_pc_6.dcp' for cell 'memristor_i/ps7_0_axi_periph/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_auto_pc_7/memristor_auto_pc_7.dcp' for cell 'memristor_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.362 . Memory (MB): peak = 1157.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. memristor_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. memristor_i/clk_wiz_1/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. memristor_i/clk_wiz_2/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'memristor_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'memristor_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'memristor_i/clk_wiz_2/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_1_0/memristor_ADC_1_0_board.xdc] for cell 'memristor_i/ADC_1/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_1_0/memristor_ADC_1_0_board.xdc] for cell 'memristor_i/ADC_1/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_1_0/memristor_ADC_1_0.xdc] for cell 'memristor_i/ADC_1/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_1_0/memristor_ADC_1_0.xdc] for cell 'memristor_i/ADC_1/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_2_0/memristor_ADC_2_0_board.xdc] for cell 'memristor_i/ADC_2/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_2_0/memristor_ADC_2_0_board.xdc] for cell 'memristor_i/ADC_2/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_2_0/memristor_ADC_2_0.xdc] for cell 'memristor_i/ADC_2/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_2_0/memristor_ADC_2_0.xdc] for cell 'memristor_i/ADC_2/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_3_0/memristor_ADC_3_0_board.xdc] for cell 'memristor_i/ADC_3/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_3_0/memristor_ADC_3_0_board.xdc] for cell 'memristor_i/ADC_3/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_3_0/memristor_ADC_3_0.xdc] for cell 'memristor_i/ADC_3/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_3_0/memristor_ADC_3_0.xdc] for cell 'memristor_i/ADC_3/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_4_0/memristor_ADC_4_0_board.xdc] for cell 'memristor_i/ADC_4/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_4_0/memristor_ADC_4_0_board.xdc] for cell 'memristor_i/ADC_4/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_4_0/memristor_ADC_4_0.xdc] for cell 'memristor_i/ADC_4/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_ADC_4_0/memristor_ADC_4_0.xdc] for cell 'memristor_i/ADC_4/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0_board.xdc] for cell 'memristor_i/CTRL_WEST/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0_board.xdc] for cell 'memristor_i/CTRL_WEST/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0.xdc] for cell 'memristor_i/CTRL_WEST/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0.xdc] for cell 'memristor_i/CTRL_WEST/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_SPI_0/memristor_DA4_SPI_0_board.xdc] for cell 'memristor_i/DA4_SPI/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_SPI_0/memristor_DA4_SPI_0_board.xdc] for cell 'memristor_i/DA4_SPI/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_SPI_0/memristor_DA4_SPI_0.xdc] for cell 'memristor_i/DA4_SPI/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_SPI_0/memristor_DA4_SPI_0.xdc] for cell 'memristor_i/DA4_SPI/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_SPI_0/memristor_PGA_SPI_0_board.xdc] for cell 'memristor_i/PGA_SPI/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_SPI_0/memristor_PGA_SPI_0_board.xdc] for cell 'memristor_i/PGA_SPI/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_SPI_0/memristor_PGA_SPI_0.xdc] for cell 'memristor_i/PGA_SPI/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_SPI_0/memristor_PGA_SPI_0.xdc] for cell 'memristor_i/PGA_SPI/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_processing_system7_0_0/memristor_processing_system7_0_0.xdc] for cell 'memristor_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_processing_system7_0_0/memristor_processing_system7_0_0.xdc] for cell 'memristor_i/processing_system7_0/inst'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_rst_ps7_0_100M_0/memristor_rst_ps7_0_100M_0_board.xdc] for cell 'memristor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_rst_ps7_0_100M_0/memristor_rst_ps7_0_100M_0_board.xdc] for cell 'memristor_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_rst_ps7_0_100M_0/memristor_rst_ps7_0_100M_0.xdc] for cell 'memristor_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_rst_ps7_0_100M_0/memristor_rst_ps7_0_100M_0.xdc] for cell 'memristor_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_0_0/memristor_clk_wiz_0_0_board.xdc] for cell 'memristor_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_0_0/memristor_clk_wiz_0_0_board.xdc] for cell 'memristor_i/clk_wiz_0/inst'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_0_0/memristor_clk_wiz_0_0.xdc] for cell 'memristor_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_0_0/memristor_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_0_0/memristor_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1772.129 ; gain = 581.262
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_0_0/memristor_clk_wiz_0_0.xdc] for cell 'memristor_i/clk_wiz_0/inst'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_0_1/memristor_clk_wiz_0_1_board.xdc] for cell 'memristor_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_0_1/memristor_clk_wiz_0_1_board.xdc] for cell 'memristor_i/clk_wiz_1/inst'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_0_1/memristor_clk_wiz_0_1.xdc] for cell 'memristor_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_0_1/memristor_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_0_1/memristor_clk_wiz_0_1.xdc] for cell 'memristor_i/clk_wiz_1/inst'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_1_0/memristor_clk_wiz_1_0_board.xdc] for cell 'memristor_i/clk_wiz_2/inst'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_1_0/memristor_clk_wiz_1_0_board.xdc] for cell 'memristor_i/clk_wiz_2/inst'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_1_0/memristor_clk_wiz_1_0.xdc] for cell 'memristor_i/clk_wiz_2/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_1_0/memristor_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_clk_wiz_1_0/memristor_clk_wiz_1_0.xdc] for cell 'memristor_i/clk_wiz_2/inst'
Parsing XDC File [C:/ZCU702_Projects/ZCU702_memristor/design/project_11.srcs/constrs_1/new/zc702.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/ZCU702_Projects/ZCU702_memristor/design/project_11.srcs/constrs_1/new/zc702.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ZCU702_Projects/ZCU702_memristor/design/project_11.srcs/constrs_1/new/zc702.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/ZCU702_Projects/ZCU702_memristor/design/project_11.srcs/constrs_1/new/zc702.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ZCU702_Projects/ZCU702_memristor/design/project_11.srcs/constrs_1/new/zc702.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/ZCU702_Projects/ZCU702_memristor/design/project_11.srcs/constrs_1/new/zc702.xdc]
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_SPI_0/memristor_DA4_SPI_0_clocks.xdc] for cell 'memristor_i/DA4_SPI/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_DA4_SPI_0/memristor_DA4_SPI_0_clocks.xdc] for cell 'memristor_i/DA4_SPI/U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_SPI_0/memristor_PGA_SPI_0_clocks.xdc] for cell 'memristor_i/PGA_SPI/U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_PGA_SPI_0/memristor_PGA_SPI_0_clocks.xdc] for cell 'memristor_i/PGA_SPI/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance memristor_i/DA4_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance memristor_i/PGA_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1772.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

36 Infos, 10 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1772.129 ; gain = 614.906
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1772.129 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e6be7a6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.498 . Memory (MB): peak = 1791.234 ; gain = 19.105

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15fe2d885

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.546 . Memory (MB): peak = 1994.664 ; gain = 0.039
INFO: [Opt 31-389] Phase Retarget created 96 cells and removed 121 cells
INFO: [Opt 31-1021] In phase Retarget, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1cf39088a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.779 . Memory (MB): peak = 1994.664 ; gain = 0.039
INFO: [Opt 31-389] Phase Constant propagation created 215 cells and removed 734 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ce467686

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1994.664 ; gain = 0.039
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1318 cells
INFO: [Opt 31-1021] In phase Sweep, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst to drive 4005 load(s) on clock net memristor_i/processing_system7_0/inst/FCLK_CLK0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 221e8f5f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.664 ; gain = 0.039
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 221e8f5f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.664 ; gain = 0.039
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 221e8f5f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.664 ; gain = 0.039
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              96  |             121  |                                             48  |
|  Constant propagation         |             215  |             734  |                                              2  |
|  Sweep                        |               0  |            1318  |                                              3  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1994.664 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17e86148d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.664 ; gain = 0.039

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17e86148d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1994.664 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17e86148d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.664 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1994.664 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17e86148d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1994.664 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 10 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.664 ; gain = 222.535
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1994.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/impl_1/memristor_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file memristor_wrapper_drc_opted.rpt -pb memristor_wrapper_drc_opted.pb -rpx memristor_wrapper_drc_opted.rpx
Command: report_drc -file memristor_wrapper_drc_opted.rpt -pb memristor_wrapper_drc_opted.pb -rpx memristor_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/impl_1/memristor_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2035.699 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 859c7070

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2035.699 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 768fb99b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.907 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 140cb5397

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 140cb5397

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2035.699 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 140cb5397

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ed364910

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b1fcf391

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 17 LUTNM shape to break, 135 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 14, two critical 3, total 17, new lutff created 3
INFO: [Physopt 32-775] End 1 Pass. Optimized 65 nets or cells. Created 17 new cells, deleted 48 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2035.699 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           17  |             48  |                    65  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           17  |             48  |                    65  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: b05f891e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2035.699 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 15b33cee4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2035.699 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15b33cee4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9bc50bef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 159b8e47a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1287b15c9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19d7d7fae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1496afc8f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d1746b2a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 183c17590

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: febe4c9b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1f14a6759

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2035.699 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f14a6759

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1644f19dc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.555 | TNS=-15.256 |
Phase 1 Physical Synthesis Initialization | Checksum: 169b2df98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.319 . Memory (MB): peak = 2035.699 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20e971be3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.361 . Memory (MB): peak = 2035.699 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1644f19dc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2035.699 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.059. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2035.699 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1af7b1870

Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1af7b1870

Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1af7b1870

Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2035.699 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1af7b1870

Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2035.699 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2035.699 ; gain = 0.000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2035.699 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20e8ad58f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2035.699 ; gain = 0.000
Ending Placer Task | Checksum: 15500f60f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2035.699 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 10 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 2035.699 ; gain = 0.004
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.757 . Memory (MB): peak = 2035.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/impl_1/memristor_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file memristor_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2035.699 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file memristor_wrapper_utilization_placed.rpt -pb memristor_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file memristor_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2035.699 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 10 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.771 . Memory (MB): peak = 2055.027 ; gain = 17.867
INFO: [Common 17-1381] The checkpoint 'C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/impl_1/memristor_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d3c99f8b ConstDB: 0 ShapeSum: 81375684 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 35151a9a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2169.543 ; gain = 105.461
Post Restoration Checksum: NetGraph: 2590f24c NumContArr: f84284e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 35151a9a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2169.543 ; gain = 105.461

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 35151a9a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2176.219 ; gain = 112.137

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 35151a9a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2176.219 ; gain = 112.137
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10a5625c6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2205.109 ; gain = 141.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.017 | TNS=-0.034 | WHS=-0.183 | THS=-89.371|

Phase 2 Router Initialization | Checksum: 10d0105c3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2205.109 ; gain = 141.027

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6562
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6562
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10d0105c3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2205.109 ; gain = 141.027
Phase 3 Initial Routing | Checksum: 16dcc04d5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2205.109 ; gain = 141.027
INFO: [Route 35-580] Design has 24 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                    memristor_i/ADC_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |memristor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |memristor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D|
|               clk_fpga_0 |               clk_fpga_0 |memristor_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    memristor_i/ADC_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1518
 Number of Nodes with overlaps = 545
 Number of Nodes with overlaps = 199
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.270 | TNS=-2.119 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16d4c510f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2205.109 ; gain = 141.027

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.146 | TNS=-0.388 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e016eb43

Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 2205.109 ; gain = 141.027

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.218 | TNS=-0.936 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: b905b0e4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 2205.109 ; gain = 141.027
Phase 4 Rip-up And Reroute | Checksum: b905b0e4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 2205.109 ; gain = 141.027

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 150eb7f96

Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 2205.109 ; gain = 141.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.031 | TNS=-0.031 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: c8898339

Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 2205.109 ; gain = 141.027

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c8898339

Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 2205.109 ; gain = 141.027
Phase 5 Delay and Skew Optimization | Checksum: c8898339

Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 2205.109 ; gain = 141.027

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e17b10da

Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 2205.109 ; gain = 141.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.031 | TNS=-0.031 | WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 121e73e3d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 2205.109 ; gain = 141.027
Phase 6 Post Hold Fix | Checksum: 121e73e3d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 2205.109 ; gain = 141.027

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.37812 %
  Global Horizontal Routing Utilization  = 2.00727 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: dae11baa

Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 2205.109 ; gain = 141.027

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: dae11baa

Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 2205.109 ; gain = 141.027

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16ad674d2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 2205.109 ; gain = 141.027

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.031 | TNS=-0.031 | WHS=0.044  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16ad674d2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 2205.109 ; gain = 141.027
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 2205.109 ; gain = 141.027

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 11 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 2205.109 ; gain = 150.082
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.836 . Memory (MB): peak = 2211.883 ; gain = 6.773
INFO: [Common 17-1381] The checkpoint 'C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/impl_1/memristor_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file memristor_wrapper_drc_routed.rpt -pb memristor_wrapper_drc_routed.pb -rpx memristor_wrapper_drc_routed.rpx
Command: report_drc -file memristor_wrapper_drc_routed.rpt -pb memristor_wrapper_drc_routed.pb -rpx memristor_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/impl_1/memristor_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file memristor_wrapper_methodology_drc_routed.rpt -pb memristor_wrapper_methodology_drc_routed.pb -rpx memristor_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file memristor_wrapper_methodology_drc_routed.rpt -pb memristor_wrapper_methodology_drc_routed.pb -rpx memristor_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/impl_1/memristor_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file memristor_wrapper_power_routed.rpt -pb memristor_wrapper_power_summary_routed.pb -rpx memristor_wrapper_power_routed.rpx
Command: report_power -file memristor_wrapper_power_routed.rpt -pb memristor_wrapper_power_summary_routed.pb -rpx memristor_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
137 Infos, 11 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file memristor_wrapper_route_status.rpt -pb memristor_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file memristor_wrapper_timing_summary_routed.rpt -pb memristor_wrapper_timing_summary_routed.pb -rpx memristor_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file memristor_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file memristor_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file memristor_wrapper_bus_skew_routed.rpt -pb memristor_wrapper_bus_skew_routed.pb -rpx memristor_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force memristor_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./memristor_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2705.508 ; gain = 456.770
INFO: [Common 17-206] Exiting Vivado at Mon May  6 14:11:37 2024...
