# Pipeline-CPU-verilog-
Using verilog and ModelSim to build a pipeline CPU
