#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002839104aeb0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000028391166bc0_0 .net "PC", 31 0, L_00000283911f3160;  1 drivers
v00000283911661c0_0 .net "cycles_consumed", 31 0, v0000028391166c60_0;  1 drivers
v00000283911663a0_0 .var "input_clk", 0 0;
v00000283911664e0_0 .var "rst", 0 0;
S_0000028390ef9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002839104aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000283910a0fc0 .functor NOR 1, v00000283911663a0_0, v000002839114e6b0_0, C4<0>, C4<0>;
L_00000283910a15e0 .functor AND 1, v0000028391132c50_0, v0000028391133d30_0, C4<1>, C4<1>;
L_00000283910a19d0 .functor AND 1, L_00000283910a15e0, L_00000283911669e0, C4<1>, C4<1>;
L_00000283910a1ea0 .functor AND 1, v0000028391122d30_0, v0000028391122830_0, C4<1>, C4<1>;
L_00000283910a1030 .functor AND 1, L_00000283910a1ea0, L_0000028391166a80, C4<1>, C4<1>;
L_00000283910a0a80 .functor AND 1, v000002839114d7b0_0, v000002839114f830_0, C4<1>, C4<1>;
L_00000283910a1a40 .functor AND 1, L_00000283910a0a80, L_0000028391166b20, C4<1>, C4<1>;
L_00000283910a1ab0 .functor AND 1, v0000028391132c50_0, v0000028391133d30_0, C4<1>, C4<1>;
L_00000283910a1dc0 .functor AND 1, L_00000283910a1ab0, L_0000028391166da0, C4<1>, C4<1>;
L_00000283910a0bd0 .functor AND 1, v0000028391122d30_0, v0000028391122830_0, C4<1>, C4<1>;
L_00000283910a17a0 .functor AND 1, L_00000283910a0bd0, L_0000028391166e40, C4<1>, C4<1>;
L_00000283910a1ff0 .functor AND 1, v000002839114d7b0_0, v000002839114f830_0, C4<1>, C4<1>;
L_00000283910a0cb0 .functor AND 1, L_00000283910a1ff0, L_00000283911673e0, C4<1>, C4<1>;
L_000002839116d840 .functor NOT 1, L_00000283910a0fc0, C4<0>, C4<0>, C4<0>;
L_000002839116eb10 .functor NOT 1, L_00000283910a0fc0, C4<0>, C4<0>, C4<0>;
L_0000028391175390 .functor NOT 1, L_00000283910a0fc0, C4<0>, C4<0>, C4<0>;
L_00000283911769e0 .functor NOT 1, L_00000283910a0fc0, C4<0>, C4<0>, C4<0>;
L_0000028391176ac0 .functor NOT 1, L_00000283910a0fc0, C4<0>, C4<0>, C4<0>;
L_00000283911f3160 .functor BUFZ 32, v000002839114cf90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000283911520d0_0 .net "EX1_ALU_OPER1", 31 0, L_000002839116ebf0;  1 drivers
v00000283911509b0_0 .net "EX1_ALU_OPER2", 31 0, L_0000028391175a20;  1 drivers
v000002839114fa10_0 .net "EX1_PC", 31 0, v0000028391134d70_0;  1 drivers
v0000028391151310_0 .net "EX1_PFC", 31 0, v0000028391134910_0;  1 drivers
v0000028391150d70_0 .net "EX1_PFC_to_IF", 31 0, L_0000028391163d80;  1 drivers
v00000283911502d0_0 .net "EX1_forward_to_B", 31 0, v0000028391134a50_0;  1 drivers
v0000028391151950_0 .net "EX1_is_beq", 0 0, v00000283911356d0_0;  1 drivers
v000002839114fab0_0 .net "EX1_is_bne", 0 0, v0000028391134af0_0;  1 drivers
v0000028391151db0_0 .net "EX1_is_jal", 0 0, v0000028391134cd0_0;  1 drivers
v0000028391151ef0_0 .net "EX1_is_jr", 0 0, v0000028391134050_0;  1 drivers
v000002839114fc90_0 .net "EX1_is_oper2_immed", 0 0, v0000028391135310_0;  1 drivers
v0000028391150af0_0 .net "EX1_memread", 0 0, v00000283911351d0_0;  1 drivers
v0000028391151b30_0 .net "EX1_memwrite", 0 0, v0000028391135090_0;  1 drivers
v0000028391151590_0 .net "EX1_opcode", 11 0, v00000283911353b0_0;  1 drivers
v0000028391151630_0 .net "EX1_predicted", 0 0, v0000028391134e10_0;  1 drivers
v00000283911505f0_0 .net "EX1_rd_ind", 4 0, v0000028391134eb0_0;  1 drivers
v0000028391150b90_0 .net "EX1_rd_indzero", 0 0, v0000028391135630_0;  1 drivers
v0000028391150c30_0 .net "EX1_regwrite", 0 0, v0000028391134f50_0;  1 drivers
v00000283911516d0_0 .net "EX1_rs1", 31 0, v0000028391134ff0_0;  1 drivers
v0000028391151450_0 .net "EX1_rs1_ind", 4 0, v0000028391135450_0;  1 drivers
v0000028391151f90_0 .net "EX1_rs2", 31 0, v00000283911354f0_0;  1 drivers
v0000028391151e50_0 .net "EX1_rs2_ind", 4 0, v00000283911340f0_0;  1 drivers
v0000028391150eb0_0 .net "EX1_rs2_out", 31 0, L_0000028391175630;  1 drivers
v0000028391150370_0 .net "EX2_ALU_OPER1", 31 0, v0000028391133fb0_0;  1 drivers
v00000283911514f0_0 .net "EX2_ALU_OPER2", 31 0, v0000028391133a10_0;  1 drivers
v0000028391151270_0 .net "EX2_ALU_OUT", 31 0, L_0000028391165400;  1 drivers
v0000028391150690_0 .net "EX2_PC", 31 0, v00000283911324d0_0;  1 drivers
v0000028391150870_0 .net "EX2_PFC_to_IF", 31 0, v00000283911331f0_0;  1 drivers
v0000028391151810_0 .net "EX2_forward_to_B", 31 0, v0000028391132610_0;  1 drivers
v0000028391150230_0 .net "EX2_is_beq", 0 0, v00000283911335b0_0;  1 drivers
v00000283911504b0_0 .net "EX2_is_bne", 0 0, v00000283911336f0_0;  1 drivers
v0000028391150ff0_0 .net "EX2_is_jal", 0 0, v0000028391131850_0;  1 drivers
v0000028391150410_0 .net "EX2_is_jr", 0 0, v00000283911327f0_0;  1 drivers
v000002839114fb50_0 .net "EX2_is_oper2_immed", 0 0, v0000028391133470_0;  1 drivers
v0000028391152170_0 .net "EX2_memread", 0 0, v0000028391133970_0;  1 drivers
v0000028391152030_0 .net "EX2_memwrite", 0 0, v0000028391133790_0;  1 drivers
v0000028391150cd0_0 .net "EX2_opcode", 11 0, v0000028391132b10_0;  1 drivers
v000002839114ffb0_0 .net "EX2_predicted", 0 0, v00000283911338d0_0;  1 drivers
v0000028391151bd0_0 .net "EX2_rd_ind", 4 0, v0000028391132bb0_0;  1 drivers
v0000028391151c70_0 .net "EX2_rd_indzero", 0 0, v0000028391133d30_0;  1 drivers
v00000283911518b0_0 .net "EX2_regwrite", 0 0, v0000028391132c50_0;  1 drivers
v000002839114fbf0_0 .net "EX2_rs1", 31 0, v0000028391132cf0_0;  1 drivers
v0000028391150730_0 .net "EX2_rs1_ind", 4 0, v0000028391133ab0_0;  1 drivers
v00000283911519f0_0 .net "EX2_rs2_ind", 4 0, v00000283911318f0_0;  1 drivers
v0000028391151a90_0 .net "EX2_rs2_out", 31 0, v0000028391131990_0;  1 drivers
v000002839114fd30_0 .net "ID_INST", 31 0, v000002839113e1a0_0;  1 drivers
v000002839114fdd0_0 .net "ID_PC", 31 0, v000002839113e240_0;  1 drivers
v000002839114fe70_0 .net "ID_PFC_to_EX", 31 0, L_0000028391162700;  1 drivers
v0000028391151d10_0 .net "ID_PFC_to_IF", 31 0, L_0000028391162a20;  1 drivers
v0000028391151130_0 .net "ID_forward_to_B", 31 0, L_00000283911620c0;  1 drivers
v0000028391150e10_0 .net "ID_is_beq", 0 0, L_0000028391163740;  1 drivers
v000002839114ff10_0 .net "ID_is_bne", 0 0, L_0000028391160fe0;  1 drivers
v00000283911511d0_0 .net "ID_is_j", 0 0, L_0000028391161440;  1 drivers
v0000028391150050_0 .net "ID_is_jal", 0 0, L_0000028391161300;  1 drivers
v00000283911507d0_0 .net "ID_is_jr", 0 0, L_0000028391161d00;  1 drivers
v0000028391150a50_0 .net "ID_is_oper2_immed", 0 0, L_000002839116e2c0;  1 drivers
v00000283911500f0_0 .net "ID_memread", 0 0, L_0000028391162200;  1 drivers
v0000028391150190_0 .net "ID_memwrite", 0 0, L_0000028391162020;  1 drivers
v0000028391150550_0 .net "ID_opcode", 11 0, v000002839114b2d0_0;  1 drivers
v0000028391150f50_0 .net "ID_predicted", 0 0, v0000028391138340_0;  1 drivers
v00000283911522b0_0 .net "ID_rd_ind", 4 0, v000002839114c950_0;  1 drivers
v0000028391152210_0 .net "ID_regwrite", 0 0, L_0000028391161a80;  1 drivers
v0000028391152850_0 .net "ID_rs1", 31 0, v000002839113d700_0;  1 drivers
v00000283911527b0_0 .net "ID_rs1_ind", 4 0, v000002839114b190_0;  1 drivers
v0000028391152350_0 .net "ID_rs2", 31 0, v000002839113d520_0;  1 drivers
v00000283911523f0_0 .net "ID_rs2_ind", 4 0, v000002839114cef0_0;  1 drivers
v00000283911528f0_0 .net "IF_INST", 31 0, L_000002839116d760;  1 drivers
v00000283911525d0_0 .net "IF_pc", 31 0, v000002839114cf90_0;  1 drivers
v0000028391152670_0 .net "MEM_ALU_OUT", 31 0, v0000028391122fb0_0;  1 drivers
v0000028391152490_0 .net "MEM_Data_mem_out", 31 0, v000002839114dcb0_0;  1 drivers
v0000028391152530_0 .net "MEM_memread", 0 0, v0000028391123f50_0;  1 drivers
v0000028391152710_0 .net "MEM_memwrite", 0 0, v0000028391122bf0_0;  1 drivers
v0000028391167020_0 .net "MEM_opcode", 11 0, v0000028391123050_0;  1 drivers
v0000028391167ca0_0 .net "MEM_rd_ind", 4 0, v00000283911226f0_0;  1 drivers
v0000028391166ee0_0 .net "MEM_rd_indzero", 0 0, v0000028391122830_0;  1 drivers
v0000028391166800_0 .net "MEM_regwrite", 0 0, v0000028391122d30_0;  1 drivers
v00000283911677a0_0 .net "MEM_rs2", 31 0, v0000028391122970_0;  1 drivers
v0000028391167a20_0 .net "PC", 31 0, L_00000283911f3160;  alias, 1 drivers
v0000028391168100_0 .net "STALL_ID1_FLUSH", 0 0, v0000028391137300_0;  1 drivers
v00000283911681a0_0 .net "STALL_ID2_FLUSH", 0 0, v00000283911373a0_0;  1 drivers
v0000028391168380_0 .net "STALL_IF_FLUSH", 0 0, v0000028391139e20_0;  1 drivers
v0000028391166f80_0 .net "WB_ALU_OUT", 31 0, v000002839114f510_0;  1 drivers
v0000028391167480_0 .net "WB_Data_mem_out", 31 0, v000002839114e110_0;  1 drivers
v0000028391167fc0_0 .net "WB_memread", 0 0, v000002839114f5b0_0;  1 drivers
v0000028391167520_0 .net "WB_rd_ind", 4 0, v000002839114f650_0;  1 drivers
v0000028391166580_0 .net "WB_rd_indzero", 0 0, v000002839114f830_0;  1 drivers
v00000283911670c0_0 .net "WB_regwrite", 0 0, v000002839114d7b0_0;  1 drivers
v0000028391168420_0 .net "Wrong_prediction", 0 0, L_0000028391176b30;  1 drivers
v0000028391167ac0_0 .net *"_ivl_1", 0 0, L_00000283910a15e0;  1 drivers
v0000028391166620_0 .net *"_ivl_13", 0 0, L_00000283910a0a80;  1 drivers
v00000283911672a0_0 .net *"_ivl_14", 0 0, L_0000028391166b20;  1 drivers
v00000283911686a0_0 .net *"_ivl_19", 0 0, L_00000283910a1ab0;  1 drivers
v00000283911675c0_0 .net *"_ivl_2", 0 0, L_00000283911669e0;  1 drivers
v0000028391168240_0 .net *"_ivl_20", 0 0, L_0000028391166da0;  1 drivers
v0000028391167660_0 .net *"_ivl_25", 0 0, L_00000283910a0bd0;  1 drivers
v0000028391166260_0 .net *"_ivl_26", 0 0, L_0000028391166e40;  1 drivers
v00000283911682e0_0 .net *"_ivl_31", 0 0, L_00000283910a1ff0;  1 drivers
v0000028391166300_0 .net *"_ivl_32", 0 0, L_00000283911673e0;  1 drivers
v0000028391167700_0 .net *"_ivl_40", 31 0, L_0000028391162480;  1 drivers
L_0000028391180c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028391167840_0 .net *"_ivl_43", 26 0, L_0000028391180c58;  1 drivers
L_0000028391180ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028391167c00_0 .net/2u *"_ivl_44", 31 0, L_0000028391180ca0;  1 drivers
v0000028391167b60_0 .net *"_ivl_52", 31 0, L_00000283911dd240;  1 drivers
L_0000028391180d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028391168740_0 .net *"_ivl_55", 26 0, L_0000028391180d30;  1 drivers
L_0000028391180d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028391167d40_0 .net/2u *"_ivl_56", 31 0, L_0000028391180d78;  1 drivers
v0000028391167160_0 .net *"_ivl_7", 0 0, L_00000283910a1ea0;  1 drivers
v0000028391167980_0 .net *"_ivl_8", 0 0, L_0000028391166a80;  1 drivers
v00000283911666c0_0 .net "alu_selA", 1 0, L_0000028391166d00;  1 drivers
v00000283911678e0_0 .net "alu_selB", 1 0, L_0000028391168ce0;  1 drivers
v0000028391167de0_0 .net "clk", 0 0, L_00000283910a0fc0;  1 drivers
v0000028391166c60_0 .var "cycles_consumed", 31 0;
v0000028391167e80_0 .net "exhaz", 0 0, L_00000283910a1030;  1 drivers
v0000028391167f20_0 .net "exhaz2", 0 0, L_00000283910a17a0;  1 drivers
v0000028391165fe0_0 .net "hlt", 0 0, v000002839114e6b0_0;  1 drivers
v0000028391166760_0 .net "idhaz", 0 0, L_00000283910a19d0;  1 drivers
v0000028391166440_0 .net "idhaz2", 0 0, L_00000283910a1dc0;  1 drivers
v0000028391167340_0 .net "if_id_write", 0 0, v00000283911391a0_0;  1 drivers
v0000028391168060_0 .net "input_clk", 0 0, v00000283911663a0_0;  1 drivers
v00000283911668a0_0 .net "is_branch_and_taken", 0 0, L_000002839116e4f0;  1 drivers
v0000028391167200_0 .net "memhaz", 0 0, L_00000283910a1a40;  1 drivers
v00000283911684c0_0 .net "memhaz2", 0 0, L_00000283910a0cb0;  1 drivers
v0000028391166080_0 .net "pc_src", 2 0, L_0000028391161bc0;  1 drivers
v0000028391166120_0 .net "pc_write", 0 0, v000002839113b220_0;  1 drivers
v0000028391166940_0 .net "rst", 0 0, v00000283911664e0_0;  1 drivers
v0000028391168560_0 .net "store_rs2_forward", 1 0, L_0000028391168880;  1 drivers
v0000028391168600_0 .net "wdata_to_reg_file", 31 0, L_0000028391176ba0;  1 drivers
E_00000283910aab00/0 .event negedge, v0000028391137f80_0;
E_00000283910aab00/1 .event posedge, v0000028391123690_0;
E_00000283910aab00 .event/or E_00000283910aab00/0, E_00000283910aab00/1;
L_00000283911669e0 .cmp/eq 5, v0000028391132bb0_0, v0000028391135450_0;
L_0000028391166a80 .cmp/eq 5, v00000283911226f0_0, v0000028391135450_0;
L_0000028391166b20 .cmp/eq 5, v000002839114f650_0, v0000028391135450_0;
L_0000028391166da0 .cmp/eq 5, v0000028391132bb0_0, v00000283911340f0_0;
L_0000028391166e40 .cmp/eq 5, v00000283911226f0_0, v00000283911340f0_0;
L_00000283911673e0 .cmp/eq 5, v000002839114f650_0, v00000283911340f0_0;
L_0000028391162480 .concat [ 5 27 0 0], v000002839114c950_0, L_0000028391180c58;
L_0000028391162520 .cmp/ne 32, L_0000028391162480, L_0000028391180ca0;
L_00000283911dd240 .concat [ 5 27 0 0], v0000028391132bb0_0, L_0000028391180d30;
L_00000283911ddce0 .cmp/ne 32, L_00000283911dd240, L_0000028391180d78;
S_0000028390e7d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000028390ef9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000283910a2220 .functor NOT 1, L_00000283910a1030, C4<0>, C4<0>, C4<0>;
L_00000283910a0b60 .functor AND 1, L_00000283910a1a40, L_00000283910a2220, C4<1>, C4<1>;
L_00000283910a12d0 .functor OR 1, L_00000283910a19d0, L_00000283910a0b60, C4<0>, C4<0>;
L_00000283910a16c0 .functor OR 1, L_00000283910a19d0, L_00000283910a1030, C4<0>, C4<0>;
v00000283910cc430_0 .net *"_ivl_12", 0 0, L_00000283910a16c0;  1 drivers
v00000283910cabd0_0 .net *"_ivl_2", 0 0, L_00000283910a2220;  1 drivers
v00000283910ca950_0 .net *"_ivl_5", 0 0, L_00000283910a0b60;  1 drivers
v00000283910cbcb0_0 .net *"_ivl_7", 0 0, L_00000283910a12d0;  1 drivers
v00000283910cb3f0_0 .net "alu_selA", 1 0, L_0000028391166d00;  alias, 1 drivers
v00000283910cc390_0 .net "exhaz", 0 0, L_00000283910a1030;  alias, 1 drivers
v00000283910cbb70_0 .net "idhaz", 0 0, L_00000283910a19d0;  alias, 1 drivers
v00000283910cb030_0 .net "memhaz", 0 0, L_00000283910a1a40;  alias, 1 drivers
L_0000028391166d00 .concat8 [ 1 1 0 0], L_00000283910a12d0, L_00000283910a16c0;
S_0000028390e7d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000028390ef9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000283910a2060 .functor NOT 1, L_00000283910a17a0, C4<0>, C4<0>, C4<0>;
L_00000283910a1730 .functor AND 1, L_00000283910a0cb0, L_00000283910a2060, C4<1>, C4<1>;
L_00000283910a1880 .functor OR 1, L_00000283910a1dc0, L_00000283910a1730, C4<0>, C4<0>;
L_00000283910a0d90 .functor NOT 1, v0000028391135310_0, C4<0>, C4<0>, C4<0>;
L_00000283910a0e70 .functor AND 1, L_00000283910a1880, L_00000283910a0d90, C4<1>, C4<1>;
L_00000283910a20d0 .functor OR 1, L_00000283910a1dc0, L_00000283910a17a0, C4<0>, C4<0>;
L_00000283910a2140 .functor NOT 1, v0000028391135310_0, C4<0>, C4<0>, C4<0>;
L_00000283910a21b0 .functor AND 1, L_00000283910a20d0, L_00000283910a2140, C4<1>, C4<1>;
v00000283910cb710_0 .net "EX1_is_oper2_immed", 0 0, v0000028391135310_0;  alias, 1 drivers
v00000283910cae50_0 .net *"_ivl_11", 0 0, L_00000283910a0e70;  1 drivers
v00000283910cb990_0 .net *"_ivl_16", 0 0, L_00000283910a20d0;  1 drivers
v00000283910cbd50_0 .net *"_ivl_17", 0 0, L_00000283910a2140;  1 drivers
v00000283910cbad0_0 .net *"_ivl_2", 0 0, L_00000283910a2060;  1 drivers
v00000283910cac70_0 .net *"_ivl_20", 0 0, L_00000283910a21b0;  1 drivers
v00000283910ca9f0_0 .net *"_ivl_5", 0 0, L_00000283910a1730;  1 drivers
v00000283910cc4d0_0 .net *"_ivl_7", 0 0, L_00000283910a1880;  1 drivers
v00000283910caa90_0 .net *"_ivl_8", 0 0, L_00000283910a0d90;  1 drivers
v00000283910cb850_0 .net "alu_selB", 1 0, L_0000028391168ce0;  alias, 1 drivers
v00000283910cad10_0 .net "exhaz", 0 0, L_00000283910a17a0;  alias, 1 drivers
v00000283910cb8f0_0 .net "idhaz", 0 0, L_00000283910a1dc0;  alias, 1 drivers
v00000283910cb2b0_0 .net "memhaz", 0 0, L_00000283910a0cb0;  alias, 1 drivers
L_0000028391168ce0 .concat8 [ 1 1 0 0], L_00000283910a0e70, L_00000283910a21b0;
S_0000028390e769c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000028390ef9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000283910a2530 .functor NOT 1, L_00000283910a17a0, C4<0>, C4<0>, C4<0>;
L_00000283910a24c0 .functor AND 1, L_00000283910a0cb0, L_00000283910a2530, C4<1>, C4<1>;
L_00000283910a25a0 .functor OR 1, L_00000283910a1dc0, L_00000283910a24c0, C4<0>, C4<0>;
L_00000283910a2610 .functor OR 1, L_00000283910a1dc0, L_00000283910a17a0, C4<0>, C4<0>;
v00000283910cb0d0_0 .net *"_ivl_12", 0 0, L_00000283910a2610;  1 drivers
v00000283910cadb0_0 .net *"_ivl_2", 0 0, L_00000283910a2530;  1 drivers
v00000283910cb530_0 .net *"_ivl_5", 0 0, L_00000283910a24c0;  1 drivers
v00000283910cbc10_0 .net *"_ivl_7", 0 0, L_00000283910a25a0;  1 drivers
v00000283910cb5d0_0 .net "exhaz", 0 0, L_00000283910a17a0;  alias, 1 drivers
v00000283910cb670_0 .net "idhaz", 0 0, L_00000283910a1dc0;  alias, 1 drivers
v0000028391044e60_0 .net "memhaz", 0 0, L_00000283910a0cb0;  alias, 1 drivers
v00000283910446e0_0 .net "store_rs2_forward", 1 0, L_0000028391168880;  alias, 1 drivers
L_0000028391168880 .concat8 [ 1 1 0 0], L_00000283910a25a0, L_00000283910a2610;
S_0000028390e76b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000028390ef9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000028391044280_0 .net "EX_ALU_OUT", 31 0, L_0000028391165400;  alias, 1 drivers
v0000028391045360_0 .net "EX_memread", 0 0, v0000028391133970_0;  alias, 1 drivers
v000002839102ff60_0 .net "EX_memwrite", 0 0, v0000028391133790_0;  alias, 1 drivers
v000002839102f920_0 .net "EX_opcode", 11 0, v0000028391132b10_0;  alias, 1 drivers
v0000028391123a50_0 .net "EX_rd_ind", 4 0, v0000028391132bb0_0;  alias, 1 drivers
v0000028391122b50_0 .net "EX_rd_indzero", 0 0, L_00000283911ddce0;  1 drivers
v0000028391123e10_0 .net "EX_regwrite", 0 0, v0000028391132c50_0;  alias, 1 drivers
v0000028391122e70_0 .net "EX_rs2_out", 31 0, v0000028391131990_0;  alias, 1 drivers
v0000028391122fb0_0 .var "MEM_ALU_OUT", 31 0;
v0000028391123f50_0 .var "MEM_memread", 0 0;
v0000028391122bf0_0 .var "MEM_memwrite", 0 0;
v0000028391123050_0 .var "MEM_opcode", 11 0;
v00000283911226f0_0 .var "MEM_rd_ind", 4 0;
v0000028391122830_0 .var "MEM_rd_indzero", 0 0;
v0000028391122d30_0 .var "MEM_regwrite", 0 0;
v0000028391122970_0 .var "MEM_rs2", 31 0;
v0000028391122a10_0 .net "clk", 0 0, L_00000283911769e0;  1 drivers
v0000028391123690_0 .net "rst", 0 0, v00000283911664e0_0;  alias, 1 drivers
E_00000283910ab540 .event posedge, v0000028391123690_0, v0000028391122a10_0;
S_0000028390ee9aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000028390ef9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000028390ed1490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028390ed14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028390ed1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028390ed1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028390ed1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028390ed15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028390ed15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028390ed1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028390ed1650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028390ed1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028390ed16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028390ed16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028390ed1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028390ed1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028390ed17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028390ed17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028390ed1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028390ed1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028390ed1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028390ed18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028390ed18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028390ed1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028390ed1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028390ed1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028390ed19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028391175860 .functor XOR 1, L_00000283911757f0, v00000283911338d0_0, C4<0>, C4<0>;
L_00000283911758d0 .functor NOT 1, L_0000028391175860, C4<0>, C4<0>, C4<0>;
L_0000028391176890 .functor OR 1, v00000283911664e0_0, L_00000283911758d0, C4<0>, C4<0>;
L_0000028391176b30 .functor NOT 1, L_0000028391176890, C4<0>, C4<0>, C4<0>;
v00000283911276a0_0 .net "ALU_OP", 3 0, v0000028391127240_0;  1 drivers
v0000028391128aa0_0 .net "BranchDecision", 0 0, L_00000283911757f0;  1 drivers
v0000028391128d20_0 .net "CF", 0 0, v0000028391127600_0;  1 drivers
v0000028391129860_0 .net "EX_opcode", 11 0, v0000028391132b10_0;  alias, 1 drivers
v0000028391128be0_0 .net "Wrong_prediction", 0 0, L_0000028391176b30;  alias, 1 drivers
v0000028391128a00_0 .net "ZF", 0 0, L_00000283911759b0;  1 drivers
L_0000028391180ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028391129900_0 .net/2u *"_ivl_0", 31 0, L_0000028391180ce8;  1 drivers
v00000283911283c0_0 .net *"_ivl_11", 0 0, L_0000028391176890;  1 drivers
v0000028391128f00_0 .net *"_ivl_2", 31 0, L_0000028391164500;  1 drivers
v0000028391128c80_0 .net *"_ivl_6", 0 0, L_0000028391175860;  1 drivers
v00000283911290e0_0 .net *"_ivl_8", 0 0, L_00000283911758d0;  1 drivers
v0000028391129540_0 .net "alu_out", 31 0, L_0000028391165400;  alias, 1 drivers
v0000028391129040_0 .net "alu_outw", 31 0, v00000283911271a0_0;  1 drivers
v0000028391128b40_0 .net "is_beq", 0 0, v00000283911335b0_0;  alias, 1 drivers
v00000283911295e0_0 .net "is_bne", 0 0, v00000283911336f0_0;  alias, 1 drivers
v0000028391128280_0 .net "is_jal", 0 0, v0000028391131850_0;  alias, 1 drivers
v00000283911286e0_0 .net "oper1", 31 0, v0000028391133fb0_0;  alias, 1 drivers
v0000028391129180_0 .net "oper2", 31 0, v0000028391133a10_0;  alias, 1 drivers
v0000028391128dc0_0 .net "pc", 31 0, v00000283911324d0_0;  alias, 1 drivers
v0000028391129360_0 .net "predicted", 0 0, v00000283911338d0_0;  alias, 1 drivers
v0000028391129400_0 .net "rst", 0 0, v00000283911664e0_0;  alias, 1 drivers
L_0000028391164500 .arith/sum 32, v00000283911324d0_0, L_0000028391180ce8;
L_0000028391165400 .functor MUXZ 32, v00000283911271a0_0, L_0000028391164500, v0000028391131850_0, C4<>;
S_0000028390ee9c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000028390ee9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000028391175400 .functor AND 1, v00000283911335b0_0, L_0000028391175080, C4<1>, C4<1>;
L_00000283911755c0 .functor NOT 1, L_0000028391175080, C4<0>, C4<0>, C4<0>;
L_0000028391175780 .functor AND 1, v00000283911336f0_0, L_00000283911755c0, C4<1>, C4<1>;
L_00000283911757f0 .functor OR 1, L_0000028391175400, L_0000028391175780, C4<0>, C4<0>;
v0000028391127ec0_0 .net "BranchDecision", 0 0, L_00000283911757f0;  alias, 1 drivers
v0000028391128140_0 .net *"_ivl_2", 0 0, L_00000283911755c0;  1 drivers
v0000028391126ac0_0 .net "is_beq", 0 0, v00000283911335b0_0;  alias, 1 drivers
v0000028391126a20_0 .net "is_beq_taken", 0 0, L_0000028391175400;  1 drivers
v00000283911280a0_0 .net "is_bne", 0 0, v00000283911336f0_0;  alias, 1 drivers
v00000283911260c0_0 .net "is_bne_taken", 0 0, L_0000028391175780;  1 drivers
v0000028391127100_0 .net "is_eq", 0 0, L_0000028391175080;  1 drivers
v0000028391126160_0 .net "oper1", 31 0, v0000028391133fb0_0;  alias, 1 drivers
v00000283911281e0_0 .net "oper2", 31 0, v0000028391133a10_0;  alias, 1 drivers
S_0000028390f30140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000028390ee9c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000028391176200 .functor XOR 1, L_0000028391164140, L_00000283911641e0, C4<0>, C4<0>;
L_0000028391175160 .functor XOR 1, L_00000283911654a0, L_0000028391164280, C4<0>, C4<0>;
L_0000028391176270 .functor XOR 1, L_0000028391165680, L_0000028391165720, C4<0>, C4<0>;
L_0000028391174de0 .functor XOR 1, L_00000283911646e0, L_00000283911657c0, C4<0>, C4<0>;
L_00000283911751d0 .functor XOR 1, L_0000028391164320, L_0000028391165860, C4<0>, C4<0>;
L_0000028391176040 .functor XOR 1, L_0000028391165a40, L_0000028391165ae0, C4<0>, C4<0>;
L_00000283911752b0 .functor XOR 1, L_00000283911dc840, L_00000283911db080, C4<0>, C4<0>;
L_0000028391175d30 .functor XOR 1, L_00000283911dc340, L_00000283911da7c0, C4<0>, C4<0>;
L_0000028391175a90 .functor XOR 1, L_00000283911da720, L_00000283911dc5c0, C4<0>, C4<0>;
L_00000283911750f0 .functor XOR 1, L_00000283911db760, L_00000283911da360, C4<0>, C4<0>;
L_0000028391174ec0 .functor XOR 1, L_00000283911db6c0, L_00000283911db9e0, C4<0>, C4<0>;
L_0000028391175cc0 .functor XOR 1, L_00000283911db120, L_00000283911dba80, C4<0>, C4<0>;
L_00000283911762e0 .functor XOR 1, L_00000283911daae0, L_00000283911dad60, C4<0>, C4<0>;
L_0000028391175ef0 .functor XOR 1, L_00000283911da9a0, L_00000283911db4e0, C4<0>, C4<0>;
L_0000028391175b70 .functor XOR 1, L_00000283911da680, L_00000283911db1c0, C4<0>, C4<0>;
L_0000028391174c90 .functor XOR 1, L_00000283911daea0, L_00000283911db260, C4<0>, C4<0>;
L_0000028391175320 .functor XOR 1, L_00000283911daf40, L_00000283911dbd00, C4<0>, C4<0>;
L_0000028391175550 .functor XOR 1, L_00000283911db300, L_00000283911dbe40, C4<0>, C4<0>;
L_0000028391174d00 .functor XOR 1, L_00000283911dc520, L_00000283911da860, C4<0>, C4<0>;
L_0000028391175be0 .functor XOR 1, L_00000283911dbda0, L_00000283911dc3e0, C4<0>, C4<0>;
L_0000028391176350 .functor XOR 1, L_00000283911dbbc0, L_00000283911db3a0, C4<0>, C4<0>;
L_0000028391175e80 .functor XOR 1, L_00000283911db440, L_00000283911db800, C4<0>, C4<0>;
L_0000028391174d70 .functor XOR 1, L_00000283911dc8e0, L_00000283911da900, C4<0>, C4<0>;
L_0000028391176580 .functor XOR 1, L_00000283911dbee0, L_00000283911db940, C4<0>, C4<0>;
L_0000028391174f30 .functor XOR 1, L_00000283911db8a0, L_00000283911dbb20, C4<0>, C4<0>;
L_0000028391175470 .functor XOR 1, L_00000283911dc200, L_00000283911db580, C4<0>, C4<0>;
L_0000028391176510 .functor XOR 1, L_00000283911db620, L_00000283911dbc60, C4<0>, C4<0>;
L_0000028391175710 .functor XOR 1, L_00000283911daa40, L_00000283911dbf80, C4<0>, C4<0>;
L_00000283911760b0 .functor XOR 1, L_00000283911dab80, L_00000283911dc020, C4<0>, C4<0>;
L_00000283911763c0 .functor XOR 1, L_00000283911dc0c0, L_00000283911dc7a0, C4<0>, C4<0>;
L_0000028391175010 .functor XOR 1, L_00000283911da400, L_00000283911dc480, C4<0>, C4<0>;
L_0000028391175c50 .functor XOR 1, L_00000283911dac20, L_00000283911dc660, C4<0>, C4<0>;
L_0000028391175080/0/0 .functor OR 1, L_00000283911dacc0, L_00000283911dc160, L_00000283911dc2a0, L_00000283911dc700;
L_0000028391175080/0/4 .functor OR 1, L_00000283911da180, L_00000283911da2c0, L_00000283911da220, L_00000283911dafe0;
L_0000028391175080/0/8 .functor OR 1, L_00000283911da540, L_00000283911dae00, L_00000283911da5e0, L_00000283911ddf60;
L_0000028391175080/0/12 .functor OR 1, L_00000283911dd380, L_00000283911dcac0, L_00000283911df0e0, L_00000283911def00;
L_0000028391175080/0/16 .functor OR 1, L_00000283911ddc40, L_00000283911dcf20, L_00000283911deb40, L_00000283911dd560;
L_0000028391175080/0/20 .functor OR 1, L_00000283911de1e0, L_00000283911defa0, L_00000283911dcfc0, L_00000283911dee60;
L_0000028391175080/0/24 .functor OR 1, L_00000283911de460, L_00000283911df040, L_00000283911de6e0, L_00000283911de500;
L_0000028391175080/0/28 .functor OR 1, L_00000283911dd060, L_00000283911dcc00, L_00000283911de0a0, L_00000283911dcca0;
L_0000028391175080/1/0 .functor OR 1, L_0000028391175080/0/0, L_0000028391175080/0/4, L_0000028391175080/0/8, L_0000028391175080/0/12;
L_0000028391175080/1/4 .functor OR 1, L_0000028391175080/0/16, L_0000028391175080/0/20, L_0000028391175080/0/24, L_0000028391175080/0/28;
L_0000028391175080 .functor NOR 1, L_0000028391175080/1/0, L_0000028391175080/1/4, C4<0>, C4<0>;
v00000283911235f0_0 .net *"_ivl_0", 0 0, L_0000028391176200;  1 drivers
v0000028391123370_0 .net *"_ivl_101", 0 0, L_00000283911dbd00;  1 drivers
v0000028391121ed0_0 .net *"_ivl_102", 0 0, L_0000028391175550;  1 drivers
v0000028391121f70_0 .net *"_ivl_105", 0 0, L_00000283911db300;  1 drivers
v0000028391123b90_0 .net *"_ivl_107", 0 0, L_00000283911dbe40;  1 drivers
v0000028391121bb0_0 .net *"_ivl_108", 0 0, L_0000028391174d00;  1 drivers
v0000028391122650_0 .net *"_ivl_11", 0 0, L_0000028391164280;  1 drivers
v00000283911228d0_0 .net *"_ivl_111", 0 0, L_00000283911dc520;  1 drivers
v00000283911230f0_0 .net *"_ivl_113", 0 0, L_00000283911da860;  1 drivers
v0000028391123190_0 .net *"_ivl_114", 0 0, L_0000028391175be0;  1 drivers
v0000028391121a70_0 .net *"_ivl_117", 0 0, L_00000283911dbda0;  1 drivers
v00000283911241d0_0 .net *"_ivl_119", 0 0, L_00000283911dc3e0;  1 drivers
v0000028391122c90_0 .net *"_ivl_12", 0 0, L_0000028391176270;  1 drivers
v0000028391122010_0 .net *"_ivl_120", 0 0, L_0000028391176350;  1 drivers
v0000028391122f10_0 .net *"_ivl_123", 0 0, L_00000283911dbbc0;  1 drivers
v00000283911232d0_0 .net *"_ivl_125", 0 0, L_00000283911db3a0;  1 drivers
v0000028391123230_0 .net *"_ivl_126", 0 0, L_0000028391175e80;  1 drivers
v0000028391122ab0_0 .net *"_ivl_129", 0 0, L_00000283911db440;  1 drivers
v0000028391123410_0 .net *"_ivl_131", 0 0, L_00000283911db800;  1 drivers
v0000028391122510_0 .net *"_ivl_132", 0 0, L_0000028391174d70;  1 drivers
v0000028391122470_0 .net *"_ivl_135", 0 0, L_00000283911dc8e0;  1 drivers
v00000283911234b0_0 .net *"_ivl_137", 0 0, L_00000283911da900;  1 drivers
v0000028391123ff0_0 .net *"_ivl_138", 0 0, L_0000028391176580;  1 drivers
v00000283911220b0_0 .net *"_ivl_141", 0 0, L_00000283911dbee0;  1 drivers
v0000028391123c30_0 .net *"_ivl_143", 0 0, L_00000283911db940;  1 drivers
v0000028391123cd0_0 .net *"_ivl_144", 0 0, L_0000028391174f30;  1 drivers
v0000028391124090_0 .net *"_ivl_147", 0 0, L_00000283911db8a0;  1 drivers
v0000028391122dd0_0 .net *"_ivl_149", 0 0, L_00000283911dbb20;  1 drivers
v0000028391123550_0 .net *"_ivl_15", 0 0, L_0000028391165680;  1 drivers
v0000028391123730_0 .net *"_ivl_150", 0 0, L_0000028391175470;  1 drivers
v00000283911237d0_0 .net *"_ivl_153", 0 0, L_00000283911dc200;  1 drivers
v0000028391123870_0 .net *"_ivl_155", 0 0, L_00000283911db580;  1 drivers
v0000028391123910_0 .net *"_ivl_156", 0 0, L_0000028391176510;  1 drivers
v0000028391123af0_0 .net *"_ivl_159", 0 0, L_00000283911db620;  1 drivers
v0000028391121b10_0 .net *"_ivl_161", 0 0, L_00000283911dbc60;  1 drivers
v0000028391123d70_0 .net *"_ivl_162", 0 0, L_0000028391175710;  1 drivers
v00000283911239b0_0 .net *"_ivl_165", 0 0, L_00000283911daa40;  1 drivers
v0000028391122790_0 .net *"_ivl_167", 0 0, L_00000283911dbf80;  1 drivers
v0000028391123eb0_0 .net *"_ivl_168", 0 0, L_00000283911760b0;  1 drivers
v0000028391124130_0 .net *"_ivl_17", 0 0, L_0000028391165720;  1 drivers
v0000028391121c50_0 .net *"_ivl_171", 0 0, L_00000283911dab80;  1 drivers
v0000028391121cf0_0 .net *"_ivl_173", 0 0, L_00000283911dc020;  1 drivers
v0000028391121d90_0 .net *"_ivl_174", 0 0, L_00000283911763c0;  1 drivers
v0000028391122150_0 .net *"_ivl_177", 0 0, L_00000283911dc0c0;  1 drivers
v00000283911221f0_0 .net *"_ivl_179", 0 0, L_00000283911dc7a0;  1 drivers
v0000028391122290_0 .net *"_ivl_18", 0 0, L_0000028391174de0;  1 drivers
v0000028391122330_0 .net *"_ivl_180", 0 0, L_0000028391175010;  1 drivers
v00000283911223d0_0 .net *"_ivl_183", 0 0, L_00000283911da400;  1 drivers
v00000283911225b0_0 .net *"_ivl_185", 0 0, L_00000283911dc480;  1 drivers
v0000028391125210_0 .net *"_ivl_186", 0 0, L_0000028391175c50;  1 drivers
v0000028391124770_0 .net *"_ivl_190", 0 0, L_00000283911dac20;  1 drivers
v0000028391124310_0 .net *"_ivl_192", 0 0, L_00000283911dc660;  1 drivers
v00000283911248b0_0 .net *"_ivl_194", 0 0, L_00000283911dacc0;  1 drivers
v0000028391124ef0_0 .net *"_ivl_196", 0 0, L_00000283911dc160;  1 drivers
v0000028391124950_0 .net *"_ivl_198", 0 0, L_00000283911dc2a0;  1 drivers
v00000283911249f0_0 .net *"_ivl_200", 0 0, L_00000283911dc700;  1 drivers
v00000283911246d0_0 .net *"_ivl_202", 0 0, L_00000283911da180;  1 drivers
v0000028391125670_0 .net *"_ivl_204", 0 0, L_00000283911da2c0;  1 drivers
v0000028391124c70_0 .net *"_ivl_206", 0 0, L_00000283911da220;  1 drivers
v0000028391124450_0 .net *"_ivl_208", 0 0, L_00000283911dafe0;  1 drivers
v00000283911244f0_0 .net *"_ivl_21", 0 0, L_00000283911646e0;  1 drivers
v00000283911243b0_0 .net *"_ivl_210", 0 0, L_00000283911da540;  1 drivers
v0000028391124e50_0 .net *"_ivl_212", 0 0, L_00000283911dae00;  1 drivers
v0000028391125030_0 .net *"_ivl_214", 0 0, L_00000283911da5e0;  1 drivers
v0000028391125170_0 .net *"_ivl_216", 0 0, L_00000283911ddf60;  1 drivers
v0000028391125350_0 .net *"_ivl_218", 0 0, L_00000283911dd380;  1 drivers
v00000283911258f0_0 .net *"_ivl_220", 0 0, L_00000283911dcac0;  1 drivers
v0000028391124a90_0 .net *"_ivl_222", 0 0, L_00000283911df0e0;  1 drivers
v0000028391124b30_0 .net *"_ivl_224", 0 0, L_00000283911def00;  1 drivers
v0000028391125850_0 .net *"_ivl_226", 0 0, L_00000283911ddc40;  1 drivers
v0000028391124590_0 .net *"_ivl_228", 0 0, L_00000283911dcf20;  1 drivers
v0000028391124f90_0 .net *"_ivl_23", 0 0, L_00000283911657c0;  1 drivers
v0000028391124bd0_0 .net *"_ivl_230", 0 0, L_00000283911deb40;  1 drivers
v00000283911250d0_0 .net *"_ivl_232", 0 0, L_00000283911dd560;  1 drivers
v0000028391125530_0 .net *"_ivl_234", 0 0, L_00000283911de1e0;  1 drivers
v00000283911252b0_0 .net *"_ivl_236", 0 0, L_00000283911defa0;  1 drivers
v0000028391124d10_0 .net *"_ivl_238", 0 0, L_00000283911dcfc0;  1 drivers
v00000283911253f0_0 .net *"_ivl_24", 0 0, L_00000283911751d0;  1 drivers
v0000028391124630_0 .net *"_ivl_240", 0 0, L_00000283911dee60;  1 drivers
v0000028391125490_0 .net *"_ivl_242", 0 0, L_00000283911de460;  1 drivers
v0000028391124270_0 .net *"_ivl_244", 0 0, L_00000283911df040;  1 drivers
v00000283911255d0_0 .net *"_ivl_246", 0 0, L_00000283911de6e0;  1 drivers
v0000028391124810_0 .net *"_ivl_248", 0 0, L_00000283911de500;  1 drivers
v00000283911257b0_0 .net *"_ivl_250", 0 0, L_00000283911dd060;  1 drivers
v0000028391124db0_0 .net *"_ivl_252", 0 0, L_00000283911dcc00;  1 drivers
v0000028391125710_0 .net *"_ivl_254", 0 0, L_00000283911de0a0;  1 drivers
v00000283910450e0_0 .net *"_ivl_256", 0 0, L_00000283911dcca0;  1 drivers
v0000028391126200_0 .net *"_ivl_27", 0 0, L_0000028391164320;  1 drivers
v00000283911265c0_0 .net *"_ivl_29", 0 0, L_0000028391165860;  1 drivers
v0000028391126b60_0 .net *"_ivl_3", 0 0, L_0000028391164140;  1 drivers
v00000283911272e0_0 .net *"_ivl_30", 0 0, L_0000028391176040;  1 drivers
v0000028391127a60_0 .net *"_ivl_33", 0 0, L_0000028391165a40;  1 drivers
v0000028391126c00_0 .net *"_ivl_35", 0 0, L_0000028391165ae0;  1 drivers
v0000028391126ca0_0 .net *"_ivl_36", 0 0, L_00000283911752b0;  1 drivers
v0000028391126d40_0 .net *"_ivl_39", 0 0, L_00000283911dc840;  1 drivers
v0000028391127380_0 .net *"_ivl_41", 0 0, L_00000283911db080;  1 drivers
v0000028391125c60_0 .net *"_ivl_42", 0 0, L_0000028391175d30;  1 drivers
v0000028391127b00_0 .net *"_ivl_45", 0 0, L_00000283911dc340;  1 drivers
v0000028391125da0_0 .net *"_ivl_47", 0 0, L_00000283911da7c0;  1 drivers
v0000028391126340_0 .net *"_ivl_48", 0 0, L_0000028391175a90;  1 drivers
v0000028391125bc0_0 .net *"_ivl_5", 0 0, L_00000283911641e0;  1 drivers
v0000028391126660_0 .net *"_ivl_51", 0 0, L_00000283911da720;  1 drivers
v0000028391125a80_0 .net *"_ivl_53", 0 0, L_00000283911dc5c0;  1 drivers
v0000028391127c40_0 .net *"_ivl_54", 0 0, L_00000283911750f0;  1 drivers
v0000028391127420_0 .net *"_ivl_57", 0 0, L_00000283911db760;  1 drivers
v0000028391126700_0 .net *"_ivl_59", 0 0, L_00000283911da360;  1 drivers
v0000028391126de0_0 .net *"_ivl_6", 0 0, L_0000028391175160;  1 drivers
v00000283911267a0_0 .net *"_ivl_60", 0 0, L_0000028391174ec0;  1 drivers
v0000028391127920_0 .net *"_ivl_63", 0 0, L_00000283911db6c0;  1 drivers
v00000283911279c0_0 .net *"_ivl_65", 0 0, L_00000283911db9e0;  1 drivers
v00000283911277e0_0 .net *"_ivl_66", 0 0, L_0000028391175cc0;  1 drivers
v0000028391127ce0_0 .net *"_ivl_69", 0 0, L_00000283911db120;  1 drivers
v0000028391127880_0 .net *"_ivl_71", 0 0, L_00000283911dba80;  1 drivers
v0000028391127e20_0 .net *"_ivl_72", 0 0, L_00000283911762e0;  1 drivers
v0000028391125b20_0 .net *"_ivl_75", 0 0, L_00000283911daae0;  1 drivers
v0000028391127ba0_0 .net *"_ivl_77", 0 0, L_00000283911dad60;  1 drivers
v0000028391126e80_0 .net *"_ivl_78", 0 0, L_0000028391175ef0;  1 drivers
v0000028391127560_0 .net *"_ivl_81", 0 0, L_00000283911da9a0;  1 drivers
v00000283911263e0_0 .net *"_ivl_83", 0 0, L_00000283911db4e0;  1 drivers
v0000028391125d00_0 .net *"_ivl_84", 0 0, L_0000028391175b70;  1 drivers
v0000028391126840_0 .net *"_ivl_87", 0 0, L_00000283911da680;  1 drivers
v0000028391127060_0 .net *"_ivl_89", 0 0, L_00000283911db1c0;  1 drivers
v00000283911268e0_0 .net *"_ivl_9", 0 0, L_00000283911654a0;  1 drivers
v0000028391126980_0 .net *"_ivl_90", 0 0, L_0000028391174c90;  1 drivers
v00000283911262a0_0 .net *"_ivl_93", 0 0, L_00000283911daea0;  1 drivers
v0000028391127d80_0 .net *"_ivl_95", 0 0, L_00000283911db260;  1 drivers
v0000028391126f20_0 .net *"_ivl_96", 0 0, L_0000028391175320;  1 drivers
v0000028391125e40_0 .net *"_ivl_99", 0 0, L_00000283911daf40;  1 drivers
v0000028391125ee0_0 .net "a", 31 0, v0000028391133fb0_0;  alias, 1 drivers
v0000028391125f80_0 .net "b", 31 0, v0000028391133a10_0;  alias, 1 drivers
v0000028391126fc0_0 .net "out", 0 0, L_0000028391175080;  alias, 1 drivers
v0000028391126020_0 .net "temp", 31 0, L_00000283911da4a0;  1 drivers
L_0000028391164140 .part v0000028391133fb0_0, 0, 1;
L_00000283911641e0 .part v0000028391133a10_0, 0, 1;
L_00000283911654a0 .part v0000028391133fb0_0, 1, 1;
L_0000028391164280 .part v0000028391133a10_0, 1, 1;
L_0000028391165680 .part v0000028391133fb0_0, 2, 1;
L_0000028391165720 .part v0000028391133a10_0, 2, 1;
L_00000283911646e0 .part v0000028391133fb0_0, 3, 1;
L_00000283911657c0 .part v0000028391133a10_0, 3, 1;
L_0000028391164320 .part v0000028391133fb0_0, 4, 1;
L_0000028391165860 .part v0000028391133a10_0, 4, 1;
L_0000028391165a40 .part v0000028391133fb0_0, 5, 1;
L_0000028391165ae0 .part v0000028391133a10_0, 5, 1;
L_00000283911dc840 .part v0000028391133fb0_0, 6, 1;
L_00000283911db080 .part v0000028391133a10_0, 6, 1;
L_00000283911dc340 .part v0000028391133fb0_0, 7, 1;
L_00000283911da7c0 .part v0000028391133a10_0, 7, 1;
L_00000283911da720 .part v0000028391133fb0_0, 8, 1;
L_00000283911dc5c0 .part v0000028391133a10_0, 8, 1;
L_00000283911db760 .part v0000028391133fb0_0, 9, 1;
L_00000283911da360 .part v0000028391133a10_0, 9, 1;
L_00000283911db6c0 .part v0000028391133fb0_0, 10, 1;
L_00000283911db9e0 .part v0000028391133a10_0, 10, 1;
L_00000283911db120 .part v0000028391133fb0_0, 11, 1;
L_00000283911dba80 .part v0000028391133a10_0, 11, 1;
L_00000283911daae0 .part v0000028391133fb0_0, 12, 1;
L_00000283911dad60 .part v0000028391133a10_0, 12, 1;
L_00000283911da9a0 .part v0000028391133fb0_0, 13, 1;
L_00000283911db4e0 .part v0000028391133a10_0, 13, 1;
L_00000283911da680 .part v0000028391133fb0_0, 14, 1;
L_00000283911db1c0 .part v0000028391133a10_0, 14, 1;
L_00000283911daea0 .part v0000028391133fb0_0, 15, 1;
L_00000283911db260 .part v0000028391133a10_0, 15, 1;
L_00000283911daf40 .part v0000028391133fb0_0, 16, 1;
L_00000283911dbd00 .part v0000028391133a10_0, 16, 1;
L_00000283911db300 .part v0000028391133fb0_0, 17, 1;
L_00000283911dbe40 .part v0000028391133a10_0, 17, 1;
L_00000283911dc520 .part v0000028391133fb0_0, 18, 1;
L_00000283911da860 .part v0000028391133a10_0, 18, 1;
L_00000283911dbda0 .part v0000028391133fb0_0, 19, 1;
L_00000283911dc3e0 .part v0000028391133a10_0, 19, 1;
L_00000283911dbbc0 .part v0000028391133fb0_0, 20, 1;
L_00000283911db3a0 .part v0000028391133a10_0, 20, 1;
L_00000283911db440 .part v0000028391133fb0_0, 21, 1;
L_00000283911db800 .part v0000028391133a10_0, 21, 1;
L_00000283911dc8e0 .part v0000028391133fb0_0, 22, 1;
L_00000283911da900 .part v0000028391133a10_0, 22, 1;
L_00000283911dbee0 .part v0000028391133fb0_0, 23, 1;
L_00000283911db940 .part v0000028391133a10_0, 23, 1;
L_00000283911db8a0 .part v0000028391133fb0_0, 24, 1;
L_00000283911dbb20 .part v0000028391133a10_0, 24, 1;
L_00000283911dc200 .part v0000028391133fb0_0, 25, 1;
L_00000283911db580 .part v0000028391133a10_0, 25, 1;
L_00000283911db620 .part v0000028391133fb0_0, 26, 1;
L_00000283911dbc60 .part v0000028391133a10_0, 26, 1;
L_00000283911daa40 .part v0000028391133fb0_0, 27, 1;
L_00000283911dbf80 .part v0000028391133a10_0, 27, 1;
L_00000283911dab80 .part v0000028391133fb0_0, 28, 1;
L_00000283911dc020 .part v0000028391133a10_0, 28, 1;
L_00000283911dc0c0 .part v0000028391133fb0_0, 29, 1;
L_00000283911dc7a0 .part v0000028391133a10_0, 29, 1;
L_00000283911da400 .part v0000028391133fb0_0, 30, 1;
L_00000283911dc480 .part v0000028391133a10_0, 30, 1;
LS_00000283911da4a0_0_0 .concat8 [ 1 1 1 1], L_0000028391176200, L_0000028391175160, L_0000028391176270, L_0000028391174de0;
LS_00000283911da4a0_0_4 .concat8 [ 1 1 1 1], L_00000283911751d0, L_0000028391176040, L_00000283911752b0, L_0000028391175d30;
LS_00000283911da4a0_0_8 .concat8 [ 1 1 1 1], L_0000028391175a90, L_00000283911750f0, L_0000028391174ec0, L_0000028391175cc0;
LS_00000283911da4a0_0_12 .concat8 [ 1 1 1 1], L_00000283911762e0, L_0000028391175ef0, L_0000028391175b70, L_0000028391174c90;
LS_00000283911da4a0_0_16 .concat8 [ 1 1 1 1], L_0000028391175320, L_0000028391175550, L_0000028391174d00, L_0000028391175be0;
LS_00000283911da4a0_0_20 .concat8 [ 1 1 1 1], L_0000028391176350, L_0000028391175e80, L_0000028391174d70, L_0000028391176580;
LS_00000283911da4a0_0_24 .concat8 [ 1 1 1 1], L_0000028391174f30, L_0000028391175470, L_0000028391176510, L_0000028391175710;
LS_00000283911da4a0_0_28 .concat8 [ 1 1 1 1], L_00000283911760b0, L_00000283911763c0, L_0000028391175010, L_0000028391175c50;
LS_00000283911da4a0_1_0 .concat8 [ 4 4 4 4], LS_00000283911da4a0_0_0, LS_00000283911da4a0_0_4, LS_00000283911da4a0_0_8, LS_00000283911da4a0_0_12;
LS_00000283911da4a0_1_4 .concat8 [ 4 4 4 4], LS_00000283911da4a0_0_16, LS_00000283911da4a0_0_20, LS_00000283911da4a0_0_24, LS_00000283911da4a0_0_28;
L_00000283911da4a0 .concat8 [ 16 16 0 0], LS_00000283911da4a0_1_0, LS_00000283911da4a0_1_4;
L_00000283911dac20 .part v0000028391133fb0_0, 31, 1;
L_00000283911dc660 .part v0000028391133a10_0, 31, 1;
L_00000283911dacc0 .part L_00000283911da4a0, 0, 1;
L_00000283911dc160 .part L_00000283911da4a0, 1, 1;
L_00000283911dc2a0 .part L_00000283911da4a0, 2, 1;
L_00000283911dc700 .part L_00000283911da4a0, 3, 1;
L_00000283911da180 .part L_00000283911da4a0, 4, 1;
L_00000283911da2c0 .part L_00000283911da4a0, 5, 1;
L_00000283911da220 .part L_00000283911da4a0, 6, 1;
L_00000283911dafe0 .part L_00000283911da4a0, 7, 1;
L_00000283911da540 .part L_00000283911da4a0, 8, 1;
L_00000283911dae00 .part L_00000283911da4a0, 9, 1;
L_00000283911da5e0 .part L_00000283911da4a0, 10, 1;
L_00000283911ddf60 .part L_00000283911da4a0, 11, 1;
L_00000283911dd380 .part L_00000283911da4a0, 12, 1;
L_00000283911dcac0 .part L_00000283911da4a0, 13, 1;
L_00000283911df0e0 .part L_00000283911da4a0, 14, 1;
L_00000283911def00 .part L_00000283911da4a0, 15, 1;
L_00000283911ddc40 .part L_00000283911da4a0, 16, 1;
L_00000283911dcf20 .part L_00000283911da4a0, 17, 1;
L_00000283911deb40 .part L_00000283911da4a0, 18, 1;
L_00000283911dd560 .part L_00000283911da4a0, 19, 1;
L_00000283911de1e0 .part L_00000283911da4a0, 20, 1;
L_00000283911defa0 .part L_00000283911da4a0, 21, 1;
L_00000283911dcfc0 .part L_00000283911da4a0, 22, 1;
L_00000283911dee60 .part L_00000283911da4a0, 23, 1;
L_00000283911de460 .part L_00000283911da4a0, 24, 1;
L_00000283911df040 .part L_00000283911da4a0, 25, 1;
L_00000283911de6e0 .part L_00000283911da4a0, 26, 1;
L_00000283911de500 .part L_00000283911da4a0, 27, 1;
L_00000283911dd060 .part L_00000283911da4a0, 28, 1;
L_00000283911dcc00 .part L_00000283911da4a0, 29, 1;
L_00000283911de0a0 .part L_00000283911da4a0, 30, 1;
L_00000283911dcca0 .part L_00000283911da4a0, 31, 1;
S_0000028390f302d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000028390ee9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000283910aaa40 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000283911759b0 .functor NOT 1, L_0000028391163e20, C4<0>, C4<0>, C4<0>;
v0000028391127f60_0 .net "A", 31 0, v0000028391133fb0_0;  alias, 1 drivers
v0000028391127740_0 .net "ALUOP", 3 0, v0000028391127240_0;  alias, 1 drivers
v0000028391126480_0 .net "B", 31 0, v0000028391133a10_0;  alias, 1 drivers
v0000028391127600_0 .var "CF", 0 0;
v0000028391128000_0 .net "ZF", 0 0, L_00000283911759b0;  alias, 1 drivers
v0000028391126520_0 .net *"_ivl_1", 0 0, L_0000028391163e20;  1 drivers
v00000283911271a0_0 .var "res", 31 0;
E_00000283910aae00 .event anyedge, v0000028391127740_0, v0000028391125ee0_0, v0000028391125f80_0, v0000028391127600_0;
L_0000028391163e20 .reduce/or v00000283911271a0_0;
S_0000028390f2d8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000028390ee9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002839112a240 .param/l "add" 0 9 6, C4<000000100000>;
P_000002839112a278 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002839112a2b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002839112a2e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002839112a320 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002839112a358 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002839112a390 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002839112a3c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002839112a400 .param/l "j" 0 9 19, C4<000010000000>;
P_000002839112a438 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002839112a470 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002839112a4a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002839112a4e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002839112a518 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002839112a550 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002839112a588 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002839112a5c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002839112a5f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002839112a630 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002839112a668 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002839112a6a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002839112a6d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002839112a710 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002839112a748 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002839112a780 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028391127240_0 .var "ALU_OP", 3 0;
v00000283911274c0_0 .net "opcode", 11 0, v0000028391132b10_0;  alias, 1 drivers
E_00000283910ab5c0 .event anyedge, v000002839102f920_0;
S_0000028390f2da30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000028390ef9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000028391134370_0 .net "EX1_forward_to_B", 31 0, v0000028391134a50_0;  alias, 1 drivers
v0000028391135270_0 .net "EX_PFC", 31 0, v0000028391134910_0;  alias, 1 drivers
v00000283911349b0_0 .net "EX_PFC_to_IF", 31 0, L_0000028391163d80;  alias, 1 drivers
v0000028391134b90_0 .net "alu_selA", 1 0, L_0000028391166d00;  alias, 1 drivers
v0000028391134c30_0 .net "alu_selB", 1 0, L_0000028391168ce0;  alias, 1 drivers
v0000028391135590_0 .net "ex_haz", 31 0, v0000028391122fb0_0;  alias, 1 drivers
v0000028391134410_0 .net "id_haz", 31 0, L_0000028391165400;  alias, 1 drivers
v0000028391135130_0 .net "is_jr", 0 0, v0000028391134050_0;  alias, 1 drivers
v0000028391134730_0 .net "mem_haz", 31 0, L_0000028391176ba0;  alias, 1 drivers
v00000283911347d0_0 .net "oper1", 31 0, L_000002839116ebf0;  alias, 1 drivers
v0000028391134550_0 .net "oper2", 31 0, L_0000028391175a20;  alias, 1 drivers
v00000283911345f0_0 .net "pc", 31 0, v0000028391134d70_0;  alias, 1 drivers
v0000028391134690_0 .net "rs1", 31 0, v0000028391134ff0_0;  alias, 1 drivers
v0000028391134230_0 .net "rs2_in", 31 0, v00000283911354f0_0;  alias, 1 drivers
v00000283911342d0_0 .net "rs2_out", 31 0, L_0000028391175630;  alias, 1 drivers
v0000028391134870_0 .net "store_rs2_forward", 1 0, L_0000028391168880;  alias, 1 drivers
L_0000028391163d80 .functor MUXZ 32, v0000028391134910_0, L_000002839116ebf0, v0000028391134050_0, C4<>;
S_0000028390ee8200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000028390f2da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000283910ab740 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002839116e3a0 .functor NOT 1, L_0000028391164aa0, C4<0>, C4<0>, C4<0>;
L_000002839116dae0 .functor NOT 1, L_0000028391165f40, C4<0>, C4<0>, C4<0>;
L_000002839116dd10 .functor NOT 1, L_0000028391163ec0, C4<0>, C4<0>, C4<0>;
L_000002839116dd80 .functor NOT 1, L_0000028391165900, C4<0>, C4<0>, C4<0>;
L_000002839116e410 .functor AND 32, L_000002839116da70, v0000028391134ff0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002839116e6b0 .functor AND 32, L_000002839116d920, L_0000028391176ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002839116d220 .functor OR 32, L_000002839116e410, L_000002839116e6b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002839116d300 .functor AND 32, L_000002839116d060, v0000028391122fb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002839116d370 .functor OR 32, L_000002839116d220, L_000002839116d300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002839116ecd0 .functor AND 32, L_000002839116de60, L_0000028391165400, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002839116ebf0 .functor OR 32, L_000002839116d370, L_000002839116ecd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028391129680_0 .net *"_ivl_1", 0 0, L_0000028391164aa0;  1 drivers
v0000028391129720_0 .net *"_ivl_13", 0 0, L_0000028391163ec0;  1 drivers
v0000028391128500_0 .net *"_ivl_14", 0 0, L_000002839116dd10;  1 drivers
v00000283911285a0_0 .net *"_ivl_19", 0 0, L_0000028391164be0;  1 drivers
v0000028391128640_0 .net *"_ivl_2", 0 0, L_000002839116e3a0;  1 drivers
v000002839112c230_0 .net *"_ivl_23", 0 0, L_00000283911645a0;  1 drivers
v000002839112cf50_0 .net *"_ivl_27", 0 0, L_0000028391165900;  1 drivers
v000002839112c2d0_0 .net *"_ivl_28", 0 0, L_000002839116dd80;  1 drivers
v000002839112c4b0_0 .net *"_ivl_33", 0 0, L_0000028391164b40;  1 drivers
v000002839112d9f0_0 .net *"_ivl_37", 0 0, L_0000028391163b00;  1 drivers
v000002839112d630_0 .net *"_ivl_40", 31 0, L_000002839116e410;  1 drivers
v000002839112dbd0_0 .net *"_ivl_42", 31 0, L_000002839116e6b0;  1 drivers
v000002839112b8d0_0 .net *"_ivl_44", 31 0, L_000002839116d220;  1 drivers
v000002839112d6d0_0 .net *"_ivl_46", 31 0, L_000002839116d300;  1 drivers
v000002839112c910_0 .net *"_ivl_48", 31 0, L_000002839116d370;  1 drivers
v000002839112d310_0 .net *"_ivl_50", 31 0, L_000002839116ecd0;  1 drivers
v000002839112c0f0_0 .net *"_ivl_7", 0 0, L_0000028391165f40;  1 drivers
v000002839112d450_0 .net *"_ivl_8", 0 0, L_000002839116dae0;  1 drivers
v000002839112c9b0_0 .net "ina", 31 0, v0000028391134ff0_0;  alias, 1 drivers
v000002839112d590_0 .net "inb", 31 0, L_0000028391176ba0;  alias, 1 drivers
v000002839112d4f0_0 .net "inc", 31 0, v0000028391122fb0_0;  alias, 1 drivers
v000002839112c730_0 .net "ind", 31 0, L_0000028391165400;  alias, 1 drivers
v000002839112c7d0_0 .net "out", 31 0, L_000002839116ebf0;  alias, 1 drivers
v000002839112c870_0 .net "s0", 31 0, L_000002839116da70;  1 drivers
v000002839112d770_0 .net "s1", 31 0, L_000002839116d920;  1 drivers
v000002839112ca50_0 .net "s2", 31 0, L_000002839116d060;  1 drivers
v000002839112de50_0 .net "s3", 31 0, L_000002839116de60;  1 drivers
v000002839112d130_0 .net "sel", 1 0, L_0000028391166d00;  alias, 1 drivers
L_0000028391164aa0 .part L_0000028391166d00, 1, 1;
LS_00000283911659a0_0_0 .concat [ 1 1 1 1], L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0;
LS_00000283911659a0_0_4 .concat [ 1 1 1 1], L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0;
LS_00000283911659a0_0_8 .concat [ 1 1 1 1], L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0;
LS_00000283911659a0_0_12 .concat [ 1 1 1 1], L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0;
LS_00000283911659a0_0_16 .concat [ 1 1 1 1], L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0;
LS_00000283911659a0_0_20 .concat [ 1 1 1 1], L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0;
LS_00000283911659a0_0_24 .concat [ 1 1 1 1], L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0;
LS_00000283911659a0_0_28 .concat [ 1 1 1 1], L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0, L_000002839116e3a0;
LS_00000283911659a0_1_0 .concat [ 4 4 4 4], LS_00000283911659a0_0_0, LS_00000283911659a0_0_4, LS_00000283911659a0_0_8, LS_00000283911659a0_0_12;
LS_00000283911659a0_1_4 .concat [ 4 4 4 4], LS_00000283911659a0_0_16, LS_00000283911659a0_0_20, LS_00000283911659a0_0_24, LS_00000283911659a0_0_28;
L_00000283911659a0 .concat [ 16 16 0 0], LS_00000283911659a0_1_0, LS_00000283911659a0_1_4;
L_0000028391165f40 .part L_0000028391166d00, 0, 1;
LS_0000028391163a60_0_0 .concat [ 1 1 1 1], L_000002839116dae0, L_000002839116dae0, L_000002839116dae0, L_000002839116dae0;
LS_0000028391163a60_0_4 .concat [ 1 1 1 1], L_000002839116dae0, L_000002839116dae0, L_000002839116dae0, L_000002839116dae0;
LS_0000028391163a60_0_8 .concat [ 1 1 1 1], L_000002839116dae0, L_000002839116dae0, L_000002839116dae0, L_000002839116dae0;
LS_0000028391163a60_0_12 .concat [ 1 1 1 1], L_000002839116dae0, L_000002839116dae0, L_000002839116dae0, L_000002839116dae0;
LS_0000028391163a60_0_16 .concat [ 1 1 1 1], L_000002839116dae0, L_000002839116dae0, L_000002839116dae0, L_000002839116dae0;
LS_0000028391163a60_0_20 .concat [ 1 1 1 1], L_000002839116dae0, L_000002839116dae0, L_000002839116dae0, L_000002839116dae0;
LS_0000028391163a60_0_24 .concat [ 1 1 1 1], L_000002839116dae0, L_000002839116dae0, L_000002839116dae0, L_000002839116dae0;
LS_0000028391163a60_0_28 .concat [ 1 1 1 1], L_000002839116dae0, L_000002839116dae0, L_000002839116dae0, L_000002839116dae0;
LS_0000028391163a60_1_0 .concat [ 4 4 4 4], LS_0000028391163a60_0_0, LS_0000028391163a60_0_4, LS_0000028391163a60_0_8, LS_0000028391163a60_0_12;
LS_0000028391163a60_1_4 .concat [ 4 4 4 4], LS_0000028391163a60_0_16, LS_0000028391163a60_0_20, LS_0000028391163a60_0_24, LS_0000028391163a60_0_28;
L_0000028391163a60 .concat [ 16 16 0 0], LS_0000028391163a60_1_0, LS_0000028391163a60_1_4;
L_0000028391163ec0 .part L_0000028391166d00, 1, 1;
LS_0000028391165040_0_0 .concat [ 1 1 1 1], L_000002839116dd10, L_000002839116dd10, L_000002839116dd10, L_000002839116dd10;
LS_0000028391165040_0_4 .concat [ 1 1 1 1], L_000002839116dd10, L_000002839116dd10, L_000002839116dd10, L_000002839116dd10;
LS_0000028391165040_0_8 .concat [ 1 1 1 1], L_000002839116dd10, L_000002839116dd10, L_000002839116dd10, L_000002839116dd10;
LS_0000028391165040_0_12 .concat [ 1 1 1 1], L_000002839116dd10, L_000002839116dd10, L_000002839116dd10, L_000002839116dd10;
LS_0000028391165040_0_16 .concat [ 1 1 1 1], L_000002839116dd10, L_000002839116dd10, L_000002839116dd10, L_000002839116dd10;
LS_0000028391165040_0_20 .concat [ 1 1 1 1], L_000002839116dd10, L_000002839116dd10, L_000002839116dd10, L_000002839116dd10;
LS_0000028391165040_0_24 .concat [ 1 1 1 1], L_000002839116dd10, L_000002839116dd10, L_000002839116dd10, L_000002839116dd10;
LS_0000028391165040_0_28 .concat [ 1 1 1 1], L_000002839116dd10, L_000002839116dd10, L_000002839116dd10, L_000002839116dd10;
LS_0000028391165040_1_0 .concat [ 4 4 4 4], LS_0000028391165040_0_0, LS_0000028391165040_0_4, LS_0000028391165040_0_8, LS_0000028391165040_0_12;
LS_0000028391165040_1_4 .concat [ 4 4 4 4], LS_0000028391165040_0_16, LS_0000028391165040_0_20, LS_0000028391165040_0_24, LS_0000028391165040_0_28;
L_0000028391165040 .concat [ 16 16 0 0], LS_0000028391165040_1_0, LS_0000028391165040_1_4;
L_0000028391164be0 .part L_0000028391166d00, 0, 1;
LS_00000283911643c0_0_0 .concat [ 1 1 1 1], L_0000028391164be0, L_0000028391164be0, L_0000028391164be0, L_0000028391164be0;
LS_00000283911643c0_0_4 .concat [ 1 1 1 1], L_0000028391164be0, L_0000028391164be0, L_0000028391164be0, L_0000028391164be0;
LS_00000283911643c0_0_8 .concat [ 1 1 1 1], L_0000028391164be0, L_0000028391164be0, L_0000028391164be0, L_0000028391164be0;
LS_00000283911643c0_0_12 .concat [ 1 1 1 1], L_0000028391164be0, L_0000028391164be0, L_0000028391164be0, L_0000028391164be0;
LS_00000283911643c0_0_16 .concat [ 1 1 1 1], L_0000028391164be0, L_0000028391164be0, L_0000028391164be0, L_0000028391164be0;
LS_00000283911643c0_0_20 .concat [ 1 1 1 1], L_0000028391164be0, L_0000028391164be0, L_0000028391164be0, L_0000028391164be0;
LS_00000283911643c0_0_24 .concat [ 1 1 1 1], L_0000028391164be0, L_0000028391164be0, L_0000028391164be0, L_0000028391164be0;
LS_00000283911643c0_0_28 .concat [ 1 1 1 1], L_0000028391164be0, L_0000028391164be0, L_0000028391164be0, L_0000028391164be0;
LS_00000283911643c0_1_0 .concat [ 4 4 4 4], LS_00000283911643c0_0_0, LS_00000283911643c0_0_4, LS_00000283911643c0_0_8, LS_00000283911643c0_0_12;
LS_00000283911643c0_1_4 .concat [ 4 4 4 4], LS_00000283911643c0_0_16, LS_00000283911643c0_0_20, LS_00000283911643c0_0_24, LS_00000283911643c0_0_28;
L_00000283911643c0 .concat [ 16 16 0 0], LS_00000283911643c0_1_0, LS_00000283911643c0_1_4;
L_00000283911645a0 .part L_0000028391166d00, 1, 1;
LS_0000028391164000_0_0 .concat [ 1 1 1 1], L_00000283911645a0, L_00000283911645a0, L_00000283911645a0, L_00000283911645a0;
LS_0000028391164000_0_4 .concat [ 1 1 1 1], L_00000283911645a0, L_00000283911645a0, L_00000283911645a0, L_00000283911645a0;
LS_0000028391164000_0_8 .concat [ 1 1 1 1], L_00000283911645a0, L_00000283911645a0, L_00000283911645a0, L_00000283911645a0;
LS_0000028391164000_0_12 .concat [ 1 1 1 1], L_00000283911645a0, L_00000283911645a0, L_00000283911645a0, L_00000283911645a0;
LS_0000028391164000_0_16 .concat [ 1 1 1 1], L_00000283911645a0, L_00000283911645a0, L_00000283911645a0, L_00000283911645a0;
LS_0000028391164000_0_20 .concat [ 1 1 1 1], L_00000283911645a0, L_00000283911645a0, L_00000283911645a0, L_00000283911645a0;
LS_0000028391164000_0_24 .concat [ 1 1 1 1], L_00000283911645a0, L_00000283911645a0, L_00000283911645a0, L_00000283911645a0;
LS_0000028391164000_0_28 .concat [ 1 1 1 1], L_00000283911645a0, L_00000283911645a0, L_00000283911645a0, L_00000283911645a0;
LS_0000028391164000_1_0 .concat [ 4 4 4 4], LS_0000028391164000_0_0, LS_0000028391164000_0_4, LS_0000028391164000_0_8, LS_0000028391164000_0_12;
LS_0000028391164000_1_4 .concat [ 4 4 4 4], LS_0000028391164000_0_16, LS_0000028391164000_0_20, LS_0000028391164000_0_24, LS_0000028391164000_0_28;
L_0000028391164000 .concat [ 16 16 0 0], LS_0000028391164000_1_0, LS_0000028391164000_1_4;
L_0000028391165900 .part L_0000028391166d00, 0, 1;
LS_00000283911650e0_0_0 .concat [ 1 1 1 1], L_000002839116dd80, L_000002839116dd80, L_000002839116dd80, L_000002839116dd80;
LS_00000283911650e0_0_4 .concat [ 1 1 1 1], L_000002839116dd80, L_000002839116dd80, L_000002839116dd80, L_000002839116dd80;
LS_00000283911650e0_0_8 .concat [ 1 1 1 1], L_000002839116dd80, L_000002839116dd80, L_000002839116dd80, L_000002839116dd80;
LS_00000283911650e0_0_12 .concat [ 1 1 1 1], L_000002839116dd80, L_000002839116dd80, L_000002839116dd80, L_000002839116dd80;
LS_00000283911650e0_0_16 .concat [ 1 1 1 1], L_000002839116dd80, L_000002839116dd80, L_000002839116dd80, L_000002839116dd80;
LS_00000283911650e0_0_20 .concat [ 1 1 1 1], L_000002839116dd80, L_000002839116dd80, L_000002839116dd80, L_000002839116dd80;
LS_00000283911650e0_0_24 .concat [ 1 1 1 1], L_000002839116dd80, L_000002839116dd80, L_000002839116dd80, L_000002839116dd80;
LS_00000283911650e0_0_28 .concat [ 1 1 1 1], L_000002839116dd80, L_000002839116dd80, L_000002839116dd80, L_000002839116dd80;
LS_00000283911650e0_1_0 .concat [ 4 4 4 4], LS_00000283911650e0_0_0, LS_00000283911650e0_0_4, LS_00000283911650e0_0_8, LS_00000283911650e0_0_12;
LS_00000283911650e0_1_4 .concat [ 4 4 4 4], LS_00000283911650e0_0_16, LS_00000283911650e0_0_20, LS_00000283911650e0_0_24, LS_00000283911650e0_0_28;
L_00000283911650e0 .concat [ 16 16 0 0], LS_00000283911650e0_1_0, LS_00000283911650e0_1_4;
L_0000028391164b40 .part L_0000028391166d00, 1, 1;
LS_0000028391165e00_0_0 .concat [ 1 1 1 1], L_0000028391164b40, L_0000028391164b40, L_0000028391164b40, L_0000028391164b40;
LS_0000028391165e00_0_4 .concat [ 1 1 1 1], L_0000028391164b40, L_0000028391164b40, L_0000028391164b40, L_0000028391164b40;
LS_0000028391165e00_0_8 .concat [ 1 1 1 1], L_0000028391164b40, L_0000028391164b40, L_0000028391164b40, L_0000028391164b40;
LS_0000028391165e00_0_12 .concat [ 1 1 1 1], L_0000028391164b40, L_0000028391164b40, L_0000028391164b40, L_0000028391164b40;
LS_0000028391165e00_0_16 .concat [ 1 1 1 1], L_0000028391164b40, L_0000028391164b40, L_0000028391164b40, L_0000028391164b40;
LS_0000028391165e00_0_20 .concat [ 1 1 1 1], L_0000028391164b40, L_0000028391164b40, L_0000028391164b40, L_0000028391164b40;
LS_0000028391165e00_0_24 .concat [ 1 1 1 1], L_0000028391164b40, L_0000028391164b40, L_0000028391164b40, L_0000028391164b40;
LS_0000028391165e00_0_28 .concat [ 1 1 1 1], L_0000028391164b40, L_0000028391164b40, L_0000028391164b40, L_0000028391164b40;
LS_0000028391165e00_1_0 .concat [ 4 4 4 4], LS_0000028391165e00_0_0, LS_0000028391165e00_0_4, LS_0000028391165e00_0_8, LS_0000028391165e00_0_12;
LS_0000028391165e00_1_4 .concat [ 4 4 4 4], LS_0000028391165e00_0_16, LS_0000028391165e00_0_20, LS_0000028391165e00_0_24, LS_0000028391165e00_0_28;
L_0000028391165e00 .concat [ 16 16 0 0], LS_0000028391165e00_1_0, LS_0000028391165e00_1_4;
L_0000028391163b00 .part L_0000028391166d00, 0, 1;
LS_00000283911640a0_0_0 .concat [ 1 1 1 1], L_0000028391163b00, L_0000028391163b00, L_0000028391163b00, L_0000028391163b00;
LS_00000283911640a0_0_4 .concat [ 1 1 1 1], L_0000028391163b00, L_0000028391163b00, L_0000028391163b00, L_0000028391163b00;
LS_00000283911640a0_0_8 .concat [ 1 1 1 1], L_0000028391163b00, L_0000028391163b00, L_0000028391163b00, L_0000028391163b00;
LS_00000283911640a0_0_12 .concat [ 1 1 1 1], L_0000028391163b00, L_0000028391163b00, L_0000028391163b00, L_0000028391163b00;
LS_00000283911640a0_0_16 .concat [ 1 1 1 1], L_0000028391163b00, L_0000028391163b00, L_0000028391163b00, L_0000028391163b00;
LS_00000283911640a0_0_20 .concat [ 1 1 1 1], L_0000028391163b00, L_0000028391163b00, L_0000028391163b00, L_0000028391163b00;
LS_00000283911640a0_0_24 .concat [ 1 1 1 1], L_0000028391163b00, L_0000028391163b00, L_0000028391163b00, L_0000028391163b00;
LS_00000283911640a0_0_28 .concat [ 1 1 1 1], L_0000028391163b00, L_0000028391163b00, L_0000028391163b00, L_0000028391163b00;
LS_00000283911640a0_1_0 .concat [ 4 4 4 4], LS_00000283911640a0_0_0, LS_00000283911640a0_0_4, LS_00000283911640a0_0_8, LS_00000283911640a0_0_12;
LS_00000283911640a0_1_4 .concat [ 4 4 4 4], LS_00000283911640a0_0_16, LS_00000283911640a0_0_20, LS_00000283911640a0_0_24, LS_00000283911640a0_0_28;
L_00000283911640a0 .concat [ 16 16 0 0], LS_00000283911640a0_1_0, LS_00000283911640a0_1_4;
S_0000028390ee8390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000028390ee8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002839116da70 .functor AND 32, L_00000283911659a0, L_0000028391163a60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028391128960_0 .net "in1", 31 0, L_00000283911659a0;  1 drivers
v0000028391128e60_0 .net "in2", 31 0, L_0000028391163a60;  1 drivers
v0000028391128fa0_0 .net "out", 31 0, L_000002839116da70;  alias, 1 drivers
S_000002839112ae50 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000028390ee8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002839116d920 .functor AND 32, L_0000028391165040, L_00000283911643c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028391128780_0 .net "in1", 31 0, L_0000028391165040;  1 drivers
v00000283911297c0_0 .net "in2", 31 0, L_00000283911643c0;  1 drivers
v0000028391128320_0 .net "out", 31 0, L_000002839116d920;  alias, 1 drivers
S_000002839112b620 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000028390ee8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002839116d060 .functor AND 32, L_0000028391164000, L_00000283911650e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028391129220_0 .net "in1", 31 0, L_0000028391164000;  1 drivers
v0000028391128460_0 .net "in2", 31 0, L_00000283911650e0;  1 drivers
v00000283911292c0_0 .net "out", 31 0, L_000002839116d060;  alias, 1 drivers
S_000002839112b170 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000028390ee8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002839116de60 .functor AND 32, L_0000028391165e00, L_00000283911640a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000283911288c0_0 .net "in1", 31 0, L_0000028391165e00;  1 drivers
v00000283911294a0_0 .net "in2", 31 0, L_00000283911640a0;  1 drivers
v0000028391128820_0 .net "out", 31 0, L_000002839116de60;  alias, 1 drivers
S_000002839112a810 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000028390f2da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000283910aaa00 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002839116edb0 .functor NOT 1, L_0000028391164960, C4<0>, C4<0>, C4<0>;
L_000002839116ed40 .functor NOT 1, L_0000028391164a00, C4<0>, C4<0>, C4<0>;
L_000002839116ee90 .functor NOT 1, L_0000028391165b80, C4<0>, C4<0>, C4<0>;
L_00000283910a10a0 .functor NOT 1, L_0000028391165cc0, C4<0>, C4<0>, C4<0>;
L_00000283911765f0 .functor AND 32, L_000002839116ec60, v0000028391134a50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028391176190 .functor AND 32, L_000002839116ee20, L_0000028391176ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028391176740 .functor OR 32, L_00000283911765f0, L_0000028391176190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028391176660 .functor AND 32, L_000002839116ef00, v0000028391122fb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028391175240 .functor OR 32, L_0000028391176740, L_0000028391176660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028391175da0 .functor AND 32, L_0000028391174fa0, L_0000028391165400, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028391175a20 .functor OR 32, L_0000028391175240, L_0000028391175da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002839112dd10_0 .net *"_ivl_1", 0 0, L_0000028391164960;  1 drivers
v000002839112df90_0 .net *"_ivl_13", 0 0, L_0000028391165b80;  1 drivers
v000002839112c690_0 .net *"_ivl_14", 0 0, L_000002839116ee90;  1 drivers
v000002839112b970_0 .net *"_ivl_19", 0 0, L_0000028391164460;  1 drivers
v000002839112ce10_0 .net *"_ivl_2", 0 0, L_000002839116edb0;  1 drivers
v000002839112ba10_0 .net *"_ivl_23", 0 0, L_0000028391165c20;  1 drivers
v000002839112d8b0_0 .net *"_ivl_27", 0 0, L_0000028391165cc0;  1 drivers
v000002839112cb90_0 .net *"_ivl_28", 0 0, L_00000283910a10a0;  1 drivers
v000002839112da90_0 .net *"_ivl_33", 0 0, L_0000028391163f60;  1 drivers
v000002839112db30_0 .net *"_ivl_37", 0 0, L_0000028391165d60;  1 drivers
v000002839112bc90_0 .net *"_ivl_40", 31 0, L_00000283911765f0;  1 drivers
v000002839112cc30_0 .net *"_ivl_42", 31 0, L_0000028391176190;  1 drivers
v000002839112d1d0_0 .net *"_ivl_44", 31 0, L_0000028391176740;  1 drivers
v000002839112d270_0 .net *"_ivl_46", 31 0, L_0000028391176660;  1 drivers
v000002839112d950_0 .net *"_ivl_48", 31 0, L_0000028391175240;  1 drivers
v000002839112ccd0_0 .net *"_ivl_50", 31 0, L_0000028391175da0;  1 drivers
v000002839112bd30_0 .net *"_ivl_7", 0 0, L_0000028391164a00;  1 drivers
v000002839112c190_0 .net *"_ivl_8", 0 0, L_000002839116ed40;  1 drivers
v000002839112c370_0 .net "ina", 31 0, v0000028391134a50_0;  alias, 1 drivers
v000002839112c410_0 .net "inb", 31 0, L_0000028391176ba0;  alias, 1 drivers
v000002839112bdd0_0 .net "inc", 31 0, v0000028391122fb0_0;  alias, 1 drivers
v000002839112be70_0 .net "ind", 31 0, L_0000028391165400;  alias, 1 drivers
v000002839112bf10_0 .net "out", 31 0, L_0000028391175a20;  alias, 1 drivers
v000002839112bfb0_0 .net "s0", 31 0, L_000002839116ec60;  1 drivers
v000002839112c050_0 .net "s1", 31 0, L_000002839116ee20;  1 drivers
v000002839112c550_0 .net "s2", 31 0, L_000002839116ef00;  1 drivers
v000002839112c5f0_0 .net "s3", 31 0, L_0000028391174fa0;  1 drivers
v000002839112cd70_0 .net "sel", 1 0, L_0000028391168ce0;  alias, 1 drivers
L_0000028391164960 .part L_0000028391168ce0, 1, 1;
LS_0000028391164820_0_0 .concat [ 1 1 1 1], L_000002839116edb0, L_000002839116edb0, L_000002839116edb0, L_000002839116edb0;
LS_0000028391164820_0_4 .concat [ 1 1 1 1], L_000002839116edb0, L_000002839116edb0, L_000002839116edb0, L_000002839116edb0;
LS_0000028391164820_0_8 .concat [ 1 1 1 1], L_000002839116edb0, L_000002839116edb0, L_000002839116edb0, L_000002839116edb0;
LS_0000028391164820_0_12 .concat [ 1 1 1 1], L_000002839116edb0, L_000002839116edb0, L_000002839116edb0, L_000002839116edb0;
LS_0000028391164820_0_16 .concat [ 1 1 1 1], L_000002839116edb0, L_000002839116edb0, L_000002839116edb0, L_000002839116edb0;
LS_0000028391164820_0_20 .concat [ 1 1 1 1], L_000002839116edb0, L_000002839116edb0, L_000002839116edb0, L_000002839116edb0;
LS_0000028391164820_0_24 .concat [ 1 1 1 1], L_000002839116edb0, L_000002839116edb0, L_000002839116edb0, L_000002839116edb0;
LS_0000028391164820_0_28 .concat [ 1 1 1 1], L_000002839116edb0, L_000002839116edb0, L_000002839116edb0, L_000002839116edb0;
LS_0000028391164820_1_0 .concat [ 4 4 4 4], LS_0000028391164820_0_0, LS_0000028391164820_0_4, LS_0000028391164820_0_8, LS_0000028391164820_0_12;
LS_0000028391164820_1_4 .concat [ 4 4 4 4], LS_0000028391164820_0_16, LS_0000028391164820_0_20, LS_0000028391164820_0_24, LS_0000028391164820_0_28;
L_0000028391164820 .concat [ 16 16 0 0], LS_0000028391164820_1_0, LS_0000028391164820_1_4;
L_0000028391164a00 .part L_0000028391168ce0, 0, 1;
LS_00000283911648c0_0_0 .concat [ 1 1 1 1], L_000002839116ed40, L_000002839116ed40, L_000002839116ed40, L_000002839116ed40;
LS_00000283911648c0_0_4 .concat [ 1 1 1 1], L_000002839116ed40, L_000002839116ed40, L_000002839116ed40, L_000002839116ed40;
LS_00000283911648c0_0_8 .concat [ 1 1 1 1], L_000002839116ed40, L_000002839116ed40, L_000002839116ed40, L_000002839116ed40;
LS_00000283911648c0_0_12 .concat [ 1 1 1 1], L_000002839116ed40, L_000002839116ed40, L_000002839116ed40, L_000002839116ed40;
LS_00000283911648c0_0_16 .concat [ 1 1 1 1], L_000002839116ed40, L_000002839116ed40, L_000002839116ed40, L_000002839116ed40;
LS_00000283911648c0_0_20 .concat [ 1 1 1 1], L_000002839116ed40, L_000002839116ed40, L_000002839116ed40, L_000002839116ed40;
LS_00000283911648c0_0_24 .concat [ 1 1 1 1], L_000002839116ed40, L_000002839116ed40, L_000002839116ed40, L_000002839116ed40;
LS_00000283911648c0_0_28 .concat [ 1 1 1 1], L_000002839116ed40, L_000002839116ed40, L_000002839116ed40, L_000002839116ed40;
LS_00000283911648c0_1_0 .concat [ 4 4 4 4], LS_00000283911648c0_0_0, LS_00000283911648c0_0_4, LS_00000283911648c0_0_8, LS_00000283911648c0_0_12;
LS_00000283911648c0_1_4 .concat [ 4 4 4 4], LS_00000283911648c0_0_16, LS_00000283911648c0_0_20, LS_00000283911648c0_0_24, LS_00000283911648c0_0_28;
L_00000283911648c0 .concat [ 16 16 0 0], LS_00000283911648c0_1_0, LS_00000283911648c0_1_4;
L_0000028391165b80 .part L_0000028391168ce0, 1, 1;
LS_0000028391163920_0_0 .concat [ 1 1 1 1], L_000002839116ee90, L_000002839116ee90, L_000002839116ee90, L_000002839116ee90;
LS_0000028391163920_0_4 .concat [ 1 1 1 1], L_000002839116ee90, L_000002839116ee90, L_000002839116ee90, L_000002839116ee90;
LS_0000028391163920_0_8 .concat [ 1 1 1 1], L_000002839116ee90, L_000002839116ee90, L_000002839116ee90, L_000002839116ee90;
LS_0000028391163920_0_12 .concat [ 1 1 1 1], L_000002839116ee90, L_000002839116ee90, L_000002839116ee90, L_000002839116ee90;
LS_0000028391163920_0_16 .concat [ 1 1 1 1], L_000002839116ee90, L_000002839116ee90, L_000002839116ee90, L_000002839116ee90;
LS_0000028391163920_0_20 .concat [ 1 1 1 1], L_000002839116ee90, L_000002839116ee90, L_000002839116ee90, L_000002839116ee90;
LS_0000028391163920_0_24 .concat [ 1 1 1 1], L_000002839116ee90, L_000002839116ee90, L_000002839116ee90, L_000002839116ee90;
LS_0000028391163920_0_28 .concat [ 1 1 1 1], L_000002839116ee90, L_000002839116ee90, L_000002839116ee90, L_000002839116ee90;
LS_0000028391163920_1_0 .concat [ 4 4 4 4], LS_0000028391163920_0_0, LS_0000028391163920_0_4, LS_0000028391163920_0_8, LS_0000028391163920_0_12;
LS_0000028391163920_1_4 .concat [ 4 4 4 4], LS_0000028391163920_0_16, LS_0000028391163920_0_20, LS_0000028391163920_0_24, LS_0000028391163920_0_28;
L_0000028391163920 .concat [ 16 16 0 0], LS_0000028391163920_1_0, LS_0000028391163920_1_4;
L_0000028391164460 .part L_0000028391168ce0, 0, 1;
LS_0000028391164dc0_0_0 .concat [ 1 1 1 1], L_0000028391164460, L_0000028391164460, L_0000028391164460, L_0000028391164460;
LS_0000028391164dc0_0_4 .concat [ 1 1 1 1], L_0000028391164460, L_0000028391164460, L_0000028391164460, L_0000028391164460;
LS_0000028391164dc0_0_8 .concat [ 1 1 1 1], L_0000028391164460, L_0000028391164460, L_0000028391164460, L_0000028391164460;
LS_0000028391164dc0_0_12 .concat [ 1 1 1 1], L_0000028391164460, L_0000028391164460, L_0000028391164460, L_0000028391164460;
LS_0000028391164dc0_0_16 .concat [ 1 1 1 1], L_0000028391164460, L_0000028391164460, L_0000028391164460, L_0000028391164460;
LS_0000028391164dc0_0_20 .concat [ 1 1 1 1], L_0000028391164460, L_0000028391164460, L_0000028391164460, L_0000028391164460;
LS_0000028391164dc0_0_24 .concat [ 1 1 1 1], L_0000028391164460, L_0000028391164460, L_0000028391164460, L_0000028391164460;
LS_0000028391164dc0_0_28 .concat [ 1 1 1 1], L_0000028391164460, L_0000028391164460, L_0000028391164460, L_0000028391164460;
LS_0000028391164dc0_1_0 .concat [ 4 4 4 4], LS_0000028391164dc0_0_0, LS_0000028391164dc0_0_4, LS_0000028391164dc0_0_8, LS_0000028391164dc0_0_12;
LS_0000028391164dc0_1_4 .concat [ 4 4 4 4], LS_0000028391164dc0_0_16, LS_0000028391164dc0_0_20, LS_0000028391164dc0_0_24, LS_0000028391164dc0_0_28;
L_0000028391164dc0 .concat [ 16 16 0 0], LS_0000028391164dc0_1_0, LS_0000028391164dc0_1_4;
L_0000028391165c20 .part L_0000028391168ce0, 1, 1;
LS_0000028391164c80_0_0 .concat [ 1 1 1 1], L_0000028391165c20, L_0000028391165c20, L_0000028391165c20, L_0000028391165c20;
LS_0000028391164c80_0_4 .concat [ 1 1 1 1], L_0000028391165c20, L_0000028391165c20, L_0000028391165c20, L_0000028391165c20;
LS_0000028391164c80_0_8 .concat [ 1 1 1 1], L_0000028391165c20, L_0000028391165c20, L_0000028391165c20, L_0000028391165c20;
LS_0000028391164c80_0_12 .concat [ 1 1 1 1], L_0000028391165c20, L_0000028391165c20, L_0000028391165c20, L_0000028391165c20;
LS_0000028391164c80_0_16 .concat [ 1 1 1 1], L_0000028391165c20, L_0000028391165c20, L_0000028391165c20, L_0000028391165c20;
LS_0000028391164c80_0_20 .concat [ 1 1 1 1], L_0000028391165c20, L_0000028391165c20, L_0000028391165c20, L_0000028391165c20;
LS_0000028391164c80_0_24 .concat [ 1 1 1 1], L_0000028391165c20, L_0000028391165c20, L_0000028391165c20, L_0000028391165c20;
LS_0000028391164c80_0_28 .concat [ 1 1 1 1], L_0000028391165c20, L_0000028391165c20, L_0000028391165c20, L_0000028391165c20;
LS_0000028391164c80_1_0 .concat [ 4 4 4 4], LS_0000028391164c80_0_0, LS_0000028391164c80_0_4, LS_0000028391164c80_0_8, LS_0000028391164c80_0_12;
LS_0000028391164c80_1_4 .concat [ 4 4 4 4], LS_0000028391164c80_0_16, LS_0000028391164c80_0_20, LS_0000028391164c80_0_24, LS_0000028391164c80_0_28;
L_0000028391164c80 .concat [ 16 16 0 0], LS_0000028391164c80_1_0, LS_0000028391164c80_1_4;
L_0000028391165cc0 .part L_0000028391168ce0, 0, 1;
LS_0000028391164780_0_0 .concat [ 1 1 1 1], L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0;
LS_0000028391164780_0_4 .concat [ 1 1 1 1], L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0;
LS_0000028391164780_0_8 .concat [ 1 1 1 1], L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0;
LS_0000028391164780_0_12 .concat [ 1 1 1 1], L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0;
LS_0000028391164780_0_16 .concat [ 1 1 1 1], L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0;
LS_0000028391164780_0_20 .concat [ 1 1 1 1], L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0;
LS_0000028391164780_0_24 .concat [ 1 1 1 1], L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0;
LS_0000028391164780_0_28 .concat [ 1 1 1 1], L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0, L_00000283910a10a0;
LS_0000028391164780_1_0 .concat [ 4 4 4 4], LS_0000028391164780_0_0, LS_0000028391164780_0_4, LS_0000028391164780_0_8, LS_0000028391164780_0_12;
LS_0000028391164780_1_4 .concat [ 4 4 4 4], LS_0000028391164780_0_16, LS_0000028391164780_0_20, LS_0000028391164780_0_24, LS_0000028391164780_0_28;
L_0000028391164780 .concat [ 16 16 0 0], LS_0000028391164780_1_0, LS_0000028391164780_1_4;
L_0000028391163f60 .part L_0000028391168ce0, 1, 1;
LS_0000028391165220_0_0 .concat [ 1 1 1 1], L_0000028391163f60, L_0000028391163f60, L_0000028391163f60, L_0000028391163f60;
LS_0000028391165220_0_4 .concat [ 1 1 1 1], L_0000028391163f60, L_0000028391163f60, L_0000028391163f60, L_0000028391163f60;
LS_0000028391165220_0_8 .concat [ 1 1 1 1], L_0000028391163f60, L_0000028391163f60, L_0000028391163f60, L_0000028391163f60;
LS_0000028391165220_0_12 .concat [ 1 1 1 1], L_0000028391163f60, L_0000028391163f60, L_0000028391163f60, L_0000028391163f60;
LS_0000028391165220_0_16 .concat [ 1 1 1 1], L_0000028391163f60, L_0000028391163f60, L_0000028391163f60, L_0000028391163f60;
LS_0000028391165220_0_20 .concat [ 1 1 1 1], L_0000028391163f60, L_0000028391163f60, L_0000028391163f60, L_0000028391163f60;
LS_0000028391165220_0_24 .concat [ 1 1 1 1], L_0000028391163f60, L_0000028391163f60, L_0000028391163f60, L_0000028391163f60;
LS_0000028391165220_0_28 .concat [ 1 1 1 1], L_0000028391163f60, L_0000028391163f60, L_0000028391163f60, L_0000028391163f60;
LS_0000028391165220_1_0 .concat [ 4 4 4 4], LS_0000028391165220_0_0, LS_0000028391165220_0_4, LS_0000028391165220_0_8, LS_0000028391165220_0_12;
LS_0000028391165220_1_4 .concat [ 4 4 4 4], LS_0000028391165220_0_16, LS_0000028391165220_0_20, LS_0000028391165220_0_24, LS_0000028391165220_0_28;
L_0000028391165220 .concat [ 16 16 0 0], LS_0000028391165220_1_0, LS_0000028391165220_1_4;
L_0000028391165d60 .part L_0000028391168ce0, 0, 1;
LS_0000028391165180_0_0 .concat [ 1 1 1 1], L_0000028391165d60, L_0000028391165d60, L_0000028391165d60, L_0000028391165d60;
LS_0000028391165180_0_4 .concat [ 1 1 1 1], L_0000028391165d60, L_0000028391165d60, L_0000028391165d60, L_0000028391165d60;
LS_0000028391165180_0_8 .concat [ 1 1 1 1], L_0000028391165d60, L_0000028391165d60, L_0000028391165d60, L_0000028391165d60;
LS_0000028391165180_0_12 .concat [ 1 1 1 1], L_0000028391165d60, L_0000028391165d60, L_0000028391165d60, L_0000028391165d60;
LS_0000028391165180_0_16 .concat [ 1 1 1 1], L_0000028391165d60, L_0000028391165d60, L_0000028391165d60, L_0000028391165d60;
LS_0000028391165180_0_20 .concat [ 1 1 1 1], L_0000028391165d60, L_0000028391165d60, L_0000028391165d60, L_0000028391165d60;
LS_0000028391165180_0_24 .concat [ 1 1 1 1], L_0000028391165d60, L_0000028391165d60, L_0000028391165d60, L_0000028391165d60;
LS_0000028391165180_0_28 .concat [ 1 1 1 1], L_0000028391165d60, L_0000028391165d60, L_0000028391165d60, L_0000028391165d60;
LS_0000028391165180_1_0 .concat [ 4 4 4 4], LS_0000028391165180_0_0, LS_0000028391165180_0_4, LS_0000028391165180_0_8, LS_0000028391165180_0_12;
LS_0000028391165180_1_4 .concat [ 4 4 4 4], LS_0000028391165180_0_16, LS_0000028391165180_0_20, LS_0000028391165180_0_24, LS_0000028391165180_0_28;
L_0000028391165180 .concat [ 16 16 0 0], LS_0000028391165180_1_0, LS_0000028391165180_1_4;
S_000002839112afe0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002839112a810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002839116ec60 .functor AND 32, L_0000028391164820, L_00000283911648c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002839112bbf0_0 .net "in1", 31 0, L_0000028391164820;  1 drivers
v000002839112cff0_0 .net "in2", 31 0, L_00000283911648c0;  1 drivers
v000002839112bb50_0 .net "out", 31 0, L_000002839116ec60;  alias, 1 drivers
S_000002839112b300 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002839112a810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002839116ee20 .functor AND 32, L_0000028391163920, L_0000028391164dc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002839112d810_0 .net "in1", 31 0, L_0000028391163920;  1 drivers
v000002839112b830_0 .net "in2", 31 0, L_0000028391164dc0;  1 drivers
v000002839112d3b0_0 .net "out", 31 0, L_000002839116ee20;  alias, 1 drivers
S_000002839112b490 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002839112a810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002839116ef00 .functor AND 32, L_0000028391164c80, L_0000028391164780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002839112dc70_0 .net "in1", 31 0, L_0000028391164c80;  1 drivers
v000002839112bab0_0 .net "in2", 31 0, L_0000028391164780;  1 drivers
v000002839112d090_0 .net "out", 31 0, L_000002839116ef00;  alias, 1 drivers
S_000002839112a9a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002839112a810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028391174fa0 .functor AND 32, L_0000028391165220, L_0000028391165180, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002839112caf0_0 .net "in1", 31 0, L_0000028391165220;  1 drivers
v000002839112def0_0 .net "in2", 31 0, L_0000028391165180;  1 drivers
v000002839112ddb0_0 .net "out", 31 0, L_0000028391174fa0;  alias, 1 drivers
S_000002839112ab30 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000028390f2da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000283910ab800 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000283911754e0 .functor NOT 1, L_00000283911652c0, C4<0>, C4<0>, C4<0>;
L_0000028391176430 .functor NOT 1, L_00000283911637e0, C4<0>, C4<0>, C4<0>;
L_0000028391175fd0 .functor NOT 1, L_0000028391164e60, C4<0>, C4<0>, C4<0>;
L_0000028391176820 .functor NOT 1, L_00000283911639c0, C4<0>, C4<0>, C4<0>;
L_00000283911764a0 .functor AND 32, L_0000028391176120, v00000283911354f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000283911766d0 .functor AND 32, L_00000283911756a0, L_0000028391176ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000283911767b0 .functor OR 32, L_00000283911764a0, L_00000283911766d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028391174e50 .functor AND 32, L_0000028391175f60, v0000028391122fb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028391175b00 .functor OR 32, L_00000283911767b0, L_0000028391174e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028391175e10 .functor AND 32, L_0000028391175940, L_0000028391165400, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028391175630 .functor OR 32, L_0000028391175b00, L_0000028391175e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002839112e490_0 .net *"_ivl_1", 0 0, L_00000283911652c0;  1 drivers
v000002839112f570_0 .net *"_ivl_13", 0 0, L_0000028391164e60;  1 drivers
v000002839112e030_0 .net *"_ivl_14", 0 0, L_0000028391175fd0;  1 drivers
v000002839112e8f0_0 .net *"_ivl_19", 0 0, L_0000028391165360;  1 drivers
v000002839112edf0_0 .net *"_ivl_2", 0 0, L_00000283911754e0;  1 drivers
v000002839112ed50_0 .net *"_ivl_23", 0 0, L_0000028391164640;  1 drivers
v000002839112e0d0_0 .net *"_ivl_27", 0 0, L_00000283911639c0;  1 drivers
v000002839112e2b0_0 .net *"_ivl_28", 0 0, L_0000028391176820;  1 drivers
v000002839112ecb0_0 .net *"_ivl_33", 0 0, L_00000283911655e0;  1 drivers
v000002839112e350_0 .net *"_ivl_37", 0 0, L_0000028391163ce0;  1 drivers
v000002839112eb70_0 .net *"_ivl_40", 31 0, L_00000283911764a0;  1 drivers
v000002839112ee90_0 .net *"_ivl_42", 31 0, L_00000283911766d0;  1 drivers
v000002839112e7b0_0 .net *"_ivl_44", 31 0, L_00000283911767b0;  1 drivers
v000002839112e5d0_0 .net *"_ivl_46", 31 0, L_0000028391174e50;  1 drivers
v000002839112ef30_0 .net *"_ivl_48", 31 0, L_0000028391175b00;  1 drivers
v000002839112e3f0_0 .net *"_ivl_50", 31 0, L_0000028391175e10;  1 drivers
v000002839112ec10_0 .net *"_ivl_7", 0 0, L_00000283911637e0;  1 drivers
v000002839112e670_0 .net *"_ivl_8", 0 0, L_0000028391176430;  1 drivers
v000002839112e710_0 .net "ina", 31 0, v00000283911354f0_0;  alias, 1 drivers
v000002839112e850_0 .net "inb", 31 0, L_0000028391176ba0;  alias, 1 drivers
v000002839112efd0_0 .net "inc", 31 0, v0000028391122fb0_0;  alias, 1 drivers
v000002839112f070_0 .net "ind", 31 0, L_0000028391165400;  alias, 1 drivers
v000002839112f1b0_0 .net "out", 31 0, L_0000028391175630;  alias, 1 drivers
v000002839112f250_0 .net "s0", 31 0, L_0000028391176120;  1 drivers
v000002839112f390_0 .net "s1", 31 0, L_00000283911756a0;  1 drivers
v000002839112f430_0 .net "s2", 31 0, L_0000028391175f60;  1 drivers
v0000028391134190_0 .net "s3", 31 0, L_0000028391175940;  1 drivers
v00000283911344b0_0 .net "sel", 1 0, L_0000028391168880;  alias, 1 drivers
L_00000283911652c0 .part L_0000028391168880, 1, 1;
LS_0000028391165ea0_0_0 .concat [ 1 1 1 1], L_00000283911754e0, L_00000283911754e0, L_00000283911754e0, L_00000283911754e0;
LS_0000028391165ea0_0_4 .concat [ 1 1 1 1], L_00000283911754e0, L_00000283911754e0, L_00000283911754e0, L_00000283911754e0;
LS_0000028391165ea0_0_8 .concat [ 1 1 1 1], L_00000283911754e0, L_00000283911754e0, L_00000283911754e0, L_00000283911754e0;
LS_0000028391165ea0_0_12 .concat [ 1 1 1 1], L_00000283911754e0, L_00000283911754e0, L_00000283911754e0, L_00000283911754e0;
LS_0000028391165ea0_0_16 .concat [ 1 1 1 1], L_00000283911754e0, L_00000283911754e0, L_00000283911754e0, L_00000283911754e0;
LS_0000028391165ea0_0_20 .concat [ 1 1 1 1], L_00000283911754e0, L_00000283911754e0, L_00000283911754e0, L_00000283911754e0;
LS_0000028391165ea0_0_24 .concat [ 1 1 1 1], L_00000283911754e0, L_00000283911754e0, L_00000283911754e0, L_00000283911754e0;
LS_0000028391165ea0_0_28 .concat [ 1 1 1 1], L_00000283911754e0, L_00000283911754e0, L_00000283911754e0, L_00000283911754e0;
LS_0000028391165ea0_1_0 .concat [ 4 4 4 4], LS_0000028391165ea0_0_0, LS_0000028391165ea0_0_4, LS_0000028391165ea0_0_8, LS_0000028391165ea0_0_12;
LS_0000028391165ea0_1_4 .concat [ 4 4 4 4], LS_0000028391165ea0_0_16, LS_0000028391165ea0_0_20, LS_0000028391165ea0_0_24, LS_0000028391165ea0_0_28;
L_0000028391165ea0 .concat [ 16 16 0 0], LS_0000028391165ea0_1_0, LS_0000028391165ea0_1_4;
L_00000283911637e0 .part L_0000028391168880, 0, 1;
LS_0000028391164d20_0_0 .concat [ 1 1 1 1], L_0000028391176430, L_0000028391176430, L_0000028391176430, L_0000028391176430;
LS_0000028391164d20_0_4 .concat [ 1 1 1 1], L_0000028391176430, L_0000028391176430, L_0000028391176430, L_0000028391176430;
LS_0000028391164d20_0_8 .concat [ 1 1 1 1], L_0000028391176430, L_0000028391176430, L_0000028391176430, L_0000028391176430;
LS_0000028391164d20_0_12 .concat [ 1 1 1 1], L_0000028391176430, L_0000028391176430, L_0000028391176430, L_0000028391176430;
LS_0000028391164d20_0_16 .concat [ 1 1 1 1], L_0000028391176430, L_0000028391176430, L_0000028391176430, L_0000028391176430;
LS_0000028391164d20_0_20 .concat [ 1 1 1 1], L_0000028391176430, L_0000028391176430, L_0000028391176430, L_0000028391176430;
LS_0000028391164d20_0_24 .concat [ 1 1 1 1], L_0000028391176430, L_0000028391176430, L_0000028391176430, L_0000028391176430;
LS_0000028391164d20_0_28 .concat [ 1 1 1 1], L_0000028391176430, L_0000028391176430, L_0000028391176430, L_0000028391176430;
LS_0000028391164d20_1_0 .concat [ 4 4 4 4], LS_0000028391164d20_0_0, LS_0000028391164d20_0_4, LS_0000028391164d20_0_8, LS_0000028391164d20_0_12;
LS_0000028391164d20_1_4 .concat [ 4 4 4 4], LS_0000028391164d20_0_16, LS_0000028391164d20_0_20, LS_0000028391164d20_0_24, LS_0000028391164d20_0_28;
L_0000028391164d20 .concat [ 16 16 0 0], LS_0000028391164d20_1_0, LS_0000028391164d20_1_4;
L_0000028391164e60 .part L_0000028391168880, 1, 1;
LS_0000028391164f00_0_0 .concat [ 1 1 1 1], L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0;
LS_0000028391164f00_0_4 .concat [ 1 1 1 1], L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0;
LS_0000028391164f00_0_8 .concat [ 1 1 1 1], L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0;
LS_0000028391164f00_0_12 .concat [ 1 1 1 1], L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0;
LS_0000028391164f00_0_16 .concat [ 1 1 1 1], L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0;
LS_0000028391164f00_0_20 .concat [ 1 1 1 1], L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0;
LS_0000028391164f00_0_24 .concat [ 1 1 1 1], L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0;
LS_0000028391164f00_0_28 .concat [ 1 1 1 1], L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0, L_0000028391175fd0;
LS_0000028391164f00_1_0 .concat [ 4 4 4 4], LS_0000028391164f00_0_0, LS_0000028391164f00_0_4, LS_0000028391164f00_0_8, LS_0000028391164f00_0_12;
LS_0000028391164f00_1_4 .concat [ 4 4 4 4], LS_0000028391164f00_0_16, LS_0000028391164f00_0_20, LS_0000028391164f00_0_24, LS_0000028391164f00_0_28;
L_0000028391164f00 .concat [ 16 16 0 0], LS_0000028391164f00_1_0, LS_0000028391164f00_1_4;
L_0000028391165360 .part L_0000028391168880, 0, 1;
LS_0000028391165540_0_0 .concat [ 1 1 1 1], L_0000028391165360, L_0000028391165360, L_0000028391165360, L_0000028391165360;
LS_0000028391165540_0_4 .concat [ 1 1 1 1], L_0000028391165360, L_0000028391165360, L_0000028391165360, L_0000028391165360;
LS_0000028391165540_0_8 .concat [ 1 1 1 1], L_0000028391165360, L_0000028391165360, L_0000028391165360, L_0000028391165360;
LS_0000028391165540_0_12 .concat [ 1 1 1 1], L_0000028391165360, L_0000028391165360, L_0000028391165360, L_0000028391165360;
LS_0000028391165540_0_16 .concat [ 1 1 1 1], L_0000028391165360, L_0000028391165360, L_0000028391165360, L_0000028391165360;
LS_0000028391165540_0_20 .concat [ 1 1 1 1], L_0000028391165360, L_0000028391165360, L_0000028391165360, L_0000028391165360;
LS_0000028391165540_0_24 .concat [ 1 1 1 1], L_0000028391165360, L_0000028391165360, L_0000028391165360, L_0000028391165360;
LS_0000028391165540_0_28 .concat [ 1 1 1 1], L_0000028391165360, L_0000028391165360, L_0000028391165360, L_0000028391165360;
LS_0000028391165540_1_0 .concat [ 4 4 4 4], LS_0000028391165540_0_0, LS_0000028391165540_0_4, LS_0000028391165540_0_8, LS_0000028391165540_0_12;
LS_0000028391165540_1_4 .concat [ 4 4 4 4], LS_0000028391165540_0_16, LS_0000028391165540_0_20, LS_0000028391165540_0_24, LS_0000028391165540_0_28;
L_0000028391165540 .concat [ 16 16 0 0], LS_0000028391165540_1_0, LS_0000028391165540_1_4;
L_0000028391164640 .part L_0000028391168880, 1, 1;
LS_0000028391163880_0_0 .concat [ 1 1 1 1], L_0000028391164640, L_0000028391164640, L_0000028391164640, L_0000028391164640;
LS_0000028391163880_0_4 .concat [ 1 1 1 1], L_0000028391164640, L_0000028391164640, L_0000028391164640, L_0000028391164640;
LS_0000028391163880_0_8 .concat [ 1 1 1 1], L_0000028391164640, L_0000028391164640, L_0000028391164640, L_0000028391164640;
LS_0000028391163880_0_12 .concat [ 1 1 1 1], L_0000028391164640, L_0000028391164640, L_0000028391164640, L_0000028391164640;
LS_0000028391163880_0_16 .concat [ 1 1 1 1], L_0000028391164640, L_0000028391164640, L_0000028391164640, L_0000028391164640;
LS_0000028391163880_0_20 .concat [ 1 1 1 1], L_0000028391164640, L_0000028391164640, L_0000028391164640, L_0000028391164640;
LS_0000028391163880_0_24 .concat [ 1 1 1 1], L_0000028391164640, L_0000028391164640, L_0000028391164640, L_0000028391164640;
LS_0000028391163880_0_28 .concat [ 1 1 1 1], L_0000028391164640, L_0000028391164640, L_0000028391164640, L_0000028391164640;
LS_0000028391163880_1_0 .concat [ 4 4 4 4], LS_0000028391163880_0_0, LS_0000028391163880_0_4, LS_0000028391163880_0_8, LS_0000028391163880_0_12;
LS_0000028391163880_1_4 .concat [ 4 4 4 4], LS_0000028391163880_0_16, LS_0000028391163880_0_20, LS_0000028391163880_0_24, LS_0000028391163880_0_28;
L_0000028391163880 .concat [ 16 16 0 0], LS_0000028391163880_1_0, LS_0000028391163880_1_4;
L_00000283911639c0 .part L_0000028391168880, 0, 1;
LS_0000028391163ba0_0_0 .concat [ 1 1 1 1], L_0000028391176820, L_0000028391176820, L_0000028391176820, L_0000028391176820;
LS_0000028391163ba0_0_4 .concat [ 1 1 1 1], L_0000028391176820, L_0000028391176820, L_0000028391176820, L_0000028391176820;
LS_0000028391163ba0_0_8 .concat [ 1 1 1 1], L_0000028391176820, L_0000028391176820, L_0000028391176820, L_0000028391176820;
LS_0000028391163ba0_0_12 .concat [ 1 1 1 1], L_0000028391176820, L_0000028391176820, L_0000028391176820, L_0000028391176820;
LS_0000028391163ba0_0_16 .concat [ 1 1 1 1], L_0000028391176820, L_0000028391176820, L_0000028391176820, L_0000028391176820;
LS_0000028391163ba0_0_20 .concat [ 1 1 1 1], L_0000028391176820, L_0000028391176820, L_0000028391176820, L_0000028391176820;
LS_0000028391163ba0_0_24 .concat [ 1 1 1 1], L_0000028391176820, L_0000028391176820, L_0000028391176820, L_0000028391176820;
LS_0000028391163ba0_0_28 .concat [ 1 1 1 1], L_0000028391176820, L_0000028391176820, L_0000028391176820, L_0000028391176820;
LS_0000028391163ba0_1_0 .concat [ 4 4 4 4], LS_0000028391163ba0_0_0, LS_0000028391163ba0_0_4, LS_0000028391163ba0_0_8, LS_0000028391163ba0_0_12;
LS_0000028391163ba0_1_4 .concat [ 4 4 4 4], LS_0000028391163ba0_0_16, LS_0000028391163ba0_0_20, LS_0000028391163ba0_0_24, LS_0000028391163ba0_0_28;
L_0000028391163ba0 .concat [ 16 16 0 0], LS_0000028391163ba0_1_0, LS_0000028391163ba0_1_4;
L_00000283911655e0 .part L_0000028391168880, 1, 1;
LS_0000028391163c40_0_0 .concat [ 1 1 1 1], L_00000283911655e0, L_00000283911655e0, L_00000283911655e0, L_00000283911655e0;
LS_0000028391163c40_0_4 .concat [ 1 1 1 1], L_00000283911655e0, L_00000283911655e0, L_00000283911655e0, L_00000283911655e0;
LS_0000028391163c40_0_8 .concat [ 1 1 1 1], L_00000283911655e0, L_00000283911655e0, L_00000283911655e0, L_00000283911655e0;
LS_0000028391163c40_0_12 .concat [ 1 1 1 1], L_00000283911655e0, L_00000283911655e0, L_00000283911655e0, L_00000283911655e0;
LS_0000028391163c40_0_16 .concat [ 1 1 1 1], L_00000283911655e0, L_00000283911655e0, L_00000283911655e0, L_00000283911655e0;
LS_0000028391163c40_0_20 .concat [ 1 1 1 1], L_00000283911655e0, L_00000283911655e0, L_00000283911655e0, L_00000283911655e0;
LS_0000028391163c40_0_24 .concat [ 1 1 1 1], L_00000283911655e0, L_00000283911655e0, L_00000283911655e0, L_00000283911655e0;
LS_0000028391163c40_0_28 .concat [ 1 1 1 1], L_00000283911655e0, L_00000283911655e0, L_00000283911655e0, L_00000283911655e0;
LS_0000028391163c40_1_0 .concat [ 4 4 4 4], LS_0000028391163c40_0_0, LS_0000028391163c40_0_4, LS_0000028391163c40_0_8, LS_0000028391163c40_0_12;
LS_0000028391163c40_1_4 .concat [ 4 4 4 4], LS_0000028391163c40_0_16, LS_0000028391163c40_0_20, LS_0000028391163c40_0_24, LS_0000028391163c40_0_28;
L_0000028391163c40 .concat [ 16 16 0 0], LS_0000028391163c40_1_0, LS_0000028391163c40_1_4;
L_0000028391163ce0 .part L_0000028391168880, 0, 1;
LS_0000028391164fa0_0_0 .concat [ 1 1 1 1], L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0;
LS_0000028391164fa0_0_4 .concat [ 1 1 1 1], L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0;
LS_0000028391164fa0_0_8 .concat [ 1 1 1 1], L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0;
LS_0000028391164fa0_0_12 .concat [ 1 1 1 1], L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0;
LS_0000028391164fa0_0_16 .concat [ 1 1 1 1], L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0;
LS_0000028391164fa0_0_20 .concat [ 1 1 1 1], L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0;
LS_0000028391164fa0_0_24 .concat [ 1 1 1 1], L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0;
LS_0000028391164fa0_0_28 .concat [ 1 1 1 1], L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0, L_0000028391163ce0;
LS_0000028391164fa0_1_0 .concat [ 4 4 4 4], LS_0000028391164fa0_0_0, LS_0000028391164fa0_0_4, LS_0000028391164fa0_0_8, LS_0000028391164fa0_0_12;
LS_0000028391164fa0_1_4 .concat [ 4 4 4 4], LS_0000028391164fa0_0_16, LS_0000028391164fa0_0_20, LS_0000028391164fa0_0_24, LS_0000028391164fa0_0_28;
L_0000028391164fa0 .concat [ 16 16 0 0], LS_0000028391164fa0_1_0, LS_0000028391164fa0_1_4;
S_000002839112acc0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002839112ab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028391176120 .functor AND 32, L_0000028391165ea0, L_0000028391164d20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002839112ceb0_0 .net "in1", 31 0, L_0000028391165ea0;  1 drivers
v000002839112e990_0 .net "in2", 31 0, L_0000028391164d20;  1 drivers
v000002839112f110_0 .net "out", 31 0, L_0000028391176120;  alias, 1 drivers
S_0000028391130960 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002839112ab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000283911756a0 .functor AND 32, L_0000028391164f00, L_0000028391165540, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002839112f2f0_0 .net "in1", 31 0, L_0000028391164f00;  1 drivers
v000002839112e530_0 .net "in2", 31 0, L_0000028391165540;  1 drivers
v000002839112e170_0 .net "out", 31 0, L_00000283911756a0;  alias, 1 drivers
S_0000028391131450 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002839112ab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028391175f60 .functor AND 32, L_0000028391163880, L_0000028391163ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002839112ead0_0 .net "in1", 31 0, L_0000028391163880;  1 drivers
v000002839112f4d0_0 .net "in2", 31 0, L_0000028391163ba0;  1 drivers
v000002839112e210_0 .net "out", 31 0, L_0000028391175f60;  alias, 1 drivers
S_0000028391130640 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002839112ab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028391175940 .functor AND 32, L_0000028391163c40, L_0000028391164fa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002839112f610_0 .net "in1", 31 0, L_0000028391163c40;  1 drivers
v000002839112ea30_0 .net "in2", 31 0, L_0000028391164fa0;  1 drivers
v000002839112f6b0_0 .net "out", 31 0, L_0000028391175940;  alias, 1 drivers
S_0000028391130e10 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000028390ef9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000028391135800 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028391135838 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028391135870 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000283911358a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000283911358e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028391135918 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028391135950 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028391135988 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000283911359c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000283911359f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028391135a30 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028391135a68 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028391135aa0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028391135ad8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028391135b10 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028391135b48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028391135b80 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028391135bb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028391135bf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028391135c28 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028391135c60 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028391135c98 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028391135cd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028391135d08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028391135d40 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028391134d70_0 .var "EX1_PC", 31 0;
v0000028391134910_0 .var "EX1_PFC", 31 0;
v0000028391134a50_0 .var "EX1_forward_to_B", 31 0;
v00000283911356d0_0 .var "EX1_is_beq", 0 0;
v0000028391134af0_0 .var "EX1_is_bne", 0 0;
v0000028391134cd0_0 .var "EX1_is_jal", 0 0;
v0000028391134050_0 .var "EX1_is_jr", 0 0;
v0000028391135310_0 .var "EX1_is_oper2_immed", 0 0;
v00000283911351d0_0 .var "EX1_memread", 0 0;
v0000028391135090_0 .var "EX1_memwrite", 0 0;
v00000283911353b0_0 .var "EX1_opcode", 11 0;
v0000028391134e10_0 .var "EX1_predicted", 0 0;
v0000028391134eb0_0 .var "EX1_rd_ind", 4 0;
v0000028391135630_0 .var "EX1_rd_indzero", 0 0;
v0000028391134f50_0 .var "EX1_regwrite", 0 0;
v0000028391134ff0_0 .var "EX1_rs1", 31 0;
v0000028391135450_0 .var "EX1_rs1_ind", 4 0;
v00000283911354f0_0 .var "EX1_rs2", 31 0;
v00000283911340f0_0 .var "EX1_rs2_ind", 4 0;
v0000028391133290_0 .net "FLUSH", 0 0, v0000028391137300_0;  alias, 1 drivers
v0000028391131f30_0 .net "ID_PC", 31 0, v000002839113e240_0;  alias, 1 drivers
v0000028391131c10_0 .net "ID_PFC_to_EX", 31 0, L_0000028391162700;  alias, 1 drivers
v0000028391131cb0_0 .net "ID_forward_to_B", 31 0, L_00000283911620c0;  alias, 1 drivers
v0000028391131ad0_0 .net "ID_is_beq", 0 0, L_0000028391163740;  alias, 1 drivers
v0000028391131fd0_0 .net "ID_is_bne", 0 0, L_0000028391160fe0;  alias, 1 drivers
v0000028391131a30_0 .net "ID_is_jal", 0 0, L_0000028391161300;  alias, 1 drivers
v0000028391133010_0 .net "ID_is_jr", 0 0, L_0000028391161d00;  alias, 1 drivers
v0000028391133c90_0 .net "ID_is_oper2_immed", 0 0, L_000002839116e2c0;  alias, 1 drivers
v00000283911326b0_0 .net "ID_memread", 0 0, L_0000028391162200;  alias, 1 drivers
v0000028391133650_0 .net "ID_memwrite", 0 0, L_0000028391162020;  alias, 1 drivers
v0000028391132f70_0 .net "ID_opcode", 11 0, v000002839114b2d0_0;  alias, 1 drivers
v0000028391132e30_0 .net "ID_predicted", 0 0, v0000028391138340_0;  alias, 1 drivers
v0000028391132890_0 .net "ID_rd_ind", 4 0, v000002839114c950_0;  alias, 1 drivers
v0000028391132570_0 .net "ID_rd_indzero", 0 0, L_0000028391162520;  1 drivers
v0000028391133e70_0 .net "ID_regwrite", 0 0, L_0000028391161a80;  alias, 1 drivers
v0000028391132070_0 .net "ID_rs1", 31 0, v000002839113d700_0;  alias, 1 drivers
v0000028391132d90_0 .net "ID_rs1_ind", 4 0, v000002839114b190_0;  alias, 1 drivers
v00000283911330b0_0 .net "ID_rs2", 31 0, v000002839113d520_0;  alias, 1 drivers
v0000028391131b70_0 .net "ID_rs2_ind", 4 0, v000002839114cef0_0;  alias, 1 drivers
v0000028391131d50_0 .net "clk", 0 0, L_000002839116eb10;  1 drivers
v0000028391133b50_0 .net "rst", 0 0, v00000283911664e0_0;  alias, 1 drivers
E_00000283910aafc0 .event posedge, v0000028391123690_0, v0000028391131d50_0;
S_00000283911315e0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000028390ef9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000028391135d80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028391135db8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028391135df0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028391135e28 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028391135e60 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028391135e98 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028391135ed0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028391135f08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028391135f40 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028391135f78 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028391135fb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028391135fe8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028391136020 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028391136058 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028391136090 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000283911360c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028391136100 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028391136138 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028391136170 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000283911361a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000283911361e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028391136218 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028391136250 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028391136288 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000283911362c0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028391133330_0 .net "EX1_ALU_OPER1", 31 0, L_000002839116ebf0;  alias, 1 drivers
v0000028391131df0_0 .net "EX1_ALU_OPER2", 31 0, L_0000028391175a20;  alias, 1 drivers
v0000028391132a70_0 .net "EX1_PC", 31 0, v0000028391134d70_0;  alias, 1 drivers
v0000028391133dd0_0 .net "EX1_PFC_to_IF", 31 0, L_0000028391163d80;  alias, 1 drivers
v0000028391132110_0 .net "EX1_forward_to_B", 31 0, v0000028391134a50_0;  alias, 1 drivers
v0000028391131e90_0 .net "EX1_is_beq", 0 0, v00000283911356d0_0;  alias, 1 drivers
v0000028391132930_0 .net "EX1_is_bne", 0 0, v0000028391134af0_0;  alias, 1 drivers
v00000283911333d0_0 .net "EX1_is_jal", 0 0, v0000028391134cd0_0;  alias, 1 drivers
v00000283911321b0_0 .net "EX1_is_jr", 0 0, v0000028391134050_0;  alias, 1 drivers
v0000028391133150_0 .net "EX1_is_oper2_immed", 0 0, v0000028391135310_0;  alias, 1 drivers
v0000028391133f10_0 .net "EX1_memread", 0 0, v00000283911351d0_0;  alias, 1 drivers
v0000028391132750_0 .net "EX1_memwrite", 0 0, v0000028391135090_0;  alias, 1 drivers
v0000028391133510_0 .net "EX1_opcode", 11 0, v00000283911353b0_0;  alias, 1 drivers
v0000028391132250_0 .net "EX1_predicted", 0 0, v0000028391134e10_0;  alias, 1 drivers
v0000028391133bf0_0 .net "EX1_rd_ind", 4 0, v0000028391134eb0_0;  alias, 1 drivers
v0000028391133830_0 .net "EX1_rd_indzero", 0 0, v0000028391135630_0;  alias, 1 drivers
v0000028391132ed0_0 .net "EX1_regwrite", 0 0, v0000028391134f50_0;  alias, 1 drivers
v00000283911329d0_0 .net "EX1_rs1", 31 0, v0000028391134ff0_0;  alias, 1 drivers
v00000283911322f0_0 .net "EX1_rs1_ind", 4 0, v0000028391135450_0;  alias, 1 drivers
v0000028391132390_0 .net "EX1_rs2_ind", 4 0, v00000283911340f0_0;  alias, 1 drivers
v0000028391132430_0 .net "EX1_rs2_out", 31 0, L_0000028391175630;  alias, 1 drivers
v0000028391133fb0_0 .var "EX2_ALU_OPER1", 31 0;
v0000028391133a10_0 .var "EX2_ALU_OPER2", 31 0;
v00000283911324d0_0 .var "EX2_PC", 31 0;
v00000283911331f0_0 .var "EX2_PFC_to_IF", 31 0;
v0000028391132610_0 .var "EX2_forward_to_B", 31 0;
v00000283911335b0_0 .var "EX2_is_beq", 0 0;
v00000283911336f0_0 .var "EX2_is_bne", 0 0;
v0000028391131850_0 .var "EX2_is_jal", 0 0;
v00000283911327f0_0 .var "EX2_is_jr", 0 0;
v0000028391133470_0 .var "EX2_is_oper2_immed", 0 0;
v0000028391133970_0 .var "EX2_memread", 0 0;
v0000028391133790_0 .var "EX2_memwrite", 0 0;
v0000028391132b10_0 .var "EX2_opcode", 11 0;
v00000283911338d0_0 .var "EX2_predicted", 0 0;
v0000028391132bb0_0 .var "EX2_rd_ind", 4 0;
v0000028391133d30_0 .var "EX2_rd_indzero", 0 0;
v0000028391132c50_0 .var "EX2_regwrite", 0 0;
v0000028391132cf0_0 .var "EX2_rs1", 31 0;
v0000028391133ab0_0 .var "EX2_rs1_ind", 4 0;
v00000283911318f0_0 .var "EX2_rs2_ind", 4 0;
v0000028391131990_0 .var "EX2_rs2_out", 31 0;
v0000028391137440_0 .net "FLUSH", 0 0, v00000283911373a0_0;  alias, 1 drivers
v0000028391137ee0_0 .net "clk", 0 0, L_0000028391175390;  1 drivers
v00000283911374e0_0 .net "rst", 0 0, v00000283911664e0_0;  alias, 1 drivers
E_00000283910ab840 .event posedge, v0000028391123690_0, v0000028391137ee0_0;
S_0000028391130190 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000028390ef9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002839113e310 .param/l "add" 0 9 6, C4<000000100000>;
P_000002839113e348 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002839113e380 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002839113e3b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002839113e3f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002839113e428 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002839113e460 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002839113e498 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002839113e4d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002839113e508 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002839113e540 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002839113e578 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002839113e5b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002839113e5e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002839113e620 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002839113e658 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002839113e690 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002839113e6c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002839113e700 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002839113e738 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002839113e770 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002839113e7a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002839113e7e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002839113e818 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002839113e850 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002839116e170 .functor OR 1, L_0000028391163740, L_0000028391160fe0, C4<0>, C4<0>;
L_000002839116e4f0 .functor AND 1, L_000002839116e170, L_000002839116e100, C4<1>, C4<1>;
L_000002839116e720 .functor OR 1, L_0000028391163740, L_0000028391160fe0, C4<0>, C4<0>;
L_000002839116d140 .functor AND 1, L_000002839116e720, L_000002839116e100, C4<1>, C4<1>;
L_000002839116e870 .functor OR 1, L_0000028391163740, L_0000028391160fe0, C4<0>, C4<0>;
L_000002839116ddf0 .functor AND 1, L_000002839116e870, v0000028391138340_0, C4<1>, C4<1>;
v000002839113c580_0 .net "EX1_memread", 0 0, v00000283911351d0_0;  alias, 1 drivers
v000002839113b720_0 .net "EX1_opcode", 11 0, v00000283911353b0_0;  alias, 1 drivers
v000002839113b5e0_0 .net "EX1_rd_ind", 4 0, v0000028391134eb0_0;  alias, 1 drivers
v000002839113c8a0_0 .net "EX1_rd_indzero", 0 0, v0000028391135630_0;  alias, 1 drivers
v000002839113b540_0 .net "EX2_memread", 0 0, v0000028391133970_0;  alias, 1 drivers
v000002839113cb20_0 .net "EX2_opcode", 11 0, v0000028391132b10_0;  alias, 1 drivers
v000002839113d7a0_0 .net "EX2_rd_ind", 4 0, v0000028391132bb0_0;  alias, 1 drivers
v000002839113c1c0_0 .net "EX2_rd_indzero", 0 0, v0000028391133d30_0;  alias, 1 drivers
v000002839113d160_0 .net "ID_EX1_flush", 0 0, v0000028391137300_0;  alias, 1 drivers
v000002839113da20_0 .net "ID_EX2_flush", 0 0, v00000283911373a0_0;  alias, 1 drivers
v000002839113c9e0_0 .net "ID_is_beq", 0 0, L_0000028391163740;  alias, 1 drivers
v000002839113d5c0_0 .net "ID_is_bne", 0 0, L_0000028391160fe0;  alias, 1 drivers
v000002839113ca80_0 .net "ID_is_j", 0 0, L_0000028391161440;  alias, 1 drivers
v000002839113b680_0 .net "ID_is_jal", 0 0, L_0000028391161300;  alias, 1 drivers
v000002839113d660_0 .net "ID_is_jr", 0 0, L_0000028391161d00;  alias, 1 drivers
v000002839113b7c0_0 .net "ID_opcode", 11 0, v000002839114b2d0_0;  alias, 1 drivers
v000002839113cbc0_0 .net "ID_rs1_ind", 4 0, v000002839114b190_0;  alias, 1 drivers
v000002839113cc60_0 .net "ID_rs2_ind", 4 0, v000002839114cef0_0;  alias, 1 drivers
v000002839113cd00_0 .net "IF_ID_flush", 0 0, v0000028391139e20_0;  alias, 1 drivers
v000002839113c760_0 .net "IF_ID_write", 0 0, v00000283911391a0_0;  alias, 1 drivers
v000002839113cda0_0 .net "PC_src", 2 0, L_0000028391161bc0;  alias, 1 drivers
v000002839113dac0_0 .net "PFC_to_EX", 31 0, L_0000028391162700;  alias, 1 drivers
v000002839113b360_0 .net "PFC_to_IF", 31 0, L_0000028391162a20;  alias, 1 drivers
v000002839113d840_0 .net "WB_rd_ind", 4 0, v000002839114f650_0;  alias, 1 drivers
v000002839113bd60_0 .net "Wrong_prediction", 0 0, L_0000028391176b30;  alias, 1 drivers
v000002839113bf40_0 .net *"_ivl_11", 0 0, L_000002839116d140;  1 drivers
v000002839113cee0_0 .net *"_ivl_13", 9 0, L_0000028391161f80;  1 drivers
v000002839113b400_0 .net *"_ivl_15", 9 0, L_0000028391163420;  1 drivers
v000002839113c300_0 .net *"_ivl_16", 9 0, L_0000028391161580;  1 drivers
v000002839113b4a0_0 .net *"_ivl_19", 9 0, L_0000028391162fc0;  1 drivers
v000002839113c4e0_0 .net *"_ivl_20", 9 0, L_00000283911622a0;  1 drivers
v000002839113d480_0 .net *"_ivl_25", 0 0, L_000002839116e870;  1 drivers
v000002839113d020_0 .net *"_ivl_27", 0 0, L_000002839116ddf0;  1 drivers
v000002839113bae0_0 .net *"_ivl_29", 9 0, L_0000028391162ac0;  1 drivers
v000002839113d2a0_0 .net *"_ivl_3", 0 0, L_000002839116e170;  1 drivers
L_00000283911801f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002839113b860_0 .net/2u *"_ivl_30", 9 0, L_00000283911801f0;  1 drivers
v000002839113b900_0 .net *"_ivl_32", 9 0, L_0000028391162de0;  1 drivers
v000002839113b9a0_0 .net *"_ivl_35", 9 0, L_0000028391161260;  1 drivers
v000002839113d8e0_0 .net *"_ivl_37", 9 0, L_0000028391162340;  1 drivers
v000002839113c260_0 .net *"_ivl_38", 9 0, L_00000283911625c0;  1 drivers
v000002839113bfe0_0 .net *"_ivl_40", 9 0, L_00000283911619e0;  1 drivers
L_0000028391180238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002839113d200_0 .net/2s *"_ivl_45", 21 0, L_0000028391180238;  1 drivers
L_0000028391180280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002839113d340_0 .net/2s *"_ivl_50", 21 0, L_0000028391180280;  1 drivers
v000002839113d3e0_0 .net *"_ivl_9", 0 0, L_000002839116e720;  1 drivers
v000002839113ba40_0 .net "clk", 0 0, L_00000283910a0fc0;  alias, 1 drivers
v000002839113d980_0 .net "forward_to_B", 31 0, L_00000283911620c0;  alias, 1 drivers
v000002839113bb80_0 .net "imm", 31 0, v000002839113abe0_0;  1 drivers
v000002839113c800_0 .net "inst", 31 0, v000002839113e1a0_0;  alias, 1 drivers
v000002839113be00_0 .net "is_branch_and_taken", 0 0, L_000002839116e4f0;  alias, 1 drivers
v000002839113c080_0 .net "is_oper2_immed", 0 0, L_000002839116e2c0;  alias, 1 drivers
v000002839113c3a0_0 .net "mem_read", 0 0, L_0000028391162200;  alias, 1 drivers
v000002839113c440_0 .net "mem_write", 0 0, L_0000028391162020;  alias, 1 drivers
v000002839113dca0_0 .net "pc", 31 0, v000002839113e240_0;  alias, 1 drivers
v000002839113e100_0 .net "pc_write", 0 0, v000002839113b220_0;  alias, 1 drivers
v000002839113df20_0 .net "predicted", 0 0, L_000002839116e100;  1 drivers
v000002839113dd40_0 .net "predicted_to_EX", 0 0, v0000028391138340_0;  alias, 1 drivers
v000002839113dde0_0 .net "reg_write", 0 0, L_0000028391161a80;  alias, 1 drivers
v000002839113dc00_0 .net "reg_write_from_wb", 0 0, v000002839114d7b0_0;  alias, 1 drivers
v000002839113db60_0 .net "rs1", 31 0, v000002839113d700_0;  alias, 1 drivers
v000002839113de80_0 .net "rs2", 31 0, v000002839113d520_0;  alias, 1 drivers
v000002839113dfc0_0 .net "rst", 0 0, v00000283911664e0_0;  alias, 1 drivers
v000002839113e060_0 .net "wr_reg_data", 31 0, L_0000028391176ba0;  alias, 1 drivers
L_00000283911620c0 .functor MUXZ 32, v000002839113d520_0, v000002839113abe0_0, L_000002839116e2c0, C4<>;
L_0000028391161f80 .part v000002839113e240_0, 0, 10;
L_0000028391163420 .part v000002839113e1a0_0, 0, 10;
L_0000028391161580 .arith/sum 10, L_0000028391161f80, L_0000028391163420;
L_0000028391162fc0 .part v000002839113e1a0_0, 0, 10;
L_00000283911622a0 .functor MUXZ 10, L_0000028391162fc0, L_0000028391161580, L_000002839116d140, C4<>;
L_0000028391162ac0 .part v000002839113e240_0, 0, 10;
L_0000028391162de0 .arith/sum 10, L_0000028391162ac0, L_00000283911801f0;
L_0000028391161260 .part v000002839113e240_0, 0, 10;
L_0000028391162340 .part v000002839113e1a0_0, 0, 10;
L_00000283911625c0 .arith/sum 10, L_0000028391161260, L_0000028391162340;
L_00000283911619e0 .functor MUXZ 10, L_00000283911625c0, L_0000028391162de0, L_000002839116ddf0, C4<>;
L_0000028391162a20 .concat8 [ 10 22 0 0], L_00000283911622a0, L_0000028391180238;
L_0000028391162700 .concat8 [ 10 22 0 0], L_00000283911619e0, L_0000028391180280;
S_0000028391130000 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000028391130190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002839113e890 .param/l "add" 0 9 6, C4<000000100000>;
P_000002839113e8c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002839113e900 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002839113e938 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002839113e970 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002839113e9a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002839113e9e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002839113ea18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002839113ea50 .param/l "j" 0 9 19, C4<000010000000>;
P_000002839113ea88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002839113eac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002839113eaf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002839113eb30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002839113eb68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002839113eba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002839113ebd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002839113ec10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002839113ec48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002839113ec80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002839113ecb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002839113ecf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002839113ed28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002839113ed60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002839113ed98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002839113edd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002839116e560 .functor OR 1, L_000002839116e100, L_0000028391161760, C4<0>, C4<0>;
L_000002839116d530 .functor OR 1, L_000002839116e560, L_0000028391163100, C4<0>, C4<0>;
v0000028391138160_0 .net "EX1_opcode", 11 0, v00000283911353b0_0;  alias, 1 drivers
v0000028391137b20_0 .net "EX2_opcode", 11 0, v0000028391132b10_0;  alias, 1 drivers
v0000028391138200_0 .net "ID_opcode", 11 0, v000002839114b2d0_0;  alias, 1 drivers
v0000028391137c60_0 .net "PC_src", 2 0, L_0000028391161bc0;  alias, 1 drivers
v0000028391136e00_0 .net "Wrong_prediction", 0 0, L_0000028391176b30;  alias, 1 drivers
L_00000283911803e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000283911383e0_0 .net/2u *"_ivl_0", 2 0, L_00000283911803e8;  1 drivers
v0000028391136c20_0 .net *"_ivl_10", 0 0, L_0000028391162c00;  1 drivers
L_0000028391180508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000283911385c0_0 .net/2u *"_ivl_12", 2 0, L_0000028391180508;  1 drivers
L_0000028391180550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000028391138660_0 .net/2u *"_ivl_14", 11 0, L_0000028391180550;  1 drivers
v0000028391137080_0 .net *"_ivl_16", 0 0, L_0000028391161760;  1 drivers
v0000028391137da0_0 .net *"_ivl_19", 0 0, L_000002839116e560;  1 drivers
L_0000028391180430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000283911387a0_0 .net/2u *"_ivl_2", 11 0, L_0000028391180430;  1 drivers
L_0000028391180598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000028391138840_0 .net/2u *"_ivl_20", 11 0, L_0000028391180598;  1 drivers
v0000028391137940_0 .net *"_ivl_22", 0 0, L_0000028391163100;  1 drivers
v0000028391136d60_0 .net *"_ivl_25", 0 0, L_000002839116d530;  1 drivers
L_00000283911805e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000028391136540_0 .net/2u *"_ivl_26", 2 0, L_00000283911805e0;  1 drivers
L_0000028391180628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000283911388e0_0 .net/2u *"_ivl_28", 2 0, L_0000028391180628;  1 drivers
v0000028391136720_0 .net *"_ivl_30", 2 0, L_00000283911628e0;  1 drivers
v00000283911365e0_0 .net *"_ivl_32", 2 0, L_00000283911634c0;  1 drivers
v0000028391138980_0 .net *"_ivl_34", 2 0, L_0000028391163560;  1 drivers
v0000028391136680_0 .net *"_ivl_4", 0 0, L_0000028391162b60;  1 drivers
L_0000028391180478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000283911367c0_0 .net/2u *"_ivl_6", 2 0, L_0000028391180478;  1 drivers
L_00000283911804c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000283911379e0_0 .net/2u *"_ivl_8", 11 0, L_00000283911804c0;  1 drivers
v0000028391136860_0 .net "clk", 0 0, L_00000283910a0fc0;  alias, 1 drivers
v0000028391136900_0 .net "predicted", 0 0, L_000002839116e100;  alias, 1 drivers
v00000283911369a0_0 .net "predicted_to_EX", 0 0, v0000028391138340_0;  alias, 1 drivers
v0000028391137620_0 .net "rst", 0 0, v00000283911664e0_0;  alias, 1 drivers
v00000283911376c0_0 .net "state", 1 0, v0000028391138700_0;  1 drivers
L_0000028391162b60 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180430;
L_0000028391162c00 .cmp/eq 12, v00000283911353b0_0, L_00000283911804c0;
L_0000028391161760 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180550;
L_0000028391163100 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180598;
L_00000283911628e0 .functor MUXZ 3, L_0000028391180628, L_00000283911805e0, L_000002839116d530, C4<>;
L_00000283911634c0 .functor MUXZ 3, L_00000283911628e0, L_0000028391180508, L_0000028391162c00, C4<>;
L_0000028391163560 .functor MUXZ 3, L_00000283911634c0, L_0000028391180478, L_0000028391162b60, C4<>;
L_0000028391161bc0 .functor MUXZ 3, L_0000028391163560, L_00000283911803e8, L_0000028391176b30, C4<>;
S_00000283911304b0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000028391130000;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002839113ee10 .param/l "add" 0 9 6, C4<000000100000>;
P_000002839113ee48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002839113ee80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002839113eeb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002839113eef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002839113ef28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002839113ef60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002839113ef98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002839113efd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002839113f008 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002839113f040 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002839113f078 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002839113f0b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002839113f0e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002839113f120 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002839113f158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002839113f190 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002839113f1c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002839113f200 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002839113f238 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002839113f270 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002839113f2a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002839113f2e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002839113f318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002839113f350 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002839116d4c0 .functor OR 1, L_0000028391161c60, L_0000028391163060, C4<0>, C4<0>;
L_000002839116da00 .functor OR 1, L_00000283911623e0, L_00000283911627a0, C4<0>, C4<0>;
L_000002839116eaa0 .functor AND 1, L_000002839116d4c0, L_000002839116da00, C4<1>, C4<1>;
L_000002839116ea30 .functor NOT 1, L_000002839116eaa0, C4<0>, C4<0>, C4<0>;
L_000002839116d1b0 .functor OR 1, v00000283911664e0_0, L_000002839116ea30, C4<0>, C4<0>;
L_000002839116e100 .functor NOT 1, L_000002839116d1b0, C4<0>, C4<0>, C4<0>;
v0000028391136b80_0 .net "EX_opcode", 11 0, v0000028391132b10_0;  alias, 1 drivers
v00000283911378a0_0 .net "ID_opcode", 11 0, v000002839114b2d0_0;  alias, 1 drivers
v0000028391138a20_0 .net "Wrong_prediction", 0 0, L_0000028391176b30;  alias, 1 drivers
L_00000283911802c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000283911382a0_0 .net/2u *"_ivl_0", 11 0, L_00000283911802c8;  1 drivers
L_0000028391180358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000028391138ac0_0 .net/2u *"_ivl_10", 1 0, L_0000028391180358;  1 drivers
v00000283911371c0_0 .net *"_ivl_12", 0 0, L_00000283911623e0;  1 drivers
L_00000283911803a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000028391138520_0 .net/2u *"_ivl_14", 1 0, L_00000283911803a0;  1 drivers
v0000028391136cc0_0 .net *"_ivl_16", 0 0, L_00000283911627a0;  1 drivers
v0000028391136f40_0 .net *"_ivl_19", 0 0, L_000002839116da00;  1 drivers
v00000283911380c0_0 .net *"_ivl_2", 0 0, L_0000028391161c60;  1 drivers
v0000028391136360_0 .net *"_ivl_21", 0 0, L_000002839116eaa0;  1 drivers
v0000028391138020_0 .net *"_ivl_22", 0 0, L_000002839116ea30;  1 drivers
v0000028391136400_0 .net *"_ivl_25", 0 0, L_000002839116d1b0;  1 drivers
L_0000028391180310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000028391136fe0_0 .net/2u *"_ivl_4", 11 0, L_0000028391180310;  1 drivers
v0000028391137e40_0 .net *"_ivl_6", 0 0, L_0000028391163060;  1 drivers
v0000028391138480_0 .net *"_ivl_9", 0 0, L_000002839116d4c0;  1 drivers
v0000028391137f80_0 .net "clk", 0 0, L_00000283910a0fc0;  alias, 1 drivers
v0000028391137580_0 .net "predicted", 0 0, L_000002839116e100;  alias, 1 drivers
v0000028391138340_0 .var "predicted_to_EX", 0 0;
v00000283911364a0_0 .net "rst", 0 0, v00000283911664e0_0;  alias, 1 drivers
v0000028391138700_0 .var "state", 1 0;
E_00000283910aab80 .event posedge, v0000028391137f80_0, v0000028391123690_0;
L_0000028391161c60 .cmp/eq 12, v000002839114b2d0_0, L_00000283911802c8;
L_0000028391163060 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180310;
L_00000283911623e0 .cmp/eq 2, v0000028391138700_0, L_0000028391180358;
L_00000283911627a0 .cmp/eq 2, v0000028391138700_0, L_00000283911803a0;
S_00000283911307d0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000028391130190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000283911493b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000283911493e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028391149420 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028391149458 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028391149490 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000283911494c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028391149500 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028391149538 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028391149570 .param/l "j" 0 9 19, C4<000010000000>;
P_00000283911495a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000283911495e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028391149618 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028391149650 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028391149688 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000283911496c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000283911496f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028391149730 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028391149768 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000283911497a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000283911497d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028391149810 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028391149848 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028391149880 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000283911498b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000283911498f0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028391136a40_0 .net "EX1_memread", 0 0, v00000283911351d0_0;  alias, 1 drivers
v0000028391137260_0 .net "EX1_rd_ind", 4 0, v0000028391134eb0_0;  alias, 1 drivers
v0000028391137bc0_0 .net "EX1_rd_indzero", 0 0, v0000028391135630_0;  alias, 1 drivers
v0000028391137120_0 .net "EX2_memread", 0 0, v0000028391133970_0;  alias, 1 drivers
v0000028391136ae0_0 .net "EX2_rd_ind", 4 0, v0000028391132bb0_0;  alias, 1 drivers
v0000028391136ea0_0 .net "EX2_rd_indzero", 0 0, v0000028391133d30_0;  alias, 1 drivers
v0000028391137300_0 .var "ID_EX1_flush", 0 0;
v00000283911373a0_0 .var "ID_EX2_flush", 0 0;
v0000028391137760_0 .net "ID_opcode", 11 0, v000002839114b2d0_0;  alias, 1 drivers
v0000028391137800_0 .net "ID_rs1_ind", 4 0, v000002839114b190_0;  alias, 1 drivers
v0000028391137d00_0 .net "ID_rs2_ind", 4 0, v000002839114cef0_0;  alias, 1 drivers
v00000283911391a0_0 .var "IF_ID_Write", 0 0;
v0000028391139e20_0 .var "IF_ID_flush", 0 0;
v000002839113b220_0 .var "PC_Write", 0 0;
v000002839113a140_0 .net "Wrong_prediction", 0 0, L_0000028391176b30;  alias, 1 drivers
E_00000283910aa940/0 .event anyedge, v0000028391128be0_0, v00000283911351d0_0, v0000028391135630_0, v0000028391132d90_0;
E_00000283910aa940/1 .event anyedge, v0000028391134eb0_0, v0000028391131b70_0, v0000028391045360_0, v0000028391133d30_0;
E_00000283910aa940/2 .event anyedge, v0000028391123a50_0, v0000028391132f70_0;
E_00000283910aa940 .event/or E_00000283910aa940/0, E_00000283910aa940/1, E_00000283910aa940/2;
S_0000028391130af0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000028391130190;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000028391149930 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028391149968 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000283911499a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000283911499d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028391149a10 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028391149a48 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028391149a80 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028391149ab8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028391149af0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028391149b28 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028391149b60 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028391149b98 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028391149bd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028391149c08 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028391149c40 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028391149c78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028391149cb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028391149ce8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028391149d20 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028391149d58 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028391149d90 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028391149dc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028391149e00 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028391149e38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028391149e70 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002839116e5d0 .functor OR 1, L_0000028391162160, L_0000028391162980, C4<0>, C4<0>;
L_000002839116eb80 .functor OR 1, L_000002839116e5d0, L_00000283911636a0, C4<0>, C4<0>;
L_000002839116df40 .functor OR 1, L_000002839116eb80, L_0000028391162660, C4<0>, C4<0>;
L_000002839116d290 .functor OR 1, L_000002839116df40, L_0000028391163240, C4<0>, C4<0>;
L_000002839116d6f0 .functor OR 1, L_000002839116d290, L_0000028391162ca0, C4<0>, C4<0>;
L_000002839116d990 .functor OR 1, L_000002839116d6f0, L_00000283911613a0, C4<0>, C4<0>;
L_000002839116d8b0 .functor OR 1, L_000002839116d990, L_0000028391161120, C4<0>, C4<0>;
L_000002839116e2c0 .functor OR 1, L_000002839116d8b0, L_00000283911632e0, C4<0>, C4<0>;
L_000002839116d7d0 .functor OR 1, L_00000283911614e0, L_0000028391161620, C4<0>, C4<0>;
L_000002839116e640 .functor OR 1, L_000002839116d7d0, L_0000028391161940, C4<0>, C4<0>;
L_000002839116e330 .functor OR 1, L_000002839116e640, L_0000028391161800, C4<0>, C4<0>;
L_000002839116e1e0 .functor OR 1, L_000002839116e330, L_0000028391161b20, C4<0>, C4<0>;
v000002839113ac80_0 .net "ID_opcode", 11 0, v000002839114b2d0_0;  alias, 1 drivers
L_0000028391180670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002839113afa0_0 .net/2u *"_ivl_0", 11 0, L_0000028391180670;  1 drivers
L_0000028391180700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002839113b2c0_0 .net/2u *"_ivl_10", 11 0, L_0000028391180700;  1 drivers
L_0000028391180bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000283911399c0_0 .net/2u *"_ivl_102", 11 0, L_0000028391180bc8;  1 drivers
L_0000028391180c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002839113a1e0_0 .net/2u *"_ivl_106", 11 0, L_0000028391180c10;  1 drivers
v000002839113a280_0 .net *"_ivl_12", 0 0, L_00000283911636a0;  1 drivers
v0000028391139560_0 .net *"_ivl_15", 0 0, L_000002839116eb80;  1 drivers
L_0000028391180748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000028391138ca0_0 .net/2u *"_ivl_16", 11 0, L_0000028391180748;  1 drivers
v000002839113aa00_0 .net *"_ivl_18", 0 0, L_0000028391162660;  1 drivers
v0000028391139ec0_0 .net *"_ivl_2", 0 0, L_0000028391162160;  1 drivers
v0000028391139100_0 .net *"_ivl_21", 0 0, L_000002839116df40;  1 drivers
L_0000028391180790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002839113ad20_0 .net/2u *"_ivl_22", 11 0, L_0000028391180790;  1 drivers
v000002839113adc0_0 .net *"_ivl_24", 0 0, L_0000028391163240;  1 drivers
v0000028391139d80_0 .net *"_ivl_27", 0 0, L_000002839116d290;  1 drivers
L_00000283911807d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000028391139f60_0 .net/2u *"_ivl_28", 11 0, L_00000283911807d8;  1 drivers
v0000028391139060_0 .net *"_ivl_30", 0 0, L_0000028391162ca0;  1 drivers
v000002839113a3c0_0 .net *"_ivl_33", 0 0, L_000002839116d6f0;  1 drivers
L_0000028391180820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002839113a5a0_0 .net/2u *"_ivl_34", 11 0, L_0000028391180820;  1 drivers
v000002839113a640_0 .net *"_ivl_36", 0 0, L_00000283911613a0;  1 drivers
v0000028391139240_0 .net *"_ivl_39", 0 0, L_000002839116d990;  1 drivers
L_00000283911806b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000028391138de0_0 .net/2u *"_ivl_4", 11 0, L_00000283911806b8;  1 drivers
L_0000028391180868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002839113b040_0 .net/2u *"_ivl_40", 11 0, L_0000028391180868;  1 drivers
v0000028391139420_0 .net *"_ivl_42", 0 0, L_0000028391161120;  1 drivers
v0000028391138b60_0 .net *"_ivl_45", 0 0, L_000002839116d8b0;  1 drivers
L_00000283911808b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000283911394c0_0 .net/2u *"_ivl_46", 11 0, L_00000283911808b0;  1 drivers
v000002839113aaa0_0 .net *"_ivl_48", 0 0, L_00000283911632e0;  1 drivers
L_00000283911808f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002839113a820_0 .net/2u *"_ivl_52", 11 0, L_00000283911808f8;  1 drivers
L_0000028391180940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000028391138c00_0 .net/2u *"_ivl_56", 11 0, L_0000028391180940;  1 drivers
v0000028391139b00_0 .net *"_ivl_6", 0 0, L_0000028391162980;  1 drivers
L_0000028391180988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002839113a460_0 .net/2u *"_ivl_60", 11 0, L_0000028391180988;  1 drivers
L_00000283911809d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000028391138e80_0 .net/2u *"_ivl_64", 11 0, L_00000283911809d0;  1 drivers
L_0000028391180a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000028391138f20_0 .net/2u *"_ivl_68", 11 0, L_0000028391180a18;  1 drivers
L_0000028391180a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000028391139380_0 .net/2u *"_ivl_72", 11 0, L_0000028391180a60;  1 drivers
v000002839113ae60_0 .net *"_ivl_74", 0 0, L_00000283911614e0;  1 drivers
L_0000028391180aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000028391138d40_0 .net/2u *"_ivl_76", 11 0, L_0000028391180aa8;  1 drivers
v00000283911392e0_0 .net *"_ivl_78", 0 0, L_0000028391161620;  1 drivers
v0000028391139600_0 .net *"_ivl_81", 0 0, L_000002839116d7d0;  1 drivers
L_0000028391180af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000028391138fc0_0 .net/2u *"_ivl_82", 11 0, L_0000028391180af0;  1 drivers
v000002839113a960_0 .net *"_ivl_84", 0 0, L_0000028391161940;  1 drivers
v000002839113a000_0 .net *"_ivl_87", 0 0, L_000002839116e640;  1 drivers
L_0000028391180b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002839113a6e0_0 .net/2u *"_ivl_88", 11 0, L_0000028391180b38;  1 drivers
v000002839113a0a0_0 .net *"_ivl_9", 0 0, L_000002839116e5d0;  1 drivers
v00000283911396a0_0 .net *"_ivl_90", 0 0, L_0000028391161800;  1 drivers
v0000028391139740_0 .net *"_ivl_93", 0 0, L_000002839116e330;  1 drivers
L_0000028391180b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002839113a780_0 .net/2u *"_ivl_94", 11 0, L_0000028391180b80;  1 drivers
v0000028391139c40_0 .net *"_ivl_96", 0 0, L_0000028391161b20;  1 drivers
v000002839113a320_0 .net *"_ivl_99", 0 0, L_000002839116e1e0;  1 drivers
v000002839113a8c0_0 .net "is_beq", 0 0, L_0000028391163740;  alias, 1 drivers
v000002839113ab40_0 .net "is_bne", 0 0, L_0000028391160fe0;  alias, 1 drivers
v0000028391139920_0 .net "is_j", 0 0, L_0000028391161440;  alias, 1 drivers
v000002839113a500_0 .net "is_jal", 0 0, L_0000028391161300;  alias, 1 drivers
v00000283911397e0_0 .net "is_jr", 0 0, L_0000028391161d00;  alias, 1 drivers
v0000028391139880_0 .net "is_oper2_immed", 0 0, L_000002839116e2c0;  alias, 1 drivers
v0000028391139a60_0 .net "memread", 0 0, L_0000028391162200;  alias, 1 drivers
v000002839113af00_0 .net "memwrite", 0 0, L_0000028391162020;  alias, 1 drivers
v0000028391139ba0_0 .net "regwrite", 0 0, L_0000028391161a80;  alias, 1 drivers
L_0000028391162160 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180670;
L_0000028391162980 .cmp/eq 12, v000002839114b2d0_0, L_00000283911806b8;
L_00000283911636a0 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180700;
L_0000028391162660 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180748;
L_0000028391163240 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180790;
L_0000028391162ca0 .cmp/eq 12, v000002839114b2d0_0, L_00000283911807d8;
L_00000283911613a0 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180820;
L_0000028391161120 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180868;
L_00000283911632e0 .cmp/eq 12, v000002839114b2d0_0, L_00000283911808b0;
L_0000028391163740 .cmp/eq 12, v000002839114b2d0_0, L_00000283911808f8;
L_0000028391160fe0 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180940;
L_0000028391161d00 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180988;
L_0000028391161300 .cmp/eq 12, v000002839114b2d0_0, L_00000283911809d0;
L_0000028391161440 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180a18;
L_00000283911614e0 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180a60;
L_0000028391161620 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180aa8;
L_0000028391161940 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180af0;
L_0000028391161800 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180b38;
L_0000028391161b20 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180b80;
L_0000028391161a80 .reduce/nor L_000002839116e1e0;
L_0000028391162200 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180bc8;
L_0000028391162020 .cmp/eq 12, v000002839114b2d0_0, L_0000028391180c10;
S_0000028391130c80 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000028391130190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000028391149eb0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028391149ee8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028391149f20 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028391149f58 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028391149f90 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028391149fc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002839114a000 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002839114a038 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002839114a070 .param/l "j" 0 9 19, C4<000010000000>;
P_000002839114a0a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002839114a0e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002839114a118 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002839114a150 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002839114a188 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002839114a1c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002839114a1f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002839114a230 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002839114a268 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002839114a2a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002839114a2d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002839114a310 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002839114a348 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002839114a380 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002839114a3b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002839114a3f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002839113abe0_0 .var "Immed", 31 0;
v0000028391139ce0_0 .net "Inst", 31 0, v000002839113e1a0_0;  alias, 1 drivers
v000002839113b0e0_0 .net "opcode", 11 0, v000002839114b2d0_0;  alias, 1 drivers
E_00000283910ab0c0 .event anyedge, v0000028391132f70_0, v0000028391139ce0_0;
S_000002839112f830 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000028391130190;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002839113d700_0 .var "Read_data1", 31 0;
v000002839113d520_0 .var "Read_data2", 31 0;
v000002839113c6c0_0 .net "Read_reg1", 4 0, v000002839114b190_0;  alias, 1 drivers
v000002839113ce40_0 .net "Read_reg2", 4 0, v000002839114cef0_0;  alias, 1 drivers
v000002839113bcc0_0 .net "Write_data", 31 0, L_0000028391176ba0;  alias, 1 drivers
v000002839113cf80_0 .net "Write_en", 0 0, v000002839114d7b0_0;  alias, 1 drivers
v000002839113bea0_0 .net "Write_reg", 4 0, v000002839114f650_0;  alias, 1 drivers
v000002839113c940_0 .net "clk", 0 0, L_00000283910a0fc0;  alias, 1 drivers
v000002839113d0c0_0 .var/i "i", 31 0;
v000002839113c120 .array "reg_file", 0 31, 31 0;
v000002839113c620_0 .net "rst", 0 0, v00000283911664e0_0;  alias, 1 drivers
E_00000283910aa980 .event posedge, v0000028391137f80_0;
S_0000028391130320 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002839112f830;
 .timescale 0 0;
v000002839113bc20_0 .var/i "i", 31 0;
S_0000028391130fa0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000028390ef9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002839114a430 .param/l "add" 0 9 6, C4<000000100000>;
P_000002839114a468 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002839114a4a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002839114a4d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002839114a510 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002839114a548 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002839114a580 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002839114a5b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002839114a5f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002839114a628 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002839114a660 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002839114a698 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002839114a6d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002839114a708 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002839114a740 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002839114a778 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002839114a7b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002839114a7e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002839114a820 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002839114a858 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002839114a890 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002839114a8c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002839114a900 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002839114a938 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002839114a970 .param/l "xori" 0 9 12, C4<001110000000>;
v000002839113e1a0_0 .var "ID_INST", 31 0;
v000002839113e240_0 .var "ID_PC", 31 0;
v000002839114b2d0_0 .var "ID_opcode", 11 0;
v000002839114c950_0 .var "ID_rd_ind", 4 0;
v000002839114b190_0 .var "ID_rs1_ind", 4 0;
v000002839114cef0_0 .var "ID_rs2_ind", 4 0;
v000002839114b7d0_0 .net "IF_FLUSH", 0 0, v0000028391139e20_0;  alias, 1 drivers
v000002839114c270_0 .net "IF_INST", 31 0, L_000002839116d760;  alias, 1 drivers
v000002839114bd70_0 .net "IF_PC", 31 0, v000002839114cf90_0;  alias, 1 drivers
v000002839114cc70_0 .net "clk", 0 0, L_000002839116d840;  1 drivers
v000002839114baf0_0 .net "if_id_Write", 0 0, v00000283911391a0_0;  alias, 1 drivers
v000002839114c590_0 .net "rst", 0 0, v00000283911664e0_0;  alias, 1 drivers
E_00000283910ab180 .event posedge, v0000028391123690_0, v000002839114cc70_0;
S_00000283911312c0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000028390ef9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002839114e390_0 .net "EX1_PFC", 31 0, L_0000028391163d80;  alias, 1 drivers
v000002839114dad0_0 .net "EX2_PFC", 31 0, v00000283911331f0_0;  alias, 1 drivers
v000002839114d350_0 .net "ID_PFC", 31 0, L_0000028391162a20;  alias, 1 drivers
v000002839114e2f0_0 .net "PC_src", 2 0, L_0000028391161bc0;  alias, 1 drivers
v000002839114f330_0 .net "PC_write", 0 0, v000002839113b220_0;  alias, 1 drivers
L_0000028391180088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002839114ed90_0 .net/2u *"_ivl_0", 31 0, L_0000028391180088;  1 drivers
v000002839114eed0_0 .net "clk", 0 0, L_00000283910a0fc0;  alias, 1 drivers
v000002839114ddf0_0 .net "inst", 31 0, L_000002839116d760;  alias, 1 drivers
v000002839114eb10_0 .net "inst_mem_in", 31 0, v000002839114cf90_0;  alias, 1 drivers
v000002839114e4d0_0 .net "pc_reg_in", 31 0, L_000002839116e480;  1 drivers
v000002839114ebb0_0 .net "rst", 0 0, v00000283911664e0_0;  alias, 1 drivers
L_0000028391161080 .arith/sum 32, v000002839114cf90_0, L_0000028391180088;
S_000002839112f9c0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000283911312c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002839116d760 .functor BUFZ 32, L_0000028391161ee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002839114c450_0 .net "Data_Out", 31 0, L_000002839116d760;  alias, 1 drivers
v000002839114c090 .array "InstMem", 0 1023, 31 0;
v000002839114b4b0_0 .net *"_ivl_0", 31 0, L_0000028391161ee0;  1 drivers
v000002839114aa10_0 .net *"_ivl_3", 9 0, L_0000028391162f20;  1 drivers
v000002839114d170_0 .net *"_ivl_4", 11 0, L_0000028391163380;  1 drivers
L_00000283911801a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002839114bcd0_0 .net *"_ivl_7", 1 0, L_00000283911801a8;  1 drivers
v000002839114cd10_0 .net "addr", 31 0, v000002839114cf90_0;  alias, 1 drivers
v000002839114b5f0_0 .net "clk", 0 0, L_00000283910a0fc0;  alias, 1 drivers
v000002839114c310_0 .var/i "i", 31 0;
L_0000028391161ee0 .array/port v000002839114c090, L_0000028391163380;
L_0000028391162f20 .part v000002839114cf90_0, 0, 10;
L_0000028391163380 .concat [ 10 2 0 0], L_0000028391162f20, L_00000283911801a8;
S_0000028391131130 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000283911312c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000283910ac380 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002839114b870_0 .net "DataIn", 31 0, L_000002839116e480;  alias, 1 drivers
v000002839114cf90_0 .var "DataOut", 31 0;
v000002839114c3b0_0 .net "PC_Write", 0 0, v000002839113b220_0;  alias, 1 drivers
v000002839114b370_0 .net "clk", 0 0, L_00000283910a0fc0;  alias, 1 drivers
v000002839114cbd0_0 .net "rst", 0 0, v00000283911664e0_0;  alias, 1 drivers
S_000002839112fb50 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000283911312c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000283910abd00 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000283910a2680 .functor NOT 1, L_0000028391168c40, C4<0>, C4<0>, C4<0>;
L_00000283910a26f0 .functor NOT 1, L_0000028391168d80, C4<0>, C4<0>, C4<0>;
L_00000283910a2760 .functor AND 1, L_00000283910a2680, L_00000283910a26f0, C4<1>, C4<1>;
L_00000283910a2450 .functor NOT 1, L_0000028391168e20, C4<0>, C4<0>, C4<0>;
L_000002839103efb0 .functor AND 1, L_00000283910a2760, L_00000283910a2450, C4<1>, C4<1>;
L_000002839103e530 .functor AND 32, L_0000028391168ec0, L_0000028391161080, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002839103e610 .functor NOT 1, L_00000283911687e0, C4<0>, C4<0>, C4<0>;
L_000002839103e840 .functor NOT 1, L_0000028391168b00, C4<0>, C4<0>, C4<0>;
L_000002839116e020 .functor AND 1, L_000002839103e610, L_000002839103e840, C4<1>, C4<1>;
L_000002839116db50 .functor AND 1, L_000002839116e020, L_0000028391168a60, C4<1>, C4<1>;
L_000002839116e800 .functor AND 32, L_0000028391168ba0, L_0000028391162a20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002839116dbc0 .functor OR 32, L_000002839103e530, L_000002839116e800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002839116e8e0 .functor NOT 1, L_0000028391168920, C4<0>, C4<0>, C4<0>;
L_000002839116d0d0 .functor AND 1, L_000002839116e8e0, L_00000283911689c0, C4<1>, C4<1>;
L_000002839116dfb0 .functor NOT 1, L_0000028391161e40, C4<0>, C4<0>, C4<0>;
L_000002839116d3e0 .functor AND 1, L_000002839116d0d0, L_000002839116dfb0, C4<1>, C4<1>;
L_000002839116e790 .functor AND 32, L_0000028391162e80, v000002839114cf90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002839116ded0 .functor OR 32, L_000002839116dbc0, L_000002839116e790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002839116dc30 .functor NOT 1, L_00000283911618a0, C4<0>, C4<0>, C4<0>;
L_000002839116d5a0 .functor AND 1, L_000002839116dc30, L_0000028391161da0, C4<1>, C4<1>;
L_000002839116e950 .functor AND 1, L_000002839116d5a0, L_00000283911616c0, C4<1>, C4<1>;
L_000002839116dca0 .functor AND 32, L_0000028391162840, L_0000028391163d80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002839116d450 .functor OR 32, L_000002839116ded0, L_000002839116dca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002839116e9c0 .functor NOT 1, L_00000283911631a0, C4<0>, C4<0>, C4<0>;
L_000002839116d610 .functor AND 1, L_0000028391163600, L_000002839116e9c0, C4<1>, C4<1>;
L_000002839116e090 .functor NOT 1, L_00000283911611c0, C4<0>, C4<0>, C4<0>;
L_000002839116e250 .functor AND 1, L_000002839116d610, L_000002839116e090, C4<1>, C4<1>;
L_000002839116d680 .functor AND 32, L_0000028391162d40, v00000283911331f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002839116e480 .functor OR 32, L_000002839116d450, L_000002839116d680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002839114c9f0_0 .net *"_ivl_1", 0 0, L_0000028391168c40;  1 drivers
v000002839114b690_0 .net *"_ivl_11", 0 0, L_0000028391168e20;  1 drivers
v000002839114aab0_0 .net *"_ivl_12", 0 0, L_00000283910a2450;  1 drivers
v000002839114cdb0_0 .net *"_ivl_14", 0 0, L_000002839103efb0;  1 drivers
v000002839114ab50_0 .net *"_ivl_16", 31 0, L_0000028391168ec0;  1 drivers
v000002839114be10_0 .net *"_ivl_18", 31 0, L_000002839103e530;  1 drivers
v000002839114ce50_0 .net *"_ivl_2", 0 0, L_00000283910a2680;  1 drivers
v000002839114c130_0 .net *"_ivl_21", 0 0, L_00000283911687e0;  1 drivers
v000002839114b730_0 .net *"_ivl_22", 0 0, L_000002839103e610;  1 drivers
v000002839114b550_0 .net *"_ivl_25", 0 0, L_0000028391168b00;  1 drivers
v000002839114bff0_0 .net *"_ivl_26", 0 0, L_000002839103e840;  1 drivers
v000002839114b910_0 .net *"_ivl_28", 0 0, L_000002839116e020;  1 drivers
v000002839114b9b0_0 .net *"_ivl_31", 0 0, L_0000028391168a60;  1 drivers
v000002839114b230_0 .net *"_ivl_32", 0 0, L_000002839116db50;  1 drivers
v000002839114b410_0 .net *"_ivl_34", 31 0, L_0000028391168ba0;  1 drivers
v000002839114b0f0_0 .net *"_ivl_36", 31 0, L_000002839116e800;  1 drivers
v000002839114add0_0 .net *"_ivl_38", 31 0, L_000002839116dbc0;  1 drivers
v000002839114beb0_0 .net *"_ivl_41", 0 0, L_0000028391168920;  1 drivers
v000002839114ba50_0 .net *"_ivl_42", 0 0, L_000002839116e8e0;  1 drivers
v000002839114d030_0 .net *"_ivl_45", 0 0, L_00000283911689c0;  1 drivers
v000002839114c810_0 .net *"_ivl_46", 0 0, L_000002839116d0d0;  1 drivers
v000002839114d0d0_0 .net *"_ivl_49", 0 0, L_0000028391161e40;  1 drivers
v000002839114bb90_0 .net *"_ivl_5", 0 0, L_0000028391168d80;  1 drivers
v000002839114c630_0 .net *"_ivl_50", 0 0, L_000002839116dfb0;  1 drivers
v000002839114abf0_0 .net *"_ivl_52", 0 0, L_000002839116d3e0;  1 drivers
v000002839114c6d0_0 .net *"_ivl_54", 31 0, L_0000028391162e80;  1 drivers
v000002839114bc30_0 .net *"_ivl_56", 31 0, L_000002839116e790;  1 drivers
v000002839114ac90_0 .net *"_ivl_58", 31 0, L_000002839116ded0;  1 drivers
v000002839114bf50_0 .net *"_ivl_6", 0 0, L_00000283910a26f0;  1 drivers
v000002839114c1d0_0 .net *"_ivl_61", 0 0, L_00000283911618a0;  1 drivers
v000002839114c770_0 .net *"_ivl_62", 0 0, L_000002839116dc30;  1 drivers
v000002839114c8b0_0 .net *"_ivl_65", 0 0, L_0000028391161da0;  1 drivers
v000002839114ca90_0 .net *"_ivl_66", 0 0, L_000002839116d5a0;  1 drivers
v000002839114cb30_0 .net *"_ivl_69", 0 0, L_00000283911616c0;  1 drivers
v000002839114ad30_0 .net *"_ivl_70", 0 0, L_000002839116e950;  1 drivers
v000002839114ae70_0 .net *"_ivl_72", 31 0, L_0000028391162840;  1 drivers
v000002839114af10_0 .net *"_ivl_74", 31 0, L_000002839116dca0;  1 drivers
v000002839114afb0_0 .net *"_ivl_76", 31 0, L_000002839116d450;  1 drivers
v000002839114b050_0 .net *"_ivl_79", 0 0, L_0000028391163600;  1 drivers
v000002839114e9d0_0 .net *"_ivl_8", 0 0, L_00000283910a2760;  1 drivers
v000002839114ecf0_0 .net *"_ivl_81", 0 0, L_00000283911631a0;  1 drivers
v000002839114f010_0 .net *"_ivl_82", 0 0, L_000002839116e9c0;  1 drivers
v000002839114f8d0_0 .net *"_ivl_84", 0 0, L_000002839116d610;  1 drivers
v000002839114f970_0 .net *"_ivl_87", 0 0, L_00000283911611c0;  1 drivers
v000002839114e890_0 .net *"_ivl_88", 0 0, L_000002839116e090;  1 drivers
v000002839114df30_0 .net *"_ivl_90", 0 0, L_000002839116e250;  1 drivers
v000002839114d490_0 .net *"_ivl_92", 31 0, L_0000028391162d40;  1 drivers
v000002839114e750_0 .net *"_ivl_94", 31 0, L_000002839116d680;  1 drivers
v000002839114e250_0 .net "ina", 31 0, L_0000028391161080;  1 drivers
v000002839114e430_0 .net "inb", 31 0, L_0000028391162a20;  alias, 1 drivers
v000002839114ee30_0 .net "inc", 31 0, v000002839114cf90_0;  alias, 1 drivers
v000002839114d210_0 .net "ind", 31 0, L_0000028391163d80;  alias, 1 drivers
v000002839114d530_0 .net "ine", 31 0, v00000283911331f0_0;  alias, 1 drivers
L_00000283911800d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002839114d5d0_0 .net "inf", 31 0, L_00000283911800d0;  1 drivers
L_0000028391180118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002839114d8f0_0 .net "ing", 31 0, L_0000028391180118;  1 drivers
L_0000028391180160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002839114ea70_0 .net "inh", 31 0, L_0000028391180160;  1 drivers
v000002839114d2b0_0 .net "out", 31 0, L_000002839116e480;  alias, 1 drivers
v000002839114e1b0_0 .net "sel", 2 0, L_0000028391161bc0;  alias, 1 drivers
L_0000028391168c40 .part L_0000028391161bc0, 2, 1;
L_0000028391168d80 .part L_0000028391161bc0, 1, 1;
L_0000028391168e20 .part L_0000028391161bc0, 0, 1;
LS_0000028391168ec0_0_0 .concat [ 1 1 1 1], L_000002839103efb0, L_000002839103efb0, L_000002839103efb0, L_000002839103efb0;
LS_0000028391168ec0_0_4 .concat [ 1 1 1 1], L_000002839103efb0, L_000002839103efb0, L_000002839103efb0, L_000002839103efb0;
LS_0000028391168ec0_0_8 .concat [ 1 1 1 1], L_000002839103efb0, L_000002839103efb0, L_000002839103efb0, L_000002839103efb0;
LS_0000028391168ec0_0_12 .concat [ 1 1 1 1], L_000002839103efb0, L_000002839103efb0, L_000002839103efb0, L_000002839103efb0;
LS_0000028391168ec0_0_16 .concat [ 1 1 1 1], L_000002839103efb0, L_000002839103efb0, L_000002839103efb0, L_000002839103efb0;
LS_0000028391168ec0_0_20 .concat [ 1 1 1 1], L_000002839103efb0, L_000002839103efb0, L_000002839103efb0, L_000002839103efb0;
LS_0000028391168ec0_0_24 .concat [ 1 1 1 1], L_000002839103efb0, L_000002839103efb0, L_000002839103efb0, L_000002839103efb0;
LS_0000028391168ec0_0_28 .concat [ 1 1 1 1], L_000002839103efb0, L_000002839103efb0, L_000002839103efb0, L_000002839103efb0;
LS_0000028391168ec0_1_0 .concat [ 4 4 4 4], LS_0000028391168ec0_0_0, LS_0000028391168ec0_0_4, LS_0000028391168ec0_0_8, LS_0000028391168ec0_0_12;
LS_0000028391168ec0_1_4 .concat [ 4 4 4 4], LS_0000028391168ec0_0_16, LS_0000028391168ec0_0_20, LS_0000028391168ec0_0_24, LS_0000028391168ec0_0_28;
L_0000028391168ec0 .concat [ 16 16 0 0], LS_0000028391168ec0_1_0, LS_0000028391168ec0_1_4;
L_00000283911687e0 .part L_0000028391161bc0, 2, 1;
L_0000028391168b00 .part L_0000028391161bc0, 1, 1;
L_0000028391168a60 .part L_0000028391161bc0, 0, 1;
LS_0000028391168ba0_0_0 .concat [ 1 1 1 1], L_000002839116db50, L_000002839116db50, L_000002839116db50, L_000002839116db50;
LS_0000028391168ba0_0_4 .concat [ 1 1 1 1], L_000002839116db50, L_000002839116db50, L_000002839116db50, L_000002839116db50;
LS_0000028391168ba0_0_8 .concat [ 1 1 1 1], L_000002839116db50, L_000002839116db50, L_000002839116db50, L_000002839116db50;
LS_0000028391168ba0_0_12 .concat [ 1 1 1 1], L_000002839116db50, L_000002839116db50, L_000002839116db50, L_000002839116db50;
LS_0000028391168ba0_0_16 .concat [ 1 1 1 1], L_000002839116db50, L_000002839116db50, L_000002839116db50, L_000002839116db50;
LS_0000028391168ba0_0_20 .concat [ 1 1 1 1], L_000002839116db50, L_000002839116db50, L_000002839116db50, L_000002839116db50;
LS_0000028391168ba0_0_24 .concat [ 1 1 1 1], L_000002839116db50, L_000002839116db50, L_000002839116db50, L_000002839116db50;
LS_0000028391168ba0_0_28 .concat [ 1 1 1 1], L_000002839116db50, L_000002839116db50, L_000002839116db50, L_000002839116db50;
LS_0000028391168ba0_1_0 .concat [ 4 4 4 4], LS_0000028391168ba0_0_0, LS_0000028391168ba0_0_4, LS_0000028391168ba0_0_8, LS_0000028391168ba0_0_12;
LS_0000028391168ba0_1_4 .concat [ 4 4 4 4], LS_0000028391168ba0_0_16, LS_0000028391168ba0_0_20, LS_0000028391168ba0_0_24, LS_0000028391168ba0_0_28;
L_0000028391168ba0 .concat [ 16 16 0 0], LS_0000028391168ba0_1_0, LS_0000028391168ba0_1_4;
L_0000028391168920 .part L_0000028391161bc0, 2, 1;
L_00000283911689c0 .part L_0000028391161bc0, 1, 1;
L_0000028391161e40 .part L_0000028391161bc0, 0, 1;
LS_0000028391162e80_0_0 .concat [ 1 1 1 1], L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0;
LS_0000028391162e80_0_4 .concat [ 1 1 1 1], L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0;
LS_0000028391162e80_0_8 .concat [ 1 1 1 1], L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0;
LS_0000028391162e80_0_12 .concat [ 1 1 1 1], L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0;
LS_0000028391162e80_0_16 .concat [ 1 1 1 1], L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0;
LS_0000028391162e80_0_20 .concat [ 1 1 1 1], L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0;
LS_0000028391162e80_0_24 .concat [ 1 1 1 1], L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0;
LS_0000028391162e80_0_28 .concat [ 1 1 1 1], L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0, L_000002839116d3e0;
LS_0000028391162e80_1_0 .concat [ 4 4 4 4], LS_0000028391162e80_0_0, LS_0000028391162e80_0_4, LS_0000028391162e80_0_8, LS_0000028391162e80_0_12;
LS_0000028391162e80_1_4 .concat [ 4 4 4 4], LS_0000028391162e80_0_16, LS_0000028391162e80_0_20, LS_0000028391162e80_0_24, LS_0000028391162e80_0_28;
L_0000028391162e80 .concat [ 16 16 0 0], LS_0000028391162e80_1_0, LS_0000028391162e80_1_4;
L_00000283911618a0 .part L_0000028391161bc0, 2, 1;
L_0000028391161da0 .part L_0000028391161bc0, 1, 1;
L_00000283911616c0 .part L_0000028391161bc0, 0, 1;
LS_0000028391162840_0_0 .concat [ 1 1 1 1], L_000002839116e950, L_000002839116e950, L_000002839116e950, L_000002839116e950;
LS_0000028391162840_0_4 .concat [ 1 1 1 1], L_000002839116e950, L_000002839116e950, L_000002839116e950, L_000002839116e950;
LS_0000028391162840_0_8 .concat [ 1 1 1 1], L_000002839116e950, L_000002839116e950, L_000002839116e950, L_000002839116e950;
LS_0000028391162840_0_12 .concat [ 1 1 1 1], L_000002839116e950, L_000002839116e950, L_000002839116e950, L_000002839116e950;
LS_0000028391162840_0_16 .concat [ 1 1 1 1], L_000002839116e950, L_000002839116e950, L_000002839116e950, L_000002839116e950;
LS_0000028391162840_0_20 .concat [ 1 1 1 1], L_000002839116e950, L_000002839116e950, L_000002839116e950, L_000002839116e950;
LS_0000028391162840_0_24 .concat [ 1 1 1 1], L_000002839116e950, L_000002839116e950, L_000002839116e950, L_000002839116e950;
LS_0000028391162840_0_28 .concat [ 1 1 1 1], L_000002839116e950, L_000002839116e950, L_000002839116e950, L_000002839116e950;
LS_0000028391162840_1_0 .concat [ 4 4 4 4], LS_0000028391162840_0_0, LS_0000028391162840_0_4, LS_0000028391162840_0_8, LS_0000028391162840_0_12;
LS_0000028391162840_1_4 .concat [ 4 4 4 4], LS_0000028391162840_0_16, LS_0000028391162840_0_20, LS_0000028391162840_0_24, LS_0000028391162840_0_28;
L_0000028391162840 .concat [ 16 16 0 0], LS_0000028391162840_1_0, LS_0000028391162840_1_4;
L_0000028391163600 .part L_0000028391161bc0, 2, 1;
L_00000283911631a0 .part L_0000028391161bc0, 1, 1;
L_00000283911611c0 .part L_0000028391161bc0, 0, 1;
LS_0000028391162d40_0_0 .concat [ 1 1 1 1], L_000002839116e250, L_000002839116e250, L_000002839116e250, L_000002839116e250;
LS_0000028391162d40_0_4 .concat [ 1 1 1 1], L_000002839116e250, L_000002839116e250, L_000002839116e250, L_000002839116e250;
LS_0000028391162d40_0_8 .concat [ 1 1 1 1], L_000002839116e250, L_000002839116e250, L_000002839116e250, L_000002839116e250;
LS_0000028391162d40_0_12 .concat [ 1 1 1 1], L_000002839116e250, L_000002839116e250, L_000002839116e250, L_000002839116e250;
LS_0000028391162d40_0_16 .concat [ 1 1 1 1], L_000002839116e250, L_000002839116e250, L_000002839116e250, L_000002839116e250;
LS_0000028391162d40_0_20 .concat [ 1 1 1 1], L_000002839116e250, L_000002839116e250, L_000002839116e250, L_000002839116e250;
LS_0000028391162d40_0_24 .concat [ 1 1 1 1], L_000002839116e250, L_000002839116e250, L_000002839116e250, L_000002839116e250;
LS_0000028391162d40_0_28 .concat [ 1 1 1 1], L_000002839116e250, L_000002839116e250, L_000002839116e250, L_000002839116e250;
LS_0000028391162d40_1_0 .concat [ 4 4 4 4], LS_0000028391162d40_0_0, LS_0000028391162d40_0_4, LS_0000028391162d40_0_8, LS_0000028391162d40_0_12;
LS_0000028391162d40_1_4 .concat [ 4 4 4 4], LS_0000028391162d40_0_16, LS_0000028391162d40_0_20, LS_0000028391162d40_0_24, LS_0000028391162d40_0_28;
L_0000028391162d40 .concat [ 16 16 0 0], LS_0000028391162d40_1_0, LS_0000028391162d40_1_4;
S_000002839112fce0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000028390ef9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002839114f150_0 .net "Write_Data", 31 0, v0000028391122970_0;  alias, 1 drivers
v000002839114d850_0 .net "addr", 31 0, v0000028391122fb0_0;  alias, 1 drivers
v000002839114d670_0 .net "clk", 0 0, L_00000283910a0fc0;  alias, 1 drivers
v000002839114d710_0 .net "mem_out", 31 0, v000002839114dcb0_0;  alias, 1 drivers
v000002839114f1f0_0 .net "mem_read", 0 0, v0000028391123f50_0;  alias, 1 drivers
v000002839114e070_0 .net "mem_write", 0 0, v0000028391122bf0_0;  alias, 1 drivers
S_000002839112fe70 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002839112fce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002839114ec50 .array "DataMem", 1023 0, 31 0;
v000002839114ef70_0 .net "Data_In", 31 0, v0000028391122970_0;  alias, 1 drivers
v000002839114dcb0_0 .var "Data_Out", 31 0;
v000002839114d3f0_0 .net "Write_en", 0 0, v0000028391122bf0_0;  alias, 1 drivers
v000002839114f0b0_0 .net "addr", 31 0, v0000028391122fb0_0;  alias, 1 drivers
v000002839114f790_0 .net "clk", 0 0, L_00000283910a0fc0;  alias, 1 drivers
v000002839114e570_0 .var/i "i", 31 0;
S_000002839115fe90 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000028390ef9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000028391160a00 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028391160a38 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028391160a70 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028391160aa8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028391160ae0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028391160b18 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028391160b50 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028391160b88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028391160bc0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028391160bf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028391160c30 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028391160c68 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028391160ca0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028391160cd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028391160d10 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028391160d48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028391160d80 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028391160db8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028391160df0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028391160e28 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028391160e60 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028391160e98 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028391160ed0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028391160f08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028391160f40 .param/l "xori" 0 9 12, C4<001110000000>;
v000002839114f290_0 .net "MEM_ALU_OUT", 31 0, v0000028391122fb0_0;  alias, 1 drivers
v000002839114f3d0_0 .net "MEM_Data_mem_out", 31 0, v000002839114dcb0_0;  alias, 1 drivers
v000002839114e930_0 .net "MEM_memread", 0 0, v0000028391123f50_0;  alias, 1 drivers
v000002839114de90_0 .net "MEM_opcode", 11 0, v0000028391123050_0;  alias, 1 drivers
v000002839114f6f0_0 .net "MEM_rd_ind", 4 0, v00000283911226f0_0;  alias, 1 drivers
v000002839114e7f0_0 .net "MEM_rd_indzero", 0 0, v0000028391122830_0;  alias, 1 drivers
v000002839114f470_0 .net "MEM_regwrite", 0 0, v0000028391122d30_0;  alias, 1 drivers
v000002839114f510_0 .var "WB_ALU_OUT", 31 0;
v000002839114e110_0 .var "WB_Data_mem_out", 31 0;
v000002839114f5b0_0 .var "WB_memread", 0 0;
v000002839114f650_0 .var "WB_rd_ind", 4 0;
v000002839114f830_0 .var "WB_rd_indzero", 0 0;
v000002839114d7b0_0 .var "WB_regwrite", 0 0;
v000002839114d990_0 .net "clk", 0 0, L_0000028391176ac0;  1 drivers
v000002839114e6b0_0 .var "hlt", 0 0;
v000002839114da30_0 .net "rst", 0 0, v00000283911664e0_0;  alias, 1 drivers
E_00000283910ab940 .event posedge, v0000028391123690_0, v000002839114d990_0;
S_00000283911607f0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000028390ef9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000028391176a50 .functor AND 32, v000002839114e110_0, L_00000283911dda60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028391176970 .functor NOT 1, v000002839114f5b0_0, C4<0>, C4<0>, C4<0>;
L_0000028391176900 .functor AND 32, v000002839114f510_0, L_00000283911dedc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028391176ba0 .functor OR 32, L_0000028391176a50, L_0000028391176900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002839114db70_0 .net "Write_Data_RegFile", 31 0, L_0000028391176ba0;  alias, 1 drivers
v000002839114dc10_0 .net *"_ivl_0", 31 0, L_00000283911dda60;  1 drivers
v000002839114dd50_0 .net *"_ivl_2", 31 0, L_0000028391176a50;  1 drivers
v000002839114e610_0 .net *"_ivl_4", 0 0, L_0000028391176970;  1 drivers
v000002839114dfd0_0 .net *"_ivl_6", 31 0, L_00000283911dedc0;  1 drivers
v0000028391150910_0 .net *"_ivl_8", 31 0, L_0000028391176900;  1 drivers
v0000028391151770_0 .net "alu_out", 31 0, v000002839114f510_0;  alias, 1 drivers
v0000028391151090_0 .net "mem_out", 31 0, v000002839114e110_0;  alias, 1 drivers
v00000283911513b0_0 .net "mem_read", 0 0, v000002839114f5b0_0;  alias, 1 drivers
LS_00000283911dda60_0_0 .concat [ 1 1 1 1], v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0;
LS_00000283911dda60_0_4 .concat [ 1 1 1 1], v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0;
LS_00000283911dda60_0_8 .concat [ 1 1 1 1], v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0;
LS_00000283911dda60_0_12 .concat [ 1 1 1 1], v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0;
LS_00000283911dda60_0_16 .concat [ 1 1 1 1], v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0;
LS_00000283911dda60_0_20 .concat [ 1 1 1 1], v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0;
LS_00000283911dda60_0_24 .concat [ 1 1 1 1], v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0;
LS_00000283911dda60_0_28 .concat [ 1 1 1 1], v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0, v000002839114f5b0_0;
LS_00000283911dda60_1_0 .concat [ 4 4 4 4], LS_00000283911dda60_0_0, LS_00000283911dda60_0_4, LS_00000283911dda60_0_8, LS_00000283911dda60_0_12;
LS_00000283911dda60_1_4 .concat [ 4 4 4 4], LS_00000283911dda60_0_16, LS_00000283911dda60_0_20, LS_00000283911dda60_0_24, LS_00000283911dda60_0_28;
L_00000283911dda60 .concat [ 16 16 0 0], LS_00000283911dda60_1_0, LS_00000283911dda60_1_4;
LS_00000283911dedc0_0_0 .concat [ 1 1 1 1], L_0000028391176970, L_0000028391176970, L_0000028391176970, L_0000028391176970;
LS_00000283911dedc0_0_4 .concat [ 1 1 1 1], L_0000028391176970, L_0000028391176970, L_0000028391176970, L_0000028391176970;
LS_00000283911dedc0_0_8 .concat [ 1 1 1 1], L_0000028391176970, L_0000028391176970, L_0000028391176970, L_0000028391176970;
LS_00000283911dedc0_0_12 .concat [ 1 1 1 1], L_0000028391176970, L_0000028391176970, L_0000028391176970, L_0000028391176970;
LS_00000283911dedc0_0_16 .concat [ 1 1 1 1], L_0000028391176970, L_0000028391176970, L_0000028391176970, L_0000028391176970;
LS_00000283911dedc0_0_20 .concat [ 1 1 1 1], L_0000028391176970, L_0000028391176970, L_0000028391176970, L_0000028391176970;
LS_00000283911dedc0_0_24 .concat [ 1 1 1 1], L_0000028391176970, L_0000028391176970, L_0000028391176970, L_0000028391176970;
LS_00000283911dedc0_0_28 .concat [ 1 1 1 1], L_0000028391176970, L_0000028391176970, L_0000028391176970, L_0000028391176970;
LS_00000283911dedc0_1_0 .concat [ 4 4 4 4], LS_00000283911dedc0_0_0, LS_00000283911dedc0_0_4, LS_00000283911dedc0_0_8, LS_00000283911dedc0_0_12;
LS_00000283911dedc0_1_4 .concat [ 4 4 4 4], LS_00000283911dedc0_0_16, LS_00000283911dedc0_0_20, LS_00000283911dedc0_0_24, LS_00000283911dedc0_0_28;
L_00000283911dedc0 .concat [ 16 16 0 0], LS_00000283911dedc0_1_0, LS_00000283911dedc0_1_4;
    .scope S_0000028391131130;
T_0 ;
    %wait E_00000283910aab80;
    %load/vec4 v000002839114cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002839114cf90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002839114c3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002839114b870_0;
    %assign/vec4 v000002839114cf90_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002839112f9c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002839114c310_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002839114c310_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002839114c310_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %load/vec4 v000002839114c310_0;
    %addi 1, 0, 32;
    %store/vec4 v000002839114c310_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114c090, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000028391130fa0;
T_2 ;
    %wait E_00000283910ab180;
    %load/vec4 v000002839114c590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002839113e240_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002839113e1a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002839114c950_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002839114cef0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002839114b190_0, 0;
    %assign/vec4 v000002839114b2d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002839114baf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002839114b7d0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002839113e240_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002839113e1a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002839114c950_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002839114cef0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002839114b190_0, 0;
    %assign/vec4 v000002839114b2d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002839114baf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002839114c270_0;
    %assign/vec4 v000002839113e1a0_0, 0;
    %load/vec4 v000002839114bd70_0;
    %assign/vec4 v000002839113e240_0, 0;
    %load/vec4 v000002839114c270_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002839114cef0_0, 0;
    %load/vec4 v000002839114c270_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002839114b2d0_0, 4, 5;
    %load/vec4 v000002839114c270_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002839114c270_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002839114b2d0_0, 4, 5;
    %load/vec4 v000002839114c270_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002839114c270_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002839114c270_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002839114c270_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002839114c270_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002839114c270_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002839114b190_0, 0;
    %load/vec4 v000002839114c270_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002839114c270_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002839114c950_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002839114c270_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002839114c950_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002839114c270_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002839114c950_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002839112f830;
T_3 ;
    %wait E_00000283910aab80;
    %load/vec4 v000002839113c620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002839113d0c0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002839113d0c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002839113d0c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839113c120, 0, 4;
    %load/vec4 v000002839113d0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002839113d0c0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002839113bea0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002839113cf80_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002839113bcc0_0;
    %load/vec4 v000002839113bea0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839113c120, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839113c120, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002839112f830;
T_4 ;
    %wait E_00000283910aa980;
    %load/vec4 v000002839113bea0_0;
    %load/vec4 v000002839113c6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002839113bea0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002839113cf80_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002839113bcc0_0;
    %assign/vec4 v000002839113d700_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002839113c6c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002839113c120, 4;
    %assign/vec4 v000002839113d700_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002839112f830;
T_5 ;
    %wait E_00000283910aa980;
    %load/vec4 v000002839113bea0_0;
    %load/vec4 v000002839113ce40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002839113bea0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002839113cf80_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002839113bcc0_0;
    %assign/vec4 v000002839113d520_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002839113ce40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002839113c120, 4;
    %assign/vec4 v000002839113d520_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002839112f830;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000028391130320;
    %jmp t_0;
    .scope S_0000028391130320;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002839113bc20_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002839113bc20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002839113bc20_0;
    %ix/getv/s 4, v000002839113bc20_0;
    %load/vec4a v000002839113c120, 4;
    %ix/getv/s 4, v000002839113bc20_0;
    %load/vec4a v000002839113c120, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002839113bc20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002839113bc20_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002839112f830;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000028391130c80;
T_7 ;
    %wait E_00000283910ab0c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002839113abe0_0, 0, 32;
    %load/vec4 v000002839113b0e0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002839113b0e0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000028391139ce0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002839113abe0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002839113b0e0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002839113b0e0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002839113b0e0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000028391139ce0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002839113abe0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000028391139ce0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000028391139ce0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002839113abe0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000283911304b0;
T_8 ;
    %wait E_00000283910aab80;
    %load/vec4 v00000283911364a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028391138700_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000028391136b80_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028391136b80_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000028391138700_0;
    %load/vec4 v0000028391138a20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028391138700_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028391138700_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028391138700_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000028391138700_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028391138700_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028391138700_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000283911304b0;
T_9 ;
    %wait E_00000283910aab80;
    %load/vec4 v00000283911364a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028391138340_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000028391137580_0;
    %assign/vec4 v0000028391138340_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000283911307d0;
T_10 ;
    %wait E_00000283910aa940;
    %load/vec4 v000002839113a140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002839113b220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000283911391a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028391139e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028391137300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000283911373a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000028391136a40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000028391137bc0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000028391137800_0;
    %load/vec4 v0000028391137260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000028391137d00_0;
    %load/vec4 v0000028391137260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000028391137120_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000028391136ea0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000028391137800_0;
    %load/vec4 v0000028391136ae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000028391137d00_0;
    %load/vec4 v0000028391136ae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002839113b220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000283911391a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028391139e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028391137300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000283911373a0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000028391137760_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002839113b220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000283911391a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028391139e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028391137300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000283911373a0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002839113b220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000283911391a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028391139e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028391137300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000283911373a0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000028391130e10;
T_11 ;
    %wait E_00000283910aafc0;
    %load/vec4 v0000028391133b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000028391135630_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391134a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391134cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391134050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391134af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283911356d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391135310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391134e10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391134910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391135090_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283911351d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391134f50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000283911354f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391134ff0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391134d70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028391134eb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000283911340f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028391135450_0, 0;
    %assign/vec4 v00000283911353b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000028391133290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000028391132f70_0;
    %assign/vec4 v00000283911353b0_0, 0;
    %load/vec4 v0000028391132d90_0;
    %assign/vec4 v0000028391135450_0, 0;
    %load/vec4 v0000028391131b70_0;
    %assign/vec4 v00000283911340f0_0, 0;
    %load/vec4 v0000028391132890_0;
    %assign/vec4 v0000028391134eb0_0, 0;
    %load/vec4 v0000028391131f30_0;
    %assign/vec4 v0000028391134d70_0, 0;
    %load/vec4 v0000028391132070_0;
    %assign/vec4 v0000028391134ff0_0, 0;
    %load/vec4 v00000283911330b0_0;
    %assign/vec4 v00000283911354f0_0, 0;
    %load/vec4 v0000028391133e70_0;
    %assign/vec4 v0000028391134f50_0, 0;
    %load/vec4 v00000283911326b0_0;
    %assign/vec4 v00000283911351d0_0, 0;
    %load/vec4 v0000028391133650_0;
    %assign/vec4 v0000028391135090_0, 0;
    %load/vec4 v0000028391131c10_0;
    %assign/vec4 v0000028391134910_0, 0;
    %load/vec4 v0000028391132e30_0;
    %assign/vec4 v0000028391134e10_0, 0;
    %load/vec4 v0000028391133c90_0;
    %assign/vec4 v0000028391135310_0, 0;
    %load/vec4 v0000028391131ad0_0;
    %assign/vec4 v00000283911356d0_0, 0;
    %load/vec4 v0000028391131fd0_0;
    %assign/vec4 v0000028391134af0_0, 0;
    %load/vec4 v0000028391133010_0;
    %assign/vec4 v0000028391134050_0, 0;
    %load/vec4 v0000028391131a30_0;
    %assign/vec4 v0000028391134cd0_0, 0;
    %load/vec4 v0000028391131cb0_0;
    %assign/vec4 v0000028391134a50_0, 0;
    %load/vec4 v0000028391132570_0;
    %assign/vec4 v0000028391135630_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000028391135630_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391134a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391134cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391134050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391134af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283911356d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391135310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391134e10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391134910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391135090_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283911351d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391134f50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000283911354f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391134ff0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391134d70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028391134eb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000283911340f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028391135450_0, 0;
    %assign/vec4 v00000283911353b0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000283911315e0;
T_12 ;
    %wait E_00000283910ab840;
    %load/vec4 v00000283911374e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000028391133d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000283911331f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391132610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391131850_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283911327f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283911336f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283911335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391133470_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283911338d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391133790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391133970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391132c50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391131990_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391132cf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000283911324d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028391132bb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000283911318f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028391133ab0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000028391132b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391133a10_0, 0;
    %assign/vec4 v0000028391133fb0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000028391137440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000028391133330_0;
    %assign/vec4 v0000028391133fb0_0, 0;
    %load/vec4 v0000028391131df0_0;
    %assign/vec4 v0000028391133a10_0, 0;
    %load/vec4 v0000028391133510_0;
    %assign/vec4 v0000028391132b10_0, 0;
    %load/vec4 v00000283911322f0_0;
    %assign/vec4 v0000028391133ab0_0, 0;
    %load/vec4 v0000028391132390_0;
    %assign/vec4 v00000283911318f0_0, 0;
    %load/vec4 v0000028391133bf0_0;
    %assign/vec4 v0000028391132bb0_0, 0;
    %load/vec4 v0000028391132a70_0;
    %assign/vec4 v00000283911324d0_0, 0;
    %load/vec4 v00000283911329d0_0;
    %assign/vec4 v0000028391132cf0_0, 0;
    %load/vec4 v0000028391132430_0;
    %assign/vec4 v0000028391131990_0, 0;
    %load/vec4 v0000028391132ed0_0;
    %assign/vec4 v0000028391132c50_0, 0;
    %load/vec4 v0000028391133f10_0;
    %assign/vec4 v0000028391133970_0, 0;
    %load/vec4 v0000028391132750_0;
    %assign/vec4 v0000028391133790_0, 0;
    %load/vec4 v0000028391132250_0;
    %assign/vec4 v00000283911338d0_0, 0;
    %load/vec4 v0000028391133150_0;
    %assign/vec4 v0000028391133470_0, 0;
    %load/vec4 v0000028391131e90_0;
    %assign/vec4 v00000283911335b0_0, 0;
    %load/vec4 v0000028391132930_0;
    %assign/vec4 v00000283911336f0_0, 0;
    %load/vec4 v00000283911321b0_0;
    %assign/vec4 v00000283911327f0_0, 0;
    %load/vec4 v00000283911333d0_0;
    %assign/vec4 v0000028391131850_0, 0;
    %load/vec4 v0000028391132110_0;
    %assign/vec4 v0000028391132610_0, 0;
    %load/vec4 v0000028391133dd0_0;
    %assign/vec4 v00000283911331f0_0, 0;
    %load/vec4 v0000028391133830_0;
    %assign/vec4 v0000028391133d30_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000028391133d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000283911331f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391132610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391131850_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283911327f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283911336f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283911335b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391133470_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283911338d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391133790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391133970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391132c50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391131990_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391132cf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000283911324d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028391132bb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000283911318f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028391133ab0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000028391132b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391133a10_0, 0;
    %assign/vec4 v0000028391133fb0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000028390f2d8a0;
T_13 ;
    %wait E_00000283910ab5c0;
    %load/vec4 v00000283911274c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000028391127240_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000028390f302d0;
T_14 ;
    %wait E_00000283910aae00;
    %load/vec4 v0000028391127740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000028391127f60_0;
    %pad/u 33;
    %load/vec4 v0000028391126480_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000283911271a0_0, 0;
    %assign/vec4 v0000028391127600_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000028391127f60_0;
    %pad/u 33;
    %load/vec4 v0000028391126480_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000283911271a0_0, 0;
    %assign/vec4 v0000028391127600_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000028391127f60_0;
    %pad/u 33;
    %load/vec4 v0000028391126480_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000283911271a0_0, 0;
    %assign/vec4 v0000028391127600_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000028391127f60_0;
    %pad/u 33;
    %load/vec4 v0000028391126480_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000283911271a0_0, 0;
    %assign/vec4 v0000028391127600_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000028391127f60_0;
    %pad/u 33;
    %load/vec4 v0000028391126480_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000283911271a0_0, 0;
    %assign/vec4 v0000028391127600_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000028391127f60_0;
    %pad/u 33;
    %load/vec4 v0000028391126480_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000283911271a0_0, 0;
    %assign/vec4 v0000028391127600_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000028391126480_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000028391127600_0;
    %load/vec4 v0000028391126480_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000028391127f60_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000028391126480_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000028391126480_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000028391127600_0, 0;
    %load/vec4 v0000028391127f60_0;
    %ix/getv 4, v0000028391126480_0;
    %shiftl 4;
    %assign/vec4 v00000283911271a0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000028391126480_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000028391127600_0;
    %load/vec4 v0000028391126480_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000028391127f60_0;
    %load/vec4 v0000028391126480_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000028391126480_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000028391127600_0, 0;
    %load/vec4 v0000028391127f60_0;
    %ix/getv 4, v0000028391126480_0;
    %shiftr 4;
    %assign/vec4 v00000283911271a0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028391127600_0, 0;
    %load/vec4 v0000028391127f60_0;
    %load/vec4 v0000028391126480_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000283911271a0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028391127600_0, 0;
    %load/vec4 v0000028391126480_0;
    %load/vec4 v0000028391127f60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000283911271a0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000028390e76b50;
T_15 ;
    %wait E_00000283910ab540;
    %load/vec4 v0000028391123690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000028391122830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391122d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391122bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028391123f50_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000028391123050_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000283911226f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028391122970_0, 0;
    %assign/vec4 v0000028391122fb0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000028391044280_0;
    %assign/vec4 v0000028391122fb0_0, 0;
    %load/vec4 v0000028391122e70_0;
    %assign/vec4 v0000028391122970_0, 0;
    %load/vec4 v0000028391123a50_0;
    %assign/vec4 v00000283911226f0_0, 0;
    %load/vec4 v000002839102f920_0;
    %assign/vec4 v0000028391123050_0, 0;
    %load/vec4 v0000028391045360_0;
    %assign/vec4 v0000028391123f50_0, 0;
    %load/vec4 v000002839102ff60_0;
    %assign/vec4 v0000028391122bf0_0, 0;
    %load/vec4 v0000028391123e10_0;
    %assign/vec4 v0000028391122d30_0, 0;
    %load/vec4 v0000028391122b50_0;
    %assign/vec4 v0000028391122830_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002839112fe70;
T_16 ;
    %wait E_00000283910aa980;
    %load/vec4 v000002839114d3f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002839114ef70_0;
    %load/vec4 v000002839114f0b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002839112fe70;
T_17 ;
    %wait E_00000283910aa980;
    %load/vec4 v000002839114f0b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002839114ec50, 4;
    %assign/vec4 v000002839114dcb0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002839112fe70;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002839114e570_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002839114e570_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002839114e570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %load/vec4 v000002839114e570_0;
    %addi 1, 0, 32;
    %store/vec4 v000002839114e570_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002839114ec50, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002839112fe70;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002839114e570_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002839114e570_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002839114e570_0;
    %load/vec4a v000002839114ec50, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002839114e570_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002839114e570_0;
    %addi 1, 0, 32;
    %store/vec4 v000002839114e570_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002839115fe90;
T_20 ;
    %wait E_00000283910ab940;
    %load/vec4 v000002839114da30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002839114f830_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002839114e6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002839114d7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002839114f5b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002839114f650_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002839114e110_0, 0;
    %assign/vec4 v000002839114f510_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002839114f290_0;
    %assign/vec4 v000002839114f510_0, 0;
    %load/vec4 v000002839114f3d0_0;
    %assign/vec4 v000002839114e110_0, 0;
    %load/vec4 v000002839114e930_0;
    %assign/vec4 v000002839114f5b0_0, 0;
    %load/vec4 v000002839114f6f0_0;
    %assign/vec4 v000002839114f650_0, 0;
    %load/vec4 v000002839114f470_0;
    %assign/vec4 v000002839114d7b0_0, 0;
    %load/vec4 v000002839114e7f0_0;
    %assign/vec4 v000002839114f830_0, 0;
    %load/vec4 v000002839114de90_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002839114e6b0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000028390ef9f50;
T_21 ;
    %wait E_00000283910aab00;
    %load/vec4 v0000028391166940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028391166c60_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000028391166c60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000028391166c60_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002839104aeb0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283911663a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283911664e0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002839104aeb0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000283911663a0_0;
    %inv;
    %assign/vec4 v00000283911663a0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002839104aeb0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SelectionSort/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000283911664e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000283911664e0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000283911661c0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
