INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:50:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.923ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.345ns period=4.690ns})
  Destination:            buffer11/outs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.345ns period=4.690ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.690ns  (clk rise@4.690ns - clk rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 2.237ns (39.748%)  route 3.391ns (60.252%))
  Logic Levels:           20  (CARRY4=13 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.173 - 4.690 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2026, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
                         FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     0.734 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q_reg/Q
                         net (fo=32, unplaced)        0.459     1.193    lsq3/handshake_lsq_lsq3_core/ldq_alloc_1_q
                         LUT3 (Prop_lut3_I0_O)        0.119     1.312 r  lsq3/handshake_lsq_lsq3_core/dataReg[31]_i_17__1/O
                         net (fo=1, unplaced)         0.459     1.771    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/entry_allocated_for_port_1[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.016 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_10/CO[3]
                         net (fo=1, unplaced)         0.007     2.023    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.073 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     2.073    lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.123 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     2.123    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.277 f  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_10/O[3]
                         net (fo=2, unplaced)         0.467     2.744    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[15]
                         LUT5 (Prop_lut5_I1_O)        0.120     2.864 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_i_6/O
                         net (fo=33, unplaced)        0.316     3.180    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/oldest_entry_allocated_per_port_7_0
                         LUT4 (Prop_lut4_I3_O)        0.043     3.223 r  lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_4__1/O
                         net (fo=1, unplaced)         0.244     3.467    lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_4__1_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.510 r  lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_3__2/O
                         net (fo=1, unplaced)         0.244     3.754    lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_3__2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.797 r  lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_1__2/O
                         net (fo=3, unplaced)         0.262     4.059    load0/data_tehb/control/D[1]
                         LUT3 (Prop_lut3_I2_O)        0.043     4.102 r  load0/data_tehb/control/result_carry_i_3/O
                         net (fo=1, unplaced)         0.459     4.561    addi1/lhs[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.806 r  addi1/result_carry/CO[3]
                         net (fo=1, unplaced)         0.007     4.813    addi1/result_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.863 r  addi1/result_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.863    addi1/result_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.913 r  addi1/result_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.913    addi1/result_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.963 r  addi1/result_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.963    addi1/result_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.013 r  addi1/result_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     5.013    addi1/result_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.063 r  addi1/result_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     5.063    addi1/result_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     5.217 r  addi1/result_carry__5/O[3]
                         net (fo=2, unplaced)         0.467     5.684    load2/data_tehb/control/outs_reg[27][3]
                         LUT4 (Prop_lut4_I0_O)        0.120     5.804 r  load2/data_tehb/control/result__93_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000     5.804    addi1/outs_reg[27]_0[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.977 r  addi1/result__93_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     5.977    addi1/result__93_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     6.136 r  addi1/result__93_carry__6/O[1]
                         net (fo=1, unplaced)         0.000     6.136    buffer11/D[29]
                         FDRE                                         r  buffer11/outs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.690     4.690 r  
                                                      0.000     4.690 r  clk (IN)
                         net (fo=2026, unset)         0.483     5.173    buffer11/clk
                         FDRE                                         r  buffer11/outs_reg[29]/C
                         clock pessimism              0.000     5.173    
                         clock uncertainty           -0.035     5.137    
                         FDRE (Setup_fdre_C_D)        0.076     5.213    buffer11/outs_reg[29]
  -------------------------------------------------------------------
                         required time                          5.213    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                 -0.923    




