
resethalt
delay 200

; Disable the watchdog timer in WCR.
writemem.w 0x40140000 0x0000

; Set RAMBAR = 0x20000001.
; RAMBAR is an absolute CPU register.
; This is the location of the internal 64k of SRAM on the chip.
;writecontrolreg 0x0C05 0x20000001

; Set VBR to the beginning of what will be SDRAM.
; VBR is an absolute CPU register
; SDRAM is at 0x00000000+0x0400000.
writecontrolreg 0x0801 0x00000000

; Set PAR_SDRAM to allow SDRAM signals to be enabled.
writemem.b 0x40100046 0x3F

; Set PAR_AD to allow 32-bit SDRAM if the external boot device is 16-bits.
writemem.b 0x40100040 0xE1

; 2MB Flash EPROM on CS0 @ 0xFFE00000.
writemem.w 0x40000080 0xFFE0            ; CSAR0
writemem.l 0x40000084 0x001F0001        ; CSMR0
writemem.w 0x4000008A 0x1980            ; CSCR0

delay 100

;
; 16 MB SDRAM @ 0x00000000.
; Like the 5307 and 5407 Cadre 3 boards, this board uses DCR, DACR, DMR to access SDRAM.
; Chapter 18
; DCR - initiate self-refresh
writemem.w 0x40000040 0x0446
; DACR0 base address = 0x0, do not refresh, CAS latency = 0x1
writemem.l 0x40000048 0x00001300
; DMR0
writemem.l 0x4000004C 0x00FC0001
; DACR0 - PALL initiate pre-charge
writemem.l 0x40000048 0x00001308
; write to memory - generates the PALL to the SDRAM block
writemem.l 0x00000000 0x00000000
; wait a bit
delay 100
; initialize SDRAM with a write
; DACR0 - refresh
writemem.l 0x40000048 0x00009300
; DACR0 - initiate MRS
writemem.l 0x40000048 0x00009340
; "dummy" access to memory - program the SDRAM's mode register
writemem.l 0x00000400 0x00000000

delay 500

loadbinfile ../output 0x00000000
go 0x00000400

