<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORESPI</name><vendor>Actel</vendor><library>DirectCore</library><version>5.1.104</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>rtl\vhdl\amba_bfm\misc.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="1"><name>rtl\vhdl\amba_bfm\textio.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="2"><name>rtl\vhdl\amba_bfm\bfm_package.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="3"><name>rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="4"><name>rtl\vhdl\amba_bfm\bfm_apb.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="5"><name>rtl\vhdl\amba_bfm\bfm_main.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="6"><name>coreparameters.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="7"><name>rtl\vhdl\test\user\testbench.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime><IncludeInRunDo/></vendorExtensions></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="8"><name>mti\bfmtovec.exe</name><userFileType>unknown</userFileType></file><file fileid="9"><name>mti\bfmtovec.lin</name><userFileType>unknown</userFileType></file><file fileid="10"><name>mti\bfmtovec_compile.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="11"><name>mti\user_tb.bfm</name><userFileType>BFM</userFileType></file><file fileid="12"><name>mti\wave.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="13"><name>rtl\vhdl\core\corespi.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="14"><name>rtl\vhdl\core\corespi_pkg.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="15"><name>rtl\vhdl\core\spi.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="16"><name>rtl\vhdl\core\spi_chanctrl.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="17"><name>rtl\vhdl\core\spi_clockmux.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="18"><name>rtl\vhdl\core\spi_control.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="19"><name>rtl\vhdl\core\spi_fifo.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="20"><name>rtl\vhdl\core\spi_rf.vhd</name><logicalName>CORESPI_LIB</logicalName><fileType>VHDLSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>