TimeQuest Timing Analyzer report for vga_char
Wed Nov 20 20:00:47 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; vga_char                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; sys_clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 59.44 MHz ; 59.44 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 23.175 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.934  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.720 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 23.175 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 16.734     ;
; 23.523 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 16.386     ;
; 23.569 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 16.333     ;
; 23.590 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 16.319     ;
; 23.616 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 16.286     ;
; 23.682 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 16.227     ;
; 23.778 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 16.124     ;
; 23.867 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 16.042     ;
; 23.952 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 15.950     ;
; 23.963 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 15.939     ;
; 23.973 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 15.929     ;
; 24.031 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.117     ; 15.853     ;
; 24.038 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.117     ; 15.846     ;
; 24.049 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.117     ; 15.835     ;
; 24.077 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 15.825     ;
; 24.103 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.099     ; 15.799     ;
; 24.285 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.117     ; 15.599     ;
; 24.422 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 15.481     ;
; 24.738 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 15.171     ;
; 24.787 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.117     ; 15.097     ;
; 34.093 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.851      ;
; 34.096 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.848      ;
; 34.151 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.793      ;
; 34.154 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.790      ;
; 34.154 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.790      ;
; 34.726 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.194      ;
; 34.726 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.194      ;
; 34.727 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.193      ;
; 34.729 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.191      ;
; 34.730 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.190      ;
; 34.968 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.970      ;
; 34.971 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.967      ;
; 34.986 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.934      ;
; 35.026 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.912      ;
; 35.029 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.909      ;
; 35.029 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 4.909      ;
; 35.534 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.403      ;
; 35.537 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.400      ;
; 35.592 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.345      ;
; 35.595 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.342      ;
; 35.595 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.342      ;
; 35.601 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.313      ;
; 35.601 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.313      ;
; 35.602 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.312      ;
; 35.604 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.310      ;
; 35.605 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.309      ;
; 35.628 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.309      ;
; 35.630 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.307      ;
; 35.633 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.304      ;
; 35.636 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.301      ;
; 35.663 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.274      ;
; 35.665 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.254      ;
; 35.666 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.271      ;
; 35.667 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.252      ;
; 35.686 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.240      ;
; 35.690 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.247      ;
; 35.691 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.246      ;
; 35.693 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.244      ;
; 35.693 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.244      ;
; 35.694 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.243      ;
; 35.694 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.243      ;
; 35.721 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.216      ;
; 35.724 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.213      ;
; 35.724 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.213      ;
; 35.727 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.192      ;
; 35.730 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.189      ;
; 35.730 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.189      ;
; 35.740 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.197      ;
; 35.743 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.194      ;
; 35.798 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.139      ;
; 35.801 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.136      ;
; 35.801 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.136      ;
; 35.861 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.053      ;
; 35.885 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.052      ;
; 35.888 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 4.049      ;
; 35.894 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.025      ;
; 35.896 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.023      ;
; 35.943 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.994      ;
; 35.946 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.991      ;
; 35.946 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.991      ;
; 35.956 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.963      ;
; 35.959 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.960      ;
; 35.959 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.960      ;
; 36.027 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.892      ;
; 36.029 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.890      ;
; 36.073 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.871      ;
; 36.086 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.841      ;
; 36.089 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.830      ;
; 36.092 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.827      ;
; 36.092 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.827      ;
; 36.096 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.817      ;
; 36.140 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.797      ;
; 36.143 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.794      ;
; 36.159 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.785      ;
; 36.167 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.746      ;
; 36.167 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.746      ;
; 36.168 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.745      ;
; 36.170 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.743      ;
; 36.171 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.742      ;
; 36.188 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.756      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.773 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.777 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
; 0.787 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.804 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.097      ;
; 1.013 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.306      ;
; 1.015 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.308      ;
; 1.016 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.309      ;
; 1.016 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.309      ;
; 1.078 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.371      ;
; 1.124 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.132 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.134 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.141 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.143 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.144 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.148 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.441      ;
; 1.174 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.467      ;
; 1.255 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.264 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.272 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.565      ;
; 1.275 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.281 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.283 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.576      ;
; 1.305 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.598      ;
; 1.383 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.675      ;
; 1.395 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.398 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.404 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.697      ;
; 1.414 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.421 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.714      ;
; 1.429 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.722      ;
; 1.514 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.808      ;
; 1.514 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.808      ;
; 1.521 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 1.839      ;
; 1.521 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 1.839      ;
; 1.524 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 1.842      ;
; 1.535 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.828      ;
; 1.552 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.845      ;
; 1.559 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 1.877      ;
; 1.561 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 1.879      ;
; 1.626 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.920      ;
; 1.639 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.933      ;
; 1.643 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.936      ;
; 1.656 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.950      ;
; 1.676 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.987      ;
; 1.681 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.992      ;
; 1.751 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.044      ;
; 1.752 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.045      ;
; 1.754 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.047      ;
; 1.754 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.047      ;
; 1.768 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.062      ;
; 1.782 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.076      ;
; 1.782 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.075      ;
; 1.791 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.083      ;
; 1.799 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.093      ;
; 1.810 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.128      ;
; 1.882 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.175      ;
; 1.884 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.177      ;
; 1.888 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.181      ;
; 1.890 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.183      ;
; 1.891 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.184      ;
; 1.891 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.184      ;
; 1.911 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.205      ;
; 1.927 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.245      ;
; 1.936 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.254      ;
; 1.943 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.236      ;
; 1.944 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.237      ;
; 1.945 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.238      ;
; 1.946 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.239      ;
; 1.951 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.269      ;
; 1.952 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.238      ;
; 1.952 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.245      ;
; 1.953 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.239      ;
; 1.955 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.241      ;
; 1.960 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.246      ;
; 1.962 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.248      ;
; 1.962 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.248      ;
; 1.969 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.262      ;
; 1.970 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.263      ;
; 1.971 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.264      ;
; 1.972 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.283      ;
; 1.972 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.265      ;
; 1.973 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.284      ;
; 1.979 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.290      ;
; 2.009 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.301      ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 62.86 MHz ; 62.86 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 24.091 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.943  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.718 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 24.091 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 15.829     ;
; 24.413 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 15.507     ;
; 24.420 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 15.500     ;
; 24.437 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 15.474     ;
; 24.461 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 15.450     ;
; 24.485 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 15.435     ;
; 24.580 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 15.331     ;
; 24.647 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 15.273     ;
; 24.735 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 15.176     ;
; 24.797 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.106     ; 15.099     ;
; 24.812 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 15.099     ;
; 24.867 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 15.044     ;
; 24.885 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 15.026     ;
; 24.903 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.106     ; 14.993     ;
; 24.920 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.106     ; 14.976     ;
; 24.949 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 14.962     ;
; 25.120 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.106     ; 14.776     ;
; 25.250 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 14.665     ;
; 25.580 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 14.340     ;
; 25.655 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.106     ; 14.241     ;
; 34.438 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.515      ;
; 34.441 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.512      ;
; 34.491 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.462      ;
; 34.494 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.459      ;
; 34.494 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.459      ;
; 34.992 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.938      ;
; 34.993 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.937      ;
; 34.993 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.937      ;
; 34.995 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.935      ;
; 34.996 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.934      ;
; 35.222 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.708      ;
; 35.286 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 4.662      ;
; 35.289 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 4.659      ;
; 35.339 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 4.609      ;
; 35.342 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 4.606      ;
; 35.342 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 4.606      ;
; 35.840 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.085      ;
; 35.841 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.084      ;
; 35.841 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.084      ;
; 35.843 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.082      ;
; 35.844 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.081      ;
; 35.850 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 4.094      ;
; 35.853 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 4.091      ;
; 35.896 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.038      ;
; 35.903 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 4.041      ;
; 35.906 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 4.038      ;
; 35.906 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 4.038      ;
; 35.924 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 4.020      ;
; 35.927 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 4.017      ;
; 35.928 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 4.016      ;
; 35.931 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 4.013      ;
; 35.962 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.967      ;
; 35.965 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.964      ;
; 35.972 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.972      ;
; 35.975 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.969      ;
; 35.977 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.967      ;
; 35.980 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.964      ;
; 35.980 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.964      ;
; 35.981 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.963      ;
; 35.984 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.960      ;
; 35.984 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.960      ;
; 36.018 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.911      ;
; 36.021 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.908      ;
; 36.021 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.908      ;
; 36.024 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.920      ;
; 36.025 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.919      ;
; 36.027 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.917      ;
; 36.028 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.916      ;
; 36.028 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.916      ;
; 36.070 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.855      ;
; 36.077 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.867      ;
; 36.080 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.864      ;
; 36.080 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.864      ;
; 36.155 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.789      ;
; 36.157 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.772      ;
; 36.158 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.786      ;
; 36.160 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.769      ;
; 36.208 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.736      ;
; 36.211 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.733      ;
; 36.211 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.733      ;
; 36.213 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.716      ;
; 36.216 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.713      ;
; 36.216 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.713      ;
; 36.282 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.647      ;
; 36.285 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.644      ;
; 36.317 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.621      ;
; 36.338 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.591      ;
; 36.341 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.588      ;
; 36.341 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.588      ;
; 36.380 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.541      ;
; 36.400 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.544      ;
; 36.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 3.552      ;
; 36.403 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.541      ;
; 36.404 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.517      ;
; 36.405 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.516      ;
; 36.405 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.516      ;
; 36.407 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.514      ;
; 36.408 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.513      ;
; 36.453 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.491      ;
; 36.456 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.488      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.713 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.715 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.718 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.721 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.730 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.734 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.748 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.016      ;
; 0.927 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.194      ;
; 0.929 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.196      ;
; 0.929 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.196      ;
; 0.929 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.196      ;
; 0.993 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.261      ;
; 1.032 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.035 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.037 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.305      ;
; 1.039 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.047 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.049 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.052 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.320      ;
; 1.055 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
; 1.082 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.350      ;
; 1.132 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.154 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.422      ;
; 1.157 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.425      ;
; 1.157 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.425      ;
; 1.161 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.429      ;
; 1.169 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.437      ;
; 1.174 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.442      ;
; 1.189 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.457      ;
; 1.253 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.517      ;
; 1.259 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.527      ;
; 1.279 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.547      ;
; 1.281 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.549      ;
; 1.291 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.559      ;
; 1.300 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.568      ;
; 1.330 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.598      ;
; 1.372 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.663      ;
; 1.372 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.663      ;
; 1.375 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.666      ;
; 1.376 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.644      ;
; 1.378 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.646      ;
; 1.380 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.648      ;
; 1.398 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.666      ;
; 1.405 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.696      ;
; 1.408 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.699      ;
; 1.476 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.744      ;
; 1.491 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.759      ;
; 1.503 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.771      ;
; 1.515 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.798      ;
; 1.520 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.803      ;
; 1.534 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.802      ;
; 1.595 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.862      ;
; 1.596 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.863      ;
; 1.598 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.865      ;
; 1.598 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.865      ;
; 1.599 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.867      ;
; 1.613 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.877      ;
; 1.620 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.911      ;
; 1.636 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.904      ;
; 1.648 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.916      ;
; 1.660 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.928      ;
; 1.729 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.997      ;
; 1.732 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.999      ;
; 1.733 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.024      ;
; 1.734 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.001      ;
; 1.735 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.735 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.742 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.033      ;
; 1.743 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.034      ;
; 1.744 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.012      ;
; 1.751 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.019      ;
; 1.753 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.012      ;
; 1.753 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.012      ;
; 1.755 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.014      ;
; 1.760 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.019      ;
; 1.762 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.021      ;
; 1.762 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.021      ;
; 1.776 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.059      ;
; 1.777 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.060      ;
; 1.783 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.066      ;
; 1.786 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.054      ;
; 1.804 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.068      ;
; 1.805 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.072      ;
; 1.806 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.073      ;
; 1.807 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.074      ;
; 1.808 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.075      ;
; 1.831 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.098      ;
; 1.832 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.099      ;
; 1.833 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.100      ;
; 1.833 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.124      ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 32.454 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.594  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.795 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 32.454 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 7.492      ;
; 32.693 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 7.253      ;
; 32.748 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 7.198      ;
; 32.809 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 7.137      ;
; 32.835 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 7.104      ;
; 32.855 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 7.079      ;
; 32.901 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 7.038      ;
; 32.922 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 7.017      ;
; 32.947 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 6.999      ;
; 32.969 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 6.970      ;
; 32.971 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 6.968      ;
; 33.002 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 6.937      ;
; 33.014 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 6.920      ;
; 33.022 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 6.912      ;
; 33.053 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 6.886      ;
; 33.067 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 6.867      ;
; 33.111 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 6.828      ;
; 33.246 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 6.695      ;
; 33.365 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 6.581      ;
; 33.365 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 6.569      ;
; 37.345 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.617      ;
; 37.348 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.614      ;
; 37.373 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.589      ;
; 37.376 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.586      ;
; 37.376 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.586      ;
; 37.618 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.333      ;
; 37.618 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.333      ;
; 37.619 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.332      ;
; 37.621 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.330      ;
; 37.621 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.330      ;
; 37.708 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.243      ;
; 37.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.188      ;
; 37.772 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.185      ;
; 37.797 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.160      ;
; 37.800 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.157      ;
; 37.800 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.157      ;
; 38.034 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.921      ;
; 38.042 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.904      ;
; 38.042 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.904      ;
; 38.043 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.903      ;
; 38.045 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.901      ;
; 38.045 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.901      ;
; 38.077 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.878      ;
; 38.079 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.876      ;
; 38.080 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.875      ;
; 38.082 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.868      ;
; 38.082 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.873      ;
; 38.084 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.866      ;
; 38.105 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.850      ;
; 38.107 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.848      ;
; 38.108 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.847      ;
; 38.108 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.847      ;
; 38.108 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.842      ;
; 38.109 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.846      ;
; 38.110 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.845      ;
; 38.110 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.845      ;
; 38.111 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.839      ;
; 38.111 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.839      ;
; 38.112 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.843      ;
; 38.132 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.814      ;
; 38.137 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.818      ;
; 38.140 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.815      ;
; 38.140 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.815      ;
; 38.142 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.813      ;
; 38.145 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.810      ;
; 38.162 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.793      ;
; 38.165 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.790      ;
; 38.170 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.785      ;
; 38.173 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.782      ;
; 38.173 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.782      ;
; 38.176 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.774      ;
; 38.178 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.772      ;
; 38.190 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.765      ;
; 38.193 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.762      ;
; 38.193 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.762      ;
; 38.202 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.748      ;
; 38.205 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.745      ;
; 38.205 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.745      ;
; 38.206 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_h[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.752      ;
; 38.214 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.741      ;
; 38.217 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.738      ;
; 38.233 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.717      ;
; 38.235 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.715      ;
; 38.242 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.713      ;
; 38.245 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.710      ;
; 38.245 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.710      ;
; 38.259 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.691      ;
; 38.262 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.688      ;
; 38.262 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.688      ;
; 38.287 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 1.675      ;
; 38.295 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.660      ;
; 38.298 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.657      ;
; 38.321 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.623      ;
; 38.323 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.632      ;
; 38.326 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.629      ;
; 38.326 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 1.629      ;
; 38.332 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 1.630      ;
; 38.334 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.610      ;
; 38.339 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 1.623      ;
; 38.350 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 1.594      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.309 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.314 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.319 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.327 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.424 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.544      ;
; 0.427 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.547      ;
; 0.428 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.548      ;
; 0.428 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.548      ;
; 0.446 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.458 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.468 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.478 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.488 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.608      ;
; 0.521 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.524 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.533 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.537 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.551 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.671      ;
; 0.571 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.691      ;
; 0.576 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.588 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.590 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.601 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.721      ;
; 0.603 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.723      ;
; 0.612 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.730      ;
; 0.622 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.743      ;
; 0.623 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.744      ;
; 0.653 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.773      ;
; 0.654 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.665 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.797      ;
; 0.665 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.797      ;
; 0.666 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.668 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.800      ;
; 0.670 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.791      ;
; 0.674 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.806      ;
; 0.676 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.808      ;
; 0.678 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.799      ;
; 0.690 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.811      ;
; 0.707 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.825      ;
; 0.713 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.833      ;
; 0.720 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.841      ;
; 0.722 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.842      ;
; 0.723 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.843      ;
; 0.725 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.845      ;
; 0.726 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.846      ;
; 0.732 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.853      ;
; 0.736 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.868      ;
; 0.737 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.858      ;
; 0.741 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.866      ;
; 0.746 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.871      ;
; 0.755 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.875      ;
; 0.757 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.877      ;
; 0.779 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.900      ;
; 0.788 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.908      ;
; 0.789 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.909      ;
; 0.789 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.909      ;
; 0.790 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.910      ;
; 0.790 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.908      ;
; 0.791 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.911      ;
; 0.792 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.912      ;
; 0.792 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.912      ;
; 0.793 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.913      ;
; 0.795 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.927      ;
; 0.800 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.920      ;
; 0.801 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.921      ;
; 0.801 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.933      ;
; 0.802 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.934      ;
; 0.802 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.922      ;
; 0.803 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.923      ;
; 0.810 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.930      ;
; 0.830 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.955      ;
; 0.835 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.960      ;
; 0.849 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.967      ;
; 0.852 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.984      ;
; 0.861 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.993      ;
; 0.865 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.978      ;
; 0.865 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.978      ;
; 0.867 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.980      ;
; 0.867 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.999      ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 23.175 ; 0.186 ; N/A      ; N/A     ; 9.594               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 23.175 ; 0.186 ; N/A      ; N/A     ; 19.718              ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 120523   ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 120523   ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 167   ; 167  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; sys_clk                                                  ; sys_clk                                                  ; Base      ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; sys_rst_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Nov 20 20:00:46 2024
Info: Command: quartus_sta vga_char -c vga_char
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_char.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 23.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    23.175               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    19.720               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 24.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.091               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    19.718               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 32.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    32.454               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    19.795               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Wed Nov 20 20:00:47 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


