$comment
	File created using the following command:
		vcd file tpc.msim.vcd -direction
$end
$date
	Tue Mar 12 19:51:21 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module tpc_vhd_vec_tst $end
$var wire 1 ! A [3] $end
$var wire 1 " A [2] $end
$var wire 1 # A [1] $end
$var wire 1 $ A [0] $end
$var wire 1 % B [2] $end
$var wire 1 & B [1] $end
$var wire 1 ' B [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_A [3] $end
$var wire 1 2 ww_A [2] $end
$var wire 1 3 ww_A [1] $end
$var wire 1 4 ww_A [0] $end
$var wire 1 5 ww_B [2] $end
$var wire 1 6 ww_B [1] $end
$var wire 1 7 ww_B [0] $end
$var wire 1 8 \B[0]~output_o\ $end
$var wire 1 9 \B[1]~output_o\ $end
$var wire 1 : \B[2]~output_o\ $end
$var wire 1 ; \A[3]~input_o\ $end
$var wire 1 < \A[2]~input_o\ $end
$var wire 1 = \A[1]~input_o\ $end
$var wire 1 > \A[0]~input_o\ $end
$var wire 1 ? \B~9_combout\ $end
$var wire 1 @ \B~10_combout\ $end
$var wire 1 A \B~11_combout\ $end
$var wire 1 B \ALT_INV_B~11_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1)
x*
1+
1,
1-
1.
1/
10
08
19
0:
1;
0<
0=
1>
0?
1@
1A
0B
1!
0"
0#
1$
11
02
03
14
0%
1&
0'
05
16
07
$end
#1000000
