[%General]
%3Csource%3E=
%3Cfilename%3E=E:/AES128_Fpga/AES_TOP/AES128_pipelined/MixColumns.vhd
%3Cclass%3E=108
%3Cbasename%3E=MixColumns
%3Cpackage%3E=false

[Data]
%3CgenericOrder%3E=DATA_W
%3CportOrder%3E=clk, reset, valid_in, data_in, valid_out, data_out
%3Ccompdecl%3E="COMPONENT MixColumns IS\n<indent>\nGENERIC (\n<indent>\nDATA_W<tab:1> : INTEGER := 128\n<outdent>\n);\nPORT (\n<indent>\nclk<tab:1> : IN STD_LOGIC;\nreset<tab:1> : IN STD_LOGIC;\nvalid_in<tab:1> : IN STD_LOGIC;\ndata_in<tab:1> : IN STD_LOGIC_VECTOR(DATA_W - 1 DOWNTO 0);\nvalid_out<tab:1> : OUT STD_LOGIC;\ndata_out<tab:1> : OUT STD_LOGIC_VECTOR(DATA_W - 1 DOWNTO 0)\n<outdent>\n);\n<outdent>\nEND COMPONENT;\n\n"
DATA_W\category=109
DATA_W\port=0
DATA_W\alias=DATA_W
DATA_W\init\Constant\value=128
DATA_W\init\Constant\size=-1
DATA_W\init\Constant\tclass=302
MUL\category=107
MUL\port=0
MUL\alias=MUL
MixColumns\category=108
MixColumns\port=0
MixColumns\alias=MixColumns
State\category=114
State\port=0
State\alias=State
State\type\Type\range\Range\dir=0
State\type\Type\range\Range\left\Constant\value=7
State\type\Type\range\Range\left\Constant\size=-1
State\type\Type\range\Range\left\Constant\tclass=302
State\type\Type\range\Range\right\Constant\value=0
State\type\Type\range\Range\right\Constant\size=-1
State\type\Type\range\Range\right\Constant\tclass=302
State\type\Type\array\Range\dir=0
State\type\Type\array\Range\left\Constant\value=0
State\type\Type\array\Range\left\Constant\size=-1
State\type\Type\array\Range\left\Constant\tclass=302
State\type\Type\array\Range\right\Constant\value=15
State\type\Type\array\Range\right\Constant\size=-1
State\type\Type\array\Range\right\Constant\tclass=302
State_Mulx2\category=114
State_Mulx2\port=0
State_Mulx2\alias=State_Mulx2
State_Mulx2\type\Type\range\Range\dir=0
State_Mulx2\type\Type\range\Range\left\Constant\value=7
State_Mulx2\type\Type\range\Range\left\Constant\size=-1
State_Mulx2\type\Type\range\Range\left\Constant\tclass=302
State_Mulx2\type\Type\range\Range\right\Constant\value=0
State_Mulx2\type\Type\range\Range\right\Constant\size=-1
State_Mulx2\type\Type\range\Range\right\Constant\tclass=302
State_Mulx2\type\Type\array\Range\dir=0
State_Mulx2\type\Type\array\Range\left\Constant\value=0
State_Mulx2\type\Type\array\Range\left\Constant\size=-1
State_Mulx2\type\Type\array\Range\left\Constant\tclass=302
State_Mulx2\type\Type\array\Range\right\Constant\value=15
State_Mulx2\type\Type\array\Range\right\Constant\size=-1
State_Mulx2\type\Type\array\Range\right\Constant\tclass=302
State_Mulx3\category=114
State_Mulx3\port=0
State_Mulx3\alias=State_Mulx3
State_Mulx3\type\Type\range\Range\dir=0
State_Mulx3\type\Type\range\Range\left\Constant\value=7
State_Mulx3\type\Type\range\Range\left\Constant\size=-1
State_Mulx3\type\Type\range\Range\left\Constant\tclass=302
State_Mulx3\type\Type\range\Range\right\Constant\value=0
State_Mulx3\type\Type\range\Range\right\Constant\size=-1
State_Mulx3\type\Type\range\Range\right\Constant\tclass=302
State_Mulx3\type\Type\array\Range\dir=0
State_Mulx3\type\Type\array\Range\left\Constant\value=0
State_Mulx3\type\Type\array\Range\left\Constant\size=-1
State_Mulx3\type\Type\array\Range\left\Constant\tclass=302
State_Mulx3\type\Type\array\Range\right\Constant\value=15
State_Mulx3\type\Type\array\Range\right\Constant\size=-1
State_Mulx3\type\Type\array\Range\right\Constant\tclass=302
clk\category=114
clk\port=1
clk\alias=clk
data_in\category=114
data_in\port=1
data_in\alias=data_in
data_in\type\Type\range\Range\dir=0
data_in\type\Type\range\Range\left\Binop\op=419
data_in\type\Type\range\Range\left\Binop\left\Signal\entry=MixColumns::DATA_W
data_in\type\Type\range\Range\left\Binop\right\Constant\value=1
data_in\type\Type\range\Range\left\Binop\right\Constant\size=-1
data_in\type\Type\range\Range\left\Binop\right\Constant\tclass=302
data_in\type\Type\range\Range\right\Constant\value=0
data_in\type\Type\range\Range\right\Constant\size=-1
data_in\type\Type\range\Range\right\Constant\tclass=302
data_out\category=111
data_out\port=2
data_out\alias=data_out
data_out\type\Type\range\Range\dir=0
data_out\type\Type\range\Range\left\Binop\op=419
data_out\type\Type\range\Range\left\Binop\left\Signal\entry=MixColumns::DATA_W
data_out\type\Type\range\Range\left\Binop\right\Constant\value=1
data_out\type\Type\range\Range\left\Binop\right\Constant\size=-1
data_out\type\Type\range\Range\left\Binop\right\Constant\tclass=302
data_out\type\Type\range\Range\right\Constant\value=0
data_out\type\Type\range\Range\right\Constant\size=-1
data_out\type\Type\range\Range\right\Constant\tclass=302
i\category=104
i\port=0
i\alias=i
reset\category=114
reset\port=1
reset\alias=reset
valid_in\category=114
valid_in\port=1
valid_in\alias=valid_in
valid_out\category=111
valid_out\port=2
valid_out\alias=valid_out
