

================================================================
== Vitis HLS Report for 'vel_der_Pipeline_VITIS_LOOP_70_1'
================================================================
* Date:           Sun May 14 17:33:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  5.685 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_1  |        3|        3|         1|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    105|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     28|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|     244|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     244|    160|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_32_80_1_1_U11  |mux_32_80_1_1  |        0|   0|  0|  14|    0|
    |mux_32_80_1_1_U12  |mux_32_80_1_1  |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  28|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln70_fu_135_p2    |         +|   0|  0|  10|           2|           1|
    |r_in_V_1_4_fu_165_p2  |         +|   0|  0|  87|          80|          80|
    |icmp_ln70_fu_129_p2   |      icmp|   0|  0|   8|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 105|          84|          83|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    2|          4|
    |i_1_fu_48           |   9|          2|    2|          4|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    5|         10|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |i_1_fu_48         |   2|   0|    2|          0|
    |r_in_V_1_1_fu_56  |  80|   0|   80|          0|
    |r_in_V_1_2_fu_60  |  80|   0|   80|          0|
    |r_in_V_1_fu_52    |  80|   0|   80|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 244|   0|  244|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_VITIS_LOOP_70_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_VITIS_LOOP_70_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_VITIS_LOOP_70_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_VITIS_LOOP_70_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_VITIS_LOOP_70_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_VITIS_LOOP_70_1|  return value|
|p_read                  |   in|   80|     ap_none|                            p_read|        scalar|
|p_read1                 |   in|   80|     ap_none|                           p_read1|        scalar|
|p_read2                 |   in|   80|     ap_none|                           p_read2|        scalar|
|p_read3                 |   in|   80|     ap_none|                           p_read3|        scalar|
|p_read4                 |   in|   80|     ap_none|                           p_read4|        scalar|
|p_read5                 |   in|   80|     ap_none|                           p_read5|        scalar|
|r_in_V_2_03_out         |  out|   80|      ap_vld|                   r_in_V_2_03_out|       pointer|
|r_in_V_2_03_out_ap_vld  |  out|    1|      ap_vld|                   r_in_V_2_03_out|       pointer|
|r_in_V_1_02_out         |  out|   80|      ap_vld|                   r_in_V_1_02_out|       pointer|
|r_in_V_1_02_out_ap_vld  |  out|    1|      ap_vld|                   r_in_V_1_02_out|       pointer|
|r_in_V_0_01_out         |  out|   80|      ap_vld|                   r_in_V_0_01_out|       pointer|
|r_in_V_0_01_out_ap_vld  |  out|    1|      ap_vld|                   r_in_V_0_01_out|       pointer|
+------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.68>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 4 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_in_V_1 = alloca i32 1"   --->   Operation 5 'alloca' 'r_in_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_in_V_1_1 = alloca i32 1"   --->   Operation 6 'alloca' 'r_in_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_in_V_1_2 = alloca i32 1"   --->   Operation 7 'alloca' 'r_in_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_1 = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %p_read5"   --->   Operation 8 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_2 = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %p_read4"   --->   Operation 9 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_3 = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %p_read3"   --->   Operation 10 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_4 = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %p_read2"   --->   Operation 11 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_5 = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %p_read1"   --->   Operation 12 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_6 = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %p_read"   --->   Operation 13 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i2 %i_1" [src/runge_kutta_45.cpp:70]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.95ns)   --->   "%icmp_ln70 = icmp_eq  i2 %i, i2 3" [src/runge_kutta_45.cpp:70]   --->   Operation 18 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.56ns)   --->   "%add_ln70 = add i2 %i, i2 1" [src/runge_kutta_45.cpp:70]   --->   Operation 20 'add' 'add_ln70' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.body.split, void %for.body13.preheader.exitStub" [src/runge_kutta_45.cpp:70]   --->   Operation 21 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/runge_kutta_45.cpp:70]   --->   Operation 22 'specloopname' 'specloopname_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.70ns)   --->   "%tmp_1 = mux i80 @_ssdm_op_Mux.ap_auto.3i80.i2, i80 %p_read_6, i80 %p_read_5, i80 %p_read_4, i2 %i"   --->   Operation 23 'mux' 'tmp_1' <Predicate = (!icmp_ln70)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.70ns)   --->   "%tmp_2 = mux i80 @_ssdm_op_Mux.ap_auto.3i80.i2, i80 %p_read_3, i80 %p_read_2, i80 %p_read_1, i2 %i"   --->   Operation 24 'mux' 'tmp_2' <Predicate = (!icmp_ln70)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (3.97ns)   --->   "%r_in_V_1_4 = add i80 %tmp_2, i80 %tmp_1"   --->   Operation 25 'add' 'r_in_V_1_4' <Predicate = (!icmp_ln70)> <Delay = 3.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.95ns)   --->   "%switch_ln71 = switch i2 %i, void %branch2, i2 0, void %for.body.split.for.body.split9_crit_edge, i2 1, void %for.body.split.for.body.split9_crit_edge12" [src/runge_kutta_45.cpp:71]   --->   Operation 26 'switch' 'switch_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.95>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln71 = store i80 %r_in_V_1_4, i80 %r_in_V_1_1" [src/runge_kutta_45.cpp:71]   --->   Operation 27 'store' 'store_ln71' <Predicate = (!icmp_ln70 & i == 1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.body.split9" [src/runge_kutta_45.cpp:71]   --->   Operation 28 'br' 'br_ln71' <Predicate = (!icmp_ln70 & i == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln71 = store i80 %r_in_V_1_4, i80 %r_in_V_1" [src/runge_kutta_45.cpp:71]   --->   Operation 29 'store' 'store_ln71' <Predicate = (!icmp_ln70 & i == 0)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.body.split9" [src/runge_kutta_45.cpp:71]   --->   Operation 30 'br' 'br_ln71' <Predicate = (!icmp_ln70 & i == 0)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln71 = store i80 %r_in_V_1_4, i80 %r_in_V_1_2" [src/runge_kutta_45.cpp:71]   --->   Operation 31 'store' 'store_ln71' <Predicate = (!icmp_ln70 & i != 0 & i != 1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.body.split9" [src/runge_kutta_45.cpp:71]   --->   Operation 32 'br' 'br_ln71' <Predicate = (!icmp_ln70 & i != 0 & i != 1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln70 = store i2 %add_ln70, i2 %i_1" [src/runge_kutta_45.cpp:70]   --->   Operation 33 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.body" [src/runge_kutta_45.cpp:70]   --->   Operation 34 'br' 'br_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r_in_V_1_load = load i80 %r_in_V_1"   --->   Operation 35 'load' 'r_in_V_1_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%r_in_V_1_1_load = load i80 %r_in_V_1_1"   --->   Operation 36 'load' 'r_in_V_1_1_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%r_in_V_1_2_load = load i80 %r_in_V_1_2"   --->   Operation 37 'load' 'r_in_V_1_2_load' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i80P0A, i80 %r_in_V_2_03_out, i80 %r_in_V_1_2_load"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i80P0A, i80 %r_in_V_1_02_out, i80 %r_in_V_1_1_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i80P0A, i80 %r_in_V_0_01_out, i80 %r_in_V_1_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_in_V_2_03_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_in_V_1_02_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ r_in_V_0_01_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                   (alloca           ) [ 01]
r_in_V_1              (alloca           ) [ 01]
r_in_V_1_1            (alloca           ) [ 01]
r_in_V_1_2            (alloca           ) [ 01]
p_read_1              (read             ) [ 00]
p_read_2              (read             ) [ 00]
p_read_3              (read             ) [ 00]
p_read_4              (read             ) [ 00]
p_read_5              (read             ) [ 00]
p_read_6              (read             ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
i                     (load             ) [ 01]
specpipeline_ln0      (specpipeline     ) [ 00]
icmp_ln70             (icmp             ) [ 01]
speclooptripcount_ln0 (speclooptripcount) [ 00]
add_ln70              (add              ) [ 00]
br_ln70               (br               ) [ 00]
specloopname_ln70     (specloopname     ) [ 00]
tmp_1                 (mux              ) [ 00]
tmp_2                 (mux              ) [ 00]
r_in_V_1_4            (add              ) [ 00]
switch_ln71           (switch           ) [ 00]
store_ln71            (store            ) [ 00]
br_ln71               (br               ) [ 00]
store_ln71            (store            ) [ 00]
br_ln71               (br               ) [ 00]
store_ln71            (store            ) [ 00]
br_ln71               (br               ) [ 00]
store_ln70            (store            ) [ 00]
br_ln70               (br               ) [ 00]
r_in_V_1_load         (load             ) [ 00]
r_in_V_1_1_load       (load             ) [ 00]
r_in_V_1_2_load       (load             ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="r_in_V_2_03_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_2_03_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="r_in_V_1_02_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_1_02_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="r_in_V_0_01_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_in_V_0_01_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i80"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i80.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i80P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="r_in_V_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_in_V_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="r_in_V_1_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_in_V_1_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="r_in_V_1_2_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_in_V_1_2/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="80" slack="0"/>
<pin id="66" dir="0" index="1" bw="80" slack="0"/>
<pin id="67" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_2_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="80" slack="0"/>
<pin id="72" dir="0" index="1" bw="80" slack="0"/>
<pin id="73" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_3_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="80" slack="0"/>
<pin id="78" dir="0" index="1" bw="80" slack="0"/>
<pin id="79" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_4_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="80" slack="0"/>
<pin id="84" dir="0" index="1" bw="80" slack="0"/>
<pin id="85" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_5_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="80" slack="0"/>
<pin id="90" dir="0" index="1" bw="80" slack="0"/>
<pin id="91" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_6_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="80" slack="0"/>
<pin id="96" dir="0" index="1" bw="80" slack="0"/>
<pin id="97" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="80" slack="0"/>
<pin id="103" dir="0" index="2" bw="80" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="write_ln0_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="80" slack="0"/>
<pin id="110" dir="0" index="2" bw="80" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="80" slack="0"/>
<pin id="117" dir="0" index="2" bw="80" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="2" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln70_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="0"/>
<pin id="131" dir="0" index="1" bw="2" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln70_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="80" slack="0"/>
<pin id="143" dir="0" index="1" bw="80" slack="0"/>
<pin id="144" dir="0" index="2" bw="80" slack="0"/>
<pin id="145" dir="0" index="3" bw="80" slack="0"/>
<pin id="146" dir="0" index="4" bw="2" slack="0"/>
<pin id="147" dir="1" index="5" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="80" slack="0"/>
<pin id="155" dir="0" index="1" bw="80" slack="0"/>
<pin id="156" dir="0" index="2" bw="80" slack="0"/>
<pin id="157" dir="0" index="3" bw="80" slack="0"/>
<pin id="158" dir="0" index="4" bw="2" slack="0"/>
<pin id="159" dir="1" index="5" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="r_in_V_1_4_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="80" slack="0"/>
<pin id="167" dir="0" index="1" bw="80" slack="0"/>
<pin id="168" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_in_V_1_4/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln71_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="80" slack="0"/>
<pin id="173" dir="0" index="1" bw="80" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln71_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="80" slack="0"/>
<pin id="178" dir="0" index="1" bw="80" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln71_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="80" slack="0"/>
<pin id="183" dir="0" index="1" bw="80" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln70_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="2" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="r_in_V_1_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="80" slack="0"/>
<pin id="193" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_1_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="r_in_V_1_1_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="80" slack="0"/>
<pin id="197" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_1_1_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="r_in_V_1_2_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="80" slack="0"/>
<pin id="201" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_in_V_1_2_load/1 "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_1_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="210" class="1005" name="r_in_V_1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="80" slack="0"/>
<pin id="212" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opset="r_in_V_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="r_in_V_1_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="80" slack="0"/>
<pin id="218" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opset="r_in_V_1_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="r_in_V_1_2_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="80" slack="0"/>
<pin id="224" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opset="r_in_V_1_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="126" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="94" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="88" pin="2"/><net_sink comp="141" pin=2"/></net>

<net id="151"><net_src comp="82" pin="2"/><net_sink comp="141" pin=3"/></net>

<net id="152"><net_src comp="126" pin="1"/><net_sink comp="141" pin=4"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="76" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="70" pin="2"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="64" pin="2"/><net_sink comp="153" pin=3"/></net>

<net id="164"><net_src comp="126" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="169"><net_src comp="153" pin="5"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="141" pin="5"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="165" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="165" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="135" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="206"><net_src comp="48" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="213"><net_src comp="52" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="219"><net_src comp="56" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="225"><net_src comp="60" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="199" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_in_V_2_03_out | {1 }
	Port: r_in_V_1_02_out | {1 }
	Port: r_in_V_0_01_out | {1 }
 - Input state : 
	Port: vel_der_Pipeline_VITIS_LOOP_70_1 : p_read | {1 }
	Port: vel_der_Pipeline_VITIS_LOOP_70_1 : p_read1 | {1 }
	Port: vel_der_Pipeline_VITIS_LOOP_70_1 : p_read2 | {1 }
	Port: vel_der_Pipeline_VITIS_LOOP_70_1 : p_read3 | {1 }
	Port: vel_der_Pipeline_VITIS_LOOP_70_1 : p_read4 | {1 }
	Port: vel_der_Pipeline_VITIS_LOOP_70_1 : p_read5 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln70 : 2
		add_ln70 : 2
		br_ln70 : 3
		tmp_1 : 2
		tmp_2 : 2
		r_in_V_1_4 : 3
		switch_ln71 : 2
		store_ln71 : 4
		store_ln71 : 4
		store_ln71 : 4
		store_ln70 : 3
		r_in_V_1_load : 1
		r_in_V_1_1_load : 1
		r_in_V_1_2_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     add_ln70_fu_135    |    0    |    10   |
|          |    r_in_V_1_4_fu_165   |    0    |    87   |
|----------|------------------------|---------|---------|
|    mux   |      tmp_1_fu_141      |    0    |    14   |
|          |      tmp_2_fu_153      |    0    |    14   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln70_fu_129    |    0    |    8    |
|----------|------------------------|---------|---------|
|          |   p_read_1_read_fu_64  |    0    |    0    |
|          |   p_read_2_read_fu_70  |    0    |    0    |
|   read   |   p_read_3_read_fu_76  |    0    |    0    |
|          |   p_read_4_read_fu_82  |    0    |    0    |
|          |   p_read_5_read_fu_88  |    0    |    0    |
|          |   p_read_6_read_fu_94  |    0    |    0    |
|----------|------------------------|---------|---------|
|          | write_ln0_write_fu_100 |    0    |    0    |
|   write  | write_ln0_write_fu_107 |    0    |    0    |
|          | write_ln0_write_fu_114 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   133   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_1_reg_203   |    2   |
|r_in_V_1_1_reg_216|   80   |
|r_in_V_1_2_reg_222|   80   |
| r_in_V_1_reg_210 |   80   |
+------------------+--------+
|       Total      |   242  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   133  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   242  |    -   |
+-----------+--------+--------+
|   Total   |   242  |   133  |
+-----------+--------+--------+
