<profile>

<section name = "Vivado HLS Report for 'calc_eta_hw'" level="0">
<item name = "Date">Thu Aug 23 18:07:10 2018
</item>
<item name = "Version">2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)</item>
<item name = "Project">hls_calc_eta_hw</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1927-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.11, 3.49, 0.51</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">27, 27, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_arcsinh_fu_142">arcsinh, 6, 6, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 910</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">6, 23, 1830, 1512</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 98</column>
<column name="Register">-, -, 590, 1</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_arcsinh_fu_142">arcsinh, 6, 1, 94, 114</column>
<column name="calc_eta_hw_dmul_dEe_U4">calc_eta_hw_dmul_dEe, 0, 11, 456, 238</column>
<column name="calc_eta_hw_dmul_dEe_U5">calc_eta_hw_dmul_dEe, 0, 11, 456, 238</column>
<column name="calc_eta_hw_sitodeOg_U6">calc_eta_hw_sitodeOg, 0, 0, 412, 461</column>
<column name="calc_eta_hw_sitodfYi_U7">calc_eta_hw_sitodfYi, 0, 0, 412, 461</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ret_V_fu_546_p2">+, 0, 0, 14, 1, 14</column>
<column name="tmp_10_fu_410_p2">+, 0, 0, 12, 12, 5</column>
<column name="tmp_14_fu_266_p2">+, 0, 0, 12, 12, 5</column>
<column name="F2_1_fu_254_p2">-, 0, 0, 12, 11, 12</column>
<column name="F2_fu_398_p2">-, 0, 0, 12, 11, 12</column>
<column name="inhwEta_V_1_fu_494_p2">-, 0, 0, 13, 1, 13</column>
<column name="man_V_1_fu_378_p2">-, 0, 0, 54, 1, 54</column>
<column name="man_V_4_fu_234_p2">-, 0, 0, 54, 1, 54</column>
<column name="tmp_11_fu_416_p2">-, 0, 0, 12, 4, 12</column>
<column name="tmp_15_fu_272_p2">-, 0, 0, 12, 4, 12</column>
<column name="ap_condition_306">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_320">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_330">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_340">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_367">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_393">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_398">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_403">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_406">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_411">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_431">and, 0, 0, 1, 1, 1</column>
<column name="tmp_26_fu_479_p2">ashr, 0, 0, 178, 54, 54</column>
<column name="tmp_29_fu_321_p2">ashr, 0, 0, 178, 54, 54</column>
<column name="tmp_12_fu_430_p2">icmp, 0, 0, 5, 12, 4</column>
<column name="tmp_13_fu_260_p2">icmp, 0, 0, 5, 12, 4</column>
<column name="tmp_16_fu_286_p2">icmp, 0, 0, 5, 12, 4</column>
<column name="tmp_19_fu_463_p2">icmp, 0, 0, 5, 12, 6</column>
<column name="tmp_1_fu_392_p2">icmp, 0, 0, 22, 63, 1</column>
<column name="tmp_21_fu_452_p2">icmp, 0, 0, 5, 12, 4</column>
<column name="tmp_22_fu_312_p2">icmp, 0, 0, 5, 12, 6</column>
<column name="tmp_24_fu_301_p2">icmp, 0, 0, 5, 12, 4</column>
<column name="tmp_32_fu_540_p2">icmp, 0, 0, 4, 10, 1</column>
<column name="tmp_8_fu_404_p2">icmp, 0, 0, 5, 12, 4</column>
<column name="tmp_9_fu_248_p2">icmp, 0, 0, 22, 63, 1</column>
<column name="man_V_2_fu_384_p3">select, 0, 0, 54, 1, 54</column>
<column name="man_V_5_fu_240_p3">select, 0, 0, 54, 1, 54</column>
<column name="p_2_fu_468_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_3_fu_436_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_Val2_4_call_ret_fu_500_p3">select, 0, 0, 13, 1, 13</column>
<column name="p_s_fu_551_p3">select, 0, 0, 14, 1, 14</column>
<column name="sh_amt_1_fu_278_p3">select, 0, 0, 12, 1, 12</column>
<column name="sh_amt_fu_422_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp_27_fu_457_p2">shl, 0, 0, 31, 14, 14</column>
<column name="tmp_30_fu_306_p2">shl, 0, 0, 31, 14, 14</column>
<column name="r_V_fu_179_p2">xor, 0, 0, 23, 14, 15</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="absSinhEta_V_phi_fu_101_p24">14, 2, 14, 28</column>
<column name="ap_phi_precharge_reg_pp0_iter17_absSinhEta_V_reg_97">14, 2, 14, 28</column>
<column name="ap_phi_precharge_reg_pp0_iter18_absSinhEta_V_reg_97">14, 2, 14, 28</column>
<column name="ap_phi_precharge_reg_pp0_iter19_absSinhEta_V_reg_97">28, 9, 14, 126</column>
<column name="ap_phi_precharge_reg_pp0_iter27_p_1_reg_132">14, 2, 14, 28</column>
<column name="p_1_phi_fu_135_p4">14, 2, 14, 28</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_phi_precharge_reg_pp0_iter17_absSinhEta_V_reg_97">14, 0, 14, 0</column>
<column name="ap_phi_precharge_reg_pp0_iter18_absSinhEta_V_reg_97">14, 0, 14, 0</column>
<column name="ap_phi_precharge_reg_pp0_iter19_absSinhEta_V_reg_97">14, 0, 14, 0</column>
<column name="ap_phi_precharge_reg_pp0_iter27_p_1_reg_132">14, 0, 14, 0</column>
<column name="ap_pipeline_reg_pp0_iter17_isneg_1_reg_594">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter17_tmp_13_reg_610">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter17_tmp_16_reg_622">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter17_tmp_9_reg_606">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter18_tmp_12_reg_682">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter18_tmp_1_reg_666">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter18_tmp_8_reg_670">1, 0, 1, 0</column>
<column name="ap_reg_grp_arcsinh_fu_142_ap_start">1, 0, 1, 0</column>
<column name="inhwEta_V_reg_718">12, 0, 12, 0</column>
<column name="isneg_1_reg_594">1, 0, 1, 0</column>
<column name="isneg_reg_654">1, 0, 1, 0</column>
<column name="man_V_2_reg_659">54, 0, 54, 0</column>
<column name="man_V_5_reg_599">54, 0, 54, 0</column>
<column name="r_V_reg_569">14, 0, 14, 0</column>
<column name="ret_V_cast_reg_723">14, 0, 14, 0</column>
<column name="sh_amt_1_reg_614">12, 0, 12, 0</column>
<column name="sh_amt_reg_674">12, 0, 12, 0</column>
<column name="tmp_12_reg_682">1, 0, 1, 0</column>
<column name="tmp_13_reg_610">1, 0, 1, 0</column>
<column name="tmp_16_reg_622">1, 0, 1, 0</column>
<column name="tmp_19_reg_699">1, 0, 1, 0</column>
<column name="tmp_1_reg_666">1, 0, 1, 0</column>
<column name="tmp_22_reg_640">1, 0, 1, 0</column>
<column name="tmp_24_reg_631">1, 0, 1, 0</column>
<column name="tmp_2_reg_579">64, 0, 64, 0</column>
<column name="tmp_30_reg_635">14, 0, 14, 0</column>
<column name="tmp_34_reg_649">14, 0, 14, 0</column>
<column name="tmp_38_reg_708">14, 0, 14, 0</column>
<column name="tmp_39_reg_644">14, 0, 14, 0</column>
<column name="tmp_3_reg_584">64, 0, 64, 0</column>
<column name="tmp_41_reg_730">1, 0, 1, 0</column>
<column name="tmp_42_reg_734">1, 0, 1, 0</column>
<column name="tmp_8_reg_670">1, 0, 1, 0</column>
<column name="tmp_9_reg_606">1, 0, 1, 0</column>
<column name="tmp_reg_559">1, 0, 1, 0</column>
<column name="v_assign_1_reg_589">64, 0, 64, 0</column>
<column name="v_assign_reg_626">64, 0, 64, 0</column>
<column name="tmp_reg_559">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, calc_eta_hw, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, calc_eta_hw, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, calc_eta_hw, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, calc_eta_hw, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, calc_eta_hw, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, calc_eta_hw, return value</column>
<column name="hwSinhEta_V">in, 14, ap_none, hwSinhEta_V, scalar</column>
<column name="outEta_V">out, 14, ap_vld, outEta_V, pointer</column>
<column name="outEta_V_ap_vld">out, 1, ap_vld, outEta_V, pointer</column>
</table>
</item>
</section>
</profile>
