<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: AxiStreamDmaFifo.rtl Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classAxiStreamDmaFifo_1_1rtl.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Functions">Functions</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Signals">Signals</a>  </div>
  <div class="headertitle"><div class="title">AxiStreamDmaFifo.rtl Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="classAxiStreamDmaFifo_1_1rtl.html">AxiStreamDmaFifo::rtl</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Functions" name="Functions"></a>
Functions</h2></td></tr>
 <tr class="memitem:ab925c24a1cd1e237c43f6e1c4c776126" id="r_ab925c24a1cd1e237c43f6e1c4c776126"><td class="memItemLeft" align="right" valign="top"><a id="ab925c24a1cd1e237c43f6e1c4c776126" name="ab925c24a1cd1e237c43f6e1c4c776126"></a>
<b><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#ab925c24a1cd1e237c43f6e1c4c776126">localToSlv</a><b> ( </b><b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">AxiReadDmaReqType</span></b><b> )</b></td></tr>
<tr class="memitem:a7fd5ef7364d9f608d2dd362c273d20ec" id="r_a7fd5ef7364d9f608d2dd362c273d20ec"><td class="memItemLeft" align="right" valign="top"><a id="a7fd5ef7364d9f608d2dd362c273d20ec" name="a7fd5ef7364d9f608d2dd362c273d20ec"></a>
<b><b><span class="vhdlchar">AxiReadDmaReqType</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a7fd5ef7364d9f608d2dd362c273d20ec">localToAxiReadDmaReq</a><b> ( </b><b><span class="vhdlchar">din: </span><span class="stringliteral">in </span><span class="vhdlchar">slv</span></b><b> , <span class="vhdlchar">valid: </span><span class="stringliteral">in </span><span class="vhdlchar">sl</span></b><b> )</b></td></tr>
<tr class="memitem:ab925c24a1cd1e237c43f6e1c4c776126" id="r_ab925c24a1cd1e237c43f6e1c4c776126"><td class="memItemLeft" align="right" valign="top"><a id="ab925c24a1cd1e237c43f6e1c4c776126" name="ab925c24a1cd1e237c43f6e1c4c776126"></a>
<b><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#ab925c24a1cd1e237c43f6e1c4c776126">localToSlv</a><b> ( </b><b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">AxiReadDmaReqType</span></b><b> )</b></td></tr>
<tr class="memitem:a7fd5ef7364d9f608d2dd362c273d20ec" id="r_a7fd5ef7364d9f608d2dd362c273d20ec"><td class="memItemLeft" align="right" valign="top"><a id="a7fd5ef7364d9f608d2dd362c273d20ec" name="a7fd5ef7364d9f608d2dd362c273d20ec"></a>
<b><b><span class="vhdlchar">AxiReadDmaReqType</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a7fd5ef7364d9f608d2dd362c273d20ec">localToAxiReadDmaReq</a><b> ( </b><b><span class="vhdlchar">din: </span><span class="stringliteral">in </span><span class="vhdlchar">slv</span></b><b> , <span class="vhdlchar">valid: </span><span class="stringliteral">in </span><span class="vhdlchar">sl</span></b><b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a2f7929a66f636cad619116dd945dbbd9" id="r_a2f7929a66f636cad619116dd945dbbd9"><td class="memItemLeft" align="right" valign="top"><a id="a2f7929a66f636cad619116dd945dbbd9" name="a2f7929a66f636cad619116dd945dbbd9"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a2f7929a66f636cad619116dd945dbbd9">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilReadMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilWriteMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rdAck</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rdQueueData</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rdQueueValid</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">wrAck</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">wrQueueAfull</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a5e4948776eaa6ed7ab637ef213d19dd8" id="r_a5e4948776eaa6ed7ab637ef213d19dd8"><td class="memItemLeft" align="right" valign="top"><a id="a5e4948776eaa6ed7ab637ef213d19dd8" name="a5e4948776eaa6ed7ab637ef213d19dd8"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a5e4948776eaa6ed7ab637ef213d19dd8">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a2f7929a66f636cad619116dd945dbbd9" id="r_a2f7929a66f636cad619116dd945dbbd9"><td class="memItemLeft" align="right" valign="top"><a id="a2f7929a66f636cad619116dd945dbbd9" name="a2f7929a66f636cad619116dd945dbbd9"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a2f7929a66f636cad619116dd945dbbd9">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilReadMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilWriteMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rdAck</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rdQueueData</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rdQueueValid</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">wrAck</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">wrQueueAfull</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a5e4948776eaa6ed7ab637ef213d19dd8" id="r_a5e4948776eaa6ed7ab637ef213d19dd8"><td class="memItemLeft" align="right" valign="top"><a id="a5e4948776eaa6ed7ab637ef213d19dd8" name="a5e4948776eaa6ed7ab637ef213d19dd8"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a5e4948776eaa6ed7ab637ef213d19dd8">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Constants" name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:ae4749832e91d348bdf73317da3263f37" id="r_ae4749832e91d348bdf73317da3263f37"><td class="memItemLeft" align="right" valign="top"><a id="ae4749832e91d348bdf73317da3263f37" name="ae4749832e91d348bdf73317da3263f37"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#ae4749832e91d348bdf73317da3263f37">BYP_SHIFT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a425f6f8274df4f4f1d5a73219205d3d5" id="r_a425f6f8274df4f4f1d5a73219205d3d5"><td class="memItemLeft" align="right" valign="top"><a id="a425f6f8274df4f4f1d5a73219205d3d5" name="a425f6f8274df4f4f1d5a73219205d3d5"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a425f6f8274df4f4f1d5a73219205d3d5">BIT_DIFF_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">positive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_BUFFER_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">MAX_FRAME_WIDTH_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af43133abad3ceff4f772c1b406fd390f" id="r_af43133abad3ceff4f772c1b406fd390f"><td class="memItemLeft" align="right" valign="top"><a id="af43133abad3ceff4f772c1b406fd390f" name="af43133abad3ceff4f772c1b406fd390f"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#af43133abad3ceff4f772c1b406fd390f">ADDR_WIDTH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">positive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ite</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BIT_DIFF_C</span><span class="vhdlchar">&lt;</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BIT_DIFF_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a55798d8de671257a01b0d86318125497" id="r_a55798d8de671257a01b0d86318125497"><td class="memItemLeft" align="right" valign="top"><a id="a55798d8de671257a01b0d86318125497" name="a55798d8de671257a01b0d86318125497"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a55798d8de671257a01b0d86318125497">CASCADE_SIZE_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">positive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ite</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BIT_DIFF_C</span><span class="vhdlchar">&lt;</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BIT_DIFF_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af6c53a6ab8a2ace3369ba4dd695a0ada" id="r_af6c53a6ab8a2ace3369ba4dd695a0ada"><td class="memItemLeft" align="right" valign="top"><a id="af6c53a6ab8a2ace3369ba4dd695a0ada" name="af6c53a6ab8a2ace3369ba4dd695a0ada"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#af6c53a6ab8a2ace3369ba4dd695a0ada">LOCAL_AXI_READ_DMA_READ_REQ_SIZE_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">MAX_FRAME_WIDTH_G</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIS_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TUSER_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIS_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TDEST_BITS_C</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIS_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TID_BITS_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a336fe9bb5720356b2104524a385309e7" id="r_a336fe9bb5720356b2104524a385309e7"><td class="memItemLeft" align="right" valign="top"><a id="a336fe9bb5720356b2104524a385309e7" name="a336fe9bb5720356b2104524a385309e7"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a336fe9bb5720356b2104524a385309e7">REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">rstCnt</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">insertSof</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">SOF_INSERT_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">online</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">START_AFTER_RST_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dropOnErr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DROP_ERR_FRAME_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_BASE_ADDR_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">maxSize</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">toSlv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">MAX_FRAME_WIDTH_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">swCache</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_CACHE_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">errorCnt</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">rdQueueReady</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">wrQueueValid</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">wrQueueData</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">wrIndex</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">rdIndex</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">frameCnt</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">frameCntMax</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">wrReq</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_WRITE_DMA_REQ_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">rdReq</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_READ_DMA_REQ_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axilReadSlave</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_READ_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axilWriteSlave</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_WRITE_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a002ccf41e57c40fb0b07dcc8b2ce85a9" id="r_a002ccf41e57c40fb0b07dcc8b2ce85a9"><td class="memItemLeft" align="right" valign="top"><a id="a002ccf41e57c40fb0b07dcc8b2ce85a9" name="a002ccf41e57c40fb0b07dcc8b2ce85a9"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a002ccf41e57c40fb0b07dcc8b2ce85a9">r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">REG_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ade4de2a008a5f96235206eb18081481c" id="r_ade4de2a008a5f96235206eb18081481c"><td class="memItemLeft" align="right" valign="top"><a id="ade4de2a008a5f96235206eb18081481c" name="ade4de2a008a5f96235206eb18081481c"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#ade4de2a008a5f96235206eb18081481c">rin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae7c88f15509155d462e42a8f7f5a7601" id="r_ae7c88f15509155d462e42a8f7f5a7601"><td class="memItemLeft" align="right" valign="top"><a id="ae7c88f15509155d462e42a8f7f5a7601" name="ae7c88f15509155d462e42a8f7f5a7601"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#ae7c88f15509155d462e42a8f7f5a7601">wrAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiWriteDmaAckType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a870057248bcb16d7487c1ced507fdd1a" id="r_a870057248bcb16d7487c1ced507fdd1a"><td class="memItemLeft" align="right" valign="top"><a id="a870057248bcb16d7487c1ced507fdd1a" name="a870057248bcb16d7487c1ced507fdd1a"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a870057248bcb16d7487c1ced507fdd1a">rdAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiReadDmaAckType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a30fb14a4c39ae47ceec2f54f5dfa5979" id="r_a30fb14a4c39ae47ceec2f54f5dfa5979"><td class="memItemLeft" align="right" valign="top"><a id="a30fb14a4c39ae47ceec2f54f5dfa5979" name="a30fb14a4c39ae47ceec2f54f5dfa5979"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a30fb14a4c39ae47ceec2f54f5dfa5979">wrQueueAfull</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4e42afa7dcf649ac35f82eb6fbc1b20d" id="r_a4e42afa7dcf649ac35f82eb6fbc1b20d"><td class="memItemLeft" align="right" valign="top"><a id="a4e42afa7dcf649ac35f82eb6fbc1b20d" name="a4e42afa7dcf649ac35f82eb6fbc1b20d"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a4e42afa7dcf649ac35f82eb6fbc1b20d">rdQueueRst</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a481a4bbd3cc5a4ed5e2c402c3cdc972a" id="r_a481a4bbd3cc5a4ed5e2c402c3cdc972a"><td class="memItemLeft" align="right" valign="top"><a id="a481a4bbd3cc5a4ed5e2c402c3cdc972a" name="a481a4bbd3cc5a4ed5e2c402c3cdc972a"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a481a4bbd3cc5a4ed5e2c402c3cdc972a">rdQueueReset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a92dced3f2002ffce3d964698172456a2" id="r_a92dced3f2002ffce3d964698172456a2"><td class="memItemLeft" align="right" valign="top"><a id="a92dced3f2002ffce3d964698172456a2" name="a92dced3f2002ffce3d964698172456a2"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a92dced3f2002ffce3d964698172456a2">rdQueueValid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab4496d99d5aa6c30309fa9b0cce10431" id="r_ab4496d99d5aa6c30309fa9b0cce10431"><td class="memItemLeft" align="right" valign="top"><a id="ab4496d99d5aa6c30309fa9b0cce10431" name="ab4496d99d5aa6c30309fa9b0cce10431"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#ab4496d99d5aa6c30309fa9b0cce10431">rdQueueReady</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8c9843867ab259cdf5a8d35b59eef184" id="r_a8c9843867ab259cdf5a8d35b59eef184"><td class="memItemLeft" align="right" valign="top"><a id="a8c9843867ab259cdf5a8d35b59eef184" name="a8c9843867ab259cdf5a8d35b59eef184"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a8c9843867ab259cdf5a8d35b59eef184">rdQueueData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">LOCAL_AXI_READ_DMA_READ_REQ_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Records" name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a35f0a6888bd1c2e56754f97c77a534b9" id="r_a35f0a6888bd1c2e56754f97c77a534b9"><td class="memItemLeft" align="right" valign="top"><a id="a35f0a6888bd1c2e56754f97c77a534b9" name="a35f0a6888bd1c2e56754f97c77a534b9"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a><b>&#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:add1e1c3a5345a54c3034b9277bee8e73" id="r_add1e1c3a5345a54c3034b9277bee8e73"><td class="memItemLeft" align="right" valign="top"><a id="add1e1c3a5345a54c3034b9277bee8e73" name="add1e1c3a5345a54c3034b9277bee8e73"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#add1e1c3a5345a54c3034b9277bee8e73">u_ibdma</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamDmaWrite</b>  <em><a class="el" href="classAxiStreamDmaWrite.html">&lt;Entity AxiStreamDmaWrite&gt;</a></em></td></tr>
<tr class="memitem:a364f91797966dfb9e942d48f484468de" id="r_a364f91797966dfb9e942d48f484468de"><td class="memItemLeft" align="right" valign="top"><a id="a364f91797966dfb9e942d48f484468de" name="a364f91797966dfb9e942d48f484468de"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a364f91797966dfb9e942d48f484468de">u_obdma</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamDmaRead</b>  <em><a class="el" href="classAxiStreamDmaRead.html">&lt;Entity AxiStreamDmaRead&gt;</a></em></td></tr>
<tr class="memitem:a992860041c66d77c2cf044e8bc45f541" id="r_a992860041c66d77c2cf044e8bc45f541"><td class="memItemLeft" align="right" valign="top"><a id="a992860041c66d77c2cf044e8bc45f541" name="a992860041c66d77c2cf044e8bc45f541"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a992860041c66d77c2cf044e8bc45f541">u_readqueue</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>FifoCascade</b>  <em><a class="el" href="classFifoCascade.html">&lt;Entity FifoCascade&gt;</a></em></td></tr>
<tr class="memitem:a3aa0bcd24bc2955db1735e44d4b117f5" id="r_a3aa0bcd24bc2955db1735e44d4b117f5"><td class="memItemLeft" align="right" valign="top"><a id="a3aa0bcd24bc2955db1735e44d4b117f5" name="a3aa0bcd24bc2955db1735e44d4b117f5"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a3aa0bcd24bc2955db1735e44d4b117f5">u_rdqueuereset</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RstPipeline</b>  <em><a class="el" href="classRstPipeline.html">&lt;Entity RstPipeline&gt;</a></em></td></tr>
<tr class="memitem:add1e1c3a5345a54c3034b9277bee8e73" id="r_add1e1c3a5345a54c3034b9277bee8e73"><td class="memItemLeft" align="right" valign="top"><a id="add1e1c3a5345a54c3034b9277bee8e73" name="add1e1c3a5345a54c3034b9277bee8e73"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#add1e1c3a5345a54c3034b9277bee8e73">u_ibdma</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamDmaWrite</b>  <em><a class="el" href="classAxiStreamDmaWrite.html">&lt;Entity AxiStreamDmaWrite&gt;</a></em></td></tr>
<tr class="memitem:a364f91797966dfb9e942d48f484468de" id="r_a364f91797966dfb9e942d48f484468de"><td class="memItemLeft" align="right" valign="top"><a id="a364f91797966dfb9e942d48f484468de" name="a364f91797966dfb9e942d48f484468de"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a364f91797966dfb9e942d48f484468de">u_obdma</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamDmaRead</b>  <em><a class="el" href="classAxiStreamDmaRead.html">&lt;Entity AxiStreamDmaRead&gt;</a></em></td></tr>
<tr class="memitem:a992860041c66d77c2cf044e8bc45f541" id="r_a992860041c66d77c2cf044e8bc45f541"><td class="memItemLeft" align="right" valign="top"><a id="a992860041c66d77c2cf044e8bc45f541" name="a992860041c66d77c2cf044e8bc45f541"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a992860041c66d77c2cf044e8bc45f541">u_readqueue</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>FifoCascade</b>  <em><a class="el" href="classFifoCascade.html">&lt;Entity FifoCascade&gt;</a></em></td></tr>
<tr class="memitem:a3aa0bcd24bc2955db1735e44d4b117f5" id="r_a3aa0bcd24bc2955db1735e44d4b117f5"><td class="memItemLeft" align="right" valign="top"><a id="a3aa0bcd24bc2955db1735e44d4b117f5" name="a3aa0bcd24bc2955db1735e44d4b117f5"></a>
<a class="el" href="classAxiStreamDmaFifo_1_1rtl.html#a3aa0bcd24bc2955db1735e44d4b117f5">u_rdqueuereset</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RstPipeline</b>  <em><a class="el" href="classRstPipeline.html">&lt;Entity RstPipeline&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this design unit was generated from the following files:<ul>
<li>axi/dma/rtl/v1/<b>AxiStreamDmaFifo.vhd</b></li>
<li>build/SRC_VHDL/surf/<b>AxiStreamDmaFifo.vhd</b></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAxiStreamDmaFifo.html">AxiStreamDmaFifo</a></li><li class="navelem"><a class="el" href="classAxiStreamDmaFifo_1_1rtl.html">rtl</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
