Timing Analyzer report for swdbnc
Tue Oct 03 12:08:52 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK_50M'
 14. Slow 1200mV 85C Model Hold: 'CLK_50M'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'CLK_50M'
 23. Slow 1200mV 0C Model Hold: 'CLK_50M'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'CLK_50M'
 31. Fast 1200mV 0C Model Hold: 'CLK_50M'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; swdbnc                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.6%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; swdbnc.sdc    ; OK     ; Tue Oct 03 12:08:51 2023 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; CLK_50M    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50M } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 211.91 MHz ; 211.91 MHz      ; CLK_50M    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; CLK_50M ; -3.719 ; -123.176         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; CLK_50M ; 0.385 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; CLK_50M ; -3.000 ; -69.820                        ;
+---------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_50M'                                                                                     ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -3.719 ; \timer1:count1[1]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 5.052      ;
; -3.659 ; \timer2_p:count2[3]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.995      ;
; -3.650 ; \timer2_p:count2[1]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.986      ;
; -3.634 ; \timer1:count1[0]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.967      ;
; -3.588 ; \timer1:count1[3]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.921      ;
; -3.563 ; \timer2_p:count2[3]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.899      ;
; -3.559 ; \timer2_p:count2[0]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.895      ;
; -3.554 ; \timer2_p:count2[1]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.890      ;
; -3.497 ; \timer1:count1[2]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.830      ;
; -3.463 ; \timer2_p:count2[0]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.799      ;
; -3.456 ; \timer1:count1[5]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.789      ;
; -3.429 ; \timer2_p:count2[2]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.765      ;
; -3.384 ; \timer2_p:count2[5]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.720      ;
; -3.367 ; \timer1:count1[4]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.700      ;
; -3.333 ; \timer2_p:count2[2]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.669      ;
; -3.323 ; \timer1:count1[7]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.656      ;
; -3.297 ; \timer2_p:count2[4]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.633      ;
; -3.293 ; \timer2_p:count2[10] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.629      ;
; -3.288 ; \timer2_p:count2[5]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.624      ;
; -3.255 ; \timer2_p:count2[7]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.591      ;
; -3.238 ; \timer1:count1[6]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.571      ;
; -3.201 ; \timer2_p:count2[4]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.537      ;
; -3.197 ; \timer2_p:count2[10] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.533      ;
; -3.191 ; \timer1:count1[9]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.524      ;
; -3.177 ; \timer2_p:count2[8]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.513      ;
; -3.169 ; \timer2_p:count2[6]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.505      ;
; -3.159 ; \timer2_p:count2[7]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.495      ;
; -3.126 ; \timer2_p:count2[9]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.462      ;
; -3.118 ; \timer2_p:count2[11] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.352      ; 4.468      ;
; -3.105 ; \timer1:count1[8]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.438      ;
; -3.081 ; \timer2_p:count2[8]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.417      ;
; -3.073 ; \timer2_p:count2[6]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.409      ;
; -3.071 ; \timer1:count1[11]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.325      ; 4.394      ;
; -3.030 ; \timer2_p:count2[9]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.338      ; 4.366      ;
; -3.022 ; \timer2_p:count2[11] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.352      ; 4.372      ;
; -2.991 ; \timer1:count1[15]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.323      ; 4.312      ;
; -2.973 ; \timer1:count1[10]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.335      ; 4.306      ;
; -2.963 ; \timer1:count1[16]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.107     ; 3.854      ;
; -2.943 ; \timer1:count1[18]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.107     ; 3.834      ;
; -2.937 ; \timer1:count1[13]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.325      ; 4.260      ;
; -2.919 ; \timer1:count1[17]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.107     ; 3.810      ;
; -2.897 ; \timer1:count1[14]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.323      ; 4.218      ;
; -2.877 ; \timer2_p:count2[3]  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.080     ; 3.795      ;
; -2.868 ; \timer2_p:count2[1]  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.080     ; 3.786      ;
; -2.852 ; \timer2_p:count2[15] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.350      ; 4.200      ;
; -2.851 ; \timer1:count1[12]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.325      ; 4.174      ;
; -2.849 ; \timer1:count1[1]    ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.345      ; 4.192      ;
; -2.847 ; \timer2_p:count2[13] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.352      ; 4.197      ;
; -2.791 ; \timer2_p:count2[0]  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.093     ; 3.696      ;
; -2.777 ; \timer2_p:count2[0]  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.080     ; 3.695      ;
; -2.764 ; \timer1:count1[0]    ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.345      ; 4.107      ;
; -2.763 ; \timer2_p:count2[12] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.352      ; 4.113      ;
; -2.758 ; \timer2_p:count2[3]  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.093     ; 3.663      ;
; -2.757 ; \timer2_p:count2[3]  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.080     ; 3.675      ;
; -2.751 ; \timer2_p:count2[13] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.352      ; 4.101      ;
; -2.749 ; \timer2_p:count2[17] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.350      ; 4.097      ;
; -2.749 ; \timer2_p:count2[1]  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.093     ; 3.654      ;
; -2.748 ; \timer2_p:count2[1]  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.080     ; 3.666      ;
; -2.718 ; \timer1:count1[3]    ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.345      ; 4.061      ;
; -2.708 ; \timer2_p:count2[0]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.091     ; 3.615      ;
; -2.705 ; \timer1:count1[1]    ; \timer1:count1[8]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.079     ; 3.624      ;
; -2.693 ; \timer2_p:count2[3]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.091     ; 3.600      ;
; -2.689 ; \timer1:count1[1]    ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.345      ; 4.032      ;
; -2.686 ; \timer2_p:count2[0]  ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.091     ; 3.593      ;
; -2.684 ; \timer2_p:count2[1]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.091     ; 3.591      ;
; -2.667 ; \timer2_p:count2[12] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.352      ; 4.017      ;
; -2.660 ; \timer2_p:count2[2]  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.093     ; 3.565      ;
; -2.657 ; \timer2_p:count2[0]  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.080     ; 3.575      ;
; -2.647 ; \timer2_p:count2[2]  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.080     ; 3.565      ;
; -2.638 ; \timer2_p:count2[16] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.350      ; 3.986      ;
; -2.629 ; \timer2_p:count2[14] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.352      ; 3.979      ;
; -2.627 ; \timer2_p:count2[1]  ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.080     ; 3.545      ;
; -2.627 ; \timer1:count1[2]    ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.345      ; 3.970      ;
; -2.620 ; \timer1:count1[0]    ; \timer1:count1[8]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.079     ; 3.539      ;
; -2.617 ; \timer2_p:count2[3]  ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.091     ; 3.524      ;
; -2.608 ; \timer2_p:count2[1]  ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.091     ; 3.515      ;
; -2.606 ; \timer2_p:count2[3]  ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.091     ; 3.513      ;
; -2.604 ; \timer1:count1[0]    ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.345      ; 3.947      ;
; -2.602 ; \timer2_p:count2[5]  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.080     ; 3.520      ;
; -2.597 ; \timer2_p:count2[1]  ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.091     ; 3.504      ;
; -2.590 ; \timer2_p:count2[3]  ; \timer2_p:count2[20] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.091     ; 3.497      ;
; -2.588 ; \timer1:count1[1]    ; \timer1:count1[10]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.079     ; 3.507      ;
; -2.586 ; \timer1:count1[5]    ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.345      ; 3.929      ;
; -2.581 ; \timer2_p:count2[1]  ; \timer2_p:count2[20] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.091     ; 3.488      ;
; -2.578 ; \timer1:count1[0]    ; \timer1:count1[17]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.345      ; 3.921      ;
; -2.577 ; \timer1:count1[0]    ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.067     ; 3.508      ;
; -2.577 ; \timer2_p:count2[2]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.091     ; 3.484      ;
; -2.575 ; RST                  ; \timer2_p:count2[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.531     ; 3.042      ;
; -2.575 ; RST                  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.544     ; 3.029      ;
; -2.575 ; RST                  ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.544     ; 3.029      ;
; -2.575 ; RST                  ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.544     ; 3.029      ;
; -2.575 ; RST                  ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.544     ; 3.029      ;
; -2.575 ; RST                  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.531     ; 3.042      ;
; -2.575 ; RST                  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.531     ; 3.042      ;
; -2.575 ; RST                  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.531     ; 3.042      ;
; -2.575 ; RST                  ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.531     ; 3.042      ;
; -2.575 ; RST                  ; \timer2_p:count2[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.531     ; 3.042      ;
; -2.575 ; RST                  ; \timer2_p:count2[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.531     ; 3.042      ;
; -2.575 ; RST                  ; \timer2_p:count2[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.531     ; 3.042      ;
; -2.575 ; RST                  ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.531     ; 3.042      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_50M'                                                                                     ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; ENAB1                ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; led_flag_off         ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; ENAB2                ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.097      ; 0.669      ;
; 0.408 ; rst_state            ; rst_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 0.674      ;
; 0.517 ; RST                  ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.098      ; 0.801      ;
; 0.695 ; prev_state           ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.098      ; 0.979      ;
; 0.812 ; rst_state            ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.513      ; 1.511      ;
; 0.891 ; rst_state            ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.078      ; 1.155      ;
; 0.892 ; rst_state            ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.078      ; 1.156      ;
; 0.930 ; rst_state            ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.529      ; 1.645      ;
; 0.980 ; RST                  ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.363     ; 0.803      ;
; 0.981 ; RST                  ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.363     ; 0.804      ;
; 0.993 ; \timer2_p:count2[14] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.258      ;
; 0.994 ; \timer2_p:count2[9]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.260      ;
; 0.995 ; \timer2_p:count2[12] ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.260      ;
; 0.999 ; \timer1:count1[12]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.264      ;
; 1.004 ; \timer2_p:count2[1]  ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.270      ;
; 1.005 ; \timer1:count1[1]    ; \timer1:count1[1]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.270      ;
; 1.010 ; \timer1:count1[4]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.275      ;
; 1.064 ; rst_state            ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.513      ; 1.763      ;
; 1.101 ; LED_FLAG             ; rst_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.336     ; 0.951      ;
; 1.115 ; led_state            ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.098      ; 1.399      ;
; 1.126 ; rst_state            ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.064      ; 1.376      ;
; 1.126 ; rst_state            ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.064      ; 1.376      ;
; 1.129 ; \timer1:count1[21]   ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.394      ;
; 1.133 ; \timer1:count1[2]    ; \timer1:count1[2]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.398      ;
; 1.168 ; \timer2_p:count2[13] ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.433      ;
; 1.194 ; rst_state            ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.066      ; 1.446      ;
; 1.222 ; RST                  ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.363     ; 1.045      ;
; 1.223 ; RST                  ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.363     ; 1.046      ;
; 1.233 ; RST                  ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.363     ; 1.056      ;
; 1.236 ; rst_state            ; \timer1:count1[13]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.066      ; 1.488      ;
; 1.236 ; rst_state            ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.066      ; 1.488      ;
; 1.238 ; rst_state            ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.064      ; 1.488      ;
; 1.241 ; \timer2_p:count2[21] ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.506      ;
; 1.277 ; rst_state            ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.488      ; 1.951      ;
; 1.285 ; rst_state            ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.066      ; 1.537      ;
; 1.285 ; rst_state            ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.066      ; 1.537      ;
; 1.285 ; rst_state            ; \timer2_p:count2[17] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.066      ; 1.537      ;
; 1.285 ; rst_state            ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.066      ; 1.537      ;
; 1.285 ; rst_state            ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.066      ; 1.537      ;
; 1.289 ; rst_state            ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.078      ; 1.553      ;
; 1.290 ; \timer1:count1[13]   ; \timer1:count1[13]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.555      ;
; 1.311 ; \timer2_p:count2[13] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.576      ;
; 1.311 ; \timer1:count1[11]   ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.576      ;
; 1.313 ; \timer1:count1[11]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.578      ;
; 1.314 ; \timer1:count1[10]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.089      ; 1.589      ;
; 1.315 ; \timer1:count1[20]   ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.580      ;
; 1.324 ; \timer1:count1[3]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.589      ;
; 1.324 ; \timer1:count1[0]    ; \timer1:count1[1]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.589      ;
; 1.326 ; \timer2_p:count2[0]  ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.592      ;
; 1.326 ; \timer2_p:count2[12] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.591      ;
; 1.341 ; \timer1:count1[2]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.606      ;
; 1.350 ; rst_state            ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.068      ; 1.604      ;
; 1.351 ; rst_state            ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.068      ; 1.605      ;
; 1.353 ; rst_state            ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.068      ; 1.607      ;
; 1.356 ; RST                  ; \timer1:count1[13]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.365     ; 1.177      ;
; 1.356 ; RST                  ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.365     ; 1.177      ;
; 1.362 ; \timer1:count1[15]   ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.627      ;
; 1.363 ; rst_state            ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.078      ; 1.627      ;
; 1.367 ; rst_state            ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.529      ; 2.082      ;
; 1.369 ; RST                  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.082      ; 1.637      ;
; 1.385 ; \timer2_p:count2[20] ; \timer2_p:count2[20] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.650      ;
; 1.426 ; \timer1:count1[9]    ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.089      ; 1.701      ;
; 1.429 ; \timer2_p:count2[7]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.695      ;
; 1.431 ; \timer2_p:count2[21] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.526      ; 2.143      ;
; 1.441 ; \timer1:count1[8]    ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.089      ; 1.716      ;
; 1.443 ; \timer2_p:count2[16] ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.708      ;
; 1.443 ; \timer2_p:count2[6]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.709      ;
; 1.445 ; rst_state            ; \timer2_p:count2[0]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.078      ; 1.709      ;
; 1.447 ; \timer1:count1[1]    ; \timer1:count1[2]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.712      ;
; 1.449 ; \timer1:count1[1]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.714      ;
; 1.451 ; \timer2_p:count2[9]  ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.066      ; 1.703      ;
; 1.462 ; \timer1:count1[0]    ; \timer1:count1[2]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.727      ;
; 1.464 ; \timer1:count1[0]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.729      ;
; 1.468 ; \timer2_p:count2[11] ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.733      ;
; 1.470 ; \timer2_p:count2[12] ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.735      ;
; 1.473 ; RST                  ; \timer1:count1[17]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.067      ; 1.726      ;
; 1.482 ; \timer2_p:count2[8]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.748      ;
; 1.483 ; RST                  ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.067      ; 1.736      ;
; 1.488 ; \timer2_p:count2[15] ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.753      ;
; 1.498 ; \timer1:count1[14]   ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.763      ;
; 1.504 ; rst_state            ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.078      ; 1.768      ;
; 1.508 ; RST                  ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.067      ; 1.761      ;
; 1.510 ; rst_state            ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.068      ; 1.764      ;
; 1.510 ; rst_state            ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.068      ; 1.764      ;
; 1.516 ; ENAB1                ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.057      ; 1.759      ;
; 1.525 ; \timer2_p:count2[17] ; \timer2_p:count2[17] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.790      ;
; 1.528 ; \timer2_p:count2[18] ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.793      ;
; 1.531 ; rst_state            ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.066      ; 1.783      ;
; 1.531 ; rst_state            ; \timer2_p:count2[20] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.066      ; 1.783      ;
; 1.534 ; \timer1:count1[19]   ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.799      ;
; 1.534 ; \timer2_p:count2[19] ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.079      ; 1.799      ;
; 1.552 ; \timer1:count1[7]    ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.089      ; 1.827      ;
; 1.554 ; \timer2_p:count2[5]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.820      ;
; 1.566 ; \timer1:count1[13]   ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.081      ; 1.833      ;
; 1.567 ; \timer1:count1[6]    ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.089      ; 1.842      ;
; 1.570 ; led_flag_off         ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.097      ; 1.853      ;
; 1.573 ; \timer2_p:count2[4]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.839      ;
; 1.575 ; \timer2_p:count2[7]  ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.066      ; 1.827      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 233.26 MHz ; 233.26 MHz      ; CLK_50M    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; CLK_50M ; -3.287 ; -108.254        ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; CLK_50M ; 0.338 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; CLK_50M ; -3.000 ; -69.820                       ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_50M'                                                                                      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -3.287 ; \timer1:count1[1]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.311      ; 4.597      ;
; -3.213 ; \timer1:count1[0]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.311      ; 4.523      ;
; -3.211 ; \timer2_p:count2[3]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.524      ;
; -3.208 ; \timer2_p:count2[1]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.521      ;
; -3.172 ; \timer1:count1[3]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.311      ; 4.482      ;
; -3.128 ; \timer2_p:count2[0]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.441      ;
; -3.118 ; \timer2_p:count2[3]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.431      ;
; -3.115 ; \timer2_p:count2[1]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.428      ;
; -3.092 ; \timer1:count1[2]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.311      ; 4.402      ;
; -3.055 ; \timer1:count1[5]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.311      ; 4.365      ;
; -3.035 ; \timer2_p:count2[0]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.348      ;
; -3.014 ; \timer2_p:count2[2]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.327      ;
; -2.977 ; \timer1:count1[4]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.311      ; 4.287      ;
; -2.973 ; \timer2_p:count2[5]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.286      ;
; -2.940 ; \timer2_p:count2[10] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.253      ;
; -2.939 ; \timer1:count1[7]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.311      ; 4.249      ;
; -2.921 ; \timer2_p:count2[2]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.234      ;
; -2.898 ; \timer2_p:count2[4]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.211      ;
; -2.880 ; \timer2_p:count2[5]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.193      ;
; -2.865 ; \timer1:count1[6]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.311      ; 4.175      ;
; -2.861 ; \timer2_p:count2[10] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.174      ;
; -2.860 ; \timer2_p:count2[7]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.173      ;
; -2.823 ; \timer1:count1[9]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.311      ; 4.133      ;
; -2.814 ; \timer2_p:count2[8]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.127      ;
; -2.805 ; \timer2_p:count2[4]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.118      ;
; -2.786 ; \timer2_p:count2[6]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.099      ;
; -2.767 ; \timer2_p:count2[7]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.080      ;
; -2.748 ; \timer1:count1[8]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.311      ; 4.058      ;
; -2.747 ; \timer2_p:count2[9]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.060      ;
; -2.736 ; \timer2_p:count2[11] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.327      ; 4.062      ;
; -2.735 ; \timer2_p:count2[8]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.048      ;
; -2.718 ; \timer1:count1[11]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.301      ; 4.018      ;
; -2.693 ; \timer2_p:count2[6]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 4.006      ;
; -2.654 ; \timer2_p:count2[9]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.314      ; 3.967      ;
; -2.643 ; \timer1:count1[15]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.299      ; 3.941      ;
; -2.643 ; \timer2_p:count2[11] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.327      ; 3.969      ;
; -2.635 ; \timer1:count1[16]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.097     ; 3.537      ;
; -2.632 ; \timer1:count1[10]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.311      ; 3.942      ;
; -2.627 ; \timer1:count1[18]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.097     ; 3.529      ;
; -2.600 ; \timer1:count1[13]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.301      ; 3.900      ;
; -2.583 ; \timer1:count1[17]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.097     ; 3.485      ;
; -2.566 ; \timer1:count1[14]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.299      ; 3.864      ;
; -2.529 ; \timer2_p:count2[3]  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.071     ; 3.457      ;
; -2.526 ; \timer1:count1[12]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.301      ; 3.826      ;
; -2.526 ; \timer2_p:count2[1]  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.071     ; 3.454      ;
; -2.504 ; \timer2_p:count2[15] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.325      ; 3.828      ;
; -2.502 ; \timer2_p:count2[13] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.327      ; 3.828      ;
; -2.484 ; \timer1:count1[1]    ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.322      ; 3.805      ;
; -2.455 ; \timer2_p:count2[0]  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.084     ; 3.370      ;
; -2.446 ; \timer2_p:count2[0]  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.071     ; 3.374      ;
; -2.429 ; \timer2_p:count2[12] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.327      ; 3.755      ;
; -2.413 ; \timer2_p:count2[17] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.325      ; 3.737      ;
; -2.410 ; \timer1:count1[0]    ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.322      ; 3.731      ;
; -2.409 ; \timer2_p:count2[13] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.327      ; 3.735      ;
; -2.381 ; \timer2_p:count2[3]  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.071     ; 3.309      ;
; -2.379 ; \timer1:count1[1]    ; \timer1:count1[8]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.070     ; 3.308      ;
; -2.379 ; \timer2_p:count2[3]  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.084     ; 3.294      ;
; -2.378 ; \timer2_p:count2[1]  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.071     ; 3.306      ;
; -2.376 ; \timer2_p:count2[1]  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.084     ; 3.291      ;
; -2.369 ; \timer1:count1[3]    ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.322      ; 3.690      ;
; -2.340 ; \timer2_p:count2[2]  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.084     ; 3.255      ;
; -2.339 ; \timer2_p:count2[0]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.082     ; 3.256      ;
; -2.339 ; \timer2_p:count2[16] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.325      ; 3.663      ;
; -2.336 ; \timer2_p:count2[12] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.327      ; 3.662      ;
; -2.334 ; \timer2_p:count2[0]  ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.082     ; 3.251      ;
; -2.333 ; ENAB2                ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.460     ; 2.872      ;
; -2.333 ; ENAB2                ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.460     ; 2.872      ;
; -2.333 ; ENAB2                ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.460     ; 2.872      ;
; -2.333 ; ENAB2                ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.460     ; 2.872      ;
; -2.332 ; \timer2_p:count2[2]  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.071     ; 3.260      ;
; -2.331 ; RST                  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.500     ; 2.830      ;
; -2.331 ; RST                  ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.500     ; 2.830      ;
; -2.331 ; RST                  ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.500     ; 2.830      ;
; -2.331 ; RST                  ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.500     ; 2.830      ;
; -2.326 ; \timer1:count1[1]    ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.322      ; 3.647      ;
; -2.325 ; ENAB2                ; \timer2_p:count2[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.447     ; 2.877      ;
; -2.325 ; ENAB2                ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.447     ; 2.877      ;
; -2.325 ; ENAB2                ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.447     ; 2.877      ;
; -2.325 ; ENAB2                ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.447     ; 2.877      ;
; -2.325 ; ENAB2                ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.447     ; 2.877      ;
; -2.325 ; ENAB2                ; \timer2_p:count2[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.447     ; 2.877      ;
; -2.325 ; ENAB2                ; \timer2_p:count2[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.447     ; 2.877      ;
; -2.325 ; ENAB2                ; \timer2_p:count2[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.447     ; 2.877      ;
; -2.325 ; ENAB2                ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.447     ; 2.877      ;
; -2.325 ; \timer2_p:count2[1]  ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.071     ; 3.253      ;
; -2.325 ; ENAB2                ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.447     ; 2.877      ;
; -2.325 ; ENAB2                ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.447     ; 2.877      ;
; -2.323 ; RST                  ; \timer2_p:count2[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.487     ; 2.835      ;
; -2.323 ; RST                  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.487     ; 2.835      ;
; -2.323 ; RST                  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.487     ; 2.835      ;
; -2.323 ; RST                  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.487     ; 2.835      ;
; -2.323 ; RST                  ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.487     ; 2.835      ;
; -2.323 ; RST                  ; \timer2_p:count2[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.487     ; 2.835      ;
; -2.323 ; RST                  ; \timer2_p:count2[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.487     ; 2.835      ;
; -2.323 ; RST                  ; \timer2_p:count2[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.487     ; 2.835      ;
; -2.323 ; RST                  ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.487     ; 2.835      ;
; -2.323 ; RST                  ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.487     ; 2.835      ;
; -2.323 ; RST                  ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.487     ; 2.835      ;
; -2.311 ; \timer2_p:count2[14] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.327      ; 3.637      ;
; -2.305 ; \timer1:count1[0]    ; \timer1:count1[8]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.070     ; 3.234      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_50M'                                                                                      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; ENAB1                ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; led_flag_off         ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; ENAB2                ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.086      ; 0.597      ;
; 0.366 ; rst_state            ; rst_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 0.608      ;
; 0.465 ; RST                  ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.088      ; 0.724      ;
; 0.637 ; prev_state           ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.088      ; 0.896      ;
; 0.732 ; rst_state            ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.470      ; 1.373      ;
; 0.824 ; rst_state            ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.069      ; 1.064      ;
; 0.824 ; rst_state            ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.069      ; 1.064      ;
; 0.833 ; rst_state            ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.485      ; 1.489      ;
; 0.892 ; RST                  ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.337     ; 0.726      ;
; 0.894 ; RST                  ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.337     ; 0.728      ;
; 0.912 ; \timer2_p:count2[14] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.154      ;
; 0.913 ; \timer2_p:count2[12] ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.155      ;
; 0.915 ; \timer2_p:count2[9]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.157      ;
; 0.917 ; \timer1:count1[12]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.159      ;
; 0.924 ; \timer1:count1[1]    ; \timer1:count1[1]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.070      ; 1.165      ;
; 0.924 ; \timer2_p:count2[1]  ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.166      ;
; 0.930 ; \timer1:count1[4]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.070      ; 1.171      ;
; 0.953 ; rst_state            ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.470      ; 1.594      ;
; 1.014 ; LED_FLAG             ; rst_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.312     ; 0.873      ;
; 1.021 ; led_state            ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.088      ; 1.280      ;
; 1.028 ; \timer1:count1[21]   ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.270      ;
; 1.039 ; \timer1:count1[2]    ; \timer1:count1[2]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.070      ; 1.280      ;
; 1.039 ; rst_state            ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.056      ; 1.266      ;
; 1.039 ; rst_state            ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.056      ; 1.266      ;
; 1.057 ; \timer2_p:count2[13] ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.299      ;
; 1.105 ; rst_state            ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.058      ; 1.334      ;
; 1.114 ; RST                  ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.337     ; 0.948      ;
; 1.115 ; RST                  ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.337     ; 0.949      ;
; 1.125 ; RST                  ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.337     ; 0.959      ;
; 1.126 ; \timer2_p:count2[21] ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.368      ;
; 1.144 ; rst_state            ; \timer1:count1[13]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.058      ; 1.373      ;
; 1.145 ; rst_state            ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.058      ; 1.374      ;
; 1.145 ; rst_state            ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.445      ; 1.761      ;
; 1.145 ; rst_state            ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.056      ; 1.372      ;
; 1.170 ; rst_state            ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.069      ; 1.410      ;
; 1.189 ; rst_state            ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.058      ; 1.418      ;
; 1.189 ; rst_state            ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.058      ; 1.418      ;
; 1.189 ; rst_state            ; \timer2_p:count2[17] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.058      ; 1.418      ;
; 1.189 ; rst_state            ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.058      ; 1.418      ;
; 1.189 ; rst_state            ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.058      ; 1.418      ;
; 1.191 ; \timer1:count1[13]   ; \timer1:count1[13]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.433      ;
; 1.195 ; \timer1:count1[0]    ; \timer1:count1[1]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.070      ; 1.436      ;
; 1.198 ; \timer2_p:count2[0]  ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.440      ;
; 1.199 ; \timer1:count1[11]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.441      ;
; 1.199 ; \timer1:count1[10]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.450      ;
; 1.201 ; \timer1:count1[20]   ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.443      ;
; 1.202 ; \timer2_p:count2[13] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.444      ;
; 1.207 ; \timer1:count1[11]   ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.449      ;
; 1.212 ; \timer2_p:count2[12] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.454      ;
; 1.214 ; \timer1:count1[3]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.070      ; 1.455      ;
; 1.224 ; \timer1:count1[15]   ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.466      ;
; 1.227 ; \timer1:count1[2]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.070      ; 1.468      ;
; 1.231 ; RST                  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.073      ; 1.475      ;
; 1.238 ; rst_state            ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.060      ; 1.469      ;
; 1.239 ; rst_state            ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.060      ; 1.470      ;
; 1.241 ; rst_state            ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.060      ; 1.472      ;
; 1.244 ; \timer2_p:count2[20] ; \timer2_p:count2[20] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.486      ;
; 1.246 ; rst_state            ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.485      ; 1.902      ;
; 1.248 ; rst_state            ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.069      ; 1.488      ;
; 1.258 ; RST                  ; \timer1:count1[13]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.339     ; 1.090      ;
; 1.258 ; RST                  ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.339     ; 1.090      ;
; 1.283 ; \timer2_p:count2[21] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.483      ; 1.937      ;
; 1.287 ; \timer2_p:count2[7]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.529      ;
; 1.296 ; \timer2_p:count2[6]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.538      ;
; 1.301 ; \timer1:count1[9]    ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.552      ;
; 1.310 ; \timer1:count1[8]    ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.561      ;
; 1.317 ; rst_state            ; \timer2_p:count2[0]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.069      ; 1.557      ;
; 1.320 ; \timer2_p:count2[12] ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.562      ;
; 1.323 ; \timer1:count1[1]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.070      ; 1.564      ;
; 1.324 ; \timer1:count1[1]    ; \timer1:count1[2]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.070      ; 1.565      ;
; 1.325 ; \timer2_p:count2[9]  ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.058      ; 1.554      ;
; 1.333 ; \timer1:count1[0]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.070      ; 1.574      ;
; 1.334 ; \timer1:count1[0]    ; \timer1:count1[2]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.070      ; 1.575      ;
; 1.335 ; \timer2_p:count2[16] ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.577      ;
; 1.336 ; RST                  ; \timer1:count1[17]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.059      ; 1.566      ;
; 1.344 ; \timer2_p:count2[8]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.586      ;
; 1.346 ; RST                  ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.059      ; 1.576      ;
; 1.353 ; \timer2_p:count2[11] ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.595      ;
; 1.357 ; \timer1:count1[14]   ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.599      ;
; 1.366 ; RST                  ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.059      ; 1.596      ;
; 1.366 ; \timer2_p:count2[15] ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.608      ;
; 1.367 ; rst_state            ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.069      ; 1.607      ;
; 1.377 ; ENAB1                ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.048      ; 1.596      ;
; 1.386 ; rst_state            ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.060      ; 1.617      ;
; 1.387 ; \timer2_p:count2[19] ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.629      ;
; 1.387 ; rst_state            ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.060      ; 1.618      ;
; 1.391 ; \timer2_p:count2[18] ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.633      ;
; 1.391 ; \timer2_p:count2[17] ; \timer2_p:count2[17] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.633      ;
; 1.393 ; \timer2_p:count2[5]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.635      ;
; 1.402 ; rst_state            ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.058      ; 1.631      ;
; 1.402 ; rst_state            ; \timer2_p:count2[20] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.058      ; 1.631      ;
; 1.403 ; \timer1:count1[13]   ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.073      ; 1.647      ;
; 1.408 ; \timer1:count1[19]   ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.650      ;
; 1.410 ; \timer1:count1[7]    ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.661      ;
; 1.411 ; \timer2_p:count2[4]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.071      ; 1.653      ;
; 1.415 ; led_flag_off         ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.087      ; 1.673      ;
; 1.420 ; \timer1:count1[6]    ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.080      ; 1.671      ;
; 1.422 ; \timer1:count1[12]   ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.073      ; 1.666      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; CLK_50M ; -1.334 ; -36.078         ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; CLK_50M ; 0.174 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; CLK_50M ; -3.000 ; -58.522                       ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_50M'                                                                                      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -1.334 ; \timer1:count1[1]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.155      ; 2.476      ;
; -1.325 ; \timer2_p:count2[3]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.468      ;
; -1.320 ; \timer2_p:count2[1]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.463      ;
; -1.286 ; \timer1:count1[0]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.155      ; 2.428      ;
; -1.272 ; \timer2_p:count2[3]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.415      ;
; -1.272 ; \timer2_p:count2[0]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.415      ;
; -1.268 ; \timer1:count1[3]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.155      ; 2.410      ;
; -1.267 ; \timer2_p:count2[1]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.410      ;
; -1.220 ; \timer1:count1[2]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.155      ; 2.362      ;
; -1.219 ; \timer2_p:count2[0]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.362      ;
; -1.203 ; \timer2_p:count2[2]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.346      ;
; -1.199 ; \timer1:count1[5]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.155      ; 2.341      ;
; -1.181 ; \timer2_p:count2[5]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.324      ;
; -1.153 ; \timer1:count1[4]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.155      ; 2.295      ;
; -1.150 ; \timer2_p:count2[2]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.293      ;
; -1.135 ; \timer2_p:count2[4]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.278      ;
; -1.130 ; \timer1:count1[7]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.155      ; 2.272      ;
; -1.128 ; \timer2_p:count2[5]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.271      ;
; -1.123 ; \timer2_p:count2[10] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.266      ;
; -1.115 ; \timer2_p:count2[7]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.258      ;
; -1.082 ; \timer2_p:count2[4]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.225      ;
; -1.081 ; \timer1:count1[6]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.155      ; 2.223      ;
; -1.077 ; \timer2_p:count2[8]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.220      ;
; -1.070 ; \timer2_p:count2[10] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.213      ;
; -1.065 ; \timer2_p:count2[6]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.208      ;
; -1.063 ; \timer1:count1[9]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.155      ; 2.205      ;
; -1.062 ; \timer2_p:count2[7]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.205      ;
; -1.050 ; \timer2_p:count2[9]  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.193      ;
; -1.045 ; \timer2_p:count2[11] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.165      ; 2.197      ;
; -1.024 ; \timer2_p:count2[8]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.167      ;
; -1.014 ; \timer1:count1[8]    ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.155      ; 2.156      ;
; -1.012 ; \timer2_p:count2[6]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.155      ;
; -1.001 ; \timer1:count1[11]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.150      ; 2.138      ;
; -0.997 ; \timer2_p:count2[9]  ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.156      ; 2.140      ;
; -0.992 ; \timer2_p:count2[11] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.165      ; 2.144      ;
; -0.964 ; \timer1:count1[15]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.148      ; 2.099      ;
; -0.945 ; \timer1:count1[10]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.155      ; 2.087      ;
; -0.932 ; \timer1:count1[13]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.150      ; 2.069      ;
; -0.923 ; \timer1:count1[16]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.053     ; 1.857      ;
; -0.916 ; \timer1:count1[17]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.053     ; 1.850      ;
; -0.914 ; \timer1:count1[14]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.148      ; 2.049      ;
; -0.910 ; \timer2_p:count2[15] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.163      ; 2.060      ;
; -0.906 ; \timer2_p:count2[13] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.165      ; 2.058      ;
; -0.898 ; \timer1:count1[18]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.053     ; 1.832      ;
; -0.888 ; \timer1:count1[12]   ; ENAB2                ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.150      ; 2.025      ;
; -0.882 ; \timer2_p:count2[3]  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.041     ; 1.828      ;
; -0.877 ; \timer1:count1[1]    ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.160      ; 2.024      ;
; -0.877 ; \timer2_p:count2[1]  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.041     ; 1.823      ;
; -0.858 ; \timer2_p:count2[17] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.163      ; 2.008      ;
; -0.857 ; \timer2_p:count2[12] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.165      ; 2.009      ;
; -0.853 ; \timer2_p:count2[13] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.165      ; 2.005      ;
; -0.850 ; \timer2_p:count2[3]  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.049     ; 1.788      ;
; -0.845 ; \timer2_p:count2[1]  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.049     ; 1.783      ;
; -0.844 ; \timer2_p:count2[3]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.047     ; 1.784      ;
; -0.839 ; \timer2_p:count2[1]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.047     ; 1.779      ;
; -0.834 ; \timer2_p:count2[3]  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.041     ; 1.780      ;
; -0.830 ; \timer2_p:count2[0]  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.049     ; 1.768      ;
; -0.829 ; \timer1:count1[0]    ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.160      ; 1.976      ;
; -0.829 ; \timer2_p:count2[0]  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.041     ; 1.775      ;
; -0.829 ; \timer2_p:count2[1]  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.041     ; 1.775      ;
; -0.824 ; \timer2_p:count2[0]  ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.047     ; 1.764      ;
; -0.819 ; \timer2_p:count2[3]  ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.047     ; 1.759      ;
; -0.814 ; \timer2_p:count2[1]  ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.047     ; 1.754      ;
; -0.811 ; \timer1:count1[3]    ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.160      ; 1.958      ;
; -0.804 ; \timer2_p:count2[12] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.165      ; 1.956      ;
; -0.799 ; \timer2_p:count2[0]  ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.047     ; 1.739      ;
; -0.797 ; \timer1:count1[1]    ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.160      ; 1.944      ;
; -0.796 ; \timer2_p:count2[16] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.163      ; 1.946      ;
; -0.792 ; RST                  ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.256     ; 1.523      ;
; -0.792 ; RST                  ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.256     ; 1.523      ;
; -0.792 ; RST                  ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.256     ; 1.523      ;
; -0.792 ; RST                  ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.256     ; 1.523      ;
; -0.791 ; RST                  ; \timer2_p:count2[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.248     ; 1.530      ;
; -0.791 ; RST                  ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.248     ; 1.530      ;
; -0.791 ; RST                  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.248     ; 1.530      ;
; -0.791 ; RST                  ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.248     ; 1.530      ;
; -0.791 ; RST                  ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.248     ; 1.530      ;
; -0.791 ; RST                  ; \timer2_p:count2[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.248     ; 1.530      ;
; -0.791 ; RST                  ; \timer2_p:count2[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.248     ; 1.530      ;
; -0.791 ; RST                  ; \timer2_p:count2[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.248     ; 1.530      ;
; -0.791 ; RST                  ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.248     ; 1.530      ;
; -0.791 ; RST                  ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.248     ; 1.530      ;
; -0.791 ; RST                  ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.248     ; 1.530      ;
; -0.788 ; \timer2_p:count2[14] ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 1.000        ; 0.165      ; 1.940      ;
; -0.787 ; \timer2_p:count2[3]  ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.047     ; 1.727      ;
; -0.786 ; \timer1:count1[1]    ; \timer1:count1[8]    ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.040     ; 1.733      ;
; -0.785 ; ENAB2                ; \timer2_p:count2[11] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.240     ; 1.532      ;
; -0.785 ; ENAB2                ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.240     ; 1.532      ;
; -0.785 ; ENAB2                ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.240     ; 1.532      ;
; -0.785 ; ENAB2                ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.240     ; 1.532      ;
; -0.784 ; ENAB2                ; \timer2_p:count2[0]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.232     ; 1.539      ;
; -0.784 ; ENAB2                ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.232     ; 1.539      ;
; -0.784 ; ENAB2                ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.232     ; 1.539      ;
; -0.784 ; ENAB2                ; \timer2_p:count2[8]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.232     ; 1.539      ;
; -0.784 ; ENAB2                ; \timer2_p:count2[7]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.232     ; 1.539      ;
; -0.784 ; ENAB2                ; \timer2_p:count2[6]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.232     ; 1.539      ;
; -0.784 ; ENAB2                ; \timer2_p:count2[5]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.232     ; 1.539      ;
; -0.784 ; ENAB2                ; \timer2_p:count2[4]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.232     ; 1.539      ;
; -0.784 ; ENAB2                ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.232     ; 1.539      ;
; -0.784 ; ENAB2                ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 1.000        ; -0.232     ; 1.539      ;
+--------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_50M'                                                                                      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.174 ; led_flag_off         ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; ENAB2                ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; ENAB1                ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.049      ; 0.307      ;
; 0.189 ; rst_state            ; rst_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.041      ; 0.314      ;
; 0.250 ; RST                  ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.049      ; 0.383      ;
; 0.317 ; prev_state           ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.049      ; 0.450      ;
; 0.384 ; rst_state            ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.244      ; 0.712      ;
; 0.407 ; rst_state            ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.039      ; 0.530      ;
; 0.407 ; rst_state            ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.039      ; 0.530      ;
; 0.432 ; rst_state            ; ENAB1                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.246      ; 0.762      ;
; 0.450 ; \timer2_p:count2[14] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; \timer2_p:count2[12] ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; \timer2_p:count2[9]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.041      ; 0.576      ;
; 0.453 ; \timer2_p:count2[1]  ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; \timer1:count1[12]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.577      ;
; 0.454 ; \timer1:count1[1]    ; \timer1:count1[1]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.578      ;
; 0.459 ; \timer1:count1[4]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.583      ;
; 0.464 ; RST                  ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.164     ; 0.384      ;
; 0.465 ; RST                  ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.164     ; 0.385      ;
; 0.505 ; \timer1:count1[21]   ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.629      ;
; 0.507 ; LED_FLAG             ; rst_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.154     ; 0.437      ;
; 0.508 ; led_state            ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.049      ; 0.641      ;
; 0.516 ; rst_state            ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.244      ; 0.844      ;
; 0.516 ; \timer1:count1[2]    ; \timer1:count1[2]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.640      ;
; 0.522 ; rst_state            ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.030      ; 0.636      ;
; 0.522 ; rst_state            ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.030      ; 0.636      ;
; 0.526 ; \timer2_p:count2[13] ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.650      ;
; 0.549 ; \timer2_p:count2[21] ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.673      ;
; 0.556 ; rst_state            ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.031      ; 0.671      ;
; 0.567 ; RST                  ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.164     ; 0.487      ;
; 0.569 ; RST                  ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.164     ; 0.489      ;
; 0.574 ; rst_state            ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.030      ; 0.688      ;
; 0.576 ; rst_state            ; \timer1:count1[13]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.031      ; 0.691      ;
; 0.576 ; rst_state            ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.031      ; 0.691      ;
; 0.578 ; RST                  ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.164     ; 0.498      ;
; 0.584 ; \timer1:count1[13]   ; \timer1:count1[13]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.708      ;
; 0.585 ; \timer1:count1[20]   ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.709      ;
; 0.590 ; \timer1:count1[11]   ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.714      ;
; 0.591 ; rst_state            ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.230      ; 0.905      ;
; 0.595 ; rst_state            ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.032      ; 0.711      ;
; 0.595 ; rst_state            ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.032      ; 0.711      ;
; 0.596 ; rst_state            ; \timer2_p:count2[17] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.032      ; 0.712      ;
; 0.596 ; rst_state            ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.032      ; 0.712      ;
; 0.596 ; rst_state            ; \timer2_p:count2[21] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.032      ; 0.712      ;
; 0.600 ; \timer1:count1[11]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.724      ;
; 0.601 ; rst_state            ; \timer2_p:count2[3]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.039      ; 0.724      ;
; 0.601 ; \timer2_p:count2[13] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.725      ;
; 0.603 ; \timer1:count1[15]   ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.727      ;
; 0.604 ; \timer1:count1[10]   ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.045      ; 0.733      ;
; 0.606 ; \timer1:count1[3]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.730      ;
; 0.610 ; \timer2_p:count2[20] ; \timer2_p:count2[20] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.734      ;
; 0.612 ; \timer2_p:count2[0]  ; \timer2_p:count2[1]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.041      ; 0.737      ;
; 0.612 ; \timer1:count1[0]    ; \timer1:count1[1]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.736      ;
; 0.612 ; \timer2_p:count2[12] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.736      ;
; 0.619 ; \timer1:count1[2]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.743      ;
; 0.622 ; RST                  ; \timer1:count1[13]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.166     ; 0.540      ;
; 0.622 ; RST                  ; \timer1:count1[11]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.166     ; 0.540      ;
; 0.628 ; RST                  ; led_flag_off         ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.047      ; 0.759      ;
; 0.633 ; rst_state            ; led_state            ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.246      ; 0.963      ;
; 0.634 ; rst_state            ; \timer1:count1[21]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.033      ; 0.751      ;
; 0.634 ; rst_state            ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.033      ; 0.751      ;
; 0.636 ; rst_state            ; \timer1:count1[20]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.033      ; 0.753      ;
; 0.637 ; rst_state            ; \timer2_p:count2[10] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.039      ; 0.760      ;
; 0.642 ; \timer2_p:count2[16] ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.766      ;
; 0.659 ; \timer1:count1[9]    ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.045      ; 0.788      ;
; 0.660 ; \timer2_p:count2[15] ; \timer2_p:count2[15] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.784      ;
; 0.660 ; \timer2_p:count2[7]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.041      ; 0.785      ;
; 0.662 ; \timer2_p:count2[11] ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.786      ;
; 0.663 ; \timer1:count1[1]    ; \timer1:count1[2]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.787      ;
; 0.663 ; \timer1:count1[14]   ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.787      ;
; 0.663 ; \timer2_p:count2[21] ; LED_FLAG             ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.252      ; 0.999      ;
; 0.670 ; \timer1:count1[8]    ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.045      ; 0.799      ;
; 0.671 ; \timer1:count1[1]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.795      ;
; 0.672 ; rst_state            ; \timer2_p:count2[0]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.039      ; 0.795      ;
; 0.672 ; \timer2_p:count2[6]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.041      ; 0.797      ;
; 0.673 ; \timer2_p:count2[8]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.041      ; 0.798      ;
; 0.675 ; \timer2_p:count2[17] ; \timer2_p:count2[17] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.799      ;
; 0.675 ; \timer2_p:count2[9]  ; \timer2_p:count2[12] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.032      ; 0.791      ;
; 0.675 ; \timer1:count1[0]    ; \timer1:count1[2]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.799      ;
; 0.676 ; \timer2_p:count2[18] ; \timer2_p:count2[18] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.800      ;
; 0.680 ; \timer1:count1[19]   ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.804      ;
; 0.683 ; ENAB1                ; ENAB2                ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.033      ; 0.800      ;
; 0.683 ; \timer2_p:count2[12] ; \timer2_p:count2[13] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.807      ;
; 0.683 ; \timer1:count1[0]    ; \timer1:count1[4]    ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.807      ;
; 0.687 ; RST                  ; \timer1:count1[17]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.037      ; 0.808      ;
; 0.691 ; \timer2_p:count2[19] ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.815      ;
; 0.693 ; RST                  ; \timer1:count1[18]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.037      ; 0.814      ;
; 0.705 ; rst_state            ; \timer2_p:count2[19] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.032      ; 0.821      ;
; 0.705 ; rst_state            ; \timer2_p:count2[20] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.032      ; 0.821      ;
; 0.706 ; rst_state            ; \timer2_p:count2[2]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.039      ; 0.829      ;
; 0.707 ; RST                  ; \timer1:count1[16]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.037      ; 0.828      ;
; 0.710 ; rst_state            ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.033      ; 0.827      ;
; 0.710 ; rst_state            ; \timer1:count1[19]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.033      ; 0.827      ;
; 0.725 ; \timer1:count1[7]    ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.045      ; 0.854      ;
; 0.726 ; \timer2_p:count2[5]  ; \timer2_p:count2[9]  ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.041      ; 0.851      ;
; 0.727 ; \timer1:count1[13]   ; \timer1:count1[14]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.853      ;
; 0.728 ; \timer2_p:count2[11] ; \timer2_p:count2[14] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.040      ; 0.852      ;
; 0.730 ; \timer1:count1[13]   ; \timer1:count1[15]   ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.856      ;
; 0.734 ; \timer2_p:count2[14] ; \timer2_p:count2[16] ; CLK_50M      ; CLK_50M     ; 0.000        ; 0.042      ; 0.860      ;
; 0.737 ; RST                  ; \timer1:count1[12]   ; CLK_50M      ; CLK_50M     ; 0.000        ; -0.166     ; 0.655      ;
+-------+----------------------+----------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.719   ; 0.174 ; N/A      ; N/A     ; -3.000              ;
;  CLK_50M         ; -3.719   ; 0.174 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -123.176 ; 0.0   ; 0.0      ; 0.0     ; -69.82              ;
;  CLK_50M         ; -123.176 ; 0.000 ; N/A      ; N/A     ; -69.820             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_50M                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY3                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_50M    ; CLK_50M  ; 1539     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_50M    ; CLK_50M  ; 1539     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; CLK_50M ; CLK_50M ; Base ; Constrained ;
+---------+---------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY3       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY3       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG0       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 03 12:08:50 2023
Info: Command: quartus_sta swdbnc -c swdbnc
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'swdbnc.sdc'
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_50M CLK_50M
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.719            -123.176 CLK_50M 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 CLK_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -69.820 CLK_50M 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.287            -108.254 CLK_50M 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 CLK_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -69.820 CLK_50M 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.334             -36.078 CLK_50M 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 CLK_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -58.522 CLK_50M 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4895 megabytes
    Info: Processing ended: Tue Oct 03 12:08:52 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


