#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x257b920 .scope module, "zap_top" "zap_top" 2 31;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_instruction"
    .port_info 3 /INPUT 1 "i_valid"
    .port_info 4 /INPUT 1 "i_instr_abort"
    .port_info 5 /OUTPUT 1 "o_read_en"
    .port_info 6 /OUTPUT 1 "o_write_en"
    .port_info 7 /OUTPUT 32 "o_address"
    .port_info 8 /OUTPUT 1 "o_unsigned_byte_en"
    .port_info 9 /OUTPUT 1 "o_signed_byte_en"
    .port_info 10 /OUTPUT 1 "o_unsigned_halfword_en"
    .port_info 11 /OUTPUT 1 "o_signed_halfword_en"
    .port_info 12 /OUTPUT 1 "o_mem_translate"
    .port_info 13 /INPUT 1 "i_data_stall"
    .port_info 14 /INPUT 1 "i_data_abort"
    .port_info 15 /INPUT 32 "i_rd_data"
    .port_info 16 /OUTPUT 32 "o_wr_data"
    .port_info 17 /INPUT 1 "i_fiq"
    .port_info 18 /INPUT 1 "i_irq"
    .port_info 19 /OUTPUT 1 "o_fiq_ack"
    .port_info 20 /OUTPUT 1 "o_irq_ack"
    .port_info 21 /OUTPUT 32 "o_pc"
    .port_info 22 /OUTPUT 32 "o_cpsr"
    .port_info 23 /OUTPUT 1 "o_mem_reset"
P_0x2606610 .param/l "ALU_OPS" 0 2 40, +C4<00000000000000000000000000100000>;
P_0x2606650 .param/l "ARCH_REGS" 0 2 36, +C4<00000000000000000000000000100000>;
P_0x2606690 .param/l "DATA_ABORT_VECTOR" 0 2 54, C4<00000000000000000000000000010000>;
P_0x26066d0 .param/l "FIQ_VECTOR" 0 2 55, C4<00000000000000000000000000011100>;
P_0x2606710 .param/l "FLAG_WDT" 0 2 51, +C4<00000000000000000000000000100000>;
P_0x2606750 .param/l "INSTRUCTION_ABORT_VECTOR" 0 2 57, C4<00000000000000000000000000001100>;
P_0x2606790 .param/l "IRQ_VECTOR" 0 2 56, C4<00000000000000000000000000011000>;
P_0x26067d0 .param/l "PHY_REGS" 0 2 48, +C4<00000000000000000000000000101110>;
P_0x2606810 .param/l "SHIFT_OPS" 0 2 44, +C4<00000000000000000000000000000101>;
P_0x2606850 .param/l "SWI_VECTOR" 0 2 58, C4<00000000000000000000000000001000>;
P_0x2606890 .param/l "UND_VECTOR" 0 2 59, C4<00000000000000000000000000000100>;
L_0x2635420 .functor BUFZ 1, v0x2644230_0, C4<0>, C4<0>, C4<0>;
L_0x25aa0a0 .functor BUFZ 32, v0x23278b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x266aab0 .functor BUFZ 1, v0x24799d0_0, C4<0>, C4<0>, C4<0>;
v0x26480c0_0 .net "alu_abt_ff", 0 0, v0x257cb50_0;  1 drivers
v0x26481d0_0 .net "alu_alu_result_ff", 31 0, v0x25f0250_0;  1 drivers
v0x264fae0_0 .net "alu_alu_result_nxt", 31 0, v0x257d4f0_0;  1 drivers
v0x264fb80_0 .net "alu_dav_ff", 0 0, v0x257cfd0_0;  1 drivers
v0x264fc20_0 .net "alu_dav_nxt", 0 0, v0x257d090_0;  1 drivers
v0x264fd60_0 .net "alu_destination_index_ff", 5 0, v0x236b170_0;  1 drivers
v0x264fe00_0 .net "alu_fiq_ff", 0 0, v0x257da10_0;  1 drivers
v0x264fef0_0 .net "alu_flag_update_ff", 0 0, v0x257dad0_0;  1 drivers
v0x264ffe0_0 .net "alu_flags_ff", 31 0, v0x23278b0_0;  1 drivers
v0x2650130_0 .net "alu_irq_ff", 0 0, v0x2327990_0;  1 drivers
v0x2650220_0 .net "alu_mem_load_ff", 0 0, v0x24799d0_0;  1 drivers
v0x26502c0_0 .net "alu_mem_srcdest_index_ff", 5 0, v0x2606050_0;  1 drivers
v0x2650380_0 .net "alu_pc_plus_8_ff", 31 0, v0x231d6a0_0;  1 drivers
v0x2650490_0 .net "alu_swi_ff", 0 0, v0x231d780_0;  1 drivers
v0x2650580_0 .net "clear_from_alu", 0 0, v0x257d5d0_0;  1 drivers
v0x2650730_0 .net "clear_from_writeback", 0 0, v0x2644230_0;  1 drivers
v0x26507d0_0 .net "cpsr", 31 0, v0x26442d0_0;  1 drivers
v0x2650980_0 .net "cpsr_nxt", 31 0, L_0x266abb0;  1 drivers
v0x2650a20_0 .net "decode_abt_ff", 0 0, v0x2626170_0;  1 drivers
v0x2650b10_0 .net "decode_alu_operation_ff", 4 0, v0x26262b0_0;  1 drivers
v0x2650c00_0 .net "decode_alu_source_ff", 32 0, v0x2626450_0;  1 drivers
v0x2650cf0_0 .net "decode_condition_code", 3 0, v0x26265f0_0;  1 drivers
v0x2650e00_0 .net "decode_destination_index", 5 0, v0x2626790_0;  1 drivers
v0x2650f10_0 .net "decode_fiq_ff", 0 0, v0x2626930_0;  1 drivers
v0x2651000_0 .net "decode_flag_update_ff", 0 0, v0x2625140_0;  1 drivers
v0x26510f0_0 .net "decode_irq_ff", 0 0, v0x26252b0_0;  1 drivers
v0x26511e0_0 .net "decode_mem_load_ff", 0 0, v0x2626f40_0;  1 drivers
v0x26512d0_0 .net "decode_mem_pre_index_ff", 0 0, v0x2627080_0;  1 drivers
v0x26513c0_0 .net "decode_mem_signed_byte_enable_ff", 0 0, v0x26271c0_0;  1 drivers
v0x26514b0_0 .net "decode_mem_signed_halfword_enable_ff", 0 0, v0x2627330_0;  1 drivers
v0x26515a0_0 .net "decode_mem_srcdest_index_ff", 5 0, v0x26274a0_0;  1 drivers
v0x26516b0_0 .net "decode_mem_store_ff", 0 0, v0x2627640_0;  1 drivers
v0x26517a0_0 .net "decode_mem_translate_ff", 0 0, v0x26277d0_0;  1 drivers
v0x26508c0_0 .net "decode_mem_unsigned_byte_enable_ff", 0 0, v0x2627940_0;  1 drivers
v0x2651aa0_0 .net "decode_mem_unsigned_halfword_enable_ff", 0 0, v0x2627ab0_0;  1 drivers
v0x2651b90_0 .net "decode_pc_plus_8_ff", 31 0, v0x2627c20_0;  1 drivers
v0x2651c80_0 .net "decode_shift_length_ff", 32 0, v0x2627ce0_0;  1 drivers
v0x2651d90_0 .net "decode_shift_operation_ff", 2 0, v0x2627ea0_0;  1 drivers
v0x2651ea0_0 .net "decode_shift_source_ff", 32 0, v0x2628070_0;  1 drivers
v0x2651fb0_0 .net "decode_swi_ff", 0 0, v0x26282f0_0;  1 drivers
v0x26520a0_0 .net "decode_switch_ff", 0 0, v0x2628470_0;  1 drivers
v0x2652190_0 .net "fetch_instr_abort", 0 0, v0x262a470_0;  1 drivers
v0x2652280_0 .net "fetch_instruction", 31 0, v0x262a510_0;  1 drivers
v0x2652340_0 .net "fetch_pc_plus_8_ff", 31 0, v0x262a5b0_0;  1 drivers
v0x2652450_0 .net "fetch_valid", 0 0, v0x262a670_0;  1 drivers
o0x7f0371aa9828 .functor BUFZ 1, C4<z>; HiZ drive
v0x26524f0_0 .net "i_clk", 0 0, o0x7f0371aa9828;  0 drivers
o0x7f0371ab05d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2652590_0 .net "i_data_abort", 0 0, o0x7f0371ab05d8;  0 drivers
o0x7f0371aa98e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2652630_0 .net "i_data_stall", 0 0, o0x7f0371aa98e8;  0 drivers
o0x7f0371aac1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x26526d0_0 .net "i_fiq", 0 0, o0x7f0371aac1f8;  0 drivers
o0x7f0371aadab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x26527c0_0 .net "i_instr_abort", 0 0, o0x7f0371aadab8;  0 drivers
o0x7f0371aadae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x2652860_0 .net "i_instruction", 31 0, o0x7f0371aadae8;  0 drivers
o0x7f0371aac228 .functor BUFZ 1, C4<z>; HiZ drive
v0x2652900_0 .net "i_irq", 0 0, o0x7f0371aac228;  0 drivers
o0x7f0371aae5f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x26529f0_0 .net "i_rd_data", 31 0, o0x7f0371aae5f8;  0 drivers
o0x7f0371aa9be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2652ae0_0 .net "i_reset", 0 0, o0x7f0371aa9be8;  0 drivers
o0x7f0371aadb48 .functor BUFZ 1, C4<z>; HiZ drive
v0x2652b80_0 .net "i_valid", 0 0, o0x7f0371aadb48;  0 drivers
v0x2652c20_0 .net "issue_abt_ff", 0 0, v0x2635790_0;  1 drivers
v0x2652d10_0 .net "issue_alu_operation_ff", 4 0, v0x2635830_0;  1 drivers
v0x2652e00_0 .net "issue_alu_source_ff", 32 0, v0x26358f0_0;  1 drivers
v0x2652ef0_0 .net "issue_alu_source_value_ff", 31 0, v0x26359d0_0;  1 drivers
v0x2652fb0_0 .net "issue_condition_code_ff", 3 0, v0x2635b90_0;  1 drivers
v0x26530c0_0 .net "issue_destination_index_ff", 5 0, v0x2635c70_0;  1 drivers
v0x26531d0_0 .net "issue_fiq_ff", 0 0, v0x2635d50_0;  1 drivers
v0x26532c0_0 .net "issue_flag_update_ff", 0 0, v0x2635e10_0;  1 drivers
v0x26533b0_0 .net "issue_irq_ff", 0 0, v0x2635ed0_0;  1 drivers
v0x26534a0_0 .net "issue_mem_load_ff", 0 0, v0x2635f90_0;  1 drivers
v0x26335a0_0 .net "issue_mem_pre_index_ff", 0 0, v0x2636050_0;  1 drivers
v0x2651840_0 .net "issue_mem_signed_byte_enable_ff", 0 0, v0x2636110_0;  1 drivers
v0x2651930_0 .net "issue_mem_signed_halfword_enable_ff", 0 0, v0x26361d0_0;  1 drivers
v0x2653950_0 .net "issue_mem_srcdest_index_ff", 5 0, v0x26348b0_0;  1 drivers
v0x2653a40_0 .net "issue_mem_srcdest_value_ff", 31 0, v0x2634990_0;  1 drivers
v0x2653b30_0 .net "issue_mem_store_ff", 0 0, v0x2636720_0;  1 drivers
v0x2653c20_0 .net "issue_mem_translate_ff", 0 0, v0x26367c0_0;  1 drivers
v0x2653d10_0 .net "issue_mem_unsigned_byte_enable_ff", 0 0, v0x2636860_0;  1 drivers
v0x2653e00_0 .net "issue_mem_unsigned_halfword_enable_ff", 0 0, v0x2636900_0;  1 drivers
v0x2653ef0_0 .net "issue_pc_plus_8_ff", 31 0, v0x26369c0_0;  1 drivers
v0x2653fe0_0 .net "issue_shift_length_ff", 32 0, v0x2636e20_0;  1 drivers
v0x26540d0_0 .net "issue_shift_length_value_ff", 31 0, v0x2636f00_0;  1 drivers
v0x2654170_0 .net "issue_shift_operation_ff", 2 0, v0x26370c0_0;  1 drivers
v0x2654210_0 .net "issue_shift_source_ff", 32 0, v0x26371a0_0;  1 drivers
v0x2654300_0 .net "issue_shift_source_value_ff", 31 0, v0x2637280_0;  1 drivers
v0x2654430_0 .net "issue_shifter_disable_ff", 0 0, v0x2637440_0;  1 drivers
v0x26544d0_0 .net "issue_swi_ff", 0 0, v0x26376f0_0;  1 drivers
v0x26545c0_0 .net "issue_switch_ff", 0 0, v0x26377b0_0;  1 drivers
v0x26546b0_0 .net "memory_alu_result_ff", 31 0, v0x263c7a0_0;  1 drivers
v0x2654750_0 .net "memory_dav_ff", 0 0, v0x263c840_0;  1 drivers
v0x26547f0_0 .net "memory_destination_index_ff", 5 0, v0x263c8e0_0;  1 drivers
v0x2654890_0 .net "memory_fiq_ff", 0 0, v0x263c9b0_0;  1 drivers
v0x2654980_0 .net "memory_flag_update_ff", 0 0, v0x263ca50_0;  1 drivers
v0x2654a70_0 .net "memory_flags_ff", 31 0, v0x263caf0_0;  1 drivers
v0x2654b60_0 .net "memory_instr_abort_ff", 0 0, v0x263cb90_0;  1 drivers
v0x2654c50_0 .net "memory_irq_ff", 0 0, v0x263cc30_0;  1 drivers
v0x2654d40_0 .net "memory_mem_load_ff", 0 0, v0x263ccd0_0;  1 drivers
v0x2654de0_0 .net "memory_mem_rd_data_ff", 31 0, v0x263cda0_0;  1 drivers
v0x2654ed0_0 .net "memory_mem_srcdest_index_ff", 5 0, v0x263ce60_0;  1 drivers
v0x2654f70_0 .net "memory_pc_plus_8_ff", 31 0, v0x263cf50_0;  1 drivers
v0x2655060_0 .net "memory_swi_ff", 0 0, v0x263d010_0;  1 drivers
v0x2655150_0 .net "o_address", 31 0, v0x24798f0_0;  1 drivers
v0x26551f0_0 .net "o_cpsr", 31 0, L_0x25aa0a0;  1 drivers
v0x2655290_0 .net "o_fiq_ack", 0 0, v0x2644430_0;  1 drivers
v0x2655330_0 .net "o_irq_ack", 0 0, v0x26444d0_0;  1 drivers
v0x26553d0_0 .net "o_mem_reset", 0 0, L_0x2635420;  1 drivers
v0x2655470_0 .net "o_mem_translate", 0 0, v0x2407bb0_0;  1 drivers
v0x2655510_0 .net "o_pc", 31 0, v0x2644590_0;  1 drivers
v0x2655600_0 .net "o_read_en", 0 0, L_0x266aab0;  1 drivers
v0x26556a0_0 .net "o_signed_byte_en", 0 0, v0x2479a90_0;  1 drivers
v0x2655740_0 .net "o_signed_halfword_en", 0 0, v0x2605f90_0;  1 drivers
v0x26557e0_0 .net "o_unsigned_byte_en", 0 0, v0x2407c70_0;  1 drivers
v0x2655880_0 .net "o_unsigned_halfword_en", 0 0, v0x2407d30_0;  1 drivers
v0x2655920_0 .net "o_wr_data", 31 0, v0x2606130_0;  1 drivers
v0x26559c0_0 .net "o_write_en", 0 0, v0x2606210_0;  1 drivers
v0x2655a60_0 .net "pc_from_alu", 31 0, v0x2407df0_0;  1 drivers
v0x2655b50_0 .net "rd_data_0", 31 0, v0x2644650_0;  1 drivers
v0x2655c40_0 .net "rd_data_1", 31 0, v0x2644720_0;  1 drivers
v0x2655d30_0 .net "rd_data_2", 31 0, v0x26447f0_0;  1 drivers
v0x2655e20_0 .net "rd_data_3", 31 0, v0x26448c0_0;  1 drivers
v0x2655f10_0 .net "rd_index_0", 5 0, v0x2636aa0_0;  1 drivers
v0x2656000_0 .net "rd_index_1", 5 0, v0x2636b80_0;  1 drivers
v0x26560f0_0 .net "rd_index_2", 5 0, v0x2636c60_0;  1 drivers
v0x26561e0_0 .net "rd_index_3", 5 0, v0x2636d40_0;  1 drivers
v0x26562d0_0 .net "shifter_abt_ff", 0 0, v0x264d930_0;  1 drivers
v0x26563c0_0 .net "shifter_alu_operation_ff", 4 0, v0x264da00_0;  1 drivers
v0x26564b0_0 .net "shifter_alu_source_value_ff", 31 0, v0x264dad0_0;  1 drivers
v0x26565a0_0 .net "shifter_condition_code_ff", 3 0, v0x264dba0_0;  1 drivers
v0x2656690_0 .net "shifter_destination_index_ff", 5 0, v0x264dc70_0;  1 drivers
v0x2656730_0 .net "shifter_fiq_ff", 0 0, v0x264dd60_0;  1 drivers
v0x2656820_0 .net "shifter_flag_update_ff", 0 0, v0x264de00_0;  1 drivers
v0x2656910_0 .net "shifter_irq_ff", 0 0, v0x264ded0_0;  1 drivers
v0x2656a00_0 .net "shifter_mem_load_ff", 0 0, v0x264dfa0_0;  1 drivers
v0x2656aa0_0 .net "shifter_mem_pre_index_ff", 0 0, v0x264e090_0;  1 drivers
v0x2653540_0 .net "shifter_mem_signed_byte_enable_ff", 0 0, v0x264e130_0;  1 drivers
v0x2653630_0 .net "shifter_mem_signed_halfword_enable_ff", 0 0, v0x264e200_0;  1 drivers
v0x2653720_0 .net "shifter_mem_srcdest_index_ff", 5 0, v0x264e2d0_0;  1 drivers
v0x26537e0_0 .net "shifter_mem_srcdest_value_ff", 31 0, v0x264e3c0_0;  1 drivers
v0x2657350_0 .net "shifter_mem_store_ff", 0 0, v0x264e460_0;  1 drivers
v0x26573f0_0 .net "shifter_mem_translate_ff", 0 0, v0x264e530_0;  1 drivers
v0x2657490_0 .net "shifter_mem_unsigned_byte_enable_ff", 0 0, v0x264e600_0;  1 drivers
v0x2657580_0 .net "shifter_mem_unsigned_halfword_enable_ff", 0 0, v0x264e6d0_0;  1 drivers
v0x2657670_0 .net "shifter_pc_plus_8_ff", 31 0, v0x264e7a0_0;  1 drivers
v0x2657760_0 .net "shifter_rrx_ff", 0 0, v0x264e870_0;  1 drivers
v0x2657850_0 .net "shifter_shift_carry_ff", 0 0, v0x264e940_0;  1 drivers
v0x2657940_0 .net "shifter_shift_operation_ff", 2 0, v0x264ea10_0;  1 drivers
v0x26579e0_0 .net "shifter_shifted_source_value_ff", 31 0, v0x264eab0_0;  1 drivers
v0x2657ad0_0 .net "shifter_swi_ff", 0 0, v0x264ec20_0;  1 drivers
v0x2657bc0_0 .net "shifter_switch_ff", 0 0, v0x264ecf0_0;  1 drivers
v0x2657cb0_0 .net "stall_from_decode", 0 0, v0x2628230_0;  1 drivers
v0x2657d50_0 .net "stall_from_issue", 0 0, v0x26375c0_0;  1 drivers
v0x2657df0_0 .net "stall_from_shifter", 0 0, v0x264ae00_0;  1 drivers
L_0x266ac20 .reduce/nor o0x7f0371aadb48;
S_0x25694e0 .scope module, "u_zap_alu_main" "zap_alu_main" 2 539, 3 25 0, S_0x257b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_cpsr_ff"
    .port_info 3 /INPUT 32 "i_cpsr_nxt"
    .port_info 4 /INPUT 1 "i_switch_ff"
    .port_info 5 /INPUT 1 "i_clear_from_writeback"
    .port_info 6 /INPUT 1 "i_data_stall"
    .port_info 7 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 8 /INPUT 32 "i_alu_source_value_ff"
    .port_info 9 /INPUT 32 "i_shifted_source_value_ff"
    .port_info 10 /INPUT 1 "i_shift_carry_ff"
    .port_info 11 /INPUT 1 "i_rrx_ff"
    .port_info 12 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 13 /INPUT 1 "i_abt_ff"
    .port_info 14 /INPUT 1 "i_irq_ff"
    .port_info 15 /INPUT 1 "i_fiq_ff"
    .port_info 16 /INPUT 1 "i_swi_ff"
    .port_info 17 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 18 /INPUT 1 "i_mem_load_ff"
    .port_info 19 /INPUT 1 "i_mem_store_ff"
    .port_info 20 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 21 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 22 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 23 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 24 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 25 /INPUT 1 "i_mem_translate_ff"
    .port_info 26 /INPUT 4 "i_condition_code_ff"
    .port_info 27 /INPUT 6 "i_destination_index_ff"
    .port_info 28 /INPUT 5 "i_alu_operation_ff"
    .port_info 29 /INPUT 1 "i_flag_update_ff"
    .port_info 30 /OUTPUT 32 "o_alu_result_nxt"
    .port_info 31 /OUTPUT 32 "o_alu_result_ff"
    .port_info 32 /OUTPUT 1 "o_abt_ff"
    .port_info 33 /OUTPUT 1 "o_irq_ff"
    .port_info 34 /OUTPUT 1 "o_fiq_ff"
    .port_info 35 /OUTPUT 1 "o_swi_ff"
    .port_info 36 /OUTPUT 1 "o_dav_ff"
    .port_info 37 /OUTPUT 1 "o_dav_nxt"
    .port_info 38 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 39 /OUTPUT 32 "o_mem_address_ff"
    .port_info 40 /OUTPUT 1 "o_clear_from_alu"
    .port_info 41 /OUTPUT 32 "o_pc_from_alu"
    .port_info 42 /OUTPUT 6 "o_destination_index_ff"
    .port_info 43 /OUTPUT 32 "o_flags_ff"
    .port_info 44 /OUTPUT 1 "o_flag_update_ff"
    .port_info 45 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 46 /OUTPUT 1 "o_mem_load_ff"
    .port_info 47 /OUTPUT 1 "o_mem_store_ff"
    .port_info 48 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 49 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 50 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 51 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 52 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 53 /OUTPUT 1 "o_mem_translate_ff"
P_0x2608300 .param/l "ABT" 0 4 4, C4<10111>;
P_0x2608340 .param/l "ADC" 0 5 7, C4<0101>;
P_0x2608380 .param/l "ADD" 0 5 6, C4<0100>;
P_0x26083c0 .param/l "AL" 0 6 16, C4<1110>;
P_0x2608400 .param/l "ALU_OPS" 0 3 28, +C4<00000000000000000000000000100000>;
P_0x2608440 .param/l "AND" 0 5 2, C4<0000>;
P_0x2608480 .param/l "ARCH_CPSR" 0 7 23, +C4<00000000000000000000000000010001>;
P_0x26084c0 .param/l "ARCH_CURR_SPSR" 0 7 24, +C4<00000000000000000000000000011011>;
P_0x2608500 .param/l "ARCH_DUMMY_REG0" 0 7 19, +C4<00000000000000000000000000011001>;
P_0x2608540 .param/l "ARCH_DUMMY_REG1" 0 7 20, +C4<00000000000000000000000000011010>;
P_0x2608580 .param/l "ARCH_LR" 0 7 5, C4<1110>;
P_0x26085c0 .param/l "ARCH_PC" 0 7 6, C4<1111>;
P_0x2608600 .param/l "ARCH_SP" 0 7 4, C4<1101>;
P_0x2608640 .param/l "ARCH_USR2_R10" 0 7 12, +C4<00000000000000000000000000010100>;
P_0x2608680 .param/l "ARCH_USR2_R11" 0 7 13, +C4<00000000000000000000000000010101>;
P_0x26086c0 .param/l "ARCH_USR2_R12" 0 7 14, +C4<00000000000000000000000000010110>;
P_0x2608700 .param/l "ARCH_USR2_R13" 0 7 15, +C4<00000000000000000000000000010111>;
P_0x2608740 .param/l "ARCH_USR2_R14" 0 7 16, +C4<00000000000000000000000000011000>;
P_0x2608780 .param/l "ARCH_USR2_R8" 0 7 10, +C4<00000000000000000000000000010010>;
P_0x26087c0 .param/l "ARCH_USR2_R9" 0 7 11, +C4<00000000000000000000000000010011>;
P_0x2608800 .param/l "BIC" 0 5 16, C4<1110>;
P_0x2608840 .param/l "C" 0 8 4, +C4<00000000000000000000000000011101>;
P_0x2608880 .param/l "CC" 0 6 5, C4<0011>;
P_0x26088c0 .param/l "CLZ" 0 5 26, C4<11000>;
P_0x2608900 .param/l "CMN" 0 5 13, C4<1011>;
P_0x2608940 .param/l "CMP" 0 5 12, C4<1010>;
P_0x2608980 .param/l "CS" 0 6 4, C4<0010>;
P_0x26089c0 .param/l "EOR" 0 5 3, C4<0001>;
P_0x2608a00 .param/l "EQ" 0 6 2, C4<0000>;
P_0x2608a40 .param/l "F" 0 8 7, +C4<00000000000000000000000000000110>;
P_0x2608a80 .param/l "FIQ" 0 4 2, C4<10001>;
P_0x2608ac0 .param/l "FLAG_WDT" 0 3 29, +C4<00000000000000000000000000100000>;
P_0x2608b00 .param/l "FMOV" 0 5 20, C4<10010>;
P_0x2608b40 .param/l "GE" 0 6 12, C4<1010>;
P_0x2608b80 .param/l "GT" 0 6 14, C4<1100>;
P_0x2608bc0 .param/l "HI" 0 6 10, C4<1000>;
P_0x2608c00 .param/l "I" 0 8 6, +C4<00000000000000000000000000000111>;
P_0x2608c40 .param/l "IRQ" 0 4 3, C4<00000000000000000000000000010010>;
P_0x2608c80 .param/l "LE" 0 6 15, C4<1101>;
P_0x2608cc0 .param/l "LS" 0 6 11, C4<1001>;
P_0x2608d00 .param/l "LT" 0 6 13, C4<1011>;
P_0x2608d40 .param/l "MI" 0 6 6, C4<0100>;
P_0x2608d80 .param/l "MLA" 0 5 19, C4<10001>;
P_0x2608dc0 .param/l "MMOV" 0 5 21, C4<10011>;
P_0x2608e00 .param/l "MOV" 0 5 15, C4<1101>;
P_0x2608e40 .param/l "MUL" 0 5 18, C4<10000>;
P_0x2608e80 .param/l "MVN" 0 5 17, C4<1111>;
P_0x2608ec0 .param/l "N" 0 8 2, +C4<00000000000000000000000000011111>;
P_0x2608f00 .param/l "NE" 0 6 3, C4<0001>;
P_0x2608f40 .param/l "NV" 0 6 17, C4<1111>;
P_0x2608f80 .param/l "ORR" 0 5 14, C4<1100>;
P_0x2608fc0 .param/l "PHY_ABT_R13" 0 7 69, +C4<00000000000000000000000000011111>;
P_0x2609000 .param/l "PHY_ABT_R14" 0 7 70, +C4<00000000000000000000000000100000>;
P_0x2609040 .param/l "PHY_ABT_SPSR" 0 7 82, +C4<00000000000000000000000000101001>;
P_0x2609080 .param/l "PHY_CPSR" 0 7 34, +C4<00000000000000000000000000010001>;
P_0x26090c0 .param/l "PHY_DUMMY_REG0" 0 7 75, +C4<00000000000000000000000000100011>;
P_0x2609100 .param/l "PHY_DUMMY_REG1" 0 7 76, +C4<00000000000000000000000000100100>;
P_0x2609140 .param/l "PHY_FIQ_R10" 0 7 54, +C4<00000000000000000000000000010100>;
P_0x2609180 .param/l "PHY_FIQ_R11" 0 7 55, +C4<00000000000000000000000000010101>;
P_0x26091c0 .param/l "PHY_FIQ_R12" 0 7 56, +C4<00000000000000000000000000010110>;
P_0x2609200 .param/l "PHY_FIQ_R13" 0 7 57, +C4<00000000000000000000000000010111>;
P_0x2609240 .param/l "PHY_FIQ_R14" 0 7 58, +C4<00000000000000000000000000011000>;
P_0x2609280 .param/l "PHY_FIQ_R8" 0 7 52, +C4<00000000000000000000000000010010>;
P_0x26092c0 .param/l "PHY_FIQ_R9" 0 7 53, +C4<00000000000000000000000000010011>;
P_0x2609300 .param/l "PHY_FIQ_SPSR" 0 7 78, +C4<00000000000000000000000000100101>;
P_0x2609340 .param/l "PHY_IRQ_R13" 0 7 60, +C4<00000000000000000000000000011001>;
P_0x2609380 .param/l "PHY_IRQ_R14" 0 7 61, +C4<00000000000000000000000000011010>;
P_0x26093c0 .param/l "PHY_IRQ_SPSR" 0 7 79, +C4<00000000000000000000000000100110>;
P_0x2609400 .param/l "PHY_PC" 0 7 32, +C4<00000000000000000000000000001111>;
P_0x2609440 .param/l "PHY_RAZ_REGISTER" 0 7 33, +C4<00000000000000000000000000010000>;
P_0x2609480 .param/l "PHY_REGS" 0 3 26, +C4<00000000000000000000000000101110>;
P_0x26094c0 .param/l "PHY_SVC_R13" 0 7 63, +C4<00000000000000000000000000011011>;
P_0x2609500 .param/l "PHY_SVC_R14" 0 7 64, +C4<00000000000000000000000000011100>;
P_0x2609540 .param/l "PHY_SVC_SPSR" 0 7 80, +C4<00000000000000000000000000100111>;
P_0x2609580 .param/l "PHY_SWI_R13" 0 7 72, +C4<00000000000000000000000000100001>;
P_0x26095c0 .param/l "PHY_SWI_R14" 0 7 73, +C4<00000000000000000000000000100010>;
P_0x2609600 .param/l "PHY_SWI_SPSR" 0 7 83, +C4<00000000000000000000000000101010>;
P_0x2609640 .param/l "PHY_UND_R13" 0 7 66, +C4<00000000000000000000000000011101>;
P_0x2609680 .param/l "PHY_UND_R14" 0 7 67, +C4<00000000000000000000000000011110>;
P_0x26096c0 .param/l "PHY_UND_SPSR" 0 7 81, +C4<00000000000000000000000000101000>;
P_0x2609700 .param/l "PHY_USR_R0" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x2609740 .param/l "PHY_USR_R1" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x2609780 .param/l "PHY_USR_R10" 0 7 46, +C4<00000000000000000000000000001010>;
P_0x26097c0 .param/l "PHY_USR_R11" 0 7 47, +C4<00000000000000000000000000001011>;
P_0x2609800 .param/l "PHY_USR_R12" 0 7 48, +C4<00000000000000000000000000001100>;
P_0x2609840 .param/l "PHY_USR_R13" 0 7 49, +C4<00000000000000000000000000001101>;
P_0x2609880 .param/l "PHY_USR_R14" 0 7 50, +C4<00000000000000000000000000001110>;
P_0x26098c0 .param/l "PHY_USR_R2" 0 7 38, +C4<00000000000000000000000000000010>;
P_0x2609900 .param/l "PHY_USR_R3" 0 7 39, +C4<00000000000000000000000000000011>;
P_0x2609940 .param/l "PHY_USR_R4" 0 7 40, +C4<00000000000000000000000000000100>;
P_0x2609980 .param/l "PHY_USR_R5" 0 7 41, +C4<00000000000000000000000000000101>;
P_0x26099c0 .param/l "PHY_USR_R6" 0 7 42, +C4<00000000000000000000000000000110>;
P_0x2609a00 .param/l "PHY_USR_R7" 0 7 43, +C4<00000000000000000000000000000111>;
P_0x2609a40 .param/l "PHY_USR_R8" 0 7 44, +C4<00000000000000000000000000001000>;
P_0x2609a80 .param/l "PHY_USR_R9" 0 7 45, +C4<00000000000000000000000000001001>;
P_0x2609ac0 .param/l "PL" 0 6 7, C4<0101>;
P_0x2609b00 .param/l "RAZ_REGISTER" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x2609b40 .param/l "RSB" 0 5 5, C4<0011>;
P_0x2609b80 .param/l "RSC" 0 5 9, C4<0111>;
P_0x2609bc0 .param/l "SBC" 0 5 8, C4<0110>;
P_0x2609c00 .param/l "SHIFT_OPS" 0 3 27, +C4<00000000000000000000000000000101>;
P_0x2609c40 .param/l "SMLAL" 0 5 25, C4<10111>;
P_0x2609c80 .param/l "SMULL" 0 5 24, C4<10110>;
P_0x2609cc0 .param/l "SUB" 0 5 4, C4<0010>;
P_0x2609d00 .param/l "SVC" 0 4 5, C4<10011>;
P_0x2609d40 .param/l "SYS" 0 4 7, C4<11111>;
P_0x2609d80 .param/l "T" 0 8 8, +C4<00000000000000000000000000000101>;
P_0x2609dc0 .param/l "TEQ" 0 5 11, C4<1001>;
P_0x2609e00 .param/l "TOTAL_ARCH_REGS" 0 7 27, +C4<00000000000000000000000000011100>;
P_0x2609e40 .param/l "TOTAL_PHY_REGS" 0 7 85, +C4<00000000000000000000000000101011>;
P_0x2609e80 .param/l "TST" 0 5 10, C4<1000>;
P_0x2609ec0 .param/l "UMLAL" 0 5 23, C4<10101>;
P_0x2609f00 .param/l "UMULL" 0 5 22, C4<10100>;
P_0x2609f40 .param/l "UND" 0 4 8, C4<11011>;
P_0x2609f80 .param/l "USR" 0 4 6, C4<10000>;
P_0x2609fc0 .param/l "V" 0 8 5, +C4<00000000000000000000000000100110>;
P_0x260a000 .param/l "VC" 0 6 9, C4<0111>;
P_0x260a040 .param/l "VS" 0 6 8, C4<0110>;
P_0x260a080 .param/l "Z" 0 8 3, +C4<00000000000000000000000000011110>;
P_0x260a0c0 .param/l "_C" 1 3 113, +C4<00000000000000000000000000000001>;
P_0x260a100 .param/l "_N" 1 3 111, +C4<00000000000000000000000000000011>;
P_0x260a140 .param/l "_V" 1 3 114, +C4<00000000000000000000000000000000>;
P_0x260a180 .param/l "_Z" 1 3 112, +C4<00000000000000000000000000000010>;
v0x26075f0_0 .var "flags_ff", 31 0;
v0x24380d0_0 .var "flags_nxt", 31 0;
v0x25f0c60_0 .net "i_abt_ff", 0 0, v0x264d930_0;  alias, 1 drivers
v0x25f0d00_0 .net "i_alu_operation_ff", 4 0, v0x264da00_0;  alias, 1 drivers
v0x257c1d0_0 .net "i_alu_source_value_ff", 31 0, v0x264dad0_0;  alias, 1 drivers
v0x257bd90_0 .net "i_clear_from_writeback", 0 0, v0x2644230_0;  alias, 1 drivers
v0x257be30_0 .net "i_clk", 0 0, o0x7f0371aa9828;  alias, 0 drivers
v0x257c610_0 .net "i_condition_code_ff", 3 0, v0x264dba0_0;  alias, 1 drivers
v0x25166f0_0 .net "i_cpsr_ff", 31 0, v0x26442d0_0;  alias, 1 drivers
v0x25f03f0_0 .net "i_cpsr_nxt", 31 0, L_0x266abb0;  alias, 1 drivers
v0x258fa50_0 .net "i_data_stall", 0 0, o0x7f0371aa98e8;  alias, 0 drivers
v0x258fb10_0 .net "i_destination_index_ff", 5 0, v0x264dc70_0;  alias, 1 drivers
v0x257e1b0_0 .net "i_fiq_ff", 0 0, v0x264dd60_0;  alias, 1 drivers
v0x257e270_0 .net "i_flag_update_ff", 0 0, v0x264de00_0;  alias, 1 drivers
v0x255d8d0_0 .net "i_irq_ff", 0 0, v0x264ded0_0;  alias, 1 drivers
v0x255d970_0 .net "i_mem_load_ff", 0 0, v0x264dfa0_0;  alias, 1 drivers
v0x255d530_0 .net "i_mem_pre_index_ff", 0 0, v0x264e090_0;  alias, 1 drivers
v0x255d5d0_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x264e130_0;  alias, 1 drivers
v0x2573920_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x264e200_0;  alias, 1 drivers
v0x25739c0_0 .net "i_mem_srcdest_index_ff", 5 0, v0x264e2d0_0;  alias, 1 drivers
v0x257ef30_0 .net "i_mem_srcdest_value_ff", 31 0, v0x264e3c0_0;  alias, 1 drivers
v0x257eff0_0 .net "i_mem_store_ff", 0 0, v0x264e460_0;  alias, 1 drivers
v0x257eac0_0 .net "i_mem_translate_ff", 0 0, v0x264e530_0;  alias, 1 drivers
v0x257eb60_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x264e600_0;  alias, 1 drivers
v0x257e5e0_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x264e6d0_0;  alias, 1 drivers
v0x257e6a0_0 .net "i_pc_plus_8_ff", 31 0, v0x264e7a0_0;  alias, 1 drivers
v0x2526a00_0 .net "i_reset", 0 0, o0x7f0371aa9be8;  alias, 0 drivers
v0x2526ac0_0 .net "i_rrx_ff", 0 0, v0x264e870_0;  alias, 1 drivers
v0x258c730_0 .net "i_shift_carry_ff", 0 0, v0x264e940_0;  alias, 1 drivers
v0x258c7f0_0 .net "i_shifted_source_value_ff", 31 0, v0x264eab0_0;  alias, 1 drivers
v0x258a130_0 .net "i_swi_ff", 0 0, v0x264ec20_0;  alias, 1 drivers
v0x258a1f0_0 .net "i_switch_ff", 0 0, v0x264ecf0_0;  alias, 1 drivers
v0x257cab0_0 .var "mem_address_nxt", 31 0;
v0x257cb50_0 .var "o_abt_ff", 0 0;
v0x25f0250_0 .var "o_alu_result_ff", 31 0;
v0x257d4f0_0 .var "o_alu_result_nxt", 31 0;
v0x257d5d0_0 .var "o_clear_from_alu", 0 0;
v0x257cfd0_0 .var "o_dav_ff", 0 0;
v0x257d090_0 .var "o_dav_nxt", 0 0;
v0x236b170_0 .var "o_destination_index_ff", 5 0;
v0x236b250_0 .var "o_destination_index_nxt", 5 0;
v0x257da10_0 .var "o_fiq_ff", 0 0;
v0x257dad0_0 .var "o_flag_update_ff", 0 0;
v0x23278b0_0 .var "o_flags_ff", 31 0;
v0x2327990_0 .var "o_irq_ff", 0 0;
v0x24798f0_0 .var "o_mem_address_ff", 31 0;
v0x24799d0_0 .var "o_mem_load_ff", 0 0;
v0x2479a90_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x2605f90_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x2606050_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x2606130_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x2606210_0 .var "o_mem_store_ff", 0 0;
v0x2407bb0_0 .var "o_mem_translate_ff", 0 0;
v0x2407c70_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x2407d30_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x2407df0_0 .var "o_pc_from_alu", 31 0;
v0x231d6a0_0 .var "o_pc_plus_8_ff", 31 0;
v0x231d780_0 .var "o_swi_ff", 0 0;
v0x231d840_0 .var "rm", 31 0;
v0x231d920_0 .var "rn", 31 0;
v0x23ba9d0_0 .var "sleep_ff", 0 0;
v0x23baa90_0 .var "sleep_nxt", 0 0;
E_0x23b2970/0 .event edge, v0x25f0d00_0, v0x23ba9d0_0, v0x26075f0_0, v0x258fb10_0;
E_0x23b2970/1 .event edge, v0x257c610_0, v0x256c220_0, v0x231d920_0, v0x231d840_0;
E_0x23b2970/2 .event edge, v0x2526ac0_0, v0x257e270_0, v0x25840d0_0, v0x2586ff0_0;
E_0x23b2970/3 .event edge, v0x25b7710_0, v0x255d8d0_0, v0x257e1b0_0, v0x25f0c60_0;
E_0x23b2970/4 .event edge, v0x258a130_0, v0x24380d0_0, v0x257d090_0, v0x257e6a0_0;
E_0x23b2970/5 .event edge, v0x258a1f0_0, v0x25739c0_0, v0x255d970_0;
E_0x23b2970 .event/or E_0x23b2970/0, E_0x23b2970/1, E_0x23b2970/2, E_0x23b2970/3, E_0x23b2970/4, E_0x23b2970/5;
E_0x2379f20 .event edge, v0x255d530_0, v0x231d920_0, v0x257d4f0_0;
E_0x23ccc90 .event posedge, v0x257be30_0;
E_0x2516e10 .event edge, v0x258c7f0_0, v0x257c1d0_0, v0x26075f0_0;
S_0x255da60 .scope begin, "blk1" "blk1" 3 251, 3 251 0, S_0x25694e0;
 .timescale 0 0;
v0x256c220_0 .var "opcode", 4 0;
v0x25b7710_0 .var "rd", 31 0;
S_0x2516500 .scope begin, "blk2" "blk2" 3 275, 3 275 0, S_0x255da60;
 .timescale 0 0;
v0x2586ff0_0 .var "exp_mask", 31 0;
v0x25840d0_0 .var/i "i", 31 0;
S_0x25ab410 .scope begin, "blk3" "blk3" 3 294, 3 294 0, S_0x255da60;
 .timescale 0 0;
S_0x25bfad0 .scope function, "count_leading_zeros" "count_leading_zeros" 3 472, 3 472 0, S_0x25694e0;
 .timescale 0 0;
v0x2495850_0 .var "count_leading_zeros", 5 0;
v0x24960c0_0 .var "in", 31 0;
TD_zap_top.u_zap_alu_main.count_leading_zeros ;
    %fork t_1, S_0x2569870;
    %jmp t_0;
    .scope S_0x2569870;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25c3d50_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x25ef8e0_0, 0, 6;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x25ce490_0, 0, 32;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x25ce490_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x25c3d50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x24960c0_0;
    %load/vec4 v0x25ce490_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x25c3d50_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x25ef8e0_0;
    %subi 1, 0, 6;
    %store/vec4 v0x25ef8e0_0, 0, 6;
T_0.5 ;
T_0.2 ;
    %load/vec4 v0x25ce490_0;
    %subi 1, 0, 32;
    %store/vec4 v0x25ce490_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x25ef8e0_0;
    %store/vec4 v0x2495850_0, 0, 6;
    %end;
    .scope S_0x25bfad0;
t_0 %join;
    %end;
S_0x2569870 .scope begin, "clzBlk" "clzBlk" 3 473, 3 473 0, S_0x25bfad0;
 .timescale 0 0;
v0x25ef8e0_0 .var "cnt", 5 0;
v0x25c3d50_0 .var "done", 0 0;
v0x25ce490_0 .var/i "i", 31 0;
S_0x2605300 .scope function, "is_cc_satisfied" "is_cc_satisfied" 3 439, 3 439 0, S_0x25694e0;
 .timescale 0 0;
v0x246e5f0_0 .var "c", 0 0;
v0x244bba0_0 .var "cc", 3 0;
v0x244f470_0 .var "fl", 3 0;
v0x24398a0_0 .var "is_cc_satisfied", 0 0;
v0x23f6fb0_0 .var "n", 0 0;
v0x240a540_0 .var "ok", 0 0;
v0x240d190_0 .var "v", 0 0;
v0x23f1880_0 .var "z", 0 0;
TD_zap_top.u_zap_alu_main.is_cc_satisfied ;
    %load/vec4 v0x244f470_0;
    %split/vec4 1;
    %store/vec4 v0x240d190_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x246e5f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x23f1880_0, 0, 1;
    %store/vec4 v0x23f6fb0_0, 0, 1;
    %load/vec4 v0x244bba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %jmp T_1.22;
T_1.6 ;
    %load/vec4 v0x23f1880_0;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.7 ;
    %load/vec4 v0x23f1880_0;
    %nor/r;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.8 ;
    %load/vec4 v0x246e5f0_0;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.9 ;
    %load/vec4 v0x246e5f0_0;
    %nor/r;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.10 ;
    %load/vec4 v0x23f6fb0_0;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.11 ;
    %load/vec4 v0x23f6fb0_0;
    %nor/r;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.12 ;
    %load/vec4 v0x240d190_0;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.13 ;
    %load/vec4 v0x240d190_0;
    %nor/r;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.14 ;
    %load/vec4 v0x246e5f0_0;
    %load/vec4 v0x23f1880_0;
    %nor/r;
    %and;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.15 ;
    %load/vec4 v0x246e5f0_0;
    %nor/r;
    %load/vec4 v0x23f1880_0;
    %or;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.16 ;
    %load/vec4 v0x23f6fb0_0;
    %load/vec4 v0x240d190_0;
    %xor;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.17 ;
    %load/vec4 v0x23f6fb0_0;
    %load/vec4 v0x240d190_0;
    %xor;
    %nor/r;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.18 ;
    %load/vec4 v0x23f6fb0_0;
    %load/vec4 v0x240d190_0;
    %xor;
    %load/vec4 v0x23f1880_0;
    %nor/r;
    %and;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.19 ;
    %load/vec4 v0x23f6fb0_0;
    %load/vec4 v0x240d190_0;
    %xor;
    %nor/r;
    %load/vec4 v0x23f1880_0;
    %or;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240a540_0, 0, 1;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %load/vec4 v0x240a540_0;
    %store/vec4 v0x24398a0_0, 0, 1;
    %end;
S_0x2604fb0 .scope function, "process_arithmetic_instructions" "process_arithmetic_instructions" 3 391, 3 391 0, S_0x25694e0;
 .timescale 0 0;
v0x2376f20_0 .var "flags", 3 0;
v0x237aa50_0 .var "i_flag_upd", 0 0;
v0x23baef0_0 .var "op", 4 0;
v0x23c0c90_0 .var "process_arithmetic_instructions", 35 0;
v0x23cd1b0_0 .var "rm", 31 0;
v0x232a1c0_0 .var "rn", 31 0;
v0x231db30_0 .var "rrx", 0 0;
TD_zap_top.u_zap_alu_main.process_arithmetic_instructions ;
    %fork t_3, S_0x26069e0;
    %jmp t_2;
    .scope S_0x26069e0;
t_3 ;
    %load/vec4 v0x231db30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.23, 8;
    %load/vec4 v0x2376f20_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x23cd1b0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x23cd1b0_0, 0, 32;
T_2.23 ;
    %load/vec4 v0x23baef0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %vpi_call 3 414 "$display", "ALU__arith__:This should never happen op = %d, check the RTL!", v0x23baef0_0 {0 0 0};
    %jmp T_2.34;
T_2.25 ;
    %load/vec4 v0x232a1c0_0;
    %pad/u 33;
    %load/vec4 v0x23cd1b0_0;
    %pad/u 33;
    %add;
    %addi 0, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x2364090_0, 0, 32;
    %store/vec4 v0x23b3e20_0, 0, 1;
    %jmp T_2.34;
T_2.26 ;
    %load/vec4 v0x232a1c0_0;
    %pad/u 33;
    %load/vec4 v0x23cd1b0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0x2376f20_0;
    %parti/s 1, 1, 2;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x2364090_0, 0, 32;
    %store/vec4 v0x23b3e20_0, 0, 1;
    %jmp T_2.34;
T_2.27 ;
    %load/vec4 v0x232a1c0_0;
    %pad/u 33;
    %load/vec4 v0x23cd1b0_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x2364090_0, 0, 32;
    %store/vec4 v0x23b3e20_0, 0, 1;
    %jmp T_2.34;
T_2.28 ;
    %load/vec4 v0x232a1c0_0;
    %pad/u 33;
    %load/vec4 v0x23cd1b0_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x2364090_0, 0, 32;
    %store/vec4 v0x23b3e20_0, 0, 1;
    %jmp T_2.34;
T_2.29 ;
    %load/vec4 v0x232a1c0_0;
    %pad/u 33;
    %load/vec4 v0x23cd1b0_0;
    %pad/u 33;
    %inv;
    %add;
    %load/vec4 v0x2376f20_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x2364090_0, 0, 32;
    %store/vec4 v0x23b3e20_0, 0, 1;
    %jmp T_2.34;
T_2.30 ;
    %load/vec4 v0x23cd1b0_0;
    %pad/u 33;
    %load/vec4 v0x232a1c0_0;
    %pad/u 33;
    %inv;
    %add;
    %load/vec4 v0x2376f20_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x2364090_0, 0, 32;
    %store/vec4 v0x23b3e20_0, 0, 1;
    %jmp T_2.34;
T_2.31 ;
    %load/vec4 v0x23cd1b0_0;
    %pad/u 33;
    %load/vec4 v0x232a1c0_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 0, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x2364090_0, 0, 32;
    %store/vec4 v0x23b3e20_0, 0, 1;
    %jmp T_2.34;
T_2.32 ;
    %load/vec4 v0x23cd1b0_0;
    %pad/u 33;
    %load/vec4 v0x232a1c0_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x2364090_0, 0, 32;
    %store/vec4 v0x23b3e20_0, 0, 1;
    %jmp T_2.34;
T_2.34 ;
    %pop/vec4 1;
    %load/vec4 v0x2376f20_0;
    %store/vec4 v0x2395050_0, 0, 4;
    %load/vec4 v0x237aa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.35, 8;
    %load/vec4 v0x2364090_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2395050_0, 4, 1;
T_2.37 ;
    %load/vec4 v0x2364090_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.39, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2395050_0, 4, 1;
T_2.39 ;
    %load/vec4 v0x23b3e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.41, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2395050_0, 4, 1;
T_2.41 ;
    %load/vec4 v0x232a1c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x23cd1b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2364090_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x232a1c0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.43, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2395050_0, 4, 1;
T_2.43 ;
T_2.35 ;
    %load/vec4 v0x2395050_0;
    %load/vec4 v0x2364090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x23c0c90_0, 0, 36;
    %end;
    .scope S_0x2604fb0;
t_2 %join;
    %end;
S_0x26069e0 .scope begin, "blk3" "blk3" 3 393, 3 393 0, S_0x2604fb0;
 .timescale 0 0;
v0x23b3e20_0 .var "c", 0 0;
v0x2395050_0 .var "flags_out", 3 0;
v0x2364090_0 .var "rd", 31 0;
S_0x25c6d20 .scope function, "process_logical_instructions" "process_logical_instructions" 3 342, 3 342 0, S_0x25694e0;
 .timescale 0 0;
v0x23bf510_0 .var "flags", 3 0;
v0x2603530_0 .var "i_flag_upd", 0 0;
v0x2499de0_0 .var "op", 4 0;
v0x257dee0_0 .var "process_logical_instructions", 35 0;
v0x25c40f0_0 .var "rm", 31 0;
v0x25c4830_0 .var "rn", 31 0;
v0x250e580_0 .var "rrx", 0 0;
TD_zap_top.u_zap_alu_main.process_logical_instructions ;
    %fork t_5, S_0x2587c30;
    %jmp t_4;
    .scope S_0x2587c30;
t_5 ;
    %load/vec4 v0x250e580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.45, 8;
    %load/vec4 v0x23bf510_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x25c40f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x25c40f0_0, 0, 32;
    %load/vec4 v0x25c40f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x235f170_0, 0, 1;
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x258c730_0;
    %store/vec4 v0x235f170_0, 0, 1;
T_3.46 ;
    %load/vec4 v0x2499de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %vpi_call 3 371 "$display", "This should never happen, check the RTL!" {0 0 0};
    %jmp T_3.57;
T_3.47 ;
    %load/vec4 v0x25c4830_0;
    %load/vec4 v0x25c40f0_0;
    %and;
    %store/vec4 v0x238fcd0_0, 0, 32;
    %jmp T_3.57;
T_3.48 ;
    %load/vec4 v0x25c4830_0;
    %load/vec4 v0x25c40f0_0;
    %xor;
    %store/vec4 v0x238fcd0_0, 0, 32;
    %jmp T_3.57;
T_3.49 ;
    %load/vec4 v0x25c4830_0;
    %load/vec4 v0x25c40f0_0;
    %inv;
    %and;
    %store/vec4 v0x238fcd0_0, 0, 32;
    %jmp T_3.57;
T_3.50 ;
    %load/vec4 v0x25c40f0_0;
    %store/vec4 v0x238fcd0_0, 0, 32;
    %jmp T_3.57;
T_3.51 ;
    %load/vec4 v0x25c40f0_0;
    %inv;
    %store/vec4 v0x238fcd0_0, 0, 32;
    %jmp T_3.57;
T_3.52 ;
    %load/vec4 v0x25c4830_0;
    %load/vec4 v0x25c40f0_0;
    %or;
    %store/vec4 v0x238fcd0_0, 0, 32;
    %jmp T_3.57;
T_3.53 ;
    %load/vec4 v0x25c4830_0;
    %load/vec4 v0x25c40f0_0;
    %and;
    %store/vec4 v0x238fcd0_0, 0, 32;
    %jmp T_3.57;
T_3.54 ;
    %load/vec4 v0x25c4830_0;
    %load/vec4 v0x25c4830_0;
    %xor;
    %store/vec4 v0x238fcd0_0, 0, 32;
    %jmp T_3.57;
T_3.55 ;
    %load/vec4 v0x25c40f0_0;
    %store/vec4 v0x24960c0_0, 0, 32;
    %fork TD_zap_top.u_zap_alu_main.count_leading_zeros, S_0x25bfad0;
    %join;
    %load/vec4  v0x2495850_0;
    %pad/u 32;
    %store/vec4 v0x238fcd0_0, 0, 32;
    %jmp T_3.57;
T_3.57 ;
    %pop/vec4 1;
    %load/vec4 v0x23bf510_0;
    %store/vec4 v0x2330e40_0, 0, 4;
    %load/vec4 v0x2603530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.58, 8;
    %load/vec4 v0x235f170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2330e40_0, 4, 1;
T_3.58 ;
    %load/vec4 v0x238fcd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2603530_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.60, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2330e40_0, 4, 1;
T_3.60 ;
    %load/vec4 v0x238fcd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x2603530_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.62, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2330e40_0, 4, 1;
T_3.62 ;
    %load/vec4 v0x2330e40_0;
    %load/vec4 v0x238fcd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x257dee0_0, 0, 36;
    %end;
    .scope S_0x25c6d20;
t_4 %join;
    %end;
S_0x2587c30 .scope begin, "blk2" "blk2" 3 344, 3 344 0, S_0x25c6d20;
 .timescale 0 0;
v0x2330e40_0 .var "flags_out", 3 0;
v0x238fcd0_0 .var "rd", 31 0;
v0x235f170_0 .var "tmp_carry", 0 0;
S_0x258ed20 .scope module, "u_zap_decode_main" "zap_decode_main" 2 297, 9 25 0, S_0x257b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_shifter"
    .port_info 6 /INPUT 1 "i_stall_from_issue"
    .port_info 7 /INPUT 1 "i_irq"
    .port_info 8 /INPUT 1 "i_fiq"
    .port_info 9 /INPUT 1 "i_abt"
    .port_info 10 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 11 /INPUT 32 "i_cpu_mode"
    .port_info 12 /INPUT 32 "i_instruction"
    .port_info 13 /INPUT 1 "i_instruction_valid"
    .port_info 14 /OUTPUT 4 "o_condition_code_ff"
    .port_info 15 /OUTPUT 6 "o_destination_index_ff"
    .port_info 16 /OUTPUT 33 "o_alu_source_ff"
    .port_info 17 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 18 /OUTPUT 33 "o_shift_source_ff"
    .port_info 19 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 20 /OUTPUT 33 "o_shift_length_ff"
    .port_info 21 /OUTPUT 1 "o_flag_update_ff"
    .port_info 22 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 23 /OUTPUT 1 "o_mem_load_ff"
    .port_info 24 /OUTPUT 1 "o_mem_store_ff"
    .port_info 25 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 26 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 27 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 28 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 29 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 30 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 31 /OUTPUT 1 "o_stall_from_decode"
    .port_info 32 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 33 /OUTPUT 1 "o_switch_ff"
    .port_info 34 /OUTPUT 1 "o_irq_ff"
    .port_info 35 /OUTPUT 1 "o_fiq_ff"
    .port_info 36 /OUTPUT 1 "o_abt_ff"
    .port_info 37 /OUTPUT 1 "o_und_ff"
    .port_info 38 /OUTPUT 1 "o_swi_ff"
P_0x260a1d0 .param/l "ABT" 0 4 4, C4<10111>;
P_0x260a210 .param/l "AL" 0 6 16, C4<1110>;
P_0x260a250 .param/l "ALU_OPS" 0 9 32, +C4<00000000000000000000000000100000>;
P_0x260a290 .param/l "ARCH_CPSR" 0 7 23, +C4<00000000000000000000000000010001>;
P_0x260a2d0 .param/l "ARCH_CURR_SPSR" 0 7 24, +C4<00000000000000000000000000011011>;
P_0x260a310 .param/l "ARCH_DUMMY_REG0" 0 7 19, +C4<00000000000000000000000000011001>;
P_0x260a350 .param/l "ARCH_DUMMY_REG1" 0 7 20, +C4<00000000000000000000000000011010>;
P_0x260a390 .param/l "ARCH_LR" 0 7 5, C4<1110>;
P_0x260a3d0 .param/l "ARCH_PC" 0 7 6, C4<1111>;
P_0x260a410 .param/l "ARCH_REGS" 0 9 28, +C4<00000000000000000000000000100000>;
P_0x260a450 .param/l "ARCH_SP" 0 7 4, C4<1101>;
P_0x260a490 .param/l "ARCH_USR2_R10" 0 7 12, +C4<00000000000000000000000000010100>;
P_0x260a4d0 .param/l "ARCH_USR2_R11" 0 7 13, +C4<00000000000000000000000000010101>;
P_0x260a510 .param/l "ARCH_USR2_R12" 0 7 14, +C4<00000000000000000000000000010110>;
P_0x260a550 .param/l "ARCH_USR2_R13" 0 7 15, +C4<00000000000000000000000000010111>;
P_0x260a590 .param/l "ARCH_USR2_R14" 0 7 16, +C4<00000000000000000000000000011000>;
P_0x260a5d0 .param/l "ARCH_USR2_R8" 0 7 10, +C4<00000000000000000000000000010010>;
P_0x260a610 .param/l "ARCH_USR2_R9" 0 7 11, +C4<00000000000000000000000000010011>;
P_0x260a650 .param/l "C" 0 8 4, +C4<00000000000000000000000000011101>;
P_0x260a690 .param/l "CC" 0 6 5, C4<0011>;
P_0x260a6d0 .param/l "CS" 0 6 4, C4<0010>;
P_0x260a710 .param/l "EQ" 0 6 2, C4<0000>;
P_0x260a750 .param/l "F" 0 8 7, +C4<00000000000000000000000000000110>;
P_0x260a790 .param/l "FIQ" 0 4 2, C4<10001>;
P_0x260a7d0 .param/l "GE" 0 6 12, C4<1010>;
P_0x260a810 .param/l "GT" 0 6 14, C4<1100>;
P_0x260a850 .param/l "HI" 0 6 10, C4<1000>;
P_0x260a890 .param/l "I" 0 8 6, +C4<00000000000000000000000000000111>;
P_0x260a8d0 .param/l "IMMED_EN" 0 10 5, C4<1>;
P_0x260a910 .param/l "INDEX_EN" 0 10 4, C4<0>;
P_0x260a950 .param/l "IRQ" 0 4 3, C4<00000000000000000000000000010010>;
P_0x260a990 .param/l "LE" 0 6 15, C4<1101>;
P_0x260a9d0 .param/l "LS" 0 6 11, C4<1001>;
P_0x260aa10 .param/l "LT" 0 6 13, C4<1011>;
P_0x260aa50 .param/l "MI" 0 6 6, C4<0100>;
P_0x260aa90 .param/l "N" 0 8 2, +C4<00000000000000000000000000011111>;
P_0x260aad0 .param/l "NE" 0 6 3, C4<0001>;
P_0x260ab10 .param/l "NV" 0 6 17, C4<1111>;
P_0x260ab50 .param/l "PHY_ABT_R13" 0 7 69, +C4<00000000000000000000000000011111>;
P_0x260ab90 .param/l "PHY_ABT_R14" 0 7 70, +C4<00000000000000000000000000100000>;
P_0x260abd0 .param/l "PHY_ABT_SPSR" 0 7 82, +C4<00000000000000000000000000101001>;
P_0x260ac10 .param/l "PHY_CPSR" 0 7 34, +C4<00000000000000000000000000010001>;
P_0x260ac50 .param/l "PHY_DUMMY_REG0" 0 7 75, +C4<00000000000000000000000000100011>;
P_0x260ac90 .param/l "PHY_DUMMY_REG1" 0 7 76, +C4<00000000000000000000000000100100>;
P_0x260acd0 .param/l "PHY_FIQ_R10" 0 7 54, +C4<00000000000000000000000000010100>;
P_0x260ad10 .param/l "PHY_FIQ_R11" 0 7 55, +C4<00000000000000000000000000010101>;
P_0x260ad50 .param/l "PHY_FIQ_R12" 0 7 56, +C4<00000000000000000000000000010110>;
P_0x260ad90 .param/l "PHY_FIQ_R13" 0 7 57, +C4<00000000000000000000000000010111>;
P_0x260add0 .param/l "PHY_FIQ_R14" 0 7 58, +C4<00000000000000000000000000011000>;
P_0x260ae10 .param/l "PHY_FIQ_R8" 0 7 52, +C4<00000000000000000000000000010010>;
P_0x260ae50 .param/l "PHY_FIQ_R9" 0 7 53, +C4<00000000000000000000000000010011>;
P_0x260ae90 .param/l "PHY_FIQ_SPSR" 0 7 78, +C4<00000000000000000000000000100101>;
P_0x260aed0 .param/l "PHY_IRQ_R13" 0 7 60, +C4<00000000000000000000000000011001>;
P_0x260af10 .param/l "PHY_IRQ_R14" 0 7 61, +C4<00000000000000000000000000011010>;
P_0x260af50 .param/l "PHY_IRQ_SPSR" 0 7 79, +C4<00000000000000000000000000100110>;
P_0x260af90 .param/l "PHY_PC" 0 7 32, +C4<00000000000000000000000000001111>;
P_0x260afd0 .param/l "PHY_RAZ_REGISTER" 0 7 33, +C4<00000000000000000000000000010000>;
P_0x260b010 .param/l "PHY_REGS" 0 9 39, +C4<00000000000000000000000000101110>;
P_0x260b050 .param/l "PHY_SVC_R13" 0 7 63, +C4<00000000000000000000000000011011>;
P_0x260b090 .param/l "PHY_SVC_R14" 0 7 64, +C4<00000000000000000000000000011100>;
P_0x260b0d0 .param/l "PHY_SVC_SPSR" 0 7 80, +C4<00000000000000000000000000100111>;
P_0x260b110 .param/l "PHY_SWI_R13" 0 7 72, +C4<00000000000000000000000000100001>;
P_0x260b150 .param/l "PHY_SWI_R14" 0 7 73, +C4<00000000000000000000000000100010>;
P_0x260b190 .param/l "PHY_SWI_SPSR" 0 7 83, +C4<00000000000000000000000000101010>;
P_0x260b1d0 .param/l "PHY_UND_R13" 0 7 66, +C4<00000000000000000000000000011101>;
P_0x260b210 .param/l "PHY_UND_R14" 0 7 67, +C4<00000000000000000000000000011110>;
P_0x260b250 .param/l "PHY_UND_SPSR" 0 7 81, +C4<00000000000000000000000000101000>;
P_0x260b290 .param/l "PHY_USR_R0" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x260b2d0 .param/l "PHY_USR_R1" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x260b310 .param/l "PHY_USR_R10" 0 7 46, +C4<00000000000000000000000000001010>;
P_0x260b350 .param/l "PHY_USR_R11" 0 7 47, +C4<00000000000000000000000000001011>;
P_0x260b390 .param/l "PHY_USR_R12" 0 7 48, +C4<00000000000000000000000000001100>;
P_0x260b3d0 .param/l "PHY_USR_R13" 0 7 49, +C4<00000000000000000000000000001101>;
P_0x260b410 .param/l "PHY_USR_R14" 0 7 50, +C4<00000000000000000000000000001110>;
P_0x260b450 .param/l "PHY_USR_R2" 0 7 38, +C4<00000000000000000000000000000010>;
P_0x260b490 .param/l "PHY_USR_R3" 0 7 39, +C4<00000000000000000000000000000011>;
P_0x260b4d0 .param/l "PHY_USR_R4" 0 7 40, +C4<00000000000000000000000000000100>;
P_0x260b510 .param/l "PHY_USR_R5" 0 7 41, +C4<00000000000000000000000000000101>;
P_0x260b550 .param/l "PHY_USR_R6" 0 7 42, +C4<00000000000000000000000000000110>;
P_0x260b590 .param/l "PHY_USR_R7" 0 7 43, +C4<00000000000000000000000000000111>;
P_0x260b5d0 .param/l "PHY_USR_R8" 0 7 44, +C4<00000000000000000000000000001000>;
P_0x260b610 .param/l "PHY_USR_R9" 0 7 45, +C4<00000000000000000000000000001001>;
P_0x260b650 .param/l "PL" 0 6 7, C4<0101>;
P_0x260b690 .param/l "RAZ_REGISTER" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x260b6d0 .param/l "SHIFT_OPS" 0 9 36, +C4<00000000000000000000000000000101>;
P_0x260b710 .param/l "SVC" 0 4 5, C4<10011>;
P_0x260b750 .param/l "SYS" 0 4 7, C4<11111>;
P_0x260b790 .param/l "T" 0 8 8, +C4<00000000000000000000000000000101>;
P_0x260b7d0 .param/l "TOTAL_ARCH_REGS" 0 7 27, +C4<00000000000000000000000000011100>;
P_0x260b810 .param/l "TOTAL_PHY_REGS" 0 7 85, +C4<00000000000000000000000000101011>;
P_0x260b850 .param/l "UND" 0 4 8, C4<11011>;
P_0x260b890 .param/l "USR" 0 4 6, C4<10000>;
P_0x260b8d0 .param/l "V" 0 8 5, +C4<00000000000000000000000000100110>;
P_0x260b910 .param/l "VC" 0 6 9, C4<0111>;
P_0x260b950 .param/l "VS" 0 6 8, C4<0110>;
P_0x260b990 .param/l "Z" 0 8 3, +C4<00000000000000000000000000011110>;
L_0x2658100 .functor BUFZ 1, v0x262a470_0, C4<0>, C4<0>, C4<0>;
L_0x7f0371a60018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x2658db0 .functor XNOR 1, L_0x2658cc0, L_0x7f0371a60018, C4<0>, C4<0>;
L_0x7f0371a600a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x2669550 .functor XNOR 1, L_0x26694b0, L_0x7f0371a600a8, C4<0>, C4<0>;
L_0x7f0371a60138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x26698f0 .functor XNOR 1, L_0x2669cf0, L_0x7f0371a60138, C4<0>, C4<0>;
v0x2623430_0 .net/2u *"_s10", 0 0, L_0x7f0371a60018;  1 drivers
v0x26234d0_0 .net *"_s12", 0 0, L_0x2658db0;  1 drivers
v0x2623570_0 .net *"_s15", 4 0, L_0x2658ec0;  1 drivers
v0x2623680_0 .net *"_s19", 5 0, L_0x2658f60;  1 drivers
v0x2623760_0 .net *"_s21", 4 0, L_0x2659050;  1 drivers
v0x2623890_0 .net *"_s22", 32 0, L_0x2659140;  1 drivers
L_0x7f0371a60060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2623970_0 .net *"_s25", 26 0, L_0x7f0371a60060;  1 drivers
v0x2623a50_0 .net *"_s29", 0 0, L_0x26694b0;  1 drivers
v0x2623b30_0 .net *"_s3", 4 0, L_0x2658b30;  1 drivers
v0x2623ca0_0 .net/2u *"_s30", 0 0, L_0x7f0371a600a8;  1 drivers
v0x2623d80_0 .net *"_s32", 0 0, L_0x2669550;  1 drivers
v0x2623e40_0 .net *"_s35", 4 0, L_0x2669660;  1 drivers
v0x2623f20_0 .net *"_s39", 5 0, L_0x2669760;  1 drivers
v0x2624000_0 .net *"_s41", 4 0, L_0x2669800;  1 drivers
v0x26240e0_0 .net *"_s42", 32 0, L_0x2669960;  1 drivers
L_0x7f0371a600f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26241c0_0 .net *"_s45", 26 0, L_0x7f0371a600f0;  1 drivers
v0x26242a0_0 .net *"_s49", 0 0, L_0x2669cf0;  1 drivers
v0x2624450_0 .net/2u *"_s50", 0 0, L_0x7f0371a60138;  1 drivers
v0x26244f0_0 .net *"_s52", 0 0, L_0x26698f0;  1 drivers
v0x26245b0_0 .net *"_s55", 4 0, L_0x2669e80;  1 drivers
v0x2624690_0 .net *"_s59", 5 0, L_0x266a030;  1 drivers
v0x2624770_0 .net *"_s61", 4 0, L_0x266a120;  1 drivers
v0x2624850_0 .net *"_s62", 32 0, L_0x266a2b0;  1 drivers
L_0x7f0371a60180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2624930_0 .net *"_s65", 26 0, L_0x7f0371a60180;  1 drivers
v0x2624a10_0 .net *"_s69", 4 0, L_0x266a580;  1 drivers
v0x2624af0_0 .net *"_s9", 0 0, L_0x2658cc0;  1 drivers
v0x2624bd0_0 .net "alu_source_nxt", 32 0, v0x2617720_0;  1 drivers
v0x2624c90_0 .net "arm_instruction", 34 0, v0x261b170_0;  1 drivers
v0x2624d30_0 .net "arm_instruction_valid", 0 0, v0x261b250_0;  1 drivers
v0x2624e20_0 .net "bl_fetch_stall", 0 0, v0x260d5e0_0;  1 drivers
v0x2624ec0_0 .net "bl_instruction", 34 0, v0x260d400_0;  1 drivers
v0x2624fb0_0 .net "bl_instruction_valid", 0 0, v0x260d4a0_0;  1 drivers
v0x26250a0_0 .net "destination_index_nxt", 4 0, v0x2617910_0;  1 drivers
v0x2624360_0 .net "i_abt", 0 0, v0x262a470_0;  alias, 1 drivers
v0x2625350_0 .net "i_clear_from_alu", 0 0, v0x257d5d0_0;  alias, 1 drivers
v0x26253f0_0 .net "i_clear_from_writeback", 0 0, v0x2644230_0;  alias, 1 drivers
v0x2625490_0 .net "i_clk", 0 0, o0x7f0371aa9828;  alias, 0 drivers
v0x2625530_0 .net "i_cpu_mode", 31 0, L_0x25aa0a0;  alias, 1 drivers
v0x26255d0_0 .net "i_data_stall", 0 0, o0x7f0371aa98e8;  alias, 0 drivers
v0x2625670_0 .net "i_fiq", 0 0, o0x7f0371aac1f8;  alias, 0 drivers
v0x2625710_0 .net "i_instruction", 31 0, v0x262a510_0;  alias, 1 drivers
v0x26257b0_0 .net "i_instruction_valid", 0 0, v0x262a670_0;  alias, 1 drivers
v0x2625850_0 .net "i_irq", 0 0, o0x7f0371aac228;  alias, 0 drivers
v0x2625920_0 .net "i_pc_plus_8_ff", 31 0, v0x262a5b0_0;  alias, 1 drivers
v0x26259c0_0 .net "i_reset", 0 0, o0x7f0371aa9be8;  alias, 0 drivers
v0x2625a60_0 .net "i_stall_from_issue", 0 0, v0x26375c0_0;  alias, 1 drivers
v0x2625b50_0 .net "i_stall_from_shifter", 0 0, v0x264ae00_0;  alias, 1 drivers
v0x2625c40_0 .net "mem_fetch_stall", 0 0, v0x2622760_0;  1 drivers
v0x2625d10_0 .net "mem_fiq", 0 0, v0x26224e0_0;  1 drivers
v0x2625e00_0 .net "mem_instruction", 34 0, v0x2622580_0;  1 drivers
v0x2625ef0_0 .net "mem_instruction_valid", 0 0, v0x2622620_0;  1 drivers
v0x2625fe0_0 .net "mem_irq", 0 0, v0x26226c0_0;  1 drivers
v0x26260d0_0 .net "mem_srcdest_index_nxt", 4 0, v0x2617e40_0;  1 drivers
v0x2626170_0 .var "o_abt_ff", 0 0;
v0x2626210_0 .net "o_abt_nxt", 0 0, L_0x2658100;  1 drivers
v0x26262b0_0 .var "o_alu_operation_ff", 4 0;
v0x2626390_0 .net "o_alu_operation_nxt", 4 0, v0x2617650_0;  1 drivers
v0x2626450_0 .var "o_alu_source_ff", 32 0;
v0x2626510_0 .net "o_alu_source_nxt", 32 0, L_0x2669290;  1 drivers
v0x26265f0_0 .var "o_condition_code_ff", 3 0;
v0x26266d0_0 .net "o_condition_code_nxt", 3 0, v0x26177e0_0;  1 drivers
v0x2626790_0 .var "o_destination_index_ff", 5 0;
v0x2626850_0 .net "o_destination_index_nxt", 5 0, L_0x2658bd0;  1 drivers
v0x2626930_0 .var "o_fiq_ff", 0 0;
v0x26269f0_0 .net "o_fiq_nxt", 0 0, v0x260d360_0;  1 drivers
v0x2625140_0 .var "o_flag_update_ff", 0 0;
v0x26251e0_0 .net "o_flag_update_nxt", 0 0, v0x26179f0_0;  1 drivers
v0x26252b0_0 .var "o_irq_ff", 0 0;
v0x2626ea0_0 .net "o_irq_nxt", 0 0, v0x260d540_0;  1 drivers
v0x2626f40_0 .var "o_mem_load_ff", 0 0;
v0x2626fe0_0 .net "o_mem_load_nxt", 0 0, v0x2617ab0_0;  1 drivers
v0x2627080_0 .var "o_mem_pre_index_ff", 0 0;
v0x2627120_0 .net "o_mem_pre_index_nxt", 0 0, v0x2617b70_0;  1 drivers
v0x26271c0_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x2627260_0 .net "o_mem_signed_byte_enable_nxt", 0 0, v0x2617cc0_0;  1 drivers
v0x2627330_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x26273d0_0 .net "o_mem_signed_halfword_enable_nxt", 0 0, v0x2617d80_0;  1 drivers
v0x26274a0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x2627560_0 .net "o_mem_srcdest_index_nxt", 5 0, L_0x266a620;  1 drivers
v0x2627640_0 .var "o_mem_store_ff", 0 0;
v0x2627700_0 .net "o_mem_store_nxt", 0 0, v0x2617f20_0;  1 drivers
v0x26277d0_0 .var "o_mem_translate_ff", 0 0;
v0x2627870_0 .net "o_mem_translate_nxt", 0 0, v0x2617fe0_0;  1 drivers
v0x2627940_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x26279e0_0 .net "o_mem_unsigned_byte_enable_nxt", 0 0, v0x26180a0_0;  1 drivers
v0x2627ab0_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x2627b50_0 .net "o_mem_unsigned_halfword_enable_nxt", 0 0, v0x2618160_0;  1 drivers
v0x2627c20_0 .var "o_pc_plus_8_ff", 31 0;
v0x2627ce0_0 .var "o_shift_length_ff", 32 0;
v0x2627dc0_0 .net "o_shift_length_nxt", 32 0, L_0x266a3a0;  1 drivers
v0x2627ea0_0 .var "o_shift_operation_ff", 2 0;
v0x2627f80_0 .net "o_shift_operation_nxt", 2 0, v0x26183d0_0;  1 drivers
v0x2628070_0 .var "o_shift_source_ff", 32 0;
v0x2628150_0 .net "o_shift_source_nxt", 32 0, L_0x2669aa0;  1 drivers
v0x2628230_0 .var "o_stall_from_decode", 0 0;
v0x26282f0_0 .var "o_swi_ff", 0 0;
v0x26283b0_0 .var "o_swi_nxt", 0 0;
v0x2628470_0 .var "o_switch_ff", 0 0;
v0x2628530_0 .net "o_switch_nxt", 0 0, v0x2618550_0;  1 drivers
v0x26285d0_0 .var "o_und_ff", 0 0;
v0x2628670_0 .net "o_und_nxt", 0 0, v0x2618610_0;  1 drivers
v0x2628740_0 .net "shift_length_nxt", 32 0, v0x2618220_0;  1 drivers
v0x2628810_0 .net "shift_source_nxt", 32 0, v0x2618470_0;  1 drivers
E_0x238da40 .event edge, v0x260d5e0_0, v0x2622760_0;
E_0x23b1420 .event edge, v0x261afc0_0;
E_0x23b14e0 .event edge, v0x2617e40_0, v0x261aee0_0;
E_0x23b1660 .event edge, v0x2618220_0, v0x261aee0_0;
E_0x23ee7d0 .event edge, v0x2618470_0, v0x261aee0_0;
E_0x23ee890 .event edge, v0x2617720_0, v0x261aee0_0;
E_0x23eea10 .event edge, v0x2617910_0, v0x261aee0_0;
L_0x2658b30 .part L_0x25aa0a0, 0, 5;
L_0x2658bd0 .ufunc/e TD_zap_top.u_zap_decode_main.translate, 6, E_0x23eea10, v0x2617910_0, L_0x2658b30 (v0x260c540_0, v0x260c4a0_0) v0x260c5e0_0 S_0x260c2d0;
L_0x2658cc0 .part v0x2617720_0, 32, 1;
L_0x2658ec0 .part L_0x25aa0a0, 0, 5;
L_0x2658f60 .ufunc/e TD_zap_top.u_zap_decode_main.translate, 6, E_0x23ee890, L_0x2659050, L_0x2658ec0 (v0x260c540_0, v0x260c4a0_0) v0x260c5e0_0 S_0x260c2d0;
L_0x2659050 .part v0x2617720_0, 0, 5;
L_0x2659140 .concat [ 6 27 0 0], L_0x2658f60, L_0x7f0371a60060;
L_0x2669290 .functor MUXZ 33, L_0x2659140, v0x2617720_0, L_0x2658db0, C4<>;
L_0x26694b0 .part v0x2618470_0, 32, 1;
L_0x2669660 .part L_0x25aa0a0, 0, 5;
L_0x2669760 .ufunc/e TD_zap_top.u_zap_decode_main.translate, 6, E_0x23ee7d0, L_0x2669800, L_0x2669660 (v0x260c540_0, v0x260c4a0_0) v0x260c5e0_0 S_0x260c2d0;
L_0x2669800 .part v0x2618470_0, 0, 5;
L_0x2669960 .concat [ 6 27 0 0], L_0x2669760, L_0x7f0371a600f0;
L_0x2669aa0 .functor MUXZ 33, L_0x2669960, v0x2618470_0, L_0x2669550, C4<>;
L_0x2669cf0 .part v0x2618220_0, 32, 1;
L_0x2669e80 .part L_0x25aa0a0, 0, 5;
L_0x266a030 .ufunc/e TD_zap_top.u_zap_decode_main.translate, 6, E_0x23b1660, L_0x266a120, L_0x2669e80 (v0x260c540_0, v0x260c4a0_0) v0x260c5e0_0 S_0x260c2d0;
L_0x266a120 .part v0x2618220_0, 0, 5;
L_0x266a2b0 .concat [ 6 27 0 0], L_0x266a030, L_0x7f0371a60180;
L_0x266a3a0 .functor MUXZ 33, L_0x266a2b0, v0x2618220_0, L_0x26698f0, C4<>;
L_0x266a580 .part L_0x25aa0a0, 0, 5;
L_0x266a620 .ufunc/e TD_zap_top.u_zap_decode_main.translate, 6, E_0x23b14e0, v0x2617e40_0, L_0x266a580 (v0x260c540_0, v0x260c4a0_0) v0x260c5e0_0 S_0x260c2d0;
S_0x260c100 .scope task, "clear" "clear" 9 217, 9 217 0, S_0x258ed20;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.clear ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26252b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2626930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26282f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2626170_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x26265f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2626790_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2626450_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x26262b0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2628070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2627ea0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2627ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2625140_0, 0;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x26274a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2626f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2627640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2627080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2627940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26271c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2627330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2627ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26277d0_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x2627c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26285d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2628470_0, 0;
    %end;
S_0x260c2d0 .scope function, "translate" "translate" 11 4, 11 4 0, S_0x258ed20;
 .timescale 0 0;
v0x260c4a0_0 .var "cpu_mode", 4 0;
v0x260c540_0 .var "index", 4 0;
v0x260c5e0_0 .var "translate", 5 0;
TD_zap_top.u_zap_decode_main.translate ;
    %load/vec4 v0x260c540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.64, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.65, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_5.66, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.67, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.68, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.69, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.70, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.71, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.72, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_5.73, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.74, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.75, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.76, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.77, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.78, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_5.79, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_5.80, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.81, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.82, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_5.83, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_5.84, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_5.85, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_5.86, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_5.87, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_5.88, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_5.89, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_5.90, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_5.91, 6;
    %jmp T_5.92;
T_5.64 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.65 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.66 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.67 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.68 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.69 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.70 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.71 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.72 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.73 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.74 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.75 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.76 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.77 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.78 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.79 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.80 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.81 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.82 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.83 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.84 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.85 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.86 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.87 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.88 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.89 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.90 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.91 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.92;
T_5.92 ;
    %pop/vec4 1;
    %load/vec4 v0x260c4a0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.93, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_5.94, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_5.95, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.96, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_5.97, 6;
    %jmp T_5.98;
T_5.93 ;
    %load/vec4 v0x260c540_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.99, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_5.100, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.101, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.102, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.103, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.104, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.105, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.106, 6;
    %jmp T_5.107;
T_5.99 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.107;
T_5.100 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.107;
T_5.101 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.107;
T_5.102 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.107;
T_5.103 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.107;
T_5.104 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.107;
T_5.105 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.107;
T_5.106 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.107;
T_5.107 ;
    %pop/vec4 1;
    %jmp T_5.98;
T_5.94 ;
    %load/vec4 v0x260c540_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.108, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.109, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.110, 6;
    %jmp T_5.111;
T_5.108 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.111;
T_5.109 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.111;
T_5.110 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.111;
T_5.111 ;
    %pop/vec4 1;
    %jmp T_5.98;
T_5.95 ;
    %load/vec4 v0x260c540_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.112, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.113, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.114, 6;
    %jmp T_5.115;
T_5.112 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.115;
T_5.113 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.115;
T_5.114 ;
    %pushi/vec4 41, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.115;
T_5.115 ;
    %pop/vec4 1;
    %jmp T_5.98;
T_5.96 ;
    %load/vec4 v0x260c540_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.116, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.117, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.118, 6;
    %jmp T_5.119;
T_5.116 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.119;
T_5.117 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.119;
T_5.118 ;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.119;
T_5.119 ;
    %pop/vec4 1;
    %jmp T_5.98;
T_5.97 ;
    %load/vec4 v0x260c540_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.120, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.121, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.122, 6;
    %jmp T_5.123;
T_5.120 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.123;
T_5.121 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.123;
T_5.122 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x260c5e0_0, 0, 6;
    %jmp T_5.123;
T_5.123 ;
    %pop/vec4 1;
    %jmp T_5.98;
T_5.98 ;
    %pop/vec4 1;
    %end;
S_0x260c680 .scope module, "u_zap_bl_fsm" "zap_decode_bl_fsm" 9 296, 12 30 0, S_0x258ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_fiq"
    .port_info 3 /INPUT 1 "i_irq"
    .port_info 4 /INPUT 1 "i_clear_from_writeback"
    .port_info 5 /INPUT 1 "i_data_stall"
    .port_info 6 /INPUT 1 "i_clear_from_alu"
    .port_info 7 /INPUT 1 "i_stall_from_shifter"
    .port_info 8 /INPUT 1 "i_stall_from_issue"
    .port_info 9 /INPUT 35 "i_instruction"
    .port_info 10 /INPUT 1 "i_instruction_valid"
    .port_info 11 /OUTPUT 35 "o_instruction"
    .port_info 12 /OUTPUT 1 "o_instruction_valid"
    .port_info 13 /OUTPUT 1 "o_stall_from_decode"
    .port_info 14 /OUTPUT 1 "o_fiq"
    .port_info 15 /OUTPUT 1 "o_irq"
P_0x260c850 .param/l "S0" 1 12 69, +C4<00000000000000000000000000000000>;
P_0x260c890 .param/l "S1" 1 12 70, +C4<00000000000000000000000000000001>;
v0x260cba0_0 .net "i_clear_from_alu", 0 0, v0x257d5d0_0;  alias, 1 drivers
v0x260cc40_0 .net "i_clear_from_writeback", 0 0, v0x2644230_0;  alias, 1 drivers
v0x260cce0_0 .net "i_clk", 0 0, o0x7f0371aa9828;  alias, 0 drivers
v0x260cd80_0 .net "i_data_stall", 0 0, o0x7f0371aa98e8;  alias, 0 drivers
v0x260ce20_0 .net "i_fiq", 0 0, v0x26224e0_0;  alias, 1 drivers
v0x260cf10_0 .net "i_instruction", 34 0, v0x2622580_0;  alias, 1 drivers
v0x260cfb0_0 .net "i_instruction_valid", 0 0, v0x2622620_0;  alias, 1 drivers
v0x260d050_0 .net "i_irq", 0 0, v0x26226c0_0;  alias, 1 drivers
v0x260d0f0_0 .net "i_reset", 0 0, o0x7f0371aa9be8;  alias, 0 drivers
v0x260d220_0 .net "i_stall_from_issue", 0 0, v0x26375c0_0;  alias, 1 drivers
v0x260d2c0_0 .net "i_stall_from_shifter", 0 0, v0x264ae00_0;  alias, 1 drivers
v0x260d360_0 .var "o_fiq", 0 0;
v0x260d400_0 .var "o_instruction", 34 0;
v0x260d4a0_0 .var "o_instruction_valid", 0 0;
v0x260d540_0 .var "o_irq", 0 0;
v0x260d5e0_0 .var "o_stall_from_decode", 0 0;
v0x260d680_0 .var "state_ff", 0 0;
v0x260d830_0 .var "state_nxt", 0 0;
E_0x2432240/0 .event edge, v0x260cf10_0, v0x260cfb0_0, v0x260d050_0, v0x260ce20_0;
E_0x2432240/1 .event edge, v0x260d680_0;
E_0x2432240 .event/or E_0x2432240/0, E_0x2432240/1;
S_0x260d8d0 .scope module, "u_zap_decode" "zap_decode" 9 353, 13 33 0, S_0x258ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 35 "i_instruction"
    .port_info 1 /INPUT 1 "i_instruction_valid"
    .port_info 2 /OUTPUT 4 "o_condition_code"
    .port_info 3 /OUTPUT 5 "o_destination_index"
    .port_info 4 /OUTPUT 33 "o_alu_source"
    .port_info 5 /OUTPUT 5 "o_alu_operation"
    .port_info 6 /OUTPUT 33 "o_shift_source"
    .port_info 7 /OUTPUT 3 "o_shift_operation"
    .port_info 8 /OUTPUT 33 "o_shift_length"
    .port_info 9 /OUTPUT 1 "o_flag_update"
    .port_info 10 /OUTPUT 5 "o_mem_srcdest_index"
    .port_info 11 /OUTPUT 1 "o_mem_load"
    .port_info 12 /OUTPUT 1 "o_mem_store"
    .port_info 13 /OUTPUT 1 "o_mem_pre_index"
    .port_info 14 /OUTPUT 1 "o_mem_unsigned_byte_enable"
    .port_info 15 /OUTPUT 1 "o_mem_signed_byte_enable"
    .port_info 16 /OUTPUT 1 "o_mem_signed_halfword_enable"
    .port_info 17 /OUTPUT 1 "o_mem_unsigned_halfword_enable"
    .port_info 18 /OUTPUT 1 "o_mem_translate"
    .port_info 19 /OUTPUT 1 "o_und"
    .port_info 20 /OUTPUT 1 "o_switch"
P_0x260da50 .param/l "ABT" 0 4 4, C4<10111>;
P_0x260da90 .param/l "ADC" 0 5 7, C4<0101>;
P_0x260dad0 .param/l "ADD" 0 5 6, C4<0100>;
P_0x260db10 .param/l "AL" 0 6 16, C4<1110>;
P_0x260db50 .param/l "ALU_OPS" 0 13 43, +C4<00000000000000000000000000100000>;
P_0x260db90 .param/l "AND" 0 5 2, C4<0000>;
P_0x260dbd0 .param/l "ARCH_CPSR" 0 7 23, +C4<00000000000000000000000000010001>;
P_0x260dc10 .param/l "ARCH_CURR_SPSR" 0 7 24, +C4<00000000000000000000000000011011>;
P_0x260dc50 .param/l "ARCH_DUMMY_REG0" 0 7 19, +C4<00000000000000000000000000011001>;
P_0x260dc90 .param/l "ARCH_DUMMY_REG1" 0 7 20, +C4<00000000000000000000000000011010>;
P_0x260dcd0 .param/l "ARCH_LR" 0 7 5, C4<1110>;
P_0x260dd10 .param/l "ARCH_PC" 0 7 6, C4<1111>;
P_0x260dd50 .param/l "ARCH_REGS" 0 13 39, +C4<00000000000000000000000000100000>;
P_0x260dd90 .param/l "ARCH_SP" 0 7 4, C4<1101>;
P_0x260ddd0 .param/l "ARCH_USR2_R10" 0 7 12, +C4<00000000000000000000000000010100>;
P_0x260de10 .param/l "ARCH_USR2_R11" 0 7 13, +C4<00000000000000000000000000010101>;
P_0x260de50 .param/l "ARCH_USR2_R12" 0 7 14, +C4<00000000000000000000000000010110>;
P_0x260de90 .param/l "ARCH_USR2_R13" 0 7 15, +C4<00000000000000000000000000010111>;
P_0x260ded0 .param/l "ARCH_USR2_R14" 0 7 16, +C4<00000000000000000000000000011000>;
P_0x260df10 .param/l "ARCH_USR2_R8" 0 7 10, +C4<00000000000000000000000000010010>;
P_0x260df50 .param/l "ARCH_USR2_R9" 0 7 11, +C4<00000000000000000000000000010011>;
P_0x260df90 .param/l "ASR" 0 14 4, +C4<00000000000000000000000000000010>;
P_0x260dfd0 .param/l "BIC" 0 5 16, C4<1110>;
P_0x260e010 .param/l "BRANCH_INSTRUCTION" 1 15 12, C4<zzzz101zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x260e050 .param/l "BX_INST" 1 15 24, C4<zzzz000100101111111111110001zzzz>;
P_0x260e090 .param/l "C" 0 8 4, +C4<00000000000000000000000000011101>;
P_0x260e0d0 .param/l "CC" 0 6 5, C4<0011>;
P_0x260e110 .param/l "CLZ" 0 5 26, C4<11000>;
P_0x260e150 .param/l "CLZ_INST" 1 15 22, C4<zzzzz00010110000zzzz00000001zzzz>;
P_0x260e190 .param/l "CMN" 0 5 13, C4<1011>;
P_0x260e1d0 .param/l "CMP" 0 5 12, C4<1010>;
P_0x260e210 .param/l "CS" 0 6 4, C4<0010>;
P_0x260e250 .param/l "DATA_PROCESSING_IMMEDIATE" 1 15 7, C4<zzzz001zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x260e290 .param/l "DATA_PROCESSING_INSTRUCTION_SPECIFIED_SHIFT" 1 15 9, C4<zzzz000zzzzzzzzzzzzzzzzzzzz0zzzz>;
P_0x260e2d0 .param/l "DATA_PROCESSING_REGISTER_SPECIFIED_SHIFT" 1 15 8, C4<zzzz000zzzzzzzzzzzzzzzzz0zz1zzzz>;
P_0x260e310 .param/l "EOR" 0 5 3, C4<0001>;
P_0x260e350 .param/l "EQ" 0 6 2, C4<0000>;
P_0x260e390 .param/l "F" 0 8 7, +C4<00000000000000000000000000000110>;
P_0x260e3d0 .param/l "FIQ" 0 4 2, C4<10001>;
P_0x260e410 .param/l "FMOV" 0 5 20, C4<10010>;
P_0x260e450 .param/l "GE" 0 6 12, C4<1010>;
P_0x260e490 .param/l "GT" 0 6 14, C4<1100>;
P_0x260e4d0 .param/l "HALFWORD_LS" 1 15 29, C4<zzzz000zzzzzzzzzzzzzzzzz1zz1zzzz>;
P_0x260e510 .param/l "HI" 0 6 10, C4<1000>;
P_0x260e550 .param/l "I" 0 8 6, +C4<00000000000000000000000000000111>;
P_0x260e590 .param/l "IMMED_EN" 0 10 5, C4<1>;
P_0x260e5d0 .param/l "INDEX_EN" 0 10 4, C4<0>;
P_0x260e610 .param/l "IRQ" 0 4 3, C4<00000000000000000000000000010010>;
P_0x260e650 .param/l "LE" 0 6 15, C4<1101>;
P_0x260e690 .param/l "LS" 0 6 11, C4<1001>;
P_0x260e6d0 .param/l "LSL" 0 14 2, +C4<00000000000000000000000000000000>;
P_0x260e710 .param/l "LSR" 0 14 3, +C4<00000000000000000000000000000001>;
P_0x260e750 .param/l "LS_IMMEDIATE" 1 15 20, C4<zzzz010zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x260e790 .param/l "LS_INSTRUCTION_SPECIFIED_SHIFT" 1 15 19, C4<zzzz011zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x260e7d0 .param/l "LT" 0 6 13, C4<1011>;
P_0x260e810 .param/l "MI" 0 6 6, C4<0100>;
P_0x260e850 .param/l "MLA" 0 5 19, C4<10001>;
P_0x260e890 .param/l "MMOV" 0 5 21, C4<10011>;
P_0x260e8d0 .param/l "MOV" 0 5 15, C4<1101>;
P_0x260e910 .param/l "MRS" 1 15 14, C4<zzzz00010z001111zzzzzzzzzzzzzzzz>;
P_0x260e950 .param/l "MSR" 1 15 17, C4<zzzz00010z10zzzz1111zzzzzzzzzzzz>;
P_0x260e990 .param/l "MSR_IMMEDIATE" 1 15 15, C4<zzzz00110z10zzzz1111zzzzzzzzzzzz>;
P_0x260e9d0 .param/l "MUL" 0 5 18, C4<10000>;
P_0x260ea10 .param/l "MULT_INST" 1 15 26, C4<zzzz000000zzzzzzzzzzzzzz1001zzzz>;
P_0x260ea50 .param/l "MVN" 0 5 17, C4<1111>;
P_0x260ea90 .param/l "N" 0 8 2, +C4<00000000000000000000000000011111>;
P_0x260ead0 .param/l "NE" 0 6 3, C4<0001>;
P_0x260eb10 .param/l "NV" 0 6 17, C4<1111>;
P_0x260eb50 .param/l "ORR" 0 5 14, C4<1100>;
P_0x260eb90 .param/l "PHY_ABT_R13" 0 7 69, +C4<00000000000000000000000000011111>;
P_0x260ebd0 .param/l "PHY_ABT_R14" 0 7 70, +C4<00000000000000000000000000100000>;
P_0x260ec10 .param/l "PHY_ABT_SPSR" 0 7 82, +C4<00000000000000000000000000101001>;
P_0x260ec50 .param/l "PHY_CPSR" 0 7 34, +C4<00000000000000000000000000010001>;
P_0x260ec90 .param/l "PHY_DUMMY_REG0" 0 7 75, +C4<00000000000000000000000000100011>;
P_0x260ecd0 .param/l "PHY_DUMMY_REG1" 0 7 76, +C4<00000000000000000000000000100100>;
P_0x260ed10 .param/l "PHY_FIQ_R10" 0 7 54, +C4<00000000000000000000000000010100>;
P_0x260ed50 .param/l "PHY_FIQ_R11" 0 7 55, +C4<00000000000000000000000000010101>;
P_0x260ed90 .param/l "PHY_FIQ_R12" 0 7 56, +C4<00000000000000000000000000010110>;
P_0x260edd0 .param/l "PHY_FIQ_R13" 0 7 57, +C4<00000000000000000000000000010111>;
P_0x260ee10 .param/l "PHY_FIQ_R14" 0 7 58, +C4<00000000000000000000000000011000>;
P_0x260ee50 .param/l "PHY_FIQ_R8" 0 7 52, +C4<00000000000000000000000000010010>;
P_0x260ee90 .param/l "PHY_FIQ_R9" 0 7 53, +C4<00000000000000000000000000010011>;
P_0x260eed0 .param/l "PHY_FIQ_SPSR" 0 7 78, +C4<00000000000000000000000000100101>;
P_0x260ef10 .param/l "PHY_IRQ_R13" 0 7 60, +C4<00000000000000000000000000011001>;
P_0x260ef50 .param/l "PHY_IRQ_R14" 0 7 61, +C4<00000000000000000000000000011010>;
P_0x260ef90 .param/l "PHY_IRQ_SPSR" 0 7 79, +C4<00000000000000000000000000100110>;
P_0x260efd0 .param/l "PHY_PC" 0 7 32, +C4<00000000000000000000000000001111>;
P_0x260f010 .param/l "PHY_RAZ_REGISTER" 0 7 33, +C4<00000000000000000000000000010000>;
P_0x260f050 .param/l "PHY_SVC_R13" 0 7 63, +C4<00000000000000000000000000011011>;
P_0x260f090 .param/l "PHY_SVC_R14" 0 7 64, +C4<00000000000000000000000000011100>;
P_0x260f0d0 .param/l "PHY_SVC_SPSR" 0 7 80, +C4<00000000000000000000000000100111>;
P_0x260f110 .param/l "PHY_SWI_R13" 0 7 72, +C4<00000000000000000000000000100001>;
P_0x260f150 .param/l "PHY_SWI_R14" 0 7 73, +C4<00000000000000000000000000100010>;
P_0x260f190 .param/l "PHY_SWI_SPSR" 0 7 83, +C4<00000000000000000000000000101010>;
P_0x260f1d0 .param/l "PHY_UND_R13" 0 7 66, +C4<00000000000000000000000000011101>;
P_0x260f210 .param/l "PHY_UND_R14" 0 7 67, +C4<00000000000000000000000000011110>;
P_0x260f250 .param/l "PHY_UND_SPSR" 0 7 81, +C4<00000000000000000000000000101000>;
P_0x260f290 .param/l "PHY_USR_R0" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x260f2d0 .param/l "PHY_USR_R1" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x260f310 .param/l "PHY_USR_R10" 0 7 46, +C4<00000000000000000000000000001010>;
P_0x260f350 .param/l "PHY_USR_R11" 0 7 47, +C4<00000000000000000000000000001011>;
P_0x260f390 .param/l "PHY_USR_R12" 0 7 48, +C4<00000000000000000000000000001100>;
P_0x260f3d0 .param/l "PHY_USR_R13" 0 7 49, +C4<00000000000000000000000000001101>;
P_0x260f410 .param/l "PHY_USR_R14" 0 7 50, +C4<00000000000000000000000000001110>;
P_0x260f450 .param/l "PHY_USR_R2" 0 7 38, +C4<00000000000000000000000000000010>;
P_0x260f490 .param/l "PHY_USR_R3" 0 7 39, +C4<00000000000000000000000000000011>;
P_0x260f4d0 .param/l "PHY_USR_R4" 0 7 40, +C4<00000000000000000000000000000100>;
P_0x260f510 .param/l "PHY_USR_R5" 0 7 41, +C4<00000000000000000000000000000101>;
P_0x260f550 .param/l "PHY_USR_R6" 0 7 42, +C4<00000000000000000000000000000110>;
P_0x260f590 .param/l "PHY_USR_R7" 0 7 43, +C4<00000000000000000000000000000111>;
P_0x260f5d0 .param/l "PHY_USR_R8" 0 7 44, +C4<00000000000000000000000000001000>;
P_0x260f610 .param/l "PHY_USR_R9" 0 7 45, +C4<00000000000000000000000000001001>;
P_0x260f650 .param/l "PL" 0 6 7, C4<0101>;
P_0x260f690 .param/l "RAZ_REGISTER" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x260f6d0 .param/l "ROR" 0 14 5, +C4<00000000000000000000000000000011>;
P_0x260f710 .param/l "RORI" 0 14 6, +C4<00000000000000000000000000000100>;
P_0x260f750 .param/l "RSB" 0 5 5, C4<0011>;
P_0x260f790 .param/l "RSC" 0 5 9, C4<0111>;
P_0x260f7d0 .param/l "SBC" 0 5 8, C4<0110>;
P_0x260f810 .param/l "SHIFT_OPS" 0 13 47, +C4<00000000000000000000000000000101>;
P_0x260f850 .param/l "SIGNED_BYTE" 0 16 1, C4<00>;
P_0x260f890 .param/l "SIGNED_HALF_WORD" 0 16 3, C4<10>;
P_0x260f8d0 .param/l "SMLAL" 0 5 25, C4<10111>;
P_0x260f910 .param/l "SMULL" 0 5 24, C4<10110>;
P_0x260f950 .param/l "SOFTWARE_INTERRUPT" 1 15 32, C4<zzzz1111zzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x260f990 .param/l "SUB" 0 5 4, C4<0010>;
P_0x260f9d0 .param/l "SVC" 0 4 5, C4<10011>;
P_0x260fa10 .param/l "SYS" 0 4 7, C4<11111>;
P_0x260fa50 .param/l "T" 0 8 8, +C4<00000000000000000000000000000101>;
P_0x260fa90 .param/l "TEQ" 0 5 11, C4<1001>;
P_0x260fad0 .param/l "TOTAL_ARCH_REGS" 0 7 27, +C4<00000000000000000000000000011100>;
P_0x260fb10 .param/l "TOTAL_PHY_REGS" 0 7 85, +C4<00000000000000000000000000101011>;
P_0x260fb50 .param/l "TST" 0 5 10, C4<1000>;
P_0x260fb90 .param/l "T_BL" 1 15 39, C4<1111zzzzzzzzzzzz>;
P_0x260fbd0 .param/l "T_BRANCH_COND" 1 15 37, C4<1101zzzzzzzzzzzz>;
P_0x260fc10 .param/l "T_BRANCH_NOCOND" 1 15 38, C4<11100zzzzzzzzzzz>;
P_0x260fc50 .param/l "T_BX" 1 15 40, C4<010001110zzzz000>;
P_0x260fc90 .param/l "T_SWI" 1 15 43, C4<11011111zzzzzzzz>;
P_0x260fcd0 .param/l "UMLAL" 0 5 23, C4<10101>;
P_0x260fd10 .param/l "UMULL" 0 5 22, C4<10100>;
P_0x260fd50 .param/l "UND" 0 4 8, C4<11011>;
P_0x260fd90 .param/l "UNSIGNED_HALF_WORD" 0 16 2, C4<01>;
P_0x260fdd0 .param/l "USR" 0 4 6, C4<10000>;
P_0x260fe10 .param/l "V" 0 8 5, +C4<00000000000000000000000000100110>;
P_0x260fe50 .param/l "VC" 0 6 9, C4<0111>;
P_0x260fe90 .param/l "VS" 0 6 8, C4<0110>;
P_0x260fed0 .param/l "Z" 0 8 3, +C4<00000000000000000000000000011110>;
v0x26174a0_0 .net "i_instruction", 34 0, v0x260d400_0;  alias, 1 drivers
v0x2617580_0 .net "i_instruction_valid", 0 0, v0x260d4a0_0;  alias, 1 drivers
v0x2617650_0 .var "o_alu_operation", 4 0;
v0x2617720_0 .var "o_alu_source", 32 0;
v0x26177e0_0 .var "o_condition_code", 3 0;
v0x2617910_0 .var "o_destination_index", 4 0;
v0x26179f0_0 .var "o_flag_update", 0 0;
v0x2617ab0_0 .var "o_mem_load", 0 0;
v0x2617b70_0 .var "o_mem_pre_index", 0 0;
v0x2617cc0_0 .var "o_mem_signed_byte_enable", 0 0;
v0x2617d80_0 .var "o_mem_signed_halfword_enable", 0 0;
v0x2617e40_0 .var "o_mem_srcdest_index", 4 0;
v0x2617f20_0 .var "o_mem_store", 0 0;
v0x2617fe0_0 .var "o_mem_translate", 0 0;
v0x26180a0_0 .var "o_mem_unsigned_byte_enable", 0 0;
v0x2618160_0 .var "o_mem_unsigned_halfword_enable", 0 0;
v0x2618220_0 .var "o_shift_length", 32 0;
v0x26183d0_0 .var "o_shift_operation", 2 0;
v0x2618470_0 .var "o_shift_source", 32 0;
v0x2618550_0 .var "o_switch", 0 0;
v0x2618610_0 .var "o_und", 0 0;
E_0x26144c0 .event edge, v0x260d4a0_0, v0x260d400_0;
S_0x2614830 .scope task, "decode_branch" "decode_branch" 13 416, 13 416 0, S_0x260d8d0;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_branch ;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x26177e0_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x2617650_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x2617910_0, 0, 5;
    %pushi/vec4 15, 0, 33;
    %store/vec4 v0x2617720_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2617720_0, 4, 1;
    %load/vec4 v0x26174a0_0;
    %parti/s 24, 0, 2;
    %pad/s 33;
    %store/vec4 v0x2618470_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2618470_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26183d0_0, 0, 3;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 34, 7;
    %flag_set/vec4 8;
    %jmp/0 T_6.124, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_6.125, 8;
T_6.124 ; End of true expr.
    %pushi/vec4 2, 0, 33;
    %jmp/0 T_6.125, 8;
 ; End of false expr.
    %blend;
T_6.125;
    %store/vec4 v0x2618220_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2618220_0, 4, 1;
    %end;
S_0x2614a00 .scope task, "decode_bx" "decode_bx" 13 268, 13 268 0, S_0x260d8d0;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_bx ;
    %fork t_7, S_0x2614bf0;
    %jmp t_6;
    .scope S_0x2614bf0;
t_7 ;
    %load/vec4 v0x26174a0_0;
    %pad/u 32;
    %store/vec4 v0x2614de0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2614de0_0, 4, 8;
    %load/vec4 v0x2614de0_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x26170d0_0, 0, 34;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x2616f00;
    %join;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x26177e0_0, 0, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x2617650_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x2617910_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2617720_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2617720_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2618550_0, 0, 1;
    %end;
    .scope S_0x2614a00;
t_6 %join;
    %end;
S_0x2614bf0 .scope begin, "tskDecodeBx" "tskDecodeBx" 13 269, 13 269 0, S_0x2614a00;
 .timescale 0 0;
v0x2614de0_0 .var "temp", 31 0;
S_0x2614ee0 .scope task, "decode_clz" "decode_clz" 13 295, 13 295 0, S_0x260d8d0;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_clz ;
    %fork t_9, S_0x26150b0;
    %jmp t_8;
    .scope S_0x26150b0;
t_9 ;
    %load/vec4 v0x26174a0_0;
    %pad/u 32;
    %store/vec4 v0x2615280_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2615280_0, 4, 1;
    %load/vec4 v0x2615280_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x26170d0_0, 0, 34;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x2616f00;
    %join;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2617910_0, 0, 5;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x2617650_0, 0, 5;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x26177e0_0, 0, 4;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2617720_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2617720_0, 4, 1;
    %end;
    .scope S_0x2614ee0;
t_8 %join;
    %end;
S_0x26150b0 .scope begin, "tskDecodeClz" "tskDecodeClz" 13 296, 13 296 0, S_0x2614ee0;
 .timescale 0 0;
v0x2615280_0 .var "temp", 31 0;
S_0x2615380 .scope task, "decode_data_processing" "decode_data_processing" 13 438, 13 438 0, S_0x260d8d0;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing ;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x26177e0_0, 0, 4;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 21, 6;
    %pad/u 5;
    %store/vec4 v0x2617650_0, 0, 5;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x26179f0_0, 0, 1;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2617910_0, 0, 5;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %store/vec4 v0x2617720_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2617720_0, 4, 1;
    %load/vec4 v0x2617650_0;
    %cmpi/e 10, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x2617650_0;
    %cmpi/e 11, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x2617650_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x2617650_0;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_9.126, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x2617910_0, 0, 5;
T_9.126 ;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 25, 6;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 3, 3;
    %cmp/z;
    %jmp/1 T_9.128, 4;
    %dup/vec4;
    %pushi/vec4 0, 2, 3;
    %cmp/z;
    %jmp/1 T_9.129, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_9.130, 4;
    %vpi_call 13 465 "$display", "This should never happen! Check the RTL..!" {0 0 0};
    %vpi_call 13 466 "$finish" {0 0 0};
    %jmp T_9.132;
T_9.128 ;
    %load/vec4 v0x26174a0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x2616e00_0, 0, 12;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x2616c30;
    %join;
    %jmp T_9.132;
T_9.129 ;
    %load/vec4 v0x26174a0_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x26170d0_0, 0, 34;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x2616f00;
    %join;
    %jmp T_9.132;
T_9.130 ;
    %load/vec4 v0x26174a0_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x26173a0_0, 0, 34;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_register_specified_shift, S_0x26171d0;
    %join;
    %jmp T_9.132;
T_9.132 ;
    %pop/vec4 1;
    %end;
S_0x2615550 .scope task, "decode_halfword_ls" "decode_halfword_ls" 13 182, 13 182 0, S_0x260d8d0;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_halfword_ls ;
    %fork t_11, S_0x2615770;
    %jmp t_10;
    .scope S_0x2615770;
t_11 ;
    %load/vec4 v0x26174a0_0;
    %pad/u 12;
    %store/vec4 v0x2615960_0, 0, 12;
    %load/vec4 v0x26174a0_0;
    %pad/u 12;
    %store/vec4 v0x2615a60_0, 0, 12;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x26177e0_0, 0, 4;
    %load/vec4 v0x2615960_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2615960_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2615960_0, 4, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2615a60_0, 4, 8;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.133, 8;
    %load/vec4 v0x2615960_0;
    %store/vec4 v0x2616e00_0, 0, 12;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x2616c30;
    %join;
    %jmp T_10.134;
T_10.133 ;
    %load/vec4 v0x2615a60_0;
    %pad/u 34;
    %store/vec4 v0x26170d0_0, 0, 34;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x2616f00;
    %join;
T_10.134 ;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_10.135, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_10.136, 8;
T_10.135 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_10.136, 8;
 ; End of false expr.
    %blend;
T_10.136;
    %store/vec4 v0x2617650_0, 0, 5;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x2617720_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2617720_0, 4, 1;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x2617ab0_0, 0, 1;
    %load/vec4 v0x2617ab0_0;
    %nor/r;
    %store/vec4 v0x2617f20_0, 0, 1;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x2617b70_0, 0, 1;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0x2617b70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_10.137, 9;
    %load/vec4 v0x2617720_0;
    %jmp/1 T_10.138, 9;
T_10.137 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_10.138, 9;
 ; End of false expr.
    %blend;
T_10.138;
    %pad/u 5;
    %store/vec4 v0x2617910_0, 0, 5;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2617e40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26180a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2618160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2617d80_0, 0, 1;
    %load/vec4 v0x26174a0_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.139, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.140, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.141, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26180a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2618160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2617d80_0, 0, 1;
    %jmp T_10.143;
T_10.139 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2617cc0_0, 0, 1;
    %jmp T_10.143;
T_10.140 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2618160_0, 0, 1;
    %jmp T_10.143;
T_10.141 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2617d80_0, 0, 1;
    %jmp T_10.143;
T_10.143 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2615550;
t_10 %join;
    %end;
S_0x2615770 .scope begin, "tskDecodeHalfWordLs" "tskDecodeHalfWordLs" 13 183, 13 183 0, S_0x2615550;
 .timescale 0 0;
v0x2615960_0 .var "temp", 11 0;
v0x2615a60_0 .var "temp1", 11 0;
S_0x2615b40 .scope task, "decode_ls" "decode_ls" 13 321, 13 321 0, S_0x260d8d0;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_ls ;
    %fork t_13, S_0x2615d10;
    %jmp t_12;
    .scope S_0x2615d10;
t_13 ;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x26177e0_0, 0, 4;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 25, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.144, 8;
    %load/vec4 v0x26174a0_0;
    %parti/s 12, 0, 2;
    %pad/u 33;
    %store/vec4 v0x2618470_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2618470_0, 4, 1;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2618220_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2618220_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26183d0_0, 0, 3;
    %jmp T_11.145;
T_11.144 ;
    %load/vec4 v0x26174a0_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x26170d0_0, 0, 34;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x2616f00;
    %join;
T_11.145 ;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_11.146, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_11.147, 8;
T_11.146 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_11.147, 8;
 ; End of false expr.
    %blend;
T_11.147;
    %store/vec4 v0x2617650_0, 0, 5;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x2617720_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2617720_0, 4, 1;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x2617ab0_0, 0, 1;
    %load/vec4 v0x2617ab0_0;
    %nor/r;
    %store/vec4 v0x2617f20_0, 0, 1;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x2617b70_0, 0, 1;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0x2617b70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_11.148, 9;
    %load/vec4 v0x2617720_0;
    %jmp/1 T_11.149, 9;
T_11.148 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_11.149, 9;
 ; End of false expr.
    %blend;
T_11.149;
    %pad/u 5;
    %store/vec4 v0x2617910_0, 0, 5;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0x26180a0_0, 0, 1;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2617e40_0, 0, 5;
    %load/vec4 v0x2617b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.150, 8;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.152, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2617fe0_0, 0, 1;
T_11.152 ;
T_11.150 ;
    %end;
    .scope S_0x2615b40;
t_12 %join;
    %end;
S_0x2615d10 .scope begin, "tskDecodeLs" "tskDecodeLs" 13 322, 13 322 0, S_0x2615b40;
 .timescale 0 0;
S_0x2615f00 .scope task, "decode_mrs" "decode_mrs" 13 373, 13 373 0, S_0x260d8d0;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_mrs ;
    %load/vec4 v0x26174a0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x2616e00_0, 0, 12;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x2616c30;
    %join;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x26177e0_0, 0, 4;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2617910_0, 0, 5;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.154, 8;
    %pushi/vec4 27, 0, 33;
    %jmp/1 T_12.155, 8;
T_12.154 ; End of true expr.
    %pushi/vec4 17, 0, 33;
    %jmp/0 T_12.155, 8;
 ; End of false expr.
    %blend;
T_12.155;
    %store/vec4 v0x2617720_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2617720_0, 4, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x2617650_0, 0, 5;
    %end;
S_0x26160d0 .scope task, "decode_msr" "decode_msr" 13 390, 13 390 0, S_0x260d8d0;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_msr ;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.156, 8;
    %load/vec4 v0x26174a0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x2616e00_0, 0, 12;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x2616c30;
    %join;
    %jmp T_13.157;
T_13.156 ;
    %load/vec4 v0x26174a0_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0x26170d0_0, 0, 34;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x2616f00;
    %join;
T_13.157 ;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_13.158, 8;
    %pushi/vec4 17, 0, 32;
    %jmp/1 T_13.159, 8;
T_13.158 ; End of true expr.
    %pushi/vec4 27, 0, 32;
    %jmp/0 T_13.159, 8;
 ; End of false expr.
    %blend;
T_13.159;
    %pad/s 5;
    %store/vec4 v0x2617910_0, 0, 5;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x26177e0_0, 0, 4;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_13.160, 8;
    %pushi/vec4 18, 0, 5;
    %jmp/1 T_13.161, 8;
T_13.160 ; End of true expr.
    %pushi/vec4 19, 0, 5;
    %jmp/0 T_13.161, 8;
 ; End of false expr.
    %blend;
T_13.161;
    %store/vec4 v0x2617650_0, 0, 5;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0 T_13.162, 8;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %pushi/vec4 8, 0, 33;
    %and;
    %jmp/1 T_13.163, 8;
T_13.162 ; End of true expr.
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %jmp/0 T_13.163, 8;
 ; End of false expr.
    %blend;
T_13.163;
    %store/vec4 v0x2617720_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2617720_0, 4, 1;
    %end;
S_0x26162a0 .scope task, "decode_mult" "decode_mult" 13 243, 13 243 0, S_0x260d8d0;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_mult ;
    %fork t_15, S_0x2616500;
    %jmp t_14;
    .scope S_0x2616500;
t_15 ;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x26177e0_0, 0, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x2617650_0, 0, 5;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2617910_0, 0, 5;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0x2617720_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2617720_0, 4, 1;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x2618470_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2618470_0, 4, 1;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0 T_14.164, 8;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 34, 7;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %jmp/1 T_14.165, 8;
T_14.164 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_14.165, 8;
 ; End of false expr.
    %blend;
T_14.165;
    %store/vec4 v0x2618220_0, 0, 33;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0 T_14.166, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.167, 8;
T_14.166 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_14.167, 8;
 ; End of false expr.
    %blend;
T_14.167;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2618220_0, 4, 1;
    %end;
    .scope S_0x26162a0;
t_14 %join;
    %end;
S_0x2616500 .scope begin, "tskDecodeMult" "tskDecodeMult" 13 244, 13 244 0, S_0x26162a0;
 .timescale 0 0;
S_0x26166a0 .scope task, "decode_swi" "decode_swi" 13 161, 13 161 0, S_0x260d8d0;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_swi ;
    %fork t_17, S_0x2616870;
    %jmp t_16;
    .scope S_0x2616870;
t_17 ;
    %load/vec4 v0x26174a0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x26177e0_0, 0, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x2617650_0, 0, 5;
    %pushi/vec4 16, 0, 33;
    %store/vec4 v0x2617720_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2617720_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2617720_0, 4, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x2617910_0, 0, 5;
    %load/vec4 v0x26174a0_0;
    %parti/s 24, 0, 2;
    %pad/u 33;
    %store/vec4 v0x2618470_0, 0, 33;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26183d0_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2618220_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2618220_0, 4, 1;
    %end;
    .scope S_0x26166a0;
t_16 %join;
    %end;
S_0x2616870 .scope begin, "tskDecodeSWI" "tskDecodeSWI" 13 162, 13 162 0, S_0x26166a0;
 .timescale 0 0;
S_0x2616a60 .scope task, "decode_und" "decode_und" 13 154, 13 154 0, S_0x260d8d0;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_und ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2618610_0, 0, 1;
    %end;
S_0x2616c30 .scope task, "process_immediate" "process_immediate" 13 473, 13 473 0, S_0x260d8d0;
 .timescale 0 0;
v0x2616e00_0 .var "instruction", 11 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.process_immediate ;
    %load/vec4 v0x2616e00_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x2618220_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2618220_0, 4, 1;
    %load/vec4 v0x2616e00_0;
    %parti/s 8, 0, 2;
    %pad/u 33;
    %store/vec4 v0x2618470_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2618470_0, 4, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x26183d0_0, 0, 3;
    %end;
S_0x2616f00 .scope task, "process_instruction_specified_shift" "process_instruction_specified_shift" 13 489, 13 489 0, S_0x260d8d0;
 .timescale 0 0;
v0x26170d0_0 .var "instruction", 33 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift ;
    %load/vec4 v0x26170d0_0;
    %parti/s 5, 7, 4;
    %pad/u 33;
    %store/vec4 v0x2618220_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2618220_0, 4, 1;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x26170d0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x2618470_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2618470_0, 4, 1;
    %load/vec4 v0x26170d0_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0x26183d0_0, 0, 3;
    %load/vec4 v0x26183d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.168, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.169, 6;
    %jmp T_18.170;
T_18.168 ;
    %load/vec4 v0x2618220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.171, 8;
    %pushi/vec4 32, 0, 33;
    %store/vec4 v0x2618220_0, 0, 33;
T_18.171 ;
    %jmp T_18.170;
T_18.169 ;
    %load/vec4 v0x2618220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.173, 8;
    %pushi/vec4 32, 0, 33;
    %store/vec4 v0x2618220_0, 0, 33;
T_18.173 ;
    %jmp T_18.170;
T_18.170 ;
    %pop/vec4 1;
    %end;
S_0x26171d0 .scope task, "process_register_specified_shift" "process_register_specified_shift" 13 511, 13 511 0, S_0x260d8d0;
 .timescale 0 0;
v0x26173a0_0 .var "instruction", 33 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.process_register_specified_shift ;
    %load/vec4 v0x26173a0_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0x2618220_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2618220_0, 4, 1;
    %load/vec4 v0x26174a0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x26173a0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x2618470_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2618470_0, 4, 1;
    %load/vec4 v0x26173a0_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0x26183d0_0, 0, 3;
    %end;
S_0x2618a20 .scope module, "u_zap_decode_thumb" "zap_decode_thumb" 9 265, 17 21 0, S_0x258ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_instruction"
    .port_info 1 /INPUT 1 "i_instruction_valid"
    .port_info 2 /INPUT 32 "i_cpsr_ff"
    .port_info 3 /OUTPUT 35 "o_instruction"
    .port_info 4 /OUTPUT 1 "o_instruction_valid"
    .port_info 5 /OUTPUT 1 "o_und"
P_0x2618ba0 .param/l "AL" 0 6 16, C4<1110>;
P_0x2618be0 .param/l "BRANCH_INSTRUCTION" 1 15 12, C4<zzzz101zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x2618c20 .param/l "BX_INST" 1 15 24, C4<zzzz000100101111111111110001zzzz>;
P_0x2618c60 .param/l "C" 0 8 4, +C4<00000000000000000000000000011101>;
P_0x2618ca0 .param/l "CC" 0 6 5, C4<0011>;
P_0x2618ce0 .param/l "CLZ_INST" 1 15 22, C4<zzzzz00010110000zzzz00000001zzzz>;
P_0x2618d20 .param/l "CS" 0 6 4, C4<0010>;
P_0x2618d60 .param/l "DATA_PROCESSING_IMMEDIATE" 1 15 7, C4<zzzz001zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x2618da0 .param/l "DATA_PROCESSING_INSTRUCTION_SPECIFIED_SHIFT" 1 15 9, C4<zzzz000zzzzzzzzzzzzzzzzzzzz0zzzz>;
P_0x2618de0 .param/l "DATA_PROCESSING_REGISTER_SPECIFIED_SHIFT" 1 15 8, C4<zzzz000zzzzzzzzzzzzzzzzz0zz1zzzz>;
P_0x2618e20 .param/l "EQ" 0 6 2, C4<0000>;
P_0x2618e60 .param/l "F" 0 8 7, +C4<00000000000000000000000000000110>;
P_0x2618ea0 .param/l "GE" 0 6 12, C4<1010>;
P_0x2618ee0 .param/l "GT" 0 6 14, C4<1100>;
P_0x2618f20 .param/l "HALFWORD_LS" 1 15 29, C4<zzzz000zzzzzzzzzzzzzzzzz1zz1zzzz>;
P_0x2618f60 .param/l "HI" 0 6 10, C4<1000>;
P_0x2618fa0 .param/l "I" 0 8 6, +C4<00000000000000000000000000000111>;
P_0x2618fe0 .param/l "LE" 0 6 15, C4<1101>;
P_0x2619020 .param/l "LS" 0 6 11, C4<1001>;
P_0x2619060 .param/l "LS_IMMEDIATE" 1 15 20, C4<zzzz010zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x26190a0 .param/l "LS_INSTRUCTION_SPECIFIED_SHIFT" 1 15 19, C4<zzzz011zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x26190e0 .param/l "LT" 0 6 13, C4<1011>;
P_0x2619120 .param/l "MI" 0 6 6, C4<0100>;
P_0x2619160 .param/l "MRS" 1 15 14, C4<zzzz00010z001111zzzzzzzzzzzzzzzz>;
P_0x26191a0 .param/l "MSR" 1 15 17, C4<zzzz00010z10zzzz1111zzzzzzzzzzzz>;
P_0x26191e0 .param/l "MSR_IMMEDIATE" 1 15 15, C4<zzzz00110z10zzzz1111zzzzzzzzzzzz>;
P_0x2619220 .param/l "MULT_INST" 1 15 26, C4<zzzz000000zzzzzzzzzzzzzz1001zzzz>;
P_0x2619260 .param/l "N" 0 8 2, +C4<00000000000000000000000000011111>;
P_0x26192a0 .param/l "NE" 0 6 3, C4<0001>;
P_0x26192e0 .param/l "NV" 0 6 17, C4<1111>;
P_0x2619320 .param/l "PL" 0 6 7, C4<0101>;
P_0x2619360 .param/l "SOFTWARE_INTERRUPT" 1 15 32, C4<zzzz1111zzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x26193a0 .param/l "T" 0 8 8, +C4<00000000000000000000000000000101>;
P_0x26193e0 .param/l "T_BL" 1 15 39, C4<1111zzzzzzzzzzzz>;
P_0x2619420 .param/l "T_BRANCH_COND" 1 15 37, C4<1101zzzzzzzzzzzz>;
P_0x2619460 .param/l "T_BRANCH_NOCOND" 1 15 38, C4<11100zzzzzzzzzzz>;
P_0x26194a0 .param/l "T_BX" 1 15 40, C4<010001110zzzz000>;
P_0x26194e0 .param/l "T_SWI" 1 15 43, C4<11011111zzzzzzzz>;
P_0x2619520 .param/l "V" 0 8 5, +C4<00000000000000000000000000100110>;
P_0x2619560 .param/l "VC" 0 6 9, C4<0111>;
P_0x26195a0 .param/l "VS" 0 6 8, C4<0110>;
P_0x26195e0 .param/l "Z" 0 8 3, +C4<00000000000000000000000000011110>;
v0x261aee0_0 .net "i_cpsr_ff", 31 0, L_0x25aa0a0;  alias, 1 drivers
v0x261afc0_0 .net "i_instruction", 31 0, v0x262a510_0;  alias, 1 drivers
v0x261b0a0_0 .net "i_instruction_valid", 0 0, v0x262a670_0;  alias, 1 drivers
v0x261b170_0 .var "o_instruction", 34 0;
v0x261b250_0 .var "o_instruction_valid", 0 0;
v0x261b360_0 .var "o_und", 0 0;
E_0x261a9c0 .event edge, v0x261b0a0_0, v0x261afc0_0, v0x261aee0_0;
S_0x261ab00 .scope task, "decode_conditional_branch" "decode_conditional_branch" 17 61, 17 61 0, S_0x2618a20;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_conditional_branch ;
    %pushi/vec4 2638217216, 0, 32;
    %concati/vec4 0, 0, 3;
    %store/vec4 v0x261b170_0, 0, 35;
    %load/vec4 v0x261afc0_0;
    %parti/s 8, 0, 2;
    %pad/s 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x261b170_0, 4, 24;
    %end;
S_0x261acf0 .scope task, "decode_unconditional_branch" "decode_unconditional_branch" 17 69, 17 69 0, S_0x2618a20;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_unconditional_branch ;
    %pushi/vec4 2638217216, 0, 32;
    %concati/vec4 0, 0, 3;
    %store/vec4 v0x261b170_0, 0, 35;
    %load/vec4 v0x261afc0_0;
    %parti/s 11, 0, 2;
    %pad/s 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x261b170_0, 4, 24;
    %end;
S_0x261b520 .scope module, "u_zap_mem_fsm" "zap_decode_mem_fsm" 9 274, 18 22 0, S_0x258ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 35 "i_instruction"
    .port_info 3 /INPUT 1 "i_instruction_valid"
    .port_info 4 /INPUT 1 "i_irq"
    .port_info 5 /INPUT 1 "i_fiq"
    .port_info 6 /INPUT 1 "i_clear_from_writeback"
    .port_info 7 /INPUT 1 "i_data_stall"
    .port_info 8 /INPUT 1 "i_clear_from_alu"
    .port_info 9 /INPUT 1 "i_stall_from_shifter"
    .port_info 10 /INPUT 1 "i_issue_stall"
    .port_info 11 /OUTPUT 35 "o_instruction"
    .port_info 12 /OUTPUT 1 "o_instruction_valid"
    .port_info 13 /OUTPUT 1 "o_stall_from_decode"
    .port_info 14 /OUTPUT 1 "o_irq"
    .port_info 15 /OUTPUT 1 "o_fiq"
P_0x261b6f0 .param/l "ADC" 0 5 7, C4<0101>;
P_0x261b730 .param/l "ADD" 0 5 6, C4<0100>;
P_0x261b770 .param/l "AND" 0 5 2, C4<0000>;
P_0x261b7b0 .param/l "ARCH_CPSR" 0 7 23, +C4<00000000000000000000000000010001>;
P_0x261b7f0 .param/l "ARCH_CURR_SPSR" 0 7 24, +C4<00000000000000000000000000011011>;
P_0x261b830 .param/l "ARCH_DUMMY_REG0" 0 7 19, +C4<00000000000000000000000000011001>;
P_0x261b870 .param/l "ARCH_DUMMY_REG1" 0 7 20, +C4<00000000000000000000000000011010>;
P_0x261b8b0 .param/l "ARCH_LR" 0 7 5, C4<1110>;
P_0x261b8f0 .param/l "ARCH_PC" 0 7 6, C4<1111>;
P_0x261b930 .param/l "ARCH_SP" 0 7 4, C4<1101>;
P_0x261b970 .param/l "ARCH_USR2_R10" 0 7 12, +C4<00000000000000000000000000010100>;
P_0x261b9b0 .param/l "ARCH_USR2_R11" 0 7 13, +C4<00000000000000000000000000010101>;
P_0x261b9f0 .param/l "ARCH_USR2_R12" 0 7 14, +C4<00000000000000000000000000010110>;
P_0x261ba30 .param/l "ARCH_USR2_R13" 0 7 15, +C4<00000000000000000000000000010111>;
P_0x261ba70 .param/l "ARCH_USR2_R14" 0 7 16, +C4<00000000000000000000000000011000>;
P_0x261bab0 .param/l "ARCH_USR2_R8" 0 7 10, +C4<00000000000000000000000000010010>;
P_0x261baf0 .param/l "ARCH_USR2_R9" 0 7 11, +C4<00000000000000000000000000010011>;
P_0x261bb30 .param/l "BIC" 0 5 16, C4<1110>;
P_0x261bb70 .param/l "CLZ" 0 5 26, C4<11000>;
P_0x261bbb0 .param/l "CMN" 0 5 13, C4<1011>;
P_0x261bbf0 .param/l "CMP" 0 5 12, C4<1010>;
P_0x261bc30 .param/l "EOR" 0 5 3, C4<0001>;
P_0x261bc70 .param/l "FMOV" 0 5 20, C4<10010>;
P_0x261bcb0 .param/l "IDLE" 1 18 78, +C4<00000000000000000000000000000000>;
P_0x261bcf0 .param/l "MEMOP" 1 18 79, +C4<00000000000000000000000000000001>;
P_0x261bd30 .param/l "MLA" 0 5 19, C4<10001>;
P_0x261bd70 .param/l "MMOV" 0 5 21, C4<10011>;
P_0x261bdb0 .param/l "MOV" 0 5 15, C4<1101>;
P_0x261bdf0 .param/l "MUL" 0 5 18, C4<10000>;
P_0x261be30 .param/l "MVN" 0 5 17, C4<1111>;
P_0x261be70 .param/l "ORR" 0 5 14, C4<1100>;
P_0x261beb0 .param/l "PHY_ABT_R13" 0 7 69, +C4<00000000000000000000000000011111>;
P_0x261bef0 .param/l "PHY_ABT_R14" 0 7 70, +C4<00000000000000000000000000100000>;
P_0x261bf30 .param/l "PHY_ABT_SPSR" 0 7 82, +C4<00000000000000000000000000101001>;
P_0x261bf70 .param/l "PHY_CPSR" 0 7 34, +C4<00000000000000000000000000010001>;
P_0x261bfb0 .param/l "PHY_DUMMY_REG0" 0 7 75, +C4<00000000000000000000000000100011>;
P_0x261bff0 .param/l "PHY_DUMMY_REG1" 0 7 76, +C4<00000000000000000000000000100100>;
P_0x261c030 .param/l "PHY_FIQ_R10" 0 7 54, +C4<00000000000000000000000000010100>;
P_0x261c070 .param/l "PHY_FIQ_R11" 0 7 55, +C4<00000000000000000000000000010101>;
P_0x261c0b0 .param/l "PHY_FIQ_R12" 0 7 56, +C4<00000000000000000000000000010110>;
P_0x261c0f0 .param/l "PHY_FIQ_R13" 0 7 57, +C4<00000000000000000000000000010111>;
P_0x261c130 .param/l "PHY_FIQ_R14" 0 7 58, +C4<00000000000000000000000000011000>;
P_0x261c170 .param/l "PHY_FIQ_R8" 0 7 52, +C4<00000000000000000000000000010010>;
P_0x261c1b0 .param/l "PHY_FIQ_R9" 0 7 53, +C4<00000000000000000000000000010011>;
P_0x261c1f0 .param/l "PHY_FIQ_SPSR" 0 7 78, +C4<00000000000000000000000000100101>;
P_0x261c230 .param/l "PHY_IRQ_R13" 0 7 60, +C4<00000000000000000000000000011001>;
P_0x261c270 .param/l "PHY_IRQ_R14" 0 7 61, +C4<00000000000000000000000000011010>;
P_0x261c2b0 .param/l "PHY_IRQ_SPSR" 0 7 79, +C4<00000000000000000000000000100110>;
P_0x261c2f0 .param/l "PHY_PC" 0 7 32, +C4<00000000000000000000000000001111>;
P_0x261c330 .param/l "PHY_RAZ_REGISTER" 0 7 33, +C4<00000000000000000000000000010000>;
P_0x261c370 .param/l "PHY_SVC_R13" 0 7 63, +C4<00000000000000000000000000011011>;
P_0x261c3b0 .param/l "PHY_SVC_R14" 0 7 64, +C4<00000000000000000000000000011100>;
P_0x261c3f0 .param/l "PHY_SVC_SPSR" 0 7 80, +C4<00000000000000000000000000100111>;
P_0x261c430 .param/l "PHY_SWI_R13" 0 7 72, +C4<00000000000000000000000000100001>;
P_0x261c470 .param/l "PHY_SWI_R14" 0 7 73, +C4<00000000000000000000000000100010>;
P_0x261c4b0 .param/l "PHY_SWI_SPSR" 0 7 83, +C4<00000000000000000000000000101010>;
P_0x261c4f0 .param/l "PHY_UND_R13" 0 7 66, +C4<00000000000000000000000000011101>;
P_0x261c530 .param/l "PHY_UND_R14" 0 7 67, +C4<00000000000000000000000000011110>;
P_0x261c570 .param/l "PHY_UND_SPSR" 0 7 81, +C4<00000000000000000000000000101000>;
P_0x261c5b0 .param/l "PHY_USR_R0" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x261c5f0 .param/l "PHY_USR_R1" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x261c630 .param/l "PHY_USR_R10" 0 7 46, +C4<00000000000000000000000000001010>;
P_0x261c670 .param/l "PHY_USR_R11" 0 7 47, +C4<00000000000000000000000000001011>;
P_0x261c6b0 .param/l "PHY_USR_R12" 0 7 48, +C4<00000000000000000000000000001100>;
P_0x261c6f0 .param/l "PHY_USR_R13" 0 7 49, +C4<00000000000000000000000000001101>;
P_0x261c730 .param/l "PHY_USR_R14" 0 7 50, +C4<00000000000000000000000000001110>;
P_0x261c770 .param/l "PHY_USR_R2" 0 7 38, +C4<00000000000000000000000000000010>;
P_0x261c7b0 .param/l "PHY_USR_R3" 0 7 39, +C4<00000000000000000000000000000011>;
P_0x261c7f0 .param/l "PHY_USR_R4" 0 7 40, +C4<00000000000000000000000000000100>;
P_0x261c830 .param/l "PHY_USR_R5" 0 7 41, +C4<00000000000000000000000000000101>;
P_0x261c870 .param/l "PHY_USR_R6" 0 7 42, +C4<00000000000000000000000000000110>;
P_0x261c8b0 .param/l "PHY_USR_R7" 0 7 43, +C4<00000000000000000000000000000111>;
P_0x261c8f0 .param/l "PHY_USR_R8" 0 7 44, +C4<00000000000000000000000000001000>;
P_0x261c930 .param/l "PHY_USR_R9" 0 7 45, +C4<00000000000000000000000000001001>;
P_0x261c970 .param/l "RAZ_REGISTER" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x261c9b0 .param/l "RSB" 0 5 5, C4<0011>;
P_0x261c9f0 .param/l "RSC" 0 5 9, C4<0111>;
P_0x261ca30 .param/l "SBC" 0 5 8, C4<0110>;
P_0x261ca70 .param/l "SMLAL" 0 5 25, C4<10111>;
P_0x261cab0 .param/l "SMULL" 0 5 24, C4<10110>;
P_0x261caf0 .param/l "SUB" 0 5 4, C4<0010>;
P_0x261cb30 .param/l "TEQ" 0 5 11, C4<1001>;
P_0x261cb70 .param/l "TOTAL_ARCH_REGS" 0 7 27, +C4<00000000000000000000000000011100>;
P_0x261cbb0 .param/l "TOTAL_PHY_REGS" 0 7 85, +C4<00000000000000000000000000101011>;
P_0x261cbf0 .param/l "TST" 0 5 10, C4<1000>;
P_0x261cc30 .param/l "UMLAL" 0 5 23, C4<10101>;
P_0x261cc70 .param/l "UMULL" 0 5 22, C4<10100>;
P_0x261ccb0 .param/l "WRITE_PC" 1 18 80, +C4<00000000000000000000000000000010>;
v0x26215b0_0 .net "base", 3 0, L_0x2658170;  1 drivers
v0x26216b0_0 .net "branch_offset", 11 0, L_0x2658a90;  1 drivers
v0x2621790_0 .net "cc", 3 0, L_0x2658340;  1 drivers
v0x2621880_0 .net "i_clear_from_alu", 0 0, v0x257d5d0_0;  alias, 1 drivers
v0x2621970_0 .net "i_clear_from_writeback", 0 0, v0x2644230_0;  alias, 1 drivers
v0x2621ab0_0 .net "i_clk", 0 0, o0x7f0371aa9828;  alias, 0 drivers
v0x2621ba0_0 .net "i_data_stall", 0 0, o0x7f0371aa98e8;  alias, 0 drivers
v0x2621c90_0 .net "i_fiq", 0 0, o0x7f0371aac1f8;  alias, 0 drivers
v0x2621d50_0 .net "i_instruction", 34 0, v0x261b170_0;  alias, 1 drivers
v0x2621ea0_0 .net "i_instruction_valid", 0 0, v0x261b250_0;  alias, 1 drivers
v0x2621f70_0 .net "i_irq", 0 0, o0x7f0371aac228;  alias, 0 drivers
v0x2622010_0 .net "i_issue_stall", 0 0, v0x26375c0_0;  alias, 1 drivers
v0x26220b0_0 .net "i_reset", 0 0, o0x7f0371aa9be8;  alias, 0 drivers
v0x2622150_0 .net "i_stall_from_shifter", 0 0, v0x264ae00_0;  alias, 1 drivers
v0x26221f0_0 .net "id", 2 0, L_0x26583e0;  1 drivers
v0x2622290_0 .net "link", 0 0, L_0x26589f0;  1 drivers
v0x2622330_0 .net "load", 0 0, L_0x2658810;  1 drivers
v0x26224e0_0 .var "o_fiq", 0 0;
v0x2622580_0 .var "o_instruction", 34 0;
v0x2622620_0 .var "o_instruction_valid", 0 0;
v0x26226c0_0 .var "o_irq", 0 0;
v0x2622760_0 .var "o_stall_from_decode", 0 0;
v0x2622800_0 .net "pre_index", 0 0, L_0x2658480;  1 drivers
v0x26228a0_0 .net "reglist", 15 0, L_0x2658950;  1 drivers
v0x2622940_0 .var "reglist_ff", 15 0;
v0x2622a20_0 .var "reglist_nxt", 15 0;
v0x2622b00_0 .net "s_bit", 0 0, L_0x26586d0;  1 drivers
v0x2622bc0_0 .net "srcdest", 3 0, L_0x2658210;  1 drivers
v0x2622ca0_0 .var "state_ff", 2 0;
v0x2622d80_0 .var "state_nxt", 2 0;
v0x2622e60_0 .net "store", 0 0, L_0x26588b0;  1 drivers
v0x2622f20_0 .net "up", 0 0, L_0x2658520;  1 drivers
v0x2622fe0_0 .net "writeback", 0 0, L_0x2658770;  1 drivers
E_0x261fad0/0 .event edge, v0x2622ca0_0, v0x26221f0_0, v0x261b250_0, v0x2621790_0;
E_0x261fad0/1 .event edge, v0x26215b0_0, v0x26228a0_0, v0x2621f70_0, v0x2621c90_0;
E_0x261fad0/2 .event edge, v0x261b170_0, v0x2622940_0, v0x2620e30_0, v0x2622330_0;
E_0x261fad0/3 .event edge, v0x2622b00_0;
E_0x261fad0 .event/or E_0x261fad0/0, E_0x261fad0/1, E_0x261fad0/2, E_0x261fad0/3;
L_0x2658170 .part v0x261b170_0, 16, 4;
L_0x2658210 .part v0x261b170_0, 12, 4;
L_0x2658340 .part v0x261b170_0, 28, 4;
L_0x26583e0 .part v0x261b170_0, 25, 3;
L_0x2658480 .part v0x261b170_0, 24, 1;
L_0x2658520 .part v0x261b170_0, 23, 1;
L_0x26586d0 .part v0x261b170_0, 22, 1;
L_0x2658770 .part v0x261b170_0, 21, 1;
L_0x2658810 .part v0x261b170_0, 20, 1;
L_0x26588b0 .reduce/nor L_0x2658810;
L_0x2658950 .part v0x261b170_0, 0, 16;
L_0x26589f0 .part v0x261b170_0, 24, 1;
L_0x2658a90 .part v0x261b170_0, 0, 12;
S_0x261fb80 .scope task, "clear" "clear" 18 280, 18 280 0, S_0x261b520;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2622ca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x2622940_0, 0;
    %end;
S_0x261fd70 .scope function, "map" "map" 18 182, 18 182 0, S_0x261b520;
 .timescale 0 0;
v0x261ff60_0 .var "base", 3 0;
v0x2620040_0 .var "cc", 3 0;
v0x2620120_0 .var "enc", 3 0;
v0x2620210_0 .var "id", 2 0;
v0x26202f0_0 .var "instr", 31 0;
v0x2620420_0 .var "list", 15 0;
v0x2620500_0 .var "load", 0 0;
v0x26205c0_0 .var "map", 33 0;
v0x26206a0_0 .var "pre_index", 0 0;
v0x26207f0_0 .var "reglist", 15 0;
v0x26208d0_0 .var "s_bit", 0 0;
v0x2620990_0 .var "srcdest", 3 0;
v0x2620a70_0 .var "store", 0 0;
v0x2620b30_0 .var "up", 0 0;
v0x2620bf0_0 .var "writeback", 0 0;
TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.map ;
    %load/vec4 v0x26202f0_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x261ff60_0, 0, 4;
    %load/vec4 v0x26202f0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x2620990_0, 0, 4;
    %load/vec4 v0x26202f0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2620040_0, 0, 4;
    %load/vec4 v0x26202f0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0x2620210_0, 0, 3;
    %load/vec4 v0x26202f0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x26206a0_0, 0, 1;
    %load/vec4 v0x26202f0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x2620b30_0, 0, 1;
    %load/vec4 v0x26202f0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0x26208d0_0, 0, 1;
    %load/vec4 v0x26202f0_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0x2620bf0_0, 0, 1;
    %load/vec4 v0x26202f0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x2620500_0, 0, 1;
    %load/vec4 v0x2620500_0;
    %nor/r;
    %store/vec4 v0x2620a70_0, 0, 1;
    %load/vec4 v0x26202f0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x26207f0_0, 0, 16;
    %load/vec4 v0x26202f0_0;
    %pad/u 34;
    %store/vec4 v0x26205c0_0, 0, 34;
    %load/vec4 v0x26205c0_0;
    %pushi/vec4 4293918719, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0x26205c0_0, 0, 34;
    %load/vec4 v0x26205c0_0;
    %pushi/vec4 4286578687, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0x26205c0_0, 0, 34;
    %pushi/vec4 4, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 12;
    %load/vec4 v0x2620120_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 4;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 1;
    %load/vec4 v0x2620420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.175, 4;
    %load/vec4 v0x2620bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.177, 8;
    %load/vec4 v0x2620040_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x261ff60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 34;
    %store/vec4 v0x26205c0_0, 0, 34;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 1;
    %jmp T_23.178;
T_23.177 ;
    %pushi/vec4 0, 0, 34;
    %store/vec4 v0x26205c0_0, 0, 34;
T_23.178 ;
    %jmp T_23.176;
T_23.175 ;
    %load/vec4 v0x2620a70_0;
    %load/vec4 v0x26208d0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x2620500_0;
    %load/vec4 v0x26208d0_0;
    %and;
    %load/vec4 v0x2620420_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_23.179, 9;
    %load/vec4 v0x26205c0_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.181, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_23.182, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_23.183, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_23.184, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_23.185, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_23.186, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_23.187, 6;
    %jmp T_23.188;
T_23.181 ;
    %pushi/vec4 18, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 1;
    %jmp T_23.188;
T_23.182 ;
    %pushi/vec4 19, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 1;
    %jmp T_23.188;
T_23.183 ;
    %pushi/vec4 20, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 1;
    %jmp T_23.188;
T_23.184 ;
    %pushi/vec4 21, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 1;
    %jmp T_23.188;
T_23.185 ;
    %pushi/vec4 22, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 1;
    %jmp T_23.188;
T_23.186 ;
    %pushi/vec4 23, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 1;
    %jmp T_23.188;
T_23.187 ;
    %pushi/vec4 24, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 1;
    %jmp T_23.188;
T_23.188 ;
    %pop/vec4 1;
    %jmp T_23.180;
T_23.179 ;
    %load/vec4 v0x2620500_0;
    %load/vec4 v0x2620120_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.189, 8;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26205c0_0, 4, 1;
T_23.189 ;
T_23.180 ;
T_23.176 ;
    %end;
S_0x2620cb0 .scope begin, "mem_op_blk_1" "mem_op_blk_1" 18 130, 18 130 0, S_0x261b520;
 .timescale 0 0;
v0x2620e30_0 .var "pri_enc_out", 3 0;
S_0x2620f10 .scope function, "pri_enc" "pri_enc" 18 254, 18 254 0, S_0x261b520;
 .timescale 0 0;
v0x26213d0_0 .var "in", 15 0;
v0x26214d0_0 .var "pri_enc", 3 0;
TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.pri_enc ;
    %fork t_19, S_0x26210e0;
    %jmp t_18;
    .scope S_0x26210e0;
t_19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x26214d0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x26212d0_0, 0, 32;
T_24.191 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x26212d0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_24.192, 5;
    %load/vec4 v0x26213d0_0;
    %load/vec4 v0x26212d0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_24.193, 4;
    %load/vec4 v0x26212d0_0;
    %pad/s 4;
    %store/vec4 v0x26214d0_0, 0, 4;
T_24.193 ;
    %load/vec4 v0x26212d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x26212d0_0, 0, 32;
    %jmp T_24.191;
T_24.192 ;
    %end;
    .scope S_0x2620f10;
t_18 %join;
    %end;
S_0x26210e0 .scope begin, "priEncFn" "priEncFn" 18 255, 18 255 0, S_0x2620f10;
 .timescale 0 0;
v0x26212d0_0 .var/i "i", 31 0;
S_0x2628ee0 .scope module, "u_zap_fetch_main" "zap_fetch_main" 2 266, 19 17 0, S_0x257b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_shifter"
    .port_info 6 /INPUT 1 "i_stall_from_issue"
    .port_info 7 /INPUT 1 "i_stall_from_decode"
    .port_info 8 /INPUT 32 "i_pc_ff"
    .port_info 9 /INPUT 32 "i_cpsr_ff"
    .port_info 10 /INPUT 32 "i_instruction"
    .port_info 11 /INPUT 1 "i_valid"
    .port_info 12 /INPUT 1 "i_instr_abort"
    .port_info 13 /OUTPUT 32 "o_instruction"
    .port_info 14 /OUTPUT 1 "o_valid"
    .port_info 15 /OUTPUT 1 "o_instr_abort"
    .port_info 16 /OUTPUT 32 "o_pc_plus_8_ff"
P_0x2629060 .param/l "ABORT_PAYLOAD" 1 19 59, C4<00000000000000000000000000000000>;
P_0x26290a0 .param/l "C" 0 8 4, +C4<00000000000000000000000000011101>;
P_0x26290e0 .param/l "F" 0 8 7, +C4<00000000000000000000000000000110>;
P_0x2629120 .param/l "I" 0 8 6, +C4<00000000000000000000000000000111>;
P_0x2629160 .param/l "N" 0 8 2, +C4<00000000000000000000000000011111>;
P_0x26291a0 .param/l "T" 0 8 8, +C4<00000000000000000000000000000101>;
P_0x26291e0 .param/l "V" 0 8 5, +C4<00000000000000000000000000100110>;
P_0x2629220 .param/l "Z" 0 8 3, +C4<00000000000000000000000000011110>;
v0x2629820_0 .net "i_clear_from_alu", 0 0, v0x257d5d0_0;  alias, 1 drivers
v0x2629950_0 .net "i_clear_from_writeback", 0 0, v0x2644230_0;  alias, 1 drivers
v0x2629aa0_0 .net "i_clk", 0 0, o0x7f0371aa9828;  alias, 0 drivers
v0x2629c00_0 .net "i_cpsr_ff", 31 0, L_0x25aa0a0;  alias, 1 drivers
v0x2629ca0_0 .net "i_data_stall", 0 0, o0x7f0371aa98e8;  alias, 0 drivers
v0x2629dd0_0 .net "i_instr_abort", 0 0, o0x7f0371aadab8;  alias, 0 drivers
v0x2629e70_0 .net "i_instruction", 31 0, o0x7f0371aadae8;  alias, 0 drivers
v0x2629f50_0 .net "i_pc_ff", 31 0, v0x2644590_0;  alias, 1 drivers
v0x262a030_0 .net "i_reset", 0 0, o0x7f0371aa9be8;  alias, 0 drivers
v0x262a1f0_0 .net "i_stall_from_decode", 0 0, v0x2628230_0;  alias, 1 drivers
v0x262a290_0 .net "i_stall_from_issue", 0 0, v0x26375c0_0;  alias, 1 drivers
v0x262a330_0 .net "i_stall_from_shifter", 0 0, v0x264ae00_0;  alias, 1 drivers
v0x262a3d0_0 .net "i_valid", 0 0, o0x7f0371aadb48;  alias, 0 drivers
v0x262a470_0 .var "o_instr_abort", 0 0;
v0x262a510_0 .var "o_instruction", 31 0;
v0x262a5b0_0 .var "o_pc_plus_8_ff", 31 0;
v0x262a670_0 .var "o_valid", 0 0;
v0x262a820_0 .var "sleep_ff", 0 0;
S_0x262aae0 .scope module, "u_zap_issue_main" "zap_issue_main" 2 349, 20 22 0, S_0x257b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_shifter"
    .port_info 6 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 7 /INPUT 4 "i_condition_code_ff"
    .port_info 8 /INPUT 6 "i_destination_index_ff"
    .port_info 9 /INPUT 33 "i_alu_source_ff"
    .port_info 10 /INPUT 5 "i_alu_operation_ff"
    .port_info 11 /INPUT 33 "i_shift_source_ff"
    .port_info 12 /INPUT 3 "i_shift_operation_ff"
    .port_info 13 /INPUT 33 "i_shift_length_ff"
    .port_info 14 /INPUT 1 "i_flag_update_ff"
    .port_info 15 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 16 /INPUT 1 "i_mem_load_ff"
    .port_info 17 /INPUT 1 "i_mem_store_ff"
    .port_info 18 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 19 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 20 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 21 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 22 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 23 /INPUT 1 "i_mem_translate_ff"
    .port_info 24 /INPUT 1 "i_irq_ff"
    .port_info 25 /INPUT 1 "i_fiq_ff"
    .port_info 26 /INPUT 1 "i_abt_ff"
    .port_info 27 /INPUT 1 "i_swi_ff"
    .port_info 28 /INPUT 32 "i_rd_data_0"
    .port_info 29 /INPUT 32 "i_rd_data_1"
    .port_info 30 /INPUT 32 "i_rd_data_2"
    .port_info 31 /INPUT 32 "i_rd_data_3"
    .port_info 32 /INPUT 6 "i_shifter_destination_index_ff"
    .port_info 33 /INPUT 6 "i_alu_destination_index_ff"
    .port_info 34 /INPUT 6 "i_memory_destination_index_ff"
    .port_info 35 /INPUT 1 "i_alu_dav_nxt"
    .port_info 36 /INPUT 1 "i_alu_dav_ff"
    .port_info 37 /INPUT 1 "i_memory_dav_ff"
    .port_info 38 /INPUT 32 "i_alu_destination_value_nxt"
    .port_info 39 /INPUT 32 "i_alu_destination_value_ff"
    .port_info 40 /INPUT 32 "i_memory_destination_value_ff"
    .port_info 41 /INPUT 6 "i_shifter_mem_srcdest_index_ff"
    .port_info 42 /INPUT 6 "i_alu_mem_srcdest_index_ff"
    .port_info 43 /INPUT 6 "i_memory_mem_srcdest_index_ff"
    .port_info 44 /INPUT 1 "i_shifter_mem_load_ff"
    .port_info 45 /INPUT 1 "i_alu_mem_load_ff"
    .port_info 46 /INPUT 1 "i_memory_mem_load_ff"
    .port_info 47 /INPUT 32 "i_memory_mem_srcdest_value_ff"
    .port_info 48 /INPUT 1 "i_switch_ff"
    .port_info 49 /OUTPUT 1 "o_switch_ff"
    .port_info 50 /OUTPUT 6 "o_rd_index_0"
    .port_info 51 /OUTPUT 6 "o_rd_index_1"
    .port_info 52 /OUTPUT 6 "o_rd_index_2"
    .port_info 53 /OUTPUT 6 "o_rd_index_3"
    .port_info 54 /OUTPUT 4 "o_condition_code_ff"
    .port_info 55 /OUTPUT 6 "o_destination_index_ff"
    .port_info 56 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 57 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 58 /OUTPUT 1 "o_flag_update_ff"
    .port_info 59 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 60 /OUTPUT 1 "o_mem_load_ff"
    .port_info 61 /OUTPUT 1 "o_mem_store_ff"
    .port_info 62 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 63 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 64 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 65 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 66 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 67 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 68 /OUTPUT 1 "o_irq_ff"
    .port_info 69 /OUTPUT 1 "o_fiq_ff"
    .port_info 70 /OUTPUT 1 "o_abt_ff"
    .port_info 71 /OUTPUT 1 "o_swi_ff"
    .port_info 72 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 73 /OUTPUT 32 "o_shift_source_value_ff"
    .port_info 74 /OUTPUT 32 "o_shift_length_value_ff"
    .port_info 75 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 76 /OUTPUT 33 "o_alu_source_ff"
    .port_info 77 /OUTPUT 33 "o_shift_source_ff"
    .port_info 78 /OUTPUT 33 "o_shift_length_ff"
    .port_info 79 /OUTPUT 1 "o_stall_from_issue"
    .port_info 80 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 81 /OUTPUT 1 "o_shifter_disable_ff"
P_0x262ac60 .param/l "ADC" 0 5 7, C4<0101>;
P_0x262aca0 .param/l "ADD" 0 5 6, C4<0100>;
P_0x262ace0 .param/l "AL" 0 6 16, C4<1110>;
P_0x262ad20 .param/l "ALU_OPS" 0 20 31, +C4<00000000000000000000000000100000>;
P_0x262ad60 .param/l "AND" 0 5 2, C4<0000>;
P_0x262ada0 .param/l "ARCH_CPSR" 0 7 23, +C4<00000000000000000000000000010001>;
P_0x262ade0 .param/l "ARCH_CURR_SPSR" 0 7 24, +C4<00000000000000000000000000011011>;
P_0x262ae20 .param/l "ARCH_DUMMY_REG0" 0 7 19, +C4<00000000000000000000000000011001>;
P_0x262ae60 .param/l "ARCH_DUMMY_REG1" 0 7 20, +C4<00000000000000000000000000011010>;
P_0x262aea0 .param/l "ARCH_LR" 0 7 5, C4<1110>;
P_0x262aee0 .param/l "ARCH_PC" 0 7 6, C4<1111>;
P_0x262af20 .param/l "ARCH_SP" 0 7 4, C4<1101>;
P_0x262af60 .param/l "ARCH_USR2_R10" 0 7 12, +C4<00000000000000000000000000010100>;
P_0x262afa0 .param/l "ARCH_USR2_R11" 0 7 13, +C4<00000000000000000000000000010101>;
P_0x262afe0 .param/l "ARCH_USR2_R12" 0 7 14, +C4<00000000000000000000000000010110>;
P_0x262b020 .param/l "ARCH_USR2_R13" 0 7 15, +C4<00000000000000000000000000010111>;
P_0x262b060 .param/l "ARCH_USR2_R14" 0 7 16, +C4<00000000000000000000000000011000>;
P_0x262b0a0 .param/l "ARCH_USR2_R8" 0 7 10, +C4<00000000000000000000000000010010>;
P_0x262b0e0 .param/l "ARCH_USR2_R9" 0 7 11, +C4<00000000000000000000000000010011>;
P_0x262b120 .param/l "ASR" 0 14 4, +C4<00000000000000000000000000000010>;
P_0x262b160 .param/l "BIC" 0 5 16, C4<1110>;
P_0x262b1a0 .param/l "CC" 0 6 5, C4<0011>;
P_0x262b1e0 .param/l "CLZ" 0 5 26, C4<11000>;
P_0x262b220 .param/l "CMN" 0 5 13, C4<1011>;
P_0x262b260 .param/l "CMP" 0 5 12, C4<1010>;
P_0x262b2a0 .param/l "CS" 0 6 4, C4<0010>;
P_0x262b2e0 .param/l "EOR" 0 5 3, C4<0001>;
P_0x262b320 .param/l "EQ" 0 6 2, C4<0000>;
P_0x262b360 .param/l "FMOV" 0 5 20, C4<10010>;
P_0x262b3a0 .param/l "GE" 0 6 12, C4<1010>;
P_0x262b3e0 .param/l "GT" 0 6 14, C4<1100>;
P_0x262b420 .param/l "HI" 0 6 10, C4<1000>;
P_0x262b460 .param/l "IMMED_EN" 0 10 5, C4<1>;
P_0x262b4a0 .param/l "INDEX_EN" 0 10 4, C4<0>;
P_0x262b4e0 .param/l "LE" 0 6 15, C4<1101>;
P_0x262b520 .param/l "LS" 0 6 11, C4<1001>;
P_0x262b560 .param/l "LSL" 0 14 2, +C4<00000000000000000000000000000000>;
P_0x262b5a0 .param/l "LSR" 0 14 3, +C4<00000000000000000000000000000001>;
P_0x262b5e0 .param/l "LT" 0 6 13, C4<1011>;
P_0x262b620 .param/l "MI" 0 6 6, C4<0100>;
P_0x262b660 .param/l "MLA" 0 5 19, C4<10001>;
P_0x262b6a0 .param/l "MMOV" 0 5 21, C4<10011>;
P_0x262b6e0 .param/l "MOV" 0 5 15, C4<1101>;
P_0x262b720 .param/l "MUL" 0 5 18, C4<10000>;
P_0x262b760 .param/l "MVN" 0 5 17, C4<1111>;
P_0x262b7a0 .param/l "NE" 0 6 3, C4<0001>;
P_0x262b7e0 .param/l "NV" 0 6 17, C4<1111>;
P_0x262b820 .param/l "ORR" 0 5 14, C4<1100>;
P_0x262b860 .param/l "PHY_ABT_R13" 0 7 69, +C4<00000000000000000000000000011111>;
P_0x262b8a0 .param/l "PHY_ABT_R14" 0 7 70, +C4<00000000000000000000000000100000>;
P_0x262b8e0 .param/l "PHY_ABT_SPSR" 0 7 82, +C4<00000000000000000000000000101001>;
P_0x262b920 .param/l "PHY_CPSR" 0 7 34, +C4<00000000000000000000000000010001>;
P_0x262b960 .param/l "PHY_DUMMY_REG0" 0 7 75, +C4<00000000000000000000000000100011>;
P_0x262b9a0 .param/l "PHY_DUMMY_REG1" 0 7 76, +C4<00000000000000000000000000100100>;
P_0x262b9e0 .param/l "PHY_FIQ_R10" 0 7 54, +C4<00000000000000000000000000010100>;
P_0x262ba20 .param/l "PHY_FIQ_R11" 0 7 55, +C4<00000000000000000000000000010101>;
P_0x262ba60 .param/l "PHY_FIQ_R12" 0 7 56, +C4<00000000000000000000000000010110>;
P_0x262baa0 .param/l "PHY_FIQ_R13" 0 7 57, +C4<00000000000000000000000000010111>;
P_0x262bae0 .param/l "PHY_FIQ_R14" 0 7 58, +C4<00000000000000000000000000011000>;
P_0x262bb20 .param/l "PHY_FIQ_R8" 0 7 52, +C4<00000000000000000000000000010010>;
P_0x262bb60 .param/l "PHY_FIQ_R9" 0 7 53, +C4<00000000000000000000000000010011>;
P_0x262bba0 .param/l "PHY_FIQ_SPSR" 0 7 78, +C4<00000000000000000000000000100101>;
P_0x262bbe0 .param/l "PHY_IRQ_R13" 0 7 60, +C4<00000000000000000000000000011001>;
P_0x262bc20 .param/l "PHY_IRQ_R14" 0 7 61, +C4<00000000000000000000000000011010>;
P_0x262bc60 .param/l "PHY_IRQ_SPSR" 0 7 79, +C4<00000000000000000000000000100110>;
P_0x262bca0 .param/l "PHY_PC" 0 7 32, +C4<00000000000000000000000000001111>;
P_0x262bce0 .param/l "PHY_RAZ_REGISTER" 0 7 33, +C4<00000000000000000000000000010000>;
P_0x262bd20 .param/l "PHY_REGS" 0 20 27, +C4<00000000000000000000000000101110>;
P_0x262bd60 .param/l "PHY_SVC_R13" 0 7 63, +C4<00000000000000000000000000011011>;
P_0x262bda0 .param/l "PHY_SVC_R14" 0 7 64, +C4<00000000000000000000000000011100>;
P_0x262bde0 .param/l "PHY_SVC_SPSR" 0 7 80, +C4<00000000000000000000000000100111>;
P_0x262be20 .param/l "PHY_SWI_R13" 0 7 72, +C4<00000000000000000000000000100001>;
P_0x262be60 .param/l "PHY_SWI_R14" 0 7 73, +C4<00000000000000000000000000100010>;
P_0x262bea0 .param/l "PHY_SWI_SPSR" 0 7 83, +C4<00000000000000000000000000101010>;
P_0x262bee0 .param/l "PHY_UND_R13" 0 7 66, +C4<00000000000000000000000000011101>;
P_0x262bf20 .param/l "PHY_UND_R14" 0 7 67, +C4<00000000000000000000000000011110>;
P_0x262bf60 .param/l "PHY_UND_SPSR" 0 7 81, +C4<00000000000000000000000000101000>;
P_0x262bfa0 .param/l "PHY_USR_R0" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x262bfe0 .param/l "PHY_USR_R1" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x262c020 .param/l "PHY_USR_R10" 0 7 46, +C4<00000000000000000000000000001010>;
P_0x262c060 .param/l "PHY_USR_R11" 0 7 47, +C4<00000000000000000000000000001011>;
P_0x262c0a0 .param/l "PHY_USR_R12" 0 7 48, +C4<00000000000000000000000000001100>;
P_0x262c0e0 .param/l "PHY_USR_R13" 0 7 49, +C4<00000000000000000000000000001101>;
P_0x262c120 .param/l "PHY_USR_R14" 0 7 50, +C4<00000000000000000000000000001110>;
P_0x262c160 .param/l "PHY_USR_R2" 0 7 38, +C4<00000000000000000000000000000010>;
P_0x262c1a0 .param/l "PHY_USR_R3" 0 7 39, +C4<00000000000000000000000000000011>;
P_0x262c1e0 .param/l "PHY_USR_R4" 0 7 40, +C4<00000000000000000000000000000100>;
P_0x262c220 .param/l "PHY_USR_R5" 0 7 41, +C4<00000000000000000000000000000101>;
P_0x262c260 .param/l "PHY_USR_R6" 0 7 42, +C4<00000000000000000000000000000110>;
P_0x262c2a0 .param/l "PHY_USR_R7" 0 7 43, +C4<00000000000000000000000000000111>;
P_0x262c2e0 .param/l "PHY_USR_R8" 0 7 44, +C4<00000000000000000000000000001000>;
P_0x262c320 .param/l "PHY_USR_R9" 0 7 45, +C4<00000000000000000000000000001001>;
P_0x262c360 .param/l "PL" 0 6 7, C4<0101>;
P_0x262c3a0 .param/l "RAZ_REGISTER" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x262c3e0 .param/l "ROR" 0 14 5, +C4<00000000000000000000000000000011>;
P_0x262c420 .param/l "RORI" 0 14 6, +C4<00000000000000000000000000000100>;
P_0x262c460 .param/l "RSB" 0 5 5, C4<0011>;
P_0x262c4a0 .param/l "RSC" 0 5 9, C4<0111>;
P_0x262c4e0 .param/l "SBC" 0 5 8, C4<0110>;
P_0x262c520 .param/l "SHIFT_OPS" 0 20 35, +C4<00000000000000000000000000000101>;
P_0x262c560 .param/l "SMLAL" 0 5 25, C4<10111>;
P_0x262c5a0 .param/l "SMULL" 0 5 24, C4<10110>;
P_0x262c5e0 .param/l "SUB" 0 5 4, C4<0010>;
P_0x262c620 .param/l "TEQ" 0 5 11, C4<1001>;
P_0x262c660 .param/l "TOTAL_ARCH_REGS" 0 7 27, +C4<00000000000000000000000000011100>;
P_0x262c6a0 .param/l "TOTAL_PHY_REGS" 0 7 85, +C4<00000000000000000000000000101011>;
P_0x262c6e0 .param/l "TST" 0 5 10, C4<1000>;
P_0x262c720 .param/l "UMLAL" 0 5 23, C4<10101>;
P_0x262c760 .param/l "UMULL" 0 5 22, C4<10100>;
P_0x262c7a0 .param/l "VC" 0 6 9, C4<0111>;
P_0x262c7e0 .param/l "VS" 0 6 8, C4<0110>;
v0x2632e10_0 .net "i_abt_ff", 0 0, v0x2626170_0;  alias, 1 drivers
v0x2632f00_0 .net "i_alu_dav_ff", 0 0, v0x257cfd0_0;  alias, 1 drivers
v0x2632fd0_0 .net "i_alu_dav_nxt", 0 0, v0x257d090_0;  alias, 1 drivers
v0x26330d0_0 .net "i_alu_destination_index_ff", 5 0, v0x236b170_0;  alias, 1 drivers
v0x26331a0_0 .net "i_alu_destination_value_ff", 31 0, v0x25f0250_0;  alias, 1 drivers
v0x2633290_0 .net "i_alu_destination_value_nxt", 31 0, v0x257d4f0_0;  alias, 1 drivers
v0x2633360_0 .net "i_alu_mem_load_ff", 0 0, v0x24799d0_0;  alias, 1 drivers
v0x2633430_0 .net "i_alu_mem_srcdest_index_ff", 5 0, v0x2606050_0;  alias, 1 drivers
v0x2633500_0 .net "i_alu_operation_ff", 4 0, v0x26262b0_0;  alias, 1 drivers
v0x2633660_0 .net "i_alu_source_ff", 32 0, v0x2626450_0;  alias, 1 drivers
v0x2633730_0 .net "i_clear_from_alu", 0 0, v0x257d5d0_0;  alias, 1 drivers
v0x26337d0_0 .net "i_clear_from_writeback", 0 0, v0x2644230_0;  alias, 1 drivers
v0x2633870_0 .net "i_clk", 0 0, o0x7f0371aa9828;  alias, 0 drivers
v0x2633910_0 .net "i_condition_code_ff", 3 0, v0x26265f0_0;  alias, 1 drivers
v0x26339e0_0 .net "i_data_stall", 0 0, o0x7f0371aa98e8;  alias, 0 drivers
v0x2633a80_0 .net "i_destination_index_ff", 5 0, v0x2626790_0;  alias, 1 drivers
v0x2633b50_0 .net "i_fiq_ff", 0 0, v0x2626930_0;  alias, 1 drivers
v0x2633d00_0 .net "i_flag_update_ff", 0 0, v0x2625140_0;  alias, 1 drivers
v0x2633da0_0 .net "i_irq_ff", 0 0, v0x26252b0_0;  alias, 1 drivers
v0x2633e40_0 .net "i_mem_load_ff", 0 0, v0x2626f40_0;  alias, 1 drivers
v0x2633f10_0 .net "i_mem_pre_index_ff", 0 0, v0x2627080_0;  alias, 1 drivers
v0x2633fe0_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x26271c0_0;  alias, 1 drivers
v0x26340b0_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x2627330_0;  alias, 1 drivers
v0x2634180_0 .net "i_mem_srcdest_index_ff", 5 0, v0x26274a0_0;  alias, 1 drivers
v0x2634250_0 .net "i_mem_store_ff", 0 0, v0x2627640_0;  alias, 1 drivers
v0x2634320_0 .net "i_mem_translate_ff", 0 0, v0x26277d0_0;  alias, 1 drivers
v0x26343f0_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x2627940_0;  alias, 1 drivers
v0x26344c0_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x2627ab0_0;  alias, 1 drivers
v0x2634590_0 .net "i_memory_dav_ff", 0 0, v0x263c840_0;  alias, 1 drivers
v0x2634630_0 .net "i_memory_destination_index_ff", 5 0, v0x263c8e0_0;  alias, 1 drivers
v0x26346d0_0 .net "i_memory_destination_value_ff", 31 0, v0x263c7a0_0;  alias, 1 drivers
v0x2634770_0 .net "i_memory_mem_load_ff", 0 0, v0x263ccd0_0;  alias, 1 drivers
v0x2634810_0 .net "i_memory_mem_srcdest_index_ff", 5 0, v0x263ce60_0;  alias, 1 drivers
v0x2633bf0_0 .net "i_memory_mem_srcdest_value_ff", 31 0, o0x7f0371aae5f8;  alias, 0 drivers
v0x2634ac0_0 .net "i_pc_plus_8_ff", 31 0, v0x2627c20_0;  alias, 1 drivers
v0x2634b60_0 .net "i_rd_data_0", 31 0, v0x2644650_0;  alias, 1 drivers
v0x2634c00_0 .net "i_rd_data_1", 31 0, v0x2644720_0;  alias, 1 drivers
v0x2634ca0_0 .net "i_rd_data_2", 31 0, v0x26447f0_0;  alias, 1 drivers
v0x2634d40_0 .net "i_rd_data_3", 31 0, v0x26448c0_0;  alias, 1 drivers
v0x2634de0_0 .net "i_reset", 0 0, o0x7f0371aa9be8;  alias, 0 drivers
v0x2634e80_0 .net "i_shift_length_ff", 32 0, v0x2627ce0_0;  alias, 1 drivers
v0x2634f70_0 .net "i_shift_operation_ff", 2 0, v0x2627ea0_0;  alias, 1 drivers
v0x2635040_0 .net "i_shift_source_ff", 32 0, v0x2628070_0;  alias, 1 drivers
v0x2635110_0 .net "i_shifter_destination_index_ff", 5 0, v0x264dc70_0;  alias, 1 drivers
v0x26351e0_0 .net "i_shifter_mem_load_ff", 0 0, v0x264dfa0_0;  alias, 1 drivers
v0x26352b0_0 .net "i_shifter_mem_srcdest_index_ff", 5 0, v0x264e2d0_0;  alias, 1 drivers
v0x2635380_0 .net "i_stall_from_shifter", 0 0, v0x264ae00_0;  alias, 1 drivers
v0x26354b0_0 .net "i_swi_ff", 0 0, v0x26282f0_0;  alias, 1 drivers
v0x2635580_0 .net "i_switch_ff", 0 0, v0x2628470_0;  alias, 1 drivers
v0x2635650_0 .var "load_lock", 0 0;
v0x26356f0_0 .var "lock", 0 0;
v0x2635790_0 .var "o_abt_ff", 0 0;
v0x2635830_0 .var "o_alu_operation_ff", 4 0;
v0x26358f0_0 .var "o_alu_source_ff", 32 0;
v0x26359d0_0 .var "o_alu_source_value_ff", 31 0;
v0x2635ab0_0 .var "o_alu_source_value_nxt", 31 0;
v0x2635b90_0 .var "o_condition_code_ff", 3 0;
v0x2635c70_0 .var "o_destination_index_ff", 5 0;
v0x2635d50_0 .var "o_fiq_ff", 0 0;
v0x2635e10_0 .var "o_flag_update_ff", 0 0;
v0x2635ed0_0 .var "o_irq_ff", 0 0;
v0x2635f90_0 .var "o_mem_load_ff", 0 0;
v0x2636050_0 .var "o_mem_pre_index_ff", 0 0;
v0x2636110_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x26361d0_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x26348b0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x2634990_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x2636680_0 .var "o_mem_srcdest_value_nxt", 31 0;
v0x2636720_0 .var "o_mem_store_ff", 0 0;
v0x26367c0_0 .var "o_mem_translate_ff", 0 0;
v0x2636860_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x2636900_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x26369c0_0 .var "o_pc_plus_8_ff", 31 0;
v0x2636aa0_0 .var "o_rd_index_0", 5 0;
v0x2636b80_0 .var "o_rd_index_1", 5 0;
v0x2636c60_0 .var "o_rd_index_2", 5 0;
v0x2636d40_0 .var "o_rd_index_3", 5 0;
v0x2636e20_0 .var "o_shift_length_ff", 32 0;
v0x2636f00_0 .var "o_shift_length_value_ff", 31 0;
v0x2636fe0_0 .var "o_shift_length_value_nxt", 31 0;
v0x26370c0_0 .var "o_shift_operation_ff", 2 0;
v0x26371a0_0 .var "o_shift_source_ff", 32 0;
v0x2637280_0 .var "o_shift_source_value_ff", 31 0;
v0x2637360_0 .var "o_shift_source_value_nxt", 31 0;
v0x2637440_0 .var "o_shifter_disable_ff", 0 0;
v0x2637500_0 .var "o_shifter_disable_nxt", 0 0;
v0x26375c0_0 .var "o_stall_from_issue", 0 0;
v0x26376f0_0 .var "o_swi_ff", 0 0;
v0x26377b0_0 .var "o_switch_ff", 0 0;
v0x2637870_0 .var "shift_lock", 0 0;
E_0x2630830/0 .event edge, v0x2626450_0, v0x26348b0_0, v0x2635b90_0, v0x2635f90_0;
E_0x2630830/1 .event edge, v0x25739c0_0, v0x257d090_0, v0x255d970_0, v0x2606050_0;
E_0x2630830/2 .event edge, v0x257cfd0_0, v0x24799d0_0, v0x2628070_0, v0x2627ce0_0;
E_0x2630830/3 .event edge, v0x2627ea0_0, v0x2635c70_0, v0x26262b0_0;
E_0x2630830 .event/or E_0x2630830/0, E_0x2630830/1, E_0x2630830/2, E_0x2630830/3;
E_0x26308f0 .event edge, v0x26356f0_0;
E_0x2630950 .event edge, v0x2626450_0, v0x2628070_0, v0x2627ce0_0, v0x26274a0_0;
E_0x26309c0/0 .event edge, v0x2626450_0, v0x258fb10_0, v0x257d090_0, v0x257d4f0_0;
E_0x26309c0/1 .event edge, v0x25f0250_0, v0x236b170_0, v0x257cfd0_0, v0x2634630_0;
E_0x26309c0/2 .event edge, v0x2634590_0, v0x2634810_0, v0x2634770_0, v0x2634b60_0;
E_0x26309c0/3 .event edge, v0x2634c00_0, v0x2634ca0_0, v0x2634d40_0, v0x2628070_0;
E_0x26309c0/4 .event edge, v0x2627ce0_0, v0x26274a0_0;
E_0x26309c0 .event/or E_0x26309c0/0, E_0x26309c0/1, E_0x26309c0/2, E_0x26309c0/3, E_0x26309c0/4;
E_0x2630ad0 .event edge, v0x2637870_0, v0x2635650_0;
S_0x2630b10 .scope function, "determine_load_lock" "determine_load_lock" 20 558, 20 558 0, S_0x262aae0;
 .timescale 0 0;
v0x2630d00_0 .var "determine_load_lock", 0 0;
v0x2630de0_0 .var "i_alu_dav_ff", 0 0;
v0x2630ea0_0 .var "i_alu_dav_nxt", 0 0;
v0x2630f70_0 .var "i_alu_mem_load_ff", 0 0;
v0x2631030_0 .var "i_alu_mem_srcdest_index_ff", 5 0;
v0x2631160_0 .var "i_shifter_mem_load_ff", 0 0;
v0x2631220_0 .var "i_shifter_mem_srcdest_index_ff", 5 0;
v0x2631300_0 .var "index", 32 0;
v0x26313e0_0 .var "o_condition_code_ff", 3 0;
v0x2631550_0 .var "o_mem_load_ff", 0 0;
v0x2631610_0 .var "o_mem_srcdest_index_ff", 5 0;
TD_zap_top.u_zap_issue_main.determine_load_lock ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2630d00_0, 0, 1;
    %load/vec4 v0x2631300_0;
    %load/vec4 v0x2631610_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26313e0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x2631550_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x2631300_0;
    %load/vec4 v0x2631220_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2630ea0_0;
    %and;
    %load/vec4 v0x2631160_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x2631300_0;
    %load/vec4 v0x2631030_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2630de0_0;
    %and;
    %load/vec4 v0x2630f70_0;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_25.195, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2630d00_0, 0, 1;
T_25.195 ;
    %load/vec4 v0x2631300_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.197, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2630d00_0, 0, 1;
T_25.197 ;
    %end;
S_0x26316f0 .scope function, "get_register_value" "get_register_value" 20 378, 20 378 0, S_0x262aae0;
 .timescale 0 0;
v0x2631890_0 .var "get", 31 0;
v0x2631970_0 .var "get_register_value", 31 0;
v0x2631a50_0 .var "i_alu_dav_ff", 0 0;
v0x2631af0_0 .var "i_alu_dav_nxt", 0 0;
v0x2631bb0_0 .var "i_alu_destination_index_ff", 5 0;
v0x2631ce0_0 .var "i_alu_destination_value_ff", 31 0;
v0x2631dc0_0 .var "i_alu_destination_value_nxt", 31 0;
v0x2631ea0_0 .var "i_memory_dav_ff", 0 0;
v0x2631f60_0 .var "i_memory_destination_index_ff", 5 0;
v0x26320d0_0 .var "i_memory_mem_load_ff", 0 0;
v0x2632190_0 .var "i_memory_mem_srcdest_index_ff", 5 0;
v0x2632270_0 .var "i_rd_data_0", 31 0;
v0x2632350_0 .var "i_rd_data_1", 31 0;
v0x2632430_0 .var "i_rd_data_2", 31 0;
v0x2632510_0 .var "i_rd_data_3", 31 0;
v0x26325f0_0 .var "i_shifter_destination_index_ff", 32 0;
v0x26326d0_0 .var "index", 32 0;
v0x2632880_0 .var "rd_port", 1 0;
TD_zap_top.u_zap_issue_main.get_register_value ;
    %load/vec4 v0x26326d0_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.199, 8;
    %load/vec4 v0x26326d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x2631890_0, 0, 32;
    %jmp T_26.200;
T_26.199 ;
    %load/vec4 v0x26326d0_0;
    %cmpi/e 15, 0, 33;
    %jmp/0xz  T_26.201, 4;
    %load/vec4 v0x2634ac0_0;
    %store/vec4 v0x2631890_0, 0, 32;
    %jmp T_26.202;
T_26.201 ;
    %load/vec4 v0x26326d0_0;
    %load/vec4 v0x26325f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2631af0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.203, 8;
    %load/vec4 v0x2631dc0_0;
    %store/vec4 v0x2631890_0, 0, 32;
    %jmp T_26.204;
T_26.203 ;
    %load/vec4 v0x26326d0_0;
    %load/vec4 v0x2631bb0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2631a50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.205, 8;
    %load/vec4 v0x2631ce0_0;
    %store/vec4 v0x2631890_0, 0, 32;
    %jmp T_26.206;
T_26.205 ;
    %load/vec4 v0x26326d0_0;
    %load/vec4 v0x2631f60_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2631ea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.207, 8;
    %load/vec4 v0x26346d0_0;
    %store/vec4 v0x2631890_0, 0, 32;
    %jmp T_26.208;
T_26.207 ;
    %load/vec4 v0x2632880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.209, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.210, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.211, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.212, 6;
    %jmp T_26.213;
T_26.209 ;
    %load/vec4 v0x2632270_0;
    %store/vec4 v0x2631890_0, 0, 32;
    %jmp T_26.213;
T_26.210 ;
    %load/vec4 v0x2632350_0;
    %store/vec4 v0x2631890_0, 0, 32;
    %jmp T_26.213;
T_26.211 ;
    %load/vec4 v0x2632430_0;
    %store/vec4 v0x2631890_0, 0, 32;
    %jmp T_26.213;
T_26.212 ;
    %load/vec4 v0x2632510_0;
    %store/vec4 v0x2631890_0, 0, 32;
    %jmp T_26.213;
T_26.213 ;
    %pop/vec4 1;
T_26.208 ;
T_26.206 ;
T_26.204 ;
T_26.202 ;
T_26.200 ;
    %load/vec4 v0x26326d0_0;
    %load/vec4 v0x2632190_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x26320d0_0;
    %and;
    %load/vec4 v0x2631ea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.214, 8;
    %load/vec4 v0x2633bf0_0;
    %store/vec4 v0x2631890_0, 0, 32;
T_26.214 ;
    %load/vec4 v0x2631890_0;
    %store/vec4 v0x2631970_0, 0, 32;
    %end;
S_0x2632920 .scope function, "shifter_lock_check" "shifter_lock_check" 20 539, 20 539 0, S_0x262aae0;
 .timescale 0 0;
v0x2632aa0_0 .var "index", 32 0;
v0x2632b80_0 .var "o_condition_code_ff", 3 0;
v0x2632c60_0 .var "o_destination_index_ff", 5 0;
v0x2632d50_0 .var "shifter_lock_check", 0 0;
TD_zap_top.u_zap_issue_main.shifter_lock_check ;
    %load/vec4 v0x2632c60_0;
    %pad/u 33;
    %load/vec4 v0x2632aa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2632b80_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.216, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2632d50_0, 0, 1;
    %jmp T_27.217;
T_27.216 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2632d50_0, 0, 1;
T_27.217 ;
    %load/vec4 v0x2632aa0_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.218, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2632d50_0, 0, 1;
T_27.218 ;
    %end;
S_0x262fdd0 .scope module, "u_zap_memory_main" "zap_memory_main" 2 615, 21 13 0, S_0x257b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_mem_load_ff"
    .port_info 5 /INPUT 32 "i_mem_rd_data"
    .port_info 6 /INPUT 1 "i_dav_ff"
    .port_info 7 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 8 /INPUT 32 "i_alu_result_ff"
    .port_info 9 /INPUT 32 "i_flags_ff"
    .port_info 10 /INPUT 1 "i_flag_update_ff"
    .port_info 11 /INPUT 6 "i_destination_index_ff"
    .port_info 12 /INPUT 1 "i_irq_ff"
    .port_info 13 /INPUT 1 "i_fiq_ff"
    .port_info 14 /INPUT 1 "i_instr_abort_ff"
    .port_info 15 /INPUT 1 "i_swi_ff"
    .port_info 16 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 17 /OUTPUT 32 "o_alu_result_ff"
    .port_info 18 /OUTPUT 32 "o_flags_ff"
    .port_info 19 /OUTPUT 1 "o_flag_update_ff"
    .port_info 20 /OUTPUT 6 "o_destination_index_ff"
    .port_info 21 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 22 /OUTPUT 1 "o_dav_ff"
    .port_info 23 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 24 /OUTPUT 1 "o_irq_ff"
    .port_info 25 /OUTPUT 1 "o_fiq_ff"
    .port_info 26 /OUTPUT 1 "o_swi_ff"
    .port_info 27 /OUTPUT 1 "o_instr_abort_ff"
    .port_info 28 /OUTPUT 1 "o_mem_load_ff"
    .port_info 29 /OUTPUT 32 "o_mem_rd_data_ff"
P_0x2638610 .param/l "ARCH_CPSR" 0 7 23, +C4<00000000000000000000000000010001>;
P_0x2638650 .param/l "ARCH_CURR_SPSR" 0 7 24, +C4<00000000000000000000000000011011>;
P_0x2638690 .param/l "ARCH_DUMMY_REG0" 0 7 19, +C4<00000000000000000000000000011001>;
P_0x26386d0 .param/l "ARCH_DUMMY_REG1" 0 7 20, +C4<00000000000000000000000000011010>;
P_0x2638710 .param/l "ARCH_LR" 0 7 5, C4<1110>;
P_0x2638750 .param/l "ARCH_PC" 0 7 6, C4<1111>;
P_0x2638790 .param/l "ARCH_SP" 0 7 4, C4<1101>;
P_0x26387d0 .param/l "ARCH_USR2_R10" 0 7 12, +C4<00000000000000000000000000010100>;
P_0x2638810 .param/l "ARCH_USR2_R11" 0 7 13, +C4<00000000000000000000000000010101>;
P_0x2638850 .param/l "ARCH_USR2_R12" 0 7 14, +C4<00000000000000000000000000010110>;
P_0x2638890 .param/l "ARCH_USR2_R13" 0 7 15, +C4<00000000000000000000000000010111>;
P_0x26388d0 .param/l "ARCH_USR2_R14" 0 7 16, +C4<00000000000000000000000000011000>;
P_0x2638910 .param/l "ARCH_USR2_R8" 0 7 10, +C4<00000000000000000000000000010010>;
P_0x2638950 .param/l "ARCH_USR2_R9" 0 7 11, +C4<00000000000000000000000000010011>;
P_0x2638990 .param/l "FLAG_WDT" 0 21 15, +C4<00000000000000000000000000100000>;
P_0x26389d0 .param/l "PHY_ABT_R13" 0 7 69, +C4<00000000000000000000000000011111>;
P_0x2638a10 .param/l "PHY_ABT_R14" 0 7 70, +C4<00000000000000000000000000100000>;
P_0x2638a50 .param/l "PHY_ABT_SPSR" 0 7 82, +C4<00000000000000000000000000101001>;
P_0x2638a90 .param/l "PHY_CPSR" 0 7 34, +C4<00000000000000000000000000010001>;
P_0x2638ad0 .param/l "PHY_DUMMY_REG0" 0 7 75, +C4<00000000000000000000000000100011>;
P_0x2638b10 .param/l "PHY_DUMMY_REG1" 0 7 76, +C4<00000000000000000000000000100100>;
P_0x2638b50 .param/l "PHY_FIQ_R10" 0 7 54, +C4<00000000000000000000000000010100>;
P_0x2638b90 .param/l "PHY_FIQ_R11" 0 7 55, +C4<00000000000000000000000000010101>;
P_0x2638bd0 .param/l "PHY_FIQ_R12" 0 7 56, +C4<00000000000000000000000000010110>;
P_0x2638c10 .param/l "PHY_FIQ_R13" 0 7 57, +C4<00000000000000000000000000010111>;
P_0x2638c50 .param/l "PHY_FIQ_R14" 0 7 58, +C4<00000000000000000000000000011000>;
P_0x2638c90 .param/l "PHY_FIQ_R8" 0 7 52, +C4<00000000000000000000000000010010>;
P_0x2638cd0 .param/l "PHY_FIQ_R9" 0 7 53, +C4<00000000000000000000000000010011>;
P_0x2638d10 .param/l "PHY_FIQ_SPSR" 0 7 78, +C4<00000000000000000000000000100101>;
P_0x2638d50 .param/l "PHY_IRQ_R13" 0 7 60, +C4<00000000000000000000000000011001>;
P_0x2638d90 .param/l "PHY_IRQ_R14" 0 7 61, +C4<00000000000000000000000000011010>;
P_0x2638dd0 .param/l "PHY_IRQ_SPSR" 0 7 79, +C4<00000000000000000000000000100110>;
P_0x2638e10 .param/l "PHY_PC" 0 7 32, +C4<00000000000000000000000000001111>;
P_0x2638e50 .param/l "PHY_RAZ_REGISTER" 0 7 33, +C4<00000000000000000000000000010000>;
P_0x2638e90 .param/l "PHY_REGS" 0 21 17, +C4<00000000000000000000000000101110>;
P_0x2638ed0 .param/l "PHY_SVC_R13" 0 7 63, +C4<00000000000000000000000000011011>;
P_0x2638f10 .param/l "PHY_SVC_R14" 0 7 64, +C4<00000000000000000000000000011100>;
P_0x2638f50 .param/l "PHY_SVC_SPSR" 0 7 80, +C4<00000000000000000000000000100111>;
P_0x2638f90 .param/l "PHY_SWI_R13" 0 7 72, +C4<00000000000000000000000000100001>;
P_0x2638fd0 .param/l "PHY_SWI_R14" 0 7 73, +C4<00000000000000000000000000100010>;
P_0x2639010 .param/l "PHY_SWI_SPSR" 0 7 83, +C4<00000000000000000000000000101010>;
P_0x2639050 .param/l "PHY_UND_R13" 0 7 66, +C4<00000000000000000000000000011101>;
P_0x2639090 .param/l "PHY_UND_R14" 0 7 67, +C4<00000000000000000000000000011110>;
P_0x26390d0 .param/l "PHY_UND_SPSR" 0 7 81, +C4<00000000000000000000000000101000>;
P_0x2639110 .param/l "PHY_USR_R0" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x2639150 .param/l "PHY_USR_R1" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x2639190 .param/l "PHY_USR_R10" 0 7 46, +C4<00000000000000000000000000001010>;
P_0x26391d0 .param/l "PHY_USR_R11" 0 7 47, +C4<00000000000000000000000000001011>;
P_0x2639210 .param/l "PHY_USR_R12" 0 7 48, +C4<00000000000000000000000000001100>;
P_0x2639250 .param/l "PHY_USR_R13" 0 7 49, +C4<00000000000000000000000000001101>;
P_0x2639290 .param/l "PHY_USR_R14" 0 7 50, +C4<00000000000000000000000000001110>;
P_0x26392d0 .param/l "PHY_USR_R2" 0 7 38, +C4<00000000000000000000000000000010>;
P_0x2639310 .param/l "PHY_USR_R3" 0 7 39, +C4<00000000000000000000000000000011>;
P_0x2639350 .param/l "PHY_USR_R4" 0 7 40, +C4<00000000000000000000000000000100>;
P_0x2639390 .param/l "PHY_USR_R5" 0 7 41, +C4<00000000000000000000000000000101>;
P_0x26393d0 .param/l "PHY_USR_R6" 0 7 42, +C4<00000000000000000000000000000110>;
P_0x2639410 .param/l "PHY_USR_R7" 0 7 43, +C4<00000000000000000000000000000111>;
P_0x2639450 .param/l "PHY_USR_R8" 0 7 44, +C4<00000000000000000000000000001000>;
P_0x2639490 .param/l "PHY_USR_R9" 0 7 45, +C4<00000000000000000000000000001001>;
P_0x26394d0 .param/l "RAZ_REGISTER" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x2639510 .param/l "TOTAL_ARCH_REGS" 0 7 27, +C4<00000000000000000000000000011100>;
P_0x2639550 .param/l "TOTAL_PHY_REGS" 0 7 85, +C4<00000000000000000000000000101011>;
v0x263b9c0_0 .net "i_alu_result_ff", 31 0, v0x25f0250_0;  alias, 1 drivers
v0x263ba60_0 .net "i_clear_from_writeback", 0 0, v0x2644230_0;  alias, 1 drivers
v0x263bb00_0 .net "i_clk", 0 0, o0x7f0371aa9828;  alias, 0 drivers
v0x263bba0_0 .net "i_data_stall", 0 0, o0x7f0371aa98e8;  alias, 0 drivers
v0x263bc40_0 .net "i_dav_ff", 0 0, v0x257cfd0_0;  alias, 1 drivers
v0x263bd80_0 .net "i_destination_index_ff", 5 0, v0x236b170_0;  alias, 1 drivers
v0x263be70_0 .net "i_fiq_ff", 0 0, v0x257da10_0;  alias, 1 drivers
v0x263bf10_0 .net "i_flag_update_ff", 0 0, v0x257dad0_0;  alias, 1 drivers
v0x263bfb0_0 .net "i_flags_ff", 31 0, v0x23278b0_0;  alias, 1 drivers
v0x263c0e0_0 .net "i_instr_abort_ff", 0 0, v0x257cb50_0;  alias, 1 drivers
v0x263c1b0_0 .net "i_irq_ff", 0 0, v0x2327990_0;  alias, 1 drivers
v0x263c280_0 .net "i_mem_load_ff", 0 0, v0x24799d0_0;  alias, 1 drivers
v0x263c320_0 .net "i_mem_rd_data", 31 0, o0x7f0371aae5f8;  alias, 0 drivers
v0x263c3c0_0 .net "i_mem_srcdest_index_ff", 5 0, v0x2606050_0;  alias, 1 drivers
v0x263c4b0_0 .net "i_pc_plus_8_ff", 31 0, v0x231d6a0_0;  alias, 1 drivers
v0x263c550_0 .net "i_reset", 0 0, o0x7f0371aa9be8;  alias, 0 drivers
v0x263c5f0_0 .net "i_swi_ff", 0 0, v0x231d780_0;  alias, 1 drivers
v0x263c7a0_0 .var "o_alu_result_ff", 31 0;
v0x263c840_0 .var "o_dav_ff", 0 0;
v0x263c8e0_0 .var "o_destination_index_ff", 5 0;
v0x263c9b0_0 .var "o_fiq_ff", 0 0;
v0x263ca50_0 .var "o_flag_update_ff", 0 0;
v0x263caf0_0 .var "o_flags_ff", 31 0;
v0x263cb90_0 .var "o_instr_abort_ff", 0 0;
v0x263cc30_0 .var "o_irq_ff", 0 0;
v0x263ccd0_0 .var "o_mem_load_ff", 0 0;
v0x263cda0_0 .var "o_mem_rd_data_ff", 31 0;
v0x263ce60_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x263cf50_0 .var "o_pc_plus_8_ff", 31 0;
v0x263d010_0 .var "o_swi_ff", 0 0;
S_0x263d590 .scope module, "u_zap_regf" "zap_register_file" 2 667, 22 22 0, S_0x257b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_valid"
    .port_info 3 /INPUT 1 "i_code_stall"
    .port_info 4 /INPUT 1 "i_data_stall"
    .port_info 5 /INPUT 1 "i_clear_from_alu"
    .port_info 6 /INPUT 32 "i_pc_from_alu"
    .port_info 7 /INPUT 1 "i_stall_from_decode"
    .port_info 8 /INPUT 1 "i_stall_from_issue"
    .port_info 9 /INPUT 1 "i_stall_from_shifter"
    .port_info 10 /INPUT 1 "i_flag_update_ff"
    .port_info 11 /INPUT 32 "i_data_abort_vector"
    .port_info 12 /INPUT 32 "i_fiq_vector"
    .port_info 13 /INPUT 32 "i_irq_vector"
    .port_info 14 /INPUT 32 "i_instruction_abort_vector"
    .port_info 15 /INPUT 32 "i_swi_vector"
    .port_info 16 /INPUT 32 "i_und_vector"
    .port_info 17 /INPUT 6 "i_rd_index_0"
    .port_info 18 /INPUT 6 "i_rd_index_1"
    .port_info 19 /INPUT 6 "i_rd_index_2"
    .port_info 20 /INPUT 6 "i_rd_index_3"
    .port_info 21 /INPUT 1 "i_mem_load_ff"
    .port_info 22 /INPUT 6 "i_wr_index"
    .port_info 23 /INPUT 32 "i_wr_data"
    .port_info 24 /INPUT 32 "i_flags"
    .port_info 25 /INPUT 6 "i_wr_index_1"
    .port_info 26 /INPUT 32 "i_wr_data_1"
    .port_info 27 /INPUT 1 "i_irq"
    .port_info 28 /INPUT 1 "i_fiq"
    .port_info 29 /INPUT 1 "i_instr_abt"
    .port_info 30 /INPUT 1 "i_data_abt"
    .port_info 31 /INPUT 1 "i_swi"
    .port_info 32 /INPUT 1 "i_und"
    .port_info 33 /INPUT 32 "i_pc_buf_ff"
    .port_info 34 /OUTPUT 32 "o_rd_data_0"
    .port_info 35 /OUTPUT 32 "o_rd_data_1"
    .port_info 36 /OUTPUT 32 "o_rd_data_2"
    .port_info 37 /OUTPUT 32 "o_rd_data_3"
    .port_info 38 /OUTPUT 32 "o_pc"
    .port_info 39 /OUTPUT 32 "o_cpsr"
    .port_info 40 /OUTPUT 32 "o_cpsr_nxt"
    .port_info 41 /OUTPUT 1 "o_clear_from_writeback"
    .port_info 42 /OUTPUT 1 "o_fiq_ack"
    .port_info 43 /OUTPUT 1 "o_irq_ack"
P_0x263d710 .param/l "ABT" 0 4 4, C4<10111>;
P_0x263d750 .param/l "ARCH_CPSR" 0 7 23, +C4<00000000000000000000000000010001>;
P_0x263d790 .param/l "ARCH_CURR_SPSR" 0 7 24, +C4<00000000000000000000000000011011>;
P_0x263d7d0 .param/l "ARCH_DUMMY_REG0" 0 7 19, +C4<00000000000000000000000000011001>;
P_0x263d810 .param/l "ARCH_DUMMY_REG1" 0 7 20, +C4<00000000000000000000000000011010>;
P_0x263d850 .param/l "ARCH_LR" 0 7 5, C4<1110>;
P_0x263d890 .param/l "ARCH_PC" 0 7 6, C4<1111>;
P_0x263d8d0 .param/l "ARCH_SP" 0 7 4, C4<1101>;
P_0x263d910 .param/l "ARCH_USR2_R10" 0 7 12, +C4<00000000000000000000000000010100>;
P_0x263d950 .param/l "ARCH_USR2_R11" 0 7 13, +C4<00000000000000000000000000010101>;
P_0x263d990 .param/l "ARCH_USR2_R12" 0 7 14, +C4<00000000000000000000000000010110>;
P_0x263d9d0 .param/l "ARCH_USR2_R13" 0 7 15, +C4<00000000000000000000000000010111>;
P_0x263da10 .param/l "ARCH_USR2_R14" 0 7 16, +C4<00000000000000000000000000011000>;
P_0x263da50 .param/l "ARCH_USR2_R8" 0 7 10, +C4<00000000000000000000000000010010>;
P_0x263da90 .param/l "ARCH_USR2_R9" 0 7 11, +C4<00000000000000000000000000010011>;
P_0x263dad0 .param/l "C" 0 8 4, +C4<00000000000000000000000000011101>;
P_0x263db10 .param/l "F" 0 8 7, +C4<00000000000000000000000000000110>;
P_0x263db50 .param/l "FIQ" 0 4 2, C4<10001>;
P_0x263db90 .param/l "FLAG_WDT" 0 22 23, +C4<00000000000000000000000000100000>;
P_0x263dbd0 .param/l "I" 0 8 6, +C4<00000000000000000000000000000111>;
P_0x263dc10 .param/l "IRQ" 0 4 3, C4<00000000000000000000000000010010>;
P_0x263dc50 .param/l "N" 0 8 2, +C4<00000000000000000000000000011111>;
P_0x263dc90 .param/l "PHY_ABT_R13" 0 7 69, +C4<00000000000000000000000000011111>;
P_0x263dcd0 .param/l "PHY_ABT_R14" 0 7 70, +C4<00000000000000000000000000100000>;
P_0x263dd10 .param/l "PHY_ABT_SPSR" 0 7 82, +C4<00000000000000000000000000101001>;
P_0x263dd50 .param/l "PHY_CPSR" 0 7 34, +C4<00000000000000000000000000010001>;
P_0x263dd90 .param/l "PHY_DUMMY_REG0" 0 7 75, +C4<00000000000000000000000000100011>;
P_0x263ddd0 .param/l "PHY_DUMMY_REG1" 0 7 76, +C4<00000000000000000000000000100100>;
P_0x263de10 .param/l "PHY_FIQ_R10" 0 7 54, +C4<00000000000000000000000000010100>;
P_0x263de50 .param/l "PHY_FIQ_R11" 0 7 55, +C4<00000000000000000000000000010101>;
P_0x263de90 .param/l "PHY_FIQ_R12" 0 7 56, +C4<00000000000000000000000000010110>;
P_0x263ded0 .param/l "PHY_FIQ_R13" 0 7 57, +C4<00000000000000000000000000010111>;
P_0x263df10 .param/l "PHY_FIQ_R14" 0 7 58, +C4<00000000000000000000000000011000>;
P_0x263df50 .param/l "PHY_FIQ_R8" 0 7 52, +C4<00000000000000000000000000010010>;
P_0x263df90 .param/l "PHY_FIQ_R9" 0 7 53, +C4<00000000000000000000000000010011>;
P_0x263dfd0 .param/l "PHY_FIQ_SPSR" 0 7 78, +C4<00000000000000000000000000100101>;
P_0x263e010 .param/l "PHY_IRQ_R13" 0 7 60, +C4<00000000000000000000000000011001>;
P_0x263e050 .param/l "PHY_IRQ_R14" 0 7 61, +C4<00000000000000000000000000011010>;
P_0x263e090 .param/l "PHY_IRQ_SPSR" 0 7 79, +C4<00000000000000000000000000100110>;
P_0x263e0d0 .param/l "PHY_PC" 0 7 32, +C4<00000000000000000000000000001111>;
P_0x263e110 .param/l "PHY_RAZ_REGISTER" 0 7 33, +C4<00000000000000000000000000010000>;
P_0x263e150 .param/l "PHY_REGS" 0 22 24, +C4<00000000000000000000000000101110>;
P_0x263e190 .param/l "PHY_SVC_R13" 0 7 63, +C4<00000000000000000000000000011011>;
P_0x263e1d0 .param/l "PHY_SVC_R14" 0 7 64, +C4<00000000000000000000000000011100>;
P_0x263e210 .param/l "PHY_SVC_SPSR" 0 7 80, +C4<00000000000000000000000000100111>;
P_0x263e250 .param/l "PHY_SWI_R13" 0 7 72, +C4<00000000000000000000000000100001>;
P_0x263e290 .param/l "PHY_SWI_R14" 0 7 73, +C4<00000000000000000000000000100010>;
P_0x263e2d0 .param/l "PHY_SWI_SPSR" 0 7 83, +C4<00000000000000000000000000101010>;
P_0x263e310 .param/l "PHY_UND_R13" 0 7 66, +C4<00000000000000000000000000011101>;
P_0x263e350 .param/l "PHY_UND_R14" 0 7 67, +C4<00000000000000000000000000011110>;
P_0x263e390 .param/l "PHY_UND_SPSR" 0 7 81, +C4<00000000000000000000000000101000>;
P_0x263e3d0 .param/l "PHY_USR_R0" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x263e410 .param/l "PHY_USR_R1" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x263e450 .param/l "PHY_USR_R10" 0 7 46, +C4<00000000000000000000000000001010>;
P_0x263e490 .param/l "PHY_USR_R11" 0 7 47, +C4<00000000000000000000000000001011>;
P_0x263e4d0 .param/l "PHY_USR_R12" 0 7 48, +C4<00000000000000000000000000001100>;
P_0x263e510 .param/l "PHY_USR_R13" 0 7 49, +C4<00000000000000000000000000001101>;
P_0x263e550 .param/l "PHY_USR_R14" 0 7 50, +C4<00000000000000000000000000001110>;
P_0x263e590 .param/l "PHY_USR_R2" 0 7 38, +C4<00000000000000000000000000000010>;
P_0x263e5d0 .param/l "PHY_USR_R3" 0 7 39, +C4<00000000000000000000000000000011>;
P_0x263e610 .param/l "PHY_USR_R4" 0 7 40, +C4<00000000000000000000000000000100>;
P_0x263e650 .param/l "PHY_USR_R5" 0 7 41, +C4<00000000000000000000000000000101>;
P_0x263e690 .param/l "PHY_USR_R6" 0 7 42, +C4<00000000000000000000000000000110>;
P_0x263e6d0 .param/l "PHY_USR_R7" 0 7 43, +C4<00000000000000000000000000000111>;
P_0x263e710 .param/l "PHY_USR_R8" 0 7 44, +C4<00000000000000000000000000001000>;
P_0x263e750 .param/l "PHY_USR_R9" 0 7 45, +C4<00000000000000000000000000001001>;
P_0x263e790 .param/l "RAZ_REGISTER" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x263e7d0 .param/l "SVC" 0 4 5, C4<10011>;
P_0x263e810 .param/l "SYS" 0 4 7, C4<11111>;
P_0x263e850 .param/l "T" 0 8 8, +C4<00000000000000000000000000000101>;
P_0x263e890 .param/l "TOTAL_ARCH_REGS" 0 7 27, +C4<00000000000000000000000000011100>;
P_0x263e8d0 .param/l "TOTAL_PHY_REGS" 0 7 85, +C4<00000000000000000000000000101011>;
P_0x263e910 .param/l "UND" 0 4 8, C4<11011>;
P_0x263e950 .param/l "USR" 0 4 6, C4<10000>;
P_0x263e990 .param/l "V" 0 8 5, +C4<00000000000000000000000000100110>;
P_0x263e9d0 .param/l "Z" 0 8 3, +C4<00000000000000000000000000011110>;
v0x2645170_17 .array/port v0x2645170, 17;
L_0x266abb0 .functor BUFZ 32, v0x2645170_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2642580_0 .net "i_clear_from_alu", 0 0, v0x257d5d0_0;  alias, 1 drivers
v0x2642640_0 .net "i_clk", 0 0, o0x7f0371aa9828;  alias, 0 drivers
v0x2642700_0 .net "i_code_stall", 0 0, L_0x266ac20;  1 drivers
L_0x7f0371a60210 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x26427d0_0 .net "i_data_abort_vector", 31 0, L_0x7f0371a60210;  1 drivers
v0x2642890_0 .net "i_data_abt", 0 0, o0x7f0371ab05d8;  alias, 0 drivers
v0x26429a0_0 .net "i_data_stall", 0 0, o0x7f0371aa98e8;  alias, 0 drivers
v0x2642a40_0 .net "i_fiq", 0 0, v0x263c9b0_0;  alias, 1 drivers
L_0x7f0371a60258 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x2642ae0_0 .net "i_fiq_vector", 31 0, L_0x7f0371a60258;  1 drivers
v0x2642ba0_0 .net "i_flag_update_ff", 0 0, v0x263ca50_0;  alias, 1 drivers
v0x2642d00_0 .net "i_flags", 31 0, v0x263caf0_0;  alias, 1 drivers
v0x2642dd0_0 .net "i_instr_abt", 0 0, v0x263cb90_0;  alias, 1 drivers
L_0x7f0371a602e8 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x2642ea0_0 .net "i_instruction_abort_vector", 31 0, L_0x7f0371a602e8;  1 drivers
v0x2642f40_0 .net "i_irq", 0 0, v0x263cc30_0;  alias, 1 drivers
L_0x7f0371a602a0 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x2642fe0_0 .net "i_irq_vector", 31 0, L_0x7f0371a602a0;  1 drivers
v0x2643080_0 .net "i_mem_load_ff", 0 0, v0x263ccd0_0;  alias, 1 drivers
v0x2643170_0 .net "i_pc_buf_ff", 31 0, v0x263cf50_0;  alias, 1 drivers
v0x2643230_0 .net "i_pc_from_alu", 31 0, v0x2407df0_0;  alias, 1 drivers
v0x26433e0_0 .net "i_rd_index_0", 5 0, v0x2636aa0_0;  alias, 1 drivers
v0x2643480_0 .net "i_rd_index_1", 5 0, v0x2636b80_0;  alias, 1 drivers
v0x2643520_0 .net "i_rd_index_2", 5 0, v0x2636c60_0;  alias, 1 drivers
v0x26435f0_0 .net "i_rd_index_3", 5 0, v0x2636d40_0;  alias, 1 drivers
v0x26436c0_0 .net "i_reset", 0 0, o0x7f0371aa9be8;  alias, 0 drivers
v0x2643760_0 .net "i_stall_from_decode", 0 0, v0x2628230_0;  alias, 1 drivers
v0x2643850_0 .net "i_stall_from_issue", 0 0, v0x26375c0_0;  alias, 1 drivers
v0x26438f0_0 .net "i_stall_from_shifter", 0 0, v0x264ae00_0;  alias, 1 drivers
v0x2643990_0 .net "i_swi", 0 0, v0x263d010_0;  alias, 1 drivers
L_0x7f0371a60330 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x2643a30_0 .net "i_swi_vector", 31 0, L_0x7f0371a60330;  1 drivers
L_0x7f0371a603c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2643ad0_0 .net "i_und", 0 0, L_0x7f0371a603c0;  1 drivers
L_0x7f0371a60378 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x2643b90_0 .net "i_und_vector", 31 0, L_0x7f0371a60378;  1 drivers
v0x2643c70_0 .net "i_valid", 0 0, v0x263c840_0;  alias, 1 drivers
v0x2643d60_0 .net "i_wr_data", 31 0, v0x263c7a0_0;  alias, 1 drivers
v0x2643e70_0 .net "i_wr_data_1", 31 0, v0x263cda0_0;  alias, 1 drivers
v0x2643f30_0 .net "i_wr_index", 5 0, v0x263c8e0_0;  alias, 1 drivers
v0x2643320_0 .net "i_wr_index_1", 5 0, v0x263ce60_0;  alias, 1 drivers
v0x2644230_0 .var "o_clear_from_writeback", 0 0;
v0x26442d0_0 .var "o_cpsr", 31 0;
v0x2644390_0 .net "o_cpsr_nxt", 31 0, L_0x266abb0;  alias, 1 drivers
v0x2644430_0 .var "o_fiq_ack", 0 0;
v0x26444d0_0 .var "o_irq_ack", 0 0;
v0x2644590_0 .var "o_pc", 31 0;
v0x2644650_0 .var "o_rd_data_0", 31 0;
v0x2644720_0 .var "o_rd_data_1", 31 0;
v0x26447f0_0 .var "o_rd_data_2", 31 0;
v0x26448c0_0 .var "o_rd_data_3", 31 0;
v0x2644990 .array "r_ff", 0 45, 31 0;
v0x2645170 .array "r_nxt", 0 45, 31 0;
v0x2644990_0 .array/port v0x2644990, 0;
v0x2644990_1 .array/port v0x2644990, 1;
v0x2644990_2 .array/port v0x2644990, 2;
E_0x26416c0/0 .event edge, v0x2641ed0_0, v0x2644990_0, v0x2644990_1, v0x2644990_2;
v0x2644990_3 .array/port v0x2644990, 3;
v0x2644990_4 .array/port v0x2644990, 4;
v0x2644990_5 .array/port v0x2644990, 5;
v0x2644990_6 .array/port v0x2644990, 6;
E_0x26416c0/1 .event edge, v0x2644990_3, v0x2644990_4, v0x2644990_5, v0x2644990_6;
v0x2644990_7 .array/port v0x2644990, 7;
v0x2644990_8 .array/port v0x2644990, 8;
v0x2644990_9 .array/port v0x2644990, 9;
v0x2644990_10 .array/port v0x2644990, 10;
E_0x26416c0/2 .event edge, v0x2644990_7, v0x2644990_8, v0x2644990_9, v0x2644990_10;
v0x2644990_11 .array/port v0x2644990, 11;
v0x2644990_12 .array/port v0x2644990, 12;
v0x2644990_13 .array/port v0x2644990, 13;
v0x2644990_14 .array/port v0x2644990, 14;
E_0x26416c0/3 .event edge, v0x2644990_11, v0x2644990_12, v0x2644990_13, v0x2644990_14;
v0x2644990_15 .array/port v0x2644990, 15;
v0x2644990_16 .array/port v0x2644990, 16;
v0x2644990_17 .array/port v0x2644990, 17;
v0x2644990_18 .array/port v0x2644990, 18;
E_0x26416c0/4 .event edge, v0x2644990_15, v0x2644990_16, v0x2644990_17, v0x2644990_18;
v0x2644990_19 .array/port v0x2644990, 19;
v0x2644990_20 .array/port v0x2644990, 20;
v0x2644990_21 .array/port v0x2644990, 21;
v0x2644990_22 .array/port v0x2644990, 22;
E_0x26416c0/5 .event edge, v0x2644990_19, v0x2644990_20, v0x2644990_21, v0x2644990_22;
v0x2644990_23 .array/port v0x2644990, 23;
v0x2644990_24 .array/port v0x2644990, 24;
v0x2644990_25 .array/port v0x2644990, 25;
v0x2644990_26 .array/port v0x2644990, 26;
E_0x26416c0/6 .event edge, v0x2644990_23, v0x2644990_24, v0x2644990_25, v0x2644990_26;
v0x2644990_27 .array/port v0x2644990, 27;
v0x2644990_28 .array/port v0x2644990, 28;
v0x2644990_29 .array/port v0x2644990, 29;
v0x2644990_30 .array/port v0x2644990, 30;
E_0x26416c0/7 .event edge, v0x2644990_27, v0x2644990_28, v0x2644990_29, v0x2644990_30;
v0x2644990_31 .array/port v0x2644990, 31;
v0x2644990_32 .array/port v0x2644990, 32;
v0x2644990_33 .array/port v0x2644990, 33;
v0x2644990_34 .array/port v0x2644990, 34;
E_0x26416c0/8 .event edge, v0x2644990_31, v0x2644990_32, v0x2644990_33, v0x2644990_34;
v0x2644990_35 .array/port v0x2644990, 35;
v0x2644990_36 .array/port v0x2644990, 36;
v0x2644990_37 .array/port v0x2644990, 37;
v0x2644990_38 .array/port v0x2644990, 38;
E_0x26416c0/9 .event edge, v0x2644990_35, v0x2644990_36, v0x2644990_37, v0x2644990_38;
v0x2644990_39 .array/port v0x2644990, 39;
v0x2644990_40 .array/port v0x2644990, 40;
v0x2644990_41 .array/port v0x2644990, 41;
v0x2644990_42 .array/port v0x2644990, 42;
E_0x26416c0/10 .event edge, v0x2644990_39, v0x2644990_40, v0x2644990_41, v0x2644990_42;
v0x2644990_43 .array/port v0x2644990, 43;
v0x2644990_44 .array/port v0x2644990, 44;
v0x2644990_45 .array/port v0x2644990, 45;
E_0x26416c0/11 .event edge, v0x2644990_43, v0x2644990_44, v0x2644990_45, v0x2642700_0;
E_0x26416c0/12 .event edge, v0x258fa50_0, v0x257d5d0_0, v0x2407df0_0, v0x2628230_0;
E_0x26416c0/13 .event edge, v0x260d220_0, v0x260d2c0_0, v0x2642890_0, v0x263c9b0_0;
E_0x26416c0/14 .event edge, v0x263cc30_0, v0x263cb90_0, v0x263d010_0, v0x2643ad0_0;
E_0x26416c0/15 .event edge, v0x26427d0_0, v0x263cf50_0, v0x2642ae0_0, v0x2642fe0_0;
E_0x26416c0/16 .event edge, v0x2642ea0_0, v0x2643a30_0, v0x2643b90_0, v0x2634590_0;
E_0x26416c0/17 .event edge, v0x263caf0_0, v0x26346d0_0, v0x2634630_0, v0x2634770_0;
E_0x26416c0/18 .event edge, v0x263cda0_0, v0x2634810_0, v0x263ca50_0;
E_0x26416c0 .event/or E_0x26416c0/0, E_0x26416c0/1, E_0x26416c0/2, E_0x26416c0/3, E_0x26416c0/4, E_0x26416c0/5, E_0x26416c0/6, E_0x26416c0/7, E_0x26416c0/8, E_0x26416c0/9, E_0x26416c0/10, E_0x26416c0/11, E_0x26416c0/12, E_0x26416c0/13, E_0x26416c0/14, E_0x26416c0/15, E_0x26416c0/16, E_0x26416c0/17, E_0x26416c0/18;
E_0x2641960/0 .event edge, v0x2636aa0_0, v0x2644990_0, v0x2644990_1, v0x2644990_2;
E_0x2641960/1 .event edge, v0x2644990_3, v0x2644990_4, v0x2644990_5, v0x2644990_6;
E_0x2641960/2 .event edge, v0x2644990_7, v0x2644990_8, v0x2644990_9, v0x2644990_10;
E_0x2641960/3 .event edge, v0x2644990_11, v0x2644990_12, v0x2644990_13, v0x2644990_14;
E_0x2641960/4 .event edge, v0x2644990_15, v0x2644990_16, v0x2644990_17, v0x2644990_18;
E_0x2641960/5 .event edge, v0x2644990_19, v0x2644990_20, v0x2644990_21, v0x2644990_22;
E_0x2641960/6 .event edge, v0x2644990_23, v0x2644990_24, v0x2644990_25, v0x2644990_26;
E_0x2641960/7 .event edge, v0x2644990_27, v0x2644990_28, v0x2644990_29, v0x2644990_30;
E_0x2641960/8 .event edge, v0x2644990_31, v0x2644990_32, v0x2644990_33, v0x2644990_34;
E_0x2641960/9 .event edge, v0x2644990_35, v0x2644990_36, v0x2644990_37, v0x2644990_38;
E_0x2641960/10 .event edge, v0x2644990_39, v0x2644990_40, v0x2644990_41, v0x2644990_42;
E_0x2641960/11 .event edge, v0x2644990_43, v0x2644990_44, v0x2644990_45, v0x2636b80_0;
E_0x2641960/12 .event edge, v0x2636c60_0, v0x2636d40_0;
E_0x2641960 .event/or E_0x2641960/0, E_0x2641960/1, E_0x2641960/2, E_0x2641960/3, E_0x2641960/4, E_0x2641960/5, E_0x2641960/6, E_0x2641960/7, E_0x2641960/8, E_0x2641960/9, E_0x2641960/10, E_0x2641960/11, E_0x2641960/12;
E_0x2641b40/0 .event edge, v0x2644990_0, v0x2644990_1, v0x2644990_2, v0x2644990_3;
E_0x2641b40/1 .event edge, v0x2644990_4, v0x2644990_5, v0x2644990_6, v0x2644990_7;
E_0x2641b40/2 .event edge, v0x2644990_8, v0x2644990_9, v0x2644990_10, v0x2644990_11;
E_0x2641b40/3 .event edge, v0x2644990_12, v0x2644990_13, v0x2644990_14, v0x2644990_15;
E_0x2641b40/4 .event edge, v0x2644990_16, v0x2644990_17, v0x2644990_18, v0x2644990_19;
E_0x2641b40/5 .event edge, v0x2644990_20, v0x2644990_21, v0x2644990_22, v0x2644990_23;
E_0x2641b40/6 .event edge, v0x2644990_24, v0x2644990_25, v0x2644990_26, v0x2644990_27;
E_0x2641b40/7 .event edge, v0x2644990_28, v0x2644990_29, v0x2644990_30, v0x2644990_31;
E_0x2641b40/8 .event edge, v0x2644990_32, v0x2644990_33, v0x2644990_34, v0x2644990_35;
E_0x2641b40/9 .event edge, v0x2644990_36, v0x2644990_37, v0x2644990_38, v0x2644990_39;
E_0x2641b40/10 .event edge, v0x2644990_40, v0x2644990_41, v0x2644990_42, v0x2644990_43;
E_0x2641b40/11 .event edge, v0x2644990_44, v0x2644990_45;
E_0x2641b40 .event/or E_0x2641b40/0, E_0x2641b40/1, E_0x2641b40/2, E_0x2641b40/3, E_0x2641b40/4, E_0x2641b40/5, E_0x2641b40/6, E_0x2641b40/7, E_0x2641b40/8, E_0x2641b40/9, E_0x2641b40/10, E_0x2641b40/11;
S_0x2641d00 .scope begin, "blk1" "blk1" 22 140, 22 140 0, S_0x263d590;
 .timescale 0 0;
v0x2641ed0_0 .var/i "i", 31 0;
S_0x2641fd0 .scope begin, "otherBlock" "otherBlock" 22 344, 22 344 0, S_0x263d590;
 .timescale 0 0;
v0x26421c0_0 .var/i "i", 31 0;
S_0x26422a0 .scope begin, "rstBlk" "rstBlk" 22 329, 22 329 0, S_0x263d590;
 .timescale 0 0;
v0x26424a0_0 .var/i "i", 31 0;
S_0x2646060 .scope module, "u_zap_shifter_main" "zap_shifter_main" 2 453, 23 12 0, S_0x257b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 4 "i_condition_code_ff"
    .port_info 6 /INPUT 6 "i_destination_index_ff"
    .port_info 7 /INPUT 5 "i_alu_operation_ff"
    .port_info 8 /INPUT 3 "i_shift_operation_ff"
    .port_info 9 /INPUT 1 "i_flag_update_ff"
    .port_info 10 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 11 /INPUT 1 "i_mem_load_ff"
    .port_info 12 /INPUT 1 "i_mem_store_ff"
    .port_info 13 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 14 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 15 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 16 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 17 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 18 /INPUT 1 "i_mem_translate_ff"
    .port_info 19 /INPUT 1 "i_irq_ff"
    .port_info 20 /INPUT 1 "i_fiq_ff"
    .port_info 21 /INPUT 1 "i_abt_ff"
    .port_info 22 /INPUT 1 "i_swi_ff"
    .port_info 23 /INPUT 33 "i_alu_source_ff"
    .port_info 24 /INPUT 33 "i_shift_source_ff"
    .port_info 25 /INPUT 33 "i_shift_length_ff"
    .port_info 26 /INPUT 32 "i_alu_source_value_ff"
    .port_info 27 /INPUT 32 "i_shift_source_value_ff"
    .port_info 28 /INPUT 32 "i_shift_length_value_ff"
    .port_info 29 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 30 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 31 /INPUT 1 "i_disable_shifter_ff"
    .port_info 32 /INPUT 32 "i_alu_value_nxt"
    .port_info 33 /INPUT 1 "i_switch_ff"
    .port_info 34 /OUTPUT 1 "o_switch_ff"
    .port_info 35 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 36 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 37 /OUTPUT 32 "o_shifted_source_value_ff"
    .port_info 38 /OUTPUT 1 "o_shift_carry_ff"
    .port_info 39 /OUTPUT 1 "o_rrx_ff"
    .port_info 40 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 41 /OUTPUT 1 "o_irq_ff"
    .port_info 42 /OUTPUT 1 "o_fiq_ff"
    .port_info 43 /OUTPUT 1 "o_abt_ff"
    .port_info 44 /OUTPUT 1 "o_swi_ff"
    .port_info 45 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 46 /OUTPUT 1 "o_mem_load_ff"
    .port_info 47 /OUTPUT 1 "o_mem_store_ff"
    .port_info 48 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 49 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 50 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 51 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 52 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 53 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 54 /OUTPUT 4 "o_condition_code_ff"
    .port_info 55 /OUTPUT 6 "o_destination_index_ff"
    .port_info 56 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 57 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 58 /OUTPUT 1 "o_flag_update_ff"
    .port_info 59 /OUTPUT 1 "o_stall_from_shifter"
P_0x26461e0 .param/l "ADC" 0 5 7, C4<0101>;
P_0x2646220 .param/l "ADD" 0 5 6, C4<0100>;
P_0x2646260 .param/l "AL" 0 6 16, C4<1110>;
P_0x26462a0 .param/l "ALU_OPS" 0 23 15, +C4<00000000000000000000000000100000>;
P_0x26462e0 .param/l "AND" 0 5 2, C4<0000>;
P_0x2646320 .param/l "BIC" 0 5 16, C4<1110>;
P_0x2646360 .param/l "CC" 0 6 5, C4<0011>;
P_0x26463a0 .param/l "CLZ" 0 5 26, C4<11000>;
P_0x26463e0 .param/l "CMN" 0 5 13, C4<1011>;
P_0x2646420 .param/l "CMP" 0 5 12, C4<1010>;
P_0x2646460 .param/l "CS" 0 6 4, C4<0010>;
P_0x26464a0 .param/l "EOR" 0 5 3, C4<0001>;
P_0x26464e0 .param/l "EQ" 0 6 2, C4<0000>;
P_0x2646520 .param/l "FMOV" 0 5 20, C4<10010>;
P_0x2646560 .param/l "GE" 0 6 12, C4<1010>;
P_0x26465a0 .param/l "GT" 0 6 14, C4<1100>;
P_0x26465e0 .param/l "HI" 0 6 10, C4<1000>;
P_0x2646620 .param/l "IMMED_EN" 0 10 5, C4<1>;
P_0x2646660 .param/l "INDEX_EN" 0 10 4, C4<0>;
P_0x26466a0 .param/l "LE" 0 6 15, C4<1101>;
P_0x26466e0 .param/l "LS" 0 6 11, C4<1001>;
P_0x2646720 .param/l "LT" 0 6 13, C4<1011>;
P_0x2646760 .param/l "MI" 0 6 6, C4<0100>;
P_0x26467a0 .param/l "MLA" 0 5 19, C4<10001>;
P_0x26467e0 .param/l "MMOV" 0 5 21, C4<10011>;
P_0x2646820 .param/l "MOV" 0 5 15, C4<1101>;
P_0x2646860 .param/l "MUL" 0 5 18, C4<10000>;
P_0x26468a0 .param/l "MVN" 0 5 17, C4<1111>;
P_0x26468e0 .param/l "NE" 0 6 3, C4<0001>;
P_0x2646920 .param/l "NV" 0 6 17, C4<1111>;
P_0x2646960 .param/l "ORR" 0 5 14, C4<1100>;
P_0x26469a0 .param/l "PHY_REGS" 0 23 14, +C4<00000000000000000000000000101110>;
P_0x26469e0 .param/l "PL" 0 6 7, C4<0101>;
P_0x2646a20 .param/l "RSB" 0 5 5, C4<0011>;
P_0x2646a60 .param/l "RSC" 0 5 9, C4<0111>;
P_0x2646aa0 .param/l "SBC" 0 5 8, C4<0110>;
P_0x2646ae0 .param/l "SHIFT_OPS" 0 23 16, +C4<00000000000000000000000000000101>;
P_0x2646b20 .param/l "SMLAL" 0 5 25, C4<10111>;
P_0x2646b60 .param/l "SMULL" 0 5 24, C4<10110>;
P_0x2646ba0 .param/l "SUB" 0 5 4, C4<0010>;
P_0x2646be0 .param/l "TEQ" 0 5 11, C4<1001>;
P_0x2646c20 .param/l "TST" 0 5 10, C4<1000>;
P_0x2646c60 .param/l "UMLAL" 0 5 23, C4<10101>;
P_0x2646ca0 .param/l "UMULL" 0 5 22, C4<10100>;
P_0x2646ce0 .param/l "VC" 0 6 9, C4<0111>;
P_0x2646d20 .param/l "VS" 0 6 8, C4<0110>;
L_0x266a820 .functor OR 1, v0x2644230_0, v0x257d5d0_0, C4<0>, C4<0>;
L_0x7f0371a601c8 .functor BUFT 1, C4<10001>, C4<0>, C4<0>, C4<0>;
v0x264ba20_0 .net/2u *"_s2", 4 0, L_0x7f0371a601c8;  1 drivers
v0x264bb20_0 .net "i_abt_ff", 0 0, v0x2635790_0;  alias, 1 drivers
v0x264bbe0_0 .net "i_alu_operation_ff", 4 0, v0x2635830_0;  alias, 1 drivers
v0x264bce0_0 .net "i_alu_source_ff", 32 0, v0x26358f0_0;  alias, 1 drivers
v0x264bdb0_0 .net "i_alu_source_value_ff", 31 0, v0x26359d0_0;  alias, 1 drivers
v0x264bea0_0 .net "i_alu_value_nxt", 31 0, v0x257d4f0_0;  alias, 1 drivers
v0x264bf90_0 .net "i_clear_from_alu", 0 0, v0x257d5d0_0;  alias, 1 drivers
v0x264c030_0 .net "i_clear_from_writeback", 0 0, v0x2644230_0;  alias, 1 drivers
v0x264c1e0_0 .net "i_clk", 0 0, o0x7f0371aa9828;  alias, 0 drivers
v0x264c280_0 .net "i_condition_code_ff", 3 0, v0x2635b90_0;  alias, 1 drivers
v0x264c320_0 .net "i_data_stall", 0 0, o0x7f0371aa98e8;  alias, 0 drivers
v0x264c4d0_0 .net "i_destination_index_ff", 5 0, v0x2635c70_0;  alias, 1 drivers
v0x264c570_0 .net "i_disable_shifter_ff", 0 0, v0x2637440_0;  alias, 1 drivers
v0x264c610_0 .net "i_fiq_ff", 0 0, v0x2635d50_0;  alias, 1 drivers
v0x264c6b0_0 .net "i_flag_update_ff", 0 0, v0x2635e10_0;  alias, 1 drivers
v0x264c750_0 .net "i_irq_ff", 0 0, v0x2635ed0_0;  alias, 1 drivers
v0x264c7f0_0 .net "i_mem_load_ff", 0 0, v0x2635f90_0;  alias, 1 drivers
v0x264c9a0_0 .net "i_mem_pre_index_ff", 0 0, v0x2636050_0;  alias, 1 drivers
v0x264ca40_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x2636110_0;  alias, 1 drivers
v0x264cae0_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x26361d0_0;  alias, 1 drivers
v0x264cbb0_0 .net "i_mem_srcdest_index_ff", 5 0, v0x26348b0_0;  alias, 1 drivers
v0x264cc80_0 .net "i_mem_srcdest_value_ff", 31 0, v0x2634990_0;  alias, 1 drivers
v0x264cd50_0 .net "i_mem_store_ff", 0 0, v0x2636720_0;  alias, 1 drivers
v0x264ce20_0 .net "i_mem_translate_ff", 0 0, v0x26367c0_0;  alias, 1 drivers
v0x264cec0_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x2636860_0;  alias, 1 drivers
v0x264cf90_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x2636900_0;  alias, 1 drivers
v0x264d030_0 .net "i_pc_plus_8_ff", 31 0, v0x26369c0_0;  alias, 1 drivers
v0x264d100_0 .net "i_reset", 0 0, o0x7f0371aa9be8;  alias, 0 drivers
v0x264d1a0_0 .net "i_shift_length_ff", 32 0, v0x2636e20_0;  alias, 1 drivers
v0x264d270_0 .net "i_shift_length_value_ff", 31 0, v0x2636f00_0;  alias, 1 drivers
v0x264d310_0 .net "i_shift_operation_ff", 2 0, v0x26370c0_0;  alias, 1 drivers
v0x264d400_0 .net "i_shift_source_ff", 32 0, v0x26371a0_0;  alias, 1 drivers
v0x264d4a0_0 .net "i_shift_source_value_ff", 31 0, v0x2637280_0;  alias, 1 drivers
v0x264c890_0 .net "i_swi_ff", 0 0, v0x26376f0_0;  alias, 1 drivers
v0x264d750_0 .net "i_switch_ff", 0 0, v0x26377b0_0;  alias, 1 drivers
v0x264d7f0_0 .var "mem_srcdest_value", 31 0;
v0x264d890_0 .net "mult_out", 31 0, L_0x266a440;  1 drivers
v0x264d930_0 .var "o_abt_ff", 0 0;
v0x264da00_0 .var "o_alu_operation_ff", 4 0;
v0x264dad0_0 .var "o_alu_source_value_ff", 31 0;
v0x264dba0_0 .var "o_condition_code_ff", 3 0;
v0x264dc70_0 .var "o_destination_index_ff", 5 0;
v0x264dd60_0 .var "o_fiq_ff", 0 0;
v0x264de00_0 .var "o_flag_update_ff", 0 0;
v0x264ded0_0 .var "o_irq_ff", 0 0;
v0x264dfa0_0 .var "o_mem_load_ff", 0 0;
v0x264e090_0 .var "o_mem_pre_index_ff", 0 0;
v0x264e130_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x264e200_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x264e2d0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x264e3c0_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x264e460_0 .var "o_mem_store_ff", 0 0;
v0x264e530_0 .var "o_mem_translate_ff", 0 0;
v0x264e600_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x264e6d0_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x264e7a0_0 .var "o_pc_plus_8_ff", 31 0;
v0x264e870_0 .var "o_rrx_ff", 0 0;
v0x264e940_0 .var "o_shift_carry_ff", 0 0;
v0x264ea10_0 .var "o_shift_operation_ff", 2 0;
v0x264eab0_0 .var "o_shifted_source_value_ff", 31 0;
v0x264eb80_0 .net "o_stall_from_shifter", 0 0, v0x264ae00_0;  alias, 1 drivers
v0x264ec20_0 .var "o_swi_ff", 0 0;
v0x264ecf0_0 .var "o_switch_ff", 0 0;
v0x264edc0_0 .var "rm", 31 0;
v0x264ee60_0 .var "rn", 31 0;
v0x264d540_0 .net "rrx", 0 0, v0x2649680_0;  1 drivers
v0x264d610_0 .net "shcarry", 0 0, v0x26494d0_0;  1 drivers
v0x264f310_0 .net "shout", 31 0, v0x2649570_0;  1 drivers
E_0x2648860 .event edge, v0x26348b0_0, v0x2634990_0, v0x258fb10_0, v0x257d4f0_0;
E_0x26488d0/0 .event edge, v0x2635830_0, v0x264aea0_0, v0x2637440_0, v0x2649570_0;
E_0x26488d0/1 .event edge, v0x26371a0_0, v0x2637280_0, v0x258fb10_0, v0x257d4f0_0;
E_0x26488d0 .event/or E_0x26488d0/0, E_0x26488d0/1;
E_0x2648960 .event edge, v0x26358f0_0, v0x26359d0_0, v0x258fb10_0, v0x257d4f0_0;
L_0x266a890 .cmp/eq 5, v0x2635830_0, L_0x7f0371a601c8;
L_0x266a980 .part v0x2636f00_0, 0, 8;
S_0x26489d0 .scope module, "U_SHIFT" "zap_shift_shifter" 23 279, 24 12 0, S_0x2646060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_source"
    .port_info 1 /INPUT 8 "i_amount"
    .port_info 2 /INPUT 3 "i_shift_type"
    .port_info 3 /OUTPUT 32 "o_result"
    .port_info 4 /OUTPUT 1 "o_carry"
    .port_info 5 /OUTPUT 1 "o_rrx"
P_0x2648bc0 .param/l "ASR" 0 14 4, +C4<00000000000000000000000000000010>;
P_0x2648c00 .param/l "LSL" 0 14 2, +C4<00000000000000000000000000000000>;
P_0x2648c40 .param/l "LSR" 0 14 3, +C4<00000000000000000000000000000001>;
P_0x2648c80 .param/l "ROR" 0 14 5, +C4<00000000000000000000000000000011>;
P_0x2648cc0 .param/l "RORI" 0 14 6, +C4<00000000000000000000000000000100>;
P_0x2648d00 .param/l "SHIFT_OPS" 0 24 14, +C4<00000000000000000000000000000101>;
v0x26491e0_0 .net "i_amount", 7 0, L_0x266a980;  1 drivers
v0x26492e0_0 .net "i_shift_type", 2 0, v0x26370c0_0;  alias, 1 drivers
v0x26493d0_0 .net "i_source", 31 0, v0x2637280_0;  alias, 1 drivers
v0x26494d0_0 .var "o_carry", 0 0;
v0x2649570_0 .var "o_result", 31 0;
v0x2649680_0 .var "o_rrx", 0 0;
E_0x2649160 .event edge, v0x26370c0_0, v0x2637280_0, v0x26491e0_0;
S_0x2649840 .scope function, "resolve_conflict" "resolve_conflict" 23 327, 23 327 0, S_0x2646060;
 .timescale 0 0;
v0x2649a30_0 .var "index_from_issue", 32 0;
v0x2649b10_0 .var "index_from_this_stage", 5 0;
v0x2649bf0_0 .var "resolve_conflict", 31 0;
v0x2649cb0_0 .var "result_from_alu", 31 0;
v0x2649d90_0 .var "value_from_issue", 31 0;
TD_zap_top.u_zap_shifter_main.resolve_conflict ;
    %load/vec4 v0x2649a30_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_28.220, 4;
    %load/vec4 v0x2649a30_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x2649bf0_0, 0, 32;
    %jmp T_28.221;
T_28.220 ;
    %load/vec4 v0x2649b10_0;
    %load/vec4 v0x2649a30_0;
    %parti/s 6, 0, 2;
    %cmp/e;
    %jmp/0xz  T_28.222, 4;
    %load/vec4 v0x2649cb0_0;
    %store/vec4 v0x2649bf0_0, 0, 32;
    %jmp T_28.223;
T_28.222 ;
    %load/vec4 v0x2649d90_0;
    %store/vec4 v0x2649bf0_0, 0, 32;
T_28.223 ;
T_28.221 ;
    %end;
S_0x2649ec0 .scope module, "u_zap_multiply" "zap_multiply" 23 142, 25 13 0, S_0x2646060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear"
    .port_info 3 /INPUT 1 "i_start"
    .port_info 4 /INPUT 32 "i_rm"
    .port_info 5 /INPUT 32 "i_rn"
    .port_info 6 /INPUT 32 "i_rs"
    .port_info 7 /OUTPUT 32 "o_rd"
    .port_info 8 /OUTPUT 1 "o_busy"
P_0x264a090 .param/l "IDLE" 0 25 40, +C4<00000000000000000000000000000000>;
P_0x264a0d0 .param/l "S0" 0 25 42, +C4<00000000000000000000000000000010>;
P_0x264a110 .param/l "S1" 0 25 43, +C4<00000000000000000000000000000011>;
P_0x264a150 .param/l "S2" 0 25 44, +C4<00000000000000000000000000000100>;
P_0x264a190 .param/l "S3" 0 25 45, +C4<00000000000000000000000000000101>;
P_0x264a1d0 .param/l "SX" 0 25 41, +C4<00000000000000000000000000000001>;
L_0x266a440 .functor BUFZ 32, v0x264b090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x264a6d0_0 .net "i_clear", 0 0, L_0x266a820;  1 drivers
v0x264a7b0_0 .net "i_clk", 0 0, o0x7f0371aa9828;  alias, 0 drivers
v0x264a980_0 .net "i_reset", 0 0, o0x7f0371aa9be8;  alias, 0 drivers
v0x264ab30_0 .net "i_rm", 31 0, v0x26359d0_0;  alias, 1 drivers
v0x264abd0_0 .net "i_rn", 31 0, v0x2636f00_0;  alias, 1 drivers
v0x264ac70_0 .net "i_rs", 31 0, v0x2637280_0;  alias, 1 drivers
v0x264ad60_0 .net "i_start", 0 0, L_0x266a890;  1 drivers
v0x264ae00_0 .var "o_busy", 0 0;
v0x264aea0_0 .net "o_rd", 31 0, L_0x266a440;  alias, 1 drivers
v0x264afd0_0 .var "out_ff", 31 0;
v0x264b090_0 .var "out_nxt", 31 0;
v0x264b170_0 .var "prodhilo_ff", 15 0;
v0x264b250_0 .var "prodhilo_nxt", 15 0;
v0x264b330_0 .var "prodlohi_ff", 15 0;
v0x264b410_0 .var "prodlohi_nxt", 15 0;
v0x264b4f0_0 .var "prodlolo_ff", 15 0;
v0x264b5d0_0 .var "prodlolo_nxt", 15 0;
v0x264b780_0 .var "state_ff", 2 0;
v0x264b820_0 .var "state_nxt", 2 0;
E_0x264a530/0 .event edge, v0x264b4f0_0, v0x264b330_0, v0x264b170_0, v0x264b780_0;
E_0x264a530/1 .event edge, v0x264afd0_0, v0x264ad60_0, v0x26359d0_0, v0x2637280_0;
E_0x264a530/2 .event edge, v0x2636f00_0;
E_0x264a530 .event/or E_0x264a530/0, E_0x264a530/1, E_0x264a530/2;
    .scope S_0x2628ee0;
T_29 ;
    %wait E_0x23ccc90;
    %load/vec4 v0x262a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x262a670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x262a510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x262a470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x262a820_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x262a5b0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x2629950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x262a670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x262a470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x262a510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x262a820_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x2629ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x2629820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x262a670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x262a470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x262a510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x262a820_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x262a330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.8, 8;
    %jmp T_29.9;
T_29.8 ;
    %load/vec4 v0x262a290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.10, 8;
    %jmp T_29.11;
T_29.10 ;
    %load/vec4 v0x262a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.12, 8;
    %jmp T_29.13;
T_29.12 ;
    %load/vec4 v0x262a820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x262a670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x262a470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x262a510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x262a820_0, 0;
    %jmp T_29.15;
T_29.14 ;
    %load/vec4 v0x262a3d0_0;
    %assign/vec4 v0x262a670_0, 0;
    %load/vec4 v0x2629e70_0;
    %assign/vec4 v0x262a510_0, 0;
    %load/vec4 v0x2629dd0_0;
    %assign/vec4 v0x262a470_0, 0;
    %load/vec4 v0x2629dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x262a820_0, 0;
T_29.16 ;
    %load/vec4 v0x2629f50_0;
    %load/vec4 v0x2629c00_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_29.18, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_29.19, 8;
T_29.18 ; End of true expr.
    %pushi/vec4 8, 0, 32;
    %jmp/0 T_29.19, 8;
 ; End of false expr.
    %blend;
T_29.19;
    %add;
    %assign/vec4 v0x262a5b0_0, 0;
T_29.15 ;
T_29.13 ;
T_29.11 ;
T_29.9 ;
T_29.7 ;
T_29.5 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x2618a20;
T_30 ;
    %wait E_0x261a9c0;
    %load/vec4 v0x261b0a0_0;
    %store/vec4 v0x261b250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x261b360_0, 0, 1;
    %load/vec4 v0x261afc0_0;
    %pad/u 35;
    %store/vec4 v0x261b170_0, 0, 35;
    %load/vec4 v0x261aee0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x261b0a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x261afc0_0;
    %parti/s 16, 0, 2;
    %dup/vec4;
    %pushi/vec4 53248, 4095, 16;
    %cmp/z;
    %jmp/1 T_30.2, 4;
    %dup/vec4;
    %pushi/vec4 57344, 2047, 16;
    %cmp/z;
    %jmp/1 T_30.3, 4;
    %vpi_call 17 54 "$display", $time, "%m: Not implemented!" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x261b360_0, 0, 1;
    %jmp T_30.5;
T_30.2 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_conditional_branch, S_0x261ab00;
    %join;
    %jmp T_30.5;
T_30.3 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_unconditional_branch, S_0x261acf0;
    %join;
    %jmp T_30.5;
T_30.5 ;
    %pop/vec4 1;
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x261b520;
T_31 ;
    %wait E_0x261fad0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26226c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26224e0_0, 0, 1;
    %load/vec4 v0x2622ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %jmp T_31.3;
T_31.0 ;
    %load/vec4 v0x26221f0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2621ea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x2621790_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x26215b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x2622580_0, 0, 35;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2622580_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2622580_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2622620_0, 0, 1;
    %load/vec4 v0x26228a0_0;
    %store/vec4 v0x2622a20_0, 0, 16;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2622d80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2622760_0, 0, 1;
    %load/vec4 v0x2621f70_0;
    %store/vec4 v0x26226c0_0, 0, 1;
    %load/vec4 v0x2621c90_0;
    %store/vec4 v0x26224e0_0, 0, 1;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x2622ca0_0;
    %store/vec4 v0x2622d80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2622760_0, 0, 1;
    %load/vec4 v0x2621d50_0;
    %store/vec4 v0x2622580_0, 0, 35;
    %load/vec4 v0x2621ea0_0;
    %store/vec4 v0x2622620_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x2622a20_0, 0, 16;
    %load/vec4 v0x2621f70_0;
    %store/vec4 v0x26226c0_0, 0, 1;
    %load/vec4 v0x2621c90_0;
    %store/vec4 v0x26224e0_0, 0, 1;
T_31.5 ;
    %jmp T_31.3;
T_31.1 ;
    %fork t_21, S_0x2620cb0;
    %jmp t_20;
    .scope S_0x2620cb0;
t_21 ;
    %load/vec4 v0x2622940_0;
    %store/vec4 v0x26213d0_0, 0, 16;
    %fork TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.pri_enc, S_0x2620f10;
    %join;
    %load/vec4  v0x26214d0_0;
    %store/vec4 v0x2620e30_0, 0, 4;
    %load/vec4 v0x2622940_0;
    %pushi/vec4 1, 0, 16;
    %ix/getv 4, v0x2620e30_0;
    %shiftl 4;
    %inv;
    %and;
    %store/vec4 v0x2622a20_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26226c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26224e0_0, 0, 1;
    %load/vec4 v0x2621d50_0;
    %load/vec4 v0x2620e30_0;
    %load/vec4 v0x2622940_0;
    %store/vec4 v0x2620420_0, 0, 16;
    %store/vec4 v0x2620120_0, 0, 4;
    %store/vec4 v0x26202f0_0, 0, 32;
    %fork TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.map, S_0x261fd70;
    %join;
    %load/vec4  v0x26205c0_0;
    %pad/u 35;
    %store/vec4 v0x2622580_0, 0, 35;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2622620_0, 0, 1;
    %load/vec4 v0x2622940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.6, 4;
    %load/vec4 v0x2621d50_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x2622330_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2622760_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2622d80_0, 0, 3;
    %jmp T_31.9;
T_31.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2622760_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2622d80_0, 0, 3;
T_31.9 ;
    %jmp T_31.7;
T_31.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2622d80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2622760_0, 0, 1;
T_31.7 ;
    %end;
    .scope S_0x261b520;
t_20 %join;
    %jmp T_31.3;
T_31.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2622d80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2622760_0, 0, 1;
    %load/vec4 v0x2621790_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %load/vec4 v0x2622b00_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %concati/vec4 15, 0, 4;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 35;
    %store/vec4 v0x2622580_0, 0, 35;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2622580_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2622580_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2622620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26226c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26224e0_0, 0, 1;
    %jmp T_31.3;
T_31.3 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x261b520;
T_32 ;
    %wait E_0x23ccc90;
    %load/vec4 v0x26220b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %fork TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0x261fb80;
    %join;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x2621970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %fork TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0x261fb80;
    %join;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x2621ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x2621880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %fork TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0x261fb80;
    %join;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v0x2622150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.8, 8;
    %jmp T_32.9;
T_32.8 ;
    %load/vec4 v0x2622010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.10, 8;
    %jmp T_32.11;
T_32.10 ;
    %load/vec4 v0x2622d80_0;
    %assign/vec4 v0x2622ca0_0, 0;
    %load/vec4 v0x2622a20_0;
    %assign/vec4 v0x2622940_0, 0;
T_32.11 ;
T_32.9 ;
T_32.7 ;
T_32.5 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x260c680;
T_33 ;
    %wait E_0x2432240;
    %load/vec4 v0x260cf10_0;
    %store/vec4 v0x260d400_0, 0, 35;
    %load/vec4 v0x260cfb0_0;
    %store/vec4 v0x260d4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x260d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x260d830_0, 0, 1;
    %load/vec4 v0x260d050_0;
    %store/vec4 v0x260d540_0, 0, 1;
    %load/vec4 v0x260ce20_0;
    %store/vec4 v0x260d360_0, 0, 1;
    %load/vec4 v0x260cfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x260d680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0x260cf10_0;
    %parti/s 3, 25, 6;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x260cf10_0;
    %parti/s 1, 24, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x260d830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x260d5e0_0, 0, 1;
    %load/vec4 v0x260cf10_0;
    %parti/s 4, 28, 6;
    %concati/vec4 38789124, 0, 28;
    %pad/u 35;
    %store/vec4 v0x260d400_0, 0, 35;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x260d4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x260d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x260d360_0, 0, 1;
T_33.5 ;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0x260cf10_0;
    %pushi/vec4 4292870143, 0, 32;
    %concati/vec4 7, 0, 3;
    %and;
    %store/vec4 v0x260d400_0, 0, 35;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x260d830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x260d5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x260d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x260d360_0, 0, 1;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x260c680;
T_34 ;
    %wait E_0x23ccc90;
    %load/vec4 v0x260d0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x260d680_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x260cc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x260d680_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x260cba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x260d680_0, 0;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0x260d2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.6, 8;
    %load/vec4 v0x260d680_0;
    %assign/vec4 v0x260d680_0, 0;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v0x260d220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.8, 8;
    %load/vec4 v0x260d680_0;
    %assign/vec4 v0x260d680_0, 0;
    %jmp T_34.9;
T_34.8 ;
    %load/vec4 v0x260d830_0;
    %assign/vec4 v0x260d680_0, 0;
T_34.9 ;
T_34.7 ;
T_34.5 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x260d8d0;
T_35 ;
    %wait E_0x26144c0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x26177e0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2617910_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2617720_0, 0, 33;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2617650_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2618470_0, 0, 33;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26183d0_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x2618220_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26179f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2617e40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2617ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2617f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2617fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2617b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26180a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2617cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2617d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2618160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2617fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2618610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2618550_0, 0, 1;
    %load/vec4 v0x2617580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x26174a0_0;
    %parti/s 32, 0, 2;
    %dup/vec4;
    %pushi/vec4 33554432, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_35.2, 4;
    %dup/vec4;
    %pushi/vec4 16, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_35.3, 4;
    %dup/vec4;
    %pushi/vec4 0, 4060086255, 32;
    %cmp/z;
    %jmp/1 T_35.4, 4;
    %dup/vec4;
    %pushi/vec4 167772160, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_35.5, 4;
    %dup/vec4;
    %pushi/vec4 17760256, 4030791679, 32;
    %cmp/z;
    %jmp/1 T_35.6, 4;
    %dup/vec4;
    %pushi/vec4 18935808, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_35.7, 4;
    %dup/vec4;
    %pushi/vec4 52490240, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_35.8, 4;
    %dup/vec4;
    %pushi/vec4 100663296, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_35.9, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_35.10, 4;
    %dup/vec4;
    %pushi/vec4 11534352, 4160811023, 32;
    %cmp/z;
    %jmp/1 T_35.11, 4;
    %dup/vec4;
    %pushi/vec4 19922704, 4026531855, 32;
    %cmp/z;
    %jmp/1 T_35.12, 4;
    %dup/vec4;
    %pushi/vec4 144, 4030725903, 32;
    %cmp/z;
    %jmp/1 T_35.13, 4;
    %dup/vec4;
    %pushi/vec4 144, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_35.14, 4;
    %dup/vec4;
    %pushi/vec4 251658240, 4043309055, 32;
    %cmp/z;
    %jmp/1 T_35.15, 4;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_und, S_0x2616a60;
    %join;
    %jmp T_35.17;
T_35.2 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x2615380;
    %join;
    %jmp T_35.17;
T_35.3 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x2615380;
    %join;
    %jmp T_35.17;
T_35.4 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x2615380;
    %join;
    %jmp T_35.17;
T_35.5 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_branch, S_0x2614830;
    %join;
    %jmp T_35.17;
T_35.6 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_mrs, S_0x2615f00;
    %join;
    %jmp T_35.17;
T_35.7 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_msr, S_0x26160d0;
    %join;
    %jmp T_35.17;
T_35.8 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_msr, S_0x26160d0;
    %join;
    %jmp T_35.17;
T_35.9 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_ls, S_0x2615b40;
    %join;
    %jmp T_35.17;
T_35.10 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_ls, S_0x2615b40;
    %join;
    %jmp T_35.17;
T_35.11 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_clz, S_0x2614ee0;
    %join;
    %jmp T_35.17;
T_35.12 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_bx, S_0x2614a00;
    %join;
    %jmp T_35.17;
T_35.13 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_mult, S_0x26162a0;
    %join;
    %jmp T_35.17;
T_35.14 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_halfword_ls, S_0x2615550;
    %join;
    %jmp T_35.17;
T_35.15 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_swi, S_0x26166a0;
    %join;
    %jmp T_35.17;
T_35.17 ;
    %pop/vec4 1;
T_35.0 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x258ed20;
T_36 ;
    %wait E_0x23b1420;
    %load/vec4 v0x2625710_0;
    %parti/s 4, 24, 6;
    %and/r;
    %store/vec4 v0x26283b0_0, 0, 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x258ed20;
T_37 ;
    %wait E_0x23ccc90;
    %load/vec4 v0x26259c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %fork TD_zap_top.u_zap_decode_main.clear, S_0x260c100;
    %join;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x26253f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %fork TD_zap_top.u_zap_decode_main.clear, S_0x260c100;
    %join;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x26255d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x2625350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %fork TD_zap_top.u_zap_decode_main.clear, S_0x260c100;
    %join;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x2625b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %jmp T_37.9;
T_37.8 ;
    %load/vec4 v0x2625a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.10, 8;
    %jmp T_37.11;
T_37.10 ;
    %load/vec4 v0x2626ea0_0;
    %load/vec4 v0x2625530_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %assign/vec4 v0x26252b0_0, 0;
    %load/vec4 v0x26269f0_0;
    %load/vec4 v0x2625530_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %assign/vec4 v0x2626930_0, 0;
    %load/vec4 v0x26283b0_0;
    %assign/vec4 v0x26282f0_0, 0;
    %load/vec4 v0x2626210_0;
    %assign/vec4 v0x2626170_0, 0;
    %load/vec4 v0x2628670_0;
    %load/vec4 v0x26257b0_0;
    %and;
    %assign/vec4 v0x26285d0_0, 0;
    %load/vec4 v0x26266d0_0;
    %assign/vec4 v0x26265f0_0, 0;
    %load/vec4 v0x2626850_0;
    %assign/vec4 v0x2626790_0, 0;
    %load/vec4 v0x2626510_0;
    %assign/vec4 v0x2626450_0, 0;
    %load/vec4 v0x2626390_0;
    %assign/vec4 v0x26262b0_0, 0;
    %load/vec4 v0x2628150_0;
    %assign/vec4 v0x2628070_0, 0;
    %load/vec4 v0x2627f80_0;
    %assign/vec4 v0x2627ea0_0, 0;
    %load/vec4 v0x2627dc0_0;
    %assign/vec4 v0x2627ce0_0, 0;
    %load/vec4 v0x26251e0_0;
    %assign/vec4 v0x2625140_0, 0;
    %load/vec4 v0x2627560_0;
    %assign/vec4 v0x26274a0_0, 0;
    %load/vec4 v0x2626fe0_0;
    %assign/vec4 v0x2626f40_0, 0;
    %load/vec4 v0x2627700_0;
    %assign/vec4 v0x2627640_0, 0;
    %load/vec4 v0x2627120_0;
    %assign/vec4 v0x2627080_0, 0;
    %load/vec4 v0x26279e0_0;
    %assign/vec4 v0x2627940_0, 0;
    %load/vec4 v0x2627260_0;
    %assign/vec4 v0x26271c0_0, 0;
    %load/vec4 v0x26273d0_0;
    %assign/vec4 v0x2627330_0, 0;
    %load/vec4 v0x2627b50_0;
    %assign/vec4 v0x2627ab0_0, 0;
    %load/vec4 v0x2627870_0;
    %assign/vec4 v0x26277d0_0, 0;
    %load/vec4 v0x2625920_0;
    %assign/vec4 v0x2627c20_0, 0;
    %load/vec4 v0x2628530_0;
    %assign/vec4 v0x2628470_0, 0;
T_37.11 ;
T_37.9 ;
T_37.7 ;
T_37.5 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x258ed20;
T_38 ;
    %wait E_0x238da40;
    %load/vec4 v0x2624e20_0;
    %load/vec4 v0x2625c40_0;
    %or;
    %store/vec4 v0x2628230_0, 0, 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x262aae0;
T_39 ;
    %wait E_0x2630ad0;
    %load/vec4 v0x2637870_0;
    %load/vec4 v0x2635650_0;
    %or;
    %store/vec4 v0x26356f0_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x262aae0;
T_40 ;
    %wait E_0x23ccc90;
    %load/vec4 v0x2634de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x2635b90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2635c70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2635830_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x26370c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2635e10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x26348b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2635f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2636720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2636050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2636860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2636110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26361d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2636900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26367c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2635ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2635d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2635790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26376f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x26369c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2637440_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x26358f0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x26371a0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2636e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x26359d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2637280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2636f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2634990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26377b0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x26339e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x2633730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x2635b90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2635c70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2635830_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x26370c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2635e10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x26348b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2635f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2636720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2636050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2636860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2636110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26361d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2636900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26367c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2635ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2635d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2635790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26376f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x26369c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2637440_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x26358f0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x26371a0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2636e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x26359d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2637280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2636f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2634990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26377b0_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x2635380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %jmp T_40.7;
T_40.6 ;
    %load/vec4 v0x26356f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.8, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x2635b90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2635c70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2635830_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x26370c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2635e10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x26348b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2635f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2636720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2636050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2636860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2636110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26361d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2636900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26367c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2635ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2635d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2635790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26376f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x26369c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2637440_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x26358f0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x26371a0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x2636e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x26359d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2637280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2636f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2634990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26377b0_0, 0;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0x2633910_0;
    %assign/vec4 v0x2635b90_0, 0;
    %load/vec4 v0x2633a80_0;
    %assign/vec4 v0x2635c70_0, 0;
    %load/vec4 v0x2633500_0;
    %assign/vec4 v0x2635830_0, 0;
    %load/vec4 v0x2634f70_0;
    %assign/vec4 v0x26370c0_0, 0;
    %load/vec4 v0x2633d00_0;
    %assign/vec4 v0x2635e10_0, 0;
    %load/vec4 v0x2634180_0;
    %assign/vec4 v0x26348b0_0, 0;
    %load/vec4 v0x2633e40_0;
    %assign/vec4 v0x2635f90_0, 0;
    %load/vec4 v0x2634250_0;
    %assign/vec4 v0x2636720_0, 0;
    %load/vec4 v0x2633f10_0;
    %assign/vec4 v0x2636050_0, 0;
    %load/vec4 v0x26343f0_0;
    %assign/vec4 v0x2636860_0, 0;
    %load/vec4 v0x2633fe0_0;
    %assign/vec4 v0x2636110_0, 0;
    %load/vec4 v0x26340b0_0;
    %assign/vec4 v0x26361d0_0, 0;
    %load/vec4 v0x26344c0_0;
    %assign/vec4 v0x2636900_0, 0;
    %load/vec4 v0x2634320_0;
    %assign/vec4 v0x26367c0_0, 0;
    %load/vec4 v0x2633da0_0;
    %assign/vec4 v0x2635ed0_0, 0;
    %load/vec4 v0x2633b50_0;
    %assign/vec4 v0x2635d50_0, 0;
    %load/vec4 v0x2632e10_0;
    %assign/vec4 v0x2635790_0, 0;
    %load/vec4 v0x26354b0_0;
    %assign/vec4 v0x26376f0_0, 0;
    %load/vec4 v0x2634ac0_0;
    %assign/vec4 v0x26369c0_0, 0;
    %load/vec4 v0x2637500_0;
    %assign/vec4 v0x2637440_0, 0;
    %load/vec4 v0x2633660_0;
    %assign/vec4 v0x26358f0_0, 0;
    %load/vec4 v0x2635040_0;
    %assign/vec4 v0x26371a0_0, 0;
    %load/vec4 v0x2634e80_0;
    %assign/vec4 v0x2636e20_0, 0;
    %load/vec4 v0x2635ab0_0;
    %assign/vec4 v0x26359d0_0, 0;
    %load/vec4 v0x2637360_0;
    %assign/vec4 v0x2637280_0, 0;
    %load/vec4 v0x2636fe0_0;
    %assign/vec4 v0x2636f00_0, 0;
    %load/vec4 v0x2636680_0;
    %assign/vec4 v0x2634990_0, 0;
    %load/vec4 v0x2635580_0;
    %assign/vec4 v0x26377b0_0, 0;
T_40.9 ;
T_40.7 ;
T_40.5 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x262aae0;
T_41 ;
    %wait E_0x26309c0;
    %load/vec4 v0x2633660_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x2635110_0;
    %pad/u 33;
    %load/vec4 v0x2632fd0_0;
    %load/vec4 v0x2633290_0;
    %load/vec4 v0x26331a0_0;
    %load/vec4 v0x26330d0_0;
    %load/vec4 v0x2632f00_0;
    %load/vec4 v0x2634630_0;
    %load/vec4 v0x2634590_0;
    %load/vec4 v0x2634810_0;
    %load/vec4 v0x2634770_0;
    %load/vec4 v0x2634b60_0;
    %load/vec4 v0x2634c00_0;
    %load/vec4 v0x2634ca0_0;
    %load/vec4 v0x2634d40_0;
    %store/vec4 v0x2632510_0, 0, 32;
    %store/vec4 v0x2632430_0, 0, 32;
    %store/vec4 v0x2632350_0, 0, 32;
    %store/vec4 v0x2632270_0, 0, 32;
    %store/vec4 v0x26320d0_0, 0, 1;
    %store/vec4 v0x2632190_0, 0, 6;
    %store/vec4 v0x2631ea0_0, 0, 1;
    %store/vec4 v0x2631f60_0, 0, 6;
    %store/vec4 v0x2631a50_0, 0, 1;
    %store/vec4 v0x2631bb0_0, 0, 6;
    %store/vec4 v0x2631ce0_0, 0, 32;
    %store/vec4 v0x2631dc0_0, 0, 32;
    %store/vec4 v0x2631af0_0, 0, 1;
    %store/vec4 v0x26325f0_0, 0, 33;
    %store/vec4 v0x2632880_0, 0, 2;
    %store/vec4 v0x26326d0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.get_register_value, S_0x26316f0;
    %join;
    %load/vec4  v0x2631970_0;
    %store/vec4 v0x2635ab0_0, 0, 32;
    %load/vec4 v0x2635040_0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x2635110_0;
    %pad/u 33;
    %load/vec4 v0x2632fd0_0;
    %load/vec4 v0x2633290_0;
    %load/vec4 v0x26331a0_0;
    %load/vec4 v0x26330d0_0;
    %load/vec4 v0x2632f00_0;
    %load/vec4 v0x2634630_0;
    %load/vec4 v0x2634590_0;
    %load/vec4 v0x2634810_0;
    %load/vec4 v0x2634770_0;
    %load/vec4 v0x2634b60_0;
    %load/vec4 v0x2634c00_0;
    %load/vec4 v0x2634ca0_0;
    %load/vec4 v0x2634d40_0;
    %store/vec4 v0x2632510_0, 0, 32;
    %store/vec4 v0x2632430_0, 0, 32;
    %store/vec4 v0x2632350_0, 0, 32;
    %store/vec4 v0x2632270_0, 0, 32;
    %store/vec4 v0x26320d0_0, 0, 1;
    %store/vec4 v0x2632190_0, 0, 6;
    %store/vec4 v0x2631ea0_0, 0, 1;
    %store/vec4 v0x2631f60_0, 0, 6;
    %store/vec4 v0x2631a50_0, 0, 1;
    %store/vec4 v0x2631bb0_0, 0, 6;
    %store/vec4 v0x2631ce0_0, 0, 32;
    %store/vec4 v0x2631dc0_0, 0, 32;
    %store/vec4 v0x2631af0_0, 0, 1;
    %store/vec4 v0x26325f0_0, 0, 33;
    %store/vec4 v0x2632880_0, 0, 2;
    %store/vec4 v0x26326d0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.get_register_value, S_0x26316f0;
    %join;
    %load/vec4  v0x2631970_0;
    %store/vec4 v0x2637360_0, 0, 32;
    %load/vec4 v0x2634e80_0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x2635110_0;
    %pad/u 33;
    %load/vec4 v0x2632fd0_0;
    %load/vec4 v0x2633290_0;
    %load/vec4 v0x26331a0_0;
    %load/vec4 v0x26330d0_0;
    %load/vec4 v0x2632f00_0;
    %load/vec4 v0x2634630_0;
    %load/vec4 v0x2634590_0;
    %load/vec4 v0x2634810_0;
    %load/vec4 v0x2634770_0;
    %load/vec4 v0x2634b60_0;
    %load/vec4 v0x2634c00_0;
    %load/vec4 v0x2634ca0_0;
    %load/vec4 v0x2634d40_0;
    %store/vec4 v0x2632510_0, 0, 32;
    %store/vec4 v0x2632430_0, 0, 32;
    %store/vec4 v0x2632350_0, 0, 32;
    %store/vec4 v0x2632270_0, 0, 32;
    %store/vec4 v0x26320d0_0, 0, 1;
    %store/vec4 v0x2632190_0, 0, 6;
    %store/vec4 v0x2631ea0_0, 0, 1;
    %store/vec4 v0x2631f60_0, 0, 6;
    %store/vec4 v0x2631a50_0, 0, 1;
    %store/vec4 v0x2631bb0_0, 0, 6;
    %store/vec4 v0x2631ce0_0, 0, 32;
    %store/vec4 v0x2631dc0_0, 0, 32;
    %store/vec4 v0x2631af0_0, 0, 1;
    %store/vec4 v0x26325f0_0, 0, 33;
    %store/vec4 v0x2632880_0, 0, 2;
    %store/vec4 v0x26326d0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.get_register_value, S_0x26316f0;
    %join;
    %load/vec4  v0x2631970_0;
    %store/vec4 v0x2636fe0_0, 0, 32;
    %load/vec4 v0x2634180_0;
    %pad/u 33;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x2635110_0;
    %pad/u 33;
    %load/vec4 v0x2632fd0_0;
    %load/vec4 v0x2633290_0;
    %load/vec4 v0x26331a0_0;
    %load/vec4 v0x26330d0_0;
    %load/vec4 v0x2632f00_0;
    %load/vec4 v0x2634630_0;
    %load/vec4 v0x2634590_0;
    %load/vec4 v0x2634810_0;
    %load/vec4 v0x2634770_0;
    %load/vec4 v0x2634b60_0;
    %load/vec4 v0x2634c00_0;
    %load/vec4 v0x2634ca0_0;
    %load/vec4 v0x2634d40_0;
    %store/vec4 v0x2632510_0, 0, 32;
    %store/vec4 v0x2632430_0, 0, 32;
    %store/vec4 v0x2632350_0, 0, 32;
    %store/vec4 v0x2632270_0, 0, 32;
    %store/vec4 v0x26320d0_0, 0, 1;
    %store/vec4 v0x2632190_0, 0, 6;
    %store/vec4 v0x2631ea0_0, 0, 1;
    %store/vec4 v0x2631f60_0, 0, 6;
    %store/vec4 v0x2631a50_0, 0, 1;
    %store/vec4 v0x2631bb0_0, 0, 6;
    %store/vec4 v0x2631ce0_0, 0, 32;
    %store/vec4 v0x2631dc0_0, 0, 32;
    %store/vec4 v0x2631af0_0, 0, 1;
    %store/vec4 v0x26325f0_0, 0, 33;
    %store/vec4 v0x2632880_0, 0, 2;
    %store/vec4 v0x26326d0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.get_register_value, S_0x26316f0;
    %join;
    %load/vec4  v0x2631970_0;
    %store/vec4 v0x2636680_0, 0, 32;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x262aae0;
T_42 ;
    %wait E_0x2630950;
    %load/vec4 v0x2633660_0;
    %pad/u 6;
    %store/vec4 v0x2636aa0_0, 0, 6;
    %load/vec4 v0x2635040_0;
    %pad/u 6;
    %store/vec4 v0x2636b80_0, 0, 6;
    %load/vec4 v0x2634e80_0;
    %pad/u 6;
    %store/vec4 v0x2636c60_0, 0, 6;
    %load/vec4 v0x2634180_0;
    %store/vec4 v0x2636d40_0, 0, 6;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x262aae0;
T_43 ;
    %wait E_0x26308f0;
    %load/vec4 v0x26356f0_0;
    %store/vec4 v0x26375c0_0, 0, 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x262aae0;
T_44 ;
    %wait E_0x2630830;
    %load/vec4 v0x2633660_0;
    %load/vec4 v0x26348b0_0;
    %load/vec4 v0x2635b90_0;
    %load/vec4 v0x2635f90_0;
    %load/vec4 v0x26352b0_0;
    %load/vec4 v0x2632fd0_0;
    %load/vec4 v0x26351e0_0;
    %load/vec4 v0x2633430_0;
    %load/vec4 v0x2632f00_0;
    %load/vec4 v0x2633360_0;
    %store/vec4 v0x2630f70_0, 0, 1;
    %store/vec4 v0x2630de0_0, 0, 1;
    %store/vec4 v0x2631030_0, 0, 6;
    %store/vec4 v0x2631160_0, 0, 1;
    %store/vec4 v0x2630ea0_0, 0, 1;
    %store/vec4 v0x2631220_0, 0, 6;
    %store/vec4 v0x2631550_0, 0, 1;
    %store/vec4 v0x26313e0_0, 0, 4;
    %store/vec4 v0x2631610_0, 0, 6;
    %store/vec4 v0x2631300_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.determine_load_lock, S_0x2630b10;
    %join;
    %load/vec4  v0x2630d00_0;
    %load/vec4 v0x2635040_0;
    %load/vec4 v0x26348b0_0;
    %load/vec4 v0x2635b90_0;
    %load/vec4 v0x2635f90_0;
    %load/vec4 v0x26352b0_0;
    %load/vec4 v0x2632fd0_0;
    %load/vec4 v0x26351e0_0;
    %load/vec4 v0x2633430_0;
    %load/vec4 v0x2632f00_0;
    %load/vec4 v0x2633360_0;
    %store/vec4 v0x2630f70_0, 0, 1;
    %store/vec4 v0x2630de0_0, 0, 1;
    %store/vec4 v0x2631030_0, 0, 6;
    %store/vec4 v0x2631160_0, 0, 1;
    %store/vec4 v0x2630ea0_0, 0, 1;
    %store/vec4 v0x2631220_0, 0, 6;
    %store/vec4 v0x2631550_0, 0, 1;
    %store/vec4 v0x26313e0_0, 0, 4;
    %store/vec4 v0x2631610_0, 0, 6;
    %store/vec4 v0x2631300_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.determine_load_lock, S_0x2630b10;
    %join;
    %load/vec4  v0x2630d00_0;
    %or;
    %load/vec4 v0x2634e80_0;
    %load/vec4 v0x26348b0_0;
    %load/vec4 v0x2635b90_0;
    %load/vec4 v0x2635f90_0;
    %load/vec4 v0x26352b0_0;
    %load/vec4 v0x2632fd0_0;
    %load/vec4 v0x26351e0_0;
    %load/vec4 v0x2633430_0;
    %load/vec4 v0x2632f00_0;
    %load/vec4 v0x2633360_0;
    %store/vec4 v0x2630f70_0, 0, 1;
    %store/vec4 v0x2630de0_0, 0, 1;
    %store/vec4 v0x2631030_0, 0, 6;
    %store/vec4 v0x2631160_0, 0, 1;
    %store/vec4 v0x2630ea0_0, 0, 1;
    %store/vec4 v0x2631220_0, 0, 6;
    %store/vec4 v0x2631550_0, 0, 1;
    %store/vec4 v0x26313e0_0, 0, 4;
    %store/vec4 v0x2631610_0, 0, 6;
    %store/vec4 v0x2631300_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.determine_load_lock, S_0x2630b10;
    %join;
    %load/vec4  v0x2630d00_0;
    %or;
    %store/vec4 v0x2635650_0, 0, 1;
    %load/vec4 v0x2634f70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2634e80_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2634e80_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %load/vec4 v0x2634f70_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %and;
    %load/vec4 v0x2635040_0;
    %load/vec4 v0x2635c70_0;
    %load/vec4 v0x2635b90_0;
    %store/vec4 v0x2632b80_0, 0, 4;
    %store/vec4 v0x2632c60_0, 0, 6;
    %store/vec4 v0x2632aa0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.shifter_lock_check, S_0x2632920;
    %join;
    %load/vec4  v0x2632d50_0;
    %load/vec4 v0x2634e80_0;
    %load/vec4 v0x2635c70_0;
    %load/vec4 v0x2635b90_0;
    %store/vec4 v0x2632b80_0, 0, 4;
    %store/vec4 v0x2632c60_0, 0, 6;
    %store/vec4 v0x2632aa0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.shifter_lock_check, S_0x2632920;
    %join;
    %load/vec4  v0x2632d50_0;
    %or;
    %load/vec4 v0x2633660_0;
    %load/vec4 v0x2635c70_0;
    %load/vec4 v0x2635b90_0;
    %store/vec4 v0x2632b80_0, 0, 4;
    %store/vec4 v0x2632c60_0, 0, 6;
    %store/vec4 v0x2632aa0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.shifter_lock_check, S_0x2632920;
    %join;
    %load/vec4  v0x2632d50_0;
    %or;
    %and;
    %load/vec4 v0x2633500_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2635040_0;
    %load/vec4 v0x2635c70_0;
    %load/vec4 v0x2635b90_0;
    %store/vec4 v0x2632b80_0, 0, 4;
    %store/vec4 v0x2632c60_0, 0, 6;
    %store/vec4 v0x2632aa0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.shifter_lock_check, S_0x2632920;
    %join;
    %load/vec4  v0x2632d50_0;
    %load/vec4 v0x2634e80_0;
    %load/vec4 v0x2635c70_0;
    %load/vec4 v0x2635b90_0;
    %store/vec4 v0x2632b80_0, 0, 4;
    %store/vec4 v0x2632c60_0, 0, 6;
    %store/vec4 v0x2632aa0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.shifter_lock_check, S_0x2632920;
    %join;
    %load/vec4  v0x2632d50_0;
    %or;
    %load/vec4 v0x2633660_0;
    %load/vec4 v0x2635c70_0;
    %load/vec4 v0x2635b90_0;
    %store/vec4 v0x2632b80_0, 0, 4;
    %store/vec4 v0x2632c60_0, 0, 6;
    %store/vec4 v0x2632aa0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.shifter_lock_check, S_0x2632920;
    %join;
    %load/vec4  v0x2632d50_0;
    %or;
    %and;
    %or;
    %store/vec4 v0x2637870_0, 0, 1;
    %load/vec4 v0x2634f70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2634e80_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2634e80_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x2637500_0, 0, 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x2649ec0;
T_45 ;
    %wait E_0x264a530;
    %load/vec4 v0x264b4f0_0;
    %store/vec4 v0x264b5d0_0, 0, 16;
    %load/vec4 v0x264b330_0;
    %store/vec4 v0x264b410_0, 0, 16;
    %load/vec4 v0x264b170_0;
    %store/vec4 v0x264b250_0, 0, 16;
    %load/vec4 v0x264b780_0;
    %store/vec4 v0x264b820_0, 0, 3;
    %load/vec4 v0x264afd0_0;
    %store/vec4 v0x264b090_0, 0, 32;
    %load/vec4 v0x264b780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %jmp T_45.6;
T_45.0 ;
    %load/vec4 v0x264ad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x264b820_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x264ae00_0, 0, 1;
    %jmp T_45.8;
T_45.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x264b820_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x264ae00_0, 0, 1;
T_45.8 ;
    %jmp T_45.6;
T_45.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x264ae00_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x264b820_0, 0, 3;
    %load/vec4 v0x264ab30_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x264ac70_0;
    %parti/s 16, 0, 2;
    %mul;
    %store/vec4 v0x264b5d0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x264b090_0, 0, 32;
    %jmp T_45.6;
T_45.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x264ae00_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x264b820_0, 0, 3;
    %load/vec4 v0x264ab30_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x264ac70_0;
    %parti/s 16, 16, 6;
    %mul;
    %store/vec4 v0x264b410_0, 0, 16;
    %jmp T_45.6;
T_45.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x264ae00_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x264b820_0, 0, 3;
    %load/vec4 v0x264ab30_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x264ac70_0;
    %parti/s 16, 0, 2;
    %mul;
    %store/vec4 v0x264b250_0, 0, 16;
    %load/vec4 v0x264b4f0_0;
    %pad/u 32;
    %load/vec4 v0x264b330_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x264b090_0, 0, 32;
    %jmp T_45.6;
T_45.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x264b820_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x264ae00_0, 0, 1;
    %load/vec4 v0x264afd0_0;
    %load/vec4 v0x264b330_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x264b090_0, 0, 32;
    %jmp T_45.6;
T_45.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x264b820_0, 0, 3;
    %load/vec4 v0x264afd0_0;
    %load/vec4 v0x264abd0_0;
    %add;
    %store/vec4 v0x264b090_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x264ae00_0, 0, 1;
    %jmp T_45.6;
T_45.6 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x2649ec0;
T_46 ;
    %wait E_0x23ccc90;
    %load/vec4 v0x264a980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x264afd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x264b780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x264b4f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x264b330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x264b170_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x264b820_0;
    %assign/vec4 v0x264b780_0, 0;
    %load/vec4 v0x264b090_0;
    %assign/vec4 v0x264afd0_0, 0;
    %load/vec4 v0x264b5d0_0;
    %assign/vec4 v0x264b4f0_0, 0;
    %load/vec4 v0x264b410_0;
    %assign/vec4 v0x264b330_0, 0;
    %load/vec4 v0x264b250_0;
    %assign/vec4 v0x264b170_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x26489d0;
T_47 ;
    %wait E_0x2649160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2649680_0, 0, 1;
    %load/vec4 v0x26492e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %jmp T_47.5;
T_47.0 ;
    %load/vec4 v0x26493d0_0;
    %pad/u 33;
    %ix/getv 4, v0x26491e0_0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0x2649570_0, 0, 32;
    %store/vec4 v0x26494d0_0, 0, 1;
    %jmp T_47.5;
T_47.1 ;
    %load/vec4 v0x26493d0_0;
    %concati/vec4 0, 0, 1;
    %ix/getv 4, v0x26491e0_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0x26494d0_0, 0, 1;
    %store/vec4 v0x2649570_0, 0, 32;
    %jmp T_47.5;
T_47.2 ;
    %load/vec4 v0x26493d0_0;
    %pad/s 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/getv 4, v0x26491e0_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0x26494d0_0, 0, 1;
    %store/vec4 v0x2649570_0, 0, 32;
    %jmp T_47.5;
T_47.3 ;
    %load/vec4 v0x26493d0_0;
    %load/vec4 v0x26491e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x26493d0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x26491e0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x2649570_0, 0, 32;
    %load/vec4 v0x26491e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.6, 4;
    %load/vec4 v0x26493d0_0;
    %store/vec4 v0x2649570_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2649680_0, 0, 1;
T_47.6 ;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v0x26493d0_0;
    %load/vec4 v0x26491e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x26493d0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x26491e0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x2649570_0, 0, 32;
    %jmp T_47.5;
T_47.5 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x2646060;
T_48 ;
    %wait E_0x23ccc90;
    %load/vec4 v0x264d100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x264dba0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x264dc70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x264da00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x264ea10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264de00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x264e2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264dfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264ded0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264dd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264d930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264ec20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x264e7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x264e3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x264dad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x264eab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264ecf0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x264c030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x264dba0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x264dc70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x264da00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x264ea10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264de00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x264e2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264dfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264ded0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264dd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264d930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264ec20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x264e7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x264e3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x264dad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x264eab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264ecf0_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x264c320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %jmp T_48.5;
T_48.4 ;
    %load/vec4 v0x264bf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.6, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x264dba0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x264dc70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x264da00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x264ea10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264de00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x264e2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264dfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264ded0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264dd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264d930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264ec20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x264e7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x264e3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x264dad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x264eab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x264ecf0_0, 0;
    %jmp T_48.7;
T_48.6 ;
    %load/vec4 v0x264c280_0;
    %assign/vec4 v0x264dba0_0, 0;
    %load/vec4 v0x264c4d0_0;
    %assign/vec4 v0x264dc70_0, 0;
    %load/vec4 v0x264bbe0_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_48.8, 8;
    %pushi/vec4 13, 0, 5;
    %jmp/1 T_48.9, 8;
T_48.8 ; End of true expr.
    %load/vec4 v0x264bbe0_0;
    %jmp/0 T_48.9, 8;
 ; End of false expr.
    %blend;
T_48.9;
    %assign/vec4 v0x264da00_0, 0;
    %load/vec4 v0x264d310_0;
    %assign/vec4 v0x264ea10_0, 0;
    %load/vec4 v0x264c6b0_0;
    %assign/vec4 v0x264de00_0, 0;
    %load/vec4 v0x264cbb0_0;
    %assign/vec4 v0x264e2d0_0, 0;
    %load/vec4 v0x264c7f0_0;
    %assign/vec4 v0x264dfa0_0, 0;
    %load/vec4 v0x264cd50_0;
    %assign/vec4 v0x264e460_0, 0;
    %load/vec4 v0x264c9a0_0;
    %assign/vec4 v0x264e090_0, 0;
    %load/vec4 v0x264cec0_0;
    %assign/vec4 v0x264e600_0, 0;
    %load/vec4 v0x264ca40_0;
    %assign/vec4 v0x264e130_0, 0;
    %load/vec4 v0x264cae0_0;
    %assign/vec4 v0x264e200_0, 0;
    %load/vec4 v0x264cf90_0;
    %assign/vec4 v0x264e6d0_0, 0;
    %load/vec4 v0x264ce20_0;
    %assign/vec4 v0x264e530_0, 0;
    %load/vec4 v0x264c750_0;
    %assign/vec4 v0x264ded0_0, 0;
    %load/vec4 v0x264c610_0;
    %assign/vec4 v0x264dd60_0, 0;
    %load/vec4 v0x264bb20_0;
    %assign/vec4 v0x264d930_0, 0;
    %load/vec4 v0x264c890_0;
    %assign/vec4 v0x264ec20_0, 0;
    %load/vec4 v0x264d030_0;
    %assign/vec4 v0x264e7a0_0, 0;
    %load/vec4 v0x264d7f0_0;
    %assign/vec4 v0x264e3c0_0, 0;
    %load/vec4 v0x264ee60_0;
    %assign/vec4 v0x264dad0_0, 0;
    %load/vec4 v0x264edc0_0;
    %assign/vec4 v0x264eab0_0, 0;
    %load/vec4 v0x264d610_0;
    %assign/vec4 v0x264e940_0, 0;
    %load/vec4 v0x264d540_0;
    %assign/vec4 v0x264e870_0, 0;
    %load/vec4 v0x264d750_0;
    %assign/vec4 v0x264ecf0_0, 0;
T_48.7 ;
T_48.5 ;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x2646060;
T_49 ;
    %wait E_0x2648960;
    %load/vec4 v0x264bce0_0;
    %load/vec4 v0x264bdb0_0;
    %load/vec4 v0x264dc70_0;
    %load/vec4 v0x264bea0_0;
    %store/vec4 v0x2649cb0_0, 0, 32;
    %store/vec4 v0x2649b10_0, 0, 6;
    %store/vec4 v0x2649d90_0, 0, 32;
    %store/vec4 v0x2649a30_0, 0, 33;
    %fork TD_zap_top.u_zap_shifter_main.resolve_conflict, S_0x2649840;
    %join;
    %load/vec4  v0x2649bf0_0;
    %store/vec4 v0x264ee60_0, 0, 32;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x2646060;
T_50 ;
    %wait E_0x26488d0;
    %load/vec4 v0x264bbe0_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v0x264d890_0;
    %store/vec4 v0x264edc0_0, 0, 32;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x264c570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x264f310_0;
    %store/vec4 v0x264edc0_0, 0, 32;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x264d400_0;
    %load/vec4 v0x264d4a0_0;
    %load/vec4 v0x264dc70_0;
    %load/vec4 v0x264bea0_0;
    %store/vec4 v0x2649cb0_0, 0, 32;
    %store/vec4 v0x2649b10_0, 0, 6;
    %store/vec4 v0x2649d90_0, 0, 32;
    %store/vec4 v0x2649a30_0, 0, 33;
    %fork TD_zap_top.u_zap_shifter_main.resolve_conflict, S_0x2649840;
    %join;
    %load/vec4  v0x2649bf0_0;
    %store/vec4 v0x264edc0_0, 0, 32;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x2646060;
T_51 ;
    %wait E_0x2648860;
    %load/vec4 v0x264cbb0_0;
    %pad/u 33;
    %load/vec4 v0x264cc80_0;
    %load/vec4 v0x264dc70_0;
    %load/vec4 v0x264bea0_0;
    %store/vec4 v0x2649cb0_0, 0, 32;
    %store/vec4 v0x2649b10_0, 0, 6;
    %store/vec4 v0x2649d90_0, 0, 32;
    %store/vec4 v0x2649a30_0, 0, 33;
    %fork TD_zap_top.u_zap_shifter_main.resolve_conflict, S_0x2649840;
    %join;
    %load/vec4  v0x2649bf0_0;
    %store/vec4 v0x264d7f0_0, 0, 32;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x25694e0;
T_52 ;
    %wait E_0x2516e10;
    %load/vec4 v0x258c7f0_0;
    %store/vec4 v0x231d840_0, 0, 32;
    %load/vec4 v0x257c1d0_0;
    %store/vec4 v0x231d920_0, 0, 32;
    %load/vec4 v0x26075f0_0;
    %store/vec4 v0x23278b0_0, 0, 32;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x25694e0;
T_53 ;
    %wait E_0x23ccc90;
    %load/vec4 v0x2526a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x25f0250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x257cfd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x231d6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x24798f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x236b170_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x26075f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x257cb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2327990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x257da10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x231d780_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2606050_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2606050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24799d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2606210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2407c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2479a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2605f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2407d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2407bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2606130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23ba9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x257dad0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x257bd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x25f0250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x257cfd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x231d6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x24798f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x236b170_0, 0;
    %load/vec4 v0x25f03f0_0;
    %assign/vec4 v0x26075f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x257cb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2327990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x257da10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x231d780_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2606050_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2606050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24799d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2606210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2407c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2479a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2605f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2407d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2407bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2606130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23ba9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x257dad0_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x258fa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x23ba9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x25f0250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x257cfd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x231d6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x24798f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x236b170_0, 0;
    %load/vec4 v0x26075f0_0;
    %assign/vec4 v0x26075f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x257cb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2327990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x257da10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x231d780_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2606050_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x2606050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24799d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2606210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2407c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2479a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2605f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2407d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2407bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2606130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x257dad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23ba9d0_0, 0;
    %jmp T_53.7;
T_53.6 ;
    %load/vec4 v0x257d4f0_0;
    %assign/vec4 v0x25f0250_0, 0;
    %load/vec4 v0x257d090_0;
    %assign/vec4 v0x257cfd0_0, 0;
    %load/vec4 v0x257e6a0_0;
    %assign/vec4 v0x231d6a0_0, 0;
    %load/vec4 v0x257cab0_0;
    %assign/vec4 v0x24798f0_0, 0;
    %load/vec4 v0x236b250_0;
    %assign/vec4 v0x236b170_0, 0;
    %load/vec4 v0x24380d0_0;
    %assign/vec4 v0x26075f0_0, 0;
    %load/vec4 v0x25f0c60_0;
    %assign/vec4 v0x257cb50_0, 0;
    %load/vec4 v0x255d8d0_0;
    %assign/vec4 v0x2327990_0, 0;
    %load/vec4 v0x257e1b0_0;
    %assign/vec4 v0x257da10_0, 0;
    %load/vec4 v0x258a130_0;
    %assign/vec4 v0x231d780_0, 0;
    %load/vec4 v0x25739c0_0;
    %assign/vec4 v0x2606050_0, 0;
    %load/vec4 v0x25739c0_0;
    %assign/vec4 v0x2606050_0, 0;
    %load/vec4 v0x255d970_0;
    %assign/vec4 v0x24799d0_0, 0;
    %load/vec4 v0x257eff0_0;
    %assign/vec4 v0x2606210_0, 0;
    %load/vec4 v0x257eb60_0;
    %assign/vec4 v0x2407c70_0, 0;
    %load/vec4 v0x255d5d0_0;
    %assign/vec4 v0x2479a90_0, 0;
    %load/vec4 v0x2573920_0;
    %assign/vec4 v0x2605f90_0, 0;
    %load/vec4 v0x257e5e0_0;
    %assign/vec4 v0x2407d30_0, 0;
    %load/vec4 v0x257eac0_0;
    %assign/vec4 v0x2407bb0_0, 0;
    %load/vec4 v0x257ef30_0;
    %assign/vec4 v0x2606130_0, 0;
    %load/vec4 v0x23baa90_0;
    %assign/vec4 v0x23ba9d0_0, 0;
    %load/vec4 v0x257e270_0;
    %assign/vec4 v0x257dad0_0, 0;
T_53.7 ;
T_53.5 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x25694e0;
T_54 ;
    %wait E_0x2379f20;
    %load/vec4 v0x255d530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v0x231d920_0;
    %store/vec4 v0x257cab0_0, 0, 32;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x257d4f0_0;
    %store/vec4 v0x257cab0_0, 0, 32;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x25694e0;
T_55 ;
    %wait E_0x23b2970;
    %fork t_23, S_0x255da60;
    %jmp t_22;
    .scope S_0x255da60;
t_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x257d5d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2407df0_0, 0, 32;
    %load/vec4 v0x25f0d00_0;
    %store/vec4 v0x256c220_0, 0, 5;
    %load/vec4 v0x23ba9d0_0;
    %store/vec4 v0x23baa90_0, 0, 1;
    %load/vec4 v0x26075f0_0;
    %store/vec4 v0x24380d0_0, 0, 32;
    %load/vec4 v0x258fb10_0;
    %store/vec4 v0x236b250_0, 0, 6;
    %load/vec4 v0x257c610_0;
    %load/vec4 v0x26075f0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x244f470_0, 0, 4;
    %store/vec4 v0x244bba0_0, 0, 4;
    %fork TD_zap_top.u_zap_alu_main.is_cc_satisfied, S_0x2605300;
    %join;
    %load/vec4  v0x24398a0_0;
    %store/vec4 v0x257d090_0, 0, 1;
    %load/vec4 v0x256c220_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x256c220_0;
    %cmpi/e 1, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x256c220_0;
    %cmpi/e 13, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x256c220_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x256c220_0;
    %cmpi/e 14, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x256c220_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_55.0, 4;
    %load/vec4 v0x231d920_0;
    %load/vec4 v0x231d840_0;
    %load/vec4 v0x26075f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x256c220_0;
    %load/vec4 v0x2526ac0_0;
    %load/vec4 v0x257e270_0;
    %store/vec4 v0x2603530_0, 0, 1;
    %store/vec4 v0x250e580_0, 0, 1;
    %store/vec4 v0x2499de0_0, 0, 5;
    %store/vec4 v0x23bf510_0, 0, 4;
    %store/vec4 v0x25c40f0_0, 0, 32;
    %store/vec4 v0x25c4830_0, 0, 32;
    %fork TD_zap_top.u_zap_alu_main.process_logical_instructions, S_0x25c6d20;
    %join;
    %load/vec4  v0x257dee0_0;
    %split/vec4 32;
    %store/vec4 v0x25b7710_0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24380d0_0, 4, 4;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x256c220_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x256c220_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_55.2, 4;
    %fork t_25, S_0x2516500;
    %jmp t_24;
    .scope S_0x2516500;
t_25 ;
    %load/vec4 v0x26075f0_0;
    %store/vec4 v0x25b7710_0, 0, 32;
    %load/vec4 v0x231d920_0;
    %parti/s 1, 3, 3;
    %replicate 8;
    %load/vec4 v0x231d920_0;
    %parti/s 1, 2, 3;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x231d920_0;
    %parti/s 1, 1, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x231d920_0;
    %parti/s 1, 0, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2586ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25840d0_0, 0, 32;
T_55.4 ;
    %load/vec4 v0x25840d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_55.5, 5;
    %load/vec4 v0x2586ff0_0;
    %load/vec4 v0x25840d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0x231d840_0;
    %load/vec4 v0x25840d0_0;
    %part/s 1;
    %ix/getv/s 4, v0x25840d0_0;
    %store/vec4 v0x25b7710_0, 4, 1;
T_55.6 ;
    %load/vec4 v0x25840d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x25840d0_0, 0, 32;
    %jmp T_55.4;
T_55.5 ;
    %load/vec4 v0x256c220_0;
    %cmpi/e 18, 0, 5;
    %jmp/0xz  T_55.8, 4;
    %load/vec4 v0x25b7710_0;
    %store/vec4 v0x24380d0_0, 0, 32;
T_55.8 ;
    %end;
    .scope S_0x255da60;
t_24 %join;
    %jmp T_55.3;
T_55.2 ;
    %fork t_27, S_0x25ab410;
    %jmp t_26;
    .scope S_0x25ab410;
t_27 ;
    %load/vec4 v0x231d920_0;
    %load/vec4 v0x231d840_0;
    %load/vec4 v0x26075f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x256c220_0;
    %load/vec4 v0x2526ac0_0;
    %load/vec4 v0x257e270_0;
    %store/vec4 v0x237aa50_0, 0, 1;
    %store/vec4 v0x231db30_0, 0, 1;
    %store/vec4 v0x23baef0_0, 0, 5;
    %store/vec4 v0x2376f20_0, 0, 4;
    %store/vec4 v0x23cd1b0_0, 0, 32;
    %store/vec4 v0x232a1c0_0, 0, 32;
    %fork TD_zap_top.u_zap_alu_main.process_arithmetic_instructions, S_0x2604fb0;
    %join;
    %load/vec4  v0x23c0c90_0;
    %split/vec4 32;
    %store/vec4 v0x25b7710_0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24380d0_0, 4, 4;
    %end;
    .scope S_0x255da60;
t_26 %join;
T_55.3 ;
T_55.1 ;
    %load/vec4 v0x255d8d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x257e1b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x25f0c60_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x258a130_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_55.10, 9;
    %vpi_call 3 300 "$display", $time, "ALU :: Interrupt detected! ALU put to sleep..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x257d090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23baa90_0, 0, 1;
    %jmp T_55.11;
T_55.10 ;
    %load/vec4 v0x24380d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x26075f0_0;
    %parti/s 8, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x257d090_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %vpi_call 3 306 "$display", $time, "ALU :: Major change to CPSR! Restarting from the next instruction..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x257d5d0_0, 0, 1;
    %load/vec4 v0x257e6a0_0;
    %subi 4, 0, 32;
    %store/vec4 v0x2407df0_0, 0, 32;
    %load/vec4 v0x24380d0_0;
    %parti/s 5, 0, 2;
    %cmpi/e 16, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_55.14, 8;
    %pushi/vec4 16, 0, 5;
    %jmp/1 T_55.15, 8;
T_55.14 ; End of true expr.
    %load/vec4 v0x24380d0_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_55.15, 8;
 ; End of false expr.
    %blend;
T_55.15;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24380d0_0, 4, 5;
    %jmp T_55.13;
T_55.12 ;
    %load/vec4 v0x258fb10_0;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x257d090_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v0x257e270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %vpi_call 3 315 "$display", $time, "ALU :: PC write with flag update! Unit put to sleep..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23baa90_0, 0, 1;
    %jmp T_55.19;
T_55.18 ;
    %vpi_call 3 320 "$display", $time, "ALU :: A quick branch!..." {0 0 0};
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x236b250_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x257d5d0_0, 0, 1;
    %load/vec4 v0x25b7710_0;
    %store/vec4 v0x2407df0_0, 0, 32;
    %load/vec4 v0x258a1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_55.20, 8;
    %load/vec4 v0x25b7710_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_55.21, 8;
T_55.20 ; End of true expr.
    %load/vec4 v0x26075f0_0;
    %parti/s 1, 5, 4;
    %jmp/0 T_55.21, 8;
 ; End of false expr.
    %blend;
T_55.21;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24380d0_0, 4, 1;
T_55.19 ;
    %jmp T_55.17;
T_55.16 ;
    %load/vec4 v0x25739c0_0;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x257d090_0;
    %and;
    %load/vec4 v0x255d970_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23baa90_0, 0, 1;
T_55.22 ;
T_55.17 ;
T_55.13 ;
T_55.11 ;
    %load/vec4 v0x25b7710_0;
    %store/vec4 v0x257d4f0_0, 0, 32;
    %load/vec4 v0x257d090_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_55.24, 4;
    %load/vec4 v0x26075f0_0;
    %store/vec4 v0x24380d0_0, 0, 32;
T_55.24 ;
    %end;
    .scope S_0x25694e0;
t_22 %join;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x262fdd0;
T_56 ;
    %wait E_0x23ccc90;
    %load/vec4 v0x263c550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x263c7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x263caf0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x263ce60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x263c840_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x263c8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x263cf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x263cc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x263c9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x263d010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x263cb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x263ccd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x263ca50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x263cda0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x263ba60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x263c7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x263caf0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x263ce60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x263c840_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x263c8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x263cf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x263cc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x263c9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x263d010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x263cb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x263ccd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x263ca50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x263cda0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x263bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %jmp T_56.5;
T_56.4 ;
    %load/vec4 v0x263b9c0_0;
    %assign/vec4 v0x263c7a0_0, 0;
    %load/vec4 v0x263bfb0_0;
    %assign/vec4 v0x263caf0_0, 0;
    %load/vec4 v0x263c3c0_0;
    %assign/vec4 v0x263ce60_0, 0;
    %load/vec4 v0x263bc40_0;
    %assign/vec4 v0x263c840_0, 0;
    %load/vec4 v0x263bd80_0;
    %assign/vec4 v0x263c8e0_0, 0;
    %load/vec4 v0x263c4b0_0;
    %assign/vec4 v0x263cf50_0, 0;
    %load/vec4 v0x263c1b0_0;
    %assign/vec4 v0x263cc30_0, 0;
    %load/vec4 v0x263be70_0;
    %assign/vec4 v0x263c9b0_0, 0;
    %load/vec4 v0x263c5f0_0;
    %assign/vec4 v0x263d010_0, 0;
    %load/vec4 v0x263c0e0_0;
    %assign/vec4 v0x263cb90_0, 0;
    %load/vec4 v0x263c280_0;
    %assign/vec4 v0x263ccd0_0, 0;
    %load/vec4 v0x263bf10_0;
    %assign/vec4 v0x263ca50_0, 0;
    %load/vec4 v0x263c320_0;
    %assign/vec4 v0x263cda0_0, 0;
T_56.5 ;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x263d590;
T_57 ;
    %wait E_0x2641b40;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %store/vec4 v0x26442d0_0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %store/vec4 v0x2644590_0, 0, 32;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x263d590;
T_58 ;
    %wait E_0x2641960;
    %load/vec4 v0x26433e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2644990, 4;
    %store/vec4 v0x2644650_0, 0, 32;
    %load/vec4 v0x2643480_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2644990, 4;
    %store/vec4 v0x2644720_0, 0, 32;
    %load/vec4 v0x2643520_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2644990, 4;
    %store/vec4 v0x26447f0_0, 0, 32;
    %load/vec4 v0x26435f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x2644990, 4;
    %store/vec4 v0x26448c0_0, 0, 32;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x263d590;
T_59 ;
    %wait E_0x26416c0;
    %fork t_29, S_0x2641d00;
    %jmp t_28;
    .scope S_0x2641d00;
t_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2644230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2644430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26444d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2641ed0_0, 0, 32;
T_59.0 ;
    %load/vec4 v0x2641ed0_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_59.1, 5;
    %ix/getv/s 4, v0x2641ed0_0;
    %load/vec4a v0x2644990, 4;
    %ix/getv/s 4, v0x2641ed0_0;
    %store/vec4a v0x2645170, 4, 0;
    %load/vec4 v0x2641ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2641ed0_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %load/vec4 v0x2642700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %vpi_call 22 160 "$display", "Code Stall!" {0 0 0};
    %jmp T_59.3;
T_59.2 ;
    %load/vec4 v0x26429a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.4, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %vpi_call 22 165 "$display", "Data Stall!" {0 0 0};
    %jmp T_59.5;
T_59.4 ;
    %load/vec4 v0x2642580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.6, 8;
    %load/vec4 v0x2643230_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %vpi_call 22 170 "$display", "Clear from ALU!" {0 0 0};
    %jmp T_59.7;
T_59.6 ;
    %load/vec4 v0x2643760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.8, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %vpi_call 22 175 "$display", "Stall from decode!" {0 0 0};
    %jmp T_59.9;
T_59.8 ;
    %load/vec4 v0x2643850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.10, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %vpi_call 22 180 "$display", "Stall from issue!" {0 0 0};
    %jmp T_59.11;
T_59.10 ;
    %load/vec4 v0x26438f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.12, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %vpi_call 22 185 "$display", "Stall from shifter!" {0 0 0};
    %jmp T_59.13;
T_59.12 ;
    %vpi_call 22 189 "$display", "Normal PC update!" {0 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_59.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_59.15, 8;
T_59.14 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_59.15, 8;
 ; End of false expr.
    %blend;
T_59.15;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
T_59.13 ;
T_59.11 ;
T_59.9 ;
T_59.7 ;
T_59.5 ;
T_59.3 ;
    %load/vec4 v0x2642890_0;
    %flag_set/vec4 8;
    %load/vec4 v0x2642a40_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x2642f40_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x2642dd0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x2643990_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x2643ad0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_59.16, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2644230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x2645170, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 5, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x2645170, 4, 5;
    %vpi_call 22 213 "$display", "Interrupt detected! Clearing from writeback..." {0 0 0};
T_59.16 ;
    %load/vec4 v0x2642890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.18, 8;
    %load/vec4 v0x26427d0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %load/vec4 v0x2643170_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %pushi/vec4 23, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x2645170, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x2645170, 4, 5;
    %jmp T_59.19;
T_59.18 ;
    %load/vec4 v0x2642a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.20, 8;
    %load/vec4 v0x2642ae0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %load/vec4 v0x2643170_0;
    %subi 4, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %pushi/vec4 17, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x2645170, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x2645170, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x2645170, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2644430_0, 0, 1;
    %jmp T_59.21;
T_59.20 ;
    %load/vec4 v0x2642f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.22, 8;
    %load/vec4 v0x2642fe0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %load/vec4 v0x2643170_0;
    %subi 4, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %pushi/vec4 18, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x2645170, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x2645170, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26444d0_0, 0, 1;
    %jmp T_59.23;
T_59.22 ;
    %load/vec4 v0x2642dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.24, 8;
    %load/vec4 v0x2642ea0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %load/vec4 v0x2643170_0;
    %subi 4, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %pushi/vec4 23, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x2645170, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x2645170, 4, 5;
    %jmp T_59.25;
T_59.24 ;
    %load/vec4 v0x2643990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.26, 8;
    %load/vec4 v0x2643a30_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %load/vec4 v0x2643170_0;
    %subi 4, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %pushi/vec4 19, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x2645170, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x2645170, 4, 5;
    %jmp T_59.27;
T_59.26 ;
    %load/vec4 v0x2643ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.28, 8;
    %load/vec4 v0x2643b90_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %load/vec4 v0x2643170_0;
    %subi 4, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %pushi/vec4 27, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x2645170, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x2645170, 4, 5;
    %jmp T_59.29;
T_59.28 ;
    %load/vec4 v0x2643c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.30, 8;
    %load/vec4 v0x2642d00_0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %load/vec4 v0x2643d60_0;
    %load/vec4 v0x2643f30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x2645170, 4, 0;
    %load/vec4 v0x2643080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.32, 8;
    %load/vec4 v0x2643e70_0;
    %load/vec4 v0x2643320_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x2645170, 4, 0;
T_59.32 ;
    %load/vec4 v0x2643f30_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_59.34, 4;
    %load/vec4 v0x2642ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.36, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %parti/s 5, 0, 2;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_59.38, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_59.39, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_59.40, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_59.41, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_59.42, 6;
    %jmp T_59.43;
T_59.38 ;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %jmp T_59.43;
T_59.39 ;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %jmp T_59.43;
T_59.40 ;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %jmp T_59.43;
T_59.41 ;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %jmp T_59.43;
T_59.42 ;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2644990, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x2645170, 4, 0;
    %jmp T_59.43;
T_59.43 ;
    %pop/vec4 1;
    %jmp T_59.37;
T_59.36 ;
    %vpi_call 22 306 "$display", "Register File :: PC reached without flag update! Check RTL!" {0 0 0};
    %vpi_call 22 307 "$finish" {0 0 0};
T_59.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2644230_0, 0, 1;
T_59.34 ;
    %load/vec4 v0x2643320_0;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2643080_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.44, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2644230_0, 0, 1;
T_59.44 ;
T_59.30 ;
T_59.29 ;
T_59.27 ;
T_59.25 ;
T_59.23 ;
T_59.21 ;
T_59.19 ;
    %end;
    .scope S_0x263d590;
t_28 %join;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x263d590;
T_60 ;
    %wait E_0x23ccc90;
    %load/vec4 v0x26436c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %fork t_31, S_0x26422a0;
    %jmp t_30;
    .scope S_0x26422a0;
t_31 ;
    %vpi_call 22 333 "$display", "Register file in reset..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26424a0_0, 0, 32;
T_60.2 ;
    %load/vec4 v0x26424a0_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_60.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x26424a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2644990, 0, 4;
    %load/vec4 v0x26424a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x26424a0_0, 0, 32;
    %jmp T_60.2;
T_60.3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2644990, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2644990, 0, 4;
    %end;
    .scope S_0x263d590;
t_30 %join;
    %jmp T_60.1;
T_60.0 ;
    %fork t_33, S_0x2641fd0;
    %jmp t_32;
    .scope S_0x2641fd0;
t_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26421c0_0, 0, 32;
T_60.4 ;
    %load/vec4 v0x26421c0_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_60.5, 5;
    %ix/getv/s 4, v0x26421c0_0;
    %load/vec4a v0x2645170, 4;
    %ix/getv/s 3, v0x26421c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2644990, 0, 4;
    %load/vec4 v0x26421c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x26421c0_0, 0, 32;
    %jmp T_60.4;
T_60.5 ;
    %end;
    .scope S_0x263d590;
t_32 %join;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "../rtl/zap_top.v";
    "../rtl/zap_alu/zap_alu_main.v";
    "../includes//modes.vh";
    "../includes//opcodes.vh";
    "../includes//cc.vh";
    "../includes//regs.vh";
    "../includes//cpsr.vh";
    "../rtl/zap_decode/zap_decode_main.v";
    "../includes//index_immed.vh";
    "../includes//translate.vh";
    "../rtl/zap_decode/zap_decode_bl_fsm.v";
    "../rtl/zap_decode/zap_decode.v";
    "../includes//shtype.vh";
    "../includes//instruction_patterns.vh";
    "../includes//sh_params.vh";
    "../rtl/zap_decode/zap_decode_thumb.v";
    "../rtl/zap_decode/zap_decode_mem_fsm.v";
    "../rtl/zap_fetch/zap_fetch_main.v";
    "../rtl/zap_issue/zap_issue_main.v";
    "../rtl/zap_memory/zap_memory_main.v";
    "../rtl/zap_regf/zap_register_file.v";
    "../rtl/zap_shift/zap_shifter_main.v";
    "../rtl/zap_shift/zap_shift_shifter.v";
    "../rtl/zap_shift/zap_multiply.v";
