// Seed: 2013064243
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  wire module_0;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1
    , id_8,
    input supply1 id_2
    , id_9,
    output tri1 id_3,
    output tri id_4,
    input wor id_5,
    input tri1 id_6
);
  assign id_3 = id_0;
  module_0(
      id_8, id_9, id_8, id_9
  );
endmodule
module module_2 (
    input  wor  id_0,
    input  wand id_1,
    output wand id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
