m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/School/Fall_25/MISC/MS_Verilog_Course
vadder8bit
Z0 !s110 1765753947
!i10b 1
!s100 @UJ<LA`TNR`CJj83dQg1]1
IabKF]bM^LDn8fAeQ7d>iH1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/MS
w1765747604
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Modules_Code/adder8bit.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Modules_Code/adder8bit.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1765753947.000000
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Modules_Code/adder8bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Modules_Code/adder8bit.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vadder8tb
R0
!i10b 1
!s100 GjzUNBDCGz^c9AGN_noHV1
IFajo4W21W7HjH?RkEBLR13
R1
R2
w1765747809
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Modules_Code/adder8tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Modules_Code/adder8tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Modules_Code/adder8tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Modules_Code/adder8tb.v|
!i113 1
R5
R6
vadder8testbench
!s110 1765747646
!i10b 1
!s100 QhA9>kLghXjWe41K7ogY50
IVd]Q[n90jo^n7li<Ch?Hz3
R1
R2
w1765747550
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/MS/adder8tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/MS/adder8tb.v
L0 1
R3
r1
!s85 0
31
!s108 1765747646.000000
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/MS/adder8tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/MS/adder8tb.v|
!i113 1
R5
R6
vadder_nbit
Z7 !s110 1765836833
!i10b 1
!s100 nbf8T9XnFMHhnUkb>YEzU1
I52HTlPJ_P;ee]g]I<nO@C0
R1
R2
w1765836167
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_nbit.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_nbit.v
L0 1
R3
r1
!s85 0
31
!s108 1765836832.000000
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_nbit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_nbit.v|
!i113 1
R5
R6
vadder_nbit_tb
R7
!i10b 1
!s100 BA]nc2>f^QeB`c^L>::jT0
Ij7:VnJoF1NLiGnFH`iAg;3
R1
R2
w1765836656
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_nbit_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_nbit_tb.v
L0 2
R3
r1
!s85 0
31
!s108 1765836833.000000
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_nbit_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_nbit_tb.v|
!i113 1
R5
R6
vadder_tree
Z8 !s110 1765835591
!i10b 1
!s100 oe[52_<n10fkjd99m34[f3
IZ@WGF<@9?2>YkBXN^?LIF2
R1
R2
w1765833394
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_tree.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_tree.v
L0 1
R3
r1
!s85 0
31
Z9 !s108 1765835591.000000
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_tree.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_tree.v|
!i113 1
R5
R6
vadder_tree_procedural
R8
!i10b 1
!s100 Aem>f4Vc>79@L0f`QKk[J2
Ik1AAij]_KQ?f?T6ibWU>I1
R1
R2
w1765835586
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_tree_procedural.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_tree_procedural.v
L0 1
R3
r1
!s85 0
31
R9
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_tree_procedural.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_tree_procedural.v|
!i113 1
R5
R6
vadder_tree_tb
R8
!i10b 1
!s100 BGzT>T3CWa2OKE0E<oE^z1
IO7EU7JNZ4TWeOb5AFPAF@1
R1
R2
w1765835327
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_tree_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_tree_tb.v
L0 1
R3
r1
!s85 0
31
R9
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_tree_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/adder_tree_tb.v|
!i113 1
R5
R6
valu
!s110 1765912969
!i10b 1
!s100 2PjdEGX=@m8Xhd_zoWCYO3
IHBj;PnOe37hJaA`YK79411
R1
R2
w1765912967
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/alu.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/alu.v
L0 1
R3
r1
!s85 0
31
!s108 1765912969.000000
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/alu.v|
!i113 1
R5
R6
valu_tb
!s110 1765913370
!i10b 1
!s100 ^8@MPLGb9KmGYEI9OIo2e1
Ia0cajET:2?4Z<KCD1IQ092
R1
R2
w1765913368
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/alu_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/alu_tb.v
L0 2
R3
r1
!s85 0
31
!s108 1765913370.000000
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/alu_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/alu_tb.v|
!i113 1
R5
R6
vbitwise_operators
Z10 !s110 1765753946
!i10b 1
!s100 ?b@?bUzzS8K@;[Qj34aio0
I:diH9RGf=PLT932i1mh7i0
R1
R2
w1765677567
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/bitwise_operators.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/bitwise_operators.v
L0 1
R3
r1
!s85 0
31
Z11 !s108 1765753946.000000
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/bitwise_operators.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/bitwise_operators.v|
!i113 1
R5
R6
vbuilt_in_gates
Z12 !s110 1765835590
!i10b 1
!s100 ;WJVkW;`kNVGZ3HmRPb:M0
I<][JSf4GzC7kdTFQGoC0H0
R1
R2
w1765825233
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/built_in_gates.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/built_in_gates.v
L0 3
R3
r1
!s85 0
31
Z13 !s108 1765835590.000000
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/built_in_gates.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/built_in_gates.v|
!i113 1
R5
R6
vbus_4x_nbit
Z14 !s110 1765860146
!i10b 1
!s100 @69P]l5n^PQIhOof?zLD<3
IS_6KL<oL0d@JS`Y82lJE71
R1
R2
w1765857498
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/bus_4x_nbit.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/bus_4x_nbit.v
L0 1
R3
r1
!s85 0
31
Z15 !s108 1765860146.000000
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/bus_4x_nbit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/bus_4x_nbit.v|
!i113 1
R5
R6
vbus_4x_nbit_tb
R14
!i10b 1
!s100 0K1=S9KjkX3mVilb;6OPo0
IhR50;D<kgUIMBgYVh1eKk2
R1
R2
w1765858365
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/bus_4x_nbit_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/bus_4x_nbit_tb.v
L0 2
R3
r1
!s85 0
31
R15
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/bus_4x_nbit_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/bus_4x_nbit_tb.v|
!i113 1
R5
R6
vcomparator_1bit
R8
!i10b 1
!s100 4ZAfY5S<T:OY8CT2:9EBE3
Ik3Gc6G]JbS1@ZOHN7TXQP3
R1
R2
w1765829787
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/comparator_1bit.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/comparator_1bit.v
L0 1
R3
r1
!s85 0
31
R9
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/comparator_1bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/comparator_1bit.v|
!i113 1
R5
R6
vcomparator_nbit
R14
!i10b 1
!s100 A6=Hl13=S:]m4<ZXJNi0_1
I_[?j:g@oHhHhJNYZgYaz=2
R1
R2
w1765837888
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/comparator_nbit.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/comparator_nbit.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/comparator_nbit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/comparator_nbit.v|
!i113 1
R5
R6
vcomparator_nbit_tb
R14
!i10b 1
!s100 8OD=6cn;EjI>49fohocLL3
IE2JzY[`ACI@N[2;>52QW<1
R1
R2
w1765837947
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/comparator_nbit_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/comparator_nbit_tb.v
L0 2
R3
r1
!s85 0
31
R15
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/comparator_nbit_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/comparator_nbit_tb.v|
!i113 1
R5
R6
vcomparator_tb
R8
!i10b 1
!s100 Nc81<UVFPXjo[BzELogFg0
I;6RX0Zzfe3A8eCdbg<P:C0
R1
R2
w1765829814
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/comparator_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/comparator_tb.v
L0 1
R3
r1
!s85 0
31
R9
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/comparator_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/comparator_tb.v|
!i113 1
R5
R6
vconcatenation_operator
R0
!i10b 1
!s100 Vf3_A]Q=Gfaz^BK:g:CPh3
I?gDJj;Y`N931LO1ZXQm3G2
R1
R2
w1765739103
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/concatention_operator.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/concatention_operator.v
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/concatention_operator.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/concatention_operator.v|
!i113 1
R5
R6
vconditional_operator
R0
!i10b 1
!s100 eF`l5N_aKn@6HKE]0>:^03
Ib>7DRSD6RB]0SVjMzWX@a3
R1
R2
w1765738243
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/conditional_operator.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/conditional_operator.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/conditional_operator.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/conditional_operator.v|
!i113 1
R5
R6
vdecoder_3to8
R14
!i10b 1
!s100 OlHXASb^?Uf8GXGMFcjTW2
Id8cDY=lhD1PS9kE7SZ0IT0
R1
R2
w1765840779
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_3to8.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_3to8.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_3to8.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_3to8.v|
!i113 1
R5
R6
vdecoder_3to8_tb
R14
!i10b 1
!s100 ]_jzf>Ko_deM@ZcG^TYi52
IfN=BaVcZIEFGGfcg_C0@U3
R1
R2
w1765840692
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_3to8_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_3to8_tb.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_3to8_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_3to8_tb.v|
!i113 1
R5
R6
vdecoder_4to16
R14
!i10b 1
!s100 ]6Xaf4:ORa8>22Eb13QWO1
I_h7S@ab8iOcCP=6zJ2l^P3
R1
R2
w1765843360
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16.v|
!i113 1
R5
R6
vdecoder_4to16_tb
R14
!i10b 1
!s100 ND7S;866R=Q6C[KCH5H^^3
IdhI]B_gcPX?R81e80X[mz1
R1
R2
w1765843372
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v
L0 2
R3
r1
!s85 0
31
R15
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_4to16_tb.v|
!i113 1
R5
R6
vdecoder_nbit
R14
!i10b 1
!s100 <TIWNHkjQKG<@>RSeVZeA1
IAzK`R6@d_S;z2]IzX2kO;0
R1
R2
w1765839066
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_nbit.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_nbit.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_nbit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_nbit.v|
!i113 1
R5
R6
vdecoder_nbit_tb
R14
!i10b 1
!s100 @bQFelPcCEPe:_1JDoiaz3
IY[UK>M374V:@[cz`T[H8h3
R1
R2
w1765839650
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_nbit_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_nbit_tb.v
L0 2
R3
r1
!s85 0
31
R15
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_nbit_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/decoder_nbit_tb.v|
!i113 1
R5
R6
vdemux_1bit
R8
!i10b 1
!s100 :HSC]O3UaEcCSJjYUPI310
I[j`K:AWo__DTO@:k9<VDn3
R1
R2
w1765827031
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/demux_1bit.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/demux_1bit.v
L0 1
R3
r1
!s85 0
31
R9
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/demux_1bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/demux_1bit.v|
!i113 1
R5
R6
vdemux_nbit_x4
!s110 1765860725
!i10b 1
!s100 bjh]hR;KeUULG[b=mF_6Z0
Ih@B8`h^J[QmIFVO:?ic9@0
R1
R2
w1765860652
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/demux_nbit_x4.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/demux_nbit_x4.v
L0 1
R3
r1
!s85 0
31
!s108 1765860725.000000
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/demux_nbit_x4.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/demux_nbit_x4.v|
!i113 1
R5
R6
vdemux_nbit_x4_tb
!s110 1765860994
!i10b 1
!s100 =:9G:CQl`hILIj67aXUnJ0
IYUQIV[YfCP6PZWn;JMXaL2
R1
R2
w1765860989
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/demux_nbit_x4_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/demux_nbit_x4_tb.v
L0 1
R3
r1
!s85 0
31
!s108 1765860994.000000
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/demux_nbit_x4_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/demux_nbit_x4_tb.v|
!i113 1
R5
R6
vdemux_tb
R12
!i10b 1
!s100 liR?nEi59J_a4]=Hai]?a3
InFbK>I6J6agoIc@eioDe71
R1
R2
w1765827426
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/demux_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/demux_tb.v
L0 3
R3
r1
!s85 0
31
R13
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/demux_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/demux_tb.v|
!i113 1
R5
R6
veasy_vectors_example
R10
!i10b 1
!s100 Q_HS@Gf11K_Q^O;E1o6m63
I_9WnM:C<b^[dDDaS_61A^3
R1
R2
w1765676179
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/easy_vectors_example.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/easy_vectors_example.v
L0 1
R3
r1
!s85 0
31
R11
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/easy_vectors_example.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/easy_vectors_example.v|
!i113 1
R5
R6
veasy_verilog_example
R10
!i10b 1
!s100 N6W^J9Fe7h3g1JY>FLemG2
IO]?LT^DjheXF:P3DFk<Bk3
R1
R2
w1765669642
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/easy_verilog_example.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/easy_verilog_example.v
L0 1
R3
r1
!s85 0
31
R11
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/easy_verilog_example.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/easy_verilog_example.v|
!i113 1
R5
R6
vencoder_8to3
R14
!i10b 1
!s100 [^0kcmgE49?gWJWhd3?OG1
I^1VBbKdbE03j3c^ii0WiB3
R1
R2
w1765850026
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/encoder_8to3.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/encoder_8to3.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/encoder_8to3.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/encoder_8to3.v|
!i113 1
R5
R6
vencoder_8to3_tb
R14
!i10b 1
!s100 Qb5BbV8<K>G_E8RzI^>=S2
I8:jjNC^i_ZFmT4d2421[Y0
R1
R2
w1765850460
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/encoder_8to3_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/encoder_8to3_tb.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/encoder_8to3_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/encoder_8to3_tb.v|
!i113 1
R5
R6
vequality_operators
R0
!i10b 1
!s100 U[Blh8Od80X]eB]VRQa0=2
I>:OPM2DV^oY@N7J1^C8>d1
R1
R2
w1765737433
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/equality_operators.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/equality_operators.v
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/equality_operators.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/equality_operators.v|
!i113 1
R5
R6
vfull_adder_behavioral
!s110 1765773962
!i10b 1
!s100 H1`Ch7Tb>mAQB24WTHXWI1
Z16 !s11b Dg1SIo80bB@j0V0VzS_@n1
IcZ]DM]c@_]G9_gXVkI1m:0
R1
Z17 dC:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/MS
w1765773957
8C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_behavioral.v
FC:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_behavioral.v
!i122 16
L0 1 21
Z18 OV;L;2020.1;71
r1
!s85 0
31
!s108 1765773962.000000
!s107 C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_behavioral.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_behavioral.v|
!i113 1
R5
R6
vfull_adder_dataflow
R12
!i10b 1
!s100 j4=KJQe?Wd`RzS>A[U6ER2
IA^jObF>:?6koJP9Tk1IME0
R1
R2
Z19 w1765819307
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_dataflow.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_dataflow.v
L0 1
R3
r1
!s85 0
31
R13
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_dataflow.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_dataflow.v|
!i113 1
R5
R6
vfull_adder_structural
R12
!i10b 1
!s100 Iboa0Q^S>h[XgD71OWJAT3
IIi3<bl39h5PfXh:XOLo?S2
R1
R2
R19
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_structural.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_structural.v
L0 1
R3
r1
!s85 0
31
R13
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_structural.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_structural.v|
!i113 1
R5
R6
vfull_adder_tb
!s110 1765773863
!i10b 1
!s100 PYQzzM_Qj76ckSZj7`hB70
R16
IWILe_d8=aLfZDeS=0KY]=3
R1
R17
w1765773860
8C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_tb.v
FC:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_tb.v
!i122 15
L0 1 33
R18
r1
!s85 0
31
!s108 1765773863.000000
!s107 C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Design_Styles_Code/full_adder_tb.v|
!i113 1
R5
R6
vgates_tb
R12
!i10b 1
!s100 hI4e?56T_2]KXKNO8l::Z3
I7W^cIPCZXMGUS1??kkO5`0
R1
R2
w1765825479
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/gates_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/gates_tb.v
L0 2
R3
r1
!s85 0
31
R13
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/gates_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/gates_tb.v|
!i113 1
R5
R6
vhalf_adder_dataflow
R0
!i10b 1
!s100 `M:c0@F0KGFTAl=ck^GTJ1
I1fPQj4a=[6WHa0cdH@S0b0
R1
R2
w1765752551
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/half_adder_dataflow.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/half_adder_dataflow.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/half_adder_dataflow.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/half_adder_dataflow.v|
!i113 1
R5
R6
vhalf_adder_structural
R12
!i10b 1
!s100 63h2g0hZ_B[EB??DE3bhZ1
I4I[g[3]3^Mgd<]FYoHfFm3
R1
R2
w1765751512
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/half_adder_structural.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/half_adder_structural.v
L0 1
R3
r1
!s85 0
31
R13
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/half_adder_structural.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/half_adder_structural.v|
!i113 1
R5
R6
vhalf_adder_tb
R0
!i10b 1
!s100 clNE0MLd6?8[HZ>H@a^PA2
IBVnhBT9hIh8B640Za[1@z3
R1
R2
w1765752589
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/half_adder_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/half_adder_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/half_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/half_adder_tb.v|
!i113 1
R5
R6
vhex_7seg_decoder
!s110 1765912732
!i10b 1
!s100 1j[gC8EnhJ7?CQX12V;ko1
IZ5DQfPnMIVO?2bA@KfTJ00
R1
R2
w1765908144
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/hex_7seg_decoder.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/hex_7seg_decoder.v
L0 1
R3
r1
!s85 0
31
!s108 1765912732.000000
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/hex_7seg_decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/hex_7seg_decoder.v|
!i113 1
R5
R6
vhex_7seg_decoder_tb
!s110 1765907885
!i10b 1
!s100 KNnz?_Oj8O[l14R63_<[W1
IMX`bMfNA=]oPa_CkH3G5D3
R1
R2
w1765907850
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/hex_7seg_decoder_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/hex_7seg_decoder_tb.v
L0 1
R3
r1
!s85 0
31
!s108 1765907885.000000
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/hex_7seg_decoder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/hex_7seg_decoder_tb.v|
!i113 1
R5
R6
vliteral_values
R10
!i10b 1
!s100 dBJW;AD5EDjdE5gR]b80U3
I>?eFnJNGMiS1k^1V?:6M60
R1
R2
w1765675307
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/literal_values.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/literal_values.v
L0 1
R3
r1
!s85 0
31
R11
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/literal_values.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/literal_values.v|
!i113 1
R5
R6
vlogical_operators
R10
!i10b 1
!s100 o>:[ne0^F`Dc2201zi=SR2
IfTV=McQEiEn=Dd4HdMW8W0
R1
R2
w1765682717
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/logical_operators.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/logical_operators.v
L0 1
R3
r1
!s85 0
31
R11
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/logical_operators.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/logical_operators.v|
!i113 1
R5
R6
vlogical_operators_usage
R0
!i10b 1
!s100 R7og=2Ebb@dQIh6nFRRM`1
I1RMS_On7;n=MR4KNZFHQ40
R1
R2
w1765683297
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/logical_operators_usage.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/logical_operators_usage.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/logical_operators_usage.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/logical_operators_usage.v|
!i113 1
R5
R6
vmath_operators
R0
!i10b 1
!s100 1Iio:`[KdARSK0hXXcR<n3
I3`b;[F6X=>FoWLbTgi:HY0
R1
R2
w1765736224
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/math_operators.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/math_operators.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/math_operators.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/math_operators.v|
!i113 1
R5
R6
vmux_1bit
R12
!i10b 1
!s100 l=1NoFJ8Q6cHU2mOD8@^S0
IWzfC@A;cV;2N9H:hg8BTe3
R1
R2
w1765826231
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/mux_1bit.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/mux_1bit.v
L0 1
R3
r1
!s85 0
31
R13
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/mux_1bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/mux_1bit.v|
!i113 1
R5
R6
vmux_tb
R12
!i10b 1
!s100 P0a:5nJnmecL0]IomeEAg3
IjgQ@8<3NgC2TS]K3[XRW23
R1
R2
w1765828838
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/mux_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/mux_tb.v
L0 2
R3
r1
!s85 0
31
R13
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/mux_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/mux_tb.v|
!i113 1
R5
R6
voperators_precedence
R0
!i10b 1
!s100 YeAn?_GTC@lFNbSi]k[I@2
I4I:X]<SEjO2^lPjWFKWEc1
R1
R2
w1765740369
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/operators_precedence.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/operators_precedence.v
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/operators_precedence.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/operators_precedence.v|
!i113 1
R5
R6
vpriority_encoder_4to2
R14
!i10b 1
!s100 FF2B8[QY]Yn^YSOaB5BPU2
Ih5zD=_[97?Ta:=YW]c<ag1
R1
R2
w1765853807
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/priority_encoder_4to2.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/priority_encoder_4to2.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/priority_encoder_4to2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/priority_encoder_4to2.v|
!i113 1
R5
R6
vpriority_encoder_4to2_case
R14
!i10b 1
!s100 dPa@daJOINUlTNF4JUL=k1
I09Y4WmHkCfCA[BOOUNj3A0
R1
R2
w1765856041
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/priority_encoder_4to2_case.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/priority_encoder_4to2_case.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/priority_encoder_4to2_case.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/priority_encoder_4to2_case.v|
!i113 1
R5
R6
vpriority_encoder_4to2_tb
R14
!i10b 1
!s100 UOY6`j^8jOU2iY?eUzHMj0
IOagZ;F^`Xh7DoCzioF<N83
R1
R2
w1765856107
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/priority_encoder_4to2_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/priority_encoder_4to2_tb.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/priority_encoder_4to2_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/priority_encoder_4to2_tb.v|
!i113 1
R5
R6
vprocedures
!s110 1765771887
!i10b 1
!s100 23_QjYKoT]LUcJ1f92bMN1
R16
I^Qb;K@Xk5Jg`_PcAMR8ZD1
R1
R17
w1765769527
8C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Design_Styles_Code/procedures_updated.v
FC:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Design_Styles_Code/procedures_updated.v
!i122 3
L0 4 40
R18
r1
!s85 0
31
!s108 1765771887.000000
!s107 C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Design_Styles_Code/procedures_updated.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/sreer/School/My_Learning/Verilog_Data_Types/Data_Types/Design_Styles_Code/procedures_updated.v|
!i113 1
R5
R6
vreduction_operators
R10
!i10b 1
!s100 W2Ub55UbYN6E;hn6fM<Bo1
Ifgni3FGE94QA`Jn`N>[m13
R1
R2
w1765682082
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/reduction_operators.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/reduction_operators.v
L0 1
R3
r1
!s85 0
31
R11
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/reduction_operators.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/reduction_operators.v|
!i113 1
R5
R6
vrelational_operators
R0
!i10b 1
!s100 Lk9X;VH>5A>Mhd09k0[>?1
I6TmaiQZW^WoCFU]ILS`oj0
R1
R2
w1765736968
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/relational_operators.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/relational_operators.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/relational_operators.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/relational_operators.v|
!i113 1
R5
R6
vreplication_operator
R0
!i10b 1
!s100 V@E;XY@]:9=S0477gn]OS1
I^3<=eDPPS<9g@e9T>0GZ<1
R1
R2
w1765739799
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/replication_operator.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/replication_operator.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/replication_operator.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/replication_operator.v|
!i113 1
R5
R6
vripple_adder_behavioral
R12
!i10b 1
!s100 G7U_bd6NTga2l^ZUV[Om;1
IdBo7z3<b05PL`FkVBIcMF2
R1
R2
w1765823847
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_behavioral.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_behavioral.v
L0 1
R3
r1
!s85 0
31
R13
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_behavioral.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_behavioral.v|
!i113 1
R5
R6
vripple_adder_dataflow
R12
!i10b 1
!s100 nHLYK:86Fzo^dZJ4hg>z90
I[gDnk<aDEW8k9HT2X;DPW1
R1
R2
w1765822371
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_dataflow.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_dataflow.v
L0 1
R3
r1
!s85 0
31
R13
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_dataflow.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_dataflow.v|
!i113 1
R5
R6
vripple_adder_structural
R12
!i10b 1
!s100 MZU8hYgI6Y<fN:3cJ<FCQ0
IjfEL7g21<WH3NGnU9VDmi1
R1
R2
R19
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_structural.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_structural.v
L0 1
R3
r1
!s85 0
31
R13
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_structural.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_structural.v|
!i113 1
R5
R6
vripple_adder_tb
R12
!i10b 1
!s100 ^;Y<SWGMUb08Q^<P29Q^L1
I0jZbzK40P1;U]KNf63II40
R1
R2
w1765823789
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_tb.v
L0 1
R3
r1
!s85 0
31
R13
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_adder_tb.v|
!i113 1
R5
R6
vripple_carry_adder_tb
R12
!i10b 1
!s100 ogG`Xz?0hFVJF5@4Y^c;<3
I7oJY[9oCDgAF0JV[V1L`>0
R1
R2
w1765823115
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_carry_adder_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_carry_adder_tb.v
L0 1
R3
r1
!s85 0
31
R13
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_carry_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Design_Styles_Code/ripple_carry_adder_tb.v|
!i113 1
R5
R6
vshift_operators
R0
!i10b 1
!s100 VioYd95nBgOBMYI;obdgW3
Ik2`CiUFGOAW>o5XR9LoI:3
R1
R2
w1765736382
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/shift_operators.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/shift_operators.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/shift_operators.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Operators_Code/shift_operators.v|
!i113 1
R5
R6
vsome_logic
R8
!i10b 1
!s100 E3_ek_0dfS]Wob2nR26Pz0
IP_8bWjTPMYR^4UZHH3HNl1
R1
R2
w1765831174
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/some_logic.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/some_logic.v
L0 3
R3
r1
!s85 0
31
R9
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/some_logic.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/some_logic.v|
!i113 1
R5
R6
vsome_logic_tb
R8
!i10b 1
!s100 6TzVYUlmzV=e>>e6Q_mzL3
IN@Df<_Gjf__FE]<La]6`P2
R1
R2
w1765831053
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/some_logic_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/some_logic_tb.v
L0 1
R3
r1
!s85 0
31
R9
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/some_logic_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Logic_Design_Code/some_logic_tb.v|
!i113 1
R5
R6
vsum_product
R10
!i10b 1
!s100 AYT9=8^[?AoBk1:3]LIb>1
Il@hze:Yl]4NKCZef_ST<k3
R1
R2
w1765668655
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/sum_product.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/sum_product.v
L0 2
R3
r1
!s85 0
31
R11
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/sum_product.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Data_Types_Code/sum_product.v|
!i113 1
R5
R6
vtri_state_buffer
R8
!i10b 1
!s100 RAMe<MfM?Lfl]JkMWK2211
IIG=@^:ehC9Y:U2QVV5]mG1
R1
R2
w1765828103
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/tri_state_buffer.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/tri_state_buffer.v
L0 1
R3
r1
!s85 0
31
R9
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/tri_state_buffer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/tri_state_buffer.v|
!i113 1
R5
R6
vtristate_mux
R8
!i10b 1
!s100 `1XG5F]=P[^zcZ^`;[glM2
IFOWjM<8H9^4CY9d>JlWKA0
R1
R2
w1765829016
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/tristate_mux.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/tristate_mux.v
L0 1
R3
r1
!s85 0
31
R9
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/tristate_mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/tristate_mux.v|
!i113 1
R5
R6
vtristate_tb
R8
!i10b 1
!s100 hHZ@8j`EkfDAN]o>I3Ggk3
If@e`iZ8okS]e1fXDHRcGN2
R1
R2
w1765828447
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/tristate_tb.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/tristate_tb.v
L0 1
R3
r1
!s85 0
31
R9
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/tristate_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Structural_Code/tristate_tb.v|
!i113 1
R5
R6
vwaveforms
R0
!i10b 1
!s100 J?^AQcclP@WoT?0jo7jek3
Id4eIN?E;M@C>?>OC;GN>_3
R1
R2
w1765748575
8C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Modules_Code/waverforms.v
FC:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Modules_Code/waverforms.v
L0 3
R3
r1
!s85 0
31
R4
!s107 C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Modules_Code/waverforms.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/School/Verilog_Course/Verilog_Data_Types/Data_Types/Modules_Code/waverforms.v|
!i113 1
R5
R6
