
pwmLed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ab0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08009c38  08009c38  0000ac38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c54  08009c54  0000b07c  2**0
                  CONTENTS
  4 .ARM          00000008  08009c54  08009c54  0000ac54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c5c  08009c5c  0000b07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c5c  08009c5c  0000ac5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009c60  08009c60  0000ac60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08009c64  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b07c  2**0
                  CONTENTS
 10 .bss          00000a64  2000007c  2000007c  0000b07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000ae0  20000ae0  0000b07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019a4f  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003df3  00000000  00000000  00024afb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001690  00000000  00000000  000288f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001171  00000000  00000000  00029f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024357  00000000  00000000  0002b0f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001dd23  00000000  00000000  0004f448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3ef2  00000000  00000000  0006d16b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014105d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000631c  00000000  00000000  001410a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000042  00000000  00000000  001473bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009c20 	.word	0x08009c20

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08009c20 	.word	0x08009c20

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004be:	f000 fcf7 	bl	8000eb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c2:	f000 f82b 	bl	800051c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004c6:	f000 f99f 	bl	8000808 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004ca:	f000 f891 	bl	80005f0 <MX_I2C1_Init>
  MX_I2S3_Init();
 80004ce:	f000 f8bd 	bl	800064c <MX_I2S3_Init>
  MX_SPI1_Init();
 80004d2:	f000 f8eb 	bl	80006ac <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004d6:	f008 ff4d 	bl	8009374 <MX_USB_HOST_Init>
  MX_TIM3_Init();
 80004da:	f000 f91d 	bl	8000718 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80004de:	2104      	movs	r1, #4
 80004e0:	480d      	ldr	r0, [pc, #52]	@ (8000518 <main+0x60>)
 80004e2:	f004 fe39 	bl	8005158 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,300); // %100 duty için 10.000 seçildi.
 80004e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000518 <main+0x60>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80004ee:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004f0:	f008 ff66 	bl	80093c0 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    for(int i=0; i<=1000; i++){
 80004f4:	2300      	movs	r3, #0
 80004f6:	607b      	str	r3, [r7, #4]
 80004f8:	e009      	b.n	800050e <main+0x56>
    	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, i);
 80004fa:	4b07      	ldr	r3, [pc, #28]	@ (8000518 <main+0x60>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	687a      	ldr	r2, [r7, #4]
 8000500:	639a      	str	r2, [r3, #56]	@ 0x38
    	HAL_Delay(3);
 8000502:	2003      	movs	r0, #3
 8000504:	f000 fd46 	bl	8000f94 <HAL_Delay>
    for(int i=0; i<=1000; i++){
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	3301      	adds	r3, #1
 800050c:	607b      	str	r3, [r7, #4]
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000514:	ddf1      	ble.n	80004fa <main+0x42>
    MX_USB_HOST_Process();
 8000516:	e7eb      	b.n	80004f0 <main+0x38>
 8000518:	2000018c 	.word	0x2000018c

0800051c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b094      	sub	sp, #80	@ 0x50
 8000520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000522:	f107 0320 	add.w	r3, r7, #32
 8000526:	2230      	movs	r2, #48	@ 0x30
 8000528:	2100      	movs	r1, #0
 800052a:	4618      	mov	r0, r3
 800052c:	f009 faea 	bl	8009b04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000530:	f107 030c 	add.w	r3, r7, #12
 8000534:	2200      	movs	r2, #0
 8000536:	601a      	str	r2, [r3, #0]
 8000538:	605a      	str	r2, [r3, #4]
 800053a:	609a      	str	r2, [r3, #8]
 800053c:	60da      	str	r2, [r3, #12]
 800053e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000540:	2300      	movs	r3, #0
 8000542:	60bb      	str	r3, [r7, #8]
 8000544:	4b28      	ldr	r3, [pc, #160]	@ (80005e8 <SystemClock_Config+0xcc>)
 8000546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000548:	4a27      	ldr	r2, [pc, #156]	@ (80005e8 <SystemClock_Config+0xcc>)
 800054a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800054e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000550:	4b25      	ldr	r3, [pc, #148]	@ (80005e8 <SystemClock_Config+0xcc>)
 8000552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000558:	60bb      	str	r3, [r7, #8]
 800055a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800055c:	2300      	movs	r3, #0
 800055e:	607b      	str	r3, [r7, #4]
 8000560:	4b22      	ldr	r3, [pc, #136]	@ (80005ec <SystemClock_Config+0xd0>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4a21      	ldr	r2, [pc, #132]	@ (80005ec <SystemClock_Config+0xd0>)
 8000566:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800056a:	6013      	str	r3, [r2, #0]
 800056c:	4b1f      	ldr	r3, [pc, #124]	@ (80005ec <SystemClock_Config+0xd0>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000574:	607b      	str	r3, [r7, #4]
 8000576:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000578:	2301      	movs	r3, #1
 800057a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800057c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000580:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000582:	2302      	movs	r3, #2
 8000584:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000586:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800058a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800058c:	2308      	movs	r3, #8
 800058e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000590:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000594:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000596:	2302      	movs	r3, #2
 8000598:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800059a:	2307      	movs	r3, #7
 800059c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800059e:	f107 0320 	add.w	r3, r7, #32
 80005a2:	4618      	mov	r0, r3
 80005a4:	f003 fee0 	bl	8004368 <HAL_RCC_OscConfig>
 80005a8:	4603      	mov	r3, r0
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d001      	beq.n	80005b2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005ae:	f000 fa29 	bl	8000a04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b2:	230f      	movs	r3, #15
 80005b4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b6:	2302      	movs	r3, #2
 80005b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ba:	2300      	movs	r3, #0
 80005bc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005be:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80005c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005c8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005ca:	f107 030c 	add.w	r3, r7, #12
 80005ce:	2105      	movs	r1, #5
 80005d0:	4618      	mov	r0, r3
 80005d2:	f004 f941 	bl	8004858 <HAL_RCC_ClockConfig>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80005dc:	f000 fa12 	bl	8000a04 <Error_Handler>
  }
}
 80005e0:	bf00      	nop
 80005e2:	3750      	adds	r7, #80	@ 0x50
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	40023800 	.word	0x40023800
 80005ec:	40007000 	.word	0x40007000

080005f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005f4:	4b12      	ldr	r3, [pc, #72]	@ (8000640 <MX_I2C1_Init+0x50>)
 80005f6:	4a13      	ldr	r2, [pc, #76]	@ (8000644 <MX_I2C1_Init+0x54>)
 80005f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80005fa:	4b11      	ldr	r3, [pc, #68]	@ (8000640 <MX_I2C1_Init+0x50>)
 80005fc:	4a12      	ldr	r2, [pc, #72]	@ (8000648 <MX_I2C1_Init+0x58>)
 80005fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000600:	4b0f      	ldr	r3, [pc, #60]	@ (8000640 <MX_I2C1_Init+0x50>)
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000606:	4b0e      	ldr	r3, [pc, #56]	@ (8000640 <MX_I2C1_Init+0x50>)
 8000608:	2200      	movs	r2, #0
 800060a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800060c:	4b0c      	ldr	r3, [pc, #48]	@ (8000640 <MX_I2C1_Init+0x50>)
 800060e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000612:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000614:	4b0a      	ldr	r3, [pc, #40]	@ (8000640 <MX_I2C1_Init+0x50>)
 8000616:	2200      	movs	r2, #0
 8000618:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800061a:	4b09      	ldr	r3, [pc, #36]	@ (8000640 <MX_I2C1_Init+0x50>)
 800061c:	2200      	movs	r2, #0
 800061e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000620:	4b07      	ldr	r3, [pc, #28]	@ (8000640 <MX_I2C1_Init+0x50>)
 8000622:	2200      	movs	r2, #0
 8000624:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000626:	4b06      	ldr	r3, [pc, #24]	@ (8000640 <MX_I2C1_Init+0x50>)
 8000628:	2200      	movs	r2, #0
 800062a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800062c:	4804      	ldr	r0, [pc, #16]	@ (8000640 <MX_I2C1_Init+0x50>)
 800062e:	f003 f8b7 	bl	80037a0 <HAL_I2C_Init>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d001      	beq.n	800063c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000638:	f000 f9e4 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800063c:	bf00      	nop
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000098 	.word	0x20000098
 8000644:	40005400 	.word	0x40005400
 8000648:	000186a0 	.word	0x000186a0

0800064c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000650:	4b13      	ldr	r3, [pc, #76]	@ (80006a0 <MX_I2S3_Init+0x54>)
 8000652:	4a14      	ldr	r2, [pc, #80]	@ (80006a4 <MX_I2S3_Init+0x58>)
 8000654:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000656:	4b12      	ldr	r3, [pc, #72]	@ (80006a0 <MX_I2S3_Init+0x54>)
 8000658:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800065c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800065e:	4b10      	ldr	r3, [pc, #64]	@ (80006a0 <MX_I2S3_Init+0x54>)
 8000660:	2200      	movs	r2, #0
 8000662:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000664:	4b0e      	ldr	r3, [pc, #56]	@ (80006a0 <MX_I2S3_Init+0x54>)
 8000666:	2200      	movs	r2, #0
 8000668:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800066a:	4b0d      	ldr	r3, [pc, #52]	@ (80006a0 <MX_I2S3_Init+0x54>)
 800066c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000670:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000672:	4b0b      	ldr	r3, [pc, #44]	@ (80006a0 <MX_I2S3_Init+0x54>)
 8000674:	4a0c      	ldr	r2, [pc, #48]	@ (80006a8 <MX_I2S3_Init+0x5c>)
 8000676:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000678:	4b09      	ldr	r3, [pc, #36]	@ (80006a0 <MX_I2S3_Init+0x54>)
 800067a:	2200      	movs	r2, #0
 800067c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800067e:	4b08      	ldr	r3, [pc, #32]	@ (80006a0 <MX_I2S3_Init+0x54>)
 8000680:	2200      	movs	r2, #0
 8000682:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000684:	4b06      	ldr	r3, [pc, #24]	@ (80006a0 <MX_I2S3_Init+0x54>)
 8000686:	2200      	movs	r2, #0
 8000688:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800068a:	4805      	ldr	r0, [pc, #20]	@ (80006a0 <MX_I2S3_Init+0x54>)
 800068c:	f003 f9cc 	bl	8003a28 <HAL_I2S_Init>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000696:	f000 f9b5 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800069a:	bf00      	nop
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	200000ec 	.word	0x200000ec
 80006a4:	40003c00 	.word	0x40003c00
 80006a8:	00017700 	.word	0x00017700

080006ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006b0:	4b17      	ldr	r3, [pc, #92]	@ (8000710 <MX_SPI1_Init+0x64>)
 80006b2:	4a18      	ldr	r2, [pc, #96]	@ (8000714 <MX_SPI1_Init+0x68>)
 80006b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006b6:	4b16      	ldr	r3, [pc, #88]	@ (8000710 <MX_SPI1_Init+0x64>)
 80006b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80006bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006be:	4b14      	ldr	r3, [pc, #80]	@ (8000710 <MX_SPI1_Init+0x64>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006c4:	4b12      	ldr	r3, [pc, #72]	@ (8000710 <MX_SPI1_Init+0x64>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006ca:	4b11      	ldr	r3, [pc, #68]	@ (8000710 <MX_SPI1_Init+0x64>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000710 <MX_SPI1_Init+0x64>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000710 <MX_SPI1_Init+0x64>)
 80006d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006de:	4b0c      	ldr	r3, [pc, #48]	@ (8000710 <MX_SPI1_Init+0x64>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000710 <MX_SPI1_Init+0x64>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006ea:	4b09      	ldr	r3, [pc, #36]	@ (8000710 <MX_SPI1_Init+0x64>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006f0:	4b07      	ldr	r3, [pc, #28]	@ (8000710 <MX_SPI1_Init+0x64>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80006f6:	4b06      	ldr	r3, [pc, #24]	@ (8000710 <MX_SPI1_Init+0x64>)
 80006f8:	220a      	movs	r2, #10
 80006fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006fc:	4804      	ldr	r0, [pc, #16]	@ (8000710 <MX_SPI1_Init+0x64>)
 80006fe:	f004 fbf9 	bl	8004ef4 <HAL_SPI_Init>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000708:	f000 f97c 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800070c:	bf00      	nop
 800070e:	bd80      	pop	{r7, pc}
 8000710:	20000134 	.word	0x20000134
 8000714:	40013000 	.word	0x40013000

08000718 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08e      	sub	sp, #56	@ 0x38
 800071c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800071e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800072c:	f107 0320 	add.w	r3, r7, #32
 8000730:	2200      	movs	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
 8000734:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000736:	1d3b      	adds	r3, r7, #4
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]
 8000742:	611a      	str	r2, [r3, #16]
 8000744:	615a      	str	r2, [r3, #20]
 8000746:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000748:	4b2d      	ldr	r3, [pc, #180]	@ (8000800 <MX_TIM3_Init+0xe8>)
 800074a:	4a2e      	ldr	r2, [pc, #184]	@ (8000804 <MX_TIM3_Init+0xec>)
 800074c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 800074e:	4b2c      	ldr	r3, [pc, #176]	@ (8000800 <MX_TIM3_Init+0xe8>)
 8000750:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000754:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000756:	4b2a      	ldr	r3, [pc, #168]	@ (8000800 <MX_TIM3_Init+0xe8>)
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800075c:	4b28      	ldr	r3, [pc, #160]	@ (8000800 <MX_TIM3_Init+0xe8>)
 800075e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000762:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000764:	4b26      	ldr	r3, [pc, #152]	@ (8000800 <MX_TIM3_Init+0xe8>)
 8000766:	2200      	movs	r2, #0
 8000768:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800076a:	4b25      	ldr	r3, [pc, #148]	@ (8000800 <MX_TIM3_Init+0xe8>)
 800076c:	2200      	movs	r2, #0
 800076e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000770:	4823      	ldr	r0, [pc, #140]	@ (8000800 <MX_TIM3_Init+0xe8>)
 8000772:	f004 fc48 	bl	8005006 <HAL_TIM_Base_Init>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800077c:	f000 f942 	bl	8000a04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000780:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000784:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000786:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800078a:	4619      	mov	r1, r3
 800078c:	481c      	ldr	r0, [pc, #112]	@ (8000800 <MX_TIM3_Init+0xe8>)
 800078e:	f004 ff5d 	bl	800564c <HAL_TIM_ConfigClockSource>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000798:	f000 f934 	bl	8000a04 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800079c:	4818      	ldr	r0, [pc, #96]	@ (8000800 <MX_TIM3_Init+0xe8>)
 800079e:	f004 fc81 	bl	80050a4 <HAL_TIM_PWM_Init>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80007a8:	f000 f92c 	bl	8000a04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007ac:	2300      	movs	r3, #0
 80007ae:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007b0:	2300      	movs	r3, #0
 80007b2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007b4:	f107 0320 	add.w	r3, r7, #32
 80007b8:	4619      	mov	r1, r3
 80007ba:	4811      	ldr	r0, [pc, #68]	@ (8000800 <MX_TIM3_Init+0xe8>)
 80007bc:	f005 fb5c 	bl	8005e78 <HAL_TIMEx_MasterConfigSynchronization>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80007c6:	f000 f91d 	bl	8000a04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007ca:	2360      	movs	r3, #96	@ 0x60
 80007cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007d6:	2300      	movs	r3, #0
 80007d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007da:	1d3b      	adds	r3, r7, #4
 80007dc:	2204      	movs	r2, #4
 80007de:	4619      	mov	r1, r3
 80007e0:	4807      	ldr	r0, [pc, #28]	@ (8000800 <MX_TIM3_Init+0xe8>)
 80007e2:	f004 fe71 	bl	80054c8 <HAL_TIM_PWM_ConfigChannel>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80007ec:	f000 f90a 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80007f0:	4803      	ldr	r0, [pc, #12]	@ (8000800 <MX_TIM3_Init+0xe8>)
 80007f2:	f000 fa6d 	bl	8000cd0 <HAL_TIM_MspPostInit>

}
 80007f6:	bf00      	nop
 80007f8:	3738      	adds	r7, #56	@ 0x38
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	2000018c 	.word	0x2000018c
 8000804:	40000400 	.word	0x40000400

08000808 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b08c      	sub	sp, #48	@ 0x30
 800080c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080e:	f107 031c 	add.w	r3, r7, #28
 8000812:	2200      	movs	r2, #0
 8000814:	601a      	str	r2, [r3, #0]
 8000816:	605a      	str	r2, [r3, #4]
 8000818:	609a      	str	r2, [r3, #8]
 800081a:	60da      	str	r2, [r3, #12]
 800081c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	61bb      	str	r3, [r7, #24]
 8000822:	4b72      	ldr	r3, [pc, #456]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	4a71      	ldr	r2, [pc, #452]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 8000828:	f043 0310 	orr.w	r3, r3, #16
 800082c:	6313      	str	r3, [r2, #48]	@ 0x30
 800082e:	4b6f      	ldr	r3, [pc, #444]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	f003 0310 	and.w	r3, r3, #16
 8000836:	61bb      	str	r3, [r7, #24]
 8000838:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	617b      	str	r3, [r7, #20]
 800083e:	4b6b      	ldr	r3, [pc, #428]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	4a6a      	ldr	r2, [pc, #424]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 8000844:	f043 0304 	orr.w	r3, r3, #4
 8000848:	6313      	str	r3, [r2, #48]	@ 0x30
 800084a:	4b68      	ldr	r3, [pc, #416]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	f003 0304 	and.w	r3, r3, #4
 8000852:	617b      	str	r3, [r7, #20]
 8000854:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	613b      	str	r3, [r7, #16]
 800085a:	4b64      	ldr	r3, [pc, #400]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	4a63      	ldr	r2, [pc, #396]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 8000860:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000864:	6313      	str	r3, [r2, #48]	@ 0x30
 8000866:	4b61      	ldr	r3, [pc, #388]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800086e:	613b      	str	r3, [r7, #16]
 8000870:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	4b5d      	ldr	r3, [pc, #372]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	4a5c      	ldr	r2, [pc, #368]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 800087c:	f043 0301 	orr.w	r3, r3, #1
 8000880:	6313      	str	r3, [r2, #48]	@ 0x30
 8000882:	4b5a      	ldr	r3, [pc, #360]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	f003 0301 	and.w	r3, r3, #1
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	60bb      	str	r3, [r7, #8]
 8000892:	4b56      	ldr	r3, [pc, #344]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	4a55      	ldr	r2, [pc, #340]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 8000898:	f043 0302 	orr.w	r3, r3, #2
 800089c:	6313      	str	r3, [r2, #48]	@ 0x30
 800089e:	4b53      	ldr	r3, [pc, #332]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	f003 0302 	and.w	r3, r3, #2
 80008a6:	60bb      	str	r3, [r7, #8]
 80008a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	607b      	str	r3, [r7, #4]
 80008ae:	4b4f      	ldr	r3, [pc, #316]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	4a4e      	ldr	r2, [pc, #312]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 80008b4:	f043 0308 	orr.w	r3, r3, #8
 80008b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ba:	4b4c      	ldr	r3, [pc, #304]	@ (80009ec <MX_GPIO_Init+0x1e4>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008be:	f003 0308 	and.w	r3, r3, #8
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80008c6:	2200      	movs	r2, #0
 80008c8:	2108      	movs	r1, #8
 80008ca:	4849      	ldr	r0, [pc, #292]	@ (80009f0 <MX_GPIO_Init+0x1e8>)
 80008cc:	f000 fe34 	bl	8001538 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008d0:	2201      	movs	r2, #1
 80008d2:	2101      	movs	r1, #1
 80008d4:	4847      	ldr	r0, [pc, #284]	@ (80009f4 <MX_GPIO_Init+0x1ec>)
 80008d6:	f000 fe2f 	bl	8001538 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008da:	2200      	movs	r2, #0
 80008dc:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80008e0:	4845      	ldr	r0, [pc, #276]	@ (80009f8 <MX_GPIO_Init+0x1f0>)
 80008e2:	f000 fe29 	bl	8001538 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008e6:	2308      	movs	r3, #8
 80008e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ea:	2301      	movs	r3, #1
 80008ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f2:	2300      	movs	r3, #0
 80008f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008f6:	f107 031c 	add.w	r3, r7, #28
 80008fa:	4619      	mov	r1, r3
 80008fc:	483c      	ldr	r0, [pc, #240]	@ (80009f0 <MX_GPIO_Init+0x1e8>)
 80008fe:	f000 fc7f 	bl	8001200 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000902:	2301      	movs	r3, #1
 8000904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000906:	2301      	movs	r3, #1
 8000908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	4619      	mov	r1, r3
 8000918:	4836      	ldr	r0, [pc, #216]	@ (80009f4 <MX_GPIO_Init+0x1ec>)
 800091a:	f000 fc71 	bl	8001200 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800091e:	2308      	movs	r3, #8
 8000920:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000922:	2302      	movs	r3, #2
 8000924:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000926:	2300      	movs	r3, #0
 8000928:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092a:	2300      	movs	r3, #0
 800092c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800092e:	2305      	movs	r3, #5
 8000930:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000932:	f107 031c 	add.w	r3, r7, #28
 8000936:	4619      	mov	r1, r3
 8000938:	482e      	ldr	r0, [pc, #184]	@ (80009f4 <MX_GPIO_Init+0x1ec>)
 800093a:	f000 fc61 	bl	8001200 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800093e:	2301      	movs	r3, #1
 8000940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000942:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000946:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800094c:	f107 031c 	add.w	r3, r7, #28
 8000950:	4619      	mov	r1, r3
 8000952:	482a      	ldr	r0, [pc, #168]	@ (80009fc <MX_GPIO_Init+0x1f4>)
 8000954:	f000 fc54 	bl	8001200 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000958:	2304      	movs	r3, #4
 800095a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800095c:	2300      	movs	r3, #0
 800095e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000964:	f107 031c 	add.w	r3, r7, #28
 8000968:	4619      	mov	r1, r3
 800096a:	4825      	ldr	r0, [pc, #148]	@ (8000a00 <MX_GPIO_Init+0x1f8>)
 800096c:	f000 fc48 	bl	8001200 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000970:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000976:	2302      	movs	r3, #2
 8000978:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	2300      	movs	r3, #0
 8000980:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000982:	2305      	movs	r3, #5
 8000984:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000986:	f107 031c 	add.w	r3, r7, #28
 800098a:	4619      	mov	r1, r3
 800098c:	481c      	ldr	r0, [pc, #112]	@ (8000a00 <MX_GPIO_Init+0x1f8>)
 800098e:	f000 fc37 	bl	8001200 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000992:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000996:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000998:	2301      	movs	r3, #1
 800099a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099c:	2300      	movs	r3, #0
 800099e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a0:	2300      	movs	r3, #0
 80009a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009a4:	f107 031c 	add.w	r3, r7, #28
 80009a8:	4619      	mov	r1, r3
 80009aa:	4813      	ldr	r0, [pc, #76]	@ (80009f8 <MX_GPIO_Init+0x1f0>)
 80009ac:	f000 fc28 	bl	8001200 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009b0:	2320      	movs	r3, #32
 80009b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009b4:	2300      	movs	r3, #0
 80009b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b8:	2300      	movs	r3, #0
 80009ba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009bc:	f107 031c 	add.w	r3, r7, #28
 80009c0:	4619      	mov	r1, r3
 80009c2:	480d      	ldr	r0, [pc, #52]	@ (80009f8 <MX_GPIO_Init+0x1f0>)
 80009c4:	f000 fc1c 	bl	8001200 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009c8:	2302      	movs	r3, #2
 80009ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009cc:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d2:	2300      	movs	r3, #0
 80009d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009d6:	f107 031c 	add.w	r3, r7, #28
 80009da:	4619      	mov	r1, r3
 80009dc:	4804      	ldr	r0, [pc, #16]	@ (80009f0 <MX_GPIO_Init+0x1e8>)
 80009de:	f000 fc0f 	bl	8001200 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009e2:	bf00      	nop
 80009e4:	3730      	adds	r7, #48	@ 0x30
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40023800 	.word	0x40023800
 80009f0:	40021000 	.word	0x40021000
 80009f4:	40020800 	.word	0x40020800
 80009f8:	40020c00 	.word	0x40020c00
 80009fc:	40020000 	.word	0x40020000
 8000a00:	40020400 	.word	0x40020400

08000a04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a08:	b672      	cpsid	i
}
 8000a0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a0c:	bf00      	nop
 8000a0e:	e7fd      	b.n	8000a0c <Error_Handler+0x8>

08000a10 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	607b      	str	r3, [r7, #4]
 8000a1a:	4b10      	ldr	r3, [pc, #64]	@ (8000a5c <HAL_MspInit+0x4c>)
 8000a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a1e:	4a0f      	ldr	r2, [pc, #60]	@ (8000a5c <HAL_MspInit+0x4c>)
 8000a20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a24:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a26:	4b0d      	ldr	r3, [pc, #52]	@ (8000a5c <HAL_MspInit+0x4c>)
 8000a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a2e:	607b      	str	r3, [r7, #4]
 8000a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	603b      	str	r3, [r7, #0]
 8000a36:	4b09      	ldr	r3, [pc, #36]	@ (8000a5c <HAL_MspInit+0x4c>)
 8000a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a3a:	4a08      	ldr	r2, [pc, #32]	@ (8000a5c <HAL_MspInit+0x4c>)
 8000a3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a40:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a42:	4b06      	ldr	r3, [pc, #24]	@ (8000a5c <HAL_MspInit+0x4c>)
 8000a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a4a:	603b      	str	r3, [r7, #0]
 8000a4c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a4e:	2007      	movs	r0, #7
 8000a50:	f000 fb94 	bl	800117c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a54:	bf00      	nop
 8000a56:	3708      	adds	r7, #8
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	40023800 	.word	0x40023800

08000a60 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b08a      	sub	sp, #40	@ 0x28
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a68:	f107 0314 	add.w	r3, r7, #20
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
 8000a70:	605a      	str	r2, [r3, #4]
 8000a72:	609a      	str	r2, [r3, #8]
 8000a74:	60da      	str	r2, [r3, #12]
 8000a76:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a19      	ldr	r2, [pc, #100]	@ (8000ae4 <HAL_I2C_MspInit+0x84>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d12c      	bne.n	8000adc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a82:	2300      	movs	r3, #0
 8000a84:	613b      	str	r3, [r7, #16]
 8000a86:	4b18      	ldr	r3, [pc, #96]	@ (8000ae8 <HAL_I2C_MspInit+0x88>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8a:	4a17      	ldr	r2, [pc, #92]	@ (8000ae8 <HAL_I2C_MspInit+0x88>)
 8000a8c:	f043 0302 	orr.w	r3, r3, #2
 8000a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a92:	4b15      	ldr	r3, [pc, #84]	@ (8000ae8 <HAL_I2C_MspInit+0x88>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	f003 0302 	and.w	r3, r3, #2
 8000a9a:	613b      	str	r3, [r7, #16]
 8000a9c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a9e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000aa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000aa4:	2312      	movs	r3, #18
 8000aa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aac:	2300      	movs	r3, #0
 8000aae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ab0:	2304      	movs	r3, #4
 8000ab2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab4:	f107 0314 	add.w	r3, r7, #20
 8000ab8:	4619      	mov	r1, r3
 8000aba:	480c      	ldr	r0, [pc, #48]	@ (8000aec <HAL_I2C_MspInit+0x8c>)
 8000abc:	f000 fba0 	bl	8001200 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	60fb      	str	r3, [r7, #12]
 8000ac4:	4b08      	ldr	r3, [pc, #32]	@ (8000ae8 <HAL_I2C_MspInit+0x88>)
 8000ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac8:	4a07      	ldr	r2, [pc, #28]	@ (8000ae8 <HAL_I2C_MspInit+0x88>)
 8000aca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ace:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ad0:	4b05      	ldr	r3, [pc, #20]	@ (8000ae8 <HAL_I2C_MspInit+0x88>)
 8000ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ad8:	60fb      	str	r3, [r7, #12]
 8000ada:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000adc:	bf00      	nop
 8000ade:	3728      	adds	r7, #40	@ 0x28
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	40005400 	.word	0x40005400
 8000ae8:	40023800 	.word	0x40023800
 8000aec:	40020400 	.word	0x40020400

08000af0 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b08e      	sub	sp, #56	@ 0x38
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	605a      	str	r2, [r3, #4]
 8000b02:	609a      	str	r2, [r3, #8]
 8000b04:	60da      	str	r2, [r3, #12]
 8000b06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b08:	f107 0314 	add.w	r3, r7, #20
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	605a      	str	r2, [r3, #4]
 8000b12:	609a      	str	r2, [r3, #8]
 8000b14:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a31      	ldr	r2, [pc, #196]	@ (8000be0 <HAL_I2S_MspInit+0xf0>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d15a      	bne.n	8000bd6 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000b20:	2301      	movs	r3, #1
 8000b22:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000b24:	23c0      	movs	r3, #192	@ 0xc0
 8000b26:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000b28:	2302      	movs	r3, #2
 8000b2a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b2c:	f107 0314 	add.w	r3, r7, #20
 8000b30:	4618      	mov	r0, r3
 8000b32:	f004 f89d 	bl	8004c70 <HAL_RCCEx_PeriphCLKConfig>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000b3c:	f7ff ff62 	bl	8000a04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b40:	2300      	movs	r3, #0
 8000b42:	613b      	str	r3, [r7, #16]
 8000b44:	4b27      	ldr	r3, [pc, #156]	@ (8000be4 <HAL_I2S_MspInit+0xf4>)
 8000b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b48:	4a26      	ldr	r2, [pc, #152]	@ (8000be4 <HAL_I2S_MspInit+0xf4>)
 8000b4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b50:	4b24      	ldr	r3, [pc, #144]	@ (8000be4 <HAL_I2S_MspInit+0xf4>)
 8000b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b58:	613b      	str	r3, [r7, #16]
 8000b5a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	60fb      	str	r3, [r7, #12]
 8000b60:	4b20      	ldr	r3, [pc, #128]	@ (8000be4 <HAL_I2S_MspInit+0xf4>)
 8000b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b64:	4a1f      	ldr	r2, [pc, #124]	@ (8000be4 <HAL_I2S_MspInit+0xf4>)
 8000b66:	f043 0301 	orr.w	r3, r3, #1
 8000b6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b6c:	4b1d      	ldr	r3, [pc, #116]	@ (8000be4 <HAL_I2S_MspInit+0xf4>)
 8000b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b70:	f003 0301 	and.w	r3, r3, #1
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b78:	2300      	movs	r3, #0
 8000b7a:	60bb      	str	r3, [r7, #8]
 8000b7c:	4b19      	ldr	r3, [pc, #100]	@ (8000be4 <HAL_I2S_MspInit+0xf4>)
 8000b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b80:	4a18      	ldr	r2, [pc, #96]	@ (8000be4 <HAL_I2S_MspInit+0xf4>)
 8000b82:	f043 0304 	orr.w	r3, r3, #4
 8000b86:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b88:	4b16      	ldr	r3, [pc, #88]	@ (8000be4 <HAL_I2S_MspInit+0xf4>)
 8000b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8c:	f003 0304 	and.w	r3, r3, #4
 8000b90:	60bb      	str	r3, [r7, #8]
 8000b92:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000b94:	2310      	movs	r3, #16
 8000b96:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b98:	2302      	movs	r3, #2
 8000b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ba4:	2306      	movs	r3, #6
 8000ba6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000ba8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bac:	4619      	mov	r1, r3
 8000bae:	480e      	ldr	r0, [pc, #56]	@ (8000be8 <HAL_I2S_MspInit+0xf8>)
 8000bb0:	f000 fb26 	bl	8001200 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000bb4:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bc6:	2306      	movs	r3, #6
 8000bc8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4806      	ldr	r0, [pc, #24]	@ (8000bec <HAL_I2S_MspInit+0xfc>)
 8000bd2:	f000 fb15 	bl	8001200 <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000bd6:	bf00      	nop
 8000bd8:	3738      	adds	r7, #56	@ 0x38
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40003c00 	.word	0x40003c00
 8000be4:	40023800 	.word	0x40023800
 8000be8:	40020000 	.word	0x40020000
 8000bec:	40020800 	.word	0x40020800

08000bf0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08a      	sub	sp, #40	@ 0x28
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf8:	f107 0314 	add.w	r3, r7, #20
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	605a      	str	r2, [r3, #4]
 8000c02:	609a      	str	r2, [r3, #8]
 8000c04:	60da      	str	r2, [r3, #12]
 8000c06:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a19      	ldr	r2, [pc, #100]	@ (8000c74 <HAL_SPI_MspInit+0x84>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d12b      	bne.n	8000c6a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	613b      	str	r3, [r7, #16]
 8000c16:	4b18      	ldr	r3, [pc, #96]	@ (8000c78 <HAL_SPI_MspInit+0x88>)
 8000c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c1a:	4a17      	ldr	r2, [pc, #92]	@ (8000c78 <HAL_SPI_MspInit+0x88>)
 8000c1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c20:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c22:	4b15      	ldr	r3, [pc, #84]	@ (8000c78 <HAL_SPI_MspInit+0x88>)
 8000c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c2a:	613b      	str	r3, [r7, #16]
 8000c2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	60fb      	str	r3, [r7, #12]
 8000c32:	4b11      	ldr	r3, [pc, #68]	@ (8000c78 <HAL_SPI_MspInit+0x88>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c36:	4a10      	ldr	r2, [pc, #64]	@ (8000c78 <HAL_SPI_MspInit+0x88>)
 8000c38:	f043 0301 	orr.w	r3, r3, #1
 8000c3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c78 <HAL_SPI_MspInit+0x88>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	f003 0301 	and.w	r3, r3, #1
 8000c46:	60fb      	str	r3, [r7, #12]
 8000c48:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c4a:	23e0      	movs	r3, #224	@ 0xe0
 8000c4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c56:	2300      	movs	r3, #0
 8000c58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c5a:	2305      	movs	r3, #5
 8000c5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c5e:	f107 0314 	add.w	r3, r7, #20
 8000c62:	4619      	mov	r1, r3
 8000c64:	4805      	ldr	r0, [pc, #20]	@ (8000c7c <HAL_SPI_MspInit+0x8c>)
 8000c66:	f000 facb 	bl	8001200 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000c6a:	bf00      	nop
 8000c6c:	3728      	adds	r7, #40	@ 0x28
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40013000 	.word	0x40013000
 8000c78:	40023800 	.word	0x40023800
 8000c7c:	40020000 	.word	0x40020000

08000c80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a0e      	ldr	r2, [pc, #56]	@ (8000cc8 <HAL_TIM_Base_MspInit+0x48>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d115      	bne.n	8000cbe <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c92:	2300      	movs	r3, #0
 8000c94:	60fb      	str	r3, [r7, #12]
 8000c96:	4b0d      	ldr	r3, [pc, #52]	@ (8000ccc <HAL_TIM_Base_MspInit+0x4c>)
 8000c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c9a:	4a0c      	ldr	r2, [pc, #48]	@ (8000ccc <HAL_TIM_Base_MspInit+0x4c>)
 8000c9c:	f043 0302 	orr.w	r3, r3, #2
 8000ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8000ccc <HAL_TIM_Base_MspInit+0x4c>)
 8000ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca6:	f003 0302 	and.w	r3, r3, #2
 8000caa:	60fb      	str	r3, [r7, #12]
 8000cac:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	201d      	movs	r0, #29
 8000cb4:	f000 fa6d 	bl	8001192 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000cb8:	201d      	movs	r0, #29
 8000cba:	f000 fa86 	bl	80011ca <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000cbe:	bf00      	nop
 8000cc0:	3710      	adds	r7, #16
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	40000400 	.word	0x40000400
 8000ccc:	40023800 	.word	0x40023800

08000cd0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b088      	sub	sp, #32
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd8:	f107 030c 	add.w	r3, r7, #12
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
 8000ce6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a12      	ldr	r2, [pc, #72]	@ (8000d38 <HAL_TIM_MspPostInit+0x68>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d11d      	bne.n	8000d2e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	60bb      	str	r3, [r7, #8]
 8000cf6:	4b11      	ldr	r3, [pc, #68]	@ (8000d3c <HAL_TIM_MspPostInit+0x6c>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfa:	4a10      	ldr	r2, [pc, #64]	@ (8000d3c <HAL_TIM_MspPostInit+0x6c>)
 8000cfc:	f043 0302 	orr.w	r3, r3, #2
 8000d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d02:	4b0e      	ldr	r3, [pc, #56]	@ (8000d3c <HAL_TIM_MspPostInit+0x6c>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	60bb      	str	r3, [r7, #8]
 8000d0c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d0e:	2320      	movs	r3, #32
 8000d10:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d12:	2302      	movs	r3, #2
 8000d14:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000d1e:	2302      	movs	r3, #2
 8000d20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d22:	f107 030c 	add.w	r3, r7, #12
 8000d26:	4619      	mov	r1, r3
 8000d28:	4805      	ldr	r0, [pc, #20]	@ (8000d40 <HAL_TIM_MspPostInit+0x70>)
 8000d2a:	f000 fa69 	bl	8001200 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000d2e:	bf00      	nop
 8000d30:	3720      	adds	r7, #32
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40000400 	.word	0x40000400
 8000d3c:	40023800 	.word	0x40023800
 8000d40:	40020400 	.word	0x40020400

08000d44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d48:	bf00      	nop
 8000d4a:	e7fd      	b.n	8000d48 <NMI_Handler+0x4>

08000d4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d50:	bf00      	nop
 8000d52:	e7fd      	b.n	8000d50 <HardFault_Handler+0x4>

08000d54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d58:	bf00      	nop
 8000d5a:	e7fd      	b.n	8000d58 <MemManage_Handler+0x4>

08000d5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d60:	bf00      	nop
 8000d62:	e7fd      	b.n	8000d60 <BusFault_Handler+0x4>

08000d64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d68:	bf00      	nop
 8000d6a:	e7fd      	b.n	8000d68 <UsageFault_Handler+0x4>

08000d6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr

08000d7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr

08000d88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr

08000d96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d9a:	f000 f8db 	bl	8000f54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d9e:	bf00      	nop
 8000da0:	bd80      	pop	{r7, pc}
	...

08000da4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000da8:	4802      	ldr	r0, [pc, #8]	@ (8000db4 <TIM3_IRQHandler+0x10>)
 8000daa:	f004 fa9d 	bl	80052e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	2000018c 	.word	0x2000018c

08000db8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000dbc:	4802      	ldr	r0, [pc, #8]	@ (8000dc8 <OTG_FS_IRQHandler+0x10>)
 8000dbe:	f000 feb5 	bl	8001b2c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	200005b8 	.word	0x200005b8

08000dcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b086      	sub	sp, #24
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dd4:	4a14      	ldr	r2, [pc, #80]	@ (8000e28 <_sbrk+0x5c>)
 8000dd6:	4b15      	ldr	r3, [pc, #84]	@ (8000e2c <_sbrk+0x60>)
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000de0:	4b13      	ldr	r3, [pc, #76]	@ (8000e30 <_sbrk+0x64>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d102      	bne.n	8000dee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000de8:	4b11      	ldr	r3, [pc, #68]	@ (8000e30 <_sbrk+0x64>)
 8000dea:	4a12      	ldr	r2, [pc, #72]	@ (8000e34 <_sbrk+0x68>)
 8000dec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dee:	4b10      	ldr	r3, [pc, #64]	@ (8000e30 <_sbrk+0x64>)
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	4413      	add	r3, r2
 8000df6:	693a      	ldr	r2, [r7, #16]
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d207      	bcs.n	8000e0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dfc:	f008 fe9a 	bl	8009b34 <__errno>
 8000e00:	4603      	mov	r3, r0
 8000e02:	220c      	movs	r2, #12
 8000e04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e06:	f04f 33ff 	mov.w	r3, #4294967295
 8000e0a:	e009      	b.n	8000e20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e0c:	4b08      	ldr	r3, [pc, #32]	@ (8000e30 <_sbrk+0x64>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e12:	4b07      	ldr	r3, [pc, #28]	@ (8000e30 <_sbrk+0x64>)
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4413      	add	r3, r2
 8000e1a:	4a05      	ldr	r2, [pc, #20]	@ (8000e30 <_sbrk+0x64>)
 8000e1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3718      	adds	r7, #24
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	20020000 	.word	0x20020000
 8000e2c:	00000400 	.word	0x00000400
 8000e30:	200001d4 	.word	0x200001d4
 8000e34:	20000ae0 	.word	0x20000ae0

08000e38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e3c:	4b06      	ldr	r3, [pc, #24]	@ (8000e58 <SystemInit+0x20>)
 8000e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e42:	4a05      	ldr	r2, [pc, #20]	@ (8000e58 <SystemInit+0x20>)
 8000e44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e4c:	bf00      	nop
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e94 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e60:	f7ff ffea 	bl	8000e38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e64:	480c      	ldr	r0, [pc, #48]	@ (8000e98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e66:	490d      	ldr	r1, [pc, #52]	@ (8000e9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e68:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e6c:	e002      	b.n	8000e74 <LoopCopyDataInit>

08000e6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e72:	3304      	adds	r3, #4

08000e74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e78:	d3f9      	bcc.n	8000e6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e7c:	4c0a      	ldr	r4, [pc, #40]	@ (8000ea8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e80:	e001      	b.n	8000e86 <LoopFillZerobss>

08000e82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e84:	3204      	adds	r2, #4

08000e86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e88:	d3fb      	bcc.n	8000e82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e8a:	f008 fe59 	bl	8009b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e8e:	f7ff fb13 	bl	80004b8 <main>
  bx  lr    
 8000e92:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e9c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000ea0:	08009c64 	.word	0x08009c64
  ldr r2, =_sbss
 8000ea4:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000ea8:	20000ae0 	.word	0x20000ae0

08000eac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000eac:	e7fe      	b.n	8000eac <ADC_IRQHandler>
	...

08000eb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef0 <HAL_Init+0x40>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ef0 <HAL_Init+0x40>)
 8000eba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ebe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef0 <HAL_Init+0x40>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef0 <HAL_Init+0x40>)
 8000ec6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000eca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ecc:	4b08      	ldr	r3, [pc, #32]	@ (8000ef0 <HAL_Init+0x40>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a07      	ldr	r2, [pc, #28]	@ (8000ef0 <HAL_Init+0x40>)
 8000ed2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ed6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ed8:	2003      	movs	r0, #3
 8000eda:	f000 f94f 	bl	800117c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ede:	2000      	movs	r0, #0
 8000ee0:	f000 f808 	bl	8000ef4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ee4:	f7ff fd94 	bl	8000a10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ee8:	2300      	movs	r3, #0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40023c00 	.word	0x40023c00

08000ef4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000efc:	4b12      	ldr	r3, [pc, #72]	@ (8000f48 <HAL_InitTick+0x54>)
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	4b12      	ldr	r3, [pc, #72]	@ (8000f4c <HAL_InitTick+0x58>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	4619      	mov	r1, r3
 8000f06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f12:	4618      	mov	r0, r3
 8000f14:	f000 f967 	bl	80011e6 <HAL_SYSTICK_Config>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e00e      	b.n	8000f40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2b0f      	cmp	r3, #15
 8000f26:	d80a      	bhi.n	8000f3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	6879      	ldr	r1, [r7, #4]
 8000f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f30:	f000 f92f 	bl	8001192 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f34:	4a06      	ldr	r2, [pc, #24]	@ (8000f50 <HAL_InitTick+0x5c>)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	e000      	b.n	8000f40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	20000000 	.word	0x20000000
 8000f4c:	20000008 	.word	0x20000008
 8000f50:	20000004 	.word	0x20000004

08000f54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f58:	4b06      	ldr	r3, [pc, #24]	@ (8000f74 <HAL_IncTick+0x20>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <HAL_IncTick+0x24>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4413      	add	r3, r2
 8000f64:	4a04      	ldr	r2, [pc, #16]	@ (8000f78 <HAL_IncTick+0x24>)
 8000f66:	6013      	str	r3, [r2, #0]
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	20000008 	.word	0x20000008
 8000f78:	200001d8 	.word	0x200001d8

08000f7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f80:	4b03      	ldr	r3, [pc, #12]	@ (8000f90 <HAL_GetTick+0x14>)
 8000f82:	681b      	ldr	r3, [r3, #0]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	200001d8 	.word	0x200001d8

08000f94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f9c:	f7ff ffee 	bl	8000f7c <HAL_GetTick>
 8000fa0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fac:	d005      	beq.n	8000fba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fae:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd8 <HAL_Delay+0x44>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fba:	bf00      	nop
 8000fbc:	f7ff ffde 	bl	8000f7c <HAL_GetTick>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	68fa      	ldr	r2, [r7, #12]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d8f7      	bhi.n	8000fbc <HAL_Delay+0x28>
  {
  }
}
 8000fcc:	bf00      	nop
 8000fce:	bf00      	nop
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000008 	.word	0x20000008

08000fdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f003 0307 	and.w	r3, r3, #7
 8000fea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fec:	4b0c      	ldr	r3, [pc, #48]	@ (8001020 <__NVIC_SetPriorityGrouping+0x44>)
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ff2:	68ba      	ldr	r2, [r7, #8]
 8000ff4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001004:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001008:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800100c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800100e:	4a04      	ldr	r2, [pc, #16]	@ (8001020 <__NVIC_SetPriorityGrouping+0x44>)
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	60d3      	str	r3, [r2, #12]
}
 8001014:	bf00      	nop
 8001016:	3714      	adds	r7, #20
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001028:	4b04      	ldr	r3, [pc, #16]	@ (800103c <__NVIC_GetPriorityGrouping+0x18>)
 800102a:	68db      	ldr	r3, [r3, #12]
 800102c:	0a1b      	lsrs	r3, r3, #8
 800102e:	f003 0307 	and.w	r3, r3, #7
}
 8001032:	4618      	mov	r0, r3
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	e000ed00 	.word	0xe000ed00

08001040 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800104a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104e:	2b00      	cmp	r3, #0
 8001050:	db0b      	blt.n	800106a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	f003 021f 	and.w	r2, r3, #31
 8001058:	4907      	ldr	r1, [pc, #28]	@ (8001078 <__NVIC_EnableIRQ+0x38>)
 800105a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105e:	095b      	lsrs	r3, r3, #5
 8001060:	2001      	movs	r0, #1
 8001062:	fa00 f202 	lsl.w	r2, r0, r2
 8001066:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800106a:	bf00      	nop
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	e000e100 	.word	0xe000e100

0800107c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	6039      	str	r1, [r7, #0]
 8001086:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108c:	2b00      	cmp	r3, #0
 800108e:	db0a      	blt.n	80010a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	b2da      	uxtb	r2, r3
 8001094:	490c      	ldr	r1, [pc, #48]	@ (80010c8 <__NVIC_SetPriority+0x4c>)
 8001096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109a:	0112      	lsls	r2, r2, #4
 800109c:	b2d2      	uxtb	r2, r2
 800109e:	440b      	add	r3, r1
 80010a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010a4:	e00a      	b.n	80010bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	b2da      	uxtb	r2, r3
 80010aa:	4908      	ldr	r1, [pc, #32]	@ (80010cc <__NVIC_SetPriority+0x50>)
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	f003 030f 	and.w	r3, r3, #15
 80010b2:	3b04      	subs	r3, #4
 80010b4:	0112      	lsls	r2, r2, #4
 80010b6:	b2d2      	uxtb	r2, r2
 80010b8:	440b      	add	r3, r1
 80010ba:	761a      	strb	r2, [r3, #24]
}
 80010bc:	bf00      	nop
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr
 80010c8:	e000e100 	.word	0xe000e100
 80010cc:	e000ed00 	.word	0xe000ed00

080010d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b089      	sub	sp, #36	@ 0x24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	60b9      	str	r1, [r7, #8]
 80010da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	f003 0307 	and.w	r3, r3, #7
 80010e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	f1c3 0307 	rsb	r3, r3, #7
 80010ea:	2b04      	cmp	r3, #4
 80010ec:	bf28      	it	cs
 80010ee:	2304      	movcs	r3, #4
 80010f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	3304      	adds	r3, #4
 80010f6:	2b06      	cmp	r3, #6
 80010f8:	d902      	bls.n	8001100 <NVIC_EncodePriority+0x30>
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	3b03      	subs	r3, #3
 80010fe:	e000      	b.n	8001102 <NVIC_EncodePriority+0x32>
 8001100:	2300      	movs	r3, #0
 8001102:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001104:	f04f 32ff 	mov.w	r2, #4294967295
 8001108:	69bb      	ldr	r3, [r7, #24]
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	43da      	mvns	r2, r3
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	401a      	ands	r2, r3
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001118:	f04f 31ff 	mov.w	r1, #4294967295
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	fa01 f303 	lsl.w	r3, r1, r3
 8001122:	43d9      	mvns	r1, r3
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001128:	4313      	orrs	r3, r2
         );
}
 800112a:	4618      	mov	r0, r3
 800112c:	3724      	adds	r7, #36	@ 0x24
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
	...

08001138 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	3b01      	subs	r3, #1
 8001144:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001148:	d301      	bcc.n	800114e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800114a:	2301      	movs	r3, #1
 800114c:	e00f      	b.n	800116e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800114e:	4a0a      	ldr	r2, [pc, #40]	@ (8001178 <SysTick_Config+0x40>)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3b01      	subs	r3, #1
 8001154:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001156:	210f      	movs	r1, #15
 8001158:	f04f 30ff 	mov.w	r0, #4294967295
 800115c:	f7ff ff8e 	bl	800107c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001160:	4b05      	ldr	r3, [pc, #20]	@ (8001178 <SysTick_Config+0x40>)
 8001162:	2200      	movs	r2, #0
 8001164:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001166:	4b04      	ldr	r3, [pc, #16]	@ (8001178 <SysTick_Config+0x40>)
 8001168:	2207      	movs	r2, #7
 800116a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	e000e010 	.word	0xe000e010

0800117c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff ff29 	bl	8000fdc <__NVIC_SetPriorityGrouping>
}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001192:	b580      	push	{r7, lr}
 8001194:	b086      	sub	sp, #24
 8001196:	af00      	add	r7, sp, #0
 8001198:	4603      	mov	r3, r0
 800119a:	60b9      	str	r1, [r7, #8]
 800119c:	607a      	str	r2, [r7, #4]
 800119e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011a4:	f7ff ff3e 	bl	8001024 <__NVIC_GetPriorityGrouping>
 80011a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	68b9      	ldr	r1, [r7, #8]
 80011ae:	6978      	ldr	r0, [r7, #20]
 80011b0:	f7ff ff8e 	bl	80010d0 <NVIC_EncodePriority>
 80011b4:	4602      	mov	r2, r0
 80011b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ba:	4611      	mov	r1, r2
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff5d 	bl	800107c <__NVIC_SetPriority>
}
 80011c2:	bf00      	nop
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b082      	sub	sp, #8
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	4603      	mov	r3, r0
 80011d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff ff31 	bl	8001040 <__NVIC_EnableIRQ>
}
 80011de:	bf00      	nop
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011e6:	b580      	push	{r7, lr}
 80011e8:	b082      	sub	sp, #8
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f7ff ffa2 	bl	8001138 <SysTick_Config>
 80011f4:	4603      	mov	r3, r0
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
	...

08001200 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001200:	b480      	push	{r7}
 8001202:	b089      	sub	sp, #36	@ 0x24
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800120a:	2300      	movs	r3, #0
 800120c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800120e:	2300      	movs	r3, #0
 8001210:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001212:	2300      	movs	r3, #0
 8001214:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001216:	2300      	movs	r3, #0
 8001218:	61fb      	str	r3, [r7, #28]
 800121a:	e16b      	b.n	80014f4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800121c:	2201      	movs	r2, #1
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	fa02 f303 	lsl.w	r3, r2, r3
 8001224:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	697a      	ldr	r2, [r7, #20]
 800122c:	4013      	ands	r3, r2
 800122e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001230:	693a      	ldr	r2, [r7, #16]
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	429a      	cmp	r2, r3
 8001236:	f040 815a 	bne.w	80014ee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	f003 0303 	and.w	r3, r3, #3
 8001242:	2b01      	cmp	r3, #1
 8001244:	d005      	beq.n	8001252 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800124e:	2b02      	cmp	r3, #2
 8001250:	d130      	bne.n	80012b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001258:	69fb      	ldr	r3, [r7, #28]
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	2203      	movs	r2, #3
 800125e:	fa02 f303 	lsl.w	r3, r2, r3
 8001262:	43db      	mvns	r3, r3
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	4013      	ands	r3, r2
 8001268:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	68da      	ldr	r2, [r3, #12]
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	4313      	orrs	r3, r2
 800127a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	69ba      	ldr	r2, [r7, #24]
 8001280:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001288:	2201      	movs	r2, #1
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	43db      	mvns	r3, r3
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4013      	ands	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	091b      	lsrs	r3, r3, #4
 800129e:	f003 0201 	and.w	r2, r3, #1
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	fa02 f303 	lsl.w	r3, r2, r3
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f003 0303 	and.w	r3, r3, #3
 80012bc:	2b03      	cmp	r3, #3
 80012be:	d017      	beq.n	80012f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	68db      	ldr	r3, [r3, #12]
 80012c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	2203      	movs	r2, #3
 80012cc:	fa02 f303 	lsl.w	r3, r2, r3
 80012d0:	43db      	mvns	r3, r3
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	4013      	ands	r3, r2
 80012d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	689a      	ldr	r2, [r3, #8]
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	005b      	lsls	r3, r3, #1
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	4313      	orrs	r3, r2
 80012e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	69ba      	ldr	r2, [r7, #24]
 80012ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f003 0303 	and.w	r3, r3, #3
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	d123      	bne.n	8001344 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	08da      	lsrs	r2, r3, #3
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3208      	adds	r2, #8
 8001304:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001308:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	f003 0307 	and.w	r3, r3, #7
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	220f      	movs	r2, #15
 8001314:	fa02 f303 	lsl.w	r3, r2, r3
 8001318:	43db      	mvns	r3, r3
 800131a:	69ba      	ldr	r2, [r7, #24]
 800131c:	4013      	ands	r3, r2
 800131e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	691a      	ldr	r2, [r3, #16]
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	f003 0307 	and.w	r3, r3, #7
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	fa02 f303 	lsl.w	r3, r2, r3
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	4313      	orrs	r3, r2
 8001334:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	08da      	lsrs	r2, r3, #3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	3208      	adds	r2, #8
 800133e:	69b9      	ldr	r1, [r7, #24]
 8001340:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	005b      	lsls	r3, r3, #1
 800134e:	2203      	movs	r2, #3
 8001350:	fa02 f303 	lsl.w	r3, r2, r3
 8001354:	43db      	mvns	r3, r3
 8001356:	69ba      	ldr	r2, [r7, #24]
 8001358:	4013      	ands	r3, r2
 800135a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f003 0203 	and.w	r2, r3, #3
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	fa02 f303 	lsl.w	r3, r2, r3
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	4313      	orrs	r3, r2
 8001370:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	69ba      	ldr	r2, [r7, #24]
 8001376:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001380:	2b00      	cmp	r3, #0
 8001382:	f000 80b4 	beq.w	80014ee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	60fb      	str	r3, [r7, #12]
 800138a:	4b60      	ldr	r3, [pc, #384]	@ (800150c <HAL_GPIO_Init+0x30c>)
 800138c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800138e:	4a5f      	ldr	r2, [pc, #380]	@ (800150c <HAL_GPIO_Init+0x30c>)
 8001390:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001394:	6453      	str	r3, [r2, #68]	@ 0x44
 8001396:	4b5d      	ldr	r3, [pc, #372]	@ (800150c <HAL_GPIO_Init+0x30c>)
 8001398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800139a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013a2:	4a5b      	ldr	r2, [pc, #364]	@ (8001510 <HAL_GPIO_Init+0x310>)
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	089b      	lsrs	r3, r3, #2
 80013a8:	3302      	adds	r3, #2
 80013aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	f003 0303 	and.w	r3, r3, #3
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	220f      	movs	r2, #15
 80013ba:	fa02 f303 	lsl.w	r3, r2, r3
 80013be:	43db      	mvns	r3, r3
 80013c0:	69ba      	ldr	r2, [r7, #24]
 80013c2:	4013      	ands	r3, r2
 80013c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a52      	ldr	r2, [pc, #328]	@ (8001514 <HAL_GPIO_Init+0x314>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d02b      	beq.n	8001426 <HAL_GPIO_Init+0x226>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4a51      	ldr	r2, [pc, #324]	@ (8001518 <HAL_GPIO_Init+0x318>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d025      	beq.n	8001422 <HAL_GPIO_Init+0x222>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4a50      	ldr	r2, [pc, #320]	@ (800151c <HAL_GPIO_Init+0x31c>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d01f      	beq.n	800141e <HAL_GPIO_Init+0x21e>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4a4f      	ldr	r2, [pc, #316]	@ (8001520 <HAL_GPIO_Init+0x320>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d019      	beq.n	800141a <HAL_GPIO_Init+0x21a>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4a4e      	ldr	r2, [pc, #312]	@ (8001524 <HAL_GPIO_Init+0x324>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d013      	beq.n	8001416 <HAL_GPIO_Init+0x216>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4a4d      	ldr	r2, [pc, #308]	@ (8001528 <HAL_GPIO_Init+0x328>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d00d      	beq.n	8001412 <HAL_GPIO_Init+0x212>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4a4c      	ldr	r2, [pc, #304]	@ (800152c <HAL_GPIO_Init+0x32c>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d007      	beq.n	800140e <HAL_GPIO_Init+0x20e>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	4a4b      	ldr	r2, [pc, #300]	@ (8001530 <HAL_GPIO_Init+0x330>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d101      	bne.n	800140a <HAL_GPIO_Init+0x20a>
 8001406:	2307      	movs	r3, #7
 8001408:	e00e      	b.n	8001428 <HAL_GPIO_Init+0x228>
 800140a:	2308      	movs	r3, #8
 800140c:	e00c      	b.n	8001428 <HAL_GPIO_Init+0x228>
 800140e:	2306      	movs	r3, #6
 8001410:	e00a      	b.n	8001428 <HAL_GPIO_Init+0x228>
 8001412:	2305      	movs	r3, #5
 8001414:	e008      	b.n	8001428 <HAL_GPIO_Init+0x228>
 8001416:	2304      	movs	r3, #4
 8001418:	e006      	b.n	8001428 <HAL_GPIO_Init+0x228>
 800141a:	2303      	movs	r3, #3
 800141c:	e004      	b.n	8001428 <HAL_GPIO_Init+0x228>
 800141e:	2302      	movs	r3, #2
 8001420:	e002      	b.n	8001428 <HAL_GPIO_Init+0x228>
 8001422:	2301      	movs	r3, #1
 8001424:	e000      	b.n	8001428 <HAL_GPIO_Init+0x228>
 8001426:	2300      	movs	r3, #0
 8001428:	69fa      	ldr	r2, [r7, #28]
 800142a:	f002 0203 	and.w	r2, r2, #3
 800142e:	0092      	lsls	r2, r2, #2
 8001430:	4093      	lsls	r3, r2
 8001432:	69ba      	ldr	r2, [r7, #24]
 8001434:	4313      	orrs	r3, r2
 8001436:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001438:	4935      	ldr	r1, [pc, #212]	@ (8001510 <HAL_GPIO_Init+0x310>)
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	089b      	lsrs	r3, r3, #2
 800143e:	3302      	adds	r3, #2
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001446:	4b3b      	ldr	r3, [pc, #236]	@ (8001534 <HAL_GPIO_Init+0x334>)
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	43db      	mvns	r3, r3
 8001450:	69ba      	ldr	r2, [r7, #24]
 8001452:	4013      	ands	r3, r2
 8001454:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d003      	beq.n	800146a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001462:	69ba      	ldr	r2, [r7, #24]
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	4313      	orrs	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800146a:	4a32      	ldr	r2, [pc, #200]	@ (8001534 <HAL_GPIO_Init+0x334>)
 800146c:	69bb      	ldr	r3, [r7, #24]
 800146e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001470:	4b30      	ldr	r3, [pc, #192]	@ (8001534 <HAL_GPIO_Init+0x334>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	43db      	mvns	r3, r3
 800147a:	69ba      	ldr	r2, [r7, #24]
 800147c:	4013      	ands	r3, r2
 800147e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001488:	2b00      	cmp	r3, #0
 800148a:	d003      	beq.n	8001494 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800148c:	69ba      	ldr	r2, [r7, #24]
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	4313      	orrs	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001494:	4a27      	ldr	r2, [pc, #156]	@ (8001534 <HAL_GPIO_Init+0x334>)
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800149a:	4b26      	ldr	r3, [pc, #152]	@ (8001534 <HAL_GPIO_Init+0x334>)
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	43db      	mvns	r3, r3
 80014a4:	69ba      	ldr	r2, [r7, #24]
 80014a6:	4013      	ands	r3, r2
 80014a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d003      	beq.n	80014be <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80014b6:	69ba      	ldr	r2, [r7, #24]
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014be:	4a1d      	ldr	r2, [pc, #116]	@ (8001534 <HAL_GPIO_Init+0x334>)
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001534 <HAL_GPIO_Init+0x334>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	43db      	mvns	r3, r3
 80014ce:	69ba      	ldr	r2, [r7, #24]
 80014d0:	4013      	ands	r3, r2
 80014d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d003      	beq.n	80014e8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80014e0:	69ba      	ldr	r2, [r7, #24]
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	4313      	orrs	r3, r2
 80014e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014e8:	4a12      	ldr	r2, [pc, #72]	@ (8001534 <HAL_GPIO_Init+0x334>)
 80014ea:	69bb      	ldr	r3, [r7, #24]
 80014ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	3301      	adds	r3, #1
 80014f2:	61fb      	str	r3, [r7, #28]
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	2b0f      	cmp	r3, #15
 80014f8:	f67f ae90 	bls.w	800121c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014fc:	bf00      	nop
 80014fe:	bf00      	nop
 8001500:	3724      	adds	r7, #36	@ 0x24
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	40023800 	.word	0x40023800
 8001510:	40013800 	.word	0x40013800
 8001514:	40020000 	.word	0x40020000
 8001518:	40020400 	.word	0x40020400
 800151c:	40020800 	.word	0x40020800
 8001520:	40020c00 	.word	0x40020c00
 8001524:	40021000 	.word	0x40021000
 8001528:	40021400 	.word	0x40021400
 800152c:	40021800 	.word	0x40021800
 8001530:	40021c00 	.word	0x40021c00
 8001534:	40013c00 	.word	0x40013c00

08001538 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	460b      	mov	r3, r1
 8001542:	807b      	strh	r3, [r7, #2]
 8001544:	4613      	mov	r3, r2
 8001546:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001548:	787b      	ldrb	r3, [r7, #1]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d003      	beq.n	8001556 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800154e:	887a      	ldrh	r2, [r7, #2]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001554:	e003      	b.n	800155e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001556:	887b      	ldrh	r3, [r7, #2]
 8001558:	041a      	lsls	r2, r3, #16
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	619a      	str	r2, [r3, #24]
}
 800155e:	bf00      	nop
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800156a:	b580      	push	{r7, lr}
 800156c:	b086      	sub	sp, #24
 800156e:	af02      	add	r7, sp, #8
 8001570:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d101      	bne.n	800157c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001578:	2301      	movs	r3, #1
 800157a:	e059      	b.n	8001630 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8001588:	b2db      	uxtb	r3, r3
 800158a:	2b00      	cmp	r3, #0
 800158c:	d106      	bne.n	800159c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f007 ff4a 	bl	8009430 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2203      	movs	r2, #3
 80015a0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80015aa:	d102      	bne.n	80015b2 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2200      	movs	r2, #0
 80015b0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f004 fd63 	bl	8006082 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	7c1a      	ldrb	r2, [r3, #16]
 80015c4:	f88d 2000 	strb.w	r2, [sp]
 80015c8:	3304      	adds	r3, #4
 80015ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015cc:	f004 fce4 	bl	8005f98 <USB_CoreInit>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d005      	beq.n	80015e2 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2202      	movs	r2, #2
 80015da:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e026      	b.n	8001630 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2101      	movs	r1, #1
 80015e8:	4618      	mov	r0, r3
 80015ea:	f004 fd5b 	bl	80060a4 <USB_SetCurrentMode>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d005      	beq.n	8001600 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2202      	movs	r2, #2
 80015f8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e017      	b.n	8001630 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6818      	ldr	r0, [r3, #0]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	7c1a      	ldrb	r2, [r3, #16]
 8001608:	f88d 2000 	strb.w	r2, [sp]
 800160c:	3304      	adds	r3, #4
 800160e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001610:	f004 fefe 	bl	8006410 <USB_HostInit>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d005      	beq.n	8001626 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2202      	movs	r2, #2
 800161e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e004      	b.n	8001630 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2201      	movs	r2, #1
 800162a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800162e:	2300      	movs	r3, #0
}
 8001630:	4618      	mov	r0, r3
 8001632:	3710      	adds	r7, #16
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001638:	b590      	push	{r4, r7, lr}
 800163a:	b08b      	sub	sp, #44	@ 0x2c
 800163c:	af04      	add	r7, sp, #16
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	4608      	mov	r0, r1
 8001642:	4611      	mov	r1, r2
 8001644:	461a      	mov	r2, r3
 8001646:	4603      	mov	r3, r0
 8001648:	70fb      	strb	r3, [r7, #3]
 800164a:	460b      	mov	r3, r1
 800164c:	70bb      	strb	r3, [r7, #2]
 800164e:	4613      	mov	r3, r2
 8001650:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001652:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001654:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800165c:	2b01      	cmp	r3, #1
 800165e:	d101      	bne.n	8001664 <HAL_HCD_HC_Init+0x2c>
 8001660:	2302      	movs	r3, #2
 8001662:	e09d      	b.n	80017a0 <HAL_HCD_HC_Init+0x168>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2201      	movs	r2, #1
 8001668:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800166c:	78fa      	ldrb	r2, [r7, #3]
 800166e:	6879      	ldr	r1, [r7, #4]
 8001670:	4613      	mov	r3, r2
 8001672:	011b      	lsls	r3, r3, #4
 8001674:	1a9b      	subs	r3, r3, r2
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	440b      	add	r3, r1
 800167a:	3319      	adds	r3, #25
 800167c:	2200      	movs	r2, #0
 800167e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001680:	78fa      	ldrb	r2, [r7, #3]
 8001682:	6879      	ldr	r1, [r7, #4]
 8001684:	4613      	mov	r3, r2
 8001686:	011b      	lsls	r3, r3, #4
 8001688:	1a9b      	subs	r3, r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	440b      	add	r3, r1
 800168e:	3314      	adds	r3, #20
 8001690:	787a      	ldrb	r2, [r7, #1]
 8001692:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001694:	78fa      	ldrb	r2, [r7, #3]
 8001696:	6879      	ldr	r1, [r7, #4]
 8001698:	4613      	mov	r3, r2
 800169a:	011b      	lsls	r3, r3, #4
 800169c:	1a9b      	subs	r3, r3, r2
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	440b      	add	r3, r1
 80016a2:	3315      	adds	r3, #21
 80016a4:	78fa      	ldrb	r2, [r7, #3]
 80016a6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80016a8:	78fa      	ldrb	r2, [r7, #3]
 80016aa:	6879      	ldr	r1, [r7, #4]
 80016ac:	4613      	mov	r3, r2
 80016ae:	011b      	lsls	r3, r3, #4
 80016b0:	1a9b      	subs	r3, r3, r2
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	440b      	add	r3, r1
 80016b6:	3326      	adds	r3, #38	@ 0x26
 80016b8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80016bc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80016be:	78fa      	ldrb	r2, [r7, #3]
 80016c0:	78bb      	ldrb	r3, [r7, #2]
 80016c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80016c6:	b2d8      	uxtb	r0, r3
 80016c8:	6879      	ldr	r1, [r7, #4]
 80016ca:	4613      	mov	r3, r2
 80016cc:	011b      	lsls	r3, r3, #4
 80016ce:	1a9b      	subs	r3, r3, r2
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	440b      	add	r3, r1
 80016d4:	3316      	adds	r3, #22
 80016d6:	4602      	mov	r2, r0
 80016d8:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80016da:	78fb      	ldrb	r3, [r7, #3]
 80016dc:	4619      	mov	r1, r3
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f000 fbc8 	bl	8001e74 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80016e4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	da0a      	bge.n	8001702 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80016ec:	78fa      	ldrb	r2, [r7, #3]
 80016ee:	6879      	ldr	r1, [r7, #4]
 80016f0:	4613      	mov	r3, r2
 80016f2:	011b      	lsls	r3, r3, #4
 80016f4:	1a9b      	subs	r3, r3, r2
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	440b      	add	r3, r1
 80016fa:	3317      	adds	r3, #23
 80016fc:	2201      	movs	r2, #1
 80016fe:	701a      	strb	r2, [r3, #0]
 8001700:	e009      	b.n	8001716 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001702:	78fa      	ldrb	r2, [r7, #3]
 8001704:	6879      	ldr	r1, [r7, #4]
 8001706:	4613      	mov	r3, r2
 8001708:	011b      	lsls	r3, r3, #4
 800170a:	1a9b      	subs	r3, r3, r2
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	440b      	add	r3, r1
 8001710:	3317      	adds	r3, #23
 8001712:	2200      	movs	r2, #0
 8001714:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4618      	mov	r0, r3
 800171c:	f004 ffdc 	bl	80066d8 <USB_GetHostSpeed>
 8001720:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8001722:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001726:	2b01      	cmp	r3, #1
 8001728:	d10b      	bne.n	8001742 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800172a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800172e:	2b01      	cmp	r3, #1
 8001730:	d107      	bne.n	8001742 <HAL_HCD_HC_Init+0x10a>
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d104      	bne.n	8001742 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	2bbc      	cmp	r3, #188	@ 0xbc
 800173c:	d901      	bls.n	8001742 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800173e:	23bc      	movs	r3, #188	@ 0xbc
 8001740:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001742:	78fa      	ldrb	r2, [r7, #3]
 8001744:	6879      	ldr	r1, [r7, #4]
 8001746:	4613      	mov	r3, r2
 8001748:	011b      	lsls	r3, r3, #4
 800174a:	1a9b      	subs	r3, r3, r2
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	440b      	add	r3, r1
 8001750:	3318      	adds	r3, #24
 8001752:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001756:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001758:	78fa      	ldrb	r2, [r7, #3]
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	b298      	uxth	r0, r3
 800175e:	6879      	ldr	r1, [r7, #4]
 8001760:	4613      	mov	r3, r2
 8001762:	011b      	lsls	r3, r3, #4
 8001764:	1a9b      	subs	r3, r3, r2
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	440b      	add	r3, r1
 800176a:	3328      	adds	r3, #40	@ 0x28
 800176c:	4602      	mov	r2, r0
 800176e:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6818      	ldr	r0, [r3, #0]
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	b29b      	uxth	r3, r3
 8001778:	787c      	ldrb	r4, [r7, #1]
 800177a:	78ba      	ldrb	r2, [r7, #2]
 800177c:	78f9      	ldrb	r1, [r7, #3]
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001784:	9301      	str	r3, [sp, #4]
 8001786:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800178a:	9300      	str	r3, [sp, #0]
 800178c:	4623      	mov	r3, r4
 800178e:	f004 ffcb 	bl	8006728 <USB_HC_Init>
 8001792:	4603      	mov	r3, r0
 8001794:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2200      	movs	r2, #0
 800179a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800179e:	7bfb      	ldrb	r3, [r7, #15]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	371c      	adds	r7, #28
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd90      	pop	{r4, r7, pc}

080017a8 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	460b      	mov	r3, r1
 80017b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80017b4:	2300      	movs	r3, #0
 80017b6:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d101      	bne.n	80017c6 <HAL_HCD_HC_Halt+0x1e>
 80017c2:	2302      	movs	r3, #2
 80017c4:	e00f      	b.n	80017e6 <HAL_HCD_HC_Halt+0x3e>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2201      	movs	r2, #1
 80017ca:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	78fa      	ldrb	r2, [r7, #3]
 80017d4:	4611      	mov	r1, r2
 80017d6:	4618      	mov	r0, r3
 80017d8:	f005 fb5d 	bl	8006e96 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2200      	movs	r2, #0
 80017e0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
	...

080017f0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	4608      	mov	r0, r1
 80017fa:	4611      	mov	r1, r2
 80017fc:	461a      	mov	r2, r3
 80017fe:	4603      	mov	r3, r0
 8001800:	70fb      	strb	r3, [r7, #3]
 8001802:	460b      	mov	r3, r1
 8001804:	70bb      	strb	r3, [r7, #2]
 8001806:	4613      	mov	r3, r2
 8001808:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800180a:	78fa      	ldrb	r2, [r7, #3]
 800180c:	6879      	ldr	r1, [r7, #4]
 800180e:	4613      	mov	r3, r2
 8001810:	011b      	lsls	r3, r3, #4
 8001812:	1a9b      	subs	r3, r3, r2
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	440b      	add	r3, r1
 8001818:	3317      	adds	r3, #23
 800181a:	78ba      	ldrb	r2, [r7, #2]
 800181c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800181e:	78fa      	ldrb	r2, [r7, #3]
 8001820:	6879      	ldr	r1, [r7, #4]
 8001822:	4613      	mov	r3, r2
 8001824:	011b      	lsls	r3, r3, #4
 8001826:	1a9b      	subs	r3, r3, r2
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	440b      	add	r3, r1
 800182c:	3326      	adds	r3, #38	@ 0x26
 800182e:	787a      	ldrb	r2, [r7, #1]
 8001830:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001832:	7c3b      	ldrb	r3, [r7, #16]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d114      	bne.n	8001862 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001838:	78fa      	ldrb	r2, [r7, #3]
 800183a:	6879      	ldr	r1, [r7, #4]
 800183c:	4613      	mov	r3, r2
 800183e:	011b      	lsls	r3, r3, #4
 8001840:	1a9b      	subs	r3, r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	440b      	add	r3, r1
 8001846:	332a      	adds	r3, #42	@ 0x2a
 8001848:	2203      	movs	r2, #3
 800184a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800184c:	78fa      	ldrb	r2, [r7, #3]
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	4613      	mov	r3, r2
 8001852:	011b      	lsls	r3, r3, #4
 8001854:	1a9b      	subs	r3, r3, r2
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	440b      	add	r3, r1
 800185a:	3319      	adds	r3, #25
 800185c:	7f3a      	ldrb	r2, [r7, #28]
 800185e:	701a      	strb	r2, [r3, #0]
 8001860:	e009      	b.n	8001876 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001862:	78fa      	ldrb	r2, [r7, #3]
 8001864:	6879      	ldr	r1, [r7, #4]
 8001866:	4613      	mov	r3, r2
 8001868:	011b      	lsls	r3, r3, #4
 800186a:	1a9b      	subs	r3, r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	440b      	add	r3, r1
 8001870:	332a      	adds	r3, #42	@ 0x2a
 8001872:	2202      	movs	r2, #2
 8001874:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001876:	787b      	ldrb	r3, [r7, #1]
 8001878:	2b03      	cmp	r3, #3
 800187a:	f200 8102 	bhi.w	8001a82 <HAL_HCD_HC_SubmitRequest+0x292>
 800187e:	a201      	add	r2, pc, #4	@ (adr r2, 8001884 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001884:	08001895 	.word	0x08001895
 8001888:	08001a6d 	.word	0x08001a6d
 800188c:	08001959 	.word	0x08001959
 8001890:	080019e3 	.word	0x080019e3
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001894:	7c3b      	ldrb	r3, [r7, #16]
 8001896:	2b01      	cmp	r3, #1
 8001898:	f040 80f5 	bne.w	8001a86 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 800189c:	78bb      	ldrb	r3, [r7, #2]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d12d      	bne.n	80018fe <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80018a2:	8b3b      	ldrh	r3, [r7, #24]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d109      	bne.n	80018bc <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80018a8:	78fa      	ldrb	r2, [r7, #3]
 80018aa:	6879      	ldr	r1, [r7, #4]
 80018ac:	4613      	mov	r3, r2
 80018ae:	011b      	lsls	r3, r3, #4
 80018b0:	1a9b      	subs	r3, r3, r2
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	440b      	add	r3, r1
 80018b6:	333d      	adds	r3, #61	@ 0x3d
 80018b8:	2201      	movs	r2, #1
 80018ba:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80018bc:	78fa      	ldrb	r2, [r7, #3]
 80018be:	6879      	ldr	r1, [r7, #4]
 80018c0:	4613      	mov	r3, r2
 80018c2:	011b      	lsls	r3, r3, #4
 80018c4:	1a9b      	subs	r3, r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	440b      	add	r3, r1
 80018ca:	333d      	adds	r3, #61	@ 0x3d
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d10a      	bne.n	80018e8 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018d2:	78fa      	ldrb	r2, [r7, #3]
 80018d4:	6879      	ldr	r1, [r7, #4]
 80018d6:	4613      	mov	r3, r2
 80018d8:	011b      	lsls	r3, r3, #4
 80018da:	1a9b      	subs	r3, r3, r2
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	440b      	add	r3, r1
 80018e0:	332a      	adds	r3, #42	@ 0x2a
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80018e6:	e0ce      	b.n	8001a86 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018e8:	78fa      	ldrb	r2, [r7, #3]
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	4613      	mov	r3, r2
 80018ee:	011b      	lsls	r3, r3, #4
 80018f0:	1a9b      	subs	r3, r3, r2
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	440b      	add	r3, r1
 80018f6:	332a      	adds	r3, #42	@ 0x2a
 80018f8:	2202      	movs	r2, #2
 80018fa:	701a      	strb	r2, [r3, #0]
      break;
 80018fc:	e0c3      	b.n	8001a86 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80018fe:	78fa      	ldrb	r2, [r7, #3]
 8001900:	6879      	ldr	r1, [r7, #4]
 8001902:	4613      	mov	r3, r2
 8001904:	011b      	lsls	r3, r3, #4
 8001906:	1a9b      	subs	r3, r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	440b      	add	r3, r1
 800190c:	331a      	adds	r3, #26
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b01      	cmp	r3, #1
 8001912:	f040 80b8 	bne.w	8001a86 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8001916:	78fa      	ldrb	r2, [r7, #3]
 8001918:	6879      	ldr	r1, [r7, #4]
 800191a:	4613      	mov	r3, r2
 800191c:	011b      	lsls	r3, r3, #4
 800191e:	1a9b      	subs	r3, r3, r2
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	440b      	add	r3, r1
 8001924:	333c      	adds	r3, #60	@ 0x3c
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d10a      	bne.n	8001942 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800192c:	78fa      	ldrb	r2, [r7, #3]
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	4613      	mov	r3, r2
 8001932:	011b      	lsls	r3, r3, #4
 8001934:	1a9b      	subs	r3, r3, r2
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	440b      	add	r3, r1
 800193a:	332a      	adds	r3, #42	@ 0x2a
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]
      break;
 8001940:	e0a1      	b.n	8001a86 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001942:	78fa      	ldrb	r2, [r7, #3]
 8001944:	6879      	ldr	r1, [r7, #4]
 8001946:	4613      	mov	r3, r2
 8001948:	011b      	lsls	r3, r3, #4
 800194a:	1a9b      	subs	r3, r3, r2
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	440b      	add	r3, r1
 8001950:	332a      	adds	r3, #42	@ 0x2a
 8001952:	2202      	movs	r2, #2
 8001954:	701a      	strb	r2, [r3, #0]
      break;
 8001956:	e096      	b.n	8001a86 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001958:	78bb      	ldrb	r3, [r7, #2]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d120      	bne.n	80019a0 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800195e:	78fa      	ldrb	r2, [r7, #3]
 8001960:	6879      	ldr	r1, [r7, #4]
 8001962:	4613      	mov	r3, r2
 8001964:	011b      	lsls	r3, r3, #4
 8001966:	1a9b      	subs	r3, r3, r2
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	440b      	add	r3, r1
 800196c:	333d      	adds	r3, #61	@ 0x3d
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d10a      	bne.n	800198a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001974:	78fa      	ldrb	r2, [r7, #3]
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	4613      	mov	r3, r2
 800197a:	011b      	lsls	r3, r3, #4
 800197c:	1a9b      	subs	r3, r3, r2
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	440b      	add	r3, r1
 8001982:	332a      	adds	r3, #42	@ 0x2a
 8001984:	2200      	movs	r2, #0
 8001986:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001988:	e07e      	b.n	8001a88 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800198a:	78fa      	ldrb	r2, [r7, #3]
 800198c:	6879      	ldr	r1, [r7, #4]
 800198e:	4613      	mov	r3, r2
 8001990:	011b      	lsls	r3, r3, #4
 8001992:	1a9b      	subs	r3, r3, r2
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	440b      	add	r3, r1
 8001998:	332a      	adds	r3, #42	@ 0x2a
 800199a:	2202      	movs	r2, #2
 800199c:	701a      	strb	r2, [r3, #0]
      break;
 800199e:	e073      	b.n	8001a88 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80019a0:	78fa      	ldrb	r2, [r7, #3]
 80019a2:	6879      	ldr	r1, [r7, #4]
 80019a4:	4613      	mov	r3, r2
 80019a6:	011b      	lsls	r3, r3, #4
 80019a8:	1a9b      	subs	r3, r3, r2
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	440b      	add	r3, r1
 80019ae:	333c      	adds	r3, #60	@ 0x3c
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d10a      	bne.n	80019cc <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019b6:	78fa      	ldrb	r2, [r7, #3]
 80019b8:	6879      	ldr	r1, [r7, #4]
 80019ba:	4613      	mov	r3, r2
 80019bc:	011b      	lsls	r3, r3, #4
 80019be:	1a9b      	subs	r3, r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	440b      	add	r3, r1
 80019c4:	332a      	adds	r3, #42	@ 0x2a
 80019c6:	2200      	movs	r2, #0
 80019c8:	701a      	strb	r2, [r3, #0]
      break;
 80019ca:	e05d      	b.n	8001a88 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019cc:	78fa      	ldrb	r2, [r7, #3]
 80019ce:	6879      	ldr	r1, [r7, #4]
 80019d0:	4613      	mov	r3, r2
 80019d2:	011b      	lsls	r3, r3, #4
 80019d4:	1a9b      	subs	r3, r3, r2
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	440b      	add	r3, r1
 80019da:	332a      	adds	r3, #42	@ 0x2a
 80019dc:	2202      	movs	r2, #2
 80019de:	701a      	strb	r2, [r3, #0]
      break;
 80019e0:	e052      	b.n	8001a88 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80019e2:	78bb      	ldrb	r3, [r7, #2]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d120      	bne.n	8001a2a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80019e8:	78fa      	ldrb	r2, [r7, #3]
 80019ea:	6879      	ldr	r1, [r7, #4]
 80019ec:	4613      	mov	r3, r2
 80019ee:	011b      	lsls	r3, r3, #4
 80019f0:	1a9b      	subs	r3, r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	440b      	add	r3, r1
 80019f6:	333d      	adds	r3, #61	@ 0x3d
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d10a      	bne.n	8001a14 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019fe:	78fa      	ldrb	r2, [r7, #3]
 8001a00:	6879      	ldr	r1, [r7, #4]
 8001a02:	4613      	mov	r3, r2
 8001a04:	011b      	lsls	r3, r3, #4
 8001a06:	1a9b      	subs	r3, r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	440b      	add	r3, r1
 8001a0c:	332a      	adds	r3, #42	@ 0x2a
 8001a0e:	2200      	movs	r2, #0
 8001a10:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001a12:	e039      	b.n	8001a88 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a14:	78fa      	ldrb	r2, [r7, #3]
 8001a16:	6879      	ldr	r1, [r7, #4]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	011b      	lsls	r3, r3, #4
 8001a1c:	1a9b      	subs	r3, r3, r2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	440b      	add	r3, r1
 8001a22:	332a      	adds	r3, #42	@ 0x2a
 8001a24:	2202      	movs	r2, #2
 8001a26:	701a      	strb	r2, [r3, #0]
      break;
 8001a28:	e02e      	b.n	8001a88 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a2a:	78fa      	ldrb	r2, [r7, #3]
 8001a2c:	6879      	ldr	r1, [r7, #4]
 8001a2e:	4613      	mov	r3, r2
 8001a30:	011b      	lsls	r3, r3, #4
 8001a32:	1a9b      	subs	r3, r3, r2
 8001a34:	009b      	lsls	r3, r3, #2
 8001a36:	440b      	add	r3, r1
 8001a38:	333c      	adds	r3, #60	@ 0x3c
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d10a      	bne.n	8001a56 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a40:	78fa      	ldrb	r2, [r7, #3]
 8001a42:	6879      	ldr	r1, [r7, #4]
 8001a44:	4613      	mov	r3, r2
 8001a46:	011b      	lsls	r3, r3, #4
 8001a48:	1a9b      	subs	r3, r3, r2
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	440b      	add	r3, r1
 8001a4e:	332a      	adds	r3, #42	@ 0x2a
 8001a50:	2200      	movs	r2, #0
 8001a52:	701a      	strb	r2, [r3, #0]
      break;
 8001a54:	e018      	b.n	8001a88 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a56:	78fa      	ldrb	r2, [r7, #3]
 8001a58:	6879      	ldr	r1, [r7, #4]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	011b      	lsls	r3, r3, #4
 8001a5e:	1a9b      	subs	r3, r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	440b      	add	r3, r1
 8001a64:	332a      	adds	r3, #42	@ 0x2a
 8001a66:	2202      	movs	r2, #2
 8001a68:	701a      	strb	r2, [r3, #0]
      break;
 8001a6a:	e00d      	b.n	8001a88 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a6c:	78fa      	ldrb	r2, [r7, #3]
 8001a6e:	6879      	ldr	r1, [r7, #4]
 8001a70:	4613      	mov	r3, r2
 8001a72:	011b      	lsls	r3, r3, #4
 8001a74:	1a9b      	subs	r3, r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	440b      	add	r3, r1
 8001a7a:	332a      	adds	r3, #42	@ 0x2a
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	701a      	strb	r2, [r3, #0]
      break;
 8001a80:	e002      	b.n	8001a88 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001a82:	bf00      	nop
 8001a84:	e000      	b.n	8001a88 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001a86:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001a88:	78fa      	ldrb	r2, [r7, #3]
 8001a8a:	6879      	ldr	r1, [r7, #4]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	011b      	lsls	r3, r3, #4
 8001a90:	1a9b      	subs	r3, r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	440b      	add	r3, r1
 8001a96:	332c      	adds	r3, #44	@ 0x2c
 8001a98:	697a      	ldr	r2, [r7, #20]
 8001a9a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001a9c:	78fa      	ldrb	r2, [r7, #3]
 8001a9e:	8b39      	ldrh	r1, [r7, #24]
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	011b      	lsls	r3, r3, #4
 8001aa6:	1a9b      	subs	r3, r3, r2
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	4403      	add	r3, r0
 8001aac:	3334      	adds	r3, #52	@ 0x34
 8001aae:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001ab0:	78fa      	ldrb	r2, [r7, #3]
 8001ab2:	6879      	ldr	r1, [r7, #4]
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	011b      	lsls	r3, r3, #4
 8001ab8:	1a9b      	subs	r3, r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	440b      	add	r3, r1
 8001abe:	334c      	adds	r3, #76	@ 0x4c
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001ac4:	78fa      	ldrb	r2, [r7, #3]
 8001ac6:	6879      	ldr	r1, [r7, #4]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	011b      	lsls	r3, r3, #4
 8001acc:	1a9b      	subs	r3, r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	440b      	add	r3, r1
 8001ad2:	3338      	adds	r3, #56	@ 0x38
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001ad8:	78fa      	ldrb	r2, [r7, #3]
 8001ada:	6879      	ldr	r1, [r7, #4]
 8001adc:	4613      	mov	r3, r2
 8001ade:	011b      	lsls	r3, r3, #4
 8001ae0:	1a9b      	subs	r3, r3, r2
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	440b      	add	r3, r1
 8001ae6:	3315      	adds	r3, #21
 8001ae8:	78fa      	ldrb	r2, [r7, #3]
 8001aea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001aec:	78fa      	ldrb	r2, [r7, #3]
 8001aee:	6879      	ldr	r1, [r7, #4]
 8001af0:	4613      	mov	r3, r2
 8001af2:	011b      	lsls	r3, r3, #4
 8001af4:	1a9b      	subs	r3, r3, r2
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	440b      	add	r3, r1
 8001afa:	334d      	adds	r3, #77	@ 0x4d
 8001afc:	2200      	movs	r2, #0
 8001afe:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6818      	ldr	r0, [r3, #0]
 8001b04:	78fa      	ldrb	r2, [r7, #3]
 8001b06:	4613      	mov	r3, r2
 8001b08:	011b      	lsls	r3, r3, #4
 8001b0a:	1a9b      	subs	r3, r3, r2
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	3310      	adds	r3, #16
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	4413      	add	r3, r2
 8001b14:	1d19      	adds	r1, r3, #4
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	799b      	ldrb	r3, [r3, #6]
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	f004 ff30 	bl	8006980 <USB_HC_StartXfer>
 8001b20:	4603      	mov	r3, r0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop

08001b2c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f004 fc24 	bl	8006390 <USB_GetMode>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	f040 80fb 	bne.w	8001d46 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f004 fbe7 	bl	8006328 <USB_ReadInterrupts>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	f000 80f1 	beq.w	8001d44 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f004 fbde 	bl	8006328 <USB_ReadInterrupts>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001b76:	d104      	bne.n	8001b82 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001b80:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f004 fbce 	bl	8006328 <USB_ReadInterrupts>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001b96:	d104      	bne.n	8001ba2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001ba0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f004 fbbe 	bl	8006328 <USB_ReadInterrupts>
 8001bac:	4603      	mov	r3, r0
 8001bae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001bb2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001bb6:	d104      	bne.n	8001bc2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001bc0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f004 fbae 	bl	8006328 <USB_ReadInterrupts>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d103      	bne.n	8001bde <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2202      	movs	r2, #2
 8001bdc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f004 fba0 	bl	8006328 <USB_ReadInterrupts>
 8001be8:	4603      	mov	r3, r0
 8001bea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001bee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001bf2:	d120      	bne.n	8001c36 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001bfc:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d113      	bne.n	8001c36 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001c0e:	2110      	movs	r1, #16
 8001c10:	6938      	ldr	r0, [r7, #16]
 8001c12:	f004 fa93 	bl	800613c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001c16:	6938      	ldr	r0, [r7, #16]
 8001c18:	f004 fac2 	bl	80061a0 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	7a5b      	ldrb	r3, [r3, #9]
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d105      	bne.n	8001c30 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2101      	movs	r1, #1
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f004 fcb4 	bl	8006598 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f007 fc7b 	bl	800952c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f004 fb74 	bl	8006328 <USB_ReadInterrupts>
 8001c40:	4603      	mov	r3, r0
 8001c42:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c4a:	d102      	bne.n	8001c52 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f001 fd33 	bl	80036b8 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f004 fb66 	bl	8006328 <USB_ReadInterrupts>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	f003 0308 	and.w	r3, r3, #8
 8001c62:	2b08      	cmp	r3, #8
 8001c64:	d106      	bne.n	8001c74 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f007 fc44 	bl	80094f4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2208      	movs	r2, #8
 8001c72:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f004 fb55 	bl	8006328 <USB_ReadInterrupts>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c84:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001c88:	d139      	bne.n	8001cfe <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f005 f8f0 	bl	8006e74 <USB_HC_ReadInterrupt>
 8001c94:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c96:	2300      	movs	r3, #0
 8001c98:	617b      	str	r3, [r7, #20]
 8001c9a:	e025      	b.n	8001ce8 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	f003 030f 	and.w	r3, r3, #15
 8001ca2:	68ba      	ldr	r2, [r7, #8]
 8001ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ca8:	f003 0301 	and.w	r3, r3, #1
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d018      	beq.n	8001ce2 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	015a      	lsls	r2, r3, #5
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001cc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001cc6:	d106      	bne.n	8001cd6 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	4619      	mov	r1, r3
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f000 f905 	bl	8001ede <HCD_HC_IN_IRQHandler>
 8001cd4:	e005      	b.n	8001ce2 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	4619      	mov	r1, r3
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f000 ff67 	bl	8002bb0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	617b      	str	r3, [r7, #20]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	795b      	ldrb	r3, [r3, #5]
 8001cec:	461a      	mov	r2, r3
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d3d3      	bcc.n	8001c9c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001cfc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f004 fb10 	bl	8006328 <USB_ReadInterrupts>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	f003 0310 	and.w	r3, r3, #16
 8001d0e:	2b10      	cmp	r3, #16
 8001d10:	d101      	bne.n	8001d16 <HAL_HCD_IRQHandler+0x1ea>
 8001d12:	2301      	movs	r3, #1
 8001d14:	e000      	b.n	8001d18 <HAL_HCD_IRQHandler+0x1ec>
 8001d16:	2300      	movs	r3, #0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d014      	beq.n	8001d46 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	699a      	ldr	r2, [r3, #24]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f022 0210 	bic.w	r2, r2, #16
 8001d2a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f001 fbe4 	bl	80034fa <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	699a      	ldr	r2, [r3, #24]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f042 0210 	orr.w	r2, r2, #16
 8001d40:	619a      	str	r2, [r3, #24]
 8001d42:	e000      	b.n	8001d46 <HAL_HCD_IRQHandler+0x21a>
      return;
 8001d44:	bf00      	nop
    }
  }
}
 8001d46:	3718      	adds	r7, #24
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d101      	bne.n	8001d62 <HAL_HCD_Start+0x16>
 8001d5e:	2302      	movs	r3, #2
 8001d60:	e013      	b.n	8001d8a <HAL_HCD_Start+0x3e>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2201      	movs	r2, #1
 8001d66:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2101      	movs	r1, #1
 8001d70:	4618      	mov	r0, r3
 8001d72:	f004 fc78 	bl	8006666 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f004 f970 	bl	8006060 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2200      	movs	r2, #0
 8001d84:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b082      	sub	sp, #8
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d101      	bne.n	8001da8 <HAL_HCD_Stop+0x16>
 8001da4:	2302      	movs	r3, #2
 8001da6:	e00d      	b.n	8001dc4 <HAL_HCD_Stop+0x32>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4618      	mov	r0, r3
 8001db6:	f005 f9cb 	bl	8007150 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001dc2:	2300      	movs	r3, #0
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3708      	adds	r7, #8
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f004 fc1a 	bl	8006612 <USB_ResetPort>
 8001dde:	4603      	mov	r3, r0
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	460b      	mov	r3, r1
 8001df2:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001df4:	78fa      	ldrb	r2, [r7, #3]
 8001df6:	6879      	ldr	r1, [r7, #4]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	011b      	lsls	r3, r3, #4
 8001dfc:	1a9b      	subs	r3, r3, r2
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	440b      	add	r3, r1
 8001e02:	334c      	adds	r3, #76	@ 0x4c
 8001e04:	781b      	ldrb	r3, [r3, #0]
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr

08001e12 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001e12:	b480      	push	{r7}
 8001e14:	b083      	sub	sp, #12
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001e1e:	78fa      	ldrb	r2, [r7, #3]
 8001e20:	6879      	ldr	r1, [r7, #4]
 8001e22:	4613      	mov	r3, r2
 8001e24:	011b      	lsls	r3, r3, #4
 8001e26:	1a9b      	subs	r3, r3, r2
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	440b      	add	r3, r1
 8001e2c:	3338      	adds	r3, #56	@ 0x38
 8001e2e:	681b      	ldr	r3, [r3, #0]
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f004 fc5c 	bl	8006706 <USB_GetCurrentFrame>
 8001e4e:	4603      	mov	r3, r0
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f004 fc37 	bl	80066d8 <USB_GetHostSpeed>
 8001e6a:	4603      	mov	r3, r0
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001e80:	78fa      	ldrb	r2, [r7, #3]
 8001e82:	6879      	ldr	r1, [r7, #4]
 8001e84:	4613      	mov	r3, r2
 8001e86:	011b      	lsls	r3, r3, #4
 8001e88:	1a9b      	subs	r3, r3, r2
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	440b      	add	r3, r1
 8001e8e:	331a      	adds	r3, #26
 8001e90:	2200      	movs	r2, #0
 8001e92:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001e94:	78fa      	ldrb	r2, [r7, #3]
 8001e96:	6879      	ldr	r1, [r7, #4]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	011b      	lsls	r3, r3, #4
 8001e9c:	1a9b      	subs	r3, r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	440b      	add	r3, r1
 8001ea2:	331b      	adds	r3, #27
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001ea8:	78fa      	ldrb	r2, [r7, #3]
 8001eaa:	6879      	ldr	r1, [r7, #4]
 8001eac:	4613      	mov	r3, r2
 8001eae:	011b      	lsls	r3, r3, #4
 8001eb0:	1a9b      	subs	r3, r3, r2
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	440b      	add	r3, r1
 8001eb6:	3325      	adds	r3, #37	@ 0x25
 8001eb8:	2200      	movs	r2, #0
 8001eba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001ebc:	78fa      	ldrb	r2, [r7, #3]
 8001ebe:	6879      	ldr	r1, [r7, #4]
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	011b      	lsls	r3, r3, #4
 8001ec4:	1a9b      	subs	r3, r3, r2
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	440b      	add	r3, r1
 8001eca:	3324      	adds	r3, #36	@ 0x24
 8001ecc:	2200      	movs	r2, #0
 8001ece:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b086      	sub	sp, #24
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	78fa      	ldrb	r2, [r7, #3]
 8001efa:	4611      	mov	r1, r2
 8001efc:	4618      	mov	r0, r3
 8001efe:	f004 fa26 	bl	800634e <USB_ReadChInterrupts>
 8001f02:	4603      	mov	r3, r0
 8001f04:	f003 0304 	and.w	r3, r3, #4
 8001f08:	2b04      	cmp	r3, #4
 8001f0a:	d11a      	bne.n	8001f42 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001f0c:	78fb      	ldrb	r3, [r7, #3]
 8001f0e:	015a      	lsls	r2, r3, #5
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	4413      	add	r3, r2
 8001f14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f18:	461a      	mov	r2, r3
 8001f1a:	2304      	movs	r3, #4
 8001f1c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001f1e:	78fa      	ldrb	r2, [r7, #3]
 8001f20:	6879      	ldr	r1, [r7, #4]
 8001f22:	4613      	mov	r3, r2
 8001f24:	011b      	lsls	r3, r3, #4
 8001f26:	1a9b      	subs	r3, r3, r2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	440b      	add	r3, r1
 8001f2c:	334d      	adds	r3, #77	@ 0x4d
 8001f2e:	2207      	movs	r2, #7
 8001f30:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	78fa      	ldrb	r2, [r7, #3]
 8001f38:	4611      	mov	r1, r2
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f004 ffab 	bl	8006e96 <USB_HC_Halt>
 8001f40:	e09e      	b.n	8002080 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	78fa      	ldrb	r2, [r7, #3]
 8001f48:	4611      	mov	r1, r2
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f004 f9ff 	bl	800634e <USB_ReadChInterrupts>
 8001f50:	4603      	mov	r3, r0
 8001f52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f5a:	d11b      	bne.n	8001f94 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001f5c:	78fb      	ldrb	r3, [r7, #3]
 8001f5e:	015a      	lsls	r2, r3, #5
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	4413      	add	r3, r2
 8001f64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f68:	461a      	mov	r2, r3
 8001f6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f6e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001f70:	78fa      	ldrb	r2, [r7, #3]
 8001f72:	6879      	ldr	r1, [r7, #4]
 8001f74:	4613      	mov	r3, r2
 8001f76:	011b      	lsls	r3, r3, #4
 8001f78:	1a9b      	subs	r3, r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	440b      	add	r3, r1
 8001f7e:	334d      	adds	r3, #77	@ 0x4d
 8001f80:	2208      	movs	r2, #8
 8001f82:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	78fa      	ldrb	r2, [r7, #3]
 8001f8a:	4611      	mov	r1, r2
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f004 ff82 	bl	8006e96 <USB_HC_Halt>
 8001f92:	e075      	b.n	8002080 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	78fa      	ldrb	r2, [r7, #3]
 8001f9a:	4611      	mov	r1, r2
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f004 f9d6 	bl	800634e <USB_ReadChInterrupts>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	f003 0308 	and.w	r3, r3, #8
 8001fa8:	2b08      	cmp	r3, #8
 8001faa:	d11a      	bne.n	8001fe2 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001fac:	78fb      	ldrb	r3, [r7, #3]
 8001fae:	015a      	lsls	r2, r3, #5
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fb8:	461a      	mov	r2, r3
 8001fba:	2308      	movs	r3, #8
 8001fbc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001fbe:	78fa      	ldrb	r2, [r7, #3]
 8001fc0:	6879      	ldr	r1, [r7, #4]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	011b      	lsls	r3, r3, #4
 8001fc6:	1a9b      	subs	r3, r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	440b      	add	r3, r1
 8001fcc:	334d      	adds	r3, #77	@ 0x4d
 8001fce:	2206      	movs	r2, #6
 8001fd0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	78fa      	ldrb	r2, [r7, #3]
 8001fd8:	4611      	mov	r1, r2
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f004 ff5b 	bl	8006e96 <USB_HC_Halt>
 8001fe0:	e04e      	b.n	8002080 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	78fa      	ldrb	r2, [r7, #3]
 8001fe8:	4611      	mov	r1, r2
 8001fea:	4618      	mov	r0, r3
 8001fec:	f004 f9af 	bl	800634e <USB_ReadChInterrupts>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ff6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ffa:	d11b      	bne.n	8002034 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001ffc:	78fb      	ldrb	r3, [r7, #3]
 8001ffe:	015a      	lsls	r2, r3, #5
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	4413      	add	r3, r2
 8002004:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002008:	461a      	mov	r2, r3
 800200a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800200e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002010:	78fa      	ldrb	r2, [r7, #3]
 8002012:	6879      	ldr	r1, [r7, #4]
 8002014:	4613      	mov	r3, r2
 8002016:	011b      	lsls	r3, r3, #4
 8002018:	1a9b      	subs	r3, r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	440b      	add	r3, r1
 800201e:	334d      	adds	r3, #77	@ 0x4d
 8002020:	2209      	movs	r2, #9
 8002022:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	78fa      	ldrb	r2, [r7, #3]
 800202a:	4611      	mov	r1, r2
 800202c:	4618      	mov	r0, r3
 800202e:	f004 ff32 	bl	8006e96 <USB_HC_Halt>
 8002032:	e025      	b.n	8002080 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	78fa      	ldrb	r2, [r7, #3]
 800203a:	4611      	mov	r1, r2
 800203c:	4618      	mov	r0, r3
 800203e:	f004 f986 	bl	800634e <USB_ReadChInterrupts>
 8002042:	4603      	mov	r3, r0
 8002044:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002048:	2b80      	cmp	r3, #128	@ 0x80
 800204a:	d119      	bne.n	8002080 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800204c:	78fb      	ldrb	r3, [r7, #3]
 800204e:	015a      	lsls	r2, r3, #5
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	4413      	add	r3, r2
 8002054:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002058:	461a      	mov	r2, r3
 800205a:	2380      	movs	r3, #128	@ 0x80
 800205c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800205e:	78fa      	ldrb	r2, [r7, #3]
 8002060:	6879      	ldr	r1, [r7, #4]
 8002062:	4613      	mov	r3, r2
 8002064:	011b      	lsls	r3, r3, #4
 8002066:	1a9b      	subs	r3, r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	440b      	add	r3, r1
 800206c:	334d      	adds	r3, #77	@ 0x4d
 800206e:	2207      	movs	r2, #7
 8002070:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	78fa      	ldrb	r2, [r7, #3]
 8002078:	4611      	mov	r1, r2
 800207a:	4618      	mov	r0, r3
 800207c:	f004 ff0b 	bl	8006e96 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	78fa      	ldrb	r2, [r7, #3]
 8002086:	4611      	mov	r1, r2
 8002088:	4618      	mov	r0, r3
 800208a:	f004 f960 	bl	800634e <USB_ReadChInterrupts>
 800208e:	4603      	mov	r3, r0
 8002090:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002094:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002098:	d112      	bne.n	80020c0 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	78fa      	ldrb	r2, [r7, #3]
 80020a0:	4611      	mov	r1, r2
 80020a2:	4618      	mov	r0, r3
 80020a4:	f004 fef7 	bl	8006e96 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80020a8:	78fb      	ldrb	r3, [r7, #3]
 80020aa:	015a      	lsls	r2, r3, #5
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	4413      	add	r3, r2
 80020b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020b4:	461a      	mov	r2, r3
 80020b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020ba:	6093      	str	r3, [r2, #8]
 80020bc:	f000 bd75 	b.w	8002baa <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	78fa      	ldrb	r2, [r7, #3]
 80020c6:	4611      	mov	r1, r2
 80020c8:	4618      	mov	r0, r3
 80020ca:	f004 f940 	bl	800634e <USB_ReadChInterrupts>
 80020ce:	4603      	mov	r3, r0
 80020d0:	f003 0301 	and.w	r3, r3, #1
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	f040 8128 	bne.w	800232a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80020da:	78fb      	ldrb	r3, [r7, #3]
 80020dc:	015a      	lsls	r2, r3, #5
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	4413      	add	r3, r2
 80020e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020e6:	461a      	mov	r2, r3
 80020e8:	2320      	movs	r3, #32
 80020ea:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80020ec:	78fa      	ldrb	r2, [r7, #3]
 80020ee:	6879      	ldr	r1, [r7, #4]
 80020f0:	4613      	mov	r3, r2
 80020f2:	011b      	lsls	r3, r3, #4
 80020f4:	1a9b      	subs	r3, r3, r2
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	440b      	add	r3, r1
 80020fa:	331b      	adds	r3, #27
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d119      	bne.n	8002136 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002102:	78fa      	ldrb	r2, [r7, #3]
 8002104:	6879      	ldr	r1, [r7, #4]
 8002106:	4613      	mov	r3, r2
 8002108:	011b      	lsls	r3, r3, #4
 800210a:	1a9b      	subs	r3, r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	440b      	add	r3, r1
 8002110:	331b      	adds	r3, #27
 8002112:	2200      	movs	r2, #0
 8002114:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002116:	78fb      	ldrb	r3, [r7, #3]
 8002118:	015a      	lsls	r2, r3, #5
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	4413      	add	r3, r2
 800211e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	78fa      	ldrb	r2, [r7, #3]
 8002126:	0151      	lsls	r1, r2, #5
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	440a      	add	r2, r1
 800212c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002130:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002134:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	799b      	ldrb	r3, [r3, #6]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d01b      	beq.n	8002176 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800213e:	78fa      	ldrb	r2, [r7, #3]
 8002140:	6879      	ldr	r1, [r7, #4]
 8002142:	4613      	mov	r3, r2
 8002144:	011b      	lsls	r3, r3, #4
 8002146:	1a9b      	subs	r3, r3, r2
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	440b      	add	r3, r1
 800214c:	3330      	adds	r3, #48	@ 0x30
 800214e:	6819      	ldr	r1, [r3, #0]
 8002150:	78fb      	ldrb	r3, [r7, #3]
 8002152:	015a      	lsls	r2, r3, #5
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	4413      	add	r3, r2
 8002158:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800215c:	691b      	ldr	r3, [r3, #16]
 800215e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002162:	78fa      	ldrb	r2, [r7, #3]
 8002164:	1ac9      	subs	r1, r1, r3
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	4613      	mov	r3, r2
 800216a:	011b      	lsls	r3, r3, #4
 800216c:	1a9b      	subs	r3, r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	4403      	add	r3, r0
 8002172:	3338      	adds	r3, #56	@ 0x38
 8002174:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002176:	78fa      	ldrb	r2, [r7, #3]
 8002178:	6879      	ldr	r1, [r7, #4]
 800217a:	4613      	mov	r3, r2
 800217c:	011b      	lsls	r3, r3, #4
 800217e:	1a9b      	subs	r3, r3, r2
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	440b      	add	r3, r1
 8002184:	334d      	adds	r3, #77	@ 0x4d
 8002186:	2201      	movs	r2, #1
 8002188:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800218a:	78fa      	ldrb	r2, [r7, #3]
 800218c:	6879      	ldr	r1, [r7, #4]
 800218e:	4613      	mov	r3, r2
 8002190:	011b      	lsls	r3, r3, #4
 8002192:	1a9b      	subs	r3, r3, r2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	440b      	add	r3, r1
 8002198:	3344      	adds	r3, #68	@ 0x44
 800219a:	2200      	movs	r2, #0
 800219c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800219e:	78fb      	ldrb	r3, [r7, #3]
 80021a0:	015a      	lsls	r2, r3, #5
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	4413      	add	r3, r2
 80021a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021aa:	461a      	mov	r2, r3
 80021ac:	2301      	movs	r3, #1
 80021ae:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80021b0:	78fa      	ldrb	r2, [r7, #3]
 80021b2:	6879      	ldr	r1, [r7, #4]
 80021b4:	4613      	mov	r3, r2
 80021b6:	011b      	lsls	r3, r3, #4
 80021b8:	1a9b      	subs	r3, r3, r2
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	440b      	add	r3, r1
 80021be:	3326      	adds	r3, #38	@ 0x26
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00a      	beq.n	80021dc <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80021c6:	78fa      	ldrb	r2, [r7, #3]
 80021c8:	6879      	ldr	r1, [r7, #4]
 80021ca:	4613      	mov	r3, r2
 80021cc:	011b      	lsls	r3, r3, #4
 80021ce:	1a9b      	subs	r3, r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	440b      	add	r3, r1
 80021d4:	3326      	adds	r3, #38	@ 0x26
 80021d6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d110      	bne.n	80021fe <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	78fa      	ldrb	r2, [r7, #3]
 80021e2:	4611      	mov	r1, r2
 80021e4:	4618      	mov	r0, r3
 80021e6:	f004 fe56 	bl	8006e96 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80021ea:	78fb      	ldrb	r3, [r7, #3]
 80021ec:	015a      	lsls	r2, r3, #5
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	4413      	add	r3, r2
 80021f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021f6:	461a      	mov	r2, r3
 80021f8:	2310      	movs	r3, #16
 80021fa:	6093      	str	r3, [r2, #8]
 80021fc:	e03d      	b.n	800227a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80021fe:	78fa      	ldrb	r2, [r7, #3]
 8002200:	6879      	ldr	r1, [r7, #4]
 8002202:	4613      	mov	r3, r2
 8002204:	011b      	lsls	r3, r3, #4
 8002206:	1a9b      	subs	r3, r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	440b      	add	r3, r1
 800220c:	3326      	adds	r3, #38	@ 0x26
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	2b03      	cmp	r3, #3
 8002212:	d00a      	beq.n	800222a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002214:	78fa      	ldrb	r2, [r7, #3]
 8002216:	6879      	ldr	r1, [r7, #4]
 8002218:	4613      	mov	r3, r2
 800221a:	011b      	lsls	r3, r3, #4
 800221c:	1a9b      	subs	r3, r3, r2
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	440b      	add	r3, r1
 8002222:	3326      	adds	r3, #38	@ 0x26
 8002224:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002226:	2b01      	cmp	r3, #1
 8002228:	d127      	bne.n	800227a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800222a:	78fb      	ldrb	r3, [r7, #3]
 800222c:	015a      	lsls	r2, r3, #5
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	4413      	add	r3, r2
 8002232:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	78fa      	ldrb	r2, [r7, #3]
 800223a:	0151      	lsls	r1, r2, #5
 800223c:	693a      	ldr	r2, [r7, #16]
 800223e:	440a      	add	r2, r1
 8002240:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002244:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002248:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800224a:	78fa      	ldrb	r2, [r7, #3]
 800224c:	6879      	ldr	r1, [r7, #4]
 800224e:	4613      	mov	r3, r2
 8002250:	011b      	lsls	r3, r3, #4
 8002252:	1a9b      	subs	r3, r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	440b      	add	r3, r1
 8002258:	334c      	adds	r3, #76	@ 0x4c
 800225a:	2201      	movs	r2, #1
 800225c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800225e:	78fa      	ldrb	r2, [r7, #3]
 8002260:	6879      	ldr	r1, [r7, #4]
 8002262:	4613      	mov	r3, r2
 8002264:	011b      	lsls	r3, r3, #4
 8002266:	1a9b      	subs	r3, r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	440b      	add	r3, r1
 800226c:	334c      	adds	r3, #76	@ 0x4c
 800226e:	781a      	ldrb	r2, [r3, #0]
 8002270:	78fb      	ldrb	r3, [r7, #3]
 8002272:	4619      	mov	r1, r3
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f007 f967 	bl	8009548 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	799b      	ldrb	r3, [r3, #6]
 800227e:	2b01      	cmp	r3, #1
 8002280:	d13b      	bne.n	80022fa <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002282:	78fa      	ldrb	r2, [r7, #3]
 8002284:	6879      	ldr	r1, [r7, #4]
 8002286:	4613      	mov	r3, r2
 8002288:	011b      	lsls	r3, r3, #4
 800228a:	1a9b      	subs	r3, r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	440b      	add	r3, r1
 8002290:	3338      	adds	r3, #56	@ 0x38
 8002292:	6819      	ldr	r1, [r3, #0]
 8002294:	78fa      	ldrb	r2, [r7, #3]
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	4613      	mov	r3, r2
 800229a:	011b      	lsls	r3, r3, #4
 800229c:	1a9b      	subs	r3, r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	4403      	add	r3, r0
 80022a2:	3328      	adds	r3, #40	@ 0x28
 80022a4:	881b      	ldrh	r3, [r3, #0]
 80022a6:	440b      	add	r3, r1
 80022a8:	1e59      	subs	r1, r3, #1
 80022aa:	78fa      	ldrb	r2, [r7, #3]
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	4613      	mov	r3, r2
 80022b0:	011b      	lsls	r3, r3, #4
 80022b2:	1a9b      	subs	r3, r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	4403      	add	r3, r0
 80022b8:	3328      	adds	r3, #40	@ 0x28
 80022ba:	881b      	ldrh	r3, [r3, #0]
 80022bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f000 8470 	beq.w	8002baa <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80022ca:	78fa      	ldrb	r2, [r7, #3]
 80022cc:	6879      	ldr	r1, [r7, #4]
 80022ce:	4613      	mov	r3, r2
 80022d0:	011b      	lsls	r3, r3, #4
 80022d2:	1a9b      	subs	r3, r3, r2
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	440b      	add	r3, r1
 80022d8:	333c      	adds	r3, #60	@ 0x3c
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	78fa      	ldrb	r2, [r7, #3]
 80022de:	f083 0301 	eor.w	r3, r3, #1
 80022e2:	b2d8      	uxtb	r0, r3
 80022e4:	6879      	ldr	r1, [r7, #4]
 80022e6:	4613      	mov	r3, r2
 80022e8:	011b      	lsls	r3, r3, #4
 80022ea:	1a9b      	subs	r3, r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	440b      	add	r3, r1
 80022f0:	333c      	adds	r3, #60	@ 0x3c
 80022f2:	4602      	mov	r2, r0
 80022f4:	701a      	strb	r2, [r3, #0]
 80022f6:	f000 bc58 	b.w	8002baa <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80022fa:	78fa      	ldrb	r2, [r7, #3]
 80022fc:	6879      	ldr	r1, [r7, #4]
 80022fe:	4613      	mov	r3, r2
 8002300:	011b      	lsls	r3, r3, #4
 8002302:	1a9b      	subs	r3, r3, r2
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	440b      	add	r3, r1
 8002308:	333c      	adds	r3, #60	@ 0x3c
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	78fa      	ldrb	r2, [r7, #3]
 800230e:	f083 0301 	eor.w	r3, r3, #1
 8002312:	b2d8      	uxtb	r0, r3
 8002314:	6879      	ldr	r1, [r7, #4]
 8002316:	4613      	mov	r3, r2
 8002318:	011b      	lsls	r3, r3, #4
 800231a:	1a9b      	subs	r3, r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	440b      	add	r3, r1
 8002320:	333c      	adds	r3, #60	@ 0x3c
 8002322:	4602      	mov	r2, r0
 8002324:	701a      	strb	r2, [r3, #0]
 8002326:	f000 bc40 	b.w	8002baa <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	78fa      	ldrb	r2, [r7, #3]
 8002330:	4611      	mov	r1, r2
 8002332:	4618      	mov	r0, r3
 8002334:	f004 f80b 	bl	800634e <USB_ReadChInterrupts>
 8002338:	4603      	mov	r3, r0
 800233a:	f003 0320 	and.w	r3, r3, #32
 800233e:	2b20      	cmp	r3, #32
 8002340:	d131      	bne.n	80023a6 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002342:	78fb      	ldrb	r3, [r7, #3]
 8002344:	015a      	lsls	r2, r3, #5
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	4413      	add	r3, r2
 800234a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800234e:	461a      	mov	r2, r3
 8002350:	2320      	movs	r3, #32
 8002352:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002354:	78fa      	ldrb	r2, [r7, #3]
 8002356:	6879      	ldr	r1, [r7, #4]
 8002358:	4613      	mov	r3, r2
 800235a:	011b      	lsls	r3, r3, #4
 800235c:	1a9b      	subs	r3, r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	440b      	add	r3, r1
 8002362:	331a      	adds	r3, #26
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	2b01      	cmp	r3, #1
 8002368:	f040 841f 	bne.w	8002baa <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 800236c:	78fa      	ldrb	r2, [r7, #3]
 800236e:	6879      	ldr	r1, [r7, #4]
 8002370:	4613      	mov	r3, r2
 8002372:	011b      	lsls	r3, r3, #4
 8002374:	1a9b      	subs	r3, r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	440b      	add	r3, r1
 800237a:	331b      	adds	r3, #27
 800237c:	2201      	movs	r2, #1
 800237e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002380:	78fa      	ldrb	r2, [r7, #3]
 8002382:	6879      	ldr	r1, [r7, #4]
 8002384:	4613      	mov	r3, r2
 8002386:	011b      	lsls	r3, r3, #4
 8002388:	1a9b      	subs	r3, r3, r2
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	440b      	add	r3, r1
 800238e:	334d      	adds	r3, #77	@ 0x4d
 8002390:	2203      	movs	r2, #3
 8002392:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	78fa      	ldrb	r2, [r7, #3]
 800239a:	4611      	mov	r1, r2
 800239c:	4618      	mov	r0, r3
 800239e:	f004 fd7a 	bl	8006e96 <USB_HC_Halt>
 80023a2:	f000 bc02 	b.w	8002baa <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	78fa      	ldrb	r2, [r7, #3]
 80023ac:	4611      	mov	r1, r2
 80023ae:	4618      	mov	r0, r3
 80023b0:	f003 ffcd 	bl	800634e <USB_ReadChInterrupts>
 80023b4:	4603      	mov	r3, r0
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	f040 8305 	bne.w	80029ca <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80023c0:	78fb      	ldrb	r3, [r7, #3]
 80023c2:	015a      	lsls	r2, r3, #5
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	4413      	add	r3, r2
 80023c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023cc:	461a      	mov	r2, r3
 80023ce:	2302      	movs	r3, #2
 80023d0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80023d2:	78fa      	ldrb	r2, [r7, #3]
 80023d4:	6879      	ldr	r1, [r7, #4]
 80023d6:	4613      	mov	r3, r2
 80023d8:	011b      	lsls	r3, r3, #4
 80023da:	1a9b      	subs	r3, r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	440b      	add	r3, r1
 80023e0:	334d      	adds	r3, #77	@ 0x4d
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d114      	bne.n	8002412 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80023e8:	78fa      	ldrb	r2, [r7, #3]
 80023ea:	6879      	ldr	r1, [r7, #4]
 80023ec:	4613      	mov	r3, r2
 80023ee:	011b      	lsls	r3, r3, #4
 80023f0:	1a9b      	subs	r3, r3, r2
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	440b      	add	r3, r1
 80023f6:	334d      	adds	r3, #77	@ 0x4d
 80023f8:	2202      	movs	r2, #2
 80023fa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80023fc:	78fa      	ldrb	r2, [r7, #3]
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	4613      	mov	r3, r2
 8002402:	011b      	lsls	r3, r3, #4
 8002404:	1a9b      	subs	r3, r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	440b      	add	r3, r1
 800240a:	334c      	adds	r3, #76	@ 0x4c
 800240c:	2201      	movs	r2, #1
 800240e:	701a      	strb	r2, [r3, #0]
 8002410:	e2cc      	b.n	80029ac <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002412:	78fa      	ldrb	r2, [r7, #3]
 8002414:	6879      	ldr	r1, [r7, #4]
 8002416:	4613      	mov	r3, r2
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	1a9b      	subs	r3, r3, r2
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	440b      	add	r3, r1
 8002420:	334d      	adds	r3, #77	@ 0x4d
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	2b06      	cmp	r3, #6
 8002426:	d114      	bne.n	8002452 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002428:	78fa      	ldrb	r2, [r7, #3]
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	4613      	mov	r3, r2
 800242e:	011b      	lsls	r3, r3, #4
 8002430:	1a9b      	subs	r3, r3, r2
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	440b      	add	r3, r1
 8002436:	334d      	adds	r3, #77	@ 0x4d
 8002438:	2202      	movs	r2, #2
 800243a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 800243c:	78fa      	ldrb	r2, [r7, #3]
 800243e:	6879      	ldr	r1, [r7, #4]
 8002440:	4613      	mov	r3, r2
 8002442:	011b      	lsls	r3, r3, #4
 8002444:	1a9b      	subs	r3, r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	440b      	add	r3, r1
 800244a:	334c      	adds	r3, #76	@ 0x4c
 800244c:	2205      	movs	r2, #5
 800244e:	701a      	strb	r2, [r3, #0]
 8002450:	e2ac      	b.n	80029ac <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002452:	78fa      	ldrb	r2, [r7, #3]
 8002454:	6879      	ldr	r1, [r7, #4]
 8002456:	4613      	mov	r3, r2
 8002458:	011b      	lsls	r3, r3, #4
 800245a:	1a9b      	subs	r3, r3, r2
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	440b      	add	r3, r1
 8002460:	334d      	adds	r3, #77	@ 0x4d
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	2b07      	cmp	r3, #7
 8002466:	d00b      	beq.n	8002480 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002468:	78fa      	ldrb	r2, [r7, #3]
 800246a:	6879      	ldr	r1, [r7, #4]
 800246c:	4613      	mov	r3, r2
 800246e:	011b      	lsls	r3, r3, #4
 8002470:	1a9b      	subs	r3, r3, r2
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	440b      	add	r3, r1
 8002476:	334d      	adds	r3, #77	@ 0x4d
 8002478:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800247a:	2b09      	cmp	r3, #9
 800247c:	f040 80a6 	bne.w	80025cc <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002480:	78fa      	ldrb	r2, [r7, #3]
 8002482:	6879      	ldr	r1, [r7, #4]
 8002484:	4613      	mov	r3, r2
 8002486:	011b      	lsls	r3, r3, #4
 8002488:	1a9b      	subs	r3, r3, r2
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	440b      	add	r3, r1
 800248e:	334d      	adds	r3, #77	@ 0x4d
 8002490:	2202      	movs	r2, #2
 8002492:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002494:	78fa      	ldrb	r2, [r7, #3]
 8002496:	6879      	ldr	r1, [r7, #4]
 8002498:	4613      	mov	r3, r2
 800249a:	011b      	lsls	r3, r3, #4
 800249c:	1a9b      	subs	r3, r3, r2
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	440b      	add	r3, r1
 80024a2:	3344      	adds	r3, #68	@ 0x44
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	1c59      	adds	r1, r3, #1
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	4613      	mov	r3, r2
 80024ac:	011b      	lsls	r3, r3, #4
 80024ae:	1a9b      	subs	r3, r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	4403      	add	r3, r0
 80024b4:	3344      	adds	r3, #68	@ 0x44
 80024b6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80024b8:	78fa      	ldrb	r2, [r7, #3]
 80024ba:	6879      	ldr	r1, [r7, #4]
 80024bc:	4613      	mov	r3, r2
 80024be:	011b      	lsls	r3, r3, #4
 80024c0:	1a9b      	subs	r3, r3, r2
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	440b      	add	r3, r1
 80024c6:	3344      	adds	r3, #68	@ 0x44
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d943      	bls.n	8002556 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80024ce:	78fa      	ldrb	r2, [r7, #3]
 80024d0:	6879      	ldr	r1, [r7, #4]
 80024d2:	4613      	mov	r3, r2
 80024d4:	011b      	lsls	r3, r3, #4
 80024d6:	1a9b      	subs	r3, r3, r2
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	440b      	add	r3, r1
 80024dc:	3344      	adds	r3, #68	@ 0x44
 80024de:	2200      	movs	r2, #0
 80024e0:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80024e2:	78fa      	ldrb	r2, [r7, #3]
 80024e4:	6879      	ldr	r1, [r7, #4]
 80024e6:	4613      	mov	r3, r2
 80024e8:	011b      	lsls	r3, r3, #4
 80024ea:	1a9b      	subs	r3, r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	440b      	add	r3, r1
 80024f0:	331a      	adds	r3, #26
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d123      	bne.n	8002540 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80024f8:	78fa      	ldrb	r2, [r7, #3]
 80024fa:	6879      	ldr	r1, [r7, #4]
 80024fc:	4613      	mov	r3, r2
 80024fe:	011b      	lsls	r3, r3, #4
 8002500:	1a9b      	subs	r3, r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	440b      	add	r3, r1
 8002506:	331b      	adds	r3, #27
 8002508:	2200      	movs	r2, #0
 800250a:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800250c:	78fa      	ldrb	r2, [r7, #3]
 800250e:	6879      	ldr	r1, [r7, #4]
 8002510:	4613      	mov	r3, r2
 8002512:	011b      	lsls	r3, r3, #4
 8002514:	1a9b      	subs	r3, r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	440b      	add	r3, r1
 800251a:	331c      	adds	r3, #28
 800251c:	2200      	movs	r2, #0
 800251e:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002520:	78fb      	ldrb	r3, [r7, #3]
 8002522:	015a      	lsls	r2, r3, #5
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	4413      	add	r3, r2
 8002528:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	78fa      	ldrb	r2, [r7, #3]
 8002530:	0151      	lsls	r1, r2, #5
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	440a      	add	r2, r1
 8002536:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800253a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800253e:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002540:	78fa      	ldrb	r2, [r7, #3]
 8002542:	6879      	ldr	r1, [r7, #4]
 8002544:	4613      	mov	r3, r2
 8002546:	011b      	lsls	r3, r3, #4
 8002548:	1a9b      	subs	r3, r3, r2
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	440b      	add	r3, r1
 800254e:	334c      	adds	r3, #76	@ 0x4c
 8002550:	2204      	movs	r2, #4
 8002552:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002554:	e229      	b.n	80029aa <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002556:	78fa      	ldrb	r2, [r7, #3]
 8002558:	6879      	ldr	r1, [r7, #4]
 800255a:	4613      	mov	r3, r2
 800255c:	011b      	lsls	r3, r3, #4
 800255e:	1a9b      	subs	r3, r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	440b      	add	r3, r1
 8002564:	334c      	adds	r3, #76	@ 0x4c
 8002566:	2202      	movs	r2, #2
 8002568:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800256a:	78fa      	ldrb	r2, [r7, #3]
 800256c:	6879      	ldr	r1, [r7, #4]
 800256e:	4613      	mov	r3, r2
 8002570:	011b      	lsls	r3, r3, #4
 8002572:	1a9b      	subs	r3, r3, r2
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	440b      	add	r3, r1
 8002578:	3326      	adds	r3, #38	@ 0x26
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d00b      	beq.n	8002598 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002580:	78fa      	ldrb	r2, [r7, #3]
 8002582:	6879      	ldr	r1, [r7, #4]
 8002584:	4613      	mov	r3, r2
 8002586:	011b      	lsls	r3, r3, #4
 8002588:	1a9b      	subs	r3, r3, r2
 800258a:	009b      	lsls	r3, r3, #2
 800258c:	440b      	add	r3, r1
 800258e:	3326      	adds	r3, #38	@ 0x26
 8002590:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002592:	2b02      	cmp	r3, #2
 8002594:	f040 8209 	bne.w	80029aa <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002598:	78fb      	ldrb	r3, [r7, #3]
 800259a:	015a      	lsls	r2, r3, #5
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	4413      	add	r3, r2
 80025a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80025ae:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80025b6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80025b8:	78fb      	ldrb	r3, [r7, #3]
 80025ba:	015a      	lsls	r2, r3, #5
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	4413      	add	r3, r2
 80025c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025c4:	461a      	mov	r2, r3
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80025ca:	e1ee      	b.n	80029aa <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80025cc:	78fa      	ldrb	r2, [r7, #3]
 80025ce:	6879      	ldr	r1, [r7, #4]
 80025d0:	4613      	mov	r3, r2
 80025d2:	011b      	lsls	r3, r3, #4
 80025d4:	1a9b      	subs	r3, r3, r2
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	440b      	add	r3, r1
 80025da:	334d      	adds	r3, #77	@ 0x4d
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	2b05      	cmp	r3, #5
 80025e0:	f040 80c8 	bne.w	8002774 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80025e4:	78fa      	ldrb	r2, [r7, #3]
 80025e6:	6879      	ldr	r1, [r7, #4]
 80025e8:	4613      	mov	r3, r2
 80025ea:	011b      	lsls	r3, r3, #4
 80025ec:	1a9b      	subs	r3, r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	440b      	add	r3, r1
 80025f2:	334d      	adds	r3, #77	@ 0x4d
 80025f4:	2202      	movs	r2, #2
 80025f6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80025f8:	78fa      	ldrb	r2, [r7, #3]
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	4613      	mov	r3, r2
 80025fe:	011b      	lsls	r3, r3, #4
 8002600:	1a9b      	subs	r3, r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	440b      	add	r3, r1
 8002606:	331b      	adds	r3, #27
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	2b01      	cmp	r3, #1
 800260c:	f040 81ce 	bne.w	80029ac <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002610:	78fa      	ldrb	r2, [r7, #3]
 8002612:	6879      	ldr	r1, [r7, #4]
 8002614:	4613      	mov	r3, r2
 8002616:	011b      	lsls	r3, r3, #4
 8002618:	1a9b      	subs	r3, r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	440b      	add	r3, r1
 800261e:	3326      	adds	r3, #38	@ 0x26
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	2b03      	cmp	r3, #3
 8002624:	d16b      	bne.n	80026fe <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8002626:	78fa      	ldrb	r2, [r7, #3]
 8002628:	6879      	ldr	r1, [r7, #4]
 800262a:	4613      	mov	r3, r2
 800262c:	011b      	lsls	r3, r3, #4
 800262e:	1a9b      	subs	r3, r3, r2
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	440b      	add	r3, r1
 8002634:	3348      	adds	r3, #72	@ 0x48
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	1c59      	adds	r1, r3, #1
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	4613      	mov	r3, r2
 800263e:	011b      	lsls	r3, r3, #4
 8002640:	1a9b      	subs	r3, r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	4403      	add	r3, r0
 8002646:	3348      	adds	r3, #72	@ 0x48
 8002648:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800264a:	78fa      	ldrb	r2, [r7, #3]
 800264c:	6879      	ldr	r1, [r7, #4]
 800264e:	4613      	mov	r3, r2
 8002650:	011b      	lsls	r3, r3, #4
 8002652:	1a9b      	subs	r3, r3, r2
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	440b      	add	r3, r1
 8002658:	3348      	adds	r3, #72	@ 0x48
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2b02      	cmp	r3, #2
 800265e:	d943      	bls.n	80026e8 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002660:	78fa      	ldrb	r2, [r7, #3]
 8002662:	6879      	ldr	r1, [r7, #4]
 8002664:	4613      	mov	r3, r2
 8002666:	011b      	lsls	r3, r3, #4
 8002668:	1a9b      	subs	r3, r3, r2
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	440b      	add	r3, r1
 800266e:	3348      	adds	r3, #72	@ 0x48
 8002670:	2200      	movs	r2, #0
 8002672:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002674:	78fa      	ldrb	r2, [r7, #3]
 8002676:	6879      	ldr	r1, [r7, #4]
 8002678:	4613      	mov	r3, r2
 800267a:	011b      	lsls	r3, r3, #4
 800267c:	1a9b      	subs	r3, r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	440b      	add	r3, r1
 8002682:	331b      	adds	r3, #27
 8002684:	2200      	movs	r2, #0
 8002686:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002688:	78fa      	ldrb	r2, [r7, #3]
 800268a:	6879      	ldr	r1, [r7, #4]
 800268c:	4613      	mov	r3, r2
 800268e:	011b      	lsls	r3, r3, #4
 8002690:	1a9b      	subs	r3, r3, r2
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	440b      	add	r3, r1
 8002696:	3344      	adds	r3, #68	@ 0x44
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2b02      	cmp	r3, #2
 800269c:	d809      	bhi.n	80026b2 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800269e:	78fa      	ldrb	r2, [r7, #3]
 80026a0:	6879      	ldr	r1, [r7, #4]
 80026a2:	4613      	mov	r3, r2
 80026a4:	011b      	lsls	r3, r3, #4
 80026a6:	1a9b      	subs	r3, r3, r2
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	440b      	add	r3, r1
 80026ac:	331c      	adds	r3, #28
 80026ae:	2201      	movs	r2, #1
 80026b0:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80026b2:	78fb      	ldrb	r3, [r7, #3]
 80026b4:	015a      	lsls	r2, r3, #5
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	4413      	add	r3, r2
 80026ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	78fa      	ldrb	r2, [r7, #3]
 80026c2:	0151      	lsls	r1, r2, #5
 80026c4:	693a      	ldr	r2, [r7, #16]
 80026c6:	440a      	add	r2, r1
 80026c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80026cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026d0:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80026d2:	78fa      	ldrb	r2, [r7, #3]
 80026d4:	6879      	ldr	r1, [r7, #4]
 80026d6:	4613      	mov	r3, r2
 80026d8:	011b      	lsls	r3, r3, #4
 80026da:	1a9b      	subs	r3, r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	440b      	add	r3, r1
 80026e0:	334c      	adds	r3, #76	@ 0x4c
 80026e2:	2204      	movs	r2, #4
 80026e4:	701a      	strb	r2, [r3, #0]
 80026e6:	e014      	b.n	8002712 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80026e8:	78fa      	ldrb	r2, [r7, #3]
 80026ea:	6879      	ldr	r1, [r7, #4]
 80026ec:	4613      	mov	r3, r2
 80026ee:	011b      	lsls	r3, r3, #4
 80026f0:	1a9b      	subs	r3, r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	440b      	add	r3, r1
 80026f6:	334c      	adds	r3, #76	@ 0x4c
 80026f8:	2202      	movs	r2, #2
 80026fa:	701a      	strb	r2, [r3, #0]
 80026fc:	e009      	b.n	8002712 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80026fe:	78fa      	ldrb	r2, [r7, #3]
 8002700:	6879      	ldr	r1, [r7, #4]
 8002702:	4613      	mov	r3, r2
 8002704:	011b      	lsls	r3, r3, #4
 8002706:	1a9b      	subs	r3, r3, r2
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	440b      	add	r3, r1
 800270c:	334c      	adds	r3, #76	@ 0x4c
 800270e:	2202      	movs	r2, #2
 8002710:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002712:	78fa      	ldrb	r2, [r7, #3]
 8002714:	6879      	ldr	r1, [r7, #4]
 8002716:	4613      	mov	r3, r2
 8002718:	011b      	lsls	r3, r3, #4
 800271a:	1a9b      	subs	r3, r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	440b      	add	r3, r1
 8002720:	3326      	adds	r3, #38	@ 0x26
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d00b      	beq.n	8002740 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002728:	78fa      	ldrb	r2, [r7, #3]
 800272a:	6879      	ldr	r1, [r7, #4]
 800272c:	4613      	mov	r3, r2
 800272e:	011b      	lsls	r3, r3, #4
 8002730:	1a9b      	subs	r3, r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	440b      	add	r3, r1
 8002736:	3326      	adds	r3, #38	@ 0x26
 8002738:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800273a:	2b02      	cmp	r3, #2
 800273c:	f040 8136 	bne.w	80029ac <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002740:	78fb      	ldrb	r3, [r7, #3]
 8002742:	015a      	lsls	r2, r3, #5
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	4413      	add	r3, r2
 8002748:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002756:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800275e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002760:	78fb      	ldrb	r3, [r7, #3]
 8002762:	015a      	lsls	r2, r3, #5
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	4413      	add	r3, r2
 8002768:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800276c:	461a      	mov	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	6013      	str	r3, [r2, #0]
 8002772:	e11b      	b.n	80029ac <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002774:	78fa      	ldrb	r2, [r7, #3]
 8002776:	6879      	ldr	r1, [r7, #4]
 8002778:	4613      	mov	r3, r2
 800277a:	011b      	lsls	r3, r3, #4
 800277c:	1a9b      	subs	r3, r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	440b      	add	r3, r1
 8002782:	334d      	adds	r3, #77	@ 0x4d
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	2b03      	cmp	r3, #3
 8002788:	f040 8081 	bne.w	800288e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800278c:	78fa      	ldrb	r2, [r7, #3]
 800278e:	6879      	ldr	r1, [r7, #4]
 8002790:	4613      	mov	r3, r2
 8002792:	011b      	lsls	r3, r3, #4
 8002794:	1a9b      	subs	r3, r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	440b      	add	r3, r1
 800279a:	334d      	adds	r3, #77	@ 0x4d
 800279c:	2202      	movs	r2, #2
 800279e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80027a0:	78fa      	ldrb	r2, [r7, #3]
 80027a2:	6879      	ldr	r1, [r7, #4]
 80027a4:	4613      	mov	r3, r2
 80027a6:	011b      	lsls	r3, r3, #4
 80027a8:	1a9b      	subs	r3, r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	331b      	adds	r3, #27
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	f040 80fa 	bne.w	80029ac <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80027b8:	78fa      	ldrb	r2, [r7, #3]
 80027ba:	6879      	ldr	r1, [r7, #4]
 80027bc:	4613      	mov	r3, r2
 80027be:	011b      	lsls	r3, r3, #4
 80027c0:	1a9b      	subs	r3, r3, r2
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	440b      	add	r3, r1
 80027c6:	334c      	adds	r3, #76	@ 0x4c
 80027c8:	2202      	movs	r2, #2
 80027ca:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80027cc:	78fb      	ldrb	r3, [r7, #3]
 80027ce:	015a      	lsls	r2, r3, #5
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	4413      	add	r3, r2
 80027d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	78fa      	ldrb	r2, [r7, #3]
 80027dc:	0151      	lsls	r1, r2, #5
 80027de:	693a      	ldr	r2, [r7, #16]
 80027e0:	440a      	add	r2, r1
 80027e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80027e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027ea:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80027ec:	78fb      	ldrb	r3, [r7, #3]
 80027ee:	015a      	lsls	r2, r3, #5
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	4413      	add	r3, r2
 80027f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	78fa      	ldrb	r2, [r7, #3]
 80027fc:	0151      	lsls	r1, r2, #5
 80027fe:	693a      	ldr	r2, [r7, #16]
 8002800:	440a      	add	r2, r1
 8002802:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800280a:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 800280c:	78fb      	ldrb	r3, [r7, #3]
 800280e:	015a      	lsls	r2, r3, #5
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	4413      	add	r3, r2
 8002814:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	78fa      	ldrb	r2, [r7, #3]
 800281c:	0151      	lsls	r1, r2, #5
 800281e:	693a      	ldr	r2, [r7, #16]
 8002820:	440a      	add	r2, r1
 8002822:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002826:	f023 0320 	bic.w	r3, r3, #32
 800282a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800282c:	78fa      	ldrb	r2, [r7, #3]
 800282e:	6879      	ldr	r1, [r7, #4]
 8002830:	4613      	mov	r3, r2
 8002832:	011b      	lsls	r3, r3, #4
 8002834:	1a9b      	subs	r3, r3, r2
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	440b      	add	r3, r1
 800283a:	3326      	adds	r3, #38	@ 0x26
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d00b      	beq.n	800285a <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002842:	78fa      	ldrb	r2, [r7, #3]
 8002844:	6879      	ldr	r1, [r7, #4]
 8002846:	4613      	mov	r3, r2
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	1a9b      	subs	r3, r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	440b      	add	r3, r1
 8002850:	3326      	adds	r3, #38	@ 0x26
 8002852:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002854:	2b02      	cmp	r3, #2
 8002856:	f040 80a9 	bne.w	80029ac <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800285a:	78fb      	ldrb	r3, [r7, #3]
 800285c:	015a      	lsls	r2, r3, #5
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	4413      	add	r3, r2
 8002862:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002870:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002878:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800287a:	78fb      	ldrb	r3, [r7, #3]
 800287c:	015a      	lsls	r2, r3, #5
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	4413      	add	r3, r2
 8002882:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002886:	461a      	mov	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6013      	str	r3, [r2, #0]
 800288c:	e08e      	b.n	80029ac <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800288e:	78fa      	ldrb	r2, [r7, #3]
 8002890:	6879      	ldr	r1, [r7, #4]
 8002892:	4613      	mov	r3, r2
 8002894:	011b      	lsls	r3, r3, #4
 8002896:	1a9b      	subs	r3, r3, r2
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	440b      	add	r3, r1
 800289c:	334d      	adds	r3, #77	@ 0x4d
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	2b04      	cmp	r3, #4
 80028a2:	d143      	bne.n	800292c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80028a4:	78fa      	ldrb	r2, [r7, #3]
 80028a6:	6879      	ldr	r1, [r7, #4]
 80028a8:	4613      	mov	r3, r2
 80028aa:	011b      	lsls	r3, r3, #4
 80028ac:	1a9b      	subs	r3, r3, r2
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	440b      	add	r3, r1
 80028b2:	334d      	adds	r3, #77	@ 0x4d
 80028b4:	2202      	movs	r2, #2
 80028b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80028b8:	78fa      	ldrb	r2, [r7, #3]
 80028ba:	6879      	ldr	r1, [r7, #4]
 80028bc:	4613      	mov	r3, r2
 80028be:	011b      	lsls	r3, r3, #4
 80028c0:	1a9b      	subs	r3, r3, r2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	440b      	add	r3, r1
 80028c6:	334c      	adds	r3, #76	@ 0x4c
 80028c8:	2202      	movs	r2, #2
 80028ca:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028cc:	78fa      	ldrb	r2, [r7, #3]
 80028ce:	6879      	ldr	r1, [r7, #4]
 80028d0:	4613      	mov	r3, r2
 80028d2:	011b      	lsls	r3, r3, #4
 80028d4:	1a9b      	subs	r3, r3, r2
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	440b      	add	r3, r1
 80028da:	3326      	adds	r3, #38	@ 0x26
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d00a      	beq.n	80028f8 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80028e2:	78fa      	ldrb	r2, [r7, #3]
 80028e4:	6879      	ldr	r1, [r7, #4]
 80028e6:	4613      	mov	r3, r2
 80028e8:	011b      	lsls	r3, r3, #4
 80028ea:	1a9b      	subs	r3, r3, r2
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	440b      	add	r3, r1
 80028f0:	3326      	adds	r3, #38	@ 0x26
 80028f2:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d159      	bne.n	80029ac <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80028f8:	78fb      	ldrb	r3, [r7, #3]
 80028fa:	015a      	lsls	r2, r3, #5
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	4413      	add	r3, r2
 8002900:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800290e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002916:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002918:	78fb      	ldrb	r3, [r7, #3]
 800291a:	015a      	lsls	r2, r3, #5
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	4413      	add	r3, r2
 8002920:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002924:	461a      	mov	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	6013      	str	r3, [r2, #0]
 800292a:	e03f      	b.n	80029ac <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 800292c:	78fa      	ldrb	r2, [r7, #3]
 800292e:	6879      	ldr	r1, [r7, #4]
 8002930:	4613      	mov	r3, r2
 8002932:	011b      	lsls	r3, r3, #4
 8002934:	1a9b      	subs	r3, r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	440b      	add	r3, r1
 800293a:	334d      	adds	r3, #77	@ 0x4d
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	2b08      	cmp	r3, #8
 8002940:	d126      	bne.n	8002990 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002942:	78fa      	ldrb	r2, [r7, #3]
 8002944:	6879      	ldr	r1, [r7, #4]
 8002946:	4613      	mov	r3, r2
 8002948:	011b      	lsls	r3, r3, #4
 800294a:	1a9b      	subs	r3, r3, r2
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	440b      	add	r3, r1
 8002950:	334d      	adds	r3, #77	@ 0x4d
 8002952:	2202      	movs	r2, #2
 8002954:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002956:	78fa      	ldrb	r2, [r7, #3]
 8002958:	6879      	ldr	r1, [r7, #4]
 800295a:	4613      	mov	r3, r2
 800295c:	011b      	lsls	r3, r3, #4
 800295e:	1a9b      	subs	r3, r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	440b      	add	r3, r1
 8002964:	3344      	adds	r3, #68	@ 0x44
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	1c59      	adds	r1, r3, #1
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	4613      	mov	r3, r2
 800296e:	011b      	lsls	r3, r3, #4
 8002970:	1a9b      	subs	r3, r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	4403      	add	r3, r0
 8002976:	3344      	adds	r3, #68	@ 0x44
 8002978:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800297a:	78fa      	ldrb	r2, [r7, #3]
 800297c:	6879      	ldr	r1, [r7, #4]
 800297e:	4613      	mov	r3, r2
 8002980:	011b      	lsls	r3, r3, #4
 8002982:	1a9b      	subs	r3, r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	440b      	add	r3, r1
 8002988:	334c      	adds	r3, #76	@ 0x4c
 800298a:	2204      	movs	r2, #4
 800298c:	701a      	strb	r2, [r3, #0]
 800298e:	e00d      	b.n	80029ac <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002990:	78fa      	ldrb	r2, [r7, #3]
 8002992:	6879      	ldr	r1, [r7, #4]
 8002994:	4613      	mov	r3, r2
 8002996:	011b      	lsls	r3, r3, #4
 8002998:	1a9b      	subs	r3, r3, r2
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	440b      	add	r3, r1
 800299e:	334d      	adds	r3, #77	@ 0x4d
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	f000 8100 	beq.w	8002ba8 <HCD_HC_IN_IRQHandler+0xcca>
 80029a8:	e000      	b.n	80029ac <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80029aa:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80029ac:	78fa      	ldrb	r2, [r7, #3]
 80029ae:	6879      	ldr	r1, [r7, #4]
 80029b0:	4613      	mov	r3, r2
 80029b2:	011b      	lsls	r3, r3, #4
 80029b4:	1a9b      	subs	r3, r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	440b      	add	r3, r1
 80029ba:	334c      	adds	r3, #76	@ 0x4c
 80029bc:	781a      	ldrb	r2, [r3, #0]
 80029be:	78fb      	ldrb	r3, [r7, #3]
 80029c0:	4619      	mov	r1, r3
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f006 fdc0 	bl	8009548 <HAL_HCD_HC_NotifyURBChange_Callback>
 80029c8:	e0ef      	b.n	8002baa <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	78fa      	ldrb	r2, [r7, #3]
 80029d0:	4611      	mov	r1, r2
 80029d2:	4618      	mov	r0, r3
 80029d4:	f003 fcbb 	bl	800634e <USB_ReadChInterrupts>
 80029d8:	4603      	mov	r3, r0
 80029da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029de:	2b40      	cmp	r3, #64	@ 0x40
 80029e0:	d12f      	bne.n	8002a42 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80029e2:	78fb      	ldrb	r3, [r7, #3]
 80029e4:	015a      	lsls	r2, r3, #5
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	4413      	add	r3, r2
 80029ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029ee:	461a      	mov	r2, r3
 80029f0:	2340      	movs	r3, #64	@ 0x40
 80029f2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80029f4:	78fa      	ldrb	r2, [r7, #3]
 80029f6:	6879      	ldr	r1, [r7, #4]
 80029f8:	4613      	mov	r3, r2
 80029fa:	011b      	lsls	r3, r3, #4
 80029fc:	1a9b      	subs	r3, r3, r2
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	440b      	add	r3, r1
 8002a02:	334d      	adds	r3, #77	@ 0x4d
 8002a04:	2205      	movs	r2, #5
 8002a06:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002a08:	78fa      	ldrb	r2, [r7, #3]
 8002a0a:	6879      	ldr	r1, [r7, #4]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	011b      	lsls	r3, r3, #4
 8002a10:	1a9b      	subs	r3, r3, r2
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	440b      	add	r3, r1
 8002a16:	331a      	adds	r3, #26
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d109      	bne.n	8002a32 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002a1e:	78fa      	ldrb	r2, [r7, #3]
 8002a20:	6879      	ldr	r1, [r7, #4]
 8002a22:	4613      	mov	r3, r2
 8002a24:	011b      	lsls	r3, r3, #4
 8002a26:	1a9b      	subs	r3, r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	440b      	add	r3, r1
 8002a2c:	3344      	adds	r3, #68	@ 0x44
 8002a2e:	2200      	movs	r2, #0
 8002a30:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	78fa      	ldrb	r2, [r7, #3]
 8002a38:	4611      	mov	r1, r2
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f004 fa2b 	bl	8006e96 <USB_HC_Halt>
 8002a40:	e0b3      	b.n	8002baa <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	78fa      	ldrb	r2, [r7, #3]
 8002a48:	4611      	mov	r1, r2
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f003 fc7f 	bl	800634e <USB_ReadChInterrupts>
 8002a50:	4603      	mov	r3, r0
 8002a52:	f003 0310 	and.w	r3, r3, #16
 8002a56:	2b10      	cmp	r3, #16
 8002a58:	f040 80a7 	bne.w	8002baa <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002a5c:	78fa      	ldrb	r2, [r7, #3]
 8002a5e:	6879      	ldr	r1, [r7, #4]
 8002a60:	4613      	mov	r3, r2
 8002a62:	011b      	lsls	r3, r3, #4
 8002a64:	1a9b      	subs	r3, r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	440b      	add	r3, r1
 8002a6a:	3326      	adds	r3, #38	@ 0x26
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	2b03      	cmp	r3, #3
 8002a70:	d11b      	bne.n	8002aaa <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002a72:	78fa      	ldrb	r2, [r7, #3]
 8002a74:	6879      	ldr	r1, [r7, #4]
 8002a76:	4613      	mov	r3, r2
 8002a78:	011b      	lsls	r3, r3, #4
 8002a7a:	1a9b      	subs	r3, r3, r2
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	440b      	add	r3, r1
 8002a80:	3344      	adds	r3, #68	@ 0x44
 8002a82:	2200      	movs	r2, #0
 8002a84:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002a86:	78fa      	ldrb	r2, [r7, #3]
 8002a88:	6879      	ldr	r1, [r7, #4]
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	011b      	lsls	r3, r3, #4
 8002a8e:	1a9b      	subs	r3, r3, r2
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	440b      	add	r3, r1
 8002a94:	334d      	adds	r3, #77	@ 0x4d
 8002a96:	2204      	movs	r2, #4
 8002a98:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	78fa      	ldrb	r2, [r7, #3]
 8002aa0:	4611      	mov	r1, r2
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f004 f9f7 	bl	8006e96 <USB_HC_Halt>
 8002aa8:	e03f      	b.n	8002b2a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002aaa:	78fa      	ldrb	r2, [r7, #3]
 8002aac:	6879      	ldr	r1, [r7, #4]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	011b      	lsls	r3, r3, #4
 8002ab2:	1a9b      	subs	r3, r3, r2
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	440b      	add	r3, r1
 8002ab8:	3326      	adds	r3, #38	@ 0x26
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d00a      	beq.n	8002ad6 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002ac0:	78fa      	ldrb	r2, [r7, #3]
 8002ac2:	6879      	ldr	r1, [r7, #4]
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	011b      	lsls	r3, r3, #4
 8002ac8:	1a9b      	subs	r3, r3, r2
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	440b      	add	r3, r1
 8002ace:	3326      	adds	r3, #38	@ 0x26
 8002ad0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d129      	bne.n	8002b2a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002ad6:	78fa      	ldrb	r2, [r7, #3]
 8002ad8:	6879      	ldr	r1, [r7, #4]
 8002ada:	4613      	mov	r3, r2
 8002adc:	011b      	lsls	r3, r3, #4
 8002ade:	1a9b      	subs	r3, r3, r2
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	440b      	add	r3, r1
 8002ae4:	3344      	adds	r3, #68	@ 0x44
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	799b      	ldrb	r3, [r3, #6]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d00a      	beq.n	8002b08 <HCD_HC_IN_IRQHandler+0xc2a>
 8002af2:	78fa      	ldrb	r2, [r7, #3]
 8002af4:	6879      	ldr	r1, [r7, #4]
 8002af6:	4613      	mov	r3, r2
 8002af8:	011b      	lsls	r3, r3, #4
 8002afa:	1a9b      	subs	r3, r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	440b      	add	r3, r1
 8002b00:	331b      	adds	r3, #27
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d110      	bne.n	8002b2a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002b08:	78fa      	ldrb	r2, [r7, #3]
 8002b0a:	6879      	ldr	r1, [r7, #4]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	011b      	lsls	r3, r3, #4
 8002b10:	1a9b      	subs	r3, r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	440b      	add	r3, r1
 8002b16:	334d      	adds	r3, #77	@ 0x4d
 8002b18:	2204      	movs	r2, #4
 8002b1a:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	78fa      	ldrb	r2, [r7, #3]
 8002b22:	4611      	mov	r1, r2
 8002b24:	4618      	mov	r0, r3
 8002b26:	f004 f9b6 	bl	8006e96 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002b2a:	78fa      	ldrb	r2, [r7, #3]
 8002b2c:	6879      	ldr	r1, [r7, #4]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	011b      	lsls	r3, r3, #4
 8002b32:	1a9b      	subs	r3, r3, r2
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	440b      	add	r3, r1
 8002b38:	331b      	adds	r3, #27
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d129      	bne.n	8002b94 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002b40:	78fa      	ldrb	r2, [r7, #3]
 8002b42:	6879      	ldr	r1, [r7, #4]
 8002b44:	4613      	mov	r3, r2
 8002b46:	011b      	lsls	r3, r3, #4
 8002b48:	1a9b      	subs	r3, r3, r2
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	440b      	add	r3, r1
 8002b4e:	331b      	adds	r3, #27
 8002b50:	2200      	movs	r2, #0
 8002b52:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002b54:	78fb      	ldrb	r3, [r7, #3]
 8002b56:	015a      	lsls	r2, r3, #5
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	4413      	add	r3, r2
 8002b5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	78fa      	ldrb	r2, [r7, #3]
 8002b64:	0151      	lsls	r1, r2, #5
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	440a      	add	r2, r1
 8002b6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b72:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002b74:	78fb      	ldrb	r3, [r7, #3]
 8002b76:	015a      	lsls	r2, r3, #5
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	4413      	add	r3, r2
 8002b7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	78fa      	ldrb	r2, [r7, #3]
 8002b84:	0151      	lsls	r1, r2, #5
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	440a      	add	r2, r1
 8002b8a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b8e:	f043 0320 	orr.w	r3, r3, #32
 8002b92:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002b94:	78fb      	ldrb	r3, [r7, #3]
 8002b96:	015a      	lsls	r2, r3, #5
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	4413      	add	r3, r2
 8002b9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	2310      	movs	r3, #16
 8002ba4:	6093      	str	r3, [r2, #8]
 8002ba6:	e000      	b.n	8002baa <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002ba8:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002baa:	3718      	adds	r7, #24
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b086      	sub	sp, #24
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	460b      	mov	r3, r1
 8002bba:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	78fa      	ldrb	r2, [r7, #3]
 8002bcc:	4611      	mov	r1, r2
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f003 fbbd 	bl	800634e <USB_ReadChInterrupts>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	f003 0304 	and.w	r3, r3, #4
 8002bda:	2b04      	cmp	r3, #4
 8002bdc:	d11b      	bne.n	8002c16 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002bde:	78fb      	ldrb	r3, [r7, #3]
 8002be0:	015a      	lsls	r2, r3, #5
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	4413      	add	r3, r2
 8002be6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bea:	461a      	mov	r2, r3
 8002bec:	2304      	movs	r3, #4
 8002bee:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002bf0:	78fa      	ldrb	r2, [r7, #3]
 8002bf2:	6879      	ldr	r1, [r7, #4]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	011b      	lsls	r3, r3, #4
 8002bf8:	1a9b      	subs	r3, r3, r2
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	440b      	add	r3, r1
 8002bfe:	334d      	adds	r3, #77	@ 0x4d
 8002c00:	2207      	movs	r2, #7
 8002c02:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	78fa      	ldrb	r2, [r7, #3]
 8002c0a:	4611      	mov	r1, r2
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f004 f942 	bl	8006e96 <USB_HC_Halt>
 8002c12:	f000 bc6f 	b.w	80034f4 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	78fa      	ldrb	r2, [r7, #3]
 8002c1c:	4611      	mov	r1, r2
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f003 fb95 	bl	800634e <USB_ReadChInterrupts>
 8002c24:	4603      	mov	r3, r0
 8002c26:	f003 0320 	and.w	r3, r3, #32
 8002c2a:	2b20      	cmp	r3, #32
 8002c2c:	f040 8082 	bne.w	8002d34 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002c30:	78fb      	ldrb	r3, [r7, #3]
 8002c32:	015a      	lsls	r2, r3, #5
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	4413      	add	r3, r2
 8002c38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	2320      	movs	r3, #32
 8002c40:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002c42:	78fa      	ldrb	r2, [r7, #3]
 8002c44:	6879      	ldr	r1, [r7, #4]
 8002c46:	4613      	mov	r3, r2
 8002c48:	011b      	lsls	r3, r3, #4
 8002c4a:	1a9b      	subs	r3, r3, r2
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	440b      	add	r3, r1
 8002c50:	3319      	adds	r3, #25
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d124      	bne.n	8002ca2 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002c58:	78fa      	ldrb	r2, [r7, #3]
 8002c5a:	6879      	ldr	r1, [r7, #4]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	011b      	lsls	r3, r3, #4
 8002c60:	1a9b      	subs	r3, r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	440b      	add	r3, r1
 8002c66:	3319      	adds	r3, #25
 8002c68:	2200      	movs	r2, #0
 8002c6a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002c6c:	78fa      	ldrb	r2, [r7, #3]
 8002c6e:	6879      	ldr	r1, [r7, #4]
 8002c70:	4613      	mov	r3, r2
 8002c72:	011b      	lsls	r3, r3, #4
 8002c74:	1a9b      	subs	r3, r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	440b      	add	r3, r1
 8002c7a:	334c      	adds	r3, #76	@ 0x4c
 8002c7c:	2202      	movs	r2, #2
 8002c7e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002c80:	78fa      	ldrb	r2, [r7, #3]
 8002c82:	6879      	ldr	r1, [r7, #4]
 8002c84:	4613      	mov	r3, r2
 8002c86:	011b      	lsls	r3, r3, #4
 8002c88:	1a9b      	subs	r3, r3, r2
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	440b      	add	r3, r1
 8002c8e:	334d      	adds	r3, #77	@ 0x4d
 8002c90:	2203      	movs	r2, #3
 8002c92:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	78fa      	ldrb	r2, [r7, #3]
 8002c9a:	4611      	mov	r1, r2
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f004 f8fa 	bl	8006e96 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002ca2:	78fa      	ldrb	r2, [r7, #3]
 8002ca4:	6879      	ldr	r1, [r7, #4]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	011b      	lsls	r3, r3, #4
 8002caa:	1a9b      	subs	r3, r3, r2
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	440b      	add	r3, r1
 8002cb0:	331a      	adds	r3, #26
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	f040 841d 	bne.w	80034f4 <HCD_HC_OUT_IRQHandler+0x944>
 8002cba:	78fa      	ldrb	r2, [r7, #3]
 8002cbc:	6879      	ldr	r1, [r7, #4]
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	011b      	lsls	r3, r3, #4
 8002cc2:	1a9b      	subs	r3, r3, r2
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	440b      	add	r3, r1
 8002cc8:	331b      	adds	r3, #27
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f040 8411 	bne.w	80034f4 <HCD_HC_OUT_IRQHandler+0x944>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002cd2:	78fa      	ldrb	r2, [r7, #3]
 8002cd4:	6879      	ldr	r1, [r7, #4]
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	011b      	lsls	r3, r3, #4
 8002cda:	1a9b      	subs	r3, r3, r2
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	440b      	add	r3, r1
 8002ce0:	3326      	adds	r3, #38	@ 0x26
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d009      	beq.n	8002cfc <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002ce8:	78fa      	ldrb	r2, [r7, #3]
 8002cea:	6879      	ldr	r1, [r7, #4]
 8002cec:	4613      	mov	r3, r2
 8002cee:	011b      	lsls	r3, r3, #4
 8002cf0:	1a9b      	subs	r3, r3, r2
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	440b      	add	r3, r1
 8002cf6:	331b      	adds	r3, #27
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002cfc:	78fa      	ldrb	r2, [r7, #3]
 8002cfe:	6879      	ldr	r1, [r7, #4]
 8002d00:	4613      	mov	r3, r2
 8002d02:	011b      	lsls	r3, r3, #4
 8002d04:	1a9b      	subs	r3, r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	440b      	add	r3, r1
 8002d0a:	334d      	adds	r3, #77	@ 0x4d
 8002d0c:	2203      	movs	r2, #3
 8002d0e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	78fa      	ldrb	r2, [r7, #3]
 8002d16:	4611      	mov	r1, r2
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f004 f8bc 	bl	8006e96 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002d1e:	78fa      	ldrb	r2, [r7, #3]
 8002d20:	6879      	ldr	r1, [r7, #4]
 8002d22:	4613      	mov	r3, r2
 8002d24:	011b      	lsls	r3, r3, #4
 8002d26:	1a9b      	subs	r3, r3, r2
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	440b      	add	r3, r1
 8002d2c:	3344      	adds	r3, #68	@ 0x44
 8002d2e:	2200      	movs	r2, #0
 8002d30:	601a      	str	r2, [r3, #0]
 8002d32:	e3df      	b.n	80034f4 <HCD_HC_OUT_IRQHandler+0x944>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	78fa      	ldrb	r2, [r7, #3]
 8002d3a:	4611      	mov	r1, r2
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f003 fb06 	bl	800634e <USB_ReadChInterrupts>
 8002d42:	4603      	mov	r3, r0
 8002d44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d4c:	d111      	bne.n	8002d72 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002d4e:	78fb      	ldrb	r3, [r7, #3]
 8002d50:	015a      	lsls	r2, r3, #5
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	4413      	add	r3, r2
 8002d56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d60:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	78fa      	ldrb	r2, [r7, #3]
 8002d68:	4611      	mov	r1, r2
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f004 f893 	bl	8006e96 <USB_HC_Halt>
 8002d70:	e3c0      	b.n	80034f4 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	78fa      	ldrb	r2, [r7, #3]
 8002d78:	4611      	mov	r1, r2
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f003 fae7 	bl	800634e <USB_ReadChInterrupts>
 8002d80:	4603      	mov	r3, r0
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d168      	bne.n	8002e5c <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002d8a:	78fa      	ldrb	r2, [r7, #3]
 8002d8c:	6879      	ldr	r1, [r7, #4]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	011b      	lsls	r3, r3, #4
 8002d92:	1a9b      	subs	r3, r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	440b      	add	r3, r1
 8002d98:	3344      	adds	r3, #68	@ 0x44
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	78fa      	ldrb	r2, [r7, #3]
 8002da4:	4611      	mov	r1, r2
 8002da6:	4618      	mov	r0, r3
 8002da8:	f003 fad1 	bl	800634e <USB_ReadChInterrupts>
 8002dac:	4603      	mov	r3, r0
 8002dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002db2:	2b40      	cmp	r3, #64	@ 0x40
 8002db4:	d112      	bne.n	8002ddc <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002db6:	78fa      	ldrb	r2, [r7, #3]
 8002db8:	6879      	ldr	r1, [r7, #4]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	011b      	lsls	r3, r3, #4
 8002dbe:	1a9b      	subs	r3, r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	440b      	add	r3, r1
 8002dc4:	3319      	adds	r3, #25
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002dca:	78fb      	ldrb	r3, [r7, #3]
 8002dcc:	015a      	lsls	r2, r3, #5
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	4413      	add	r3, r2
 8002dd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	2340      	movs	r3, #64	@ 0x40
 8002dda:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002ddc:	78fa      	ldrb	r2, [r7, #3]
 8002dde:	6879      	ldr	r1, [r7, #4]
 8002de0:	4613      	mov	r3, r2
 8002de2:	011b      	lsls	r3, r3, #4
 8002de4:	1a9b      	subs	r3, r3, r2
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	440b      	add	r3, r1
 8002dea:	331b      	adds	r3, #27
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d019      	beq.n	8002e26 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002df2:	78fa      	ldrb	r2, [r7, #3]
 8002df4:	6879      	ldr	r1, [r7, #4]
 8002df6:	4613      	mov	r3, r2
 8002df8:	011b      	lsls	r3, r3, #4
 8002dfa:	1a9b      	subs	r3, r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	440b      	add	r3, r1
 8002e00:	331b      	adds	r3, #27
 8002e02:	2200      	movs	r2, #0
 8002e04:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002e06:	78fb      	ldrb	r3, [r7, #3]
 8002e08:	015a      	lsls	r2, r3, #5
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	4413      	add	r3, r2
 8002e0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	78fa      	ldrb	r2, [r7, #3]
 8002e16:	0151      	lsls	r1, r2, #5
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	440a      	add	r2, r1
 8002e1c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002e20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e24:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002e26:	78fb      	ldrb	r3, [r7, #3]
 8002e28:	015a      	lsls	r2, r3, #5
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e32:	461a      	mov	r2, r3
 8002e34:	2301      	movs	r3, #1
 8002e36:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002e38:	78fa      	ldrb	r2, [r7, #3]
 8002e3a:	6879      	ldr	r1, [r7, #4]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	011b      	lsls	r3, r3, #4
 8002e40:	1a9b      	subs	r3, r3, r2
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	440b      	add	r3, r1
 8002e46:	334d      	adds	r3, #77	@ 0x4d
 8002e48:	2201      	movs	r2, #1
 8002e4a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	78fa      	ldrb	r2, [r7, #3]
 8002e52:	4611      	mov	r1, r2
 8002e54:	4618      	mov	r0, r3
 8002e56:	f004 f81e 	bl	8006e96 <USB_HC_Halt>
 8002e5a:	e34b      	b.n	80034f4 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	78fa      	ldrb	r2, [r7, #3]
 8002e62:	4611      	mov	r1, r2
 8002e64:	4618      	mov	r0, r3
 8002e66:	f003 fa72 	bl	800634e <USB_ReadChInterrupts>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e70:	2b40      	cmp	r3, #64	@ 0x40
 8002e72:	d139      	bne.n	8002ee8 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002e74:	78fa      	ldrb	r2, [r7, #3]
 8002e76:	6879      	ldr	r1, [r7, #4]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	011b      	lsls	r3, r3, #4
 8002e7c:	1a9b      	subs	r3, r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	440b      	add	r3, r1
 8002e82:	334d      	adds	r3, #77	@ 0x4d
 8002e84:	2205      	movs	r2, #5
 8002e86:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002e88:	78fa      	ldrb	r2, [r7, #3]
 8002e8a:	6879      	ldr	r1, [r7, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	011b      	lsls	r3, r3, #4
 8002e90:	1a9b      	subs	r3, r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	440b      	add	r3, r1
 8002e96:	331a      	adds	r3, #26
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d109      	bne.n	8002eb2 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002e9e:	78fa      	ldrb	r2, [r7, #3]
 8002ea0:	6879      	ldr	r1, [r7, #4]
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	011b      	lsls	r3, r3, #4
 8002ea6:	1a9b      	subs	r3, r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	440b      	add	r3, r1
 8002eac:	3319      	adds	r3, #25
 8002eae:	2201      	movs	r2, #1
 8002eb0:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002eb2:	78fa      	ldrb	r2, [r7, #3]
 8002eb4:	6879      	ldr	r1, [r7, #4]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	011b      	lsls	r3, r3, #4
 8002eba:	1a9b      	subs	r3, r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	440b      	add	r3, r1
 8002ec0:	3344      	adds	r3, #68	@ 0x44
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	78fa      	ldrb	r2, [r7, #3]
 8002ecc:	4611      	mov	r1, r2
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f003 ffe1 	bl	8006e96 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002ed4:	78fb      	ldrb	r3, [r7, #3]
 8002ed6:	015a      	lsls	r2, r3, #5
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	4413      	add	r3, r2
 8002edc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	2340      	movs	r3, #64	@ 0x40
 8002ee4:	6093      	str	r3, [r2, #8]
 8002ee6:	e305      	b.n	80034f4 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	78fa      	ldrb	r2, [r7, #3]
 8002eee:	4611      	mov	r1, r2
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f003 fa2c 	bl	800634e <USB_ReadChInterrupts>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	f003 0308 	and.w	r3, r3, #8
 8002efc:	2b08      	cmp	r3, #8
 8002efe:	d11a      	bne.n	8002f36 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002f00:	78fb      	ldrb	r3, [r7, #3]
 8002f02:	015a      	lsls	r2, r3, #5
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	4413      	add	r3, r2
 8002f08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	2308      	movs	r3, #8
 8002f10:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002f12:	78fa      	ldrb	r2, [r7, #3]
 8002f14:	6879      	ldr	r1, [r7, #4]
 8002f16:	4613      	mov	r3, r2
 8002f18:	011b      	lsls	r3, r3, #4
 8002f1a:	1a9b      	subs	r3, r3, r2
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	440b      	add	r3, r1
 8002f20:	334d      	adds	r3, #77	@ 0x4d
 8002f22:	2206      	movs	r2, #6
 8002f24:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	78fa      	ldrb	r2, [r7, #3]
 8002f2c:	4611      	mov	r1, r2
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f003 ffb1 	bl	8006e96 <USB_HC_Halt>
 8002f34:	e2de      	b.n	80034f4 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	78fa      	ldrb	r2, [r7, #3]
 8002f3c:	4611      	mov	r1, r2
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f003 fa05 	bl	800634e <USB_ReadChInterrupts>
 8002f44:	4603      	mov	r3, r0
 8002f46:	f003 0310 	and.w	r3, r3, #16
 8002f4a:	2b10      	cmp	r3, #16
 8002f4c:	d144      	bne.n	8002fd8 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002f4e:	78fa      	ldrb	r2, [r7, #3]
 8002f50:	6879      	ldr	r1, [r7, #4]
 8002f52:	4613      	mov	r3, r2
 8002f54:	011b      	lsls	r3, r3, #4
 8002f56:	1a9b      	subs	r3, r3, r2
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	440b      	add	r3, r1
 8002f5c:	3344      	adds	r3, #68	@ 0x44
 8002f5e:	2200      	movs	r2, #0
 8002f60:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002f62:	78fa      	ldrb	r2, [r7, #3]
 8002f64:	6879      	ldr	r1, [r7, #4]
 8002f66:	4613      	mov	r3, r2
 8002f68:	011b      	lsls	r3, r3, #4
 8002f6a:	1a9b      	subs	r3, r3, r2
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	440b      	add	r3, r1
 8002f70:	334d      	adds	r3, #77	@ 0x4d
 8002f72:	2204      	movs	r2, #4
 8002f74:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8002f76:	78fa      	ldrb	r2, [r7, #3]
 8002f78:	6879      	ldr	r1, [r7, #4]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	011b      	lsls	r3, r3, #4
 8002f7e:	1a9b      	subs	r3, r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	440b      	add	r3, r1
 8002f84:	3319      	adds	r3, #25
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d114      	bne.n	8002fb6 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002f8c:	78fa      	ldrb	r2, [r7, #3]
 8002f8e:	6879      	ldr	r1, [r7, #4]
 8002f90:	4613      	mov	r3, r2
 8002f92:	011b      	lsls	r3, r3, #4
 8002f94:	1a9b      	subs	r3, r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	440b      	add	r3, r1
 8002f9a:	3318      	adds	r3, #24
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d109      	bne.n	8002fb6 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8002fa2:	78fa      	ldrb	r2, [r7, #3]
 8002fa4:	6879      	ldr	r1, [r7, #4]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	011b      	lsls	r3, r3, #4
 8002faa:	1a9b      	subs	r3, r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	440b      	add	r3, r1
 8002fb0:	3319      	adds	r3, #25
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	78fa      	ldrb	r2, [r7, #3]
 8002fbc:	4611      	mov	r1, r2
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f003 ff69 	bl	8006e96 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002fc4:	78fb      	ldrb	r3, [r7, #3]
 8002fc6:	015a      	lsls	r2, r3, #5
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	4413      	add	r3, r2
 8002fcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	2310      	movs	r3, #16
 8002fd4:	6093      	str	r3, [r2, #8]
 8002fd6:	e28d      	b.n	80034f4 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	78fa      	ldrb	r2, [r7, #3]
 8002fde:	4611      	mov	r1, r2
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f003 f9b4 	bl	800634e <USB_ReadChInterrupts>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fec:	2b80      	cmp	r3, #128	@ 0x80
 8002fee:	d169      	bne.n	80030c4 <HCD_HC_OUT_IRQHandler+0x514>
  {
    if (hhcd->Init.dma_enable == 0U)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	799b      	ldrb	r3, [r3, #6]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d111      	bne.n	800301c <HCD_HC_OUT_IRQHandler+0x46c>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8002ff8:	78fa      	ldrb	r2, [r7, #3]
 8002ffa:	6879      	ldr	r1, [r7, #4]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	011b      	lsls	r3, r3, #4
 8003000:	1a9b      	subs	r3, r3, r2
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	440b      	add	r3, r1
 8003006:	334d      	adds	r3, #77	@ 0x4d
 8003008:	2207      	movs	r2, #7
 800300a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	78fa      	ldrb	r2, [r7, #3]
 8003012:	4611      	mov	r1, r2
 8003014:	4618      	mov	r0, r3
 8003016:	f003 ff3e 	bl	8006e96 <USB_HC_Halt>
 800301a:	e049      	b.n	80030b0 <HCD_HC_OUT_IRQHandler+0x500>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800301c:	78fa      	ldrb	r2, [r7, #3]
 800301e:	6879      	ldr	r1, [r7, #4]
 8003020:	4613      	mov	r3, r2
 8003022:	011b      	lsls	r3, r3, #4
 8003024:	1a9b      	subs	r3, r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	440b      	add	r3, r1
 800302a:	3344      	adds	r3, #68	@ 0x44
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	1c59      	adds	r1, r3, #1
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	4613      	mov	r3, r2
 8003034:	011b      	lsls	r3, r3, #4
 8003036:	1a9b      	subs	r3, r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	4403      	add	r3, r0
 800303c:	3344      	adds	r3, #68	@ 0x44
 800303e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003040:	78fa      	ldrb	r2, [r7, #3]
 8003042:	6879      	ldr	r1, [r7, #4]
 8003044:	4613      	mov	r3, r2
 8003046:	011b      	lsls	r3, r3, #4
 8003048:	1a9b      	subs	r3, r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	440b      	add	r3, r1
 800304e:	3344      	adds	r3, #68	@ 0x44
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2b02      	cmp	r3, #2
 8003054:	d922      	bls.n	800309c <HCD_HC_OUT_IRQHandler+0x4ec>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003056:	78fa      	ldrb	r2, [r7, #3]
 8003058:	6879      	ldr	r1, [r7, #4]
 800305a:	4613      	mov	r3, r2
 800305c:	011b      	lsls	r3, r3, #4
 800305e:	1a9b      	subs	r3, r3, r2
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	440b      	add	r3, r1
 8003064:	3344      	adds	r3, #68	@ 0x44
 8003066:	2200      	movs	r2, #0
 8003068:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800306a:	78fa      	ldrb	r2, [r7, #3]
 800306c:	6879      	ldr	r1, [r7, #4]
 800306e:	4613      	mov	r3, r2
 8003070:	011b      	lsls	r3, r3, #4
 8003072:	1a9b      	subs	r3, r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	440b      	add	r3, r1
 8003078:	334c      	adds	r3, #76	@ 0x4c
 800307a:	2204      	movs	r2, #4
 800307c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800307e:	78fa      	ldrb	r2, [r7, #3]
 8003080:	6879      	ldr	r1, [r7, #4]
 8003082:	4613      	mov	r3, r2
 8003084:	011b      	lsls	r3, r3, #4
 8003086:	1a9b      	subs	r3, r3, r2
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	440b      	add	r3, r1
 800308c:	334c      	adds	r3, #76	@ 0x4c
 800308e:	781a      	ldrb	r2, [r3, #0]
 8003090:	78fb      	ldrb	r3, [r7, #3]
 8003092:	4619      	mov	r1, r3
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f006 fa57 	bl	8009548 <HAL_HCD_HC_NotifyURBChange_Callback>
 800309a:	e009      	b.n	80030b0 <HCD_HC_OUT_IRQHandler+0x500>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800309c:	78fa      	ldrb	r2, [r7, #3]
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	4613      	mov	r3, r2
 80030a2:	011b      	lsls	r3, r3, #4
 80030a4:	1a9b      	subs	r3, r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	440b      	add	r3, r1
 80030aa:	334c      	adds	r3, #76	@ 0x4c
 80030ac:	2202      	movs	r2, #2
 80030ae:	701a      	strb	r2, [r3, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80030b0:	78fb      	ldrb	r3, [r7, #3]
 80030b2:	015a      	lsls	r2, r3, #5
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	4413      	add	r3, r2
 80030b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030bc:	461a      	mov	r2, r3
 80030be:	2380      	movs	r3, #128	@ 0x80
 80030c0:	6093      	str	r3, [r2, #8]
 80030c2:	e217      	b.n	80034f4 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	78fa      	ldrb	r2, [r7, #3]
 80030ca:	4611      	mov	r1, r2
 80030cc:	4618      	mov	r0, r3
 80030ce:	f003 f93e 	bl	800634e <USB_ReadChInterrupts>
 80030d2:	4603      	mov	r3, r0
 80030d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030dc:	d11b      	bne.n	8003116 <HCD_HC_OUT_IRQHandler+0x566>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80030de:	78fa      	ldrb	r2, [r7, #3]
 80030e0:	6879      	ldr	r1, [r7, #4]
 80030e2:	4613      	mov	r3, r2
 80030e4:	011b      	lsls	r3, r3, #4
 80030e6:	1a9b      	subs	r3, r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	440b      	add	r3, r1
 80030ec:	334d      	adds	r3, #77	@ 0x4d
 80030ee:	2209      	movs	r2, #9
 80030f0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	78fa      	ldrb	r2, [r7, #3]
 80030f8:	4611      	mov	r1, r2
 80030fa:	4618      	mov	r0, r3
 80030fc:	f003 fecb 	bl	8006e96 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003100:	78fb      	ldrb	r3, [r7, #3]
 8003102:	015a      	lsls	r2, r3, #5
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	4413      	add	r3, r2
 8003108:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800310c:	461a      	mov	r2, r3
 800310e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003112:	6093      	str	r3, [r2, #8]
 8003114:	e1ee      	b.n	80034f4 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	78fa      	ldrb	r2, [r7, #3]
 800311c:	4611      	mov	r1, r2
 800311e:	4618      	mov	r0, r3
 8003120:	f003 f915 	bl	800634e <USB_ReadChInterrupts>
 8003124:	4603      	mov	r3, r0
 8003126:	f003 0302 	and.w	r3, r3, #2
 800312a:	2b02      	cmp	r3, #2
 800312c:	f040 81df 	bne.w	80034ee <HCD_HC_OUT_IRQHandler+0x93e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003130:	78fb      	ldrb	r3, [r7, #3]
 8003132:	015a      	lsls	r2, r3, #5
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	4413      	add	r3, r2
 8003138:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800313c:	461a      	mov	r2, r3
 800313e:	2302      	movs	r3, #2
 8003140:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003142:	78fa      	ldrb	r2, [r7, #3]
 8003144:	6879      	ldr	r1, [r7, #4]
 8003146:	4613      	mov	r3, r2
 8003148:	011b      	lsls	r3, r3, #4
 800314a:	1a9b      	subs	r3, r3, r2
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	440b      	add	r3, r1
 8003150:	334d      	adds	r3, #77	@ 0x4d
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	2b01      	cmp	r3, #1
 8003156:	f040 8093 	bne.w	8003280 <HCD_HC_OUT_IRQHandler+0x6d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800315a:	78fa      	ldrb	r2, [r7, #3]
 800315c:	6879      	ldr	r1, [r7, #4]
 800315e:	4613      	mov	r3, r2
 8003160:	011b      	lsls	r3, r3, #4
 8003162:	1a9b      	subs	r3, r3, r2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	440b      	add	r3, r1
 8003168:	334d      	adds	r3, #77	@ 0x4d
 800316a:	2202      	movs	r2, #2
 800316c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800316e:	78fa      	ldrb	r2, [r7, #3]
 8003170:	6879      	ldr	r1, [r7, #4]
 8003172:	4613      	mov	r3, r2
 8003174:	011b      	lsls	r3, r3, #4
 8003176:	1a9b      	subs	r3, r3, r2
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	440b      	add	r3, r1
 800317c:	334c      	adds	r3, #76	@ 0x4c
 800317e:	2201      	movs	r2, #1
 8003180:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003182:	78fa      	ldrb	r2, [r7, #3]
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	4613      	mov	r3, r2
 8003188:	011b      	lsls	r3, r3, #4
 800318a:	1a9b      	subs	r3, r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	440b      	add	r3, r1
 8003190:	3326      	adds	r3, #38	@ 0x26
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	2b02      	cmp	r3, #2
 8003196:	d00b      	beq.n	80031b0 <HCD_HC_OUT_IRQHandler+0x600>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003198:	78fa      	ldrb	r2, [r7, #3]
 800319a:	6879      	ldr	r1, [r7, #4]
 800319c:	4613      	mov	r3, r2
 800319e:	011b      	lsls	r3, r3, #4
 80031a0:	1a9b      	subs	r3, r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	3326      	adds	r3, #38	@ 0x26
 80031a8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80031aa:	2b03      	cmp	r3, #3
 80031ac:	f040 8190 	bne.w	80034d0 <HCD_HC_OUT_IRQHandler+0x920>
      {
        if (hhcd->Init.dma_enable == 0U)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	799b      	ldrb	r3, [r3, #6]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d115      	bne.n	80031e4 <HCD_HC_OUT_IRQHandler+0x634>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80031b8:	78fa      	ldrb	r2, [r7, #3]
 80031ba:	6879      	ldr	r1, [r7, #4]
 80031bc:	4613      	mov	r3, r2
 80031be:	011b      	lsls	r3, r3, #4
 80031c0:	1a9b      	subs	r3, r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	440b      	add	r3, r1
 80031c6:	333d      	adds	r3, #61	@ 0x3d
 80031c8:	781b      	ldrb	r3, [r3, #0]
 80031ca:	78fa      	ldrb	r2, [r7, #3]
 80031cc:	f083 0301 	eor.w	r3, r3, #1
 80031d0:	b2d8      	uxtb	r0, r3
 80031d2:	6879      	ldr	r1, [r7, #4]
 80031d4:	4613      	mov	r3, r2
 80031d6:	011b      	lsls	r3, r3, #4
 80031d8:	1a9b      	subs	r3, r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	440b      	add	r3, r1
 80031de:	333d      	adds	r3, #61	@ 0x3d
 80031e0:	4602      	mov	r2, r0
 80031e2:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	799b      	ldrb	r3, [r3, #6]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	f040 8171 	bne.w	80034d0 <HCD_HC_OUT_IRQHandler+0x920>
 80031ee:	78fa      	ldrb	r2, [r7, #3]
 80031f0:	6879      	ldr	r1, [r7, #4]
 80031f2:	4613      	mov	r3, r2
 80031f4:	011b      	lsls	r3, r3, #4
 80031f6:	1a9b      	subs	r3, r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	440b      	add	r3, r1
 80031fc:	3334      	adds	r3, #52	@ 0x34
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	f000 8165 	beq.w	80034d0 <HCD_HC_OUT_IRQHandler+0x920>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003206:	78fa      	ldrb	r2, [r7, #3]
 8003208:	6879      	ldr	r1, [r7, #4]
 800320a:	4613      	mov	r3, r2
 800320c:	011b      	lsls	r3, r3, #4
 800320e:	1a9b      	subs	r3, r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	440b      	add	r3, r1
 8003214:	3334      	adds	r3, #52	@ 0x34
 8003216:	6819      	ldr	r1, [r3, #0]
 8003218:	78fa      	ldrb	r2, [r7, #3]
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	4613      	mov	r3, r2
 800321e:	011b      	lsls	r3, r3, #4
 8003220:	1a9b      	subs	r3, r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	4403      	add	r3, r0
 8003226:	3328      	adds	r3, #40	@ 0x28
 8003228:	881b      	ldrh	r3, [r3, #0]
 800322a:	440b      	add	r3, r1
 800322c:	1e59      	subs	r1, r3, #1
 800322e:	78fa      	ldrb	r2, [r7, #3]
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	4613      	mov	r3, r2
 8003234:	011b      	lsls	r3, r3, #4
 8003236:	1a9b      	subs	r3, r3, r2
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	4403      	add	r3, r0
 800323c:	3328      	adds	r3, #40	@ 0x28
 800323e:	881b      	ldrh	r3, [r3, #0]
 8003240:	fbb1 f3f3 	udiv	r3, r1, r3
 8003244:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	f003 0301 	and.w	r3, r3, #1
 800324c:	2b00      	cmp	r3, #0
 800324e:	f000 813f 	beq.w	80034d0 <HCD_HC_OUT_IRQHandler+0x920>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003252:	78fa      	ldrb	r2, [r7, #3]
 8003254:	6879      	ldr	r1, [r7, #4]
 8003256:	4613      	mov	r3, r2
 8003258:	011b      	lsls	r3, r3, #4
 800325a:	1a9b      	subs	r3, r3, r2
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	440b      	add	r3, r1
 8003260:	333d      	adds	r3, #61	@ 0x3d
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	78fa      	ldrb	r2, [r7, #3]
 8003266:	f083 0301 	eor.w	r3, r3, #1
 800326a:	b2d8      	uxtb	r0, r3
 800326c:	6879      	ldr	r1, [r7, #4]
 800326e:	4613      	mov	r3, r2
 8003270:	011b      	lsls	r3, r3, #4
 8003272:	1a9b      	subs	r3, r3, r2
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	440b      	add	r3, r1
 8003278:	333d      	adds	r3, #61	@ 0x3d
 800327a:	4602      	mov	r2, r0
 800327c:	701a      	strb	r2, [r3, #0]
 800327e:	e127      	b.n	80034d0 <HCD_HC_OUT_IRQHandler+0x920>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003280:	78fa      	ldrb	r2, [r7, #3]
 8003282:	6879      	ldr	r1, [r7, #4]
 8003284:	4613      	mov	r3, r2
 8003286:	011b      	lsls	r3, r3, #4
 8003288:	1a9b      	subs	r3, r3, r2
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	440b      	add	r3, r1
 800328e:	334d      	adds	r3, #77	@ 0x4d
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	2b03      	cmp	r3, #3
 8003294:	d120      	bne.n	80032d8 <HCD_HC_OUT_IRQHandler+0x728>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003296:	78fa      	ldrb	r2, [r7, #3]
 8003298:	6879      	ldr	r1, [r7, #4]
 800329a:	4613      	mov	r3, r2
 800329c:	011b      	lsls	r3, r3, #4
 800329e:	1a9b      	subs	r3, r3, r2
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	440b      	add	r3, r1
 80032a4:	334d      	adds	r3, #77	@ 0x4d
 80032a6:	2202      	movs	r2, #2
 80032a8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80032aa:	78fa      	ldrb	r2, [r7, #3]
 80032ac:	6879      	ldr	r1, [r7, #4]
 80032ae:	4613      	mov	r3, r2
 80032b0:	011b      	lsls	r3, r3, #4
 80032b2:	1a9b      	subs	r3, r3, r2
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	440b      	add	r3, r1
 80032b8:	331b      	adds	r3, #27
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	f040 8107 	bne.w	80034d0 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80032c2:	78fa      	ldrb	r2, [r7, #3]
 80032c4:	6879      	ldr	r1, [r7, #4]
 80032c6:	4613      	mov	r3, r2
 80032c8:	011b      	lsls	r3, r3, #4
 80032ca:	1a9b      	subs	r3, r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	440b      	add	r3, r1
 80032d0:	334c      	adds	r3, #76	@ 0x4c
 80032d2:	2202      	movs	r2, #2
 80032d4:	701a      	strb	r2, [r3, #0]
 80032d6:	e0fb      	b.n	80034d0 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80032d8:	78fa      	ldrb	r2, [r7, #3]
 80032da:	6879      	ldr	r1, [r7, #4]
 80032dc:	4613      	mov	r3, r2
 80032de:	011b      	lsls	r3, r3, #4
 80032e0:	1a9b      	subs	r3, r3, r2
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	440b      	add	r3, r1
 80032e6:	334d      	adds	r3, #77	@ 0x4d
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	2b04      	cmp	r3, #4
 80032ec:	d13a      	bne.n	8003364 <HCD_HC_OUT_IRQHandler+0x7b4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032ee:	78fa      	ldrb	r2, [r7, #3]
 80032f0:	6879      	ldr	r1, [r7, #4]
 80032f2:	4613      	mov	r3, r2
 80032f4:	011b      	lsls	r3, r3, #4
 80032f6:	1a9b      	subs	r3, r3, r2
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	440b      	add	r3, r1
 80032fc:	334d      	adds	r3, #77	@ 0x4d
 80032fe:	2202      	movs	r2, #2
 8003300:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003302:	78fa      	ldrb	r2, [r7, #3]
 8003304:	6879      	ldr	r1, [r7, #4]
 8003306:	4613      	mov	r3, r2
 8003308:	011b      	lsls	r3, r3, #4
 800330a:	1a9b      	subs	r3, r3, r2
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	440b      	add	r3, r1
 8003310:	334c      	adds	r3, #76	@ 0x4c
 8003312:	2202      	movs	r2, #2
 8003314:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003316:	78fa      	ldrb	r2, [r7, #3]
 8003318:	6879      	ldr	r1, [r7, #4]
 800331a:	4613      	mov	r3, r2
 800331c:	011b      	lsls	r3, r3, #4
 800331e:	1a9b      	subs	r3, r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	440b      	add	r3, r1
 8003324:	331b      	adds	r3, #27
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	2b01      	cmp	r3, #1
 800332a:	f040 80d1 	bne.w	80034d0 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800332e:	78fa      	ldrb	r2, [r7, #3]
 8003330:	6879      	ldr	r1, [r7, #4]
 8003332:	4613      	mov	r3, r2
 8003334:	011b      	lsls	r3, r3, #4
 8003336:	1a9b      	subs	r3, r3, r2
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	440b      	add	r3, r1
 800333c:	331b      	adds	r3, #27
 800333e:	2200      	movs	r2, #0
 8003340:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003342:	78fb      	ldrb	r3, [r7, #3]
 8003344:	015a      	lsls	r2, r3, #5
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	4413      	add	r3, r2
 800334a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	78fa      	ldrb	r2, [r7, #3]
 8003352:	0151      	lsls	r1, r2, #5
 8003354:	693a      	ldr	r2, [r7, #16]
 8003356:	440a      	add	r2, r1
 8003358:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800335c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003360:	6053      	str	r3, [r2, #4]
 8003362:	e0b5      	b.n	80034d0 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003364:	78fa      	ldrb	r2, [r7, #3]
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	4613      	mov	r3, r2
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	1a9b      	subs	r3, r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	440b      	add	r3, r1
 8003372:	334d      	adds	r3, #77	@ 0x4d
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	2b05      	cmp	r3, #5
 8003378:	d114      	bne.n	80033a4 <HCD_HC_OUT_IRQHandler+0x7f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800337a:	78fa      	ldrb	r2, [r7, #3]
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	4613      	mov	r3, r2
 8003380:	011b      	lsls	r3, r3, #4
 8003382:	1a9b      	subs	r3, r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	440b      	add	r3, r1
 8003388:	334d      	adds	r3, #77	@ 0x4d
 800338a:	2202      	movs	r2, #2
 800338c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800338e:	78fa      	ldrb	r2, [r7, #3]
 8003390:	6879      	ldr	r1, [r7, #4]
 8003392:	4613      	mov	r3, r2
 8003394:	011b      	lsls	r3, r3, #4
 8003396:	1a9b      	subs	r3, r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	440b      	add	r3, r1
 800339c:	334c      	adds	r3, #76	@ 0x4c
 800339e:	2202      	movs	r2, #2
 80033a0:	701a      	strb	r2, [r3, #0]
 80033a2:	e095      	b.n	80034d0 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80033a4:	78fa      	ldrb	r2, [r7, #3]
 80033a6:	6879      	ldr	r1, [r7, #4]
 80033a8:	4613      	mov	r3, r2
 80033aa:	011b      	lsls	r3, r3, #4
 80033ac:	1a9b      	subs	r3, r3, r2
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	440b      	add	r3, r1
 80033b2:	334d      	adds	r3, #77	@ 0x4d
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	2b06      	cmp	r3, #6
 80033b8:	d114      	bne.n	80033e4 <HCD_HC_OUT_IRQHandler+0x834>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033ba:	78fa      	ldrb	r2, [r7, #3]
 80033bc:	6879      	ldr	r1, [r7, #4]
 80033be:	4613      	mov	r3, r2
 80033c0:	011b      	lsls	r3, r3, #4
 80033c2:	1a9b      	subs	r3, r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	440b      	add	r3, r1
 80033c8:	334d      	adds	r3, #77	@ 0x4d
 80033ca:	2202      	movs	r2, #2
 80033cc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80033ce:	78fa      	ldrb	r2, [r7, #3]
 80033d0:	6879      	ldr	r1, [r7, #4]
 80033d2:	4613      	mov	r3, r2
 80033d4:	011b      	lsls	r3, r3, #4
 80033d6:	1a9b      	subs	r3, r3, r2
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	440b      	add	r3, r1
 80033dc:	334c      	adds	r3, #76	@ 0x4c
 80033de:	2205      	movs	r2, #5
 80033e0:	701a      	strb	r2, [r3, #0]
 80033e2:	e075      	b.n	80034d0 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80033e4:	78fa      	ldrb	r2, [r7, #3]
 80033e6:	6879      	ldr	r1, [r7, #4]
 80033e8:	4613      	mov	r3, r2
 80033ea:	011b      	lsls	r3, r3, #4
 80033ec:	1a9b      	subs	r3, r3, r2
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	440b      	add	r3, r1
 80033f2:	334d      	adds	r3, #77	@ 0x4d
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	2b07      	cmp	r3, #7
 80033f8:	d00a      	beq.n	8003410 <HCD_HC_OUT_IRQHandler+0x860>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80033fa:	78fa      	ldrb	r2, [r7, #3]
 80033fc:	6879      	ldr	r1, [r7, #4]
 80033fe:	4613      	mov	r3, r2
 8003400:	011b      	lsls	r3, r3, #4
 8003402:	1a9b      	subs	r3, r3, r2
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	440b      	add	r3, r1
 8003408:	334d      	adds	r3, #77	@ 0x4d
 800340a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800340c:	2b09      	cmp	r3, #9
 800340e:	d170      	bne.n	80034f2 <HCD_HC_OUT_IRQHandler+0x942>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003410:	78fa      	ldrb	r2, [r7, #3]
 8003412:	6879      	ldr	r1, [r7, #4]
 8003414:	4613      	mov	r3, r2
 8003416:	011b      	lsls	r3, r3, #4
 8003418:	1a9b      	subs	r3, r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	440b      	add	r3, r1
 800341e:	334d      	adds	r3, #77	@ 0x4d
 8003420:	2202      	movs	r2, #2
 8003422:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003424:	78fa      	ldrb	r2, [r7, #3]
 8003426:	6879      	ldr	r1, [r7, #4]
 8003428:	4613      	mov	r3, r2
 800342a:	011b      	lsls	r3, r3, #4
 800342c:	1a9b      	subs	r3, r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	440b      	add	r3, r1
 8003432:	3344      	adds	r3, #68	@ 0x44
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	1c59      	adds	r1, r3, #1
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	4613      	mov	r3, r2
 800343c:	011b      	lsls	r3, r3, #4
 800343e:	1a9b      	subs	r3, r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	4403      	add	r3, r0
 8003444:	3344      	adds	r3, #68	@ 0x44
 8003446:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003448:	78fa      	ldrb	r2, [r7, #3]
 800344a:	6879      	ldr	r1, [r7, #4]
 800344c:	4613      	mov	r3, r2
 800344e:	011b      	lsls	r3, r3, #4
 8003450:	1a9b      	subs	r3, r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	440b      	add	r3, r1
 8003456:	3344      	adds	r3, #68	@ 0x44
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2b02      	cmp	r3, #2
 800345c:	d914      	bls.n	8003488 <HCD_HC_OUT_IRQHandler+0x8d8>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800345e:	78fa      	ldrb	r2, [r7, #3]
 8003460:	6879      	ldr	r1, [r7, #4]
 8003462:	4613      	mov	r3, r2
 8003464:	011b      	lsls	r3, r3, #4
 8003466:	1a9b      	subs	r3, r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	440b      	add	r3, r1
 800346c:	3344      	adds	r3, #68	@ 0x44
 800346e:	2200      	movs	r2, #0
 8003470:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003472:	78fa      	ldrb	r2, [r7, #3]
 8003474:	6879      	ldr	r1, [r7, #4]
 8003476:	4613      	mov	r3, r2
 8003478:	011b      	lsls	r3, r3, #4
 800347a:	1a9b      	subs	r3, r3, r2
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	440b      	add	r3, r1
 8003480:	334c      	adds	r3, #76	@ 0x4c
 8003482:	2204      	movs	r2, #4
 8003484:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003486:	e022      	b.n	80034ce <HCD_HC_OUT_IRQHandler+0x91e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003488:	78fa      	ldrb	r2, [r7, #3]
 800348a:	6879      	ldr	r1, [r7, #4]
 800348c:	4613      	mov	r3, r2
 800348e:	011b      	lsls	r3, r3, #4
 8003490:	1a9b      	subs	r3, r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	440b      	add	r3, r1
 8003496:	334c      	adds	r3, #76	@ 0x4c
 8003498:	2202      	movs	r2, #2
 800349a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800349c:	78fb      	ldrb	r3, [r7, #3]
 800349e:	015a      	lsls	r2, r3, #5
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	4413      	add	r3, r2
 80034a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80034b2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80034ba:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80034bc:	78fb      	ldrb	r3, [r7, #3]
 80034be:	015a      	lsls	r2, r3, #5
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	4413      	add	r3, r2
 80034c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034c8:	461a      	mov	r2, r3
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80034ce:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80034d0:	78fa      	ldrb	r2, [r7, #3]
 80034d2:	6879      	ldr	r1, [r7, #4]
 80034d4:	4613      	mov	r3, r2
 80034d6:	011b      	lsls	r3, r3, #4
 80034d8:	1a9b      	subs	r3, r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	440b      	add	r3, r1
 80034de:	334c      	adds	r3, #76	@ 0x4c
 80034e0:	781a      	ldrb	r2, [r3, #0]
 80034e2:	78fb      	ldrb	r3, [r7, #3]
 80034e4:	4619      	mov	r1, r3
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f006 f82e 	bl	8009548 <HAL_HCD_HC_NotifyURBChange_Callback>
 80034ec:	e002      	b.n	80034f4 <HCD_HC_OUT_IRQHandler+0x944>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80034ee:	bf00      	nop
 80034f0:	e000      	b.n	80034f4 <HCD_HC_OUT_IRQHandler+0x944>
      return;
 80034f2:	bf00      	nop
  }
}
 80034f4:	3718      	adds	r7, #24
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}

080034fa <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80034fa:	b580      	push	{r7, lr}
 80034fc:	b08a      	sub	sp, #40	@ 0x28
 80034fe:	af00      	add	r7, sp, #0
 8003500:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	f003 030f 	and.w	r3, r3, #15
 800351a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	0c5b      	lsrs	r3, r3, #17
 8003520:	f003 030f 	and.w	r3, r3, #15
 8003524:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	091b      	lsrs	r3, r3, #4
 800352a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800352e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	2b02      	cmp	r3, #2
 8003534:	d004      	beq.n	8003540 <HCD_RXQLVL_IRQHandler+0x46>
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	2b05      	cmp	r3, #5
 800353a:	f000 80b6 	beq.w	80036aa <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800353e:	e0b7      	b.n	80036b0 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	2b00      	cmp	r3, #0
 8003544:	f000 80b3 	beq.w	80036ae <HCD_RXQLVL_IRQHandler+0x1b4>
 8003548:	6879      	ldr	r1, [r7, #4]
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	4613      	mov	r3, r2
 800354e:	011b      	lsls	r3, r3, #4
 8003550:	1a9b      	subs	r3, r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	440b      	add	r3, r1
 8003556:	332c      	adds	r3, #44	@ 0x2c
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	f000 80a7 	beq.w	80036ae <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003560:	6879      	ldr	r1, [r7, #4]
 8003562:	69ba      	ldr	r2, [r7, #24]
 8003564:	4613      	mov	r3, r2
 8003566:	011b      	lsls	r3, r3, #4
 8003568:	1a9b      	subs	r3, r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	440b      	add	r3, r1
 800356e:	3338      	adds	r3, #56	@ 0x38
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	18d1      	adds	r1, r2, r3
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	69ba      	ldr	r2, [r7, #24]
 800357a:	4613      	mov	r3, r2
 800357c:	011b      	lsls	r3, r3, #4
 800357e:	1a9b      	subs	r3, r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	4403      	add	r3, r0
 8003584:	3334      	adds	r3, #52	@ 0x34
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4299      	cmp	r1, r3
 800358a:	f200 8083 	bhi.w	8003694 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6818      	ldr	r0, [r3, #0]
 8003592:	6879      	ldr	r1, [r7, #4]
 8003594:	69ba      	ldr	r2, [r7, #24]
 8003596:	4613      	mov	r3, r2
 8003598:	011b      	lsls	r3, r3, #4
 800359a:	1a9b      	subs	r3, r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	440b      	add	r3, r1
 80035a0:	332c      	adds	r3, #44	@ 0x2c
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	b292      	uxth	r2, r2
 80035a8:	4619      	mov	r1, r3
 80035aa:	f002 fe65 	bl	8006278 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80035ae:	6879      	ldr	r1, [r7, #4]
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	4613      	mov	r3, r2
 80035b4:	011b      	lsls	r3, r3, #4
 80035b6:	1a9b      	subs	r3, r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	440b      	add	r3, r1
 80035bc:	332c      	adds	r3, #44	@ 0x2c
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	18d1      	adds	r1, r2, r3
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	69ba      	ldr	r2, [r7, #24]
 80035c8:	4613      	mov	r3, r2
 80035ca:	011b      	lsls	r3, r3, #4
 80035cc:	1a9b      	subs	r3, r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	4403      	add	r3, r0
 80035d2:	332c      	adds	r3, #44	@ 0x2c
 80035d4:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80035d6:	6879      	ldr	r1, [r7, #4]
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	4613      	mov	r3, r2
 80035dc:	011b      	lsls	r3, r3, #4
 80035de:	1a9b      	subs	r3, r3, r2
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	440b      	add	r3, r1
 80035e4:	3338      	adds	r3, #56	@ 0x38
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	18d1      	adds	r1, r2, r3
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	69ba      	ldr	r2, [r7, #24]
 80035f0:	4613      	mov	r3, r2
 80035f2:	011b      	lsls	r3, r3, #4
 80035f4:	1a9b      	subs	r3, r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	4403      	add	r3, r0
 80035fa:	3338      	adds	r3, #56	@ 0x38
 80035fc:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80035fe:	69bb      	ldr	r3, [r7, #24]
 8003600:	015a      	lsls	r2, r3, #5
 8003602:	6a3b      	ldr	r3, [r7, #32]
 8003604:	4413      	add	r3, r2
 8003606:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	0cdb      	lsrs	r3, r3, #19
 800360e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003612:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003614:	6879      	ldr	r1, [r7, #4]
 8003616:	69ba      	ldr	r2, [r7, #24]
 8003618:	4613      	mov	r3, r2
 800361a:	011b      	lsls	r3, r3, #4
 800361c:	1a9b      	subs	r3, r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	440b      	add	r3, r1
 8003622:	3328      	adds	r3, #40	@ 0x28
 8003624:	881b      	ldrh	r3, [r3, #0]
 8003626:	461a      	mov	r2, r3
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	4293      	cmp	r3, r2
 800362c:	d13f      	bne.n	80036ae <HCD_RXQLVL_IRQHandler+0x1b4>
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d03c      	beq.n	80036ae <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	015a      	lsls	r2, r3, #5
 8003638:	6a3b      	ldr	r3, [r7, #32]
 800363a:	4413      	add	r3, r2
 800363c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800364a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003652:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	015a      	lsls	r2, r3, #5
 8003658:	6a3b      	ldr	r3, [r7, #32]
 800365a:	4413      	add	r3, r2
 800365c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003660:	461a      	mov	r2, r3
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003666:	6879      	ldr	r1, [r7, #4]
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	4613      	mov	r3, r2
 800366c:	011b      	lsls	r3, r3, #4
 800366e:	1a9b      	subs	r3, r3, r2
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	440b      	add	r3, r1
 8003674:	333c      	adds	r3, #60	@ 0x3c
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	f083 0301 	eor.w	r3, r3, #1
 800367c:	b2d8      	uxtb	r0, r3
 800367e:	6879      	ldr	r1, [r7, #4]
 8003680:	69ba      	ldr	r2, [r7, #24]
 8003682:	4613      	mov	r3, r2
 8003684:	011b      	lsls	r3, r3, #4
 8003686:	1a9b      	subs	r3, r3, r2
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	440b      	add	r3, r1
 800368c:	333c      	adds	r3, #60	@ 0x3c
 800368e:	4602      	mov	r2, r0
 8003690:	701a      	strb	r2, [r3, #0]
      break;
 8003692:	e00c      	b.n	80036ae <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003694:	6879      	ldr	r1, [r7, #4]
 8003696:	69ba      	ldr	r2, [r7, #24]
 8003698:	4613      	mov	r3, r2
 800369a:	011b      	lsls	r3, r3, #4
 800369c:	1a9b      	subs	r3, r3, r2
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	440b      	add	r3, r1
 80036a2:	334c      	adds	r3, #76	@ 0x4c
 80036a4:	2204      	movs	r2, #4
 80036a6:	701a      	strb	r2, [r3, #0]
      break;
 80036a8:	e001      	b.n	80036ae <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80036aa:	bf00      	nop
 80036ac:	e000      	b.n	80036b0 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80036ae:	bf00      	nop
  }
}
 80036b0:	bf00      	nop
 80036b2:	3728      	adds	r7, #40	@ 0x28
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b086      	sub	sp, #24
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80036e4:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f003 0302 	and.w	r3, r3, #2
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d10b      	bne.n	8003708 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d102      	bne.n	8003700 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f005 ff08 	bl	8009510 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	f043 0302 	orr.w	r3, r3, #2
 8003706:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f003 0308 	and.w	r3, r3, #8
 800370e:	2b08      	cmp	r3, #8
 8003710:	d132      	bne.n	8003778 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	f043 0308 	orr.w	r3, r3, #8
 8003718:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f003 0304 	and.w	r3, r3, #4
 8003720:	2b04      	cmp	r3, #4
 8003722:	d126      	bne.n	8003772 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	7a5b      	ldrb	r3, [r3, #9]
 8003728:	2b02      	cmp	r3, #2
 800372a:	d113      	bne.n	8003754 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8003732:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003736:	d106      	bne.n	8003746 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2102      	movs	r1, #2
 800373e:	4618      	mov	r0, r3
 8003740:	f002 ff2a 	bl	8006598 <USB_InitFSLSPClkSel>
 8003744:	e011      	b.n	800376a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2101      	movs	r1, #1
 800374c:	4618      	mov	r0, r3
 800374e:	f002 ff23 	bl	8006598 <USB_InitFSLSPClkSel>
 8003752:	e00a      	b.n	800376a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	79db      	ldrb	r3, [r3, #7]
 8003758:	2b01      	cmp	r3, #1
 800375a:	d106      	bne.n	800376a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003762:	461a      	mov	r2, r3
 8003764:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003768:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f005 fefa 	bl	8009564 <HAL_HCD_PortEnabled_Callback>
 8003770:	e002      	b.n	8003778 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f005 ff04 	bl	8009580 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f003 0320 	and.w	r3, r3, #32
 800377e:	2b20      	cmp	r3, #32
 8003780:	d103      	bne.n	800378a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	f043 0320 	orr.w	r3, r3, #32
 8003788:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003790:	461a      	mov	r2, r3
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	6013      	str	r3, [r2, #0]
}
 8003796:	bf00      	nop
 8003798:	3718      	adds	r7, #24
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
	...

080037a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d101      	bne.n	80037b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e12b      	b.n	8003a0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d106      	bne.n	80037cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f7fd f94a 	bl	8000a60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2224      	movs	r2, #36	@ 0x24
 80037d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 0201 	bic.w	r2, r2, #1
 80037e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003802:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003804:	f001 fa20 	bl	8004c48 <HAL_RCC_GetPCLK1Freq>
 8003808:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	4a81      	ldr	r2, [pc, #516]	@ (8003a14 <HAL_I2C_Init+0x274>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d807      	bhi.n	8003824 <HAL_I2C_Init+0x84>
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	4a80      	ldr	r2, [pc, #512]	@ (8003a18 <HAL_I2C_Init+0x278>)
 8003818:	4293      	cmp	r3, r2
 800381a:	bf94      	ite	ls
 800381c:	2301      	movls	r3, #1
 800381e:	2300      	movhi	r3, #0
 8003820:	b2db      	uxtb	r3, r3
 8003822:	e006      	b.n	8003832 <HAL_I2C_Init+0x92>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	4a7d      	ldr	r2, [pc, #500]	@ (8003a1c <HAL_I2C_Init+0x27c>)
 8003828:	4293      	cmp	r3, r2
 800382a:	bf94      	ite	ls
 800382c:	2301      	movls	r3, #1
 800382e:	2300      	movhi	r3, #0
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b00      	cmp	r3, #0
 8003834:	d001      	beq.n	800383a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e0e7      	b.n	8003a0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	4a78      	ldr	r2, [pc, #480]	@ (8003a20 <HAL_I2C_Init+0x280>)
 800383e:	fba2 2303 	umull	r2, r3, r2, r3
 8003842:	0c9b      	lsrs	r3, r3, #18
 8003844:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	68ba      	ldr	r2, [r7, #8]
 8003856:	430a      	orrs	r2, r1
 8003858:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	6a1b      	ldr	r3, [r3, #32]
 8003860:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	4a6a      	ldr	r2, [pc, #424]	@ (8003a14 <HAL_I2C_Init+0x274>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d802      	bhi.n	8003874 <HAL_I2C_Init+0xd4>
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	3301      	adds	r3, #1
 8003872:	e009      	b.n	8003888 <HAL_I2C_Init+0xe8>
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800387a:	fb02 f303 	mul.w	r3, r2, r3
 800387e:	4a69      	ldr	r2, [pc, #420]	@ (8003a24 <HAL_I2C_Init+0x284>)
 8003880:	fba2 2303 	umull	r2, r3, r2, r3
 8003884:	099b      	lsrs	r3, r3, #6
 8003886:	3301      	adds	r3, #1
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	6812      	ldr	r2, [r2, #0]
 800388c:	430b      	orrs	r3, r1
 800388e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	69db      	ldr	r3, [r3, #28]
 8003896:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800389a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	495c      	ldr	r1, [pc, #368]	@ (8003a14 <HAL_I2C_Init+0x274>)
 80038a4:	428b      	cmp	r3, r1
 80038a6:	d819      	bhi.n	80038dc <HAL_I2C_Init+0x13c>
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	1e59      	subs	r1, r3, #1
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	005b      	lsls	r3, r3, #1
 80038b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80038b6:	1c59      	adds	r1, r3, #1
 80038b8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80038bc:	400b      	ands	r3, r1
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00a      	beq.n	80038d8 <HAL_I2C_Init+0x138>
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	1e59      	subs	r1, r3, #1
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	005b      	lsls	r3, r3, #1
 80038cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80038d0:	3301      	adds	r3, #1
 80038d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038d6:	e051      	b.n	800397c <HAL_I2C_Init+0x1dc>
 80038d8:	2304      	movs	r3, #4
 80038da:	e04f      	b.n	800397c <HAL_I2C_Init+0x1dc>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d111      	bne.n	8003908 <HAL_I2C_Init+0x168>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	1e58      	subs	r0, r3, #1
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6859      	ldr	r1, [r3, #4]
 80038ec:	460b      	mov	r3, r1
 80038ee:	005b      	lsls	r3, r3, #1
 80038f0:	440b      	add	r3, r1
 80038f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038f6:	3301      	adds	r3, #1
 80038f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	bf0c      	ite	eq
 8003900:	2301      	moveq	r3, #1
 8003902:	2300      	movne	r3, #0
 8003904:	b2db      	uxtb	r3, r3
 8003906:	e012      	b.n	800392e <HAL_I2C_Init+0x18e>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	1e58      	subs	r0, r3, #1
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6859      	ldr	r1, [r3, #4]
 8003910:	460b      	mov	r3, r1
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	440b      	add	r3, r1
 8003916:	0099      	lsls	r1, r3, #2
 8003918:	440b      	add	r3, r1
 800391a:	fbb0 f3f3 	udiv	r3, r0, r3
 800391e:	3301      	adds	r3, #1
 8003920:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003924:	2b00      	cmp	r3, #0
 8003926:	bf0c      	ite	eq
 8003928:	2301      	moveq	r3, #1
 800392a:	2300      	movne	r3, #0
 800392c:	b2db      	uxtb	r3, r3
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <HAL_I2C_Init+0x196>
 8003932:	2301      	movs	r3, #1
 8003934:	e022      	b.n	800397c <HAL_I2C_Init+0x1dc>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d10e      	bne.n	800395c <HAL_I2C_Init+0x1bc>
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	1e58      	subs	r0, r3, #1
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6859      	ldr	r1, [r3, #4]
 8003946:	460b      	mov	r3, r1
 8003948:	005b      	lsls	r3, r3, #1
 800394a:	440b      	add	r3, r1
 800394c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003950:	3301      	adds	r3, #1
 8003952:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003956:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800395a:	e00f      	b.n	800397c <HAL_I2C_Init+0x1dc>
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	1e58      	subs	r0, r3, #1
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6859      	ldr	r1, [r3, #4]
 8003964:	460b      	mov	r3, r1
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	440b      	add	r3, r1
 800396a:	0099      	lsls	r1, r3, #2
 800396c:	440b      	add	r3, r1
 800396e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003972:	3301      	adds	r3, #1
 8003974:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003978:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800397c:	6879      	ldr	r1, [r7, #4]
 800397e:	6809      	ldr	r1, [r1, #0]
 8003980:	4313      	orrs	r3, r2
 8003982:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	69da      	ldr	r2, [r3, #28]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a1b      	ldr	r3, [r3, #32]
 8003996:	431a      	orrs	r2, r3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	430a      	orrs	r2, r1
 800399e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80039aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	6911      	ldr	r1, [r2, #16]
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	68d2      	ldr	r2, [r2, #12]
 80039b6:	4311      	orrs	r1, r2
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	6812      	ldr	r2, [r2, #0]
 80039bc:	430b      	orrs	r3, r1
 80039be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	695a      	ldr	r2, [r3, #20]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	699b      	ldr	r3, [r3, #24]
 80039d2:	431a      	orrs	r2, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	430a      	orrs	r2, r1
 80039da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f042 0201 	orr.w	r2, r2, #1
 80039ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2220      	movs	r2, #32
 80039f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	000186a0 	.word	0x000186a0
 8003a18:	001e847f 	.word	0x001e847f
 8003a1c:	003d08ff 	.word	0x003d08ff
 8003a20:	431bde83 	.word	0x431bde83
 8003a24:	10624dd3 	.word	0x10624dd3

08003a28 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b088      	sub	sp, #32
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d101      	bne.n	8003a3a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e128      	b.n	8003c8c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d109      	bne.n	8003a5a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a90      	ldr	r2, [pc, #576]	@ (8003c94 <HAL_I2S_Init+0x26c>)
 8003a52:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f7fd f84b 	bl	8000af0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2202      	movs	r2, #2
 8003a5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	69db      	ldr	r3, [r3, #28]
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	6812      	ldr	r2, [r2, #0]
 8003a6c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003a70:	f023 030f 	bic.w	r3, r3, #15
 8003a74:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	2202      	movs	r2, #2
 8003a7c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	695b      	ldr	r3, [r3, #20]
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d060      	beq.n	8003b48 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d102      	bne.n	8003a94 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003a8e:	2310      	movs	r3, #16
 8003a90:	617b      	str	r3, [r7, #20]
 8003a92:	e001      	b.n	8003a98 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003a94:	2320      	movs	r3, #32
 8003a96:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	2b20      	cmp	r3, #32
 8003a9e:	d802      	bhi.n	8003aa6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003aa6:	2001      	movs	r0, #1
 8003aa8:	f001 f9c4 	bl	8004e34 <HAL_RCCEx_GetPeriphCLKFreq>
 8003aac:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ab6:	d125      	bne.n	8003b04 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d010      	beq.n	8003ae2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	fbb2 f2f3 	udiv	r2, r2, r3
 8003aca:	4613      	mov	r3, r2
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	4413      	add	r3, r2
 8003ad0:	005b      	lsls	r3, r3, #1
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	695b      	ldr	r3, [r3, #20]
 8003ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003adc:	3305      	adds	r3, #5
 8003ade:	613b      	str	r3, [r7, #16]
 8003ae0:	e01f      	b.n	8003b22 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	00db      	lsls	r3, r3, #3
 8003ae6:	68fa      	ldr	r2, [r7, #12]
 8003ae8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003aec:	4613      	mov	r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	4413      	add	r3, r2
 8003af2:	005b      	lsls	r3, r3, #1
 8003af4:	461a      	mov	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003afe:	3305      	adds	r3, #5
 8003b00:	613b      	str	r3, [r7, #16]
 8003b02:	e00e      	b.n	8003b22 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	4413      	add	r3, r2
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	461a      	mov	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b1e:	3305      	adds	r3, #5
 8003b20:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	4a5c      	ldr	r2, [pc, #368]	@ (8003c98 <HAL_I2S_Init+0x270>)
 8003b26:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2a:	08db      	lsrs	r3, r3, #3
 8003b2c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	f003 0301 	and.w	r3, r3, #1
 8003b34:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003b36:	693a      	ldr	r2, [r7, #16]
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	085b      	lsrs	r3, r3, #1
 8003b3e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	021b      	lsls	r3, r3, #8
 8003b44:	61bb      	str	r3, [r7, #24]
 8003b46:	e003      	b.n	8003b50 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003b48:	2302      	movs	r3, #2
 8003b4a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d902      	bls.n	8003b5c <HAL_I2S_Init+0x134>
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	2bff      	cmp	r3, #255	@ 0xff
 8003b5a:	d907      	bls.n	8003b6c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b60:	f043 0210 	orr.w	r2, r3, #16
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e08f      	b.n	8003c8c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	691a      	ldr	r2, [r3, #16]
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	ea42 0103 	orr.w	r1, r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	69fa      	ldr	r2, [r7, #28]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	69db      	ldr	r3, [r3, #28]
 8003b86:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003b8a:	f023 030f 	bic.w	r3, r3, #15
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	6851      	ldr	r1, [r2, #4]
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	6892      	ldr	r2, [r2, #8]
 8003b96:	4311      	orrs	r1, r2
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	68d2      	ldr	r2, [r2, #12]
 8003b9c:	4311      	orrs	r1, r2
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6992      	ldr	r2, [r2, #24]
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bae:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d161      	bne.n	8003c7c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	4a38      	ldr	r2, [pc, #224]	@ (8003c9c <HAL_I2S_Init+0x274>)
 8003bbc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a37      	ldr	r2, [pc, #220]	@ (8003ca0 <HAL_I2S_Init+0x278>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d101      	bne.n	8003bcc <HAL_I2S_Init+0x1a4>
 8003bc8:	4b36      	ldr	r3, [pc, #216]	@ (8003ca4 <HAL_I2S_Init+0x27c>)
 8003bca:	e001      	b.n	8003bd0 <HAL_I2S_Init+0x1a8>
 8003bcc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bd0:	69db      	ldr	r3, [r3, #28]
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	6812      	ldr	r2, [r2, #0]
 8003bd6:	4932      	ldr	r1, [pc, #200]	@ (8003ca0 <HAL_I2S_Init+0x278>)
 8003bd8:	428a      	cmp	r2, r1
 8003bda:	d101      	bne.n	8003be0 <HAL_I2S_Init+0x1b8>
 8003bdc:	4a31      	ldr	r2, [pc, #196]	@ (8003ca4 <HAL_I2S_Init+0x27c>)
 8003bde:	e001      	b.n	8003be4 <HAL_I2S_Init+0x1bc>
 8003be0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003be4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003be8:	f023 030f 	bic.w	r3, r3, #15
 8003bec:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a2b      	ldr	r2, [pc, #172]	@ (8003ca0 <HAL_I2S_Init+0x278>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d101      	bne.n	8003bfc <HAL_I2S_Init+0x1d4>
 8003bf8:	4b2a      	ldr	r3, [pc, #168]	@ (8003ca4 <HAL_I2S_Init+0x27c>)
 8003bfa:	e001      	b.n	8003c00 <HAL_I2S_Init+0x1d8>
 8003bfc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c00:	2202      	movs	r2, #2
 8003c02:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a25      	ldr	r2, [pc, #148]	@ (8003ca0 <HAL_I2S_Init+0x278>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d101      	bne.n	8003c12 <HAL_I2S_Init+0x1ea>
 8003c0e:	4b25      	ldr	r3, [pc, #148]	@ (8003ca4 <HAL_I2S_Init+0x27c>)
 8003c10:	e001      	b.n	8003c16 <HAL_I2S_Init+0x1ee>
 8003c12:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c16:	69db      	ldr	r3, [r3, #28]
 8003c18:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c22:	d003      	beq.n	8003c2c <HAL_I2S_Init+0x204>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d103      	bne.n	8003c34 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003c2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c30:	613b      	str	r3, [r7, #16]
 8003c32:	e001      	b.n	8003c38 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003c34:	2300      	movs	r3, #0
 8003c36:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003c42:	4313      	orrs	r3, r2
 8003c44:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	699b      	ldr	r3, [r3, #24]
 8003c54:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003c56:	4313      	orrs	r3, r2
 8003c58:	b29a      	uxth	r2, r3
 8003c5a:	897b      	ldrh	r3, [r7, #10]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003c64:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a0d      	ldr	r2, [pc, #52]	@ (8003ca0 <HAL_I2S_Init+0x278>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d101      	bne.n	8003c74 <HAL_I2S_Init+0x24c>
 8003c70:	4b0c      	ldr	r3, [pc, #48]	@ (8003ca4 <HAL_I2S_Init+0x27c>)
 8003c72:	e001      	b.n	8003c78 <HAL_I2S_Init+0x250>
 8003c74:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c78:	897a      	ldrh	r2, [r7, #10]
 8003c7a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003c8a:	2300      	movs	r3, #0
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3720      	adds	r7, #32
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	08003d9f 	.word	0x08003d9f
 8003c98:	cccccccd 	.word	0xcccccccd
 8003c9c:	08003eb5 	.word	0x08003eb5
 8003ca0:	40003800 	.word	0x40003800
 8003ca4:	40003400 	.word	0x40003400

08003ca8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003cb0:	bf00      	nop
 8003cb2:	370c      	adds	r7, #12
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cba:	4770      	bx	lr

08003cbc <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003cc4:	bf00      	nop
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003cd8:	bf00      	nop
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf0:	881a      	ldrh	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfc:	1c9a      	adds	r2, r3, #2
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	3b01      	subs	r3, #1
 8003d0a:	b29a      	uxth	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d10e      	bne.n	8003d38 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	685a      	ldr	r2, [r3, #4]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d28:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f7ff ffb8 	bl	8003ca8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003d38:	bf00      	nop
 8003d3a:	3708      	adds	r7, #8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	68da      	ldr	r2, [r3, #12]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d52:	b292      	uxth	r2, r2
 8003d54:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5a:	1c9a      	adds	r2, r3, #2
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	3b01      	subs	r3, #1
 8003d68:	b29a      	uxth	r2, r3
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d10e      	bne.n	8003d96 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	685a      	ldr	r2, [r3, #4]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003d86:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	f7ff ff93 	bl	8003cbc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003d96:	bf00      	nop
 8003d98:	3708      	adds	r7, #8
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b086      	sub	sp, #24
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	2b04      	cmp	r3, #4
 8003db8:	d13a      	bne.n	8003e30 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d109      	bne.n	8003dd8 <I2S_IRQHandler+0x3a>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dce:	2b40      	cmp	r3, #64	@ 0x40
 8003dd0:	d102      	bne.n	8003dd8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f7ff ffb4 	bl	8003d40 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dde:	2b40      	cmp	r3, #64	@ 0x40
 8003de0:	d126      	bne.n	8003e30 <I2S_IRQHandler+0x92>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f003 0320 	and.w	r3, r3, #32
 8003dec:	2b20      	cmp	r3, #32
 8003dee:	d11f      	bne.n	8003e30 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	685a      	ldr	r2, [r3, #4]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003dfe:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003e00:	2300      	movs	r3, #0
 8003e02:	613b      	str	r3, [r7, #16]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	613b      	str	r3, [r7, #16]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	613b      	str	r3, [r7, #16]
 8003e14:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e22:	f043 0202 	orr.w	r2, r3, #2
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f7ff ff50 	bl	8003cd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b03      	cmp	r3, #3
 8003e3a:	d136      	bne.n	8003eaa <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d109      	bne.n	8003e5a <I2S_IRQHandler+0xbc>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e50:	2b80      	cmp	r3, #128	@ 0x80
 8003e52:	d102      	bne.n	8003e5a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f7ff ff45 	bl	8003ce4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	f003 0308 	and.w	r3, r3, #8
 8003e60:	2b08      	cmp	r3, #8
 8003e62:	d122      	bne.n	8003eaa <I2S_IRQHandler+0x10c>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f003 0320 	and.w	r3, r3, #32
 8003e6e:	2b20      	cmp	r3, #32
 8003e70:	d11b      	bne.n	8003eaa <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	685a      	ldr	r2, [r3, #4]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e80:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003e82:	2300      	movs	r3, #0
 8003e84:	60fb      	str	r3, [r7, #12]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	60fb      	str	r3, [r7, #12]
 8003e8e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e9c:	f043 0204 	orr.w	r2, r3, #4
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f7ff ff13 	bl	8003cd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003eaa:	bf00      	nop
 8003eac:	3718      	adds	r7, #24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
	...

08003eb4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b088      	sub	sp, #32
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a92      	ldr	r2, [pc, #584]	@ (8004114 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d101      	bne.n	8003ed2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003ece:	4b92      	ldr	r3, [pc, #584]	@ (8004118 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ed0:	e001      	b.n	8003ed6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003ed2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a8b      	ldr	r2, [pc, #556]	@ (8004114 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d101      	bne.n	8003ef0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003eec:	4b8a      	ldr	r3, [pc, #552]	@ (8004118 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003eee:	e001      	b.n	8003ef4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003ef0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f00:	d004      	beq.n	8003f0c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f040 8099 	bne.w	800403e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	f003 0302 	and.w	r3, r3, #2
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d107      	bne.n	8003f26 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d002      	beq.n	8003f26 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f000 f925 	bl	8004170 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	f003 0301 	and.w	r3, r3, #1
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d107      	bne.n	8003f40 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d002      	beq.n	8003f40 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f9c8 	bl	80042d0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f46:	2b40      	cmp	r3, #64	@ 0x40
 8003f48:	d13a      	bne.n	8003fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	f003 0320 	and.w	r3, r3, #32
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d035      	beq.n	8003fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a6e      	ldr	r2, [pc, #440]	@ (8004114 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d101      	bne.n	8003f62 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003f5e:	4b6e      	ldr	r3, [pc, #440]	@ (8004118 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f60:	e001      	b.n	8003f66 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003f62:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f66:	685a      	ldr	r2, [r3, #4]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4969      	ldr	r1, [pc, #420]	@ (8004114 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f6e:	428b      	cmp	r3, r1
 8003f70:	d101      	bne.n	8003f76 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003f72:	4b69      	ldr	r3, [pc, #420]	@ (8004118 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f74:	e001      	b.n	8003f7a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003f76:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f7a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f7e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	685a      	ldr	r2, [r3, #4]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f8e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003f90:	2300      	movs	r3, #0
 8003f92:	60fb      	str	r3, [r7, #12]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	60fb      	str	r3, [r7, #12]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	60fb      	str	r3, [r7, #12]
 8003fa4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fb2:	f043 0202 	orr.w	r2, r3, #2
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f7ff fe88 	bl	8003cd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	f003 0308 	and.w	r3, r3, #8
 8003fc6:	2b08      	cmp	r3, #8
 8003fc8:	f040 80c3 	bne.w	8004152 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	f003 0320 	and.w	r3, r3, #32
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f000 80bd 	beq.w	8004152 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	685a      	ldr	r2, [r3, #4]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003fe6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a49      	ldr	r2, [pc, #292]	@ (8004114 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d101      	bne.n	8003ff6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003ff2:	4b49      	ldr	r3, [pc, #292]	@ (8004118 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ff4:	e001      	b.n	8003ffa <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003ff6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ffa:	685a      	ldr	r2, [r3, #4]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4944      	ldr	r1, [pc, #272]	@ (8004114 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004002:	428b      	cmp	r3, r1
 8004004:	d101      	bne.n	800400a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004006:	4b44      	ldr	r3, [pc, #272]	@ (8004118 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004008:	e001      	b.n	800400e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800400a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800400e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004012:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004014:	2300      	movs	r3, #0
 8004016:	60bb      	str	r3, [r7, #8]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	60bb      	str	r3, [r7, #8]
 8004020:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800402e:	f043 0204 	orr.w	r2, r3, #4
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f7ff fe4a 	bl	8003cd0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800403c:	e089      	b.n	8004152 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	f003 0302 	and.w	r3, r3, #2
 8004044:	2b02      	cmp	r3, #2
 8004046:	d107      	bne.n	8004058 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800404e:	2b00      	cmp	r3, #0
 8004050:	d002      	beq.n	8004058 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f000 f8be 	bl	80041d4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	f003 0301 	and.w	r3, r3, #1
 800405e:	2b01      	cmp	r3, #1
 8004060:	d107      	bne.n	8004072 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004068:	2b00      	cmp	r3, #0
 800406a:	d002      	beq.n	8004072 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f000 f8fd 	bl	800426c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004078:	2b40      	cmp	r3, #64	@ 0x40
 800407a:	d12f      	bne.n	80040dc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	f003 0320 	and.w	r3, r3, #32
 8004082:	2b00      	cmp	r3, #0
 8004084:	d02a      	beq.n	80040dc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004094:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a1e      	ldr	r2, [pc, #120]	@ (8004114 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d101      	bne.n	80040a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80040a0:	4b1d      	ldr	r3, [pc, #116]	@ (8004118 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040a2:	e001      	b.n	80040a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80040a4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040a8:	685a      	ldr	r2, [r3, #4]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4919      	ldr	r1, [pc, #100]	@ (8004114 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040b0:	428b      	cmp	r3, r1
 80040b2:	d101      	bne.n	80040b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80040b4:	4b18      	ldr	r3, [pc, #96]	@ (8004118 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040b6:	e001      	b.n	80040bc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80040b8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040bc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040c0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ce:	f043 0202 	orr.w	r2, r3, #2
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7ff fdfa 	bl	8003cd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	f003 0308 	and.w	r3, r3, #8
 80040e2:	2b08      	cmp	r3, #8
 80040e4:	d136      	bne.n	8004154 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	f003 0320 	and.w	r3, r3, #32
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d031      	beq.n	8004154 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a07      	ldr	r2, [pc, #28]	@ (8004114 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d101      	bne.n	80040fe <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80040fa:	4b07      	ldr	r3, [pc, #28]	@ (8004118 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040fc:	e001      	b.n	8004102 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80040fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4902      	ldr	r1, [pc, #8]	@ (8004114 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800410a:	428b      	cmp	r3, r1
 800410c:	d106      	bne.n	800411c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800410e:	4b02      	ldr	r3, [pc, #8]	@ (8004118 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004110:	e006      	b.n	8004120 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004112:	bf00      	nop
 8004114:	40003800 	.word	0x40003800
 8004118:	40003400 	.word	0x40003400
 800411c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004120:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004124:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004134:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004142:	f043 0204 	orr.w	r2, r3, #4
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f7ff fdc0 	bl	8003cd0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004150:	e000      	b.n	8004154 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004152:	bf00      	nop
}
 8004154:	bf00      	nop
 8004156:	3720      	adds	r7, #32
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004164:	bf00      	nop
 8004166:	370c      	adds	r7, #12
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr

08004170 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800417c:	1c99      	adds	r1, r3, #2
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	6251      	str	r1, [r2, #36]	@ 0x24
 8004182:	881a      	ldrh	r2, [r3, #0]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800418e:	b29b      	uxth	r3, r3
 8004190:	3b01      	subs	r3, #1
 8004192:	b29a      	uxth	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800419c:	b29b      	uxth	r3, r3
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d113      	bne.n	80041ca <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	685a      	ldr	r2, [r3, #4]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80041b0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d106      	bne.n	80041ca <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f7ff ffc9 	bl	800415c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041ca:	bf00      	nop
 80041cc:	3708      	adds	r7, #8
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
	...

080041d4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e0:	1c99      	adds	r1, r3, #2
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	6251      	str	r1, [r2, #36]	@ 0x24
 80041e6:	8819      	ldrh	r1, [r3, #0]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004264 <I2SEx_TxISR_I2SExt+0x90>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d101      	bne.n	80041f6 <I2SEx_TxISR_I2SExt+0x22>
 80041f2:	4b1d      	ldr	r3, [pc, #116]	@ (8004268 <I2SEx_TxISR_I2SExt+0x94>)
 80041f4:	e001      	b.n	80041fa <I2SEx_TxISR_I2SExt+0x26>
 80041f6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041fa:	460a      	mov	r2, r1
 80041fc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004202:	b29b      	uxth	r3, r3
 8004204:	3b01      	subs	r3, #1
 8004206:	b29a      	uxth	r2, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004210:	b29b      	uxth	r3, r3
 8004212:	2b00      	cmp	r3, #0
 8004214:	d121      	bne.n	800425a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a12      	ldr	r2, [pc, #72]	@ (8004264 <I2SEx_TxISR_I2SExt+0x90>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d101      	bne.n	8004224 <I2SEx_TxISR_I2SExt+0x50>
 8004220:	4b11      	ldr	r3, [pc, #68]	@ (8004268 <I2SEx_TxISR_I2SExt+0x94>)
 8004222:	e001      	b.n	8004228 <I2SEx_TxISR_I2SExt+0x54>
 8004224:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004228:	685a      	ldr	r2, [r3, #4]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	490d      	ldr	r1, [pc, #52]	@ (8004264 <I2SEx_TxISR_I2SExt+0x90>)
 8004230:	428b      	cmp	r3, r1
 8004232:	d101      	bne.n	8004238 <I2SEx_TxISR_I2SExt+0x64>
 8004234:	4b0c      	ldr	r3, [pc, #48]	@ (8004268 <I2SEx_TxISR_I2SExt+0x94>)
 8004236:	e001      	b.n	800423c <I2SEx_TxISR_I2SExt+0x68>
 8004238:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800423c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004240:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004246:	b29b      	uxth	r3, r3
 8004248:	2b00      	cmp	r3, #0
 800424a:	d106      	bne.n	800425a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f7ff ff81 	bl	800415c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800425a:	bf00      	nop
 800425c:	3708      	adds	r7, #8
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	40003800 	.word	0x40003800
 8004268:	40003400 	.word	0x40003400

0800426c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b082      	sub	sp, #8
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68d8      	ldr	r0, [r3, #12]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800427e:	1c99      	adds	r1, r3, #2
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004284:	b282      	uxth	r2, r0
 8004286:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800428c:	b29b      	uxth	r3, r3
 800428e:	3b01      	subs	r3, #1
 8004290:	b29a      	uxth	r2, r3
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800429a:	b29b      	uxth	r3, r3
 800429c:	2b00      	cmp	r3, #0
 800429e:	d113      	bne.n	80042c8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	685a      	ldr	r2, [r3, #4]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80042ae:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d106      	bne.n	80042c8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2201      	movs	r2, #1
 80042be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f7ff ff4a 	bl	800415c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042c8:	bf00      	nop
 80042ca:	3708      	adds	r7, #8
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a20      	ldr	r2, [pc, #128]	@ (8004360 <I2SEx_RxISR_I2SExt+0x90>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d101      	bne.n	80042e6 <I2SEx_RxISR_I2SExt+0x16>
 80042e2:	4b20      	ldr	r3, [pc, #128]	@ (8004364 <I2SEx_RxISR_I2SExt+0x94>)
 80042e4:	e001      	b.n	80042ea <I2SEx_RxISR_I2SExt+0x1a>
 80042e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042ea:	68d8      	ldr	r0, [r3, #12]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042f0:	1c99      	adds	r1, r3, #2
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80042f6:	b282      	uxth	r2, r0
 80042f8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042fe:	b29b      	uxth	r3, r3
 8004300:	3b01      	subs	r3, #1
 8004302:	b29a      	uxth	r2, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800430c:	b29b      	uxth	r3, r3
 800430e:	2b00      	cmp	r3, #0
 8004310:	d121      	bne.n	8004356 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a12      	ldr	r2, [pc, #72]	@ (8004360 <I2SEx_RxISR_I2SExt+0x90>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d101      	bne.n	8004320 <I2SEx_RxISR_I2SExt+0x50>
 800431c:	4b11      	ldr	r3, [pc, #68]	@ (8004364 <I2SEx_RxISR_I2SExt+0x94>)
 800431e:	e001      	b.n	8004324 <I2SEx_RxISR_I2SExt+0x54>
 8004320:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	490d      	ldr	r1, [pc, #52]	@ (8004360 <I2SEx_RxISR_I2SExt+0x90>)
 800432c:	428b      	cmp	r3, r1
 800432e:	d101      	bne.n	8004334 <I2SEx_RxISR_I2SExt+0x64>
 8004330:	4b0c      	ldr	r3, [pc, #48]	@ (8004364 <I2SEx_RxISR_I2SExt+0x94>)
 8004332:	e001      	b.n	8004338 <I2SEx_RxISR_I2SExt+0x68>
 8004334:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004338:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800433c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004342:	b29b      	uxth	r3, r3
 8004344:	2b00      	cmp	r3, #0
 8004346:	d106      	bne.n	8004356 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f7ff ff03 	bl	800415c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004356:	bf00      	nop
 8004358:	3708      	adds	r7, #8
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	40003800 	.word	0x40003800
 8004364:	40003400 	.word	0x40003400

08004368 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e267      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0301 	and.w	r3, r3, #1
 8004382:	2b00      	cmp	r3, #0
 8004384:	d075      	beq.n	8004472 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004386:	4b88      	ldr	r3, [pc, #544]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f003 030c 	and.w	r3, r3, #12
 800438e:	2b04      	cmp	r3, #4
 8004390:	d00c      	beq.n	80043ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004392:	4b85      	ldr	r3, [pc, #532]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800439a:	2b08      	cmp	r3, #8
 800439c:	d112      	bne.n	80043c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800439e:	4b82      	ldr	r3, [pc, #520]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043aa:	d10b      	bne.n	80043c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043ac:	4b7e      	ldr	r3, [pc, #504]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d05b      	beq.n	8004470 <HAL_RCC_OscConfig+0x108>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d157      	bne.n	8004470 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e242      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043cc:	d106      	bne.n	80043dc <HAL_RCC_OscConfig+0x74>
 80043ce:	4b76      	ldr	r3, [pc, #472]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a75      	ldr	r2, [pc, #468]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 80043d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043d8:	6013      	str	r3, [r2, #0]
 80043da:	e01d      	b.n	8004418 <HAL_RCC_OscConfig+0xb0>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043e4:	d10c      	bne.n	8004400 <HAL_RCC_OscConfig+0x98>
 80043e6:	4b70      	ldr	r3, [pc, #448]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a6f      	ldr	r2, [pc, #444]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 80043ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043f0:	6013      	str	r3, [r2, #0]
 80043f2:	4b6d      	ldr	r3, [pc, #436]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a6c      	ldr	r2, [pc, #432]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 80043f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043fc:	6013      	str	r3, [r2, #0]
 80043fe:	e00b      	b.n	8004418 <HAL_RCC_OscConfig+0xb0>
 8004400:	4b69      	ldr	r3, [pc, #420]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a68      	ldr	r2, [pc, #416]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 8004406:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800440a:	6013      	str	r3, [r2, #0]
 800440c:	4b66      	ldr	r3, [pc, #408]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a65      	ldr	r2, [pc, #404]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 8004412:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004416:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d013      	beq.n	8004448 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004420:	f7fc fdac 	bl	8000f7c <HAL_GetTick>
 8004424:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004426:	e008      	b.n	800443a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004428:	f7fc fda8 	bl	8000f7c <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	2b64      	cmp	r3, #100	@ 0x64
 8004434:	d901      	bls.n	800443a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e207      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800443a:	4b5b      	ldr	r3, [pc, #364]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d0f0      	beq.n	8004428 <HAL_RCC_OscConfig+0xc0>
 8004446:	e014      	b.n	8004472 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004448:	f7fc fd98 	bl	8000f7c <HAL_GetTick>
 800444c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800444e:	e008      	b.n	8004462 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004450:	f7fc fd94 	bl	8000f7c <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	2b64      	cmp	r3, #100	@ 0x64
 800445c:	d901      	bls.n	8004462 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e1f3      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004462:	4b51      	ldr	r3, [pc, #324]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d1f0      	bne.n	8004450 <HAL_RCC_OscConfig+0xe8>
 800446e:	e000      	b.n	8004472 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004470:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 0302 	and.w	r3, r3, #2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d063      	beq.n	8004546 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800447e:	4b4a      	ldr	r3, [pc, #296]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	f003 030c 	and.w	r3, r3, #12
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00b      	beq.n	80044a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800448a:	4b47      	ldr	r3, [pc, #284]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004492:	2b08      	cmp	r3, #8
 8004494:	d11c      	bne.n	80044d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004496:	4b44      	ldr	r3, [pc, #272]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d116      	bne.n	80044d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044a2:	4b41      	ldr	r3, [pc, #260]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0302 	and.w	r3, r3, #2
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d005      	beq.n	80044ba <HAL_RCC_OscConfig+0x152>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d001      	beq.n	80044ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e1c7      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044ba:	4b3b      	ldr	r3, [pc, #236]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	691b      	ldr	r3, [r3, #16]
 80044c6:	00db      	lsls	r3, r3, #3
 80044c8:	4937      	ldr	r1, [pc, #220]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044ce:	e03a      	b.n	8004546 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d020      	beq.n	800451a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044d8:	4b34      	ldr	r3, [pc, #208]	@ (80045ac <HAL_RCC_OscConfig+0x244>)
 80044da:	2201      	movs	r2, #1
 80044dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044de:	f7fc fd4d 	bl	8000f7c <HAL_GetTick>
 80044e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044e4:	e008      	b.n	80044f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044e6:	f7fc fd49 	bl	8000f7c <HAL_GetTick>
 80044ea:	4602      	mov	r2, r0
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d901      	bls.n	80044f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80044f4:	2303      	movs	r3, #3
 80044f6:	e1a8      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044f8:	4b2b      	ldr	r3, [pc, #172]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d0f0      	beq.n	80044e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004504:	4b28      	ldr	r3, [pc, #160]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	00db      	lsls	r3, r3, #3
 8004512:	4925      	ldr	r1, [pc, #148]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 8004514:	4313      	orrs	r3, r2
 8004516:	600b      	str	r3, [r1, #0]
 8004518:	e015      	b.n	8004546 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800451a:	4b24      	ldr	r3, [pc, #144]	@ (80045ac <HAL_RCC_OscConfig+0x244>)
 800451c:	2200      	movs	r2, #0
 800451e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004520:	f7fc fd2c 	bl	8000f7c <HAL_GetTick>
 8004524:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004526:	e008      	b.n	800453a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004528:	f7fc fd28 	bl	8000f7c <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	2b02      	cmp	r3, #2
 8004534:	d901      	bls.n	800453a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e187      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800453a:	4b1b      	ldr	r3, [pc, #108]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 0302 	and.w	r3, r3, #2
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1f0      	bne.n	8004528 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0308 	and.w	r3, r3, #8
 800454e:	2b00      	cmp	r3, #0
 8004550:	d036      	beq.n	80045c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d016      	beq.n	8004588 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800455a:	4b15      	ldr	r3, [pc, #84]	@ (80045b0 <HAL_RCC_OscConfig+0x248>)
 800455c:	2201      	movs	r2, #1
 800455e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004560:	f7fc fd0c 	bl	8000f7c <HAL_GetTick>
 8004564:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004566:	e008      	b.n	800457a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004568:	f7fc fd08 	bl	8000f7c <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	2b02      	cmp	r3, #2
 8004574:	d901      	bls.n	800457a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e167      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800457a:	4b0b      	ldr	r3, [pc, #44]	@ (80045a8 <HAL_RCC_OscConfig+0x240>)
 800457c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800457e:	f003 0302 	and.w	r3, r3, #2
 8004582:	2b00      	cmp	r3, #0
 8004584:	d0f0      	beq.n	8004568 <HAL_RCC_OscConfig+0x200>
 8004586:	e01b      	b.n	80045c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004588:	4b09      	ldr	r3, [pc, #36]	@ (80045b0 <HAL_RCC_OscConfig+0x248>)
 800458a:	2200      	movs	r2, #0
 800458c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800458e:	f7fc fcf5 	bl	8000f7c <HAL_GetTick>
 8004592:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004594:	e00e      	b.n	80045b4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004596:	f7fc fcf1 	bl	8000f7c <HAL_GetTick>
 800459a:	4602      	mov	r2, r0
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d907      	bls.n	80045b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e150      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
 80045a8:	40023800 	.word	0x40023800
 80045ac:	42470000 	.word	0x42470000
 80045b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045b4:	4b88      	ldr	r3, [pc, #544]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 80045b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045b8:	f003 0302 	and.w	r3, r3, #2
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d1ea      	bne.n	8004596 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0304 	and.w	r3, r3, #4
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	f000 8097 	beq.w	80046fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045ce:	2300      	movs	r3, #0
 80045d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045d2:	4b81      	ldr	r3, [pc, #516]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 80045d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d10f      	bne.n	80045fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045de:	2300      	movs	r3, #0
 80045e0:	60bb      	str	r3, [r7, #8]
 80045e2:	4b7d      	ldr	r3, [pc, #500]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 80045e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e6:	4a7c      	ldr	r2, [pc, #496]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 80045e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80045ee:	4b7a      	ldr	r3, [pc, #488]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 80045f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045f6:	60bb      	str	r3, [r7, #8]
 80045f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045fa:	2301      	movs	r3, #1
 80045fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045fe:	4b77      	ldr	r3, [pc, #476]	@ (80047dc <HAL_RCC_OscConfig+0x474>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004606:	2b00      	cmp	r3, #0
 8004608:	d118      	bne.n	800463c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800460a:	4b74      	ldr	r3, [pc, #464]	@ (80047dc <HAL_RCC_OscConfig+0x474>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a73      	ldr	r2, [pc, #460]	@ (80047dc <HAL_RCC_OscConfig+0x474>)
 8004610:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004614:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004616:	f7fc fcb1 	bl	8000f7c <HAL_GetTick>
 800461a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800461c:	e008      	b.n	8004630 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800461e:	f7fc fcad 	bl	8000f7c <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	2b02      	cmp	r3, #2
 800462a:	d901      	bls.n	8004630 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800462c:	2303      	movs	r3, #3
 800462e:	e10c      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004630:	4b6a      	ldr	r3, [pc, #424]	@ (80047dc <HAL_RCC_OscConfig+0x474>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004638:	2b00      	cmp	r3, #0
 800463a:	d0f0      	beq.n	800461e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	2b01      	cmp	r3, #1
 8004642:	d106      	bne.n	8004652 <HAL_RCC_OscConfig+0x2ea>
 8004644:	4b64      	ldr	r3, [pc, #400]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 8004646:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004648:	4a63      	ldr	r2, [pc, #396]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 800464a:	f043 0301 	orr.w	r3, r3, #1
 800464e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004650:	e01c      	b.n	800468c <HAL_RCC_OscConfig+0x324>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	2b05      	cmp	r3, #5
 8004658:	d10c      	bne.n	8004674 <HAL_RCC_OscConfig+0x30c>
 800465a:	4b5f      	ldr	r3, [pc, #380]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 800465c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800465e:	4a5e      	ldr	r2, [pc, #376]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 8004660:	f043 0304 	orr.w	r3, r3, #4
 8004664:	6713      	str	r3, [r2, #112]	@ 0x70
 8004666:	4b5c      	ldr	r3, [pc, #368]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 8004668:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800466a:	4a5b      	ldr	r2, [pc, #364]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 800466c:	f043 0301 	orr.w	r3, r3, #1
 8004670:	6713      	str	r3, [r2, #112]	@ 0x70
 8004672:	e00b      	b.n	800468c <HAL_RCC_OscConfig+0x324>
 8004674:	4b58      	ldr	r3, [pc, #352]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 8004676:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004678:	4a57      	ldr	r2, [pc, #348]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 800467a:	f023 0301 	bic.w	r3, r3, #1
 800467e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004680:	4b55      	ldr	r3, [pc, #340]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 8004682:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004684:	4a54      	ldr	r2, [pc, #336]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 8004686:	f023 0304 	bic.w	r3, r3, #4
 800468a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d015      	beq.n	80046c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004694:	f7fc fc72 	bl	8000f7c <HAL_GetTick>
 8004698:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800469a:	e00a      	b.n	80046b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800469c:	f7fc fc6e 	bl	8000f7c <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d901      	bls.n	80046b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e0cb      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046b2:	4b49      	ldr	r3, [pc, #292]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 80046b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046b6:	f003 0302 	and.w	r3, r3, #2
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d0ee      	beq.n	800469c <HAL_RCC_OscConfig+0x334>
 80046be:	e014      	b.n	80046ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046c0:	f7fc fc5c 	bl	8000f7c <HAL_GetTick>
 80046c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046c6:	e00a      	b.n	80046de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80046c8:	f7fc fc58 	bl	8000f7c <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d901      	bls.n	80046de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e0b5      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046de:	4b3e      	ldr	r3, [pc, #248]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 80046e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046e2:	f003 0302 	and.w	r3, r3, #2
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1ee      	bne.n	80046c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046ea:	7dfb      	ldrb	r3, [r7, #23]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d105      	bne.n	80046fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046f0:	4b39      	ldr	r3, [pc, #228]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 80046f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f4:	4a38      	ldr	r2, [pc, #224]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 80046f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046fa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	699b      	ldr	r3, [r3, #24]
 8004700:	2b00      	cmp	r3, #0
 8004702:	f000 80a1 	beq.w	8004848 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004706:	4b34      	ldr	r3, [pc, #208]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f003 030c 	and.w	r3, r3, #12
 800470e:	2b08      	cmp	r3, #8
 8004710:	d05c      	beq.n	80047cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	699b      	ldr	r3, [r3, #24]
 8004716:	2b02      	cmp	r3, #2
 8004718:	d141      	bne.n	800479e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800471a:	4b31      	ldr	r3, [pc, #196]	@ (80047e0 <HAL_RCC_OscConfig+0x478>)
 800471c:	2200      	movs	r2, #0
 800471e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004720:	f7fc fc2c 	bl	8000f7c <HAL_GetTick>
 8004724:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004726:	e008      	b.n	800473a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004728:	f7fc fc28 	bl	8000f7c <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	2b02      	cmp	r3, #2
 8004734:	d901      	bls.n	800473a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e087      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800473a:	4b27      	ldr	r3, [pc, #156]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d1f0      	bne.n	8004728 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	69da      	ldr	r2, [r3, #28]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a1b      	ldr	r3, [r3, #32]
 800474e:	431a      	orrs	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004754:	019b      	lsls	r3, r3, #6
 8004756:	431a      	orrs	r2, r3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800475c:	085b      	lsrs	r3, r3, #1
 800475e:	3b01      	subs	r3, #1
 8004760:	041b      	lsls	r3, r3, #16
 8004762:	431a      	orrs	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004768:	061b      	lsls	r3, r3, #24
 800476a:	491b      	ldr	r1, [pc, #108]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 800476c:	4313      	orrs	r3, r2
 800476e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004770:	4b1b      	ldr	r3, [pc, #108]	@ (80047e0 <HAL_RCC_OscConfig+0x478>)
 8004772:	2201      	movs	r2, #1
 8004774:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004776:	f7fc fc01 	bl	8000f7c <HAL_GetTick>
 800477a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800477c:	e008      	b.n	8004790 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800477e:	f7fc fbfd 	bl	8000f7c <HAL_GetTick>
 8004782:	4602      	mov	r2, r0
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	1ad3      	subs	r3, r2, r3
 8004788:	2b02      	cmp	r3, #2
 800478a:	d901      	bls.n	8004790 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	e05c      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004790:	4b11      	ldr	r3, [pc, #68]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004798:	2b00      	cmp	r3, #0
 800479a:	d0f0      	beq.n	800477e <HAL_RCC_OscConfig+0x416>
 800479c:	e054      	b.n	8004848 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800479e:	4b10      	ldr	r3, [pc, #64]	@ (80047e0 <HAL_RCC_OscConfig+0x478>)
 80047a0:	2200      	movs	r2, #0
 80047a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047a4:	f7fc fbea 	bl	8000f7c <HAL_GetTick>
 80047a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047aa:	e008      	b.n	80047be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047ac:	f7fc fbe6 	bl	8000f7c <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d901      	bls.n	80047be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e045      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047be:	4b06      	ldr	r3, [pc, #24]	@ (80047d8 <HAL_RCC_OscConfig+0x470>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1f0      	bne.n	80047ac <HAL_RCC_OscConfig+0x444>
 80047ca:	e03d      	b.n	8004848 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d107      	bne.n	80047e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e038      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
 80047d8:	40023800 	.word	0x40023800
 80047dc:	40007000 	.word	0x40007000
 80047e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80047e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004854 <HAL_RCC_OscConfig+0x4ec>)
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d028      	beq.n	8004844 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d121      	bne.n	8004844 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800480a:	429a      	cmp	r2, r3
 800480c:	d11a      	bne.n	8004844 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800480e:	68fa      	ldr	r2, [r7, #12]
 8004810:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004814:	4013      	ands	r3, r2
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800481a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800481c:	4293      	cmp	r3, r2
 800481e:	d111      	bne.n	8004844 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800482a:	085b      	lsrs	r3, r3, #1
 800482c:	3b01      	subs	r3, #1
 800482e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004830:	429a      	cmp	r2, r3
 8004832:	d107      	bne.n	8004844 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800483e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004840:	429a      	cmp	r2, r3
 8004842:	d001      	beq.n	8004848 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e000      	b.n	800484a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004848:	2300      	movs	r3, #0
}
 800484a:	4618      	mov	r0, r3
 800484c:	3718      	adds	r7, #24
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	40023800 	.word	0x40023800

08004858 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b084      	sub	sp, #16
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d101      	bne.n	800486c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e0cc      	b.n	8004a06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800486c:	4b68      	ldr	r3, [pc, #416]	@ (8004a10 <HAL_RCC_ClockConfig+0x1b8>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 0307 	and.w	r3, r3, #7
 8004874:	683a      	ldr	r2, [r7, #0]
 8004876:	429a      	cmp	r2, r3
 8004878:	d90c      	bls.n	8004894 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800487a:	4b65      	ldr	r3, [pc, #404]	@ (8004a10 <HAL_RCC_ClockConfig+0x1b8>)
 800487c:	683a      	ldr	r2, [r7, #0]
 800487e:	b2d2      	uxtb	r2, r2
 8004880:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004882:	4b63      	ldr	r3, [pc, #396]	@ (8004a10 <HAL_RCC_ClockConfig+0x1b8>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0307 	and.w	r3, r3, #7
 800488a:	683a      	ldr	r2, [r7, #0]
 800488c:	429a      	cmp	r2, r3
 800488e:	d001      	beq.n	8004894 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e0b8      	b.n	8004a06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 0302 	and.w	r3, r3, #2
 800489c:	2b00      	cmp	r3, #0
 800489e:	d020      	beq.n	80048e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 0304 	and.w	r3, r3, #4
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d005      	beq.n	80048b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048ac:	4b59      	ldr	r3, [pc, #356]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	4a58      	ldr	r2, [pc, #352]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 80048b2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80048b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0308 	and.w	r3, r3, #8
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d005      	beq.n	80048d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048c4:	4b53      	ldr	r3, [pc, #332]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	4a52      	ldr	r2, [pc, #328]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 80048ca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80048ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048d0:	4b50      	ldr	r3, [pc, #320]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	494d      	ldr	r1, [pc, #308]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 80048de:	4313      	orrs	r3, r2
 80048e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0301 	and.w	r3, r3, #1
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d044      	beq.n	8004978 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d107      	bne.n	8004906 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048f6:	4b47      	ldr	r3, [pc, #284]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d119      	bne.n	8004936 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	e07f      	b.n	8004a06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	2b02      	cmp	r3, #2
 800490c:	d003      	beq.n	8004916 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004912:	2b03      	cmp	r3, #3
 8004914:	d107      	bne.n	8004926 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004916:	4b3f      	ldr	r3, [pc, #252]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800491e:	2b00      	cmp	r3, #0
 8004920:	d109      	bne.n	8004936 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e06f      	b.n	8004a06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004926:	4b3b      	ldr	r3, [pc, #236]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d101      	bne.n	8004936 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e067      	b.n	8004a06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004936:	4b37      	ldr	r3, [pc, #220]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	f023 0203 	bic.w	r2, r3, #3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	4934      	ldr	r1, [pc, #208]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 8004944:	4313      	orrs	r3, r2
 8004946:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004948:	f7fc fb18 	bl	8000f7c <HAL_GetTick>
 800494c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800494e:	e00a      	b.n	8004966 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004950:	f7fc fb14 	bl	8000f7c <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800495e:	4293      	cmp	r3, r2
 8004960:	d901      	bls.n	8004966 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e04f      	b.n	8004a06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004966:	4b2b      	ldr	r3, [pc, #172]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f003 020c 	and.w	r2, r3, #12
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	429a      	cmp	r2, r3
 8004976:	d1eb      	bne.n	8004950 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004978:	4b25      	ldr	r3, [pc, #148]	@ (8004a10 <HAL_RCC_ClockConfig+0x1b8>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 0307 	and.w	r3, r3, #7
 8004980:	683a      	ldr	r2, [r7, #0]
 8004982:	429a      	cmp	r2, r3
 8004984:	d20c      	bcs.n	80049a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004986:	4b22      	ldr	r3, [pc, #136]	@ (8004a10 <HAL_RCC_ClockConfig+0x1b8>)
 8004988:	683a      	ldr	r2, [r7, #0]
 800498a:	b2d2      	uxtb	r2, r2
 800498c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800498e:	4b20      	ldr	r3, [pc, #128]	@ (8004a10 <HAL_RCC_ClockConfig+0x1b8>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0307 	and.w	r3, r3, #7
 8004996:	683a      	ldr	r2, [r7, #0]
 8004998:	429a      	cmp	r2, r3
 800499a:	d001      	beq.n	80049a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e032      	b.n	8004a06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d008      	beq.n	80049be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049ac:	4b19      	ldr	r3, [pc, #100]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	4916      	ldr	r1, [pc, #88]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0308 	and.w	r3, r3, #8
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d009      	beq.n	80049de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049ca:	4b12      	ldr	r3, [pc, #72]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	00db      	lsls	r3, r3, #3
 80049d8:	490e      	ldr	r1, [pc, #56]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 80049da:	4313      	orrs	r3, r2
 80049dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80049de:	f000 f821 	bl	8004a24 <HAL_RCC_GetSysClockFreq>
 80049e2:	4602      	mov	r2, r0
 80049e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004a14 <HAL_RCC_ClockConfig+0x1bc>)
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	091b      	lsrs	r3, r3, #4
 80049ea:	f003 030f 	and.w	r3, r3, #15
 80049ee:	490a      	ldr	r1, [pc, #40]	@ (8004a18 <HAL_RCC_ClockConfig+0x1c0>)
 80049f0:	5ccb      	ldrb	r3, [r1, r3]
 80049f2:	fa22 f303 	lsr.w	r3, r2, r3
 80049f6:	4a09      	ldr	r2, [pc, #36]	@ (8004a1c <HAL_RCC_ClockConfig+0x1c4>)
 80049f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80049fa:	4b09      	ldr	r3, [pc, #36]	@ (8004a20 <HAL_RCC_ClockConfig+0x1c8>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4618      	mov	r0, r3
 8004a00:	f7fc fa78 	bl	8000ef4 <HAL_InitTick>

  return HAL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3710      	adds	r7, #16
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	40023c00 	.word	0x40023c00
 8004a14:	40023800 	.word	0x40023800
 8004a18:	08009c3c 	.word	0x08009c3c
 8004a1c:	20000000 	.word	0x20000000
 8004a20:	20000004 	.word	0x20000004

08004a24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a28:	b094      	sub	sp, #80	@ 0x50
 8004a2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a30:	2300      	movs	r3, #0
 8004a32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a34:	2300      	movs	r3, #0
 8004a36:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a3c:	4b79      	ldr	r3, [pc, #484]	@ (8004c24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	f003 030c 	and.w	r3, r3, #12
 8004a44:	2b08      	cmp	r3, #8
 8004a46:	d00d      	beq.n	8004a64 <HAL_RCC_GetSysClockFreq+0x40>
 8004a48:	2b08      	cmp	r3, #8
 8004a4a:	f200 80e1 	bhi.w	8004c10 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d002      	beq.n	8004a58 <HAL_RCC_GetSysClockFreq+0x34>
 8004a52:	2b04      	cmp	r3, #4
 8004a54:	d003      	beq.n	8004a5e <HAL_RCC_GetSysClockFreq+0x3a>
 8004a56:	e0db      	b.n	8004c10 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a58:	4b73      	ldr	r3, [pc, #460]	@ (8004c28 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a5a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004a5c:	e0db      	b.n	8004c16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a5e:	4b73      	ldr	r3, [pc, #460]	@ (8004c2c <HAL_RCC_GetSysClockFreq+0x208>)
 8004a60:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a62:	e0d8      	b.n	8004c16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a64:	4b6f      	ldr	r3, [pc, #444]	@ (8004c24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a6c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a6e:	4b6d      	ldr	r3, [pc, #436]	@ (8004c24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d063      	beq.n	8004b42 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a7a:	4b6a      	ldr	r3, [pc, #424]	@ (8004c24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	099b      	lsrs	r3, r3, #6
 8004a80:	2200      	movs	r2, #0
 8004a82:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a84:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a8e:	2300      	movs	r3, #0
 8004a90:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a92:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004a96:	4622      	mov	r2, r4
 8004a98:	462b      	mov	r3, r5
 8004a9a:	f04f 0000 	mov.w	r0, #0
 8004a9e:	f04f 0100 	mov.w	r1, #0
 8004aa2:	0159      	lsls	r1, r3, #5
 8004aa4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004aa8:	0150      	lsls	r0, r2, #5
 8004aaa:	4602      	mov	r2, r0
 8004aac:	460b      	mov	r3, r1
 8004aae:	4621      	mov	r1, r4
 8004ab0:	1a51      	subs	r1, r2, r1
 8004ab2:	6139      	str	r1, [r7, #16]
 8004ab4:	4629      	mov	r1, r5
 8004ab6:	eb63 0301 	sbc.w	r3, r3, r1
 8004aba:	617b      	str	r3, [r7, #20]
 8004abc:	f04f 0200 	mov.w	r2, #0
 8004ac0:	f04f 0300 	mov.w	r3, #0
 8004ac4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ac8:	4659      	mov	r1, fp
 8004aca:	018b      	lsls	r3, r1, #6
 8004acc:	4651      	mov	r1, sl
 8004ace:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ad2:	4651      	mov	r1, sl
 8004ad4:	018a      	lsls	r2, r1, #6
 8004ad6:	4651      	mov	r1, sl
 8004ad8:	ebb2 0801 	subs.w	r8, r2, r1
 8004adc:	4659      	mov	r1, fp
 8004ade:	eb63 0901 	sbc.w	r9, r3, r1
 8004ae2:	f04f 0200 	mov.w	r2, #0
 8004ae6:	f04f 0300 	mov.w	r3, #0
 8004aea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004aee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004af2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004af6:	4690      	mov	r8, r2
 8004af8:	4699      	mov	r9, r3
 8004afa:	4623      	mov	r3, r4
 8004afc:	eb18 0303 	adds.w	r3, r8, r3
 8004b00:	60bb      	str	r3, [r7, #8]
 8004b02:	462b      	mov	r3, r5
 8004b04:	eb49 0303 	adc.w	r3, r9, r3
 8004b08:	60fb      	str	r3, [r7, #12]
 8004b0a:	f04f 0200 	mov.w	r2, #0
 8004b0e:	f04f 0300 	mov.w	r3, #0
 8004b12:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b16:	4629      	mov	r1, r5
 8004b18:	024b      	lsls	r3, r1, #9
 8004b1a:	4621      	mov	r1, r4
 8004b1c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004b20:	4621      	mov	r1, r4
 8004b22:	024a      	lsls	r2, r1, #9
 8004b24:	4610      	mov	r0, r2
 8004b26:	4619      	mov	r1, r3
 8004b28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b30:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004b34:	f7fb fb48 	bl	80001c8 <__aeabi_uldivmod>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b40:	e058      	b.n	8004bf4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b42:	4b38      	ldr	r3, [pc, #224]	@ (8004c24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	099b      	lsrs	r3, r3, #6
 8004b48:	2200      	movs	r2, #0
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	4611      	mov	r1, r2
 8004b4e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b52:	623b      	str	r3, [r7, #32]
 8004b54:	2300      	movs	r3, #0
 8004b56:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b58:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b5c:	4642      	mov	r2, r8
 8004b5e:	464b      	mov	r3, r9
 8004b60:	f04f 0000 	mov.w	r0, #0
 8004b64:	f04f 0100 	mov.w	r1, #0
 8004b68:	0159      	lsls	r1, r3, #5
 8004b6a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b6e:	0150      	lsls	r0, r2, #5
 8004b70:	4602      	mov	r2, r0
 8004b72:	460b      	mov	r3, r1
 8004b74:	4641      	mov	r1, r8
 8004b76:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b7a:	4649      	mov	r1, r9
 8004b7c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b80:	f04f 0200 	mov.w	r2, #0
 8004b84:	f04f 0300 	mov.w	r3, #0
 8004b88:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b8c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b90:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004b94:	ebb2 040a 	subs.w	r4, r2, sl
 8004b98:	eb63 050b 	sbc.w	r5, r3, fp
 8004b9c:	f04f 0200 	mov.w	r2, #0
 8004ba0:	f04f 0300 	mov.w	r3, #0
 8004ba4:	00eb      	lsls	r3, r5, #3
 8004ba6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004baa:	00e2      	lsls	r2, r4, #3
 8004bac:	4614      	mov	r4, r2
 8004bae:	461d      	mov	r5, r3
 8004bb0:	4643      	mov	r3, r8
 8004bb2:	18e3      	adds	r3, r4, r3
 8004bb4:	603b      	str	r3, [r7, #0]
 8004bb6:	464b      	mov	r3, r9
 8004bb8:	eb45 0303 	adc.w	r3, r5, r3
 8004bbc:	607b      	str	r3, [r7, #4]
 8004bbe:	f04f 0200 	mov.w	r2, #0
 8004bc2:	f04f 0300 	mov.w	r3, #0
 8004bc6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004bca:	4629      	mov	r1, r5
 8004bcc:	028b      	lsls	r3, r1, #10
 8004bce:	4621      	mov	r1, r4
 8004bd0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bd4:	4621      	mov	r1, r4
 8004bd6:	028a      	lsls	r2, r1, #10
 8004bd8:	4610      	mov	r0, r2
 8004bda:	4619      	mov	r1, r3
 8004bdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bde:	2200      	movs	r2, #0
 8004be0:	61bb      	str	r3, [r7, #24]
 8004be2:	61fa      	str	r2, [r7, #28]
 8004be4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004be8:	f7fb faee 	bl	80001c8 <__aeabi_uldivmod>
 8004bec:	4602      	mov	r2, r0
 8004bee:	460b      	mov	r3, r1
 8004bf0:	4613      	mov	r3, r2
 8004bf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8004c24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	0c1b      	lsrs	r3, r3, #16
 8004bfa:	f003 0303 	and.w	r3, r3, #3
 8004bfe:	3301      	adds	r3, #1
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8004c04:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c0c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c0e:	e002      	b.n	8004c16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c10:	4b05      	ldr	r3, [pc, #20]	@ (8004c28 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c12:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3750      	adds	r7, #80	@ 0x50
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c22:	bf00      	nop
 8004c24:	40023800 	.word	0x40023800
 8004c28:	00f42400 	.word	0x00f42400
 8004c2c:	007a1200 	.word	0x007a1200

08004c30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c30:	b480      	push	{r7}
 8004c32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c34:	4b03      	ldr	r3, [pc, #12]	@ (8004c44 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c36:	681b      	ldr	r3, [r3, #0]
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop
 8004c44:	20000000 	.word	0x20000000

08004c48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004c4c:	f7ff fff0 	bl	8004c30 <HAL_RCC_GetHCLKFreq>
 8004c50:	4602      	mov	r2, r0
 8004c52:	4b05      	ldr	r3, [pc, #20]	@ (8004c68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	0a9b      	lsrs	r3, r3, #10
 8004c58:	f003 0307 	and.w	r3, r3, #7
 8004c5c:	4903      	ldr	r1, [pc, #12]	@ (8004c6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c5e:	5ccb      	ldrb	r3, [r1, r3]
 8004c60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	bd80      	pop	{r7, pc}
 8004c68:	40023800 	.word	0x40023800
 8004c6c:	08009c4c 	.word	0x08009c4c

08004c70 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b086      	sub	sp, #24
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0301 	and.w	r3, r3, #1
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d105      	bne.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d035      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004c98:	4b62      	ldr	r3, [pc, #392]	@ (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c9e:	f7fc f96d 	bl	8000f7c <HAL_GetTick>
 8004ca2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ca4:	e008      	b.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004ca6:	f7fc f969 	bl	8000f7c <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	2b02      	cmp	r3, #2
 8004cb2:	d901      	bls.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e0b0      	b.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004cb8:	4b5b      	ldr	r3, [pc, #364]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d1f0      	bne.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	019a      	lsls	r2, r3, #6
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	071b      	lsls	r3, r3, #28
 8004cd0:	4955      	ldr	r1, [pc, #340]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004cd8:	4b52      	ldr	r3, [pc, #328]	@ (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004cda:	2201      	movs	r2, #1
 8004cdc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004cde:	f7fc f94d 	bl	8000f7c <HAL_GetTick>
 8004ce2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ce4:	e008      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004ce6:	f7fc f949 	bl	8000f7c <HAL_GetTick>
 8004cea:	4602      	mov	r2, r0
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	2b02      	cmp	r3, #2
 8004cf2:	d901      	bls.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	e090      	b.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004cf8:	4b4b      	ldr	r3, [pc, #300]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d0f0      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0302 	and.w	r3, r3, #2
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f000 8083 	beq.w	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d12:	2300      	movs	r3, #0
 8004d14:	60fb      	str	r3, [r7, #12]
 8004d16:	4b44      	ldr	r3, [pc, #272]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d1a:	4a43      	ldr	r2, [pc, #268]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d20:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d22:	4b41      	ldr	r3, [pc, #260]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d2a:	60fb      	str	r3, [r7, #12]
 8004d2c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004d2e:	4b3f      	ldr	r3, [pc, #252]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a3e      	ldr	r2, [pc, #248]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d38:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004d3a:	f7fc f91f 	bl	8000f7c <HAL_GetTick>
 8004d3e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004d40:	e008      	b.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004d42:	f7fc f91b 	bl	8000f7c <HAL_GetTick>
 8004d46:	4602      	mov	r2, r0
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	1ad3      	subs	r3, r2, r3
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d901      	bls.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	e062      	b.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004d54:	4b35      	ldr	r3, [pc, #212]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d0f0      	beq.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d60:	4b31      	ldr	r3, [pc, #196]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d68:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d02f      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d78:	693a      	ldr	r2, [r7, #16]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d028      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d7e:	4b2a      	ldr	r3, [pc, #168]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d86:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d88:	4b29      	ldr	r3, [pc, #164]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d8e:	4b28      	ldr	r3, [pc, #160]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004d90:	2200      	movs	r2, #0
 8004d92:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004d94:	4a24      	ldr	r2, [pc, #144]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004d9a:	4b23      	ldr	r3, [pc, #140]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d9e:	f003 0301 	and.w	r3, r3, #1
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	d114      	bne.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004da6:	f7fc f8e9 	bl	8000f7c <HAL_GetTick>
 8004daa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dac:	e00a      	b.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004dae:	f7fc f8e5 	bl	8000f7c <HAL_GetTick>
 8004db2:	4602      	mov	r2, r0
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d901      	bls.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e02a      	b.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dc4:	4b18      	ldr	r3, [pc, #96]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dc8:	f003 0302 	and.w	r3, r3, #2
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d0ee      	beq.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ddc:	d10d      	bne.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004dde:	4b12      	ldr	r3, [pc, #72]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004dee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004df2:	490d      	ldr	r1, [pc, #52]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	608b      	str	r3, [r1, #8]
 8004df8:	e005      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	4a0a      	ldr	r2, [pc, #40]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e00:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004e04:	6093      	str	r3, [r2, #8]
 8004e06:	4b08      	ldr	r3, [pc, #32]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e08:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e12:	4905      	ldr	r1, [pc, #20]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e14:	4313      	orrs	r3, r2
 8004e16:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004e18:	2300      	movs	r3, #0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3718      	adds	r7, #24
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	42470068 	.word	0x42470068
 8004e28:	40023800 	.word	0x40023800
 8004e2c:	40007000 	.word	0x40007000
 8004e30:	42470e40 	.word	0x42470e40

08004e34 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b087      	sub	sp, #28
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004e40:	2300      	movs	r3, #0
 8004e42:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004e44:	2300      	movs	r3, #0
 8004e46:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d13f      	bne.n	8004ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004e52:	4b24      	ldr	r3, [pc, #144]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e5a:	60fb      	str	r3, [r7, #12]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d006      	beq.n	8004e70 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e68:	d12f      	bne.n	8004eca <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004e6a:	4b1f      	ldr	r3, [pc, #124]	@ (8004ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004e6c:	617b      	str	r3, [r7, #20]
          break;
 8004e6e:	e02f      	b.n	8004ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004e70:	4b1c      	ldr	r3, [pc, #112]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e7c:	d108      	bne.n	8004e90 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004e7e:	4b19      	ldr	r3, [pc, #100]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e86:	4a19      	ldr	r2, [pc, #100]	@ (8004eec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e8c:	613b      	str	r3, [r7, #16]
 8004e8e:	e007      	b.n	8004ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004e90:	4b14      	ldr	r3, [pc, #80]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e98:	4a15      	ldr	r2, [pc, #84]	@ (8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e9e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004ea0:	4b10      	ldr	r3, [pc, #64]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ea2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ea6:	099b      	lsrs	r3, r3, #6
 8004ea8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	fb02 f303 	mul.w	r3, r2, r3
 8004eb2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004eb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004eba:	0f1b      	lsrs	r3, r3, #28
 8004ebc:	f003 0307 	and.w	r3, r3, #7
 8004ec0:	68ba      	ldr	r2, [r7, #8]
 8004ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ec6:	617b      	str	r3, [r7, #20]
          break;
 8004ec8:	e002      	b.n	8004ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	617b      	str	r3, [r7, #20]
          break;
 8004ece:	bf00      	nop
        }
      }
      break;
 8004ed0:	e000      	b.n	8004ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
  default:
    {
       break;
 8004ed2:	bf00      	nop
    }
  }
  return frequency;
 8004ed4:	697b      	ldr	r3, [r7, #20]
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	371c      	adds	r7, #28
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	40023800 	.word	0x40023800
 8004ee8:	00bb8000 	.word	0x00bb8000
 8004eec:	007a1200 	.word	0x007a1200
 8004ef0:	00f42400 	.word	0x00f42400

08004ef4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e07b      	b.n	8004ffe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d108      	bne.n	8004f20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f16:	d009      	beq.n	8004f2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	61da      	str	r2, [r3, #28]
 8004f1e:	e005      	b.n	8004f2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d106      	bne.n	8004f4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f7fb fe52 	bl	8000bf0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2202      	movs	r2, #2
 8004f50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f74:	431a      	orrs	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	691b      	ldr	r3, [r3, #16]
 8004f84:	f003 0302 	and.w	r3, r3, #2
 8004f88:	431a      	orrs	r2, r3
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	f003 0301 	and.w	r3, r3, #1
 8004f92:	431a      	orrs	r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	699b      	ldr	r3, [r3, #24]
 8004f98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f9c:	431a      	orrs	r2, r3
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	69db      	ldr	r3, [r3, #28]
 8004fa2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004fa6:	431a      	orrs	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6a1b      	ldr	r3, [r3, #32]
 8004fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fb0:	ea42 0103 	orr.w	r1, r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fb8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	0c1b      	lsrs	r3, r3, #16
 8004fca:	f003 0104 	and.w	r1, r3, #4
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd2:	f003 0210 	and.w	r2, r3, #16
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	69da      	ldr	r2, [r3, #28]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004ffc:	2300      	movs	r3, #0
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3708      	adds	r7, #8
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}

08005006 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005006:	b580      	push	{r7, lr}
 8005008:	b082      	sub	sp, #8
 800500a:	af00      	add	r7, sp, #0
 800500c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d101      	bne.n	8005018 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e041      	b.n	800509c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800501e:	b2db      	uxtb	r3, r3
 8005020:	2b00      	cmp	r3, #0
 8005022:	d106      	bne.n	8005032 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f7fb fe27 	bl	8000c80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2202      	movs	r2, #2
 8005036:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	3304      	adds	r3, #4
 8005042:	4619      	mov	r1, r3
 8005044:	4610      	mov	r0, r2
 8005046:	f000 fbfb 	bl	8005840 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2201      	movs	r2, #1
 800504e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2201      	movs	r2, #1
 8005056:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2201      	movs	r2, #1
 8005066:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2201      	movs	r2, #1
 800506e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2201      	movs	r2, #1
 8005076:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2201      	movs	r2, #1
 800507e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2201      	movs	r2, #1
 8005086:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2201      	movs	r2, #1
 800508e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800509a:	2300      	movs	r3, #0
}
 800509c:	4618      	mov	r0, r3
 800509e:	3708      	adds	r7, #8
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b082      	sub	sp, #8
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e041      	b.n	800513a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d106      	bne.n	80050d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 f839 	bl	8005142 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2202      	movs	r2, #2
 80050d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	3304      	adds	r3, #4
 80050e0:	4619      	mov	r1, r3
 80050e2:	4610      	mov	r0, r2
 80050e4:	f000 fbac 	bl	8005840 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	3708      	adds	r7, #8
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005142:	b480      	push	{r7}
 8005144:	b083      	sub	sp, #12
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800514a:	bf00      	nop
 800514c:	370c      	adds	r7, #12
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
	...

08005158 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d109      	bne.n	800517c <HAL_TIM_PWM_Start+0x24>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800516e:	b2db      	uxtb	r3, r3
 8005170:	2b01      	cmp	r3, #1
 8005172:	bf14      	ite	ne
 8005174:	2301      	movne	r3, #1
 8005176:	2300      	moveq	r3, #0
 8005178:	b2db      	uxtb	r3, r3
 800517a:	e022      	b.n	80051c2 <HAL_TIM_PWM_Start+0x6a>
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	2b04      	cmp	r3, #4
 8005180:	d109      	bne.n	8005196 <HAL_TIM_PWM_Start+0x3e>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b01      	cmp	r3, #1
 800518c:	bf14      	ite	ne
 800518e:	2301      	movne	r3, #1
 8005190:	2300      	moveq	r3, #0
 8005192:	b2db      	uxtb	r3, r3
 8005194:	e015      	b.n	80051c2 <HAL_TIM_PWM_Start+0x6a>
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	2b08      	cmp	r3, #8
 800519a:	d109      	bne.n	80051b0 <HAL_TIM_PWM_Start+0x58>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	bf14      	ite	ne
 80051a8:	2301      	movne	r3, #1
 80051aa:	2300      	moveq	r3, #0
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	e008      	b.n	80051c2 <HAL_TIM_PWM_Start+0x6a>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	bf14      	ite	ne
 80051bc:	2301      	movne	r3, #1
 80051be:	2300      	moveq	r3, #0
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d001      	beq.n	80051ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e07c      	b.n	80052c4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d104      	bne.n	80051da <HAL_TIM_PWM_Start+0x82>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2202      	movs	r2, #2
 80051d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051d8:	e013      	b.n	8005202 <HAL_TIM_PWM_Start+0xaa>
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	2b04      	cmp	r3, #4
 80051de:	d104      	bne.n	80051ea <HAL_TIM_PWM_Start+0x92>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2202      	movs	r2, #2
 80051e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051e8:	e00b      	b.n	8005202 <HAL_TIM_PWM_Start+0xaa>
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	2b08      	cmp	r3, #8
 80051ee:	d104      	bne.n	80051fa <HAL_TIM_PWM_Start+0xa2>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2202      	movs	r2, #2
 80051f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051f8:	e003      	b.n	8005202 <HAL_TIM_PWM_Start+0xaa>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2202      	movs	r2, #2
 80051fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2201      	movs	r2, #1
 8005208:	6839      	ldr	r1, [r7, #0]
 800520a:	4618      	mov	r0, r3
 800520c:	f000 fe0e 	bl	8005e2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a2d      	ldr	r2, [pc, #180]	@ (80052cc <HAL_TIM_PWM_Start+0x174>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d004      	beq.n	8005224 <HAL_TIM_PWM_Start+0xcc>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a2c      	ldr	r2, [pc, #176]	@ (80052d0 <HAL_TIM_PWM_Start+0x178>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d101      	bne.n	8005228 <HAL_TIM_PWM_Start+0xd0>
 8005224:	2301      	movs	r3, #1
 8005226:	e000      	b.n	800522a <HAL_TIM_PWM_Start+0xd2>
 8005228:	2300      	movs	r3, #0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d007      	beq.n	800523e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800523c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a22      	ldr	r2, [pc, #136]	@ (80052cc <HAL_TIM_PWM_Start+0x174>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d022      	beq.n	800528e <HAL_TIM_PWM_Start+0x136>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005250:	d01d      	beq.n	800528e <HAL_TIM_PWM_Start+0x136>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a1f      	ldr	r2, [pc, #124]	@ (80052d4 <HAL_TIM_PWM_Start+0x17c>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d018      	beq.n	800528e <HAL_TIM_PWM_Start+0x136>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a1d      	ldr	r2, [pc, #116]	@ (80052d8 <HAL_TIM_PWM_Start+0x180>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d013      	beq.n	800528e <HAL_TIM_PWM_Start+0x136>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a1c      	ldr	r2, [pc, #112]	@ (80052dc <HAL_TIM_PWM_Start+0x184>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d00e      	beq.n	800528e <HAL_TIM_PWM_Start+0x136>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a16      	ldr	r2, [pc, #88]	@ (80052d0 <HAL_TIM_PWM_Start+0x178>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d009      	beq.n	800528e <HAL_TIM_PWM_Start+0x136>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a18      	ldr	r2, [pc, #96]	@ (80052e0 <HAL_TIM_PWM_Start+0x188>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d004      	beq.n	800528e <HAL_TIM_PWM_Start+0x136>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a16      	ldr	r2, [pc, #88]	@ (80052e4 <HAL_TIM_PWM_Start+0x18c>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d111      	bne.n	80052b2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	f003 0307 	and.w	r3, r3, #7
 8005298:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2b06      	cmp	r3, #6
 800529e:	d010      	beq.n	80052c2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f042 0201 	orr.w	r2, r2, #1
 80052ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052b0:	e007      	b.n	80052c2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f042 0201 	orr.w	r2, r2, #1
 80052c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052c2:	2300      	movs	r3, #0
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3710      	adds	r7, #16
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}
 80052cc:	40010000 	.word	0x40010000
 80052d0:	40010400 	.word	0x40010400
 80052d4:	40000400 	.word	0x40000400
 80052d8:	40000800 	.word	0x40000800
 80052dc:	40000c00 	.word	0x40000c00
 80052e0:	40014000 	.word	0x40014000
 80052e4:	40001800 	.word	0x40001800

080052e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	f003 0302 	and.w	r3, r3, #2
 8005306:	2b00      	cmp	r3, #0
 8005308:	d020      	beq.n	800534c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f003 0302 	and.w	r3, r3, #2
 8005310:	2b00      	cmp	r3, #0
 8005312:	d01b      	beq.n	800534c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f06f 0202 	mvn.w	r2, #2
 800531c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2201      	movs	r2, #1
 8005322:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	f003 0303 	and.w	r3, r3, #3
 800532e:	2b00      	cmp	r3, #0
 8005330:	d003      	beq.n	800533a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 fa65 	bl	8005802 <HAL_TIM_IC_CaptureCallback>
 8005338:	e005      	b.n	8005346 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 fa57 	bl	80057ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f000 fa68 	bl	8005816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	f003 0304 	and.w	r3, r3, #4
 8005352:	2b00      	cmp	r3, #0
 8005354:	d020      	beq.n	8005398 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f003 0304 	and.w	r3, r3, #4
 800535c:	2b00      	cmp	r3, #0
 800535e:	d01b      	beq.n	8005398 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f06f 0204 	mvn.w	r2, #4
 8005368:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2202      	movs	r2, #2
 800536e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	699b      	ldr	r3, [r3, #24]
 8005376:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800537a:	2b00      	cmp	r3, #0
 800537c:	d003      	beq.n	8005386 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 fa3f 	bl	8005802 <HAL_TIM_IC_CaptureCallback>
 8005384:	e005      	b.n	8005392 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 fa31 	bl	80057ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 fa42 	bl	8005816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	f003 0308 	and.w	r3, r3, #8
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d020      	beq.n	80053e4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f003 0308 	and.w	r3, r3, #8
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d01b      	beq.n	80053e4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f06f 0208 	mvn.w	r2, #8
 80053b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2204      	movs	r2, #4
 80053ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	69db      	ldr	r3, [r3, #28]
 80053c2:	f003 0303 	and.w	r3, r3, #3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d003      	beq.n	80053d2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 fa19 	bl	8005802 <HAL_TIM_IC_CaptureCallback>
 80053d0:	e005      	b.n	80053de <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 fa0b 	bl	80057ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 fa1c 	bl	8005816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	f003 0310 	and.w	r3, r3, #16
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d020      	beq.n	8005430 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f003 0310 	and.w	r3, r3, #16
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d01b      	beq.n	8005430 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f06f 0210 	mvn.w	r2, #16
 8005400:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2208      	movs	r2, #8
 8005406:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	69db      	ldr	r3, [r3, #28]
 800540e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005412:	2b00      	cmp	r3, #0
 8005414:	d003      	beq.n	800541e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 f9f3 	bl	8005802 <HAL_TIM_IC_CaptureCallback>
 800541c:	e005      	b.n	800542a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 f9e5 	bl	80057ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 f9f6 	bl	8005816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00c      	beq.n	8005454 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	2b00      	cmp	r3, #0
 8005442:	d007      	beq.n	8005454 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f06f 0201 	mvn.w	r2, #1
 800544c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f000 f9c3 	bl	80057da <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00c      	beq.n	8005478 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005464:	2b00      	cmp	r3, #0
 8005466:	d007      	beq.n	8005478 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 fd86 	bl	8005f84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800547e:	2b00      	cmp	r3, #0
 8005480:	d00c      	beq.n	800549c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005488:	2b00      	cmp	r3, #0
 800548a:	d007      	beq.n	800549c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 f9c7 	bl	800582a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	f003 0320 	and.w	r3, r3, #32
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00c      	beq.n	80054c0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f003 0320 	and.w	r3, r3, #32
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d007      	beq.n	80054c0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f06f 0220 	mvn.w	r2, #32
 80054b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 fd58 	bl	8005f70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054c0:	bf00      	nop
 80054c2:	3710      	adds	r7, #16
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b086      	sub	sp, #24
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054d4:	2300      	movs	r3, #0
 80054d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d101      	bne.n	80054e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80054e2:	2302      	movs	r3, #2
 80054e4:	e0ae      	b.n	8005644 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2b0c      	cmp	r3, #12
 80054f2:	f200 809f 	bhi.w	8005634 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80054f6:	a201      	add	r2, pc, #4	@ (adr r2, 80054fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80054f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054fc:	08005531 	.word	0x08005531
 8005500:	08005635 	.word	0x08005635
 8005504:	08005635 	.word	0x08005635
 8005508:	08005635 	.word	0x08005635
 800550c:	08005571 	.word	0x08005571
 8005510:	08005635 	.word	0x08005635
 8005514:	08005635 	.word	0x08005635
 8005518:	08005635 	.word	0x08005635
 800551c:	080055b3 	.word	0x080055b3
 8005520:	08005635 	.word	0x08005635
 8005524:	08005635 	.word	0x08005635
 8005528:	08005635 	.word	0x08005635
 800552c:	080055f3 	.word	0x080055f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68b9      	ldr	r1, [r7, #8]
 8005536:	4618      	mov	r0, r3
 8005538:	f000 fa2e 	bl	8005998 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	699a      	ldr	r2, [r3, #24]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f042 0208 	orr.w	r2, r2, #8
 800554a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	699a      	ldr	r2, [r3, #24]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f022 0204 	bic.w	r2, r2, #4
 800555a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	6999      	ldr	r1, [r3, #24]
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	691a      	ldr	r2, [r3, #16]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	430a      	orrs	r2, r1
 800556c:	619a      	str	r2, [r3, #24]
      break;
 800556e:	e064      	b.n	800563a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68b9      	ldr	r1, [r7, #8]
 8005576:	4618      	mov	r0, r3
 8005578:	f000 fa7e 	bl	8005a78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	699a      	ldr	r2, [r3, #24]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800558a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	699a      	ldr	r2, [r3, #24]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800559a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	6999      	ldr	r1, [r3, #24]
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	021a      	lsls	r2, r3, #8
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	430a      	orrs	r2, r1
 80055ae:	619a      	str	r2, [r3, #24]
      break;
 80055b0:	e043      	b.n	800563a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	68b9      	ldr	r1, [r7, #8]
 80055b8:	4618      	mov	r0, r3
 80055ba:	f000 fad3 	bl	8005b64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	69da      	ldr	r2, [r3, #28]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f042 0208 	orr.w	r2, r2, #8
 80055cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	69da      	ldr	r2, [r3, #28]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f022 0204 	bic.w	r2, r2, #4
 80055dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	69d9      	ldr	r1, [r3, #28]
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	691a      	ldr	r2, [r3, #16]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	430a      	orrs	r2, r1
 80055ee:	61da      	str	r2, [r3, #28]
      break;
 80055f0:	e023      	b.n	800563a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	68b9      	ldr	r1, [r7, #8]
 80055f8:	4618      	mov	r0, r3
 80055fa:	f000 fb27 	bl	8005c4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	69da      	ldr	r2, [r3, #28]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800560c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	69da      	ldr	r2, [r3, #28]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800561c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	69d9      	ldr	r1, [r3, #28]
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	691b      	ldr	r3, [r3, #16]
 8005628:	021a      	lsls	r2, r3, #8
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	430a      	orrs	r2, r1
 8005630:	61da      	str	r2, [r3, #28]
      break;
 8005632:	e002      	b.n	800563a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	75fb      	strb	r3, [r7, #23]
      break;
 8005638:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2200      	movs	r2, #0
 800563e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005642:	7dfb      	ldrb	r3, [r7, #23]
}
 8005644:	4618      	mov	r0, r3
 8005646:	3718      	adds	r7, #24
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}

0800564c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b084      	sub	sp, #16
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005656:	2300      	movs	r3, #0
 8005658:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005660:	2b01      	cmp	r3, #1
 8005662:	d101      	bne.n	8005668 <HAL_TIM_ConfigClockSource+0x1c>
 8005664:	2302      	movs	r3, #2
 8005666:	e0b4      	b.n	80057d2 <HAL_TIM_ConfigClockSource+0x186>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2202      	movs	r2, #2
 8005674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005686:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800568e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	68ba      	ldr	r2, [r7, #8]
 8005696:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056a0:	d03e      	beq.n	8005720 <HAL_TIM_ConfigClockSource+0xd4>
 80056a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056a6:	f200 8087 	bhi.w	80057b8 <HAL_TIM_ConfigClockSource+0x16c>
 80056aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056ae:	f000 8086 	beq.w	80057be <HAL_TIM_ConfigClockSource+0x172>
 80056b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056b6:	d87f      	bhi.n	80057b8 <HAL_TIM_ConfigClockSource+0x16c>
 80056b8:	2b70      	cmp	r3, #112	@ 0x70
 80056ba:	d01a      	beq.n	80056f2 <HAL_TIM_ConfigClockSource+0xa6>
 80056bc:	2b70      	cmp	r3, #112	@ 0x70
 80056be:	d87b      	bhi.n	80057b8 <HAL_TIM_ConfigClockSource+0x16c>
 80056c0:	2b60      	cmp	r3, #96	@ 0x60
 80056c2:	d050      	beq.n	8005766 <HAL_TIM_ConfigClockSource+0x11a>
 80056c4:	2b60      	cmp	r3, #96	@ 0x60
 80056c6:	d877      	bhi.n	80057b8 <HAL_TIM_ConfigClockSource+0x16c>
 80056c8:	2b50      	cmp	r3, #80	@ 0x50
 80056ca:	d03c      	beq.n	8005746 <HAL_TIM_ConfigClockSource+0xfa>
 80056cc:	2b50      	cmp	r3, #80	@ 0x50
 80056ce:	d873      	bhi.n	80057b8 <HAL_TIM_ConfigClockSource+0x16c>
 80056d0:	2b40      	cmp	r3, #64	@ 0x40
 80056d2:	d058      	beq.n	8005786 <HAL_TIM_ConfigClockSource+0x13a>
 80056d4:	2b40      	cmp	r3, #64	@ 0x40
 80056d6:	d86f      	bhi.n	80057b8 <HAL_TIM_ConfigClockSource+0x16c>
 80056d8:	2b30      	cmp	r3, #48	@ 0x30
 80056da:	d064      	beq.n	80057a6 <HAL_TIM_ConfigClockSource+0x15a>
 80056dc:	2b30      	cmp	r3, #48	@ 0x30
 80056de:	d86b      	bhi.n	80057b8 <HAL_TIM_ConfigClockSource+0x16c>
 80056e0:	2b20      	cmp	r3, #32
 80056e2:	d060      	beq.n	80057a6 <HAL_TIM_ConfigClockSource+0x15a>
 80056e4:	2b20      	cmp	r3, #32
 80056e6:	d867      	bhi.n	80057b8 <HAL_TIM_ConfigClockSource+0x16c>
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d05c      	beq.n	80057a6 <HAL_TIM_ConfigClockSource+0x15a>
 80056ec:	2b10      	cmp	r3, #16
 80056ee:	d05a      	beq.n	80057a6 <HAL_TIM_ConfigClockSource+0x15a>
 80056f0:	e062      	b.n	80057b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005702:	f000 fb73 	bl	8005dec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005714:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68ba      	ldr	r2, [r7, #8]
 800571c:	609a      	str	r2, [r3, #8]
      break;
 800571e:	e04f      	b.n	80057c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005730:	f000 fb5c 	bl	8005dec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	689a      	ldr	r2, [r3, #8]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005742:	609a      	str	r2, [r3, #8]
      break;
 8005744:	e03c      	b.n	80057c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005752:	461a      	mov	r2, r3
 8005754:	f000 fad0 	bl	8005cf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2150      	movs	r1, #80	@ 0x50
 800575e:	4618      	mov	r0, r3
 8005760:	f000 fb29 	bl	8005db6 <TIM_ITRx_SetConfig>
      break;
 8005764:	e02c      	b.n	80057c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005772:	461a      	mov	r2, r3
 8005774:	f000 faef 	bl	8005d56 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2160      	movs	r1, #96	@ 0x60
 800577e:	4618      	mov	r0, r3
 8005780:	f000 fb19 	bl	8005db6 <TIM_ITRx_SetConfig>
      break;
 8005784:	e01c      	b.n	80057c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005792:	461a      	mov	r2, r3
 8005794:	f000 fab0 	bl	8005cf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	2140      	movs	r1, #64	@ 0x40
 800579e:	4618      	mov	r0, r3
 80057a0:	f000 fb09 	bl	8005db6 <TIM_ITRx_SetConfig>
      break;
 80057a4:	e00c      	b.n	80057c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4619      	mov	r1, r3
 80057b0:	4610      	mov	r0, r2
 80057b2:	f000 fb00 	bl	8005db6 <TIM_ITRx_SetConfig>
      break;
 80057b6:	e003      	b.n	80057c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	73fb      	strb	r3, [r7, #15]
      break;
 80057bc:	e000      	b.n	80057c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80057be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2201      	movs	r2, #1
 80057c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80057d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3710      	adds	r7, #16
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}

080057da <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057da:	b480      	push	{r7}
 80057dc:	b083      	sub	sp, #12
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80057e2:	bf00      	nop
 80057e4:	370c      	adds	r7, #12
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr

080057ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b083      	sub	sp, #12
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057f6:	bf00      	nop
 80057f8:	370c      	adds	r7, #12
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr

08005802 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005802:	b480      	push	{r7}
 8005804:	b083      	sub	sp, #12
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800580a:	bf00      	nop
 800580c:	370c      	adds	r7, #12
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005816:	b480      	push	{r7}
 8005818:	b083      	sub	sp, #12
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800581e:	bf00      	nop
 8005820:	370c      	adds	r7, #12
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr

0800582a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800582a:	b480      	push	{r7}
 800582c:	b083      	sub	sp, #12
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005832:	bf00      	nop
 8005834:	370c      	adds	r7, #12
 8005836:	46bd      	mov	sp, r7
 8005838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583c:	4770      	bx	lr
	...

08005840 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005840:	b480      	push	{r7}
 8005842:	b085      	sub	sp, #20
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	4a46      	ldr	r2, [pc, #280]	@ (800596c <TIM_Base_SetConfig+0x12c>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d013      	beq.n	8005880 <TIM_Base_SetConfig+0x40>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800585e:	d00f      	beq.n	8005880 <TIM_Base_SetConfig+0x40>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	4a43      	ldr	r2, [pc, #268]	@ (8005970 <TIM_Base_SetConfig+0x130>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d00b      	beq.n	8005880 <TIM_Base_SetConfig+0x40>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a42      	ldr	r2, [pc, #264]	@ (8005974 <TIM_Base_SetConfig+0x134>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d007      	beq.n	8005880 <TIM_Base_SetConfig+0x40>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a41      	ldr	r2, [pc, #260]	@ (8005978 <TIM_Base_SetConfig+0x138>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d003      	beq.n	8005880 <TIM_Base_SetConfig+0x40>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a40      	ldr	r2, [pc, #256]	@ (800597c <TIM_Base_SetConfig+0x13c>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d108      	bne.n	8005892 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005886:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	68fa      	ldr	r2, [r7, #12]
 800588e:	4313      	orrs	r3, r2
 8005890:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a35      	ldr	r2, [pc, #212]	@ (800596c <TIM_Base_SetConfig+0x12c>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d02b      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058a0:	d027      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a32      	ldr	r2, [pc, #200]	@ (8005970 <TIM_Base_SetConfig+0x130>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d023      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a31      	ldr	r2, [pc, #196]	@ (8005974 <TIM_Base_SetConfig+0x134>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d01f      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a30      	ldr	r2, [pc, #192]	@ (8005978 <TIM_Base_SetConfig+0x138>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d01b      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a2f      	ldr	r2, [pc, #188]	@ (800597c <TIM_Base_SetConfig+0x13c>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d017      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a2e      	ldr	r2, [pc, #184]	@ (8005980 <TIM_Base_SetConfig+0x140>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d013      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4a2d      	ldr	r2, [pc, #180]	@ (8005984 <TIM_Base_SetConfig+0x144>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d00f      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	4a2c      	ldr	r2, [pc, #176]	@ (8005988 <TIM_Base_SetConfig+0x148>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d00b      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a2b      	ldr	r2, [pc, #172]	@ (800598c <TIM_Base_SetConfig+0x14c>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d007      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a2a      	ldr	r2, [pc, #168]	@ (8005990 <TIM_Base_SetConfig+0x150>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d003      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	4a29      	ldr	r2, [pc, #164]	@ (8005994 <TIM_Base_SetConfig+0x154>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d108      	bne.n	8005904 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	4313      	orrs	r3, r2
 8005902:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	695b      	ldr	r3, [r3, #20]
 800590e:	4313      	orrs	r3, r2
 8005910:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	68fa      	ldr	r2, [r7, #12]
 8005916:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	689a      	ldr	r2, [r3, #8]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a10      	ldr	r2, [pc, #64]	@ (800596c <TIM_Base_SetConfig+0x12c>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d003      	beq.n	8005938 <TIM_Base_SetConfig+0xf8>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a12      	ldr	r2, [pc, #72]	@ (800597c <TIM_Base_SetConfig+0x13c>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d103      	bne.n	8005940 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	691a      	ldr	r2, [r3, #16]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	691b      	ldr	r3, [r3, #16]
 800594a:	f003 0301 	and.w	r3, r3, #1
 800594e:	2b01      	cmp	r3, #1
 8005950:	d105      	bne.n	800595e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	f023 0201 	bic.w	r2, r3, #1
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	611a      	str	r2, [r3, #16]
  }
}
 800595e:	bf00      	nop
 8005960:	3714      	adds	r7, #20
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	40010000 	.word	0x40010000
 8005970:	40000400 	.word	0x40000400
 8005974:	40000800 	.word	0x40000800
 8005978:	40000c00 	.word	0x40000c00
 800597c:	40010400 	.word	0x40010400
 8005980:	40014000 	.word	0x40014000
 8005984:	40014400 	.word	0x40014400
 8005988:	40014800 	.word	0x40014800
 800598c:	40001800 	.word	0x40001800
 8005990:	40001c00 	.word	0x40001c00
 8005994:	40002000 	.word	0x40002000

08005998 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005998:	b480      	push	{r7}
 800599a:	b087      	sub	sp, #28
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
 80059a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a1b      	ldr	r3, [r3, #32]
 80059a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6a1b      	ldr	r3, [r3, #32]
 80059ac:	f023 0201 	bic.w	r2, r3, #1
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	699b      	ldr	r3, [r3, #24]
 80059be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f023 0303 	bic.w	r3, r3, #3
 80059ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	f023 0302 	bic.w	r3, r3, #2
 80059e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	697a      	ldr	r2, [r7, #20]
 80059e8:	4313      	orrs	r3, r2
 80059ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4a20      	ldr	r2, [pc, #128]	@ (8005a70 <TIM_OC1_SetConfig+0xd8>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d003      	beq.n	80059fc <TIM_OC1_SetConfig+0x64>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	4a1f      	ldr	r2, [pc, #124]	@ (8005a74 <TIM_OC1_SetConfig+0xdc>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d10c      	bne.n	8005a16 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	f023 0308 	bic.w	r3, r3, #8
 8005a02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	697a      	ldr	r2, [r7, #20]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	f023 0304 	bic.w	r3, r3, #4
 8005a14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a15      	ldr	r2, [pc, #84]	@ (8005a70 <TIM_OC1_SetConfig+0xd8>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d003      	beq.n	8005a26 <TIM_OC1_SetConfig+0x8e>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a14      	ldr	r2, [pc, #80]	@ (8005a74 <TIM_OC1_SetConfig+0xdc>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d111      	bne.n	8005a4a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	693a      	ldr	r2, [r7, #16]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	699b      	ldr	r3, [r3, #24]
 8005a44:	693a      	ldr	r2, [r7, #16]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	693a      	ldr	r2, [r7, #16]
 8005a4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	685a      	ldr	r2, [r3, #4]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	697a      	ldr	r2, [r7, #20]
 8005a62:	621a      	str	r2, [r3, #32]
}
 8005a64:	bf00      	nop
 8005a66:	371c      	adds	r7, #28
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr
 8005a70:	40010000 	.word	0x40010000
 8005a74:	40010400 	.word	0x40010400

08005a78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b087      	sub	sp, #28
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a1b      	ldr	r3, [r3, #32]
 8005a86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a1b      	ldr	r3, [r3, #32]
 8005a8c:	f023 0210 	bic.w	r2, r3, #16
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	699b      	ldr	r3, [r3, #24]
 8005a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005aae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	021b      	lsls	r3, r3, #8
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	f023 0320 	bic.w	r3, r3, #32
 8005ac2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	011b      	lsls	r3, r3, #4
 8005aca:	697a      	ldr	r2, [r7, #20]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a22      	ldr	r2, [pc, #136]	@ (8005b5c <TIM_OC2_SetConfig+0xe4>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d003      	beq.n	8005ae0 <TIM_OC2_SetConfig+0x68>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a21      	ldr	r2, [pc, #132]	@ (8005b60 <TIM_OC2_SetConfig+0xe8>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d10d      	bne.n	8005afc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ae6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	011b      	lsls	r3, r3, #4
 8005aee:	697a      	ldr	r2, [r7, #20]
 8005af0:	4313      	orrs	r3, r2
 8005af2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005afa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a17      	ldr	r2, [pc, #92]	@ (8005b5c <TIM_OC2_SetConfig+0xe4>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d003      	beq.n	8005b0c <TIM_OC2_SetConfig+0x94>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	4a16      	ldr	r2, [pc, #88]	@ (8005b60 <TIM_OC2_SetConfig+0xe8>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d113      	bne.n	8005b34 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	693a      	ldr	r2, [r7, #16]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	699b      	ldr	r3, [r3, #24]
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	693a      	ldr	r2, [r7, #16]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	693a      	ldr	r2, [r7, #16]
 8005b38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	685a      	ldr	r2, [r3, #4]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	621a      	str	r2, [r3, #32]
}
 8005b4e:	bf00      	nop
 8005b50:	371c      	adds	r7, #28
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop
 8005b5c:	40010000 	.word	0x40010000
 8005b60:	40010400 	.word	0x40010400

08005b64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b087      	sub	sp, #28
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a1b      	ldr	r3, [r3, #32]
 8005b72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6a1b      	ldr	r3, [r3, #32]
 8005b78:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	69db      	ldr	r3, [r3, #28]
 8005b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f023 0303 	bic.w	r3, r3, #3
 8005b9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005bac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	021b      	lsls	r3, r3, #8
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a21      	ldr	r2, [pc, #132]	@ (8005c44 <TIM_OC3_SetConfig+0xe0>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d003      	beq.n	8005bca <TIM_OC3_SetConfig+0x66>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a20      	ldr	r2, [pc, #128]	@ (8005c48 <TIM_OC3_SetConfig+0xe4>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d10d      	bne.n	8005be6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005bd0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	021b      	lsls	r3, r3, #8
 8005bd8:	697a      	ldr	r2, [r7, #20]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005be4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4a16      	ldr	r2, [pc, #88]	@ (8005c44 <TIM_OC3_SetConfig+0xe0>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d003      	beq.n	8005bf6 <TIM_OC3_SetConfig+0x92>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a15      	ldr	r2, [pc, #84]	@ (8005c48 <TIM_OC3_SetConfig+0xe4>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d113      	bne.n	8005c1e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005bfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005c04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	695b      	ldr	r3, [r3, #20]
 8005c0a:	011b      	lsls	r3, r3, #4
 8005c0c:	693a      	ldr	r2, [r7, #16]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	699b      	ldr	r3, [r3, #24]
 8005c16:	011b      	lsls	r3, r3, #4
 8005c18:	693a      	ldr	r2, [r7, #16]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	693a      	ldr	r2, [r7, #16]
 8005c22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	68fa      	ldr	r2, [r7, #12]
 8005c28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	685a      	ldr	r2, [r3, #4]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	621a      	str	r2, [r3, #32]
}
 8005c38:	bf00      	nop
 8005c3a:	371c      	adds	r7, #28
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr
 8005c44:	40010000 	.word	0x40010000
 8005c48:	40010400 	.word	0x40010400

08005c4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b087      	sub	sp, #28
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6a1b      	ldr	r3, [r3, #32]
 8005c60:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	021b      	lsls	r3, r3, #8
 8005c8a:	68fa      	ldr	r2, [r7, #12]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005c96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	031b      	lsls	r3, r3, #12
 8005c9e:	693a      	ldr	r2, [r7, #16]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a12      	ldr	r2, [pc, #72]	@ (8005cf0 <TIM_OC4_SetConfig+0xa4>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d003      	beq.n	8005cb4 <TIM_OC4_SetConfig+0x68>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a11      	ldr	r2, [pc, #68]	@ (8005cf4 <TIM_OC4_SetConfig+0xa8>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d109      	bne.n	8005cc8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005cba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	695b      	ldr	r3, [r3, #20]
 8005cc0:	019b      	lsls	r3, r3, #6
 8005cc2:	697a      	ldr	r2, [r7, #20]
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	697a      	ldr	r2, [r7, #20]
 8005ccc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	68fa      	ldr	r2, [r7, #12]
 8005cd2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	685a      	ldr	r2, [r3, #4]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	693a      	ldr	r2, [r7, #16]
 8005ce0:	621a      	str	r2, [r3, #32]
}
 8005ce2:	bf00      	nop
 8005ce4:	371c      	adds	r7, #28
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	40010000 	.word	0x40010000
 8005cf4:	40010400 	.word	0x40010400

08005cf8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b087      	sub	sp, #28
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	60f8      	str	r0, [r7, #12]
 8005d00:	60b9      	str	r1, [r7, #8]
 8005d02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6a1b      	ldr	r3, [r3, #32]
 8005d08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6a1b      	ldr	r3, [r3, #32]
 8005d0e:	f023 0201 	bic.w	r2, r3, #1
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	699b      	ldr	r3, [r3, #24]
 8005d1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	011b      	lsls	r3, r3, #4
 8005d28:	693a      	ldr	r2, [r7, #16]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	f023 030a 	bic.w	r3, r3, #10
 8005d34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d36:	697a      	ldr	r2, [r7, #20]
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	697a      	ldr	r2, [r7, #20]
 8005d48:	621a      	str	r2, [r3, #32]
}
 8005d4a:	bf00      	nop
 8005d4c:	371c      	adds	r7, #28
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr

08005d56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d56:	b480      	push	{r7}
 8005d58:	b087      	sub	sp, #28
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	60f8      	str	r0, [r7, #12]
 8005d5e:	60b9      	str	r1, [r7, #8]
 8005d60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6a1b      	ldr	r3, [r3, #32]
 8005d66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6a1b      	ldr	r3, [r3, #32]
 8005d6c:	f023 0210 	bic.w	r2, r3, #16
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	031b      	lsls	r3, r3, #12
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005d92:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	011b      	lsls	r3, r3, #4
 8005d98:	697a      	ldr	r2, [r7, #20]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	697a      	ldr	r2, [r7, #20]
 8005da8:	621a      	str	r2, [r3, #32]
}
 8005daa:	bf00      	nop
 8005dac:	371c      	adds	r7, #28
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr

08005db6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005db6:	b480      	push	{r7}
 8005db8:	b085      	sub	sp, #20
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
 8005dbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dcc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005dce:	683a      	ldr	r2, [r7, #0]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	f043 0307 	orr.w	r3, r3, #7
 8005dd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	68fa      	ldr	r2, [r7, #12]
 8005dde:	609a      	str	r2, [r3, #8]
}
 8005de0:	bf00      	nop
 8005de2:	3714      	adds	r7, #20
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr

08005dec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b087      	sub	sp, #28
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	60f8      	str	r0, [r7, #12]
 8005df4:	60b9      	str	r1, [r7, #8]
 8005df6:	607a      	str	r2, [r7, #4]
 8005df8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	021a      	lsls	r2, r3, #8
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	431a      	orrs	r2, r3
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	697a      	ldr	r2, [r7, #20]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	697a      	ldr	r2, [r7, #20]
 8005e1e:	609a      	str	r2, [r3, #8]
}
 8005e20:	bf00      	nop
 8005e22:	371c      	adds	r7, #28
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b087      	sub	sp, #28
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	f003 031f 	and.w	r3, r3, #31
 8005e3e:	2201      	movs	r2, #1
 8005e40:	fa02 f303 	lsl.w	r3, r2, r3
 8005e44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6a1a      	ldr	r2, [r3, #32]
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	43db      	mvns	r3, r3
 8005e4e:	401a      	ands	r2, r3
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6a1a      	ldr	r2, [r3, #32]
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	f003 031f 	and.w	r3, r3, #31
 8005e5e:	6879      	ldr	r1, [r7, #4]
 8005e60:	fa01 f303 	lsl.w	r3, r1, r3
 8005e64:	431a      	orrs	r2, r3
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	621a      	str	r2, [r3, #32]
}
 8005e6a:	bf00      	nop
 8005e6c:	371c      	adds	r7, #28
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e74:	4770      	bx	lr
	...

08005e78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b085      	sub	sp, #20
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d101      	bne.n	8005e90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e8c:	2302      	movs	r3, #2
 8005e8e:	e05a      	b.n	8005f46 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2202      	movs	r2, #2
 8005e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	68fa      	ldr	r2, [r7, #12]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	68fa      	ldr	r2, [r7, #12]
 8005ec8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a21      	ldr	r2, [pc, #132]	@ (8005f54 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d022      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005edc:	d01d      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a1d      	ldr	r2, [pc, #116]	@ (8005f58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d018      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a1b      	ldr	r2, [pc, #108]	@ (8005f5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d013      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a1a      	ldr	r2, [pc, #104]	@ (8005f60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d00e      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a18      	ldr	r2, [pc, #96]	@ (8005f64 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d009      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a17      	ldr	r2, [pc, #92]	@ (8005f68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d004      	beq.n	8005f1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a15      	ldr	r2, [pc, #84]	@ (8005f6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d10c      	bne.n	8005f34 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	68ba      	ldr	r2, [r7, #8]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68ba      	ldr	r2, [r7, #8]
 8005f32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3714      	adds	r7, #20
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr
 8005f52:	bf00      	nop
 8005f54:	40010000 	.word	0x40010000
 8005f58:	40000400 	.word	0x40000400
 8005f5c:	40000800 	.word	0x40000800
 8005f60:	40000c00 	.word	0x40000c00
 8005f64:	40010400 	.word	0x40010400
 8005f68:	40014000 	.word	0x40014000
 8005f6c:	40001800 	.word	0x40001800

08005f70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b083      	sub	sp, #12
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f78:	bf00      	nop
 8005f7a:	370c      	adds	r7, #12
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr

08005f84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f8c:	bf00      	nop
 8005f8e:	370c      	adds	r7, #12
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f98:	b084      	sub	sp, #16
 8005f9a:	b580      	push	{r7, lr}
 8005f9c:	b084      	sub	sp, #16
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6078      	str	r0, [r7, #4]
 8005fa2:	f107 001c 	add.w	r0, r7, #28
 8005fa6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005faa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d123      	bne.n	8005ffa <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	68db      	ldr	r3, [r3, #12]
 8005fc2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005fc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005fda:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d105      	bne.n	8005fee <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f000 f9dc 	bl	80063ac <USB_CoreReset>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	73fb      	strb	r3, [r7, #15]
 8005ff8:	e01b      	b.n	8006032 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	68db      	ldr	r3, [r3, #12]
 8005ffe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f000 f9d0 	bl	80063ac <USB_CoreReset>
 800600c:	4603      	mov	r3, r0
 800600e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006010:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006014:	2b00      	cmp	r3, #0
 8006016:	d106      	bne.n	8006026 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800601c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	639a      	str	r2, [r3, #56]	@ 0x38
 8006024:	e005      	b.n	8006032 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800602a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006032:	7fbb      	ldrb	r3, [r7, #30]
 8006034:	2b01      	cmp	r3, #1
 8006036:	d10b      	bne.n	8006050 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	f043 0206 	orr.w	r2, r3, #6
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	f043 0220 	orr.w	r2, r3, #32
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006050:	7bfb      	ldrb	r3, [r7, #15]
}
 8006052:	4618      	mov	r0, r3
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800605c:	b004      	add	sp, #16
 800605e:	4770      	bx	lr

08006060 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006060:	b480      	push	{r7}
 8006062:	b083      	sub	sp, #12
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	f043 0201 	orr.w	r2, r3, #1
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	370c      	adds	r7, #12
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr

08006082 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006082:	b480      	push	{r7}
 8006084:	b083      	sub	sp, #12
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	f023 0201 	bic.w	r2, r3, #1
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006096:	2300      	movs	r3, #0
}
 8006098:	4618      	mov	r0, r3
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	460b      	mov	r3, r1
 80060ae:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80060b0:	2300      	movs	r3, #0
 80060b2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	68db      	ldr	r3, [r3, #12]
 80060b8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80060c0:	78fb      	ldrb	r3, [r7, #3]
 80060c2:	2b01      	cmp	r3, #1
 80060c4:	d115      	bne.n	80060f2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80060d2:	200a      	movs	r0, #10
 80060d4:	f7fa ff5e 	bl	8000f94 <HAL_Delay>
      ms += 10U;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	330a      	adds	r3, #10
 80060dc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 f956 	bl	8006390 <USB_GetMode>
 80060e4:	4603      	mov	r3, r0
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d01e      	beq.n	8006128 <USB_SetCurrentMode+0x84>
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2bc7      	cmp	r3, #199	@ 0xc7
 80060ee:	d9f0      	bls.n	80060d2 <USB_SetCurrentMode+0x2e>
 80060f0:	e01a      	b.n	8006128 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80060f2:	78fb      	ldrb	r3, [r7, #3]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d115      	bne.n	8006124 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	68db      	ldr	r3, [r3, #12]
 80060fc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006104:	200a      	movs	r0, #10
 8006106:	f7fa ff45 	bl	8000f94 <HAL_Delay>
      ms += 10U;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	330a      	adds	r3, #10
 800610e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 f93d 	bl	8006390 <USB_GetMode>
 8006116:	4603      	mov	r3, r0
 8006118:	2b00      	cmp	r3, #0
 800611a:	d005      	beq.n	8006128 <USB_SetCurrentMode+0x84>
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006120:	d9f0      	bls.n	8006104 <USB_SetCurrentMode+0x60>
 8006122:	e001      	b.n	8006128 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	e005      	b.n	8006134 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2bc8      	cmp	r3, #200	@ 0xc8
 800612c:	d101      	bne.n	8006132 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e000      	b.n	8006134 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006132:	2300      	movs	r3, #0
}
 8006134:	4618      	mov	r0, r3
 8006136:	3710      	adds	r7, #16
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800613c:	b480      	push	{r7}
 800613e:	b085      	sub	sp, #20
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006146:	2300      	movs	r3, #0
 8006148:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	3301      	adds	r3, #1
 800614e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006156:	d901      	bls.n	800615c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006158:	2303      	movs	r3, #3
 800615a:	e01b      	b.n	8006194 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	691b      	ldr	r3, [r3, #16]
 8006160:	2b00      	cmp	r3, #0
 8006162:	daf2      	bge.n	800614a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006164:	2300      	movs	r3, #0
 8006166:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	019b      	lsls	r3, r3, #6
 800616c:	f043 0220 	orr.w	r2, r3, #32
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	3301      	adds	r3, #1
 8006178:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006180:	d901      	bls.n	8006186 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006182:	2303      	movs	r3, #3
 8006184:	e006      	b.n	8006194 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	f003 0320 	and.w	r3, r3, #32
 800618e:	2b20      	cmp	r3, #32
 8006190:	d0f0      	beq.n	8006174 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006192:	2300      	movs	r3, #0
}
 8006194:	4618      	mov	r0, r3
 8006196:	3714      	adds	r7, #20
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr

080061a0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b085      	sub	sp, #20
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80061a8:	2300      	movs	r3, #0
 80061aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	3301      	adds	r3, #1
 80061b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80061b8:	d901      	bls.n	80061be <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80061ba:	2303      	movs	r3, #3
 80061bc:	e018      	b.n	80061f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	691b      	ldr	r3, [r3, #16]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	daf2      	bge.n	80061ac <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80061c6:	2300      	movs	r3, #0
 80061c8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2210      	movs	r2, #16
 80061ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	3301      	adds	r3, #1
 80061d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80061dc:	d901      	bls.n	80061e2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e006      	b.n	80061f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	691b      	ldr	r3, [r3, #16]
 80061e6:	f003 0310 	and.w	r3, r3, #16
 80061ea:	2b10      	cmp	r3, #16
 80061ec:	d0f0      	beq.n	80061d0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80061ee:	2300      	movs	r3, #0
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3714      	adds	r7, #20
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr

080061fc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b089      	sub	sp, #36	@ 0x24
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	4611      	mov	r1, r2
 8006208:	461a      	mov	r2, r3
 800620a:	460b      	mov	r3, r1
 800620c:	71fb      	strb	r3, [r7, #7]
 800620e:	4613      	mov	r3, r2
 8006210:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800621a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800621e:	2b00      	cmp	r3, #0
 8006220:	d123      	bne.n	800626a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006222:	88bb      	ldrh	r3, [r7, #4]
 8006224:	3303      	adds	r3, #3
 8006226:	089b      	lsrs	r3, r3, #2
 8006228:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800622a:	2300      	movs	r3, #0
 800622c:	61bb      	str	r3, [r7, #24]
 800622e:	e018      	b.n	8006262 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006230:	79fb      	ldrb	r3, [r7, #7]
 8006232:	031a      	lsls	r2, r3, #12
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	4413      	add	r3, r2
 8006238:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800623c:	461a      	mov	r2, r3
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006244:	69fb      	ldr	r3, [r7, #28]
 8006246:	3301      	adds	r3, #1
 8006248:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800624a:	69fb      	ldr	r3, [r7, #28]
 800624c:	3301      	adds	r3, #1
 800624e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	3301      	adds	r3, #1
 8006254:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	3301      	adds	r3, #1
 800625a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	3301      	adds	r3, #1
 8006260:	61bb      	str	r3, [r7, #24]
 8006262:	69ba      	ldr	r2, [r7, #24]
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	429a      	cmp	r2, r3
 8006268:	d3e2      	bcc.n	8006230 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800626a:	2300      	movs	r3, #0
}
 800626c:	4618      	mov	r0, r3
 800626e:	3724      	adds	r7, #36	@ 0x24
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr

08006278 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006278:	b480      	push	{r7}
 800627a:	b08b      	sub	sp, #44	@ 0x2c
 800627c:	af00      	add	r7, sp, #0
 800627e:	60f8      	str	r0, [r7, #12]
 8006280:	60b9      	str	r1, [r7, #8]
 8006282:	4613      	mov	r3, r2
 8006284:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800628e:	88fb      	ldrh	r3, [r7, #6]
 8006290:	089b      	lsrs	r3, r3, #2
 8006292:	b29b      	uxth	r3, r3
 8006294:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006296:	88fb      	ldrh	r3, [r7, #6]
 8006298:	f003 0303 	and.w	r3, r3, #3
 800629c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800629e:	2300      	movs	r3, #0
 80062a0:	623b      	str	r3, [r7, #32]
 80062a2:	e014      	b.n	80062ce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80062a4:	69bb      	ldr	r3, [r7, #24]
 80062a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ae:	601a      	str	r2, [r3, #0]
    pDest++;
 80062b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b2:	3301      	adds	r3, #1
 80062b4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80062b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b8:	3301      	adds	r3, #1
 80062ba:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80062bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062be:	3301      	adds	r3, #1
 80062c0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80062c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c4:	3301      	adds	r3, #1
 80062c6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80062c8:	6a3b      	ldr	r3, [r7, #32]
 80062ca:	3301      	adds	r3, #1
 80062cc:	623b      	str	r3, [r7, #32]
 80062ce:	6a3a      	ldr	r2, [r7, #32]
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d3e6      	bcc.n	80062a4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80062d6:	8bfb      	ldrh	r3, [r7, #30]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d01e      	beq.n	800631a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80062dc:	2300      	movs	r3, #0
 80062de:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80062e0:	69bb      	ldr	r3, [r7, #24]
 80062e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062e6:	461a      	mov	r2, r3
 80062e8:	f107 0310 	add.w	r3, r7, #16
 80062ec:	6812      	ldr	r2, [r2, #0]
 80062ee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80062f0:	693a      	ldr	r2, [r7, #16]
 80062f2:	6a3b      	ldr	r3, [r7, #32]
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	00db      	lsls	r3, r3, #3
 80062f8:	fa22 f303 	lsr.w	r3, r2, r3
 80062fc:	b2da      	uxtb	r2, r3
 80062fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006300:	701a      	strb	r2, [r3, #0]
      i++;
 8006302:	6a3b      	ldr	r3, [r7, #32]
 8006304:	3301      	adds	r3, #1
 8006306:	623b      	str	r3, [r7, #32]
      pDest++;
 8006308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630a:	3301      	adds	r3, #1
 800630c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800630e:	8bfb      	ldrh	r3, [r7, #30]
 8006310:	3b01      	subs	r3, #1
 8006312:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006314:	8bfb      	ldrh	r3, [r7, #30]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d1ea      	bne.n	80062f0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800631a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800631c:	4618      	mov	r0, r3
 800631e:	372c      	adds	r7, #44	@ 0x2c
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr

08006328 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006328:	b480      	push	{r7}
 800632a:	b085      	sub	sp, #20
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	695b      	ldr	r3, [r3, #20]
 8006334:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	699b      	ldr	r3, [r3, #24]
 800633a:	68fa      	ldr	r2, [r7, #12]
 800633c:	4013      	ands	r3, r2
 800633e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006340:	68fb      	ldr	r3, [r7, #12]
}
 8006342:	4618      	mov	r0, r3
 8006344:	3714      	adds	r7, #20
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr

0800634e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800634e:	b480      	push	{r7}
 8006350:	b085      	sub	sp, #20
 8006352:	af00      	add	r7, sp, #0
 8006354:	6078      	str	r0, [r7, #4]
 8006356:	460b      	mov	r3, r1
 8006358:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800635e:	78fb      	ldrb	r3, [r7, #3]
 8006360:	015a      	lsls	r2, r3, #5
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	4413      	add	r3, r2
 8006366:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800636e:	78fb      	ldrb	r3, [r7, #3]
 8006370:	015a      	lsls	r2, r3, #5
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	4413      	add	r3, r2
 8006376:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	68ba      	ldr	r2, [r7, #8]
 800637e:	4013      	ands	r3, r2
 8006380:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006382:	68bb      	ldr	r3, [r7, #8]
}
 8006384:	4618      	mov	r0, r3
 8006386:	3714      	adds	r7, #20
 8006388:	46bd      	mov	sp, r7
 800638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638e:	4770      	bx	lr

08006390 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	695b      	ldr	r3, [r3, #20]
 800639c:	f003 0301 	and.w	r3, r3, #1
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	370c      	adds	r7, #12
 80063a4:	46bd      	mov	sp, r7
 80063a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063aa:	4770      	bx	lr

080063ac <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b085      	sub	sp, #20
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80063b4:	2300      	movs	r3, #0
 80063b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	3301      	adds	r3, #1
 80063bc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80063c4:	d901      	bls.n	80063ca <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80063c6:	2303      	movs	r3, #3
 80063c8:	e01b      	b.n	8006402 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	691b      	ldr	r3, [r3, #16]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	daf2      	bge.n	80063b8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80063d2:	2300      	movs	r3, #0
 80063d4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	f043 0201 	orr.w	r2, r3, #1
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	3301      	adds	r3, #1
 80063e6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80063ee:	d901      	bls.n	80063f4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80063f0:	2303      	movs	r3, #3
 80063f2:	e006      	b.n	8006402 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	f003 0301 	and.w	r3, r3, #1
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d0f0      	beq.n	80063e2 <USB_CoreReset+0x36>

  return HAL_OK;
 8006400:	2300      	movs	r3, #0
}
 8006402:	4618      	mov	r0, r3
 8006404:	3714      	adds	r7, #20
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr
	...

08006410 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006410:	b084      	sub	sp, #16
 8006412:	b580      	push	{r7, lr}
 8006414:	b086      	sub	sp, #24
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
 800641a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800641e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006422:	2300      	movs	r3, #0
 8006424:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006430:	461a      	mov	r2, r3
 8006432:	2300      	movs	r3, #0
 8006434:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800643a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006446:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006452:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006462:	2b00      	cmp	r3, #0
 8006464:	d119      	bne.n	800649a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8006466:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800646a:	2b01      	cmp	r3, #1
 800646c:	d10a      	bne.n	8006484 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	68fa      	ldr	r2, [r7, #12]
 8006478:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800647c:	f043 0304 	orr.w	r3, r3, #4
 8006480:	6013      	str	r3, [r2, #0]
 8006482:	e014      	b.n	80064ae <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68fa      	ldr	r2, [r7, #12]
 800648e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006492:	f023 0304 	bic.w	r3, r3, #4
 8006496:	6013      	str	r3, [r2, #0]
 8006498:	e009      	b.n	80064ae <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	68fa      	ldr	r2, [r7, #12]
 80064a4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80064a8:	f023 0304 	bic.w	r3, r3, #4
 80064ac:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80064ae:	2110      	movs	r1, #16
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f7ff fe43 	bl	800613c <USB_FlushTxFifo>
 80064b6:	4603      	mov	r3, r0
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d001      	beq.n	80064c0 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80064bc:	2301      	movs	r3, #1
 80064be:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f7ff fe6d 	bl	80061a0 <USB_FlushRxFifo>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d001      	beq.n	80064d0 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80064d0:	2300      	movs	r3, #0
 80064d2:	613b      	str	r3, [r7, #16]
 80064d4:	e015      	b.n	8006502 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	015a      	lsls	r2, r3, #5
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	4413      	add	r3, r2
 80064de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064e2:	461a      	mov	r2, r3
 80064e4:	f04f 33ff 	mov.w	r3, #4294967295
 80064e8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	015a      	lsls	r2, r3, #5
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	4413      	add	r3, r2
 80064f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064f6:	461a      	mov	r2, r3
 80064f8:	2300      	movs	r3, #0
 80064fa:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	3301      	adds	r3, #1
 8006500:	613b      	str	r3, [r7, #16]
 8006502:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006506:	461a      	mov	r2, r3
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	4293      	cmp	r3, r2
 800650c:	d3e3      	bcc.n	80064d6 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2200      	movs	r2, #0
 8006512:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f04f 32ff 	mov.w	r2, #4294967295
 800651a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	4a18      	ldr	r2, [pc, #96]	@ (8006580 <USB_HostInit+0x170>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d10b      	bne.n	800653c <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800652a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	4a15      	ldr	r2, [pc, #84]	@ (8006584 <USB_HostInit+0x174>)
 8006530:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a14      	ldr	r2, [pc, #80]	@ (8006588 <USB_HostInit+0x178>)
 8006536:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800653a:	e009      	b.n	8006550 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2280      	movs	r2, #128	@ 0x80
 8006540:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a11      	ldr	r2, [pc, #68]	@ (800658c <USB_HostInit+0x17c>)
 8006546:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a11      	ldr	r2, [pc, #68]	@ (8006590 <USB_HostInit+0x180>)
 800654c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006550:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006554:	2b00      	cmp	r3, #0
 8006556:	d105      	bne.n	8006564 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	699b      	ldr	r3, [r3, #24]
 800655c:	f043 0210 	orr.w	r2, r3, #16
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	699a      	ldr	r2, [r3, #24]
 8006568:	4b0a      	ldr	r3, [pc, #40]	@ (8006594 <USB_HostInit+0x184>)
 800656a:	4313      	orrs	r3, r2
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006570:	7dfb      	ldrb	r3, [r7, #23]
}
 8006572:	4618      	mov	r0, r3
 8006574:	3718      	adds	r7, #24
 8006576:	46bd      	mov	sp, r7
 8006578:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800657c:	b004      	add	sp, #16
 800657e:	4770      	bx	lr
 8006580:	40040000 	.word	0x40040000
 8006584:	01000200 	.word	0x01000200
 8006588:	00e00300 	.word	0x00e00300
 800658c:	00600080 	.word	0x00600080
 8006590:	004000e0 	.word	0x004000e0
 8006594:	a3200008 	.word	0xa3200008

08006598 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006598:	b480      	push	{r7}
 800659a:	b085      	sub	sp, #20
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	460b      	mov	r3, r1
 80065a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80065b6:	f023 0303 	bic.w	r3, r3, #3
 80065ba:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80065c2:	681a      	ldr	r2, [r3, #0]
 80065c4:	78fb      	ldrb	r3, [r7, #3]
 80065c6:	f003 0303 	and.w	r3, r3, #3
 80065ca:	68f9      	ldr	r1, [r7, #12]
 80065cc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80065d0:	4313      	orrs	r3, r2
 80065d2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80065d4:	78fb      	ldrb	r3, [r7, #3]
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	d107      	bne.n	80065ea <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80065e0:	461a      	mov	r2, r3
 80065e2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80065e6:	6053      	str	r3, [r2, #4]
 80065e8:	e00c      	b.n	8006604 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80065ea:	78fb      	ldrb	r3, [r7, #3]
 80065ec:	2b02      	cmp	r3, #2
 80065ee:	d107      	bne.n	8006600 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80065f6:	461a      	mov	r2, r3
 80065f8:	f241 7370 	movw	r3, #6000	@ 0x1770
 80065fc:	6053      	str	r3, [r2, #4]
 80065fe:	e001      	b.n	8006604 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	e000      	b.n	8006606 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3714      	adds	r7, #20
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr

08006612 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8006612:	b580      	push	{r7, lr}
 8006614:	b084      	sub	sp, #16
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800661e:	2300      	movs	r3, #0
 8006620:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006632:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800663c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006640:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8006642:	2064      	movs	r0, #100	@ 0x64
 8006644:	f7fa fca6 	bl	8000f94 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006650:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006654:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8006656:	200a      	movs	r0, #10
 8006658:	f7fa fc9c 	bl	8000f94 <HAL_Delay>

  return HAL_OK;
 800665c:	2300      	movs	r3, #0
}
 800665e:	4618      	mov	r0, r3
 8006660:	3710      	adds	r7, #16
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}

08006666 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8006666:	b480      	push	{r7}
 8006668:	b085      	sub	sp, #20
 800666a:	af00      	add	r7, sp, #0
 800666c:	6078      	str	r0, [r7, #4]
 800666e:	460b      	mov	r3, r1
 8006670:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006676:	2300      	movs	r3, #0
 8006678:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800668a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006692:	2b00      	cmp	r3, #0
 8006694:	d109      	bne.n	80066aa <USB_DriveVbus+0x44>
 8006696:	78fb      	ldrb	r3, [r7, #3]
 8006698:	2b01      	cmp	r3, #1
 800669a:	d106      	bne.n	80066aa <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	68fa      	ldr	r2, [r7, #12]
 80066a0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80066a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80066a8:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066b4:	d109      	bne.n	80066ca <USB_DriveVbus+0x64>
 80066b6:	78fb      	ldrb	r3, [r7, #3]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d106      	bne.n	80066ca <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	68fa      	ldr	r2, [r7, #12]
 80066c0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80066c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066c8:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80066ca:	2300      	movs	r3, #0
}
 80066cc:	4618      	mov	r0, r3
 80066ce:	3714      	adds	r7, #20
 80066d0:	46bd      	mov	sp, r7
 80066d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d6:	4770      	bx	lr

080066d8 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80066d8:	b480      	push	{r7}
 80066da:	b085      	sub	sp, #20
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80066e4:	2300      	movs	r3, #0
 80066e6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	0c5b      	lsrs	r3, r3, #17
 80066f6:	f003 0303 	and.w	r3, r3, #3
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3714      	adds	r7, #20
 80066fe:	46bd      	mov	sp, r7
 8006700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006704:	4770      	bx	lr

08006706 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8006706:	b480      	push	{r7}
 8006708:	b085      	sub	sp, #20
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	b29b      	uxth	r3, r3
}
 800671c:	4618      	mov	r0, r3
 800671e:	3714      	adds	r7, #20
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr

08006728 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b088      	sub	sp, #32
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
 8006730:	4608      	mov	r0, r1
 8006732:	4611      	mov	r1, r2
 8006734:	461a      	mov	r2, r3
 8006736:	4603      	mov	r3, r0
 8006738:	70fb      	strb	r3, [r7, #3]
 800673a:	460b      	mov	r3, r1
 800673c:	70bb      	strb	r3, [r7, #2]
 800673e:	4613      	mov	r3, r2
 8006740:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006742:	2300      	movs	r3, #0
 8006744:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800674a:	78fb      	ldrb	r3, [r7, #3]
 800674c:	015a      	lsls	r2, r3, #5
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	4413      	add	r3, r2
 8006752:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006756:	461a      	mov	r2, r3
 8006758:	f04f 33ff 	mov.w	r3, #4294967295
 800675c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800675e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006762:	2b03      	cmp	r3, #3
 8006764:	d87c      	bhi.n	8006860 <USB_HC_Init+0x138>
 8006766:	a201      	add	r2, pc, #4	@ (adr r2, 800676c <USB_HC_Init+0x44>)
 8006768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800676c:	0800677d 	.word	0x0800677d
 8006770:	08006823 	.word	0x08006823
 8006774:	0800677d 	.word	0x0800677d
 8006778:	080067e5 	.word	0x080067e5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800677c:	78fb      	ldrb	r3, [r7, #3]
 800677e:	015a      	lsls	r2, r3, #5
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	4413      	add	r3, r2
 8006784:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006788:	461a      	mov	r2, r3
 800678a:	f240 439d 	movw	r3, #1181	@ 0x49d
 800678e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006790:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006794:	2b00      	cmp	r3, #0
 8006796:	da10      	bge.n	80067ba <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006798:	78fb      	ldrb	r3, [r7, #3]
 800679a:	015a      	lsls	r2, r3, #5
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	4413      	add	r3, r2
 80067a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067a4:	68db      	ldr	r3, [r3, #12]
 80067a6:	78fa      	ldrb	r2, [r7, #3]
 80067a8:	0151      	lsls	r1, r2, #5
 80067aa:	693a      	ldr	r2, [r7, #16]
 80067ac:	440a      	add	r2, r1
 80067ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80067b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067b6:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80067b8:	e055      	b.n	8006866 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a6f      	ldr	r2, [pc, #444]	@ (800697c <USB_HC_Init+0x254>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d151      	bne.n	8006866 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80067c2:	78fb      	ldrb	r3, [r7, #3]
 80067c4:	015a      	lsls	r2, r3, #5
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	4413      	add	r3, r2
 80067ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	78fa      	ldrb	r2, [r7, #3]
 80067d2:	0151      	lsls	r1, r2, #5
 80067d4:	693a      	ldr	r2, [r7, #16]
 80067d6:	440a      	add	r2, r1
 80067d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80067dc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80067e0:	60d3      	str	r3, [r2, #12]
      break;
 80067e2:	e040      	b.n	8006866 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80067e4:	78fb      	ldrb	r3, [r7, #3]
 80067e6:	015a      	lsls	r2, r3, #5
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	4413      	add	r3, r2
 80067ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067f0:	461a      	mov	r2, r3
 80067f2:	f240 639d 	movw	r3, #1693	@ 0x69d
 80067f6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80067f8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	da34      	bge.n	800686a <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006800:	78fb      	ldrb	r3, [r7, #3]
 8006802:	015a      	lsls	r2, r3, #5
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	4413      	add	r3, r2
 8006808:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	78fa      	ldrb	r2, [r7, #3]
 8006810:	0151      	lsls	r1, r2, #5
 8006812:	693a      	ldr	r2, [r7, #16]
 8006814:	440a      	add	r2, r1
 8006816:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800681a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800681e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006820:	e023      	b.n	800686a <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006822:	78fb      	ldrb	r3, [r7, #3]
 8006824:	015a      	lsls	r2, r3, #5
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	4413      	add	r3, r2
 800682a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800682e:	461a      	mov	r2, r3
 8006830:	f240 2325 	movw	r3, #549	@ 0x225
 8006834:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006836:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800683a:	2b00      	cmp	r3, #0
 800683c:	da17      	bge.n	800686e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800683e:	78fb      	ldrb	r3, [r7, #3]
 8006840:	015a      	lsls	r2, r3, #5
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	4413      	add	r3, r2
 8006846:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	78fa      	ldrb	r2, [r7, #3]
 800684e:	0151      	lsls	r1, r2, #5
 8006850:	693a      	ldr	r2, [r7, #16]
 8006852:	440a      	add	r2, r1
 8006854:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006858:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800685c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800685e:	e006      	b.n	800686e <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	77fb      	strb	r3, [r7, #31]
      break;
 8006864:	e004      	b.n	8006870 <USB_HC_Init+0x148>
      break;
 8006866:	bf00      	nop
 8006868:	e002      	b.n	8006870 <USB_HC_Init+0x148>
      break;
 800686a:	bf00      	nop
 800686c:	e000      	b.n	8006870 <USB_HC_Init+0x148>
      break;
 800686e:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006870:	78fb      	ldrb	r3, [r7, #3]
 8006872:	015a      	lsls	r2, r3, #5
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	4413      	add	r3, r2
 8006878:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800687c:	461a      	mov	r2, r3
 800687e:	2300      	movs	r3, #0
 8006880:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8006882:	78fb      	ldrb	r3, [r7, #3]
 8006884:	015a      	lsls	r2, r3, #5
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	4413      	add	r3, r2
 800688a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	78fa      	ldrb	r2, [r7, #3]
 8006892:	0151      	lsls	r1, r2, #5
 8006894:	693a      	ldr	r2, [r7, #16]
 8006896:	440a      	add	r2, r1
 8006898:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800689c:	f043 0302 	orr.w	r3, r3, #2
 80068a0:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80068a8:	699a      	ldr	r2, [r3, #24]
 80068aa:	78fb      	ldrb	r3, [r7, #3]
 80068ac:	f003 030f 	and.w	r3, r3, #15
 80068b0:	2101      	movs	r1, #1
 80068b2:	fa01 f303 	lsl.w	r3, r1, r3
 80068b6:	6939      	ldr	r1, [r7, #16]
 80068b8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80068bc:	4313      	orrs	r3, r2
 80068be:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	699b      	ldr	r3, [r3, #24]
 80068c4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80068cc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	da03      	bge.n	80068dc <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80068d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068d8:	61bb      	str	r3, [r7, #24]
 80068da:	e001      	b.n	80068e0 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80068dc:	2300      	movs	r3, #0
 80068de:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f7ff fef9 	bl	80066d8 <USB_GetHostSpeed>
 80068e6:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80068e8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80068ec:	2b02      	cmp	r3, #2
 80068ee:	d106      	bne.n	80068fe <USB_HC_Init+0x1d6>
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2b02      	cmp	r3, #2
 80068f4:	d003      	beq.n	80068fe <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80068f6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80068fa:	617b      	str	r3, [r7, #20]
 80068fc:	e001      	b.n	8006902 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80068fe:	2300      	movs	r3, #0
 8006900:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006902:	787b      	ldrb	r3, [r7, #1]
 8006904:	059b      	lsls	r3, r3, #22
 8006906:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800690a:	78bb      	ldrb	r3, [r7, #2]
 800690c:	02db      	lsls	r3, r3, #11
 800690e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006912:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006914:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006918:	049b      	lsls	r3, r3, #18
 800691a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800691e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006920:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006922:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006926:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006928:	69bb      	ldr	r3, [r7, #24]
 800692a:	431a      	orrs	r2, r3
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006930:	78fa      	ldrb	r2, [r7, #3]
 8006932:	0151      	lsls	r1, r2, #5
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	440a      	add	r2, r1
 8006938:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800693c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006940:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006942:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006946:	2b03      	cmp	r3, #3
 8006948:	d003      	beq.n	8006952 <USB_HC_Init+0x22a>
 800694a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800694e:	2b01      	cmp	r3, #1
 8006950:	d10f      	bne.n	8006972 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006952:	78fb      	ldrb	r3, [r7, #3]
 8006954:	015a      	lsls	r2, r3, #5
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	4413      	add	r3, r2
 800695a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	78fa      	ldrb	r2, [r7, #3]
 8006962:	0151      	lsls	r1, r2, #5
 8006964:	693a      	ldr	r2, [r7, #16]
 8006966:	440a      	add	r2, r1
 8006968:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800696c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006970:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006972:	7ffb      	ldrb	r3, [r7, #31]
}
 8006974:	4618      	mov	r0, r3
 8006976:	3720      	adds	r7, #32
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}
 800697c:	40040000 	.word	0x40040000

08006980 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b08c      	sub	sp, #48	@ 0x30
 8006984:	af02      	add	r7, sp, #8
 8006986:	60f8      	str	r0, [r7, #12]
 8006988:	60b9      	str	r1, [r7, #8]
 800698a:	4613      	mov	r3, r2
 800698c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	785b      	ldrb	r3, [r3, #1]
 8006996:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006998:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800699c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	4a5d      	ldr	r2, [pc, #372]	@ (8006b18 <USB_HC_StartXfer+0x198>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d12f      	bne.n	8006a06 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 80069a6:	79fb      	ldrb	r3, [r7, #7]
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d11c      	bne.n	80069e6 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	7c9b      	ldrb	r3, [r3, #18]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d003      	beq.n	80069bc <USB_HC_StartXfer+0x3c>
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	7c9b      	ldrb	r3, [r3, #18]
 80069b8:	2b02      	cmp	r3, #2
 80069ba:	d124      	bne.n	8006a06 <USB_HC_StartXfer+0x86>
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	799b      	ldrb	r3, [r3, #6]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d120      	bne.n	8006a06 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	015a      	lsls	r2, r3, #5
 80069c8:	6a3b      	ldr	r3, [r7, #32]
 80069ca:	4413      	add	r3, r2
 80069cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069d0:	68db      	ldr	r3, [r3, #12]
 80069d2:	69fa      	ldr	r2, [r7, #28]
 80069d4:	0151      	lsls	r1, r2, #5
 80069d6:	6a3a      	ldr	r2, [r7, #32]
 80069d8:	440a      	add	r2, r1
 80069da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069e2:	60d3      	str	r3, [r2, #12]
 80069e4:	e00f      	b.n	8006a06 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	791b      	ldrb	r3, [r3, #4]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d10b      	bne.n	8006a06 <USB_HC_StartXfer+0x86>
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	795b      	ldrb	r3, [r3, #5]
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	d107      	bne.n	8006a06 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	785b      	ldrb	r3, [r3, #1]
 80069fa:	4619      	mov	r1, r3
 80069fc:	68f8      	ldr	r0, [r7, #12]
 80069fe:	f000 fb6b 	bl	80070d8 <USB_DoPing>
        return HAL_OK;
 8006a02:	2300      	movs	r3, #0
 8006a04:	e232      	b.n	8006e6c <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	799b      	ldrb	r3, [r3, #6]
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d158      	bne.n	8006ac0 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	78db      	ldrb	r3, [r3, #3]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d007      	beq.n	8006a2a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006a1a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006a1c:	68ba      	ldr	r2, [r7, #8]
 8006a1e:	8a92      	ldrh	r2, [r2, #20]
 8006a20:	fb03 f202 	mul.w	r2, r3, r2
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	61da      	str	r2, [r3, #28]
 8006a28:	e07c      	b.n	8006b24 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	7c9b      	ldrb	r3, [r3, #18]
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d130      	bne.n	8006a94 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	6a1b      	ldr	r3, [r3, #32]
 8006a36:	2bbc      	cmp	r3, #188	@ 0xbc
 8006a38:	d918      	bls.n	8006a6c <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	8a9b      	ldrh	r3, [r3, #20]
 8006a3e:	461a      	mov	r2, r3
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	69da      	ldr	r2, [r3, #28]
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d003      	beq.n	8006a5c <USB_HC_StartXfer+0xdc>
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	68db      	ldr	r3, [r3, #12]
 8006a58:	2b02      	cmp	r3, #2
 8006a5a:	d103      	bne.n	8006a64 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	2202      	movs	r2, #2
 8006a60:	60da      	str	r2, [r3, #12]
 8006a62:	e05f      	b.n	8006b24 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	2201      	movs	r2, #1
 8006a68:	60da      	str	r2, [r3, #12]
 8006a6a:	e05b      	b.n	8006b24 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	6a1a      	ldr	r2, [r3, #32]
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d007      	beq.n	8006a8c <USB_HC_StartXfer+0x10c>
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	2b02      	cmp	r3, #2
 8006a82:	d003      	beq.n	8006a8c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	2204      	movs	r2, #4
 8006a88:	60da      	str	r2, [r3, #12]
 8006a8a:	e04b      	b.n	8006b24 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	2203      	movs	r2, #3
 8006a90:	60da      	str	r2, [r3, #12]
 8006a92:	e047      	b.n	8006b24 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8006a94:	79fb      	ldrb	r3, [r7, #7]
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d10d      	bne.n	8006ab6 <USB_HC_StartXfer+0x136>
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	6a1b      	ldr	r3, [r3, #32]
 8006a9e:	68ba      	ldr	r2, [r7, #8]
 8006aa0:	8a92      	ldrh	r2, [r2, #20]
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d907      	bls.n	8006ab6 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006aa6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006aa8:	68ba      	ldr	r2, [r7, #8]
 8006aaa:	8a92      	ldrh	r2, [r2, #20]
 8006aac:	fb03 f202 	mul.w	r2, r3, r2
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	61da      	str	r2, [r3, #28]
 8006ab4:	e036      	b.n	8006b24 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	6a1a      	ldr	r2, [r3, #32]
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	61da      	str	r2, [r3, #28]
 8006abe:	e031      	b.n	8006b24 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	6a1b      	ldr	r3, [r3, #32]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d018      	beq.n	8006afa <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	6a1b      	ldr	r3, [r3, #32]
 8006acc:	68ba      	ldr	r2, [r7, #8]
 8006ace:	8a92      	ldrh	r2, [r2, #20]
 8006ad0:	4413      	add	r3, r2
 8006ad2:	3b01      	subs	r3, #1
 8006ad4:	68ba      	ldr	r2, [r7, #8]
 8006ad6:	8a92      	ldrh	r2, [r2, #20]
 8006ad8:	fbb3 f3f2 	udiv	r3, r3, r2
 8006adc:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8006ade:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006ae0:	8b7b      	ldrh	r3, [r7, #26]
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d90b      	bls.n	8006afe <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8006ae6:	8b7b      	ldrh	r3, [r7, #26]
 8006ae8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006aea:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006aec:	68ba      	ldr	r2, [r7, #8]
 8006aee:	8a92      	ldrh	r2, [r2, #20]
 8006af0:	fb03 f202 	mul.w	r2, r3, r2
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	61da      	str	r2, [r3, #28]
 8006af8:	e001      	b.n	8006afe <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8006afa:	2301      	movs	r3, #1
 8006afc:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	78db      	ldrb	r3, [r3, #3]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d00a      	beq.n	8006b1c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006b06:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006b08:	68ba      	ldr	r2, [r7, #8]
 8006b0a:	8a92      	ldrh	r2, [r2, #20]
 8006b0c:	fb03 f202 	mul.w	r2, r3, r2
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	61da      	str	r2, [r3, #28]
 8006b14:	e006      	b.n	8006b24 <USB_HC_StartXfer+0x1a4>
 8006b16:	bf00      	nop
 8006b18:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	6a1a      	ldr	r2, [r3, #32]
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	69db      	ldr	r3, [r3, #28]
 8006b28:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006b2c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006b2e:	04d9      	lsls	r1, r3, #19
 8006b30:	4ba3      	ldr	r3, [pc, #652]	@ (8006dc0 <USB_HC_StartXfer+0x440>)
 8006b32:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006b34:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	7d9b      	ldrb	r3, [r3, #22]
 8006b3a:	075b      	lsls	r3, r3, #29
 8006b3c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006b40:	69f9      	ldr	r1, [r7, #28]
 8006b42:	0148      	lsls	r0, r1, #5
 8006b44:	6a39      	ldr	r1, [r7, #32]
 8006b46:	4401      	add	r1, r0
 8006b48:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006b4c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006b4e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006b50:	79fb      	ldrb	r3, [r7, #7]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d009      	beq.n	8006b6a <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	6999      	ldr	r1, [r3, #24]
 8006b5a:	69fb      	ldr	r3, [r7, #28]
 8006b5c:	015a      	lsls	r2, r3, #5
 8006b5e:	6a3b      	ldr	r3, [r7, #32]
 8006b60:	4413      	add	r3, r2
 8006b62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b66:	460a      	mov	r2, r1
 8006b68:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006b6a:	6a3b      	ldr	r3, [r7, #32]
 8006b6c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006b70:	689b      	ldr	r3, [r3, #8]
 8006b72:	f003 0301 	and.w	r3, r3, #1
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	bf0c      	ite	eq
 8006b7a:	2301      	moveq	r3, #1
 8006b7c:	2300      	movne	r3, #0
 8006b7e:	b2db      	uxtb	r3, r3
 8006b80:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006b82:	69fb      	ldr	r3, [r7, #28]
 8006b84:	015a      	lsls	r2, r3, #5
 8006b86:	6a3b      	ldr	r3, [r7, #32]
 8006b88:	4413      	add	r3, r2
 8006b8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	69fa      	ldr	r2, [r7, #28]
 8006b92:	0151      	lsls	r1, r2, #5
 8006b94:	6a3a      	ldr	r2, [r7, #32]
 8006b96:	440a      	add	r2, r1
 8006b98:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b9c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006ba0:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006ba2:	69fb      	ldr	r3, [r7, #28]
 8006ba4:	015a      	lsls	r2, r3, #5
 8006ba6:	6a3b      	ldr	r3, [r7, #32]
 8006ba8:	4413      	add	r3, r2
 8006baa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bae:	681a      	ldr	r2, [r3, #0]
 8006bb0:	7e7b      	ldrb	r3, [r7, #25]
 8006bb2:	075b      	lsls	r3, r3, #29
 8006bb4:	69f9      	ldr	r1, [r7, #28]
 8006bb6:	0148      	lsls	r0, r1, #5
 8006bb8:	6a39      	ldr	r1, [r7, #32]
 8006bba:	4401      	add	r1, r0
 8006bbc:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	799b      	ldrb	r3, [r3, #6]
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	f040 80c3 	bne.w	8006d54 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	7c5b      	ldrb	r3, [r3, #17]
 8006bd2:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006bd4:	68ba      	ldr	r2, [r7, #8]
 8006bd6:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	69fa      	ldr	r2, [r7, #28]
 8006bdc:	0151      	lsls	r1, r2, #5
 8006bde:	6a3a      	ldr	r2, [r7, #32]
 8006be0:	440a      	add	r2, r1
 8006be2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006be6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006bea:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8006bec:	69fb      	ldr	r3, [r7, #28]
 8006bee:	015a      	lsls	r2, r3, #5
 8006bf0:	6a3b      	ldr	r3, [r7, #32]
 8006bf2:	4413      	add	r3, r2
 8006bf4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bf8:	68db      	ldr	r3, [r3, #12]
 8006bfa:	69fa      	ldr	r2, [r7, #28]
 8006bfc:	0151      	lsls	r1, r2, #5
 8006bfe:	6a3a      	ldr	r2, [r7, #32]
 8006c00:	440a      	add	r2, r1
 8006c02:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c06:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006c0a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	79db      	ldrb	r3, [r3, #7]
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d123      	bne.n	8006c5c <USB_HC_StartXfer+0x2dc>
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	78db      	ldrb	r3, [r3, #3]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d11f      	bne.n	8006c5c <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006c1c:	69fb      	ldr	r3, [r7, #28]
 8006c1e:	015a      	lsls	r2, r3, #5
 8006c20:	6a3b      	ldr	r3, [r7, #32]
 8006c22:	4413      	add	r3, r2
 8006c24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	69fa      	ldr	r2, [r7, #28]
 8006c2c:	0151      	lsls	r1, r2, #5
 8006c2e:	6a3a      	ldr	r2, [r7, #32]
 8006c30:	440a      	add	r2, r1
 8006c32:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c3a:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006c3c:	69fb      	ldr	r3, [r7, #28]
 8006c3e:	015a      	lsls	r2, r3, #5
 8006c40:	6a3b      	ldr	r3, [r7, #32]
 8006c42:	4413      	add	r3, r2
 8006c44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	69fa      	ldr	r2, [r7, #28]
 8006c4c:	0151      	lsls	r1, r2, #5
 8006c4e:	6a3a      	ldr	r2, [r7, #32]
 8006c50:	440a      	add	r2, r1
 8006c52:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c5a:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	7c9b      	ldrb	r3, [r3, #18]
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d003      	beq.n	8006c6c <USB_HC_StartXfer+0x2ec>
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	7c9b      	ldrb	r3, [r3, #18]
 8006c68:	2b03      	cmp	r3, #3
 8006c6a:	d117      	bne.n	8006c9c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d113      	bne.n	8006c9c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	78db      	ldrb	r3, [r3, #3]
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d10f      	bne.n	8006c9c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006c7c:	69fb      	ldr	r3, [r7, #28]
 8006c7e:	015a      	lsls	r2, r3, #5
 8006c80:	6a3b      	ldr	r3, [r7, #32]
 8006c82:	4413      	add	r3, r2
 8006c84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	69fa      	ldr	r2, [r7, #28]
 8006c8c:	0151      	lsls	r1, r2, #5
 8006c8e:	6a3a      	ldr	r2, [r7, #32]
 8006c90:	440a      	add	r2, r1
 8006c92:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c9a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	7c9b      	ldrb	r3, [r3, #18]
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	d162      	bne.n	8006d6a <USB_HC_StartXfer+0x3ea>
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	78db      	ldrb	r3, [r3, #3]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d15e      	bne.n	8006d6a <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	68db      	ldr	r3, [r3, #12]
 8006cb0:	3b01      	subs	r3, #1
 8006cb2:	2b03      	cmp	r3, #3
 8006cb4:	d858      	bhi.n	8006d68 <USB_HC_StartXfer+0x3e8>
 8006cb6:	a201      	add	r2, pc, #4	@ (adr r2, 8006cbc <USB_HC_StartXfer+0x33c>)
 8006cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cbc:	08006ccd 	.word	0x08006ccd
 8006cc0:	08006cef 	.word	0x08006cef
 8006cc4:	08006d11 	.word	0x08006d11
 8006cc8:	08006d33 	.word	0x08006d33
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006ccc:	69fb      	ldr	r3, [r7, #28]
 8006cce:	015a      	lsls	r2, r3, #5
 8006cd0:	6a3b      	ldr	r3, [r7, #32]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	69fa      	ldr	r2, [r7, #28]
 8006cdc:	0151      	lsls	r1, r2, #5
 8006cde:	6a3a      	ldr	r2, [r7, #32]
 8006ce0:	440a      	add	r2, r1
 8006ce2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ce6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cea:	6053      	str	r3, [r2, #4]
          break;
 8006cec:	e03d      	b.n	8006d6a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	015a      	lsls	r2, r3, #5
 8006cf2:	6a3b      	ldr	r3, [r7, #32]
 8006cf4:	4413      	add	r3, r2
 8006cf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	69fa      	ldr	r2, [r7, #28]
 8006cfe:	0151      	lsls	r1, r2, #5
 8006d00:	6a3a      	ldr	r2, [r7, #32]
 8006d02:	440a      	add	r2, r1
 8006d04:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d08:	f043 030e 	orr.w	r3, r3, #14
 8006d0c:	6053      	str	r3, [r2, #4]
          break;
 8006d0e:	e02c      	b.n	8006d6a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8006d10:	69fb      	ldr	r3, [r7, #28]
 8006d12:	015a      	lsls	r2, r3, #5
 8006d14:	6a3b      	ldr	r3, [r7, #32]
 8006d16:	4413      	add	r3, r2
 8006d18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	69fa      	ldr	r2, [r7, #28]
 8006d20:	0151      	lsls	r1, r2, #5
 8006d22:	6a3a      	ldr	r2, [r7, #32]
 8006d24:	440a      	add	r2, r1
 8006d26:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006d2e:	6053      	str	r3, [r2, #4]
          break;
 8006d30:	e01b      	b.n	8006d6a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8006d32:	69fb      	ldr	r3, [r7, #28]
 8006d34:	015a      	lsls	r2, r3, #5
 8006d36:	6a3b      	ldr	r3, [r7, #32]
 8006d38:	4413      	add	r3, r2
 8006d3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	69fa      	ldr	r2, [r7, #28]
 8006d42:	0151      	lsls	r1, r2, #5
 8006d44:	6a3a      	ldr	r2, [r7, #32]
 8006d46:	440a      	add	r2, r1
 8006d48:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d4c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006d50:	6053      	str	r3, [r2, #4]
          break;
 8006d52:	e00a      	b.n	8006d6a <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	015a      	lsls	r2, r3, #5
 8006d58:	6a3b      	ldr	r3, [r7, #32]
 8006d5a:	4413      	add	r3, r2
 8006d5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d60:	461a      	mov	r2, r3
 8006d62:	2300      	movs	r3, #0
 8006d64:	6053      	str	r3, [r2, #4]
 8006d66:	e000      	b.n	8006d6a <USB_HC_StartXfer+0x3ea>
          break;
 8006d68:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006d6a:	69fb      	ldr	r3, [r7, #28]
 8006d6c:	015a      	lsls	r2, r3, #5
 8006d6e:	6a3b      	ldr	r3, [r7, #32]
 8006d70:	4413      	add	r3, r2
 8006d72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006d7a:	693b      	ldr	r3, [r7, #16]
 8006d7c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006d80:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	78db      	ldrb	r3, [r3, #3]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d004      	beq.n	8006d94 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d90:	613b      	str	r3, [r7, #16]
 8006d92:	e003      	b.n	8006d9c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006d9a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006da2:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006da4:	69fb      	ldr	r3, [r7, #28]
 8006da6:	015a      	lsls	r2, r3, #5
 8006da8:	6a3b      	ldr	r3, [r7, #32]
 8006daa:	4413      	add	r3, r2
 8006dac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006db0:	461a      	mov	r2, r3
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006db6:	79fb      	ldrb	r3, [r7, #7]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d003      	beq.n	8006dc4 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	e055      	b.n	8006e6c <USB_HC_StartXfer+0x4ec>
 8006dc0:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	78db      	ldrb	r3, [r3, #3]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d14e      	bne.n	8006e6a <USB_HC_StartXfer+0x4ea>
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	6a1b      	ldr	r3, [r3, #32]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d04a      	beq.n	8006e6a <USB_HC_StartXfer+0x4ea>
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	79db      	ldrb	r3, [r3, #7]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d146      	bne.n	8006e6a <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	7c9b      	ldrb	r3, [r3, #18]
 8006de0:	2b03      	cmp	r3, #3
 8006de2:	d831      	bhi.n	8006e48 <USB_HC_StartXfer+0x4c8>
 8006de4:	a201      	add	r2, pc, #4	@ (adr r2, 8006dec <USB_HC_StartXfer+0x46c>)
 8006de6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dea:	bf00      	nop
 8006dec:	08006dfd 	.word	0x08006dfd
 8006df0:	08006e21 	.word	0x08006e21
 8006df4:	08006dfd 	.word	0x08006dfd
 8006df8:	08006e21 	.word	0x08006e21
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	6a1b      	ldr	r3, [r3, #32]
 8006e00:	3303      	adds	r3, #3
 8006e02:	089b      	lsrs	r3, r3, #2
 8006e04:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006e06:	8afa      	ldrh	r2, [r7, #22]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d91c      	bls.n	8006e4c <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	699b      	ldr	r3, [r3, #24]
 8006e16:	f043 0220 	orr.w	r2, r3, #32
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	619a      	str	r2, [r3, #24]
        }
        break;
 8006e1e:	e015      	b.n	8006e4c <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	6a1b      	ldr	r3, [r3, #32]
 8006e24:	3303      	adds	r3, #3
 8006e26:	089b      	lsrs	r3, r3, #2
 8006e28:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006e2a:	8afa      	ldrh	r2, [r7, #22]
 8006e2c:	6a3b      	ldr	r3, [r7, #32]
 8006e2e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006e32:	691b      	ldr	r3, [r3, #16]
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	429a      	cmp	r2, r3
 8006e38:	d90a      	bls.n	8006e50 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	699b      	ldr	r3, [r3, #24]
 8006e3e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	619a      	str	r2, [r3, #24]
        }
        break;
 8006e46:	e003      	b.n	8006e50 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8006e48:	bf00      	nop
 8006e4a:	e002      	b.n	8006e52 <USB_HC_StartXfer+0x4d2>
        break;
 8006e4c:	bf00      	nop
 8006e4e:	e000      	b.n	8006e52 <USB_HC_StartXfer+0x4d2>
        break;
 8006e50:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	6999      	ldr	r1, [r3, #24]
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	785a      	ldrb	r2, [r3, #1]
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	6a1b      	ldr	r3, [r3, #32]
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	2000      	movs	r0, #0
 8006e62:	9000      	str	r0, [sp, #0]
 8006e64:	68f8      	ldr	r0, [r7, #12]
 8006e66:	f7ff f9c9 	bl	80061fc <USB_WritePacket>
  }

  return HAL_OK;
 8006e6a:	2300      	movs	r3, #0
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3728      	adds	r7, #40	@ 0x28
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}

08006e74 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006e86:	695b      	ldr	r3, [r3, #20]
 8006e88:	b29b      	uxth	r3, r3
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3714      	adds	r7, #20
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr

08006e96 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006e96:	b480      	push	{r7}
 8006e98:	b089      	sub	sp, #36	@ 0x24
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	6078      	str	r0, [r7, #4]
 8006e9e:	460b      	mov	r3, r1
 8006ea0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006ea6:	78fb      	ldrb	r3, [r7, #3]
 8006ea8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	015a      	lsls	r2, r3, #5
 8006eb2:	69fb      	ldr	r3, [r7, #28]
 8006eb4:	4413      	add	r3, r2
 8006eb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	0c9b      	lsrs	r3, r3, #18
 8006ebe:	f003 0303 	and.w	r3, r3, #3
 8006ec2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	015a      	lsls	r2, r3, #5
 8006ec8:	69fb      	ldr	r3, [r7, #28]
 8006eca:	4413      	add	r3, r2
 8006ecc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	0fdb      	lsrs	r3, r3, #31
 8006ed4:	f003 0301 	and.w	r3, r3, #1
 8006ed8:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	015a      	lsls	r2, r3, #5
 8006ede:	69fb      	ldr	r3, [r7, #28]
 8006ee0:	4413      	add	r3, r2
 8006ee2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	0fdb      	lsrs	r3, r3, #31
 8006eea:	f003 0301 	and.w	r3, r3, #1
 8006eee:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f003 0320 	and.w	r3, r3, #32
 8006ef8:	2b20      	cmp	r3, #32
 8006efa:	d10d      	bne.n	8006f18 <USB_HC_Halt+0x82>
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d10a      	bne.n	8006f18 <USB_HC_Halt+0x82>
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d005      	beq.n	8006f14 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d002      	beq.n	8006f14 <USB_HC_Halt+0x7e>
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	2b03      	cmp	r3, #3
 8006f12:	d101      	bne.n	8006f18 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006f14:	2300      	movs	r3, #0
 8006f16:	e0d8      	b.n	80070ca <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d002      	beq.n	8006f24 <USB_HC_Halt+0x8e>
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	2b02      	cmp	r3, #2
 8006f22:	d173      	bne.n	800700c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006f24:	69bb      	ldr	r3, [r7, #24]
 8006f26:	015a      	lsls	r2, r3, #5
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	4413      	add	r3, r2
 8006f2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	69ba      	ldr	r2, [r7, #24]
 8006f34:	0151      	lsls	r1, r2, #5
 8006f36:	69fa      	ldr	r2, [r7, #28]
 8006f38:	440a      	add	r2, r1
 8006f3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f3e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006f42:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	f003 0320 	and.w	r3, r3, #32
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d14a      	bne.n	8006fe6 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f54:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d133      	bne.n	8006fc4 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006f5c:	69bb      	ldr	r3, [r7, #24]
 8006f5e:	015a      	lsls	r2, r3, #5
 8006f60:	69fb      	ldr	r3, [r7, #28]
 8006f62:	4413      	add	r3, r2
 8006f64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	69ba      	ldr	r2, [r7, #24]
 8006f6c:	0151      	lsls	r1, r2, #5
 8006f6e:	69fa      	ldr	r2, [r7, #28]
 8006f70:	440a      	add	r2, r1
 8006f72:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f76:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f7a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006f7c:	69bb      	ldr	r3, [r7, #24]
 8006f7e:	015a      	lsls	r2, r3, #5
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	4413      	add	r3, r2
 8006f84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	69ba      	ldr	r2, [r7, #24]
 8006f8c:	0151      	lsls	r1, r2, #5
 8006f8e:	69fa      	ldr	r2, [r7, #28]
 8006f90:	440a      	add	r2, r1
 8006f92:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006f9a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006fa8:	d82e      	bhi.n	8007008 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	015a      	lsls	r2, r3, #5
 8006fae:	69fb      	ldr	r3, [r7, #28]
 8006fb0:	4413      	add	r3, r2
 8006fb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006fbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fc0:	d0ec      	beq.n	8006f9c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006fc2:	e081      	b.n	80070c8 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006fc4:	69bb      	ldr	r3, [r7, #24]
 8006fc6:	015a      	lsls	r2, r3, #5
 8006fc8:	69fb      	ldr	r3, [r7, #28]
 8006fca:	4413      	add	r3, r2
 8006fcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	69ba      	ldr	r2, [r7, #24]
 8006fd4:	0151      	lsls	r1, r2, #5
 8006fd6:	69fa      	ldr	r2, [r7, #28]
 8006fd8:	440a      	add	r2, r1
 8006fda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006fde:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006fe2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006fe4:	e070      	b.n	80070c8 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006fe6:	69bb      	ldr	r3, [r7, #24]
 8006fe8:	015a      	lsls	r2, r3, #5
 8006fea:	69fb      	ldr	r3, [r7, #28]
 8006fec:	4413      	add	r3, r2
 8006fee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	69ba      	ldr	r2, [r7, #24]
 8006ff6:	0151      	lsls	r1, r2, #5
 8006ff8:	69fa      	ldr	r2, [r7, #28]
 8006ffa:	440a      	add	r2, r1
 8006ffc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007000:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007004:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007006:	e05f      	b.n	80070c8 <USB_HC_Halt+0x232>
            break;
 8007008:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800700a:	e05d      	b.n	80070c8 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800700c:	69bb      	ldr	r3, [r7, #24]
 800700e:	015a      	lsls	r2, r3, #5
 8007010:	69fb      	ldr	r3, [r7, #28]
 8007012:	4413      	add	r3, r2
 8007014:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	69ba      	ldr	r2, [r7, #24]
 800701c:	0151      	lsls	r1, r2, #5
 800701e:	69fa      	ldr	r2, [r7, #28]
 8007020:	440a      	add	r2, r1
 8007022:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007026:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800702a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800702c:	69fb      	ldr	r3, [r7, #28]
 800702e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007032:	691b      	ldr	r3, [r3, #16]
 8007034:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007038:	2b00      	cmp	r3, #0
 800703a:	d133      	bne.n	80070a4 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800703c:	69bb      	ldr	r3, [r7, #24]
 800703e:	015a      	lsls	r2, r3, #5
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	4413      	add	r3, r2
 8007044:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	69ba      	ldr	r2, [r7, #24]
 800704c:	0151      	lsls	r1, r2, #5
 800704e:	69fa      	ldr	r2, [r7, #28]
 8007050:	440a      	add	r2, r1
 8007052:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007056:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800705a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800705c:	69bb      	ldr	r3, [r7, #24]
 800705e:	015a      	lsls	r2, r3, #5
 8007060:	69fb      	ldr	r3, [r7, #28]
 8007062:	4413      	add	r3, r2
 8007064:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	69ba      	ldr	r2, [r7, #24]
 800706c:	0151      	lsls	r1, r2, #5
 800706e:	69fa      	ldr	r2, [r7, #28]
 8007070:	440a      	add	r2, r1
 8007072:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007076:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800707a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	3301      	adds	r3, #1
 8007080:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007088:	d81d      	bhi.n	80070c6 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	015a      	lsls	r2, r3, #5
 800708e:	69fb      	ldr	r3, [r7, #28]
 8007090:	4413      	add	r3, r2
 8007092:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800709c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070a0:	d0ec      	beq.n	800707c <USB_HC_Halt+0x1e6>
 80070a2:	e011      	b.n	80070c8 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80070a4:	69bb      	ldr	r3, [r7, #24]
 80070a6:	015a      	lsls	r2, r3, #5
 80070a8:	69fb      	ldr	r3, [r7, #28]
 80070aa:	4413      	add	r3, r2
 80070ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	69ba      	ldr	r2, [r7, #24]
 80070b4:	0151      	lsls	r1, r2, #5
 80070b6:	69fa      	ldr	r2, [r7, #28]
 80070b8:	440a      	add	r2, r1
 80070ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80070c2:	6013      	str	r3, [r2, #0]
 80070c4:	e000      	b.n	80070c8 <USB_HC_Halt+0x232>
          break;
 80070c6:	bf00      	nop
    }
  }

  return HAL_OK;
 80070c8:	2300      	movs	r3, #0
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3724      	adds	r7, #36	@ 0x24
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr
	...

080070d8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80070d8:	b480      	push	{r7}
 80070da:	b087      	sub	sp, #28
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	460b      	mov	r3, r1
 80070e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80070e8:	78fb      	ldrb	r3, [r7, #3]
 80070ea:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80070ec:	2301      	movs	r3, #1
 80070ee:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	04da      	lsls	r2, r3, #19
 80070f4:	4b15      	ldr	r3, [pc, #84]	@ (800714c <USB_DoPing+0x74>)
 80070f6:	4013      	ands	r3, r2
 80070f8:	693a      	ldr	r2, [r7, #16]
 80070fa:	0151      	lsls	r1, r2, #5
 80070fc:	697a      	ldr	r2, [r7, #20]
 80070fe:	440a      	add	r2, r1
 8007100:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007104:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007108:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	015a      	lsls	r2, r3, #5
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	4413      	add	r3, r2
 8007112:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007120:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007128:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	015a      	lsls	r2, r3, #5
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	4413      	add	r3, r2
 8007132:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007136:	461a      	mov	r2, r3
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800713c:	2300      	movs	r3, #0
}
 800713e:	4618      	mov	r0, r3
 8007140:	371c      	adds	r7, #28
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr
 800714a:	bf00      	nop
 800714c:	1ff80000 	.word	0x1ff80000

08007150 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b088      	sub	sp, #32
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007158:	2300      	movs	r3, #0
 800715a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007160:	2300      	movs	r3, #0
 8007162:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f7fe ff8c 	bl	8006082 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800716a:	2110      	movs	r1, #16
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f7fe ffe5 	bl	800613c <USB_FlushTxFifo>
 8007172:	4603      	mov	r3, r0
 8007174:	2b00      	cmp	r3, #0
 8007176:	d001      	beq.n	800717c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007178:	2301      	movs	r3, #1
 800717a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f7ff f80f 	bl	80061a0 <USB_FlushRxFifo>
 8007182:	4603      	mov	r3, r0
 8007184:	2b00      	cmp	r3, #0
 8007186:	d001      	beq.n	800718c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800718c:	2300      	movs	r3, #0
 800718e:	61bb      	str	r3, [r7, #24]
 8007190:	e01f      	b.n	80071d2 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007192:	69bb      	ldr	r3, [r7, #24]
 8007194:	015a      	lsls	r2, r3, #5
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	4413      	add	r3, r2
 800719a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80071a8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80071aa:	693b      	ldr	r3, [r7, #16]
 80071ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80071b0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80071b8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80071ba:	69bb      	ldr	r3, [r7, #24]
 80071bc:	015a      	lsls	r2, r3, #5
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	4413      	add	r3, r2
 80071c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071c6:	461a      	mov	r2, r3
 80071c8:	693b      	ldr	r3, [r7, #16]
 80071ca:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80071cc:	69bb      	ldr	r3, [r7, #24]
 80071ce:	3301      	adds	r3, #1
 80071d0:	61bb      	str	r3, [r7, #24]
 80071d2:	69bb      	ldr	r3, [r7, #24]
 80071d4:	2b0f      	cmp	r3, #15
 80071d6:	d9dc      	bls.n	8007192 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80071d8:	2300      	movs	r3, #0
 80071da:	61bb      	str	r3, [r7, #24]
 80071dc:	e034      	b.n	8007248 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80071de:	69bb      	ldr	r3, [r7, #24]
 80071e0:	015a      	lsls	r2, r3, #5
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	4413      	add	r3, r2
 80071e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80071f4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80071fc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007204:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007206:	69bb      	ldr	r3, [r7, #24]
 8007208:	015a      	lsls	r2, r3, #5
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	4413      	add	r3, r2
 800720e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007212:	461a      	mov	r2, r3
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	3301      	adds	r3, #1
 800721c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007224:	d80c      	bhi.n	8007240 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	015a      	lsls	r2, r3, #5
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	4413      	add	r3, r2
 800722e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007238:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800723c:	d0ec      	beq.n	8007218 <USB_StopHost+0xc8>
 800723e:	e000      	b.n	8007242 <USB_StopHost+0xf2>
        break;
 8007240:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007242:	69bb      	ldr	r3, [r7, #24]
 8007244:	3301      	adds	r3, #1
 8007246:	61bb      	str	r3, [r7, #24]
 8007248:	69bb      	ldr	r3, [r7, #24]
 800724a:	2b0f      	cmp	r3, #15
 800724c:	d9c7      	bls.n	80071de <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007254:	461a      	mov	r2, r3
 8007256:	f04f 33ff 	mov.w	r3, #4294967295
 800725a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f04f 32ff 	mov.w	r2, #4294967295
 8007262:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007264:	6878      	ldr	r0, [r7, #4]
 8007266:	f7fe fefb 	bl	8006060 <USB_EnableGlobalInt>

  return ret;
 800726a:	7ffb      	ldrb	r3, [r7, #31]
}
 800726c:	4618      	mov	r0, r3
 800726e:	3720      	adds	r7, #32
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}

08007274 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007274:	b590      	push	{r4, r7, lr}
 8007276:	b089      	sub	sp, #36	@ 0x24
 8007278:	af04      	add	r7, sp, #16
 800727a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800727c:	2301      	movs	r3, #1
 800727e:	2202      	movs	r2, #2
 8007280:	2102      	movs	r1, #2
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f000 fc85 	bl	8007b92 <USBH_FindInterface>
 8007288:	4603      	mov	r3, r0
 800728a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800728c:	7bfb      	ldrb	r3, [r7, #15]
 800728e:	2bff      	cmp	r3, #255	@ 0xff
 8007290:	d002      	beq.n	8007298 <USBH_CDC_InterfaceInit+0x24>
 8007292:	7bfb      	ldrb	r3, [r7, #15]
 8007294:	2b01      	cmp	r3, #1
 8007296:	d901      	bls.n	800729c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007298:	2302      	movs	r3, #2
 800729a:	e13d      	b.n	8007518 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800729c:	7bfb      	ldrb	r3, [r7, #15]
 800729e:	4619      	mov	r1, r3
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f000 fc5a 	bl	8007b5a <USBH_SelectInterface>
 80072a6:	4603      	mov	r3, r0
 80072a8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80072aa:	7bbb      	ldrb	r3, [r7, #14]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d001      	beq.n	80072b4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80072b0:	2302      	movs	r3, #2
 80072b2:	e131      	b.n	8007518 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80072ba:	2050      	movs	r0, #80	@ 0x50
 80072bc:	f002 fb64 	bl	8009988 <malloc>
 80072c0:	4603      	mov	r3, r0
 80072c2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80072ca:	69db      	ldr	r3, [r3, #28]
 80072cc:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d101      	bne.n	80072d8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80072d4:	2302      	movs	r3, #2
 80072d6:	e11f      	b.n	8007518 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80072d8:	2250      	movs	r2, #80	@ 0x50
 80072da:	2100      	movs	r1, #0
 80072dc:	68b8      	ldr	r0, [r7, #8]
 80072de:	f002 fc11 	bl	8009b04 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80072e2:	7bfb      	ldrb	r3, [r7, #15]
 80072e4:	687a      	ldr	r2, [r7, #4]
 80072e6:	211a      	movs	r1, #26
 80072e8:	fb01 f303 	mul.w	r3, r1, r3
 80072ec:	4413      	add	r3, r2
 80072ee:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80072f2:	781b      	ldrb	r3, [r3, #0]
 80072f4:	b25b      	sxtb	r3, r3
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	da15      	bge.n	8007326 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80072fa:	7bfb      	ldrb	r3, [r7, #15]
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	211a      	movs	r1, #26
 8007300:	fb01 f303 	mul.w	r3, r1, r3
 8007304:	4413      	add	r3, r2
 8007306:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800730a:	781a      	ldrb	r2, [r3, #0]
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007310:	7bfb      	ldrb	r3, [r7, #15]
 8007312:	687a      	ldr	r2, [r7, #4]
 8007314:	211a      	movs	r1, #26
 8007316:	fb01 f303 	mul.w	r3, r1, r3
 800731a:	4413      	add	r3, r2
 800731c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007320:	881a      	ldrh	r2, [r3, #0]
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	785b      	ldrb	r3, [r3, #1]
 800732a:	4619      	mov	r1, r3
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f001 ffbe 	bl	80092ae <USBH_AllocPipe>
 8007332:	4603      	mov	r3, r0
 8007334:	461a      	mov	r2, r3
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	7819      	ldrb	r1, [r3, #0]
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	7858      	ldrb	r0, [r3, #1]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	8952      	ldrh	r2, [r2, #10]
 8007352:	9202      	str	r2, [sp, #8]
 8007354:	2203      	movs	r2, #3
 8007356:	9201      	str	r2, [sp, #4]
 8007358:	9300      	str	r3, [sp, #0]
 800735a:	4623      	mov	r3, r4
 800735c:	4602      	mov	r2, r0
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f001 ff76 	bl	8009250 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	781b      	ldrb	r3, [r3, #0]
 8007368:	2200      	movs	r2, #0
 800736a:	4619      	mov	r1, r3
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f002 fa85 	bl	800987c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007372:	2300      	movs	r3, #0
 8007374:	2200      	movs	r2, #0
 8007376:	210a      	movs	r1, #10
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 fc0a 	bl	8007b92 <USBH_FindInterface>
 800737e:	4603      	mov	r3, r0
 8007380:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007382:	7bfb      	ldrb	r3, [r7, #15]
 8007384:	2bff      	cmp	r3, #255	@ 0xff
 8007386:	d002      	beq.n	800738e <USBH_CDC_InterfaceInit+0x11a>
 8007388:	7bfb      	ldrb	r3, [r7, #15]
 800738a:	2b01      	cmp	r3, #1
 800738c:	d901      	bls.n	8007392 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800738e:	2302      	movs	r3, #2
 8007390:	e0c2      	b.n	8007518 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007392:	7bfb      	ldrb	r3, [r7, #15]
 8007394:	687a      	ldr	r2, [r7, #4]
 8007396:	211a      	movs	r1, #26
 8007398:	fb01 f303 	mul.w	r3, r1, r3
 800739c:	4413      	add	r3, r2
 800739e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80073a2:	781b      	ldrb	r3, [r3, #0]
 80073a4:	b25b      	sxtb	r3, r3
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	da16      	bge.n	80073d8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80073aa:	7bfb      	ldrb	r3, [r7, #15]
 80073ac:	687a      	ldr	r2, [r7, #4]
 80073ae:	211a      	movs	r1, #26
 80073b0:	fb01 f303 	mul.w	r3, r1, r3
 80073b4:	4413      	add	r3, r2
 80073b6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80073ba:	781a      	ldrb	r2, [r3, #0]
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80073c0:	7bfb      	ldrb	r3, [r7, #15]
 80073c2:	687a      	ldr	r2, [r7, #4]
 80073c4:	211a      	movs	r1, #26
 80073c6:	fb01 f303 	mul.w	r3, r1, r3
 80073ca:	4413      	add	r3, r2
 80073cc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80073d0:	881a      	ldrh	r2, [r3, #0]
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	835a      	strh	r2, [r3, #26]
 80073d6:	e015      	b.n	8007404 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80073d8:	7bfb      	ldrb	r3, [r7, #15]
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	211a      	movs	r1, #26
 80073de:	fb01 f303 	mul.w	r3, r1, r3
 80073e2:	4413      	add	r3, r2
 80073e4:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80073e8:	781a      	ldrb	r2, [r3, #0]
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80073ee:	7bfb      	ldrb	r3, [r7, #15]
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	211a      	movs	r1, #26
 80073f4:	fb01 f303 	mul.w	r3, r1, r3
 80073f8:	4413      	add	r3, r2
 80073fa:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80073fe:	881a      	ldrh	r2, [r3, #0]
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007404:	7bfb      	ldrb	r3, [r7, #15]
 8007406:	687a      	ldr	r2, [r7, #4]
 8007408:	211a      	movs	r1, #26
 800740a:	fb01 f303 	mul.w	r3, r1, r3
 800740e:	4413      	add	r3, r2
 8007410:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007414:	781b      	ldrb	r3, [r3, #0]
 8007416:	b25b      	sxtb	r3, r3
 8007418:	2b00      	cmp	r3, #0
 800741a:	da16      	bge.n	800744a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800741c:	7bfb      	ldrb	r3, [r7, #15]
 800741e:	687a      	ldr	r2, [r7, #4]
 8007420:	211a      	movs	r1, #26
 8007422:	fb01 f303 	mul.w	r3, r1, r3
 8007426:	4413      	add	r3, r2
 8007428:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800742c:	781a      	ldrb	r2, [r3, #0]
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007432:	7bfb      	ldrb	r3, [r7, #15]
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	211a      	movs	r1, #26
 8007438:	fb01 f303 	mul.w	r3, r1, r3
 800743c:	4413      	add	r3, r2
 800743e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007442:	881a      	ldrh	r2, [r3, #0]
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	835a      	strh	r2, [r3, #26]
 8007448:	e015      	b.n	8007476 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800744a:	7bfb      	ldrb	r3, [r7, #15]
 800744c:	687a      	ldr	r2, [r7, #4]
 800744e:	211a      	movs	r1, #26
 8007450:	fb01 f303 	mul.w	r3, r1, r3
 8007454:	4413      	add	r3, r2
 8007456:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800745a:	781a      	ldrb	r2, [r3, #0]
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007460:	7bfb      	ldrb	r3, [r7, #15]
 8007462:	687a      	ldr	r2, [r7, #4]
 8007464:	211a      	movs	r1, #26
 8007466:	fb01 f303 	mul.w	r3, r1, r3
 800746a:	4413      	add	r3, r2
 800746c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007470:	881a      	ldrh	r2, [r3, #0]
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	7b9b      	ldrb	r3, [r3, #14]
 800747a:	4619      	mov	r1, r3
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f001 ff16 	bl	80092ae <USBH_AllocPipe>
 8007482:	4603      	mov	r3, r0
 8007484:	461a      	mov	r2, r3
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	7bdb      	ldrb	r3, [r3, #15]
 800748e:	4619      	mov	r1, r3
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f001 ff0c 	bl	80092ae <USBH_AllocPipe>
 8007496:	4603      	mov	r3, r0
 8007498:	461a      	mov	r2, r3
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	7b59      	ldrb	r1, [r3, #13]
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	7b98      	ldrb	r0, [r3, #14]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80074b2:	68ba      	ldr	r2, [r7, #8]
 80074b4:	8b12      	ldrh	r2, [r2, #24]
 80074b6:	9202      	str	r2, [sp, #8]
 80074b8:	2202      	movs	r2, #2
 80074ba:	9201      	str	r2, [sp, #4]
 80074bc:	9300      	str	r3, [sp, #0]
 80074be:	4623      	mov	r3, r4
 80074c0:	4602      	mov	r2, r0
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f001 fec4 	bl	8009250 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	7b19      	ldrb	r1, [r3, #12]
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	7bd8      	ldrb	r0, [r3, #15]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	8b52      	ldrh	r2, [r2, #26]
 80074e0:	9202      	str	r2, [sp, #8]
 80074e2:	2202      	movs	r2, #2
 80074e4:	9201      	str	r2, [sp, #4]
 80074e6:	9300      	str	r3, [sp, #0]
 80074e8:	4623      	mov	r3, r4
 80074ea:	4602      	mov	r2, r0
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f001 feaf 	bl	8009250 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	2200      	movs	r2, #0
 80074f6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	7b5b      	ldrb	r3, [r3, #13]
 80074fe:	2200      	movs	r2, #0
 8007500:	4619      	mov	r1, r3
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f002 f9ba 	bl	800987c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	7b1b      	ldrb	r3, [r3, #12]
 800750c:	2200      	movs	r2, #0
 800750e:	4619      	mov	r1, r3
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	f002 f9b3 	bl	800987c <USBH_LL_SetToggle>

  return USBH_OK;
 8007516:	2300      	movs	r3, #0
}
 8007518:	4618      	mov	r0, r3
 800751a:	3714      	adds	r7, #20
 800751c:	46bd      	mov	sp, r7
 800751e:	bd90      	pop	{r4, r7, pc}

08007520 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b084      	sub	sp, #16
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800752e:	69db      	ldr	r3, [r3, #28]
 8007530:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	781b      	ldrb	r3, [r3, #0]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d00e      	beq.n	8007558 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	781b      	ldrb	r3, [r3, #0]
 800753e:	4619      	mov	r1, r3
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f001 fea4 	bl	800928e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	781b      	ldrb	r3, [r3, #0]
 800754a:	4619      	mov	r1, r3
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f001 fecf 	bl	80092f0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2200      	movs	r2, #0
 8007556:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	7b1b      	ldrb	r3, [r3, #12]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d00e      	beq.n	800757e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	7b1b      	ldrb	r3, [r3, #12]
 8007564:	4619      	mov	r1, r3
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f001 fe91 	bl	800928e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	7b1b      	ldrb	r3, [r3, #12]
 8007570:	4619      	mov	r1, r3
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f001 febc 	bl	80092f0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2200      	movs	r2, #0
 800757c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	7b5b      	ldrb	r3, [r3, #13]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d00e      	beq.n	80075a4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	7b5b      	ldrb	r3, [r3, #13]
 800758a:	4619      	mov	r1, r3
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f001 fe7e 	bl	800928e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	7b5b      	ldrb	r3, [r3, #13]
 8007596:	4619      	mov	r1, r3
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f001 fea9 	bl	80092f0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2200      	movs	r2, #0
 80075a2:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80075aa:	69db      	ldr	r3, [r3, #28]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d00b      	beq.n	80075c8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80075b6:	69db      	ldr	r3, [r3, #28]
 80075b8:	4618      	mov	r0, r3
 80075ba:	f002 f9ed 	bl	8009998 <free>
    phost->pActiveClass->pData = 0U;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80075c4:	2200      	movs	r2, #0
 80075c6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80075c8:	2300      	movs	r3, #0
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	3710      	adds	r7, #16
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}

080075d2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80075d2:	b580      	push	{r7, lr}
 80075d4:	b084      	sub	sp, #16
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80075e0:	69db      	ldr	r3, [r3, #28]
 80075e2:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	3340      	adds	r3, #64	@ 0x40
 80075e8:	4619      	mov	r1, r3
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f000 f8b1 	bl	8007752 <GetLineCoding>
 80075f0:	4603      	mov	r3, r0
 80075f2:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80075f4:	7afb      	ldrb	r3, [r7, #11]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d105      	bne.n	8007606 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007600:	2102      	movs	r1, #2
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8007606:	7afb      	ldrb	r3, [r7, #11]
}
 8007608:	4618      	mov	r0, r3
 800760a:	3710      	adds	r7, #16
 800760c:	46bd      	mov	sp, r7
 800760e:	bd80      	pop	{r7, pc}

08007610 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007618:	2301      	movs	r3, #1
 800761a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800761c:	2300      	movs	r3, #0
 800761e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007626:	69db      	ldr	r3, [r3, #28]
 8007628:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8007630:	2b04      	cmp	r3, #4
 8007632:	d877      	bhi.n	8007724 <USBH_CDC_Process+0x114>
 8007634:	a201      	add	r2, pc, #4	@ (adr r2, 800763c <USBH_CDC_Process+0x2c>)
 8007636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800763a:	bf00      	nop
 800763c:	08007651 	.word	0x08007651
 8007640:	08007657 	.word	0x08007657
 8007644:	08007687 	.word	0x08007687
 8007648:	080076fb 	.word	0x080076fb
 800764c:	08007709 	.word	0x08007709
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007650:	2300      	movs	r3, #0
 8007652:	73fb      	strb	r3, [r7, #15]
      break;
 8007654:	e06d      	b.n	8007732 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800765a:	4619      	mov	r1, r3
 800765c:	6878      	ldr	r0, [r7, #4]
 800765e:	f000 f897 	bl	8007790 <SetLineCoding>
 8007662:	4603      	mov	r3, r0
 8007664:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007666:	7bbb      	ldrb	r3, [r7, #14]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d104      	bne.n	8007676 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	2202      	movs	r2, #2
 8007670:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007674:	e058      	b.n	8007728 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8007676:	7bbb      	ldrb	r3, [r7, #14]
 8007678:	2b01      	cmp	r3, #1
 800767a:	d055      	beq.n	8007728 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	2204      	movs	r2, #4
 8007680:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007684:	e050      	b.n	8007728 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	3340      	adds	r3, #64	@ 0x40
 800768a:	4619      	mov	r1, r3
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f000 f860 	bl	8007752 <GetLineCoding>
 8007692:	4603      	mov	r3, r0
 8007694:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007696:	7bbb      	ldrb	r3, [r7, #14]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d126      	bne.n	80076ea <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	2200      	movs	r2, #0
 80076a0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076ae:	791b      	ldrb	r3, [r3, #4]
 80076b0:	429a      	cmp	r2, r3
 80076b2:	d13b      	bne.n	800772c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076be:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80076c0:	429a      	cmp	r2, r3
 80076c2:	d133      	bne.n	800772c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076ce:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80076d0:	429a      	cmp	r2, r3
 80076d2:	d12b      	bne.n	800772c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076dc:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80076de:	429a      	cmp	r2, r3
 80076e0:	d124      	bne.n	800772c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f000 f958 	bl	8007998 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80076e8:	e020      	b.n	800772c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80076ea:	7bbb      	ldrb	r3, [r7, #14]
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	d01d      	beq.n	800772c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	2204      	movs	r2, #4
 80076f4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80076f8:	e018      	b.n	800772c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f000 f867 	bl	80077ce <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8007700:	6878      	ldr	r0, [r7, #4]
 8007702:	f000 f8da 	bl	80078ba <CDC_ProcessReception>
      break;
 8007706:	e014      	b.n	8007732 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8007708:	2100      	movs	r1, #0
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f001 f81a 	bl	8008744 <USBH_ClrFeature>
 8007710:	4603      	mov	r3, r0
 8007712:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007714:	7bbb      	ldrb	r3, [r7, #14]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d10a      	bne.n	8007730 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	2200      	movs	r2, #0
 800771e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8007722:	e005      	b.n	8007730 <USBH_CDC_Process+0x120>

    default:
      break;
 8007724:	bf00      	nop
 8007726:	e004      	b.n	8007732 <USBH_CDC_Process+0x122>
      break;
 8007728:	bf00      	nop
 800772a:	e002      	b.n	8007732 <USBH_CDC_Process+0x122>
      break;
 800772c:	bf00      	nop
 800772e:	e000      	b.n	8007732 <USBH_CDC_Process+0x122>
      break;
 8007730:	bf00      	nop

  }

  return status;
 8007732:	7bfb      	ldrb	r3, [r7, #15]
}
 8007734:	4618      	mov	r0, r3
 8007736:	3710      	adds	r7, #16
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800773c:	b480      	push	{r7}
 800773e:	b083      	sub	sp, #12
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007744:	2300      	movs	r3, #0
}
 8007746:	4618      	mov	r0, r3
 8007748:	370c      	adds	r7, #12
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr

08007752 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8007752:	b580      	push	{r7, lr}
 8007754:	b082      	sub	sp, #8
 8007756:	af00      	add	r7, sp, #0
 8007758:	6078      	str	r0, [r7, #4]
 800775a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	22a1      	movs	r2, #161	@ 0xa1
 8007760:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2221      	movs	r2, #33	@ 0x21
 8007766:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2200      	movs	r2, #0
 800776c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2207      	movs	r2, #7
 8007778:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	2207      	movs	r2, #7
 800777e:	4619      	mov	r1, r3
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f001 fb14 	bl	8008dae <USBH_CtlReq>
 8007786:	4603      	mov	r3, r0
}
 8007788:	4618      	mov	r0, r3
 800778a:	3708      	adds	r7, #8
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b082      	sub	sp, #8
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2221      	movs	r2, #33	@ 0x21
 800779e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2220      	movs	r2, #32
 80077a4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2200      	movs	r2, #0
 80077aa:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2200      	movs	r2, #0
 80077b0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2207      	movs	r2, #7
 80077b6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	2207      	movs	r2, #7
 80077bc:	4619      	mov	r1, r3
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f001 faf5 	bl	8008dae <USBH_CtlReq>
 80077c4:	4603      	mov	r3, r0
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	3708      	adds	r7, #8
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bd80      	pop	{r7, pc}

080077ce <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80077ce:	b580      	push	{r7, lr}
 80077d0:	b086      	sub	sp, #24
 80077d2:	af02      	add	r7, sp, #8
 80077d4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80077dc:	69db      	ldr	r3, [r3, #28]
 80077de:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80077e0:	2300      	movs	r3, #0
 80077e2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80077ea:	2b01      	cmp	r3, #1
 80077ec:	d002      	beq.n	80077f4 <CDC_ProcessTransmission+0x26>
 80077ee:	2b02      	cmp	r3, #2
 80077f0:	d023      	beq.n	800783a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80077f2:	e05e      	b.n	80078b2 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077f8:	68fa      	ldr	r2, [r7, #12]
 80077fa:	8b12      	ldrh	r2, [r2, #24]
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d90b      	bls.n	8007818 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	69d9      	ldr	r1, [r3, #28]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	8b1a      	ldrh	r2, [r3, #24]
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	7b5b      	ldrb	r3, [r3, #13]
 800780c:	2001      	movs	r0, #1
 800780e:	9000      	str	r0, [sp, #0]
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f001 fcda 	bl	80091ca <USBH_BulkSendData>
 8007816:	e00b      	b.n	8007830 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8007820:	b29a      	uxth	r2, r3
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	7b5b      	ldrb	r3, [r3, #13]
 8007826:	2001      	movs	r0, #1
 8007828:	9000      	str	r0, [sp, #0]
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f001 fccd 	bl	80091ca <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2202      	movs	r2, #2
 8007834:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007838:	e03b      	b.n	80078b2 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	7b5b      	ldrb	r3, [r3, #13]
 800783e:	4619      	mov	r1, r3
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f001 fff1 	bl	8009828 <USBH_LL_GetURBState>
 8007846:	4603      	mov	r3, r0
 8007848:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800784a:	7afb      	ldrb	r3, [r7, #11]
 800784c:	2b01      	cmp	r3, #1
 800784e:	d128      	bne.n	80078a2 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007854:	68fa      	ldr	r2, [r7, #12]
 8007856:	8b12      	ldrh	r2, [r2, #24]
 8007858:	4293      	cmp	r3, r2
 800785a:	d90e      	bls.n	800787a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007860:	68fa      	ldr	r2, [r7, #12]
 8007862:	8b12      	ldrh	r2, [r2, #24]
 8007864:	1a9a      	subs	r2, r3, r2
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	69db      	ldr	r3, [r3, #28]
 800786e:	68fa      	ldr	r2, [r7, #12]
 8007870:	8b12      	ldrh	r2, [r2, #24]
 8007872:	441a      	add	r2, r3
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	61da      	str	r2, [r3, #28]
 8007878:	e002      	b.n	8007880 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2200      	movs	r2, #0
 800787e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007884:	2b00      	cmp	r3, #0
 8007886:	d004      	beq.n	8007892 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	2201      	movs	r2, #1
 800788c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007890:	e00e      	b.n	80078b0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2200      	movs	r2, #0
 8007896:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 f868 	bl	8007970 <USBH_CDC_TransmitCallback>
      break;
 80078a0:	e006      	b.n	80078b0 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80078a2:	7afb      	ldrb	r3, [r7, #11]
 80078a4:	2b02      	cmp	r3, #2
 80078a6:	d103      	bne.n	80078b0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80078b0:	bf00      	nop
  }
}
 80078b2:	bf00      	nop
 80078b4:	3710      	adds	r7, #16
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}

080078ba <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80078ba:	b580      	push	{r7, lr}
 80078bc:	b086      	sub	sp, #24
 80078be:	af00      	add	r7, sp, #0
 80078c0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078c8:	69db      	ldr	r3, [r3, #28]
 80078ca:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80078cc:	2300      	movs	r3, #0
 80078ce:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80078d6:	2b03      	cmp	r3, #3
 80078d8:	d002      	beq.n	80078e0 <CDC_ProcessReception+0x26>
 80078da:	2b04      	cmp	r3, #4
 80078dc:	d00e      	beq.n	80078fc <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80078de:	e043      	b.n	8007968 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	6a19      	ldr	r1, [r3, #32]
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	8b5a      	ldrh	r2, [r3, #26]
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	7b1b      	ldrb	r3, [r3, #12]
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f001 fc91 	bl	8009214 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	2204      	movs	r2, #4
 80078f6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80078fa:	e035      	b.n	8007968 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	7b1b      	ldrb	r3, [r3, #12]
 8007900:	4619      	mov	r1, r3
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f001 ff90 	bl	8009828 <USBH_LL_GetURBState>
 8007908:	4603      	mov	r3, r0
 800790a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800790c:	7cfb      	ldrb	r3, [r7, #19]
 800790e:	2b01      	cmp	r3, #1
 8007910:	d129      	bne.n	8007966 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	7b1b      	ldrb	r3, [r3, #12]
 8007916:	4619      	mov	r1, r3
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f001 fef3 	bl	8009704 <USBH_LL_GetLastXferSize>
 800791e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007924:	68fa      	ldr	r2, [r7, #12]
 8007926:	429a      	cmp	r2, r3
 8007928:	d016      	beq.n	8007958 <CDC_ProcessReception+0x9e>
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	8b5b      	ldrh	r3, [r3, #26]
 800792e:	461a      	mov	r2, r3
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	4293      	cmp	r3, r2
 8007934:	d910      	bls.n	8007958 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8007936:	697b      	ldr	r3, [r7, #20]
 8007938:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	1ad2      	subs	r2, r2, r3
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	6a1a      	ldr	r2, [r3, #32]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	441a      	add	r2, r3
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	2203      	movs	r2, #3
 8007952:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007956:	e006      	b.n	8007966 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	2200      	movs	r2, #0
 800795c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f000 f80f 	bl	8007984 <USBH_CDC_ReceiveCallback>
      break;
 8007966:	bf00      	nop
  }
}
 8007968:	bf00      	nop
 800796a:	3718      	adds	r7, #24
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}

08007970 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007970:	b480      	push	{r7}
 8007972:	b083      	sub	sp, #12
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007978:	bf00      	nop
 800797a:	370c      	adds	r7, #12
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr

08007984 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007984:	b480      	push	{r7}
 8007986:	b083      	sub	sp, #12
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800798c:	bf00      	nop
 800798e:	370c      	adds	r7, #12
 8007990:	46bd      	mov	sp, r7
 8007992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007996:	4770      	bx	lr

08007998 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007998:	b480      	push	{r7}
 800799a:	b083      	sub	sp, #12
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80079a0:	bf00      	nop
 80079a2:	370c      	adds	r7, #12
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr

080079ac <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b084      	sub	sp, #16
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	60f8      	str	r0, [r7, #12]
 80079b4:	60b9      	str	r1, [r7, #8]
 80079b6:	4613      	mov	r3, r2
 80079b8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d101      	bne.n	80079c4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80079c0:	2302      	movs	r3, #2
 80079c2:	e029      	b.n	8007a18 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	79fa      	ldrb	r2, [r7, #7]
 80079c8:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2200      	movs	r2, #0
 80079d8:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80079dc:	68f8      	ldr	r0, [r7, #12]
 80079de:	f000 f81f 	bl	8007a20 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	2200      	movs	r2, #0
 80079e6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2200      	movs	r2, #0
 80079ee:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2200      	movs	r2, #0
 80079f6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2200      	movs	r2, #0
 80079fe:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d003      	beq.n	8007a10 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	68ba      	ldr	r2, [r7, #8]
 8007a0c:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f001 fdc3 	bl	800959c <USBH_LL_Init>

  return USBH_OK;
 8007a16:	2300      	movs	r3, #0
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	3710      	adds	r7, #16
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b084      	sub	sp, #16
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	60fb      	str	r3, [r7, #12]
 8007a30:	e009      	b.n	8007a46 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	33e0      	adds	r3, #224	@ 0xe0
 8007a38:	009b      	lsls	r3, r3, #2
 8007a3a:	4413      	add	r3, r2
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	3301      	adds	r3, #1
 8007a44:	60fb      	str	r3, [r7, #12]
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2b0f      	cmp	r3, #15
 8007a4a:	d9f2      	bls.n	8007a32 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	60fb      	str	r3, [r7, #12]
 8007a50:	e009      	b.n	8007a66 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8007a52:	687a      	ldr	r2, [r7, #4]
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	4413      	add	r3, r2
 8007a58:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	3301      	adds	r3, #1
 8007a64:	60fb      	str	r3, [r7, #12]
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a6c:	d3f1      	bcc.n	8007a52 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2200      	movs	r2, #0
 8007a72:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2200      	movs	r2, #0
 8007a78:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2240      	movs	r2, #64	@ 0x40
 8007a92:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2200      	movs	r2, #0
 8007a98:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2201      	movs	r2, #1
 8007aa6:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2200      	movs	r2, #0
 8007aae:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	331c      	adds	r3, #28
 8007abe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007ac2:	2100      	movs	r1, #0
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f002 f81d 	bl	8009b04 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007ad0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007ad4:	2100      	movs	r1, #0
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f002 f814 	bl	8009b04 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007ae2:	2212      	movs	r2, #18
 8007ae4:	2100      	movs	r1, #0
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f002 f80c 	bl	8009b04 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007af2:	223e      	movs	r2, #62	@ 0x3e
 8007af4:	2100      	movs	r1, #0
 8007af6:	4618      	mov	r0, r3
 8007af8:	f002 f804 	bl	8009b04 <memset>

  return USBH_OK;
 8007afc:	2300      	movs	r3, #0
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3710      	adds	r7, #16
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}

08007b06 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007b06:	b480      	push	{r7}
 8007b08:	b085      	sub	sp, #20
 8007b0a:	af00      	add	r7, sp, #0
 8007b0c:	6078      	str	r0, [r7, #4]
 8007b0e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007b10:	2300      	movs	r3, #0
 8007b12:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d016      	beq.n	8007b48 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d10e      	bne.n	8007b42 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007b2a:	1c59      	adds	r1, r3, #1
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	33de      	adds	r3, #222	@ 0xde
 8007b36:	6839      	ldr	r1, [r7, #0]
 8007b38:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	73fb      	strb	r3, [r7, #15]
 8007b40:	e004      	b.n	8007b4c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007b42:	2302      	movs	r3, #2
 8007b44:	73fb      	strb	r3, [r7, #15]
 8007b46:	e001      	b.n	8007b4c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007b48:	2302      	movs	r3, #2
 8007b4a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3714      	adds	r7, #20
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr

08007b5a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007b5a:	b480      	push	{r7}
 8007b5c:	b085      	sub	sp, #20
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
 8007b62:	460b      	mov	r3, r1
 8007b64:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007b66:	2300      	movs	r3, #0
 8007b68:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8007b70:	78fa      	ldrb	r2, [r7, #3]
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d204      	bcs.n	8007b80 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	78fa      	ldrb	r2, [r7, #3]
 8007b7a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8007b7e:	e001      	b.n	8007b84 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007b80:	2302      	movs	r3, #2
 8007b82:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007b84:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3714      	adds	r7, #20
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b90:	4770      	bx	lr

08007b92 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007b92:	b480      	push	{r7}
 8007b94:	b087      	sub	sp, #28
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	6078      	str	r0, [r7, #4]
 8007b9a:	4608      	mov	r0, r1
 8007b9c:	4611      	mov	r1, r2
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	70fb      	strb	r3, [r7, #3]
 8007ba4:	460b      	mov	r3, r1
 8007ba6:	70bb      	strb	r3, [r7, #2]
 8007ba8:	4613      	mov	r3, r2
 8007baa:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007bac:	2300      	movs	r3, #0
 8007bae:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007bba:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007bbc:	e025      	b.n	8007c0a <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007bbe:	7dfb      	ldrb	r3, [r7, #23]
 8007bc0:	221a      	movs	r2, #26
 8007bc2:	fb02 f303 	mul.w	r3, r2, r3
 8007bc6:	3308      	adds	r3, #8
 8007bc8:	68fa      	ldr	r2, [r7, #12]
 8007bca:	4413      	add	r3, r2
 8007bcc:	3302      	adds	r3, #2
 8007bce:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	795b      	ldrb	r3, [r3, #5]
 8007bd4:	78fa      	ldrb	r2, [r7, #3]
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d002      	beq.n	8007be0 <USBH_FindInterface+0x4e>
 8007bda:	78fb      	ldrb	r3, [r7, #3]
 8007bdc:	2bff      	cmp	r3, #255	@ 0xff
 8007bde:	d111      	bne.n	8007c04 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007be4:	78ba      	ldrb	r2, [r7, #2]
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d002      	beq.n	8007bf0 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007bea:	78bb      	ldrb	r3, [r7, #2]
 8007bec:	2bff      	cmp	r3, #255	@ 0xff
 8007bee:	d109      	bne.n	8007c04 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007bf4:	787a      	ldrb	r2, [r7, #1]
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d002      	beq.n	8007c00 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007bfa:	787b      	ldrb	r3, [r7, #1]
 8007bfc:	2bff      	cmp	r3, #255	@ 0xff
 8007bfe:	d101      	bne.n	8007c04 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007c00:	7dfb      	ldrb	r3, [r7, #23]
 8007c02:	e006      	b.n	8007c12 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007c04:	7dfb      	ldrb	r3, [r7, #23]
 8007c06:	3301      	adds	r3, #1
 8007c08:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007c0a:	7dfb      	ldrb	r3, [r7, #23]
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d9d6      	bls.n	8007bbe <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007c10:	23ff      	movs	r3, #255	@ 0xff
}
 8007c12:	4618      	mov	r0, r3
 8007c14:	371c      	adds	r7, #28
 8007c16:	46bd      	mov	sp, r7
 8007c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1c:	4770      	bx	lr

08007c1e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8007c1e:	b580      	push	{r7, lr}
 8007c20:	b082      	sub	sp, #8
 8007c22:	af00      	add	r7, sp, #0
 8007c24:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f001 fcf4 	bl	8009614 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007c2c:	2101      	movs	r1, #1
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f001 fe0d 	bl	800984e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007c34:	2300      	movs	r3, #0
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3708      	adds	r7, #8
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}
	...

08007c40 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b088      	sub	sp, #32
 8007c44:	af04      	add	r7, sp, #16
 8007c46:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007c48:	2302      	movs	r3, #2
 8007c4a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d102      	bne.n	8007c62 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2203      	movs	r2, #3
 8007c60:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	781b      	ldrb	r3, [r3, #0]
 8007c66:	b2db      	uxtb	r3, r3
 8007c68:	2b0b      	cmp	r3, #11
 8007c6a:	f200 81bb 	bhi.w	8007fe4 <USBH_Process+0x3a4>
 8007c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8007c74 <USBH_Process+0x34>)
 8007c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c74:	08007ca5 	.word	0x08007ca5
 8007c78:	08007cd7 	.word	0x08007cd7
 8007c7c:	08007d3f 	.word	0x08007d3f
 8007c80:	08007f7f 	.word	0x08007f7f
 8007c84:	08007fe5 	.word	0x08007fe5
 8007c88:	08007ddf 	.word	0x08007ddf
 8007c8c:	08007f25 	.word	0x08007f25
 8007c90:	08007e15 	.word	0x08007e15
 8007c94:	08007e35 	.word	0x08007e35
 8007c98:	08007e53 	.word	0x08007e53
 8007c9c:	08007e97 	.word	0x08007e97
 8007ca0:	08007f67 	.word	0x08007f67
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8007caa:	b2db      	uxtb	r3, r3
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	f000 819b 	beq.w	8007fe8 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007cb8:	20c8      	movs	r0, #200	@ 0xc8
 8007cba:	f001 fe12 	bl	80098e2 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f001 fd05 	bl	80096ce <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007cd4:	e188      	b.n	8007fe8 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d107      	bne.n	8007cf0 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2202      	movs	r2, #2
 8007cec:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007cee:	e18a      	b.n	8008006 <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007cf6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007cfa:	d914      	bls.n	8007d26 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007d02:	3301      	adds	r3, #1
 8007d04:	b2da      	uxtb	r2, r3
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007d12:	2b03      	cmp	r3, #3
 8007d14:	d903      	bls.n	8007d1e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	220d      	movs	r2, #13
 8007d1a:	701a      	strb	r2, [r3, #0]
      break;
 8007d1c:	e173      	b.n	8008006 <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	701a      	strb	r2, [r3, #0]
      break;
 8007d24:	e16f      	b.n	8008006 <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007d2c:	f103 020a 	add.w	r2, r3, #10
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8007d36:	200a      	movs	r0, #10
 8007d38:	f001 fdd3 	bl	80098e2 <USBH_Delay>
      break;
 8007d3c:	e163      	b.n	8008006 <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d005      	beq.n	8007d54 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007d4e:	2104      	movs	r1, #4
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007d54:	2064      	movs	r0, #100	@ 0x64
 8007d56:	f001 fdc4 	bl	80098e2 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f001 fc90 	bl	8009680 <USBH_LL_GetSpeed>
 8007d60:	4603      	mov	r3, r0
 8007d62:	461a      	mov	r2, r3
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2205      	movs	r2, #5
 8007d6e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007d70:	2100      	movs	r1, #0
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f001 fa9b 	bl	80092ae <USBH_AllocPipe>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007d80:	2180      	movs	r1, #128	@ 0x80
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f001 fa93 	bl	80092ae <USBH_AllocPipe>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	7919      	ldrb	r1, [r3, #4]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007da0:	687a      	ldr	r2, [r7, #4]
 8007da2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007da4:	9202      	str	r2, [sp, #8]
 8007da6:	2200      	movs	r2, #0
 8007da8:	9201      	str	r2, [sp, #4]
 8007daa:	9300      	str	r3, [sp, #0]
 8007dac:	4603      	mov	r3, r0
 8007dae:	2280      	movs	r2, #128	@ 0x80
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f001 fa4d 	bl	8009250 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	7959      	ldrb	r1, [r3, #5]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007dc6:	687a      	ldr	r2, [r7, #4]
 8007dc8:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007dca:	9202      	str	r2, [sp, #8]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	9201      	str	r2, [sp, #4]
 8007dd0:	9300      	str	r3, [sp, #0]
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f001 fa3a 	bl	8009250 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007ddc:	e113      	b.n	8008006 <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f000 f916 	bl	8008010 <USBH_HandleEnum>
 8007de4:	4603      	mov	r3, r0
 8007de6:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007de8:	7bbb      	ldrb	r3, [r7, #14]
 8007dea:	b2db      	uxtb	r3, r3
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	f040 80fd 	bne.w	8007fec <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	d103      	bne.n	8007e0c <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2208      	movs	r2, #8
 8007e08:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007e0a:	e0ef      	b.n	8007fec <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2207      	movs	r2, #7
 8007e10:	701a      	strb	r2, [r3, #0]
      break;
 8007e12:	e0eb      	b.n	8007fec <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	f000 80e8 	beq.w	8007ff0 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007e26:	2101      	movs	r1, #1
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2208      	movs	r2, #8
 8007e30:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8007e32:	e0dd      	b.n	8007ff0 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8007e3a:	4619      	mov	r1, r3
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	f000 fc3a 	bl	80086b6 <USBH_SetCfg>
 8007e42:	4603      	mov	r3, r0
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	f040 80d5 	bne.w	8007ff4 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2209      	movs	r2, #9
 8007e4e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007e50:	e0d0      	b.n	8007ff4 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8007e58:	f003 0320 	and.w	r3, r3, #32
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d016      	beq.n	8007e8e <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8007e60:	2101      	movs	r1, #1
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f000 fc4a 	bl	80086fc <USBH_SetFeature>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007e6c:	7bbb      	ldrb	r3, [r7, #14]
 8007e6e:	b2db      	uxtb	r3, r3
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d103      	bne.n	8007e7c <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	220a      	movs	r2, #10
 8007e78:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007e7a:	e0bd      	b.n	8007ff8 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 8007e7c:	7bbb      	ldrb	r3, [r7, #14]
 8007e7e:	b2db      	uxtb	r3, r3
 8007e80:	2b03      	cmp	r3, #3
 8007e82:	f040 80b9 	bne.w	8007ff8 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	220a      	movs	r2, #10
 8007e8a:	701a      	strb	r2, [r3, #0]
      break;
 8007e8c:	e0b4      	b.n	8007ff8 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	220a      	movs	r2, #10
 8007e92:	701a      	strb	r2, [r3, #0]
      break;
 8007e94:	e0b0      	b.n	8007ff8 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	f000 80ad 	beq.w	8007ffc <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007eaa:	2300      	movs	r3, #0
 8007eac:	73fb      	strb	r3, [r7, #15]
 8007eae:	e016      	b.n	8007ede <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8007eb0:	7bfa      	ldrb	r2, [r7, #15]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	32de      	adds	r2, #222	@ 0xde
 8007eb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eba:	791a      	ldrb	r2, [r3, #4]
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d108      	bne.n	8007ed8 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007ec6:	7bfa      	ldrb	r2, [r7, #15]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	32de      	adds	r2, #222	@ 0xde
 8007ecc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8007ed6:	e005      	b.n	8007ee4 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007ed8:	7bfb      	ldrb	r3, [r7, #15]
 8007eda:	3301      	adds	r3, #1
 8007edc:	73fb      	strb	r3, [r7, #15]
 8007ede:	7bfb      	ldrb	r3, [r7, #15]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d0e5      	beq.n	8007eb0 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d016      	beq.n	8007f1c <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ef4:	689b      	ldr	r3, [r3, #8]
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	4798      	blx	r3
 8007efa:	4603      	mov	r3, r0
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d109      	bne.n	8007f14 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2206      	movs	r2, #6
 8007f04:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007f0c:	2103      	movs	r1, #3
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007f12:	e073      	b.n	8007ffc <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	220d      	movs	r2, #13
 8007f18:	701a      	strb	r2, [r3, #0]
      break;
 8007f1a:	e06f      	b.n	8007ffc <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	220d      	movs	r2, #13
 8007f20:	701a      	strb	r2, [r3, #0]
      break;
 8007f22:	e06b      	b.n	8007ffc <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d017      	beq.n	8007f5e <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007f34:	691b      	ldr	r3, [r3, #16]
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	4798      	blx	r3
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007f3e:	7bbb      	ldrb	r3, [r7, #14]
 8007f40:	b2db      	uxtb	r3, r3
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d103      	bne.n	8007f4e <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	220b      	movs	r2, #11
 8007f4a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007f4c:	e058      	b.n	8008000 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 8007f4e:	7bbb      	ldrb	r3, [r7, #14]
 8007f50:	b2db      	uxtb	r3, r3
 8007f52:	2b02      	cmp	r3, #2
 8007f54:	d154      	bne.n	8008000 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	220d      	movs	r2, #13
 8007f5a:	701a      	strb	r2, [r3, #0]
      break;
 8007f5c:	e050      	b.n	8008000 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	220d      	movs	r2, #13
 8007f62:	701a      	strb	r2, [r3, #0]
      break;
 8007f64:	e04c      	b.n	8008000 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d049      	beq.n	8008004 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007f76:	695b      	ldr	r3, [r3, #20]
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	4798      	blx	r3
      }
      break;
 8007f7c:	e042      	b.n	8008004 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2200      	movs	r2, #0
 8007f82:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f7ff fd4a 	bl	8007a20 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d009      	beq.n	8007faa <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007f9c:	68db      	ldr	r3, [r3, #12]
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d005      	beq.n	8007fc0 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007fba:	2105      	movs	r1, #5
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d107      	bne.n	8007fdc <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f7ff fe22 	bl	8007c1e <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007fda:	e014      	b.n	8008006 <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f001 fb19 	bl	8009614 <USBH_LL_Start>
      break;
 8007fe2:	e010      	b.n	8008006 <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8007fe4:	bf00      	nop
 8007fe6:	e00e      	b.n	8008006 <USBH_Process+0x3c6>
      break;
 8007fe8:	bf00      	nop
 8007fea:	e00c      	b.n	8008006 <USBH_Process+0x3c6>
      break;
 8007fec:	bf00      	nop
 8007fee:	e00a      	b.n	8008006 <USBH_Process+0x3c6>
    break;
 8007ff0:	bf00      	nop
 8007ff2:	e008      	b.n	8008006 <USBH_Process+0x3c6>
      break;
 8007ff4:	bf00      	nop
 8007ff6:	e006      	b.n	8008006 <USBH_Process+0x3c6>
      break;
 8007ff8:	bf00      	nop
 8007ffa:	e004      	b.n	8008006 <USBH_Process+0x3c6>
      break;
 8007ffc:	bf00      	nop
 8007ffe:	e002      	b.n	8008006 <USBH_Process+0x3c6>
      break;
 8008000:	bf00      	nop
 8008002:	e000      	b.n	8008006 <USBH_Process+0x3c6>
      break;
 8008004:	bf00      	nop
  }
  return USBH_OK;
 8008006:	2300      	movs	r3, #0
}
 8008008:	4618      	mov	r0, r3
 800800a:	3710      	adds	r7, #16
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b088      	sub	sp, #32
 8008014:	af04      	add	r7, sp, #16
 8008016:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008018:	2301      	movs	r3, #1
 800801a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800801c:	2301      	movs	r3, #1
 800801e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	785b      	ldrb	r3, [r3, #1]
 8008024:	2b07      	cmp	r3, #7
 8008026:	f200 81bd 	bhi.w	80083a4 <USBH_HandleEnum+0x394>
 800802a:	a201      	add	r2, pc, #4	@ (adr r2, 8008030 <USBH_HandleEnum+0x20>)
 800802c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008030:	08008051 	.word	0x08008051
 8008034:	0800810b 	.word	0x0800810b
 8008038:	08008175 	.word	0x08008175
 800803c:	080081ff 	.word	0x080081ff
 8008040:	08008269 	.word	0x08008269
 8008044:	080082d9 	.word	0x080082d9
 8008048:	0800831f 	.word	0x0800831f
 800804c:	08008365 	.word	0x08008365
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008050:	2108      	movs	r1, #8
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f000 fa4c 	bl	80084f0 <USBH_Get_DevDesc>
 8008058:	4603      	mov	r3, r0
 800805a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800805c:	7bbb      	ldrb	r3, [r7, #14]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d12e      	bne.n	80080c0 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2201      	movs	r2, #1
 8008070:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	7919      	ldrb	r1, [r3, #4]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008082:	687a      	ldr	r2, [r7, #4]
 8008084:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008086:	9202      	str	r2, [sp, #8]
 8008088:	2200      	movs	r2, #0
 800808a:	9201      	str	r2, [sp, #4]
 800808c:	9300      	str	r3, [sp, #0]
 800808e:	4603      	mov	r3, r0
 8008090:	2280      	movs	r2, #128	@ 0x80
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f001 f8dc 	bl	8009250 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	7959      	ldrb	r1, [r3, #5]
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80080a8:	687a      	ldr	r2, [r7, #4]
 80080aa:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80080ac:	9202      	str	r2, [sp, #8]
 80080ae:	2200      	movs	r2, #0
 80080b0:	9201      	str	r2, [sp, #4]
 80080b2:	9300      	str	r3, [sp, #0]
 80080b4:	4603      	mov	r3, r0
 80080b6:	2200      	movs	r2, #0
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f001 f8c9 	bl	8009250 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80080be:	e173      	b.n	80083a8 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80080c0:	7bbb      	ldrb	r3, [r7, #14]
 80080c2:	2b03      	cmp	r3, #3
 80080c4:	f040 8170 	bne.w	80083a8 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80080ce:	3301      	adds	r3, #1
 80080d0:	b2da      	uxtb	r2, r3
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80080de:	2b03      	cmp	r3, #3
 80080e0:	d903      	bls.n	80080ea <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	220d      	movs	r2, #13
 80080e6:	701a      	strb	r2, [r3, #0]
      break;
 80080e8:	e15e      	b.n	80083a8 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	795b      	ldrb	r3, [r3, #5]
 80080ee:	4619      	mov	r1, r3
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f001 f8fd 	bl	80092f0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	791b      	ldrb	r3, [r3, #4]
 80080fa:	4619      	mov	r1, r3
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f001 f8f7 	bl	80092f0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2200      	movs	r2, #0
 8008106:	701a      	strb	r2, [r3, #0]
      break;
 8008108:	e14e      	b.n	80083a8 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800810a:	2112      	movs	r1, #18
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f000 f9ef 	bl	80084f0 <USBH_Get_DevDesc>
 8008112:	4603      	mov	r3, r0
 8008114:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008116:	7bbb      	ldrb	r3, [r7, #14]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d103      	bne.n	8008124 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2202      	movs	r2, #2
 8008120:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008122:	e143      	b.n	80083ac <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008124:	7bbb      	ldrb	r3, [r7, #14]
 8008126:	2b03      	cmp	r3, #3
 8008128:	f040 8140 	bne.w	80083ac <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008132:	3301      	adds	r3, #1
 8008134:	b2da      	uxtb	r2, r3
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008142:	2b03      	cmp	r3, #3
 8008144:	d903      	bls.n	800814e <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	220d      	movs	r2, #13
 800814a:	701a      	strb	r2, [r3, #0]
      break;
 800814c:	e12e      	b.n	80083ac <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	795b      	ldrb	r3, [r3, #5]
 8008152:	4619      	mov	r1, r3
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f001 f8cb 	bl	80092f0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	791b      	ldrb	r3, [r3, #4]
 800815e:	4619      	mov	r1, r3
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f001 f8c5 	bl	80092f0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2200      	movs	r2, #0
 800816a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2200      	movs	r2, #0
 8008170:	701a      	strb	r2, [r3, #0]
      break;
 8008172:	e11b      	b.n	80083ac <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008174:	2101      	movs	r1, #1
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 fa79 	bl	800866e <USBH_SetAddress>
 800817c:	4603      	mov	r3, r0
 800817e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008180:	7bbb      	ldrb	r3, [r7, #14]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d130      	bne.n	80081e8 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8008186:	2002      	movs	r0, #2
 8008188:	f001 fbab 	bl	80098e2 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2201      	movs	r2, #1
 8008190:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2203      	movs	r2, #3
 8008198:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	7919      	ldrb	r1, [r3, #4]
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80081ae:	9202      	str	r2, [sp, #8]
 80081b0:	2200      	movs	r2, #0
 80081b2:	9201      	str	r2, [sp, #4]
 80081b4:	9300      	str	r3, [sp, #0]
 80081b6:	4603      	mov	r3, r0
 80081b8:	2280      	movs	r2, #128	@ 0x80
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f001 f848 	bl	8009250 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	7959      	ldrb	r1, [r3, #5]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80081d4:	9202      	str	r2, [sp, #8]
 80081d6:	2200      	movs	r2, #0
 80081d8:	9201      	str	r2, [sp, #4]
 80081da:	9300      	str	r3, [sp, #0]
 80081dc:	4603      	mov	r3, r0
 80081de:	2200      	movs	r2, #0
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f001 f835 	bl	8009250 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80081e6:	e0e3      	b.n	80083b0 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80081e8:	7bbb      	ldrb	r3, [r7, #14]
 80081ea:	2b03      	cmp	r3, #3
 80081ec:	f040 80e0 	bne.w	80083b0 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	220d      	movs	r2, #13
 80081f4:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2200      	movs	r2, #0
 80081fa:	705a      	strb	r2, [r3, #1]
      break;
 80081fc:	e0d8      	b.n	80083b0 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80081fe:	2109      	movs	r1, #9
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f000 f9a1 	bl	8008548 <USBH_Get_CfgDesc>
 8008206:	4603      	mov	r3, r0
 8008208:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800820a:	7bbb      	ldrb	r3, [r7, #14]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d103      	bne.n	8008218 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2204      	movs	r2, #4
 8008214:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008216:	e0cd      	b.n	80083b4 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008218:	7bbb      	ldrb	r3, [r7, #14]
 800821a:	2b03      	cmp	r3, #3
 800821c:	f040 80ca 	bne.w	80083b4 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008226:	3301      	adds	r3, #1
 8008228:	b2da      	uxtb	r2, r3
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008236:	2b03      	cmp	r3, #3
 8008238:	d903      	bls.n	8008242 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	220d      	movs	r2, #13
 800823e:	701a      	strb	r2, [r3, #0]
      break;
 8008240:	e0b8      	b.n	80083b4 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	795b      	ldrb	r3, [r3, #5]
 8008246:	4619      	mov	r1, r3
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f001 f851 	bl	80092f0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	791b      	ldrb	r3, [r3, #4]
 8008252:	4619      	mov	r1, r3
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f001 f84b 	bl	80092f0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2200      	movs	r2, #0
 800825e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2200      	movs	r2, #0
 8008264:	701a      	strb	r2, [r3, #0]
      break;
 8008266:	e0a5      	b.n	80083b4 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800826e:	4619      	mov	r1, r3
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	f000 f969 	bl	8008548 <USBH_Get_CfgDesc>
 8008276:	4603      	mov	r3, r0
 8008278:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800827a:	7bbb      	ldrb	r3, [r7, #14]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d103      	bne.n	8008288 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2205      	movs	r2, #5
 8008284:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008286:	e097      	b.n	80083b8 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008288:	7bbb      	ldrb	r3, [r7, #14]
 800828a:	2b03      	cmp	r3, #3
 800828c:	f040 8094 	bne.w	80083b8 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008296:	3301      	adds	r3, #1
 8008298:	b2da      	uxtb	r2, r3
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80082a6:	2b03      	cmp	r3, #3
 80082a8:	d903      	bls.n	80082b2 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	220d      	movs	r2, #13
 80082ae:	701a      	strb	r2, [r3, #0]
      break;
 80082b0:	e082      	b.n	80083b8 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	795b      	ldrb	r3, [r3, #5]
 80082b6:	4619      	mov	r1, r3
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f001 f819 	bl	80092f0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	791b      	ldrb	r3, [r3, #4]
 80082c2:	4619      	mov	r1, r3
 80082c4:	6878      	ldr	r0, [r7, #4]
 80082c6:	f001 f813 	bl	80092f0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2200      	movs	r2, #0
 80082ce:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2200      	movs	r2, #0
 80082d4:	701a      	strb	r2, [r3, #0]
      break;
 80082d6:	e06f      	b.n	80083b8 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d019      	beq.n	8008316 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80082ee:	23ff      	movs	r3, #255	@ 0xff
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f000 f953 	bl	800859c <USBH_Get_StringDesc>
 80082f6:	4603      	mov	r3, r0
 80082f8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80082fa:	7bbb      	ldrb	r3, [r7, #14]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d103      	bne.n	8008308 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2206      	movs	r2, #6
 8008304:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008306:	e059      	b.n	80083bc <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008308:	7bbb      	ldrb	r3, [r7, #14]
 800830a:	2b03      	cmp	r3, #3
 800830c:	d156      	bne.n	80083bc <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2206      	movs	r2, #6
 8008312:	705a      	strb	r2, [r3, #1]
      break;
 8008314:	e052      	b.n	80083bc <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2206      	movs	r2, #6
 800831a:	705a      	strb	r2, [r3, #1]
      break;
 800831c:	e04e      	b.n	80083bc <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008324:	2b00      	cmp	r3, #0
 8008326:	d019      	beq.n	800835c <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008334:	23ff      	movs	r3, #255	@ 0xff
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 f930 	bl	800859c <USBH_Get_StringDesc>
 800833c:	4603      	mov	r3, r0
 800833e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008340:	7bbb      	ldrb	r3, [r7, #14]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d103      	bne.n	800834e <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2207      	movs	r2, #7
 800834a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800834c:	e038      	b.n	80083c0 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800834e:	7bbb      	ldrb	r3, [r7, #14]
 8008350:	2b03      	cmp	r3, #3
 8008352:	d135      	bne.n	80083c0 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2207      	movs	r2, #7
 8008358:	705a      	strb	r2, [r3, #1]
      break;
 800835a:	e031      	b.n	80083c0 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2207      	movs	r2, #7
 8008360:	705a      	strb	r2, [r3, #1]
      break;
 8008362:	e02d      	b.n	80083c0 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800836a:	2b00      	cmp	r3, #0
 800836c:	d017      	beq.n	800839e <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800837a:	23ff      	movs	r3, #255	@ 0xff
 800837c:	6878      	ldr	r0, [r7, #4]
 800837e:	f000 f90d 	bl	800859c <USBH_Get_StringDesc>
 8008382:	4603      	mov	r3, r0
 8008384:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008386:	7bbb      	ldrb	r3, [r7, #14]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d102      	bne.n	8008392 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800838c:	2300      	movs	r3, #0
 800838e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008390:	e018      	b.n	80083c4 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008392:	7bbb      	ldrb	r3, [r7, #14]
 8008394:	2b03      	cmp	r3, #3
 8008396:	d115      	bne.n	80083c4 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8008398:	2300      	movs	r3, #0
 800839a:	73fb      	strb	r3, [r7, #15]
      break;
 800839c:	e012      	b.n	80083c4 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800839e:	2300      	movs	r3, #0
 80083a0:	73fb      	strb	r3, [r7, #15]
      break;
 80083a2:	e00f      	b.n	80083c4 <USBH_HandleEnum+0x3b4>

    default:
      break;
 80083a4:	bf00      	nop
 80083a6:	e00e      	b.n	80083c6 <USBH_HandleEnum+0x3b6>
      break;
 80083a8:	bf00      	nop
 80083aa:	e00c      	b.n	80083c6 <USBH_HandleEnum+0x3b6>
      break;
 80083ac:	bf00      	nop
 80083ae:	e00a      	b.n	80083c6 <USBH_HandleEnum+0x3b6>
      break;
 80083b0:	bf00      	nop
 80083b2:	e008      	b.n	80083c6 <USBH_HandleEnum+0x3b6>
      break;
 80083b4:	bf00      	nop
 80083b6:	e006      	b.n	80083c6 <USBH_HandleEnum+0x3b6>
      break;
 80083b8:	bf00      	nop
 80083ba:	e004      	b.n	80083c6 <USBH_HandleEnum+0x3b6>
      break;
 80083bc:	bf00      	nop
 80083be:	e002      	b.n	80083c6 <USBH_HandleEnum+0x3b6>
      break;
 80083c0:	bf00      	nop
 80083c2:	e000      	b.n	80083c6 <USBH_HandleEnum+0x3b6>
      break;
 80083c4:	bf00      	nop
  }
  return Status;
 80083c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80083c8:	4618      	mov	r0, r3
 80083ca:	3710      	adds	r7, #16
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bd80      	pop	{r7, pc}

080083d0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b083      	sub	sp, #12
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
 80083d8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	683a      	ldr	r2, [r7, #0]
 80083de:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80083e2:	bf00      	nop
 80083e4:	370c      	adds	r7, #12
 80083e6:	46bd      	mov	sp, r7
 80083e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ec:	4770      	bx	lr

080083ee <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80083ee:	b580      	push	{r7, lr}
 80083f0:	b082      	sub	sp, #8
 80083f2:	af00      	add	r7, sp, #0
 80083f4:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80083fc:	1c5a      	adds	r2, r3, #1
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f000 f804 	bl	8008412 <USBH_HandleSof>
}
 800840a:	bf00      	nop
 800840c:	3708      	adds	r7, #8
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}

08008412 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008412:	b580      	push	{r7, lr}
 8008414:	b082      	sub	sp, #8
 8008416:	af00      	add	r7, sp, #0
 8008418:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	781b      	ldrb	r3, [r3, #0]
 800841e:	b2db      	uxtb	r3, r3
 8008420:	2b0b      	cmp	r3, #11
 8008422:	d10a      	bne.n	800843a <USBH_HandleSof+0x28>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800842a:	2b00      	cmp	r3, #0
 800842c:	d005      	beq.n	800843a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008434:	699b      	ldr	r3, [r3, #24]
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	4798      	blx	r3
  }
}
 800843a:	bf00      	nop
 800843c:	3708      	adds	r7, #8
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}

08008442 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008442:	b480      	push	{r7}
 8008444:	b083      	sub	sp, #12
 8008446:	af00      	add	r7, sp, #0
 8008448:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2201      	movs	r2, #1
 800844e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8008452:	bf00      	nop
}
 8008454:	370c      	adds	r7, #12
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr

0800845e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800845e:	b480      	push	{r7}
 8008460:	b083      	sub	sp, #12
 8008462:	af00      	add	r7, sp, #0
 8008464:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2200      	movs	r2, #0
 800846a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 800846e:	bf00      	nop
}
 8008470:	370c      	adds	r7, #12
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr

0800847a <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800847a:	b480      	push	{r7}
 800847c:	b083      	sub	sp, #12
 800847e:	af00      	add	r7, sp, #0
 8008480:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2201      	movs	r2, #1
 8008486:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2200      	movs	r2, #0
 800848e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2200      	movs	r2, #0
 8008496:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800849a:	2300      	movs	r3, #0
}
 800849c:	4618      	mov	r0, r3
 800849e:	370c      	adds	r7, #12
 80084a0:	46bd      	mov	sp, r7
 80084a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a6:	4770      	bx	lr

080084a8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b082      	sub	sp, #8
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2200      	movs	r2, #0
 80084bc:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2200      	movs	r2, #0
 80084c4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f001 f8be 	bl	800964a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	791b      	ldrb	r3, [r3, #4]
 80084d2:	4619      	mov	r1, r3
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f000 ff0b 	bl	80092f0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	795b      	ldrb	r3, [r3, #5]
 80084de:	4619      	mov	r1, r3
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 ff05 	bl	80092f0 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80084e6:	2300      	movs	r3, #0
}
 80084e8:	4618      	mov	r0, r3
 80084ea:	3708      	adds	r7, #8
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bd80      	pop	{r7, pc}

080084f0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b086      	sub	sp, #24
 80084f4:	af02      	add	r7, sp, #8
 80084f6:	6078      	str	r0, [r7, #4]
 80084f8:	460b      	mov	r3, r1
 80084fa:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80084fc:	887b      	ldrh	r3, [r7, #2]
 80084fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008502:	d901      	bls.n	8008508 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008504:	2303      	movs	r3, #3
 8008506:	e01b      	b.n	8008540 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800850e:	887b      	ldrh	r3, [r7, #2]
 8008510:	9300      	str	r3, [sp, #0]
 8008512:	4613      	mov	r3, r2
 8008514:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008518:	2100      	movs	r1, #0
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 f872 	bl	8008604 <USBH_GetDescriptor>
 8008520:	4603      	mov	r3, r0
 8008522:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008524:	7bfb      	ldrb	r3, [r7, #15]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d109      	bne.n	800853e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008530:	887a      	ldrh	r2, [r7, #2]
 8008532:	4619      	mov	r1, r3
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	f000 f929 	bl	800878c <USBH_ParseDevDesc>
 800853a:	4603      	mov	r3, r0
 800853c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800853e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008540:	4618      	mov	r0, r3
 8008542:	3710      	adds	r7, #16
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}

08008548 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b086      	sub	sp, #24
 800854c:	af02      	add	r7, sp, #8
 800854e:	6078      	str	r0, [r7, #4]
 8008550:	460b      	mov	r3, r1
 8008552:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	331c      	adds	r3, #28
 8008558:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800855a:	887b      	ldrh	r3, [r7, #2]
 800855c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008560:	d901      	bls.n	8008566 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008562:	2303      	movs	r3, #3
 8008564:	e016      	b.n	8008594 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008566:	887b      	ldrh	r3, [r7, #2]
 8008568:	9300      	str	r3, [sp, #0]
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008570:	2100      	movs	r1, #0
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 f846 	bl	8008604 <USBH_GetDescriptor>
 8008578:	4603      	mov	r3, r0
 800857a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800857c:	7bfb      	ldrb	r3, [r7, #15]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d107      	bne.n	8008592 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8008582:	887b      	ldrh	r3, [r7, #2]
 8008584:	461a      	mov	r2, r3
 8008586:	68b9      	ldr	r1, [r7, #8]
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f000 f9af 	bl	80088ec <USBH_ParseCfgDesc>
 800858e:	4603      	mov	r3, r0
 8008590:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008592:	7bfb      	ldrb	r3, [r7, #15]
}
 8008594:	4618      	mov	r0, r3
 8008596:	3710      	adds	r7, #16
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}

0800859c <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b088      	sub	sp, #32
 80085a0:	af02      	add	r7, sp, #8
 80085a2:	60f8      	str	r0, [r7, #12]
 80085a4:	607a      	str	r2, [r7, #4]
 80085a6:	461a      	mov	r2, r3
 80085a8:	460b      	mov	r3, r1
 80085aa:	72fb      	strb	r3, [r7, #11]
 80085ac:	4613      	mov	r3, r2
 80085ae:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80085b0:	893b      	ldrh	r3, [r7, #8]
 80085b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085b6:	d802      	bhi.n	80085be <USBH_Get_StringDesc+0x22>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d101      	bne.n	80085c2 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80085be:	2303      	movs	r3, #3
 80085c0:	e01c      	b.n	80085fc <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80085c2:	7afb      	ldrb	r3, [r7, #11]
 80085c4:	b29b      	uxth	r3, r3
 80085c6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80085ca:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80085d2:	893b      	ldrh	r3, [r7, #8]
 80085d4:	9300      	str	r3, [sp, #0]
 80085d6:	460b      	mov	r3, r1
 80085d8:	2100      	movs	r1, #0
 80085da:	68f8      	ldr	r0, [r7, #12]
 80085dc:	f000 f812 	bl	8008604 <USBH_GetDescriptor>
 80085e0:	4603      	mov	r3, r0
 80085e2:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80085e4:	7dfb      	ldrb	r3, [r7, #23]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d107      	bne.n	80085fa <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80085f0:	893a      	ldrh	r2, [r7, #8]
 80085f2:	6879      	ldr	r1, [r7, #4]
 80085f4:	4618      	mov	r0, r3
 80085f6:	f000 fb8d 	bl	8008d14 <USBH_ParseStringDesc>
  }

  return status;
 80085fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3718      	adds	r7, #24
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}

08008604 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b084      	sub	sp, #16
 8008608:	af00      	add	r7, sp, #0
 800860a:	60f8      	str	r0, [r7, #12]
 800860c:	607b      	str	r3, [r7, #4]
 800860e:	460b      	mov	r3, r1
 8008610:	72fb      	strb	r3, [r7, #11]
 8008612:	4613      	mov	r3, r2
 8008614:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	789b      	ldrb	r3, [r3, #2]
 800861a:	2b01      	cmp	r3, #1
 800861c:	d11c      	bne.n	8008658 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800861e:	7afb      	ldrb	r3, [r7, #11]
 8008620:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008624:	b2da      	uxtb	r2, r3
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2206      	movs	r2, #6
 800862e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	893a      	ldrh	r2, [r7, #8]
 8008634:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8008636:	893b      	ldrh	r3, [r7, #8]
 8008638:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800863c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008640:	d104      	bne.n	800864c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	f240 4209 	movw	r2, #1033	@ 0x409
 8008648:	829a      	strh	r2, [r3, #20]
 800864a:	e002      	b.n	8008652 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2200      	movs	r2, #0
 8008650:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	8b3a      	ldrh	r2, [r7, #24]
 8008656:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008658:	8b3b      	ldrh	r3, [r7, #24]
 800865a:	461a      	mov	r2, r3
 800865c:	6879      	ldr	r1, [r7, #4]
 800865e:	68f8      	ldr	r0, [r7, #12]
 8008660:	f000 fba5 	bl	8008dae <USBH_CtlReq>
 8008664:	4603      	mov	r3, r0
}
 8008666:	4618      	mov	r0, r3
 8008668:	3710      	adds	r7, #16
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}

0800866e <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800866e:	b580      	push	{r7, lr}
 8008670:	b082      	sub	sp, #8
 8008672:	af00      	add	r7, sp, #0
 8008674:	6078      	str	r0, [r7, #4]
 8008676:	460b      	mov	r3, r1
 8008678:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	789b      	ldrb	r3, [r3, #2]
 800867e:	2b01      	cmp	r3, #1
 8008680:	d10f      	bne.n	80086a2 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2205      	movs	r2, #5
 800868c:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800868e:	78fb      	ldrb	r3, [r7, #3]
 8008690:	b29a      	uxth	r2, r3
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2200      	movs	r2, #0
 80086a0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80086a2:	2200      	movs	r2, #0
 80086a4:	2100      	movs	r1, #0
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f000 fb81 	bl	8008dae <USBH_CtlReq>
 80086ac:	4603      	mov	r3, r0
}
 80086ae:	4618      	mov	r0, r3
 80086b0:	3708      	adds	r7, #8
 80086b2:	46bd      	mov	sp, r7
 80086b4:	bd80      	pop	{r7, pc}

080086b6 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80086b6:	b580      	push	{r7, lr}
 80086b8:	b082      	sub	sp, #8
 80086ba:	af00      	add	r7, sp, #0
 80086bc:	6078      	str	r0, [r7, #4]
 80086be:	460b      	mov	r3, r1
 80086c0:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	789b      	ldrb	r3, [r3, #2]
 80086c6:	2b01      	cmp	r3, #1
 80086c8:	d10e      	bne.n	80086e8 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2200      	movs	r2, #0
 80086ce:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2209      	movs	r2, #9
 80086d4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	887a      	ldrh	r2, [r7, #2]
 80086da:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2200      	movs	r2, #0
 80086e0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2200      	movs	r2, #0
 80086e6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80086e8:	2200      	movs	r2, #0
 80086ea:	2100      	movs	r1, #0
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f000 fb5e 	bl	8008dae <USBH_CtlReq>
 80086f2:	4603      	mov	r3, r0
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3708      	adds	r7, #8
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}

080086fc <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b082      	sub	sp, #8
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
 8008704:	460b      	mov	r3, r1
 8008706:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	789b      	ldrb	r3, [r3, #2]
 800870c:	2b01      	cmp	r3, #1
 800870e:	d10f      	bne.n	8008730 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2200      	movs	r2, #0
 8008714:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2203      	movs	r2, #3
 800871a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800871c:	78fb      	ldrb	r3, [r7, #3]
 800871e:	b29a      	uxth	r2, r3
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2200      	movs	r2, #0
 8008728:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2200      	movs	r2, #0
 800872e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008730:	2200      	movs	r2, #0
 8008732:	2100      	movs	r1, #0
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	f000 fb3a 	bl	8008dae <USBH_CtlReq>
 800873a:	4603      	mov	r3, r0
}
 800873c:	4618      	mov	r0, r3
 800873e:	3708      	adds	r7, #8
 8008740:	46bd      	mov	sp, r7
 8008742:	bd80      	pop	{r7, pc}

08008744 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b082      	sub	sp, #8
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
 800874c:	460b      	mov	r3, r1
 800874e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	789b      	ldrb	r3, [r3, #2]
 8008754:	2b01      	cmp	r3, #1
 8008756:	d10f      	bne.n	8008778 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2202      	movs	r2, #2
 800875c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2201      	movs	r2, #1
 8008762:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2200      	movs	r2, #0
 8008768:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800876a:	78fb      	ldrb	r3, [r7, #3]
 800876c:	b29a      	uxth	r2, r3
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2200      	movs	r2, #0
 8008776:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008778:	2200      	movs	r2, #0
 800877a:	2100      	movs	r1, #0
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f000 fb16 	bl	8008dae <USBH_CtlReq>
 8008782:	4603      	mov	r3, r0
}
 8008784:	4618      	mov	r0, r3
 8008786:	3708      	adds	r7, #8
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}

0800878c <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800878c:	b480      	push	{r7}
 800878e:	b087      	sub	sp, #28
 8008790:	af00      	add	r7, sp, #0
 8008792:	60f8      	str	r0, [r7, #12]
 8008794:	60b9      	str	r1, [r7, #8]
 8008796:	4613      	mov	r3, r2
 8008798:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80087a0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80087a2:	2300      	movs	r3, #0
 80087a4:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d101      	bne.n	80087b0 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80087ac:	2302      	movs	r3, #2
 80087ae:	e094      	b.n	80088da <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	781a      	ldrb	r2, [r3, #0]
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	785a      	ldrb	r2, [r3, #1]
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	3302      	adds	r3, #2
 80087c4:	781b      	ldrb	r3, [r3, #0]
 80087c6:	461a      	mov	r2, r3
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	3303      	adds	r3, #3
 80087cc:	781b      	ldrb	r3, [r3, #0]
 80087ce:	021b      	lsls	r3, r3, #8
 80087d0:	b29b      	uxth	r3, r3
 80087d2:	4313      	orrs	r3, r2
 80087d4:	b29a      	uxth	r2, r3
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	791a      	ldrb	r2, [r3, #4]
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	795a      	ldrb	r2, [r3, #5]
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	799a      	ldrb	r2, [r3, #6]
 80087ee:	693b      	ldr	r3, [r7, #16]
 80087f0:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	79da      	ldrb	r2, [r3, #7]
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008800:	2b00      	cmp	r3, #0
 8008802:	d004      	beq.n	800880e <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800880a:	2b01      	cmp	r3, #1
 800880c:	d11b      	bne.n	8008846 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	79db      	ldrb	r3, [r3, #7]
 8008812:	2b20      	cmp	r3, #32
 8008814:	dc0f      	bgt.n	8008836 <USBH_ParseDevDesc+0xaa>
 8008816:	2b08      	cmp	r3, #8
 8008818:	db0f      	blt.n	800883a <USBH_ParseDevDesc+0xae>
 800881a:	3b08      	subs	r3, #8
 800881c:	4a32      	ldr	r2, [pc, #200]	@ (80088e8 <USBH_ParseDevDesc+0x15c>)
 800881e:	fa22 f303 	lsr.w	r3, r2, r3
 8008822:	f003 0301 	and.w	r3, r3, #1
 8008826:	2b00      	cmp	r3, #0
 8008828:	bf14      	ite	ne
 800882a:	2301      	movne	r3, #1
 800882c:	2300      	moveq	r3, #0
 800882e:	b2db      	uxtb	r3, r3
 8008830:	2b00      	cmp	r3, #0
 8008832:	d106      	bne.n	8008842 <USBH_ParseDevDesc+0xb6>
 8008834:	e001      	b.n	800883a <USBH_ParseDevDesc+0xae>
 8008836:	2b40      	cmp	r3, #64	@ 0x40
 8008838:	d003      	beq.n	8008842 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	2208      	movs	r2, #8
 800883e:	71da      	strb	r2, [r3, #7]
        break;
 8008840:	e000      	b.n	8008844 <USBH_ParseDevDesc+0xb8>
        break;
 8008842:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8008844:	e00e      	b.n	8008864 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800884c:	2b02      	cmp	r3, #2
 800884e:	d107      	bne.n	8008860 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8008850:	693b      	ldr	r3, [r7, #16]
 8008852:	79db      	ldrb	r3, [r3, #7]
 8008854:	2b08      	cmp	r3, #8
 8008856:	d005      	beq.n	8008864 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	2208      	movs	r2, #8
 800885c:	71da      	strb	r2, [r3, #7]
 800885e:	e001      	b.n	8008864 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008860:	2303      	movs	r3, #3
 8008862:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8008864:	88fb      	ldrh	r3, [r7, #6]
 8008866:	2b08      	cmp	r3, #8
 8008868:	d936      	bls.n	80088d8 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	3308      	adds	r3, #8
 800886e:	781b      	ldrb	r3, [r3, #0]
 8008870:	461a      	mov	r2, r3
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	3309      	adds	r3, #9
 8008876:	781b      	ldrb	r3, [r3, #0]
 8008878:	021b      	lsls	r3, r3, #8
 800887a:	b29b      	uxth	r3, r3
 800887c:	4313      	orrs	r3, r2
 800887e:	b29a      	uxth	r2, r3
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	330a      	adds	r3, #10
 8008888:	781b      	ldrb	r3, [r3, #0]
 800888a:	461a      	mov	r2, r3
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	330b      	adds	r3, #11
 8008890:	781b      	ldrb	r3, [r3, #0]
 8008892:	021b      	lsls	r3, r3, #8
 8008894:	b29b      	uxth	r3, r3
 8008896:	4313      	orrs	r3, r2
 8008898:	b29a      	uxth	r2, r3
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	330c      	adds	r3, #12
 80088a2:	781b      	ldrb	r3, [r3, #0]
 80088a4:	461a      	mov	r2, r3
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	330d      	adds	r3, #13
 80088aa:	781b      	ldrb	r3, [r3, #0]
 80088ac:	021b      	lsls	r3, r3, #8
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	4313      	orrs	r3, r2
 80088b2:	b29a      	uxth	r2, r3
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	7b9a      	ldrb	r2, [r3, #14]
 80088bc:	693b      	ldr	r3, [r7, #16]
 80088be:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	7bda      	ldrb	r2, [r3, #15]
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	7c1a      	ldrb	r2, [r3, #16]
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	7c5a      	ldrb	r2, [r3, #17]
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80088d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80088da:	4618      	mov	r0, r3
 80088dc:	371c      	adds	r7, #28
 80088de:	46bd      	mov	sp, r7
 80088e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e4:	4770      	bx	lr
 80088e6:	bf00      	nop
 80088e8:	01000101 	.word	0x01000101

080088ec <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b08c      	sub	sp, #48	@ 0x30
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	60f8      	str	r0, [r7, #12]
 80088f4:	60b9      	str	r1, [r7, #8]
 80088f6:	4613      	mov	r3, r2
 80088f8:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008900:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8008902:	2300      	movs	r3, #0
 8008904:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008908:	2300      	movs	r3, #0
 800890a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800890e:	2300      	movs	r3, #0
 8008910:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d101      	bne.n	800891e <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800891a:	2302      	movs	r3, #2
 800891c:	e0da      	b.n	8008ad4 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	781a      	ldrb	r2, [r3, #0]
 8008926:	6a3b      	ldr	r3, [r7, #32]
 8008928:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	785a      	ldrb	r2, [r3, #1]
 800892e:	6a3b      	ldr	r3, [r7, #32]
 8008930:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	3302      	adds	r3, #2
 8008936:	781b      	ldrb	r3, [r3, #0]
 8008938:	461a      	mov	r2, r3
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	3303      	adds	r3, #3
 800893e:	781b      	ldrb	r3, [r3, #0]
 8008940:	021b      	lsls	r3, r3, #8
 8008942:	b29b      	uxth	r3, r3
 8008944:	4313      	orrs	r3, r2
 8008946:	b29b      	uxth	r3, r3
 8008948:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800894c:	bf28      	it	cs
 800894e:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8008952:	b29a      	uxth	r2, r3
 8008954:	6a3b      	ldr	r3, [r7, #32]
 8008956:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	791a      	ldrb	r2, [r3, #4]
 800895c:	6a3b      	ldr	r3, [r7, #32]
 800895e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	795a      	ldrb	r2, [r3, #5]
 8008964:	6a3b      	ldr	r3, [r7, #32]
 8008966:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	799a      	ldrb	r2, [r3, #6]
 800896c:	6a3b      	ldr	r3, [r7, #32]
 800896e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	79da      	ldrb	r2, [r3, #7]
 8008974:	6a3b      	ldr	r3, [r7, #32]
 8008976:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	7a1a      	ldrb	r2, [r3, #8]
 800897c:	6a3b      	ldr	r3, [r7, #32]
 800897e:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8008980:	6a3b      	ldr	r3, [r7, #32]
 8008982:	781b      	ldrb	r3, [r3, #0]
 8008984:	2b09      	cmp	r3, #9
 8008986:	d002      	beq.n	800898e <USBH_ParseCfgDesc+0xa2>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008988:	6a3b      	ldr	r3, [r7, #32]
 800898a:	2209      	movs	r2, #9
 800898c:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800898e:	88fb      	ldrh	r3, [r7, #6]
 8008990:	2b09      	cmp	r3, #9
 8008992:	f240 809d 	bls.w	8008ad0 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 8008996:	2309      	movs	r3, #9
 8008998:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800899a:	2300      	movs	r3, #0
 800899c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800899e:	e081      	b.n	8008aa4 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80089a0:	f107 0316 	add.w	r3, r7, #22
 80089a4:	4619      	mov	r1, r3
 80089a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089a8:	f000 f9e7 	bl	8008d7a <USBH_GetNextDesc>
 80089ac:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80089ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089b0:	785b      	ldrb	r3, [r3, #1]
 80089b2:	2b04      	cmp	r3, #4
 80089b4:	d176      	bne.n	8008aa4 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80089b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089b8:	781b      	ldrb	r3, [r3, #0]
 80089ba:	2b09      	cmp	r3, #9
 80089bc:	d002      	beq.n	80089c4 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80089be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089c0:	2209      	movs	r2, #9
 80089c2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80089c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80089c8:	221a      	movs	r2, #26
 80089ca:	fb02 f303 	mul.w	r3, r2, r3
 80089ce:	3308      	adds	r3, #8
 80089d0:	6a3a      	ldr	r2, [r7, #32]
 80089d2:	4413      	add	r3, r2
 80089d4:	3302      	adds	r3, #2
 80089d6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80089d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80089da:	69f8      	ldr	r0, [r7, #28]
 80089dc:	f000 f87e 	bl	8008adc <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80089e0:	2300      	movs	r3, #0
 80089e2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80089e6:	2300      	movs	r3, #0
 80089e8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80089ea:	e043      	b.n	8008a74 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80089ec:	f107 0316 	add.w	r3, r7, #22
 80089f0:	4619      	mov	r1, r3
 80089f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089f4:	f000 f9c1 	bl	8008d7a <USBH_GetNextDesc>
 80089f8:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80089fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089fc:	785b      	ldrb	r3, [r3, #1]
 80089fe:	2b05      	cmp	r3, #5
 8008a00:	d138      	bne.n	8008a74 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8008a02:	69fb      	ldr	r3, [r7, #28]
 8008a04:	795b      	ldrb	r3, [r3, #5]
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d113      	bne.n	8008a32 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008a0a:	69fb      	ldr	r3, [r7, #28]
 8008a0c:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8008a0e:	2b02      	cmp	r3, #2
 8008a10:	d003      	beq.n	8008a1a <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008a12:	69fb      	ldr	r3, [r7, #28]
 8008a14:	799b      	ldrb	r3, [r3, #6]
 8008a16:	2b03      	cmp	r3, #3
 8008a18:	d10b      	bne.n	8008a32 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008a1a:	69fb      	ldr	r3, [r7, #28]
 8008a1c:	79db      	ldrb	r3, [r3, #7]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d10b      	bne.n	8008a3a <USBH_ParseCfgDesc+0x14e>
 8008a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a24:	781b      	ldrb	r3, [r3, #0]
 8008a26:	2b09      	cmp	r3, #9
 8008a28:	d007      	beq.n	8008a3a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8008a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a2c:	2209      	movs	r2, #9
 8008a2e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008a30:	e003      	b.n	8008a3a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8008a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a34:	2207      	movs	r2, #7
 8008a36:	701a      	strb	r2, [r3, #0]
 8008a38:	e000      	b.n	8008a3c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008a3a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8008a3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008a40:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008a44:	3201      	adds	r2, #1
 8008a46:	00d2      	lsls	r2, r2, #3
 8008a48:	211a      	movs	r1, #26
 8008a4a:	fb01 f303 	mul.w	r3, r1, r3
 8008a4e:	4413      	add	r3, r2
 8008a50:	3308      	adds	r3, #8
 8008a52:	6a3a      	ldr	r2, [r7, #32]
 8008a54:	4413      	add	r3, r2
 8008a56:	3304      	adds	r3, #4
 8008a58:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8008a5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a5c:	69b9      	ldr	r1, [r7, #24]
 8008a5e:	68f8      	ldr	r0, [r7, #12]
 8008a60:	f000 f870 	bl	8008b44 <USBH_ParseEPDesc>
 8008a64:	4603      	mov	r3, r0
 8008a66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8008a6a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008a6e:	3301      	adds	r3, #1
 8008a70:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008a74:	69fb      	ldr	r3, [r7, #28]
 8008a76:	791b      	ldrb	r3, [r3, #4]
 8008a78:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d204      	bcs.n	8008a8a <USBH_ParseCfgDesc+0x19e>
 8008a80:	6a3b      	ldr	r3, [r7, #32]
 8008a82:	885a      	ldrh	r2, [r3, #2]
 8008a84:	8afb      	ldrh	r3, [r7, #22]
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d8b0      	bhi.n	80089ec <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8008a8a:	69fb      	ldr	r3, [r7, #28]
 8008a8c:	791b      	ldrb	r3, [r3, #4]
 8008a8e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008a92:	429a      	cmp	r2, r3
 8008a94:	d201      	bcs.n	8008a9a <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8008a96:	2303      	movs	r3, #3
 8008a98:	e01c      	b.n	8008ad4 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8008a9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008a9e:	3301      	adds	r3, #1
 8008aa0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008aa4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	d805      	bhi.n	8008ab8 <USBH_ParseCfgDesc+0x1cc>
 8008aac:	6a3b      	ldr	r3, [r7, #32]
 8008aae:	885a      	ldrh	r2, [r3, #2]
 8008ab0:	8afb      	ldrh	r3, [r7, #22]
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	f63f af74 	bhi.w	80089a0 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8008ab8:	6a3b      	ldr	r3, [r7, #32]
 8008aba:	791b      	ldrb	r3, [r3, #4]
 8008abc:	2b02      	cmp	r3, #2
 8008abe:	bf28      	it	cs
 8008ac0:	2302      	movcs	r3, #2
 8008ac2:	b2db      	uxtb	r3, r3
 8008ac4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008ac8:	429a      	cmp	r2, r3
 8008aca:	d201      	bcs.n	8008ad0 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8008acc:	2303      	movs	r3, #3
 8008ace:	e001      	b.n	8008ad4 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8008ad0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	3730      	adds	r7, #48	@ 0x30
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	bd80      	pop	{r7, pc}

08008adc <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8008adc:	b480      	push	{r7}
 8008ade:	b083      	sub	sp, #12
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
 8008ae4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	781a      	ldrb	r2, [r3, #0]
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	785a      	ldrb	r2, [r3, #1]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	789a      	ldrb	r2, [r3, #2]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	78da      	ldrb	r2, [r3, #3]
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	3304      	adds	r3, #4
 8008b0a:	781b      	ldrb	r3, [r3, #0]
 8008b0c:	2b02      	cmp	r3, #2
 8008b0e:	bf28      	it	cs
 8008b10:	2302      	movcs	r3, #2
 8008b12:	b2da      	uxtb	r2, r3
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	795a      	ldrb	r2, [r3, #5]
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	799a      	ldrb	r2, [r3, #6]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	79da      	ldrb	r2, [r3, #7]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	7a1a      	ldrb	r2, [r3, #8]
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	721a      	strb	r2, [r3, #8]
}
 8008b38:	bf00      	nop
 8008b3a:	370c      	adds	r7, #12
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b42:	4770      	bx	lr

08008b44 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b087      	sub	sp, #28
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8008b50:	2300      	movs	r3, #0
 8008b52:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	781a      	ldrb	r2, [r3, #0]
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	785a      	ldrb	r2, [r3, #1]
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	789a      	ldrb	r2, [r3, #2]
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	78da      	ldrb	r2, [r3, #3]
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	3304      	adds	r3, #4
 8008b78:	781b      	ldrb	r3, [r3, #0]
 8008b7a:	461a      	mov	r2, r3
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	3305      	adds	r3, #5
 8008b80:	781b      	ldrb	r3, [r3, #0]
 8008b82:	021b      	lsls	r3, r3, #8
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	4313      	orrs	r3, r2
 8008b88:	b29a      	uxth	r2, r3
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	799a      	ldrb	r2, [r3, #6]
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	889b      	ldrh	r3, [r3, #4]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d009      	beq.n	8008bb2 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008ba2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ba6:	d804      	bhi.n	8008bb2 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008bac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bb0:	d901      	bls.n	8008bb6 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8008bb2:	2303      	movs	r3, #3
 8008bb4:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d136      	bne.n	8008c2e <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	78db      	ldrb	r3, [r3, #3]
 8008bc4:	f003 0303 	and.w	r3, r3, #3
 8008bc8:	2b02      	cmp	r3, #2
 8008bca:	d108      	bne.n	8008bde <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	889b      	ldrh	r3, [r3, #4]
 8008bd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bd4:	f240 8097 	bls.w	8008d06 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008bd8:	2303      	movs	r3, #3
 8008bda:	75fb      	strb	r3, [r7, #23]
 8008bdc:	e093      	b.n	8008d06 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	78db      	ldrb	r3, [r3, #3]
 8008be2:	f003 0303 	and.w	r3, r3, #3
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d107      	bne.n	8008bfa <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	889b      	ldrh	r3, [r3, #4]
 8008bee:	2b40      	cmp	r3, #64	@ 0x40
 8008bf0:	f240 8089 	bls.w	8008d06 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008bf4:	2303      	movs	r3, #3
 8008bf6:	75fb      	strb	r3, [r7, #23]
 8008bf8:	e085      	b.n	8008d06 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	78db      	ldrb	r3, [r3, #3]
 8008bfe:	f003 0303 	and.w	r3, r3, #3
 8008c02:	2b01      	cmp	r3, #1
 8008c04:	d005      	beq.n	8008c12 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	78db      	ldrb	r3, [r3, #3]
 8008c0a:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008c0e:	2b03      	cmp	r3, #3
 8008c10:	d10a      	bne.n	8008c28 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	799b      	ldrb	r3, [r3, #6]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d003      	beq.n	8008c22 <USBH_ParseEPDesc+0xde>
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	799b      	ldrb	r3, [r3, #6]
 8008c1e:	2b10      	cmp	r3, #16
 8008c20:	d970      	bls.n	8008d04 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8008c22:	2303      	movs	r3, #3
 8008c24:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008c26:	e06d      	b.n	8008d04 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008c28:	2303      	movs	r3, #3
 8008c2a:	75fb      	strb	r3, [r7, #23]
 8008c2c:	e06b      	b.n	8008d06 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008c34:	2b01      	cmp	r3, #1
 8008c36:	d13c      	bne.n	8008cb2 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	78db      	ldrb	r3, [r3, #3]
 8008c3c:	f003 0303 	and.w	r3, r3, #3
 8008c40:	2b02      	cmp	r3, #2
 8008c42:	d005      	beq.n	8008c50 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	78db      	ldrb	r3, [r3, #3]
 8008c48:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d106      	bne.n	8008c5e <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	889b      	ldrh	r3, [r3, #4]
 8008c54:	2b40      	cmp	r3, #64	@ 0x40
 8008c56:	d956      	bls.n	8008d06 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008c58:	2303      	movs	r3, #3
 8008c5a:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008c5c:	e053      	b.n	8008d06 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	78db      	ldrb	r3, [r3, #3]
 8008c62:	f003 0303 	and.w	r3, r3, #3
 8008c66:	2b01      	cmp	r3, #1
 8008c68:	d10e      	bne.n	8008c88 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	799b      	ldrb	r3, [r3, #6]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d007      	beq.n	8008c82 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8008c76:	2b10      	cmp	r3, #16
 8008c78:	d803      	bhi.n	8008c82 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008c7e:	2b40      	cmp	r3, #64	@ 0x40
 8008c80:	d941      	bls.n	8008d06 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008c82:	2303      	movs	r3, #3
 8008c84:	75fb      	strb	r3, [r7, #23]
 8008c86:	e03e      	b.n	8008d06 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	78db      	ldrb	r3, [r3, #3]
 8008c8c:	f003 0303 	and.w	r3, r3, #3
 8008c90:	2b03      	cmp	r3, #3
 8008c92:	d10b      	bne.n	8008cac <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	799b      	ldrb	r3, [r3, #6]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d004      	beq.n	8008ca6 <USBH_ParseEPDesc+0x162>
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	889b      	ldrh	r3, [r3, #4]
 8008ca0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ca4:	d32f      	bcc.n	8008d06 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008ca6:	2303      	movs	r3, #3
 8008ca8:	75fb      	strb	r3, [r7, #23]
 8008caa:	e02c      	b.n	8008d06 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008cac:	2303      	movs	r3, #3
 8008cae:	75fb      	strb	r3, [r7, #23]
 8008cb0:	e029      	b.n	8008d06 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008cb8:	2b02      	cmp	r3, #2
 8008cba:	d120      	bne.n	8008cfe <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	78db      	ldrb	r3, [r3, #3]
 8008cc0:	f003 0303 	and.w	r3, r3, #3
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d106      	bne.n	8008cd6 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	889b      	ldrh	r3, [r3, #4]
 8008ccc:	2b08      	cmp	r3, #8
 8008cce:	d01a      	beq.n	8008d06 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008cd0:	2303      	movs	r3, #3
 8008cd2:	75fb      	strb	r3, [r7, #23]
 8008cd4:	e017      	b.n	8008d06 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	78db      	ldrb	r3, [r3, #3]
 8008cda:	f003 0303 	and.w	r3, r3, #3
 8008cde:	2b03      	cmp	r3, #3
 8008ce0:	d10a      	bne.n	8008cf8 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	799b      	ldrb	r3, [r3, #6]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d003      	beq.n	8008cf2 <USBH_ParseEPDesc+0x1ae>
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	889b      	ldrh	r3, [r3, #4]
 8008cee:	2b08      	cmp	r3, #8
 8008cf0:	d909      	bls.n	8008d06 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008cf2:	2303      	movs	r3, #3
 8008cf4:	75fb      	strb	r3, [r7, #23]
 8008cf6:	e006      	b.n	8008d06 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008cf8:	2303      	movs	r3, #3
 8008cfa:	75fb      	strb	r3, [r7, #23]
 8008cfc:	e003      	b.n	8008d06 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008cfe:	2303      	movs	r3, #3
 8008d00:	75fb      	strb	r3, [r7, #23]
 8008d02:	e000      	b.n	8008d06 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008d04:	bf00      	nop
  }

  return status;
 8008d06:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	371c      	adds	r7, #28
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d12:	4770      	bx	lr

08008d14 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008d14:	b480      	push	{r7}
 8008d16:	b087      	sub	sp, #28
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	60f8      	str	r0, [r7, #12]
 8008d1c:	60b9      	str	r1, [r7, #8]
 8008d1e:	4613      	mov	r3, r2
 8008d20:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	3301      	adds	r3, #1
 8008d26:	781b      	ldrb	r3, [r3, #0]
 8008d28:	2b03      	cmp	r3, #3
 8008d2a:	d120      	bne.n	8008d6e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	781b      	ldrb	r3, [r3, #0]
 8008d30:	1e9a      	subs	r2, r3, #2
 8008d32:	88fb      	ldrh	r3, [r7, #6]
 8008d34:	4293      	cmp	r3, r2
 8008d36:	bf28      	it	cs
 8008d38:	4613      	movcs	r3, r2
 8008d3a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	3302      	adds	r3, #2
 8008d40:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008d42:	2300      	movs	r3, #0
 8008d44:	82fb      	strh	r3, [r7, #22]
 8008d46:	e00b      	b.n	8008d60 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008d48:	8afb      	ldrh	r3, [r7, #22]
 8008d4a:	68fa      	ldr	r2, [r7, #12]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	781a      	ldrb	r2, [r3, #0]
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	701a      	strb	r2, [r3, #0]
      pdest++;
 8008d54:	68bb      	ldr	r3, [r7, #8]
 8008d56:	3301      	adds	r3, #1
 8008d58:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008d5a:	8afb      	ldrh	r3, [r7, #22]
 8008d5c:	3302      	adds	r3, #2
 8008d5e:	82fb      	strh	r3, [r7, #22]
 8008d60:	8afa      	ldrh	r2, [r7, #22]
 8008d62:	8abb      	ldrh	r3, [r7, #20]
 8008d64:	429a      	cmp	r2, r3
 8008d66:	d3ef      	bcc.n	8008d48 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	701a      	strb	r2, [r3, #0]
  }
}
 8008d6e:	bf00      	nop
 8008d70:	371c      	adds	r7, #28
 8008d72:	46bd      	mov	sp, r7
 8008d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d78:	4770      	bx	lr

08008d7a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008d7a:	b480      	push	{r7}
 8008d7c:	b085      	sub	sp, #20
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	6078      	str	r0, [r7, #4]
 8008d82:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	881b      	ldrh	r3, [r3, #0]
 8008d88:	687a      	ldr	r2, [r7, #4]
 8008d8a:	7812      	ldrb	r2, [r2, #0]
 8008d8c:	4413      	add	r3, r2
 8008d8e:	b29a      	uxth	r2, r3
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	781b      	ldrb	r3, [r3, #0]
 8008d98:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	4413      	add	r3, r2
 8008d9e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008da0:	68fb      	ldr	r3, [r7, #12]
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	3714      	adds	r7, #20
 8008da6:	46bd      	mov	sp, r7
 8008da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dac:	4770      	bx	lr

08008dae <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008dae:	b580      	push	{r7, lr}
 8008db0:	b086      	sub	sp, #24
 8008db2:	af00      	add	r7, sp, #0
 8008db4:	60f8      	str	r0, [r7, #12]
 8008db6:	60b9      	str	r1, [r7, #8]
 8008db8:	4613      	mov	r3, r2
 8008dba:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	789b      	ldrb	r3, [r3, #2]
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d002      	beq.n	8008dce <USBH_CtlReq+0x20>
 8008dc8:	2b02      	cmp	r3, #2
 8008dca:	d00f      	beq.n	8008dec <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8008dcc:	e027      	b.n	8008e1e <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	68ba      	ldr	r2, [r7, #8]
 8008dd2:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	88fa      	ldrh	r2, [r7, #6]
 8008dd8:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	2201      	movs	r2, #1
 8008dde:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	2202      	movs	r2, #2
 8008de4:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008de6:	2301      	movs	r3, #1
 8008de8:	75fb      	strb	r3, [r7, #23]
      break;
 8008dea:	e018      	b.n	8008e1e <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8008dec:	68f8      	ldr	r0, [r7, #12]
 8008dee:	f000 f81b 	bl	8008e28 <USBH_HandleControl>
 8008df2:	4603      	mov	r3, r0
 8008df4:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008df6:	7dfb      	ldrb	r3, [r7, #23]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d002      	beq.n	8008e02 <USBH_CtlReq+0x54>
 8008dfc:	7dfb      	ldrb	r3, [r7, #23]
 8008dfe:	2b03      	cmp	r3, #3
 8008e00:	d106      	bne.n	8008e10 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	2201      	movs	r2, #1
 8008e06:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	761a      	strb	r2, [r3, #24]
      break;
 8008e0e:	e005      	b.n	8008e1c <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008e10:	7dfb      	ldrb	r3, [r7, #23]
 8008e12:	2b02      	cmp	r3, #2
 8008e14:	d102      	bne.n	8008e1c <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	2201      	movs	r2, #1
 8008e1a:	709a      	strb	r2, [r3, #2]
      break;
 8008e1c:	bf00      	nop
  }
  return status;
 8008e1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e20:	4618      	mov	r0, r3
 8008e22:	3718      	adds	r7, #24
 8008e24:	46bd      	mov	sp, r7
 8008e26:	bd80      	pop	{r7, pc}

08008e28 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b086      	sub	sp, #24
 8008e2c:	af02      	add	r7, sp, #8
 8008e2e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008e30:	2301      	movs	r3, #1
 8008e32:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008e34:	2300      	movs	r3, #0
 8008e36:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	7e1b      	ldrb	r3, [r3, #24]
 8008e3c:	3b01      	subs	r3, #1
 8008e3e:	2b0a      	cmp	r3, #10
 8008e40:	f200 8156 	bhi.w	80090f0 <USBH_HandleControl+0x2c8>
 8008e44:	a201      	add	r2, pc, #4	@ (adr r2, 8008e4c <USBH_HandleControl+0x24>)
 8008e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e4a:	bf00      	nop
 8008e4c:	08008e79 	.word	0x08008e79
 8008e50:	08008e93 	.word	0x08008e93
 8008e54:	08008efd 	.word	0x08008efd
 8008e58:	08008f23 	.word	0x08008f23
 8008e5c:	08008f5b 	.word	0x08008f5b
 8008e60:	08008f85 	.word	0x08008f85
 8008e64:	08008fd7 	.word	0x08008fd7
 8008e68:	08008ff9 	.word	0x08008ff9
 8008e6c:	08009035 	.word	0x08009035
 8008e70:	0800905b 	.word	0x0800905b
 8008e74:	08009099 	.word	0x08009099
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f103 0110 	add.w	r1, r3, #16
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	795b      	ldrb	r3, [r3, #5]
 8008e82:	461a      	mov	r2, r3
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f000 f943 	bl	8009110 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2202      	movs	r2, #2
 8008e8e:	761a      	strb	r2, [r3, #24]
      break;
 8008e90:	e139      	b.n	8009106 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	795b      	ldrb	r3, [r3, #5]
 8008e96:	4619      	mov	r1, r3
 8008e98:	6878      	ldr	r0, [r7, #4]
 8008e9a:	f000 fcc5 	bl	8009828 <USBH_LL_GetURBState>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008ea2:	7bbb      	ldrb	r3, [r7, #14]
 8008ea4:	2b01      	cmp	r3, #1
 8008ea6:	d11e      	bne.n	8008ee6 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	7c1b      	ldrb	r3, [r3, #16]
 8008eac:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008eb0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	8adb      	ldrh	r3, [r3, #22]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d00a      	beq.n	8008ed0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8008eba:	7b7b      	ldrb	r3, [r7, #13]
 8008ebc:	2b80      	cmp	r3, #128	@ 0x80
 8008ebe:	d103      	bne.n	8008ec8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2203      	movs	r2, #3
 8008ec4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008ec6:	e115      	b.n	80090f4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2205      	movs	r2, #5
 8008ecc:	761a      	strb	r2, [r3, #24]
      break;
 8008ece:	e111      	b.n	80090f4 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8008ed0:	7b7b      	ldrb	r3, [r7, #13]
 8008ed2:	2b80      	cmp	r3, #128	@ 0x80
 8008ed4:	d103      	bne.n	8008ede <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2209      	movs	r2, #9
 8008eda:	761a      	strb	r2, [r3, #24]
      break;
 8008edc:	e10a      	b.n	80090f4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	2207      	movs	r2, #7
 8008ee2:	761a      	strb	r2, [r3, #24]
      break;
 8008ee4:	e106      	b.n	80090f4 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8008ee6:	7bbb      	ldrb	r3, [r7, #14]
 8008ee8:	2b04      	cmp	r3, #4
 8008eea:	d003      	beq.n	8008ef4 <USBH_HandleControl+0xcc>
 8008eec:	7bbb      	ldrb	r3, [r7, #14]
 8008eee:	2b02      	cmp	r3, #2
 8008ef0:	f040 8100 	bne.w	80090f4 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	220b      	movs	r2, #11
 8008ef8:	761a      	strb	r2, [r3, #24]
      break;
 8008efa:	e0fb      	b.n	80090f4 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008f02:	b29a      	uxth	r2, r3
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6899      	ldr	r1, [r3, #8]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	899a      	ldrh	r2, [r3, #12]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	791b      	ldrb	r3, [r3, #4]
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f000 f93a 	bl	800918e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2204      	movs	r2, #4
 8008f1e:	761a      	strb	r2, [r3, #24]
      break;
 8008f20:	e0f1      	b.n	8009106 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	791b      	ldrb	r3, [r3, #4]
 8008f26:	4619      	mov	r1, r3
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f000 fc7d 	bl	8009828 <USBH_LL_GetURBState>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008f32:	7bbb      	ldrb	r3, [r7, #14]
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	d102      	bne.n	8008f3e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2209      	movs	r2, #9
 8008f3c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8008f3e:	7bbb      	ldrb	r3, [r7, #14]
 8008f40:	2b05      	cmp	r3, #5
 8008f42:	d102      	bne.n	8008f4a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8008f44:	2303      	movs	r3, #3
 8008f46:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008f48:	e0d6      	b.n	80090f8 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8008f4a:	7bbb      	ldrb	r3, [r7, #14]
 8008f4c:	2b04      	cmp	r3, #4
 8008f4e:	f040 80d3 	bne.w	80090f8 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	220b      	movs	r2, #11
 8008f56:	761a      	strb	r2, [r3, #24]
      break;
 8008f58:	e0ce      	b.n	80090f8 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6899      	ldr	r1, [r3, #8]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	899a      	ldrh	r2, [r3, #12]
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	795b      	ldrb	r3, [r3, #5]
 8008f66:	2001      	movs	r0, #1
 8008f68:	9000      	str	r0, [sp, #0]
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f000 f8ea 	bl	8009144 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008f76:	b29a      	uxth	r2, r3
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2206      	movs	r2, #6
 8008f80:	761a      	strb	r2, [r3, #24]
      break;
 8008f82:	e0c0      	b.n	8009106 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	795b      	ldrb	r3, [r3, #5]
 8008f88:	4619      	mov	r1, r3
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f000 fc4c 	bl	8009828 <USBH_LL_GetURBState>
 8008f90:	4603      	mov	r3, r0
 8008f92:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008f94:	7bbb      	ldrb	r3, [r7, #14]
 8008f96:	2b01      	cmp	r3, #1
 8008f98:	d103      	bne.n	8008fa2 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2207      	movs	r2, #7
 8008f9e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008fa0:	e0ac      	b.n	80090fc <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8008fa2:	7bbb      	ldrb	r3, [r7, #14]
 8008fa4:	2b05      	cmp	r3, #5
 8008fa6:	d105      	bne.n	8008fb4 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	220c      	movs	r2, #12
 8008fac:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008fae:	2303      	movs	r3, #3
 8008fb0:	73fb      	strb	r3, [r7, #15]
      break;
 8008fb2:	e0a3      	b.n	80090fc <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008fb4:	7bbb      	ldrb	r3, [r7, #14]
 8008fb6:	2b02      	cmp	r3, #2
 8008fb8:	d103      	bne.n	8008fc2 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2205      	movs	r2, #5
 8008fbe:	761a      	strb	r2, [r3, #24]
      break;
 8008fc0:	e09c      	b.n	80090fc <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8008fc2:	7bbb      	ldrb	r3, [r7, #14]
 8008fc4:	2b04      	cmp	r3, #4
 8008fc6:	f040 8099 	bne.w	80090fc <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	220b      	movs	r2, #11
 8008fce:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008fd0:	2302      	movs	r3, #2
 8008fd2:	73fb      	strb	r3, [r7, #15]
      break;
 8008fd4:	e092      	b.n	80090fc <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	791b      	ldrb	r3, [r3, #4]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	2100      	movs	r1, #0
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	f000 f8d5 	bl	800918e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008fea:	b29a      	uxth	r2, r3
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2208      	movs	r2, #8
 8008ff4:	761a      	strb	r2, [r3, #24]

      break;
 8008ff6:	e086      	b.n	8009106 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	791b      	ldrb	r3, [r3, #4]
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f000 fc12 	bl	8009828 <USBH_LL_GetURBState>
 8009004:	4603      	mov	r3, r0
 8009006:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009008:	7bbb      	ldrb	r3, [r7, #14]
 800900a:	2b01      	cmp	r3, #1
 800900c:	d105      	bne.n	800901a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	220d      	movs	r2, #13
 8009012:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009014:	2300      	movs	r3, #0
 8009016:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009018:	e072      	b.n	8009100 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800901a:	7bbb      	ldrb	r3, [r7, #14]
 800901c:	2b04      	cmp	r3, #4
 800901e:	d103      	bne.n	8009028 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	220b      	movs	r2, #11
 8009024:	761a      	strb	r2, [r3, #24]
      break;
 8009026:	e06b      	b.n	8009100 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8009028:	7bbb      	ldrb	r3, [r7, #14]
 800902a:	2b05      	cmp	r3, #5
 800902c:	d168      	bne.n	8009100 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800902e:	2303      	movs	r3, #3
 8009030:	73fb      	strb	r3, [r7, #15]
      break;
 8009032:	e065      	b.n	8009100 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	795b      	ldrb	r3, [r3, #5]
 8009038:	2201      	movs	r2, #1
 800903a:	9200      	str	r2, [sp, #0]
 800903c:	2200      	movs	r2, #0
 800903e:	2100      	movs	r1, #0
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f000 f87f 	bl	8009144 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800904c:	b29a      	uxth	r2, r3
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	220a      	movs	r2, #10
 8009056:	761a      	strb	r2, [r3, #24]
      break;
 8009058:	e055      	b.n	8009106 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	795b      	ldrb	r3, [r3, #5]
 800905e:	4619      	mov	r1, r3
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f000 fbe1 	bl	8009828 <USBH_LL_GetURBState>
 8009066:	4603      	mov	r3, r0
 8009068:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800906a:	7bbb      	ldrb	r3, [r7, #14]
 800906c:	2b01      	cmp	r3, #1
 800906e:	d105      	bne.n	800907c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8009070:	2300      	movs	r3, #0
 8009072:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	220d      	movs	r2, #13
 8009078:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800907a:	e043      	b.n	8009104 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800907c:	7bbb      	ldrb	r3, [r7, #14]
 800907e:	2b02      	cmp	r3, #2
 8009080:	d103      	bne.n	800908a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2209      	movs	r2, #9
 8009086:	761a      	strb	r2, [r3, #24]
      break;
 8009088:	e03c      	b.n	8009104 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800908a:	7bbb      	ldrb	r3, [r7, #14]
 800908c:	2b04      	cmp	r3, #4
 800908e:	d139      	bne.n	8009104 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	220b      	movs	r2, #11
 8009094:	761a      	strb	r2, [r3, #24]
      break;
 8009096:	e035      	b.n	8009104 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	7e5b      	ldrb	r3, [r3, #25]
 800909c:	3301      	adds	r3, #1
 800909e:	b2da      	uxtb	r2, r3
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	765a      	strb	r2, [r3, #25]
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	7e5b      	ldrb	r3, [r3, #25]
 80090a8:	2b02      	cmp	r3, #2
 80090aa:	d806      	bhi.n	80090ba <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2201      	movs	r2, #1
 80090b0:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2201      	movs	r2, #1
 80090b6:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80090b8:	e025      	b.n	8009106 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80090c0:	2106      	movs	r1, #6
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2200      	movs	r2, #0
 80090ca:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	795b      	ldrb	r3, [r3, #5]
 80090d0:	4619      	mov	r1, r3
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f000 f90c 	bl	80092f0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	791b      	ldrb	r3, [r3, #4]
 80090dc:	4619      	mov	r1, r3
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f000 f906 	bl	80092f0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2200      	movs	r2, #0
 80090e8:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80090ea:	2302      	movs	r3, #2
 80090ec:	73fb      	strb	r3, [r7, #15]
      break;
 80090ee:	e00a      	b.n	8009106 <USBH_HandleControl+0x2de>

    default:
      break;
 80090f0:	bf00      	nop
 80090f2:	e008      	b.n	8009106 <USBH_HandleControl+0x2de>
      break;
 80090f4:	bf00      	nop
 80090f6:	e006      	b.n	8009106 <USBH_HandleControl+0x2de>
      break;
 80090f8:	bf00      	nop
 80090fa:	e004      	b.n	8009106 <USBH_HandleControl+0x2de>
      break;
 80090fc:	bf00      	nop
 80090fe:	e002      	b.n	8009106 <USBH_HandleControl+0x2de>
      break;
 8009100:	bf00      	nop
 8009102:	e000      	b.n	8009106 <USBH_HandleControl+0x2de>
      break;
 8009104:	bf00      	nop
  }

  return status;
 8009106:	7bfb      	ldrb	r3, [r7, #15]
}
 8009108:	4618      	mov	r0, r3
 800910a:	3710      	adds	r7, #16
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b088      	sub	sp, #32
 8009114:	af04      	add	r7, sp, #16
 8009116:	60f8      	str	r0, [r7, #12]
 8009118:	60b9      	str	r1, [r7, #8]
 800911a:	4613      	mov	r3, r2
 800911c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800911e:	79f9      	ldrb	r1, [r7, #7]
 8009120:	2300      	movs	r3, #0
 8009122:	9303      	str	r3, [sp, #12]
 8009124:	2308      	movs	r3, #8
 8009126:	9302      	str	r3, [sp, #8]
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	9301      	str	r3, [sp, #4]
 800912c:	2300      	movs	r3, #0
 800912e:	9300      	str	r3, [sp, #0]
 8009130:	2300      	movs	r3, #0
 8009132:	2200      	movs	r2, #0
 8009134:	68f8      	ldr	r0, [r7, #12]
 8009136:	f000 fb46 	bl	80097c6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800913a:	2300      	movs	r3, #0
}
 800913c:	4618      	mov	r0, r3
 800913e:	3710      	adds	r7, #16
 8009140:	46bd      	mov	sp, r7
 8009142:	bd80      	pop	{r7, pc}

08009144 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009144:	b580      	push	{r7, lr}
 8009146:	b088      	sub	sp, #32
 8009148:	af04      	add	r7, sp, #16
 800914a:	60f8      	str	r0, [r7, #12]
 800914c:	60b9      	str	r1, [r7, #8]
 800914e:	4611      	mov	r1, r2
 8009150:	461a      	mov	r2, r3
 8009152:	460b      	mov	r3, r1
 8009154:	80fb      	strh	r3, [r7, #6]
 8009156:	4613      	mov	r3, r2
 8009158:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009160:	2b00      	cmp	r3, #0
 8009162:	d001      	beq.n	8009168 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009164:	2300      	movs	r3, #0
 8009166:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009168:	7979      	ldrb	r1, [r7, #5]
 800916a:	7e3b      	ldrb	r3, [r7, #24]
 800916c:	9303      	str	r3, [sp, #12]
 800916e:	88fb      	ldrh	r3, [r7, #6]
 8009170:	9302      	str	r3, [sp, #8]
 8009172:	68bb      	ldr	r3, [r7, #8]
 8009174:	9301      	str	r3, [sp, #4]
 8009176:	2301      	movs	r3, #1
 8009178:	9300      	str	r3, [sp, #0]
 800917a:	2300      	movs	r3, #0
 800917c:	2200      	movs	r2, #0
 800917e:	68f8      	ldr	r0, [r7, #12]
 8009180:	f000 fb21 	bl	80097c6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009184:	2300      	movs	r3, #0
}
 8009186:	4618      	mov	r0, r3
 8009188:	3710      	adds	r7, #16
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}

0800918e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800918e:	b580      	push	{r7, lr}
 8009190:	b088      	sub	sp, #32
 8009192:	af04      	add	r7, sp, #16
 8009194:	60f8      	str	r0, [r7, #12]
 8009196:	60b9      	str	r1, [r7, #8]
 8009198:	4611      	mov	r1, r2
 800919a:	461a      	mov	r2, r3
 800919c:	460b      	mov	r3, r1
 800919e:	80fb      	strh	r3, [r7, #6]
 80091a0:	4613      	mov	r3, r2
 80091a2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80091a4:	7979      	ldrb	r1, [r7, #5]
 80091a6:	2300      	movs	r3, #0
 80091a8:	9303      	str	r3, [sp, #12]
 80091aa:	88fb      	ldrh	r3, [r7, #6]
 80091ac:	9302      	str	r3, [sp, #8]
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	9301      	str	r3, [sp, #4]
 80091b2:	2301      	movs	r3, #1
 80091b4:	9300      	str	r3, [sp, #0]
 80091b6:	2300      	movs	r3, #0
 80091b8:	2201      	movs	r2, #1
 80091ba:	68f8      	ldr	r0, [r7, #12]
 80091bc:	f000 fb03 	bl	80097c6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80091c0:	2300      	movs	r3, #0

}
 80091c2:	4618      	mov	r0, r3
 80091c4:	3710      	adds	r7, #16
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}

080091ca <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80091ca:	b580      	push	{r7, lr}
 80091cc:	b088      	sub	sp, #32
 80091ce:	af04      	add	r7, sp, #16
 80091d0:	60f8      	str	r0, [r7, #12]
 80091d2:	60b9      	str	r1, [r7, #8]
 80091d4:	4611      	mov	r1, r2
 80091d6:	461a      	mov	r2, r3
 80091d8:	460b      	mov	r3, r1
 80091da:	80fb      	strh	r3, [r7, #6]
 80091dc:	4613      	mov	r3, r2
 80091de:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d001      	beq.n	80091ee <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80091ea:	2300      	movs	r3, #0
 80091ec:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80091ee:	7979      	ldrb	r1, [r7, #5]
 80091f0:	7e3b      	ldrb	r3, [r7, #24]
 80091f2:	9303      	str	r3, [sp, #12]
 80091f4:	88fb      	ldrh	r3, [r7, #6]
 80091f6:	9302      	str	r3, [sp, #8]
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	9301      	str	r3, [sp, #4]
 80091fc:	2301      	movs	r3, #1
 80091fe:	9300      	str	r3, [sp, #0]
 8009200:	2302      	movs	r3, #2
 8009202:	2200      	movs	r2, #0
 8009204:	68f8      	ldr	r0, [r7, #12]
 8009206:	f000 fade 	bl	80097c6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800920a:	2300      	movs	r3, #0
}
 800920c:	4618      	mov	r0, r3
 800920e:	3710      	adds	r7, #16
 8009210:	46bd      	mov	sp, r7
 8009212:	bd80      	pop	{r7, pc}

08009214 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b088      	sub	sp, #32
 8009218:	af04      	add	r7, sp, #16
 800921a:	60f8      	str	r0, [r7, #12]
 800921c:	60b9      	str	r1, [r7, #8]
 800921e:	4611      	mov	r1, r2
 8009220:	461a      	mov	r2, r3
 8009222:	460b      	mov	r3, r1
 8009224:	80fb      	strh	r3, [r7, #6]
 8009226:	4613      	mov	r3, r2
 8009228:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800922a:	7979      	ldrb	r1, [r7, #5]
 800922c:	2300      	movs	r3, #0
 800922e:	9303      	str	r3, [sp, #12]
 8009230:	88fb      	ldrh	r3, [r7, #6]
 8009232:	9302      	str	r3, [sp, #8]
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	9301      	str	r3, [sp, #4]
 8009238:	2301      	movs	r3, #1
 800923a:	9300      	str	r3, [sp, #0]
 800923c:	2302      	movs	r3, #2
 800923e:	2201      	movs	r2, #1
 8009240:	68f8      	ldr	r0, [r7, #12]
 8009242:	f000 fac0 	bl	80097c6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009246:	2300      	movs	r3, #0
}
 8009248:	4618      	mov	r0, r3
 800924a:	3710      	adds	r7, #16
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}

08009250 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b086      	sub	sp, #24
 8009254:	af04      	add	r7, sp, #16
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	4608      	mov	r0, r1
 800925a:	4611      	mov	r1, r2
 800925c:	461a      	mov	r2, r3
 800925e:	4603      	mov	r3, r0
 8009260:	70fb      	strb	r3, [r7, #3]
 8009262:	460b      	mov	r3, r1
 8009264:	70bb      	strb	r3, [r7, #2]
 8009266:	4613      	mov	r3, r2
 8009268:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800926a:	7878      	ldrb	r0, [r7, #1]
 800926c:	78ba      	ldrb	r2, [r7, #2]
 800926e:	78f9      	ldrb	r1, [r7, #3]
 8009270:	8b3b      	ldrh	r3, [r7, #24]
 8009272:	9302      	str	r3, [sp, #8]
 8009274:	7d3b      	ldrb	r3, [r7, #20]
 8009276:	9301      	str	r3, [sp, #4]
 8009278:	7c3b      	ldrb	r3, [r7, #16]
 800927a:	9300      	str	r3, [sp, #0]
 800927c:	4603      	mov	r3, r0
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f000 fa53 	bl	800972a <USBH_LL_OpenPipe>

  return USBH_OK;
 8009284:	2300      	movs	r3, #0
}
 8009286:	4618      	mov	r0, r3
 8009288:	3708      	adds	r7, #8
 800928a:	46bd      	mov	sp, r7
 800928c:	bd80      	pop	{r7, pc}

0800928e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800928e:	b580      	push	{r7, lr}
 8009290:	b082      	sub	sp, #8
 8009292:	af00      	add	r7, sp, #0
 8009294:	6078      	str	r0, [r7, #4]
 8009296:	460b      	mov	r3, r1
 8009298:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800929a:	78fb      	ldrb	r3, [r7, #3]
 800929c:	4619      	mov	r1, r3
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	f000 fa72 	bl	8009788 <USBH_LL_ClosePipe>

  return USBH_OK;
 80092a4:	2300      	movs	r3, #0
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	3708      	adds	r7, #8
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bd80      	pop	{r7, pc}

080092ae <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80092ae:	b580      	push	{r7, lr}
 80092b0:	b084      	sub	sp, #16
 80092b2:	af00      	add	r7, sp, #0
 80092b4:	6078      	str	r0, [r7, #4]
 80092b6:	460b      	mov	r3, r1
 80092b8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f000 f836 	bl	800932c <USBH_GetFreePipe>
 80092c0:	4603      	mov	r3, r0
 80092c2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80092c4:	89fb      	ldrh	r3, [r7, #14]
 80092c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80092ca:	4293      	cmp	r3, r2
 80092cc:	d00a      	beq.n	80092e4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80092ce:	78fa      	ldrb	r2, [r7, #3]
 80092d0:	89fb      	ldrh	r3, [r7, #14]
 80092d2:	f003 030f 	and.w	r3, r3, #15
 80092d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80092da:	6879      	ldr	r1, [r7, #4]
 80092dc:	33e0      	adds	r3, #224	@ 0xe0
 80092de:	009b      	lsls	r3, r3, #2
 80092e0:	440b      	add	r3, r1
 80092e2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80092e4:	89fb      	ldrh	r3, [r7, #14]
 80092e6:	b2db      	uxtb	r3, r3
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	3710      	adds	r7, #16
 80092ec:	46bd      	mov	sp, r7
 80092ee:	bd80      	pop	{r7, pc}

080092f0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b083      	sub	sp, #12
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
 80092f8:	460b      	mov	r3, r1
 80092fa:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80092fc:	78fb      	ldrb	r3, [r7, #3]
 80092fe:	2b0f      	cmp	r3, #15
 8009300:	d80d      	bhi.n	800931e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009302:	78fb      	ldrb	r3, [r7, #3]
 8009304:	687a      	ldr	r2, [r7, #4]
 8009306:	33e0      	adds	r3, #224	@ 0xe0
 8009308:	009b      	lsls	r3, r3, #2
 800930a:	4413      	add	r3, r2
 800930c:	685a      	ldr	r2, [r3, #4]
 800930e:	78fb      	ldrb	r3, [r7, #3]
 8009310:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009314:	6879      	ldr	r1, [r7, #4]
 8009316:	33e0      	adds	r3, #224	@ 0xe0
 8009318:	009b      	lsls	r3, r3, #2
 800931a:	440b      	add	r3, r1
 800931c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800931e:	2300      	movs	r3, #0
}
 8009320:	4618      	mov	r0, r3
 8009322:	370c      	adds	r7, #12
 8009324:	46bd      	mov	sp, r7
 8009326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932a:	4770      	bx	lr

0800932c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800932c:	b480      	push	{r7}
 800932e:	b085      	sub	sp, #20
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009334:	2300      	movs	r3, #0
 8009336:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009338:	2300      	movs	r3, #0
 800933a:	73fb      	strb	r3, [r7, #15]
 800933c:	e00f      	b.n	800935e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800933e:	7bfb      	ldrb	r3, [r7, #15]
 8009340:	687a      	ldr	r2, [r7, #4]
 8009342:	33e0      	adds	r3, #224	@ 0xe0
 8009344:	009b      	lsls	r3, r3, #2
 8009346:	4413      	add	r3, r2
 8009348:	685b      	ldr	r3, [r3, #4]
 800934a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800934e:	2b00      	cmp	r3, #0
 8009350:	d102      	bne.n	8009358 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009352:	7bfb      	ldrb	r3, [r7, #15]
 8009354:	b29b      	uxth	r3, r3
 8009356:	e007      	b.n	8009368 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009358:	7bfb      	ldrb	r3, [r7, #15]
 800935a:	3301      	adds	r3, #1
 800935c:	73fb      	strb	r3, [r7, #15]
 800935e:	7bfb      	ldrb	r3, [r7, #15]
 8009360:	2b0f      	cmp	r3, #15
 8009362:	d9ec      	bls.n	800933e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009364:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009368:	4618      	mov	r0, r3
 800936a:	3714      	adds	r7, #20
 800936c:	46bd      	mov	sp, r7
 800936e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009372:	4770      	bx	lr

08009374 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009378:	2201      	movs	r2, #1
 800937a:	490e      	ldr	r1, [pc, #56]	@ (80093b4 <MX_USB_HOST_Init+0x40>)
 800937c:	480e      	ldr	r0, [pc, #56]	@ (80093b8 <MX_USB_HOST_Init+0x44>)
 800937e:	f7fe fb15 	bl	80079ac <USBH_Init>
 8009382:	4603      	mov	r3, r0
 8009384:	2b00      	cmp	r3, #0
 8009386:	d001      	beq.n	800938c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009388:	f7f7 fb3c 	bl	8000a04 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800938c:	490b      	ldr	r1, [pc, #44]	@ (80093bc <MX_USB_HOST_Init+0x48>)
 800938e:	480a      	ldr	r0, [pc, #40]	@ (80093b8 <MX_USB_HOST_Init+0x44>)
 8009390:	f7fe fbb9 	bl	8007b06 <USBH_RegisterClass>
 8009394:	4603      	mov	r3, r0
 8009396:	2b00      	cmp	r3, #0
 8009398:	d001      	beq.n	800939e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800939a:	f7f7 fb33 	bl	8000a04 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800939e:	4806      	ldr	r0, [pc, #24]	@ (80093b8 <MX_USB_HOST_Init+0x44>)
 80093a0:	f7fe fc3d 	bl	8007c1e <USBH_Start>
 80093a4:	4603      	mov	r3, r0
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d001      	beq.n	80093ae <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80093aa:	f7f7 fb2b 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80093ae:	bf00      	nop
 80093b0:	bd80      	pop	{r7, pc}
 80093b2:	bf00      	nop
 80093b4:	080093d5 	.word	0x080093d5
 80093b8:	200001dc 	.word	0x200001dc
 80093bc:	2000000c 	.word	0x2000000c

080093c0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80093c4:	4802      	ldr	r0, [pc, #8]	@ (80093d0 <MX_USB_HOST_Process+0x10>)
 80093c6:	f7fe fc3b 	bl	8007c40 <USBH_Process>
}
 80093ca:	bf00      	nop
 80093cc:	bd80      	pop	{r7, pc}
 80093ce:	bf00      	nop
 80093d0:	200001dc 	.word	0x200001dc

080093d4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b083      	sub	sp, #12
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	460b      	mov	r3, r1
 80093de:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80093e0:	78fb      	ldrb	r3, [r7, #3]
 80093e2:	3b01      	subs	r3, #1
 80093e4:	2b04      	cmp	r3, #4
 80093e6:	d819      	bhi.n	800941c <USBH_UserProcess+0x48>
 80093e8:	a201      	add	r2, pc, #4	@ (adr r2, 80093f0 <USBH_UserProcess+0x1c>)
 80093ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093ee:	bf00      	nop
 80093f0:	0800941d 	.word	0x0800941d
 80093f4:	0800940d 	.word	0x0800940d
 80093f8:	0800941d 	.word	0x0800941d
 80093fc:	08009415 	.word	0x08009415
 8009400:	08009405 	.word	0x08009405
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009404:	4b09      	ldr	r3, [pc, #36]	@ (800942c <USBH_UserProcess+0x58>)
 8009406:	2203      	movs	r2, #3
 8009408:	701a      	strb	r2, [r3, #0]
  break;
 800940a:	e008      	b.n	800941e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800940c:	4b07      	ldr	r3, [pc, #28]	@ (800942c <USBH_UserProcess+0x58>)
 800940e:	2202      	movs	r2, #2
 8009410:	701a      	strb	r2, [r3, #0]
  break;
 8009412:	e004      	b.n	800941e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009414:	4b05      	ldr	r3, [pc, #20]	@ (800942c <USBH_UserProcess+0x58>)
 8009416:	2201      	movs	r2, #1
 8009418:	701a      	strb	r2, [r3, #0]
  break;
 800941a:	e000      	b.n	800941e <USBH_UserProcess+0x4a>

  default:
  break;
 800941c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800941e:	bf00      	nop
 8009420:	370c      	adds	r7, #12
 8009422:	46bd      	mov	sp, r7
 8009424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009428:	4770      	bx	lr
 800942a:	bf00      	nop
 800942c:	200005b4 	.word	0x200005b4

08009430 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b08a      	sub	sp, #40	@ 0x28
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009438:	f107 0314 	add.w	r3, r7, #20
 800943c:	2200      	movs	r2, #0
 800943e:	601a      	str	r2, [r3, #0]
 8009440:	605a      	str	r2, [r3, #4]
 8009442:	609a      	str	r2, [r3, #8]
 8009444:	60da      	str	r2, [r3, #12]
 8009446:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009450:	d147      	bne.n	80094e2 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009452:	2300      	movs	r3, #0
 8009454:	613b      	str	r3, [r7, #16]
 8009456:	4b25      	ldr	r3, [pc, #148]	@ (80094ec <HAL_HCD_MspInit+0xbc>)
 8009458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800945a:	4a24      	ldr	r2, [pc, #144]	@ (80094ec <HAL_HCD_MspInit+0xbc>)
 800945c:	f043 0301 	orr.w	r3, r3, #1
 8009460:	6313      	str	r3, [r2, #48]	@ 0x30
 8009462:	4b22      	ldr	r3, [pc, #136]	@ (80094ec <HAL_HCD_MspInit+0xbc>)
 8009464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009466:	f003 0301 	and.w	r3, r3, #1
 800946a:	613b      	str	r3, [r7, #16]
 800946c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800946e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009472:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009474:	2300      	movs	r3, #0
 8009476:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009478:	2300      	movs	r3, #0
 800947a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800947c:	f107 0314 	add.w	r3, r7, #20
 8009480:	4619      	mov	r1, r3
 8009482:	481b      	ldr	r0, [pc, #108]	@ (80094f0 <HAL_HCD_MspInit+0xc0>)
 8009484:	f7f7 febc 	bl	8001200 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009488:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800948c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800948e:	2302      	movs	r3, #2
 8009490:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009492:	2300      	movs	r3, #0
 8009494:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009496:	2300      	movs	r3, #0
 8009498:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800949a:	230a      	movs	r3, #10
 800949c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800949e:	f107 0314 	add.w	r3, r7, #20
 80094a2:	4619      	mov	r1, r3
 80094a4:	4812      	ldr	r0, [pc, #72]	@ (80094f0 <HAL_HCD_MspInit+0xc0>)
 80094a6:	f7f7 feab 	bl	8001200 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80094aa:	4b10      	ldr	r3, [pc, #64]	@ (80094ec <HAL_HCD_MspInit+0xbc>)
 80094ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094ae:	4a0f      	ldr	r2, [pc, #60]	@ (80094ec <HAL_HCD_MspInit+0xbc>)
 80094b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094b4:	6353      	str	r3, [r2, #52]	@ 0x34
 80094b6:	2300      	movs	r3, #0
 80094b8:	60fb      	str	r3, [r7, #12]
 80094ba:	4b0c      	ldr	r3, [pc, #48]	@ (80094ec <HAL_HCD_MspInit+0xbc>)
 80094bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094be:	4a0b      	ldr	r2, [pc, #44]	@ (80094ec <HAL_HCD_MspInit+0xbc>)
 80094c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80094c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80094c6:	4b09      	ldr	r3, [pc, #36]	@ (80094ec <HAL_HCD_MspInit+0xbc>)
 80094c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80094ce:	60fb      	str	r3, [r7, #12]
 80094d0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80094d2:	2200      	movs	r2, #0
 80094d4:	2100      	movs	r1, #0
 80094d6:	2043      	movs	r0, #67	@ 0x43
 80094d8:	f7f7 fe5b 	bl	8001192 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80094dc:	2043      	movs	r0, #67	@ 0x43
 80094de:	f7f7 fe74 	bl	80011ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80094e2:	bf00      	nop
 80094e4:	3728      	adds	r7, #40	@ 0x28
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bd80      	pop	{r7, pc}
 80094ea:	bf00      	nop
 80094ec:	40023800 	.word	0x40023800
 80094f0:	40020000 	.word	0x40020000

080094f4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b082      	sub	sp, #8
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009502:	4618      	mov	r0, r3
 8009504:	f7fe ff73 	bl	80083ee <USBH_LL_IncTimer>
}
 8009508:	bf00      	nop
 800950a:	3708      	adds	r7, #8
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}

08009510 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b082      	sub	sp, #8
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800951e:	4618      	mov	r0, r3
 8009520:	f7fe ffab 	bl	800847a <USBH_LL_Connect>
}
 8009524:	bf00      	nop
 8009526:	3708      	adds	r7, #8
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}

0800952c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b082      	sub	sp, #8
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800953a:	4618      	mov	r0, r3
 800953c:	f7fe ffb4 	bl	80084a8 <USBH_LL_Disconnect>
}
 8009540:	bf00      	nop
 8009542:	3708      	adds	r7, #8
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}

08009548 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009548:	b480      	push	{r7}
 800954a:	b083      	sub	sp, #12
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
 8009550:	460b      	mov	r3, r1
 8009552:	70fb      	strb	r3, [r7, #3]
 8009554:	4613      	mov	r3, r2
 8009556:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009558:	bf00      	nop
 800955a:	370c      	adds	r7, #12
 800955c:	46bd      	mov	sp, r7
 800955e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009562:	4770      	bx	lr

08009564 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b082      	sub	sp, #8
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009572:	4618      	mov	r0, r3
 8009574:	f7fe ff65 	bl	8008442 <USBH_LL_PortEnabled>
}
 8009578:	bf00      	nop
 800957a:	3708      	adds	r7, #8
 800957c:	46bd      	mov	sp, r7
 800957e:	bd80      	pop	{r7, pc}

08009580 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b082      	sub	sp, #8
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800958e:	4618      	mov	r0, r3
 8009590:	f7fe ff65 	bl	800845e <USBH_LL_PortDisabled>
}
 8009594:	bf00      	nop
 8009596:	3708      	adds	r7, #8
 8009598:	46bd      	mov	sp, r7
 800959a:	bd80      	pop	{r7, pc}

0800959c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b082      	sub	sp, #8
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80095aa:	2b01      	cmp	r3, #1
 80095ac:	d12a      	bne.n	8009604 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80095ae:	4a18      	ldr	r2, [pc, #96]	@ (8009610 <USBH_LL_Init+0x74>)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	4a15      	ldr	r2, [pc, #84]	@ (8009610 <USBH_LL_Init+0x74>)
 80095ba:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80095be:	4b14      	ldr	r3, [pc, #80]	@ (8009610 <USBH_LL_Init+0x74>)
 80095c0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80095c4:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80095c6:	4b12      	ldr	r3, [pc, #72]	@ (8009610 <USBH_LL_Init+0x74>)
 80095c8:	2208      	movs	r2, #8
 80095ca:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80095cc:	4b10      	ldr	r3, [pc, #64]	@ (8009610 <USBH_LL_Init+0x74>)
 80095ce:	2201      	movs	r2, #1
 80095d0:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80095d2:	4b0f      	ldr	r3, [pc, #60]	@ (8009610 <USBH_LL_Init+0x74>)
 80095d4:	2200      	movs	r2, #0
 80095d6:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80095d8:	4b0d      	ldr	r3, [pc, #52]	@ (8009610 <USBH_LL_Init+0x74>)
 80095da:	2202      	movs	r2, #2
 80095dc:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80095de:	4b0c      	ldr	r3, [pc, #48]	@ (8009610 <USBH_LL_Init+0x74>)
 80095e0:	2200      	movs	r2, #0
 80095e2:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80095e4:	480a      	ldr	r0, [pc, #40]	@ (8009610 <USBH_LL_Init+0x74>)
 80095e6:	f7f7 ffc0 	bl	800156a <HAL_HCD_Init>
 80095ea:	4603      	mov	r3, r0
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d001      	beq.n	80095f4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80095f0:	f7f7 fa08 	bl	8000a04 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80095f4:	4806      	ldr	r0, [pc, #24]	@ (8009610 <USBH_LL_Init+0x74>)
 80095f6:	f7f8 fc21 	bl	8001e3c <HAL_HCD_GetCurrentFrame>
 80095fa:	4603      	mov	r3, r0
 80095fc:	4619      	mov	r1, r3
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f7fe fee6 	bl	80083d0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8009604:	2300      	movs	r3, #0
}
 8009606:	4618      	mov	r0, r3
 8009608:	3708      	adds	r7, #8
 800960a:	46bd      	mov	sp, r7
 800960c:	bd80      	pop	{r7, pc}
 800960e:	bf00      	nop
 8009610:	200005b8 	.word	0x200005b8

08009614 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b084      	sub	sp, #16
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800961c:	2300      	movs	r3, #0
 800961e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009620:	2300      	movs	r3, #0
 8009622:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800962a:	4618      	mov	r0, r3
 800962c:	f7f8 fb8e 	bl	8001d4c <HAL_HCD_Start>
 8009630:	4603      	mov	r3, r0
 8009632:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009634:	7bfb      	ldrb	r3, [r7, #15]
 8009636:	4618      	mov	r0, r3
 8009638:	f000 f95e 	bl	80098f8 <USBH_Get_USB_Status>
 800963c:	4603      	mov	r3, r0
 800963e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009640:	7bbb      	ldrb	r3, [r7, #14]
}
 8009642:	4618      	mov	r0, r3
 8009644:	3710      	adds	r7, #16
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}

0800964a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800964a:	b580      	push	{r7, lr}
 800964c:	b084      	sub	sp, #16
 800964e:	af00      	add	r7, sp, #0
 8009650:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009652:	2300      	movs	r3, #0
 8009654:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009656:	2300      	movs	r3, #0
 8009658:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009660:	4618      	mov	r0, r3
 8009662:	f7f8 fb96 	bl	8001d92 <HAL_HCD_Stop>
 8009666:	4603      	mov	r3, r0
 8009668:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800966a:	7bfb      	ldrb	r3, [r7, #15]
 800966c:	4618      	mov	r0, r3
 800966e:	f000 f943 	bl	80098f8 <USBH_Get_USB_Status>
 8009672:	4603      	mov	r3, r0
 8009674:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009676:	7bbb      	ldrb	r3, [r7, #14]
}
 8009678:	4618      	mov	r0, r3
 800967a:	3710      	adds	r7, #16
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}

08009680 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b084      	sub	sp, #16
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009688:	2301      	movs	r3, #1
 800968a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009692:	4618      	mov	r0, r3
 8009694:	f7f8 fbe0 	bl	8001e58 <HAL_HCD_GetCurrentSpeed>
 8009698:	4603      	mov	r3, r0
 800969a:	2b02      	cmp	r3, #2
 800969c:	d00c      	beq.n	80096b8 <USBH_LL_GetSpeed+0x38>
 800969e:	2b02      	cmp	r3, #2
 80096a0:	d80d      	bhi.n	80096be <USBH_LL_GetSpeed+0x3e>
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d002      	beq.n	80096ac <USBH_LL_GetSpeed+0x2c>
 80096a6:	2b01      	cmp	r3, #1
 80096a8:	d003      	beq.n	80096b2 <USBH_LL_GetSpeed+0x32>
 80096aa:	e008      	b.n	80096be <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80096ac:	2300      	movs	r3, #0
 80096ae:	73fb      	strb	r3, [r7, #15]
    break;
 80096b0:	e008      	b.n	80096c4 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80096b2:	2301      	movs	r3, #1
 80096b4:	73fb      	strb	r3, [r7, #15]
    break;
 80096b6:	e005      	b.n	80096c4 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80096b8:	2302      	movs	r3, #2
 80096ba:	73fb      	strb	r3, [r7, #15]
    break;
 80096bc:	e002      	b.n	80096c4 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80096be:	2301      	movs	r3, #1
 80096c0:	73fb      	strb	r3, [r7, #15]
    break;
 80096c2:	bf00      	nop
  }
  return  speed;
 80096c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3710      	adds	r7, #16
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}

080096ce <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80096ce:	b580      	push	{r7, lr}
 80096d0:	b084      	sub	sp, #16
 80096d2:	af00      	add	r7, sp, #0
 80096d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096d6:	2300      	movs	r3, #0
 80096d8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80096da:	2300      	movs	r3, #0
 80096dc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80096e4:	4618      	mov	r0, r3
 80096e6:	f7f8 fb71 	bl	8001dcc <HAL_HCD_ResetPort>
 80096ea:	4603      	mov	r3, r0
 80096ec:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80096ee:	7bfb      	ldrb	r3, [r7, #15]
 80096f0:	4618      	mov	r0, r3
 80096f2:	f000 f901 	bl	80098f8 <USBH_Get_USB_Status>
 80096f6:	4603      	mov	r3, r0
 80096f8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096fa:	7bbb      	ldrb	r3, [r7, #14]
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3710      	adds	r7, #16
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}

08009704 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b082      	sub	sp, #8
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	460b      	mov	r3, r1
 800970e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009716:	78fa      	ldrb	r2, [r7, #3]
 8009718:	4611      	mov	r1, r2
 800971a:	4618      	mov	r0, r3
 800971c:	f7f8 fb79 	bl	8001e12 <HAL_HCD_HC_GetXferCount>
 8009720:	4603      	mov	r3, r0
}
 8009722:	4618      	mov	r0, r3
 8009724:	3708      	adds	r7, #8
 8009726:	46bd      	mov	sp, r7
 8009728:	bd80      	pop	{r7, pc}

0800972a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800972a:	b590      	push	{r4, r7, lr}
 800972c:	b089      	sub	sp, #36	@ 0x24
 800972e:	af04      	add	r7, sp, #16
 8009730:	6078      	str	r0, [r7, #4]
 8009732:	4608      	mov	r0, r1
 8009734:	4611      	mov	r1, r2
 8009736:	461a      	mov	r2, r3
 8009738:	4603      	mov	r3, r0
 800973a:	70fb      	strb	r3, [r7, #3]
 800973c:	460b      	mov	r3, r1
 800973e:	70bb      	strb	r3, [r7, #2]
 8009740:	4613      	mov	r3, r2
 8009742:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009744:	2300      	movs	r3, #0
 8009746:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009748:	2300      	movs	r3, #0
 800974a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8009752:	787c      	ldrb	r4, [r7, #1]
 8009754:	78ba      	ldrb	r2, [r7, #2]
 8009756:	78f9      	ldrb	r1, [r7, #3]
 8009758:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800975a:	9302      	str	r3, [sp, #8]
 800975c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009760:	9301      	str	r3, [sp, #4]
 8009762:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009766:	9300      	str	r3, [sp, #0]
 8009768:	4623      	mov	r3, r4
 800976a:	f7f7 ff65 	bl	8001638 <HAL_HCD_HC_Init>
 800976e:	4603      	mov	r3, r0
 8009770:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8009772:	7bfb      	ldrb	r3, [r7, #15]
 8009774:	4618      	mov	r0, r3
 8009776:	f000 f8bf 	bl	80098f8 <USBH_Get_USB_Status>
 800977a:	4603      	mov	r3, r0
 800977c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800977e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009780:	4618      	mov	r0, r3
 8009782:	3714      	adds	r7, #20
 8009784:	46bd      	mov	sp, r7
 8009786:	bd90      	pop	{r4, r7, pc}

08009788 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b084      	sub	sp, #16
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
 8009790:	460b      	mov	r3, r1
 8009792:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009794:	2300      	movs	r3, #0
 8009796:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009798:	2300      	movs	r3, #0
 800979a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80097a2:	78fa      	ldrb	r2, [r7, #3]
 80097a4:	4611      	mov	r1, r2
 80097a6:	4618      	mov	r0, r3
 80097a8:	f7f7 fffe 	bl	80017a8 <HAL_HCD_HC_Halt>
 80097ac:	4603      	mov	r3, r0
 80097ae:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80097b0:	7bfb      	ldrb	r3, [r7, #15]
 80097b2:	4618      	mov	r0, r3
 80097b4:	f000 f8a0 	bl	80098f8 <USBH_Get_USB_Status>
 80097b8:	4603      	mov	r3, r0
 80097ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3710      	adds	r7, #16
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}

080097c6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80097c6:	b590      	push	{r4, r7, lr}
 80097c8:	b089      	sub	sp, #36	@ 0x24
 80097ca:	af04      	add	r7, sp, #16
 80097cc:	6078      	str	r0, [r7, #4]
 80097ce:	4608      	mov	r0, r1
 80097d0:	4611      	mov	r1, r2
 80097d2:	461a      	mov	r2, r3
 80097d4:	4603      	mov	r3, r0
 80097d6:	70fb      	strb	r3, [r7, #3]
 80097d8:	460b      	mov	r3, r1
 80097da:	70bb      	strb	r3, [r7, #2]
 80097dc:	4613      	mov	r3, r2
 80097de:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097e0:	2300      	movs	r3, #0
 80097e2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80097e4:	2300      	movs	r3, #0
 80097e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80097ee:	787c      	ldrb	r4, [r7, #1]
 80097f0:	78ba      	ldrb	r2, [r7, #2]
 80097f2:	78f9      	ldrb	r1, [r7, #3]
 80097f4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80097f8:	9303      	str	r3, [sp, #12]
 80097fa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80097fc:	9302      	str	r3, [sp, #8]
 80097fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009800:	9301      	str	r3, [sp, #4]
 8009802:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009806:	9300      	str	r3, [sp, #0]
 8009808:	4623      	mov	r3, r4
 800980a:	f7f7 fff1 	bl	80017f0 <HAL_HCD_HC_SubmitRequest>
 800980e:	4603      	mov	r3, r0
 8009810:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8009812:	7bfb      	ldrb	r3, [r7, #15]
 8009814:	4618      	mov	r0, r3
 8009816:	f000 f86f 	bl	80098f8 <USBH_Get_USB_Status>
 800981a:	4603      	mov	r3, r0
 800981c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800981e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009820:	4618      	mov	r0, r3
 8009822:	3714      	adds	r7, #20
 8009824:	46bd      	mov	sp, r7
 8009826:	bd90      	pop	{r4, r7, pc}

08009828 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b082      	sub	sp, #8
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	460b      	mov	r3, r1
 8009832:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800983a:	78fa      	ldrb	r2, [r7, #3]
 800983c:	4611      	mov	r1, r2
 800983e:	4618      	mov	r0, r3
 8009840:	f7f8 fad2 	bl	8001de8 <HAL_HCD_HC_GetURBState>
 8009844:	4603      	mov	r3, r0
}
 8009846:	4618      	mov	r0, r3
 8009848:	3708      	adds	r7, #8
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}

0800984e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800984e:	b580      	push	{r7, lr}
 8009850:	b082      	sub	sp, #8
 8009852:	af00      	add	r7, sp, #0
 8009854:	6078      	str	r0, [r7, #4]
 8009856:	460b      	mov	r3, r1
 8009858:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8009860:	2b01      	cmp	r3, #1
 8009862:	d103      	bne.n	800986c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8009864:	78fb      	ldrb	r3, [r7, #3]
 8009866:	4618      	mov	r0, r3
 8009868:	f000 f872 	bl	8009950 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800986c:	20c8      	movs	r0, #200	@ 0xc8
 800986e:	f7f7 fb91 	bl	8000f94 <HAL_Delay>
  return USBH_OK;
 8009872:	2300      	movs	r3, #0
}
 8009874:	4618      	mov	r0, r3
 8009876:	3708      	adds	r7, #8
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}

0800987c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800987c:	b480      	push	{r7}
 800987e:	b085      	sub	sp, #20
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
 8009884:	460b      	mov	r3, r1
 8009886:	70fb      	strb	r3, [r7, #3]
 8009888:	4613      	mov	r3, r2
 800988a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009892:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8009894:	78fa      	ldrb	r2, [r7, #3]
 8009896:	68f9      	ldr	r1, [r7, #12]
 8009898:	4613      	mov	r3, r2
 800989a:	011b      	lsls	r3, r3, #4
 800989c:	1a9b      	subs	r3, r3, r2
 800989e:	009b      	lsls	r3, r3, #2
 80098a0:	440b      	add	r3, r1
 80098a2:	3317      	adds	r3, #23
 80098a4:	781b      	ldrb	r3, [r3, #0]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d00a      	beq.n	80098c0 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80098aa:	78fa      	ldrb	r2, [r7, #3]
 80098ac:	68f9      	ldr	r1, [r7, #12]
 80098ae:	4613      	mov	r3, r2
 80098b0:	011b      	lsls	r3, r3, #4
 80098b2:	1a9b      	subs	r3, r3, r2
 80098b4:	009b      	lsls	r3, r3, #2
 80098b6:	440b      	add	r3, r1
 80098b8:	333c      	adds	r3, #60	@ 0x3c
 80098ba:	78ba      	ldrb	r2, [r7, #2]
 80098bc:	701a      	strb	r2, [r3, #0]
 80098be:	e009      	b.n	80098d4 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80098c0:	78fa      	ldrb	r2, [r7, #3]
 80098c2:	68f9      	ldr	r1, [r7, #12]
 80098c4:	4613      	mov	r3, r2
 80098c6:	011b      	lsls	r3, r3, #4
 80098c8:	1a9b      	subs	r3, r3, r2
 80098ca:	009b      	lsls	r3, r3, #2
 80098cc:	440b      	add	r3, r1
 80098ce:	333d      	adds	r3, #61	@ 0x3d
 80098d0:	78ba      	ldrb	r2, [r7, #2]
 80098d2:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80098d4:	2300      	movs	r3, #0
}
 80098d6:	4618      	mov	r0, r3
 80098d8:	3714      	adds	r7, #20
 80098da:	46bd      	mov	sp, r7
 80098dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e0:	4770      	bx	lr

080098e2 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80098e2:	b580      	push	{r7, lr}
 80098e4:	b082      	sub	sp, #8
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f7f7 fb52 	bl	8000f94 <HAL_Delay>
}
 80098f0:	bf00      	nop
 80098f2:	3708      	adds	r7, #8
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bd80      	pop	{r7, pc}

080098f8 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80098f8:	b480      	push	{r7}
 80098fa:	b085      	sub	sp, #20
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	4603      	mov	r3, r0
 8009900:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009902:	2300      	movs	r3, #0
 8009904:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009906:	79fb      	ldrb	r3, [r7, #7]
 8009908:	2b03      	cmp	r3, #3
 800990a:	d817      	bhi.n	800993c <USBH_Get_USB_Status+0x44>
 800990c:	a201      	add	r2, pc, #4	@ (adr r2, 8009914 <USBH_Get_USB_Status+0x1c>)
 800990e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009912:	bf00      	nop
 8009914:	08009925 	.word	0x08009925
 8009918:	0800992b 	.word	0x0800992b
 800991c:	08009931 	.word	0x08009931
 8009920:	08009937 	.word	0x08009937
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8009924:	2300      	movs	r3, #0
 8009926:	73fb      	strb	r3, [r7, #15]
    break;
 8009928:	e00b      	b.n	8009942 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800992a:	2302      	movs	r3, #2
 800992c:	73fb      	strb	r3, [r7, #15]
    break;
 800992e:	e008      	b.n	8009942 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009930:	2301      	movs	r3, #1
 8009932:	73fb      	strb	r3, [r7, #15]
    break;
 8009934:	e005      	b.n	8009942 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8009936:	2302      	movs	r3, #2
 8009938:	73fb      	strb	r3, [r7, #15]
    break;
 800993a:	e002      	b.n	8009942 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800993c:	2302      	movs	r3, #2
 800993e:	73fb      	strb	r3, [r7, #15]
    break;
 8009940:	bf00      	nop
  }
  return usb_status;
 8009942:	7bfb      	ldrb	r3, [r7, #15]
}
 8009944:	4618      	mov	r0, r3
 8009946:	3714      	adds	r7, #20
 8009948:	46bd      	mov	sp, r7
 800994a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994e:	4770      	bx	lr

08009950 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b084      	sub	sp, #16
 8009954:	af00      	add	r7, sp, #0
 8009956:	4603      	mov	r3, r0
 8009958:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800995a:	79fb      	ldrb	r3, [r7, #7]
 800995c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800995e:	79fb      	ldrb	r3, [r7, #7]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d102      	bne.n	800996a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8009964:	2300      	movs	r3, #0
 8009966:	73fb      	strb	r3, [r7, #15]
 8009968:	e001      	b.n	800996e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800996a:	2301      	movs	r3, #1
 800996c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800996e:	7bfb      	ldrb	r3, [r7, #15]
 8009970:	461a      	mov	r2, r3
 8009972:	2101      	movs	r1, #1
 8009974:	4803      	ldr	r0, [pc, #12]	@ (8009984 <MX_DriverVbusFS+0x34>)
 8009976:	f7f7 fddf 	bl	8001538 <HAL_GPIO_WritePin>
}
 800997a:	bf00      	nop
 800997c:	3710      	adds	r7, #16
 800997e:	46bd      	mov	sp, r7
 8009980:	bd80      	pop	{r7, pc}
 8009982:	bf00      	nop
 8009984:	40020800 	.word	0x40020800

08009988 <malloc>:
 8009988:	4b02      	ldr	r3, [pc, #8]	@ (8009994 <malloc+0xc>)
 800998a:	4601      	mov	r1, r0
 800998c:	6818      	ldr	r0, [r3, #0]
 800998e:	f000 b82d 	b.w	80099ec <_malloc_r>
 8009992:	bf00      	nop
 8009994:	2000002c 	.word	0x2000002c

08009998 <free>:
 8009998:	4b02      	ldr	r3, [pc, #8]	@ (80099a4 <free+0xc>)
 800999a:	4601      	mov	r1, r0
 800999c:	6818      	ldr	r0, [r3, #0]
 800999e:	f000 b8f5 	b.w	8009b8c <_free_r>
 80099a2:	bf00      	nop
 80099a4:	2000002c 	.word	0x2000002c

080099a8 <sbrk_aligned>:
 80099a8:	b570      	push	{r4, r5, r6, lr}
 80099aa:	4e0f      	ldr	r6, [pc, #60]	@ (80099e8 <sbrk_aligned+0x40>)
 80099ac:	460c      	mov	r4, r1
 80099ae:	6831      	ldr	r1, [r6, #0]
 80099b0:	4605      	mov	r5, r0
 80099b2:	b911      	cbnz	r1, 80099ba <sbrk_aligned+0x12>
 80099b4:	f000 f8ae 	bl	8009b14 <_sbrk_r>
 80099b8:	6030      	str	r0, [r6, #0]
 80099ba:	4621      	mov	r1, r4
 80099bc:	4628      	mov	r0, r5
 80099be:	f000 f8a9 	bl	8009b14 <_sbrk_r>
 80099c2:	1c43      	adds	r3, r0, #1
 80099c4:	d103      	bne.n	80099ce <sbrk_aligned+0x26>
 80099c6:	f04f 34ff 	mov.w	r4, #4294967295
 80099ca:	4620      	mov	r0, r4
 80099cc:	bd70      	pop	{r4, r5, r6, pc}
 80099ce:	1cc4      	adds	r4, r0, #3
 80099d0:	f024 0403 	bic.w	r4, r4, #3
 80099d4:	42a0      	cmp	r0, r4
 80099d6:	d0f8      	beq.n	80099ca <sbrk_aligned+0x22>
 80099d8:	1a21      	subs	r1, r4, r0
 80099da:	4628      	mov	r0, r5
 80099dc:	f000 f89a 	bl	8009b14 <_sbrk_r>
 80099e0:	3001      	adds	r0, #1
 80099e2:	d1f2      	bne.n	80099ca <sbrk_aligned+0x22>
 80099e4:	e7ef      	b.n	80099c6 <sbrk_aligned+0x1e>
 80099e6:	bf00      	nop
 80099e8:	20000998 	.word	0x20000998

080099ec <_malloc_r>:
 80099ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099f0:	1ccd      	adds	r5, r1, #3
 80099f2:	f025 0503 	bic.w	r5, r5, #3
 80099f6:	3508      	adds	r5, #8
 80099f8:	2d0c      	cmp	r5, #12
 80099fa:	bf38      	it	cc
 80099fc:	250c      	movcc	r5, #12
 80099fe:	2d00      	cmp	r5, #0
 8009a00:	4606      	mov	r6, r0
 8009a02:	db01      	blt.n	8009a08 <_malloc_r+0x1c>
 8009a04:	42a9      	cmp	r1, r5
 8009a06:	d904      	bls.n	8009a12 <_malloc_r+0x26>
 8009a08:	230c      	movs	r3, #12
 8009a0a:	6033      	str	r3, [r6, #0]
 8009a0c:	2000      	movs	r0, #0
 8009a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009ae8 <_malloc_r+0xfc>
 8009a16:	f000 f869 	bl	8009aec <__malloc_lock>
 8009a1a:	f8d8 3000 	ldr.w	r3, [r8]
 8009a1e:	461c      	mov	r4, r3
 8009a20:	bb44      	cbnz	r4, 8009a74 <_malloc_r+0x88>
 8009a22:	4629      	mov	r1, r5
 8009a24:	4630      	mov	r0, r6
 8009a26:	f7ff ffbf 	bl	80099a8 <sbrk_aligned>
 8009a2a:	1c43      	adds	r3, r0, #1
 8009a2c:	4604      	mov	r4, r0
 8009a2e:	d158      	bne.n	8009ae2 <_malloc_r+0xf6>
 8009a30:	f8d8 4000 	ldr.w	r4, [r8]
 8009a34:	4627      	mov	r7, r4
 8009a36:	2f00      	cmp	r7, #0
 8009a38:	d143      	bne.n	8009ac2 <_malloc_r+0xd6>
 8009a3a:	2c00      	cmp	r4, #0
 8009a3c:	d04b      	beq.n	8009ad6 <_malloc_r+0xea>
 8009a3e:	6823      	ldr	r3, [r4, #0]
 8009a40:	4639      	mov	r1, r7
 8009a42:	4630      	mov	r0, r6
 8009a44:	eb04 0903 	add.w	r9, r4, r3
 8009a48:	f000 f864 	bl	8009b14 <_sbrk_r>
 8009a4c:	4581      	cmp	r9, r0
 8009a4e:	d142      	bne.n	8009ad6 <_malloc_r+0xea>
 8009a50:	6821      	ldr	r1, [r4, #0]
 8009a52:	1a6d      	subs	r5, r5, r1
 8009a54:	4629      	mov	r1, r5
 8009a56:	4630      	mov	r0, r6
 8009a58:	f7ff ffa6 	bl	80099a8 <sbrk_aligned>
 8009a5c:	3001      	adds	r0, #1
 8009a5e:	d03a      	beq.n	8009ad6 <_malloc_r+0xea>
 8009a60:	6823      	ldr	r3, [r4, #0]
 8009a62:	442b      	add	r3, r5
 8009a64:	6023      	str	r3, [r4, #0]
 8009a66:	f8d8 3000 	ldr.w	r3, [r8]
 8009a6a:	685a      	ldr	r2, [r3, #4]
 8009a6c:	bb62      	cbnz	r2, 8009ac8 <_malloc_r+0xdc>
 8009a6e:	f8c8 7000 	str.w	r7, [r8]
 8009a72:	e00f      	b.n	8009a94 <_malloc_r+0xa8>
 8009a74:	6822      	ldr	r2, [r4, #0]
 8009a76:	1b52      	subs	r2, r2, r5
 8009a78:	d420      	bmi.n	8009abc <_malloc_r+0xd0>
 8009a7a:	2a0b      	cmp	r2, #11
 8009a7c:	d917      	bls.n	8009aae <_malloc_r+0xc2>
 8009a7e:	1961      	adds	r1, r4, r5
 8009a80:	42a3      	cmp	r3, r4
 8009a82:	6025      	str	r5, [r4, #0]
 8009a84:	bf18      	it	ne
 8009a86:	6059      	strne	r1, [r3, #4]
 8009a88:	6863      	ldr	r3, [r4, #4]
 8009a8a:	bf08      	it	eq
 8009a8c:	f8c8 1000 	streq.w	r1, [r8]
 8009a90:	5162      	str	r2, [r4, r5]
 8009a92:	604b      	str	r3, [r1, #4]
 8009a94:	4630      	mov	r0, r6
 8009a96:	f000 f82f 	bl	8009af8 <__malloc_unlock>
 8009a9a:	f104 000b 	add.w	r0, r4, #11
 8009a9e:	1d23      	adds	r3, r4, #4
 8009aa0:	f020 0007 	bic.w	r0, r0, #7
 8009aa4:	1ac2      	subs	r2, r0, r3
 8009aa6:	bf1c      	itt	ne
 8009aa8:	1a1b      	subne	r3, r3, r0
 8009aaa:	50a3      	strne	r3, [r4, r2]
 8009aac:	e7af      	b.n	8009a0e <_malloc_r+0x22>
 8009aae:	6862      	ldr	r2, [r4, #4]
 8009ab0:	42a3      	cmp	r3, r4
 8009ab2:	bf0c      	ite	eq
 8009ab4:	f8c8 2000 	streq.w	r2, [r8]
 8009ab8:	605a      	strne	r2, [r3, #4]
 8009aba:	e7eb      	b.n	8009a94 <_malloc_r+0xa8>
 8009abc:	4623      	mov	r3, r4
 8009abe:	6864      	ldr	r4, [r4, #4]
 8009ac0:	e7ae      	b.n	8009a20 <_malloc_r+0x34>
 8009ac2:	463c      	mov	r4, r7
 8009ac4:	687f      	ldr	r7, [r7, #4]
 8009ac6:	e7b6      	b.n	8009a36 <_malloc_r+0x4a>
 8009ac8:	461a      	mov	r2, r3
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	42a3      	cmp	r3, r4
 8009ace:	d1fb      	bne.n	8009ac8 <_malloc_r+0xdc>
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	6053      	str	r3, [r2, #4]
 8009ad4:	e7de      	b.n	8009a94 <_malloc_r+0xa8>
 8009ad6:	230c      	movs	r3, #12
 8009ad8:	6033      	str	r3, [r6, #0]
 8009ada:	4630      	mov	r0, r6
 8009adc:	f000 f80c 	bl	8009af8 <__malloc_unlock>
 8009ae0:	e794      	b.n	8009a0c <_malloc_r+0x20>
 8009ae2:	6005      	str	r5, [r0, #0]
 8009ae4:	e7d6      	b.n	8009a94 <_malloc_r+0xa8>
 8009ae6:	bf00      	nop
 8009ae8:	2000099c 	.word	0x2000099c

08009aec <__malloc_lock>:
 8009aec:	4801      	ldr	r0, [pc, #4]	@ (8009af4 <__malloc_lock+0x8>)
 8009aee:	f000 b84b 	b.w	8009b88 <__retarget_lock_acquire_recursive>
 8009af2:	bf00      	nop
 8009af4:	20000adc 	.word	0x20000adc

08009af8 <__malloc_unlock>:
 8009af8:	4801      	ldr	r0, [pc, #4]	@ (8009b00 <__malloc_unlock+0x8>)
 8009afa:	f000 b846 	b.w	8009b8a <__retarget_lock_release_recursive>
 8009afe:	bf00      	nop
 8009b00:	20000adc 	.word	0x20000adc

08009b04 <memset>:
 8009b04:	4402      	add	r2, r0
 8009b06:	4603      	mov	r3, r0
 8009b08:	4293      	cmp	r3, r2
 8009b0a:	d100      	bne.n	8009b0e <memset+0xa>
 8009b0c:	4770      	bx	lr
 8009b0e:	f803 1b01 	strb.w	r1, [r3], #1
 8009b12:	e7f9      	b.n	8009b08 <memset+0x4>

08009b14 <_sbrk_r>:
 8009b14:	b538      	push	{r3, r4, r5, lr}
 8009b16:	4d06      	ldr	r5, [pc, #24]	@ (8009b30 <_sbrk_r+0x1c>)
 8009b18:	2300      	movs	r3, #0
 8009b1a:	4604      	mov	r4, r0
 8009b1c:	4608      	mov	r0, r1
 8009b1e:	602b      	str	r3, [r5, #0]
 8009b20:	f7f7 f954 	bl	8000dcc <_sbrk>
 8009b24:	1c43      	adds	r3, r0, #1
 8009b26:	d102      	bne.n	8009b2e <_sbrk_r+0x1a>
 8009b28:	682b      	ldr	r3, [r5, #0]
 8009b2a:	b103      	cbz	r3, 8009b2e <_sbrk_r+0x1a>
 8009b2c:	6023      	str	r3, [r4, #0]
 8009b2e:	bd38      	pop	{r3, r4, r5, pc}
 8009b30:	20000ad8 	.word	0x20000ad8

08009b34 <__errno>:
 8009b34:	4b01      	ldr	r3, [pc, #4]	@ (8009b3c <__errno+0x8>)
 8009b36:	6818      	ldr	r0, [r3, #0]
 8009b38:	4770      	bx	lr
 8009b3a:	bf00      	nop
 8009b3c:	2000002c 	.word	0x2000002c

08009b40 <__libc_init_array>:
 8009b40:	b570      	push	{r4, r5, r6, lr}
 8009b42:	4d0d      	ldr	r5, [pc, #52]	@ (8009b78 <__libc_init_array+0x38>)
 8009b44:	4c0d      	ldr	r4, [pc, #52]	@ (8009b7c <__libc_init_array+0x3c>)
 8009b46:	1b64      	subs	r4, r4, r5
 8009b48:	10a4      	asrs	r4, r4, #2
 8009b4a:	2600      	movs	r6, #0
 8009b4c:	42a6      	cmp	r6, r4
 8009b4e:	d109      	bne.n	8009b64 <__libc_init_array+0x24>
 8009b50:	4d0b      	ldr	r5, [pc, #44]	@ (8009b80 <__libc_init_array+0x40>)
 8009b52:	4c0c      	ldr	r4, [pc, #48]	@ (8009b84 <__libc_init_array+0x44>)
 8009b54:	f000 f864 	bl	8009c20 <_init>
 8009b58:	1b64      	subs	r4, r4, r5
 8009b5a:	10a4      	asrs	r4, r4, #2
 8009b5c:	2600      	movs	r6, #0
 8009b5e:	42a6      	cmp	r6, r4
 8009b60:	d105      	bne.n	8009b6e <__libc_init_array+0x2e>
 8009b62:	bd70      	pop	{r4, r5, r6, pc}
 8009b64:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b68:	4798      	blx	r3
 8009b6a:	3601      	adds	r6, #1
 8009b6c:	e7ee      	b.n	8009b4c <__libc_init_array+0xc>
 8009b6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b72:	4798      	blx	r3
 8009b74:	3601      	adds	r6, #1
 8009b76:	e7f2      	b.n	8009b5e <__libc_init_array+0x1e>
 8009b78:	08009c5c 	.word	0x08009c5c
 8009b7c:	08009c5c 	.word	0x08009c5c
 8009b80:	08009c5c 	.word	0x08009c5c
 8009b84:	08009c60 	.word	0x08009c60

08009b88 <__retarget_lock_acquire_recursive>:
 8009b88:	4770      	bx	lr

08009b8a <__retarget_lock_release_recursive>:
 8009b8a:	4770      	bx	lr

08009b8c <_free_r>:
 8009b8c:	b538      	push	{r3, r4, r5, lr}
 8009b8e:	4605      	mov	r5, r0
 8009b90:	2900      	cmp	r1, #0
 8009b92:	d041      	beq.n	8009c18 <_free_r+0x8c>
 8009b94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b98:	1f0c      	subs	r4, r1, #4
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	bfb8      	it	lt
 8009b9e:	18e4      	addlt	r4, r4, r3
 8009ba0:	f7ff ffa4 	bl	8009aec <__malloc_lock>
 8009ba4:	4a1d      	ldr	r2, [pc, #116]	@ (8009c1c <_free_r+0x90>)
 8009ba6:	6813      	ldr	r3, [r2, #0]
 8009ba8:	b933      	cbnz	r3, 8009bb8 <_free_r+0x2c>
 8009baa:	6063      	str	r3, [r4, #4]
 8009bac:	6014      	str	r4, [r2, #0]
 8009bae:	4628      	mov	r0, r5
 8009bb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009bb4:	f7ff bfa0 	b.w	8009af8 <__malloc_unlock>
 8009bb8:	42a3      	cmp	r3, r4
 8009bba:	d908      	bls.n	8009bce <_free_r+0x42>
 8009bbc:	6820      	ldr	r0, [r4, #0]
 8009bbe:	1821      	adds	r1, r4, r0
 8009bc0:	428b      	cmp	r3, r1
 8009bc2:	bf01      	itttt	eq
 8009bc4:	6819      	ldreq	r1, [r3, #0]
 8009bc6:	685b      	ldreq	r3, [r3, #4]
 8009bc8:	1809      	addeq	r1, r1, r0
 8009bca:	6021      	streq	r1, [r4, #0]
 8009bcc:	e7ed      	b.n	8009baa <_free_r+0x1e>
 8009bce:	461a      	mov	r2, r3
 8009bd0:	685b      	ldr	r3, [r3, #4]
 8009bd2:	b10b      	cbz	r3, 8009bd8 <_free_r+0x4c>
 8009bd4:	42a3      	cmp	r3, r4
 8009bd6:	d9fa      	bls.n	8009bce <_free_r+0x42>
 8009bd8:	6811      	ldr	r1, [r2, #0]
 8009bda:	1850      	adds	r0, r2, r1
 8009bdc:	42a0      	cmp	r0, r4
 8009bde:	d10b      	bne.n	8009bf8 <_free_r+0x6c>
 8009be0:	6820      	ldr	r0, [r4, #0]
 8009be2:	4401      	add	r1, r0
 8009be4:	1850      	adds	r0, r2, r1
 8009be6:	4283      	cmp	r3, r0
 8009be8:	6011      	str	r1, [r2, #0]
 8009bea:	d1e0      	bne.n	8009bae <_free_r+0x22>
 8009bec:	6818      	ldr	r0, [r3, #0]
 8009bee:	685b      	ldr	r3, [r3, #4]
 8009bf0:	6053      	str	r3, [r2, #4]
 8009bf2:	4408      	add	r0, r1
 8009bf4:	6010      	str	r0, [r2, #0]
 8009bf6:	e7da      	b.n	8009bae <_free_r+0x22>
 8009bf8:	d902      	bls.n	8009c00 <_free_r+0x74>
 8009bfa:	230c      	movs	r3, #12
 8009bfc:	602b      	str	r3, [r5, #0]
 8009bfe:	e7d6      	b.n	8009bae <_free_r+0x22>
 8009c00:	6820      	ldr	r0, [r4, #0]
 8009c02:	1821      	adds	r1, r4, r0
 8009c04:	428b      	cmp	r3, r1
 8009c06:	bf04      	itt	eq
 8009c08:	6819      	ldreq	r1, [r3, #0]
 8009c0a:	685b      	ldreq	r3, [r3, #4]
 8009c0c:	6063      	str	r3, [r4, #4]
 8009c0e:	bf04      	itt	eq
 8009c10:	1809      	addeq	r1, r1, r0
 8009c12:	6021      	streq	r1, [r4, #0]
 8009c14:	6054      	str	r4, [r2, #4]
 8009c16:	e7ca      	b.n	8009bae <_free_r+0x22>
 8009c18:	bd38      	pop	{r3, r4, r5, pc}
 8009c1a:	bf00      	nop
 8009c1c:	2000099c 	.word	0x2000099c

08009c20 <_init>:
 8009c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c22:	bf00      	nop
 8009c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c26:	bc08      	pop	{r3}
 8009c28:	469e      	mov	lr, r3
 8009c2a:	4770      	bx	lr

08009c2c <_fini>:
 8009c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c2e:	bf00      	nop
 8009c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c32:	bc08      	pop	{r3}
 8009c34:	469e      	mov	lr, r3
 8009c36:	4770      	bx	lr
