#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Dec 14 17:25:46 2025
# Process ID         : 24972
# Current directory  : D:/ProiectSSC/HardwareZYBO/HardwareZYBO.runs/design_1_uart_axi_interface_0_0_synth_1
# Command line       : vivado.exe -log design_1_uart_axi_interface_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_uart_axi_interface_0_0.tcl
# Log file           : D:/ProiectSSC/HardwareZYBO/HardwareZYBO.runs/design_1_uart_axi_interface_0_0_synth_1/design_1_uart_axi_interface_0_0.vds
# Journal file       : D:/ProiectSSC/HardwareZYBO/HardwareZYBO.runs/design_1_uart_axi_interface_0_0_synth_1\vivado.jou
# Running On         : Iustin-PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 6800HS Creator Edition             
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14702 MB
# Swap memory        : 16793 MB
# Total Virtual      : 31496 MB
# Available Virtual  : 10953 MB
#-----------------------------------------------------------
source design_1_uart_axi_interface_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 405.668 ; gain = 105.586
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xillinx/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_uart_axi_interface_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 376
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1093.859 ; gain = 467.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_uart_axi_interface_0_0' [d:/ProiectSSC/HardwareZYBO/HardwareZYBO.gen/sources_1/bd/design_1/ip/design_1_uart_axi_interface_0_0/synth/design_1_uart_axi_interface_0_0.vhd:70]
INFO: [Synth 8-3491] module 'uart_axi_interface' declared at 'D:/ProiectSSC/HardwareZYBO/HardwareZYBO.srcs/sources_1/imports/HardwareZYBO/UART_AXI_INTERFACE.vhd:6' bound to instance 'U0' of component 'uart_axi_interface' [d:/ProiectSSC/HardwareZYBO/HardwareZYBO.gen/sources_1/bd/design_1/ip/design_1_uart_axi_interface_0_0/synth/design_1_uart_axi_interface_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'uart_axi_interface' [D:/ProiectSSC/HardwareZYBO/HardwareZYBO.srcs/sources_1/imports/HardwareZYBO/UART_AXI_INTERFACE.vhd:20]
INFO: [Synth 8-3491] module 'transmitfsm' declared at 'D:/ProiectSSC/HardwareZYBO/HardwareZYBO.srcs/sources_1/imports/HardwareZYBO/transmitfsm.vhd:5' bound to instance 'inst_TFSM' of component 'transmitfsm' [D:/ProiectSSC/HardwareZYBO/HardwareZYBO.srcs/sources_1/imports/HardwareZYBO/UART_AXI_INTERFACE.vhd:138]
INFO: [Synth 8-638] synthesizing module 'transmitfsm' [D:/ProiectSSC/HardwareZYBO/HardwareZYBO.srcs/sources_1/imports/HardwareZYBO/transmitfsm.vhd:15]
INFO: [Synth 8-226] default block is never used [D:/ProiectSSC/HardwareZYBO/HardwareZYBO.srcs/sources_1/imports/HardwareZYBO/transmitfsm.vhd:30]
INFO: [Synth 8-226] default block is never used [D:/ProiectSSC/HardwareZYBO/HardwareZYBO.srcs/sources_1/imports/HardwareZYBO/transmitfsm.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'transmitfsm' (0#1) [D:/ProiectSSC/HardwareZYBO/HardwareZYBO.srcs/sources_1/imports/HardwareZYBO/transmitfsm.vhd:15]
INFO: [Synth 8-3491] module 'receivefsm' declared at 'D:/ProiectSSC/HardwareZYBO/HardwareZYBO.srcs/sources_1/imports/HardwareZYBO/receivefsm.vhd:5' bound to instance 'inst_RFSM' of component 'receivefsm' [D:/ProiectSSC/HardwareZYBO/HardwareZYBO.srcs/sources_1/imports/HardwareZYBO/UART_AXI_INTERFACE.vhd:148]
INFO: [Synth 8-638] synthesizing module 'receivefsm' [D:/ProiectSSC/HardwareZYBO/HardwareZYBO.srcs/sources_1/imports/HardwareZYBO/receivefsm.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'receivefsm' (0#1) [D:/ProiectSSC/HardwareZYBO/HardwareZYBO.srcs/sources_1/imports/HardwareZYBO/receivefsm.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'uart_axi_interface' (0#1) [D:/ProiectSSC/HardwareZYBO/HardwareZYBO.srcs/sources_1/imports/HardwareZYBO/UART_AXI_INTERFACE.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'design_1_uart_axi_interface_0_0' (0#1) [d:/ProiectSSC/HardwareZYBO/HardwareZYBO.gen/sources_1/bd/design_1/ip/design_1_uart_axi_interface_0_0/synth/design_1_uart_axi_interface_0_0.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1205.418 ; gain = 578.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1205.418 ; gain = 578.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1205.418 ; gain = 578.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1205.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1292.711 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1292.711 ; gain = 666.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1292.711 ; gain = 666.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1292.711 ; gain = 666.027
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmitfsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    bits |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transmitfsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1292.711 ; gain = 666.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	              512 Bit	(64 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 4     
	   6 Input    8 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1292.711 ; gain = 666.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------+-----------------+-----------+----------------------+-------------+
|Module Name                     | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+--------------------------------+-----------------+-----------+----------------------+-------------+
|design_1_uart_axi_interface_0_0 | U0/fifo_mem_reg | Implied   | 64 x 8               | RAM64M x 3  | 
+--------------------------------+-----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1397.879 ; gain = 771.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1397.953 ; gain = 771.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+--------------------------------+-----------------+-----------+----------------------+-------------+
|Module Name                     | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+--------------------------------+-----------------+-----------+----------------------+-------------+
|design_1_uart_axi_interface_0_0 | U0/fifo_mem_reg | Implied   | 64 x 8               | RAM64M x 3  | 
+--------------------------------+-----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1426.582 ; gain = 799.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1624.109 ; gain = 997.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1624.109 ; gain = 997.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1624.109 ; gain = 997.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1624.109 ; gain = 997.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1624.109 ; gain = 997.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1624.109 ; gain = 997.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     6|
|3     |LUT2   |    14|
|4     |LUT3   |    18|
|5     |LUT4   |    12|
|6     |LUT5   |    14|
|7     |LUT6   |    28|
|8     |RAM64M |     3|
|9     |FDRE   |    70|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1624.109 ; gain = 997.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 1624.109 ; gain = 910.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1624.109 ; gain = 997.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1624.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1624.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 3 instances

Synth Design complete | Checksum: b8ae63f2
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:52 . Memory (MB): peak = 1624.109 ; gain = 1205.043
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1624.109 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/ProiectSSC/HardwareZYBO/HardwareZYBO.runs/design_1_uart_axi_interface_0_0_synth_1/design_1_uart_axi_interface_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_uart_axi_interface_0_0_utilization_synth.rpt -pb design_1_uart_axi_interface_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 14 17:26:47 2025...
