ISim log file
Running: /home/artmad/vlab/lab1/Verilog_labs/2x4D/decoder2x4/Decoder_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/artmad/vlab/lab1/Verilog_labs/2x4D/decoder2x4/Decoder_tb_isim_beh.wdb 
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Value of a=0,b=0,q0=1,q1=0,q2=0,q3=0
Value of a=0,b=1,q0=0,q1=1,q2=0,q3=0
Value of a=1,b=0,q0=0,q1=0,q2=1,q3=0
Value of a=1,b=1,q0=0,q1=0,q2=0,q3=1
# exit 0
# exit 0
