
ESP-01_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca94  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000740  0800cba8  0800cba8  0001cba8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d2e8  0800d2e8  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800d2e8  0800d2e8  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d2e8  0800d2e8  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d2e8  0800d2e8  0001d2e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d2ec  0800d2ec  0001d2ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800d2f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003948  200001e0  0800d4d0  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003b28  0800d4d0  00023b28  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021ffb  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048db  00000000  00000000  00042204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001738  00000000  00000000  00046ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001550  00000000  00000000  00048218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000147fe  00000000  00000000  00049768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0000784f  00000000  00000000  0005df66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  000657b5  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000751c  00000000  00000000  00065808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800cb8c 	.word	0x0800cb8c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	0800cb8c 	.word	0x0800cb8c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_f2uiz>:
 8001024:	0042      	lsls	r2, r0, #1
 8001026:	d20e      	bcs.n	8001046 <__aeabi_f2uiz+0x22>
 8001028:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800102c:	d30b      	bcc.n	8001046 <__aeabi_f2uiz+0x22>
 800102e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001032:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001036:	d409      	bmi.n	800104c <__aeabi_f2uiz+0x28>
 8001038:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800103c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001040:	fa23 f002 	lsr.w	r0, r3, r2
 8001044:	4770      	bx	lr
 8001046:	f04f 0000 	mov.w	r0, #0
 800104a:	4770      	bx	lr
 800104c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001050:	d101      	bne.n	8001056 <__aeabi_f2uiz+0x32>
 8001052:	0242      	lsls	r2, r0, #9
 8001054:	d102      	bne.n	800105c <__aeabi_f2uiz+0x38>
 8001056:	f04f 30ff 	mov.w	r0, #4294967295
 800105a:	4770      	bx	lr
 800105c:	f04f 0000 	mov.w	r0, #0
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <__aeabi_d2lz>:
 8001064:	b538      	push	{r3, r4, r5, lr}
 8001066:	460c      	mov	r4, r1
 8001068:	4605      	mov	r5, r0
 800106a:	4621      	mov	r1, r4
 800106c:	4628      	mov	r0, r5
 800106e:	2200      	movs	r2, #0
 8001070:	2300      	movs	r3, #0
 8001072:	f7ff fca3 	bl	80009bc <__aeabi_dcmplt>
 8001076:	b928      	cbnz	r0, 8001084 <__aeabi_d2lz+0x20>
 8001078:	4628      	mov	r0, r5
 800107a:	4621      	mov	r1, r4
 800107c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001080:	f000 b80a 	b.w	8001098 <__aeabi_d2ulz>
 8001084:	4628      	mov	r0, r5
 8001086:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800108a:	f000 f805 	bl	8001098 <__aeabi_d2ulz>
 800108e:	4240      	negs	r0, r0
 8001090:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001094:	bd38      	pop	{r3, r4, r5, pc}
 8001096:	bf00      	nop

08001098 <__aeabi_d2ulz>:
 8001098:	b5d0      	push	{r4, r6, r7, lr}
 800109a:	2200      	movs	r2, #0
 800109c:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <__aeabi_d2ulz+0x34>)
 800109e:	4606      	mov	r6, r0
 80010a0:	460f      	mov	r7, r1
 80010a2:	f7ff fa19 	bl	80004d8 <__aeabi_dmul>
 80010a6:	f7ff fcef 	bl	8000a88 <__aeabi_d2uiz>
 80010aa:	4604      	mov	r4, r0
 80010ac:	f7ff f99a 	bl	80003e4 <__aeabi_ui2d>
 80010b0:	2200      	movs	r2, #0
 80010b2:	4b07      	ldr	r3, [pc, #28]	; (80010d0 <__aeabi_d2ulz+0x38>)
 80010b4:	f7ff fa10 	bl	80004d8 <__aeabi_dmul>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4630      	mov	r0, r6
 80010be:	4639      	mov	r1, r7
 80010c0:	f7ff f852 	bl	8000168 <__aeabi_dsub>
 80010c4:	f7ff fce0 	bl	8000a88 <__aeabi_d2uiz>
 80010c8:	4621      	mov	r1, r4
 80010ca:	bdd0      	pop	{r4, r6, r7, pc}
 80010cc:	3df00000 	.word	0x3df00000
 80010d0:	41f00000 	.word	0x41f00000

080010d4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010da:	1d3b      	adds	r3, r7, #4
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80010e4:	4b18      	ldr	r3, [pc, #96]	; (8001148 <MX_ADC1_Init+0x74>)
 80010e6:	4a19      	ldr	r2, [pc, #100]	; (800114c <MX_ADC1_Init+0x78>)
 80010e8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010ea:	4b17      	ldr	r3, [pc, #92]	; (8001148 <MX_ADC1_Init+0x74>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010f0:	4b15      	ldr	r3, [pc, #84]	; (8001148 <MX_ADC1_Init+0x74>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010f6:	4b14      	ldr	r3, [pc, #80]	; (8001148 <MX_ADC1_Init+0x74>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <MX_ADC1_Init+0x74>)
 80010fe:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001102:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001104:	4b10      	ldr	r3, [pc, #64]	; (8001148 <MX_ADC1_Init+0x74>)
 8001106:	2200      	movs	r2, #0
 8001108:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800110a:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <MX_ADC1_Init+0x74>)
 800110c:	2201      	movs	r2, #1
 800110e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001110:	480d      	ldr	r0, [pc, #52]	; (8001148 <MX_ADC1_Init+0x74>)
 8001112:	f001 fb15 	bl	8002740 <HAL_ADC_Init>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800111c:	f000 fb30 	bl	8001780 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001120:	2304      	movs	r3, #4
 8001122:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001124:	2301      	movs	r3, #1
 8001126:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001128:	2300      	movs	r3, #0
 800112a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800112c:	1d3b      	adds	r3, r7, #4
 800112e:	4619      	mov	r1, r3
 8001130:	4805      	ldr	r0, [pc, #20]	; (8001148 <MX_ADC1_Init+0x74>)
 8001132:	f001 fd99 	bl	8002c68 <HAL_ADC_ConfigChannel>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800113c:	f000 fb20 	bl	8001780 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001140:	bf00      	nop
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	200036e0 	.word	0x200036e0
 800114c:	40012400 	.word	0x40012400

08001150 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b088      	sub	sp, #32
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001158:	f107 0310 	add.w	r3, r7, #16
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a18      	ldr	r2, [pc, #96]	; (80011cc <HAL_ADC_MspInit+0x7c>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d129      	bne.n	80011c4 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001170:	4b17      	ldr	r3, [pc, #92]	; (80011d0 <HAL_ADC_MspInit+0x80>)
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	4a16      	ldr	r2, [pc, #88]	; (80011d0 <HAL_ADC_MspInit+0x80>)
 8001176:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800117a:	6193      	str	r3, [r2, #24]
 800117c:	4b14      	ldr	r3, [pc, #80]	; (80011d0 <HAL_ADC_MspInit+0x80>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001188:	4b11      	ldr	r3, [pc, #68]	; (80011d0 <HAL_ADC_MspInit+0x80>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	4a10      	ldr	r2, [pc, #64]	; (80011d0 <HAL_ADC_MspInit+0x80>)
 800118e:	f043 0304 	orr.w	r3, r3, #4
 8001192:	6193      	str	r3, [r2, #24]
 8001194:	4b0e      	ldr	r3, [pc, #56]	; (80011d0 <HAL_ADC_MspInit+0x80>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	f003 0304 	and.w	r3, r3, #4
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80011a0:	2310      	movs	r3, #16
 80011a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011a4:	2303      	movs	r3, #3
 80011a6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a8:	f107 0310 	add.w	r3, r7, #16
 80011ac:	4619      	mov	r1, r3
 80011ae:	4809      	ldr	r0, [pc, #36]	; (80011d4 <HAL_ADC_MspInit+0x84>)
 80011b0:	f002 f89e 	bl	80032f0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 80011b4:	2200      	movs	r2, #0
 80011b6:	2105      	movs	r1, #5
 80011b8:	2012      	movs	r0, #18
 80011ba:	f002 f86a 	bl	8003292 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80011be:	2012      	movs	r0, #18
 80011c0:	f002 f883 	bl	80032ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011c4:	bf00      	nop
 80011c6:	3720      	adds	r7, #32
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40012400 	.word	0x40012400
 80011d0:	40021000 	.word	0x40021000
 80011d4:	40010800 	.word	0x40010800

080011d8 <vApplicationStackOverflowHook>:

void MX_FREERTOS_Init(void); /* (MISRA C 2004 rule 8.1) */

void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName) {
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
	/* Run time stack overflow checking is performed if
	 configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
	 called if a stack overflow is detected. */
}
 80011e2:	bf00      	nop
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bc80      	pop	{r7}
 80011ea:	4770      	bx	lr

080011ec <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0

	myBinarySem01Handle = osSemaphoreNew(1, 1, &myBinarySem01_attributes);
 80011f0:	4a18      	ldr	r2, [pc, #96]	; (8001254 <MX_FREERTOS_Init+0x68>)
 80011f2:	2101      	movs	r1, #1
 80011f4:	2001      	movs	r0, #1
 80011f6:	f004 f981 	bl	80054fc <osSemaphoreNew>
 80011fa:	4603      	mov	r3, r0
 80011fc:	4a16      	ldr	r2, [pc, #88]	; (8001258 <MX_FREERTOS_Init+0x6c>)
 80011fe:	6013      	str	r3, [r2, #0]

	myQueue01Handle = osMessageQueueNew(16, sizeof(uint8_t),&myQueue01_attributes);
 8001200:	4a16      	ldr	r2, [pc, #88]	; (800125c <MX_FREERTOS_Init+0x70>)
 8001202:	2101      	movs	r1, #1
 8001204:	2010      	movs	r0, #16
 8001206:	f004 fa15 	bl	8005634 <osMessageQueueNew>
 800120a:	4603      	mov	r3, r0
 800120c:	4a14      	ldr	r2, [pc, #80]	; (8001260 <MX_FREERTOS_Init+0x74>)
 800120e:	6013      	str	r3, [r2, #0]
	myQueue02Handle = osMessageQueueNew(16, sizeof(uint8_t),&myQueue02_attributes);
 8001210:	4a14      	ldr	r2, [pc, #80]	; (8001264 <MX_FREERTOS_Init+0x78>)
 8001212:	2101      	movs	r1, #1
 8001214:	2010      	movs	r0, #16
 8001216:	f004 fa0d 	bl	8005634 <osMessageQueueNew>
 800121a:	4603      	mov	r3, r0
 800121c:	4a12      	ldr	r2, [pc, #72]	; (8001268 <MX_FREERTOS_Init+0x7c>)
 800121e:	6013      	str	r3, [r2, #0]

	myTaskUARTHandle = osThreadNew(StartTaskUART, NULL, &myTaskUART_attributes);
 8001220:	4a12      	ldr	r2, [pc, #72]	; (800126c <MX_FREERTOS_Init+0x80>)
 8001222:	2100      	movs	r1, #0
 8001224:	4812      	ldr	r0, [pc, #72]	; (8001270 <MX_FREERTOS_Init+0x84>)
 8001226:	f004 f891 	bl	800534c <osThreadNew>
 800122a:	4603      	mov	r3, r0
 800122c:	4a11      	ldr	r2, [pc, #68]	; (8001274 <MX_FREERTOS_Init+0x88>)
 800122e:	6013      	str	r3, [r2, #0]
	myTaskMotorHandle = osThreadNew(StartTaskMOTOR, NULL, &myTaskMotor_attributes);
 8001230:	4a11      	ldr	r2, [pc, #68]	; (8001278 <MX_FREERTOS_Init+0x8c>)
 8001232:	2100      	movs	r1, #0
 8001234:	4811      	ldr	r0, [pc, #68]	; (800127c <MX_FREERTOS_Init+0x90>)
 8001236:	f004 f889 	bl	800534c <osThreadNew>
 800123a:	4603      	mov	r3, r0
 800123c:	4a10      	ldr	r2, [pc, #64]	; (8001280 <MX_FREERTOS_Init+0x94>)
 800123e:	6013      	str	r3, [r2, #0]
	myTaskPMTHandle = osThreadNew(StartTaskPMT, NULL, &myTaskPMT_attributes);
 8001240:	4a10      	ldr	r2, [pc, #64]	; (8001284 <MX_FREERTOS_Init+0x98>)
 8001242:	2100      	movs	r1, #0
 8001244:	4810      	ldr	r0, [pc, #64]	; (8001288 <MX_FREERTOS_Init+0x9c>)
 8001246:	f004 f881 	bl	800534c <osThreadNew>
 800124a:	4603      	mov	r3, r0
 800124c:	4a0f      	ldr	r2, [pc, #60]	; (800128c <MX_FREERTOS_Init+0xa0>)
 800124e:	6013      	str	r3, [r2, #0]
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}
 8001254:	0800cdb0 	.word	0x0800cdb0
 8001258:	20003888 	.word	0x20003888
 800125c:	0800cd80 	.word	0x0800cd80
 8001260:	2000388c 	.word	0x2000388c
 8001264:	0800cd98 	.word	0x0800cd98
 8001268:	20003890 	.word	0x20003890
 800126c:	0800cd14 	.word	0x0800cd14
 8001270:	08001291 	.word	0x08001291
 8001274:	20003788 	.word	0x20003788
 8001278:	0800cd38 	.word	0x0800cd38
 800127c:	08001341 	.word	0x08001341
 8001280:	20003774 	.word	0x20003774
 8001284:	0800cd5c 	.word	0x0800cd5c
 8001288:	0800141d 	.word	0x0800141d
 800128c:	2000378c 	.word	0x2000378c

08001290 <StartTaskUART>:

/*
 *      UART
 */
void StartTaskUART(void *argument) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b0ca      	sub	sp, #296	; 0x128
 8001294:	af00      	add	r7, sp, #0
 8001296:	1d3b      	adds	r3, r7, #4
 8001298:	6018      	str	r0, [r3, #0]
	for (;;) {
		// 1 -    ,   
		bool isStartReadUart = receiveSymbol() == OK && checkStartOfMessage() == OK;
 800129a:	f000 fefd 	bl	8002098 <receiveSymbol>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d106      	bne.n	80012b2 <StartTaskUART+0x22>
 80012a4:	f000 ff0e 	bl	80020c4 <checkStartOfMessage>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d101      	bne.n	80012b2 <StartTaskUART+0x22>
 80012ae:	2301      	movs	r3, #1
 80012b0:	e000      	b.n	80012b4 <StartTaskUART+0x24>
 80012b2:	2300      	movs	r3, #0
 80012b4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
 80012b8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80012bc:	f003 0301 	and.w	r3, r3, #1
 80012c0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
		if (!isStartReadUart) {
 80012c4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80012c8:	f083 0301 	eor.w	r3, r3, #1
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d004      	beq.n	80012dc <StartTaskUART+0x4c>
			SentError((uint8_t*) __FILE__, __LINE__);
 80012d2:	2154      	movs	r1, #84	; 0x54
 80012d4:	4818      	ldr	r0, [pc, #96]	; (8001338 <StartTaskUART+0xa8>)
 80012d6:	f003 ff33 	bl	8005140 <SentError>
			continue;
 80012da:	e02b      	b.n	8001334 <StartTaskUART+0xa4>
		}

		// 2 -      receiveMessageText
		char receiveMessageText[200];
		bool receiveMessageResult = receiveMessage(receiveMessageText) == OK;
 80012dc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80012e0:	4618      	mov	r0, r3
 80012e2:	f000 feff 	bl	80020e4 <receiveMessage>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	bf0c      	ite	eq
 80012ec:	2301      	moveq	r3, #1
 80012ee:	2300      	movne	r3, #0
 80012f0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
		if (!receiveMessageResult) {
 80012f4:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 80012f8:	f083 0301 	eor.w	r3, r3, #1
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d004      	beq.n	800130c <StartTaskUART+0x7c>
			SentError((uint8_t*) __FILE__, __LINE__);
 8001302:	215c      	movs	r1, #92	; 0x5c
 8001304:	480c      	ldr	r0, [pc, #48]	; (8001338 <StartTaskUART+0xa8>)
 8001306:	f003 ff1b 	bl	8005140 <SentError>
			continue;
 800130a:	e013      	b.n	8001334 <StartTaskUART+0xa4>
		}

		// 3 -     
		struct GlobalStateStruct parseMessageResult = getNewGlobalState(receiveMessageText);
 800130c:	f107 030c 	add.w	r3, r7, #12
 8001310:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001314:	4611      	mov	r1, r2
 8001316:	4618      	mov	r0, r3
 8001318:	f000 ff10 	bl	800213c <getNewGlobalState>
		globalState = parseMessageResult;
 800131c:	4a07      	ldr	r2, [pc, #28]	; (800133c <StartTaskUART+0xac>)
 800131e:	f107 030c 	add.w	r3, r7, #12
 8001322:	4610      	mov	r0, r2
 8001324:	4619      	mov	r1, r3
 8001326:	2350      	movs	r3, #80	; 0x50
 8001328:	461a      	mov	r2, r3
 800132a:	f007 f816 	bl	800835a <memcpy>

		osDelay(1);
 800132e:	2001      	movs	r0, #1
 8001330:	f004 f8b6 	bl	80054a0 <osDelay>
	for (;;) {
 8001334:	e7b1      	b.n	800129a <StartTaskUART+0xa>
 8001336:	bf00      	nop
 8001338:	0800cbf4 	.word	0x0800cbf4
 800133c:	20003724 	.word	0x20003724

08001340 <StartTaskMOTOR>:
 * @brief Function implementing the myTaskMotor thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskMOTOR */
void StartTaskMOTOR(void *argument) {
 8001340:	b580      	push	{r7, lr}
 8001342:	b088      	sub	sp, #32
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
	for (;;) {
		// 1 -         
		if(isChangePosition(globalState.typeStruct) && !globalState.isExistActiveAction){
 8001348:	4b30      	ldr	r3, [pc, #192]	; (800140c <StartTaskMOTOR+0xcc>)
 800134a:	6818      	ldr	r0, [r3, #0]
 800134c:	f000 fdcc 	bl	8001ee8 <isChangePosition>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d056      	beq.n	8001404 <StartTaskMOTOR+0xc4>
 8001356:	4b2d      	ldr	r3, [pc, #180]	; (800140c <StartTaskMOTOR+0xcc>)
 8001358:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800135c:	f083 0301 	eor.w	r3, r3, #1
 8001360:	b2db      	uxtb	r3, r3
 8001362:	2b00      	cmp	r3, #0
 8001364:	d04e      	beq.n	8001404 <StartTaskMOTOR+0xc4>
			globalState.isExistActiveAction = true;
 8001366:	4b29      	ldr	r3, [pc, #164]	; (800140c <StartTaskMOTOR+0xcc>)
 8001368:	2201      	movs	r2, #1
 800136a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			// 2 -  
			// true -  / false -  
			if(globalState.changePositionStruct.dir){
 800136e:	4b27      	ldr	r3, [pc, #156]	; (800140c <StartTaskMOTOR+0xcc>)
 8001370:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8001374:	2b00      	cmp	r3, #0
 8001376:	d005      	beq.n	8001384 <StartTaskMOTOR+0x44>
				HAL_GPIO_WritePin(MOTOR_Port, DIR_Pin, GPIO_PIN_SET);
 8001378:	2201      	movs	r2, #1
 800137a:	2101      	movs	r1, #1
 800137c:	4824      	ldr	r0, [pc, #144]	; (8001410 <StartTaskMOTOR+0xd0>)
 800137e:	f002 f93b 	bl	80035f8 <HAL_GPIO_WritePin>
 8001382:	e004      	b.n	800138e <StartTaskMOTOR+0x4e>
			} else {
				HAL_GPIO_WritePin(MOTOR_Port, DIR_Pin, GPIO_PIN_SET);
 8001384:	2201      	movs	r2, #1
 8001386:	2101      	movs	r1, #1
 8001388:	4821      	ldr	r0, [pc, #132]	; (8001410 <StartTaskMOTOR+0xd0>)
 800138a:	f002 f935 	bl	80035f8 <HAL_GPIO_WritePin>
			}

			// 3 -  -    
			uint32_t totalRate = globalState.changePositionStruct.way * 2000;
 800138e:	4b1f      	ldr	r3, [pc, #124]	; (800140c <StartTaskMOTOR+0xcc>)
 8001390:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001392:	4920      	ldr	r1, [pc, #128]	; (8001414 <StartTaskMOTOR+0xd4>)
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff fcf5 	bl	8000d84 <__aeabi_fmul>
 800139a:	4603      	mov	r3, r0
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff fe41 	bl	8001024 <__aeabi_f2uiz>
 80013a2:	4603      	mov	r3, r0
 80013a4:	61bb      	str	r3, [r7, #24]

			// 4 -   
			for (uint32_t i = 0; i < totalRate; i++) {
 80013a6:	2300      	movs	r3, #0
 80013a8:	61fb      	str	r3, [r7, #28]
 80013aa:	e012      	b.n	80013d2 <StartTaskMOTOR+0x92>
				HAL_GPIO_WritePin(MOTOR_Port, STEP_Pin, GPIO_PIN_SET);
 80013ac:	2201      	movs	r2, #1
 80013ae:	2102      	movs	r1, #2
 80013b0:	4817      	ldr	r0, [pc, #92]	; (8001410 <StartTaskMOTOR+0xd0>)
 80013b2:	f002 f921 	bl	80035f8 <HAL_GPIO_WritePin>
				osDelay(4);
 80013b6:	2004      	movs	r0, #4
 80013b8:	f004 f872 	bl	80054a0 <osDelay>
				//HAL_Delay(1);
				/*for (j = 0; j < 2500; j++) {

				}*/
				HAL_GPIO_WritePin(MOTOR_Port, STEP_Pin, GPIO_PIN_RESET);
 80013bc:	2200      	movs	r2, #0
 80013be:	2102      	movs	r1, #2
 80013c0:	4813      	ldr	r0, [pc, #76]	; (8001410 <StartTaskMOTOR+0xd0>)
 80013c2:	f002 f919 	bl	80035f8 <HAL_GPIO_WritePin>
				osDelay(4);
 80013c6:	2004      	movs	r0, #4
 80013c8:	f004 f86a 	bl	80054a0 <osDelay>
			for (uint32_t i = 0; i < totalRate; i++) {
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	3301      	adds	r3, #1
 80013d0:	61fb      	str	r3, [r7, #28]
 80013d2:	69fa      	ldr	r2, [r7, #28]
 80013d4:	69bb      	ldr	r3, [r7, #24]
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d3e8      	bcc.n	80013ac <StartTaskMOTOR+0x6c>

				}*/
			}

			// 5 -     UART---------------
			SentResultActionResponse(globalState.typeStruct, "", 1);
 80013da:	4b0c      	ldr	r3, [pc, #48]	; (800140c <StartTaskMOTOR+0xcc>)
 80013dc:	2201      	movs	r2, #1
 80013de:	490e      	ldr	r1, [pc, #56]	; (8001418 <StartTaskMOTOR+0xd8>)
 80013e0:	6818      	ldr	r0, [r3, #0]
 80013e2:	f003 fee7 	bl	80051b4 <SentResultActionResponse>
			// ------------------------------------------------------

			// 6 -   -------------------------------
			struct TypeStruct resetActionType;
			struct ChangePositionStruct resetChangePosition;
			globalState.isExistActiveAction = false;
 80013e6:	4b09      	ldr	r3, [pc, #36]	; (800140c <StartTaskMOTOR+0xcc>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			globalState.typeStruct = resetActionType;
 80013ee:	4a07      	ldr	r2, [pc, #28]	; (800140c <StartTaskMOTOR+0xcc>)
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	6013      	str	r3, [r2, #0]
			globalState.changePositionStruct = resetChangePosition;
 80013f4:	4b05      	ldr	r3, [pc, #20]	; (800140c <StartTaskMOTOR+0xcc>)
 80013f6:	3344      	adds	r3, #68	; 0x44
 80013f8:	f107 020c 	add.w	r2, r7, #12
 80013fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001400:	e883 0003 	stmia.w	r3, {r0, r1}
			// ------------------------------------------------------
		}
		osDelay(1);
 8001404:	2001      	movs	r0, #1
 8001406:	f004 f84b 	bl	80054a0 <osDelay>
		if(isChangePosition(globalState.typeStruct) && !globalState.isExistActiveAction){
 800140a:	e79d      	b.n	8001348 <StartTaskMOTOR+0x8>
 800140c:	20003724 	.word	0x20003724
 8001410:	40010c00 	.word	0x40010c00
 8001414:	44fa0000 	.word	0x44fa0000
 8001418:	0800cc0c 	.word	0x0800cc0c

0800141c <StartTaskPMT>:
 * @brief Function implementing the myTaskPMT thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskPMT */
void StartTaskPMT(void *argument) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTaskPMT */
	uint16_t ADC_value = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	82fb      	strh	r3, [r7, #22]
	uint8_t averageFactor = 0;
 8001428:	2300      	movs	r3, #0
 800142a:	757b      	strb	r3, [r7, #21]
	uint16_t ADC_oldValue = 0;
 800142c:	2300      	movs	r3, #0
 800142e:	827b      	strh	r3, [r7, #18]
	HAL_ADCEx_Calibration_Start(&hadc1);
 8001430:	4833      	ldr	r0, [pc, #204]	; (8001500 <StartTaskPMT+0xe4>)
 8001432:	f001 fdad 	bl	8002f90 <HAL_ADCEx_Calibration_Start>

	/* Infinite loop */

	for (;;) {
		if (ADC_StartFlag_) {
 8001436:	4b33      	ldr	r3, [pc, #204]	; (8001504 <StartTaskPMT+0xe8>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d03c      	beq.n	80014b8 <StartTaskPMT+0x9c>

			HAL_GPIO_WritePin(Relay_OUT_GPIO_Port, Relay_OUT_Pin, GPIO_PIN_SET);
 800143e:	2201      	movs	r2, #1
 8001440:	2120      	movs	r1, #32
 8001442:	4831      	ldr	r0, [pc, #196]	; (8001508 <StartTaskPMT+0xec>)
 8001444:	f002 f8d8 	bl	80035f8 <HAL_GPIO_WritePin>
			uint32_t currentTime = HAL_GetTick();
 8001448:	f001 f970 	bl	800272c <HAL_GetTick>
 800144c:	60f8      	str	r0, [r7, #12]
			do {
				HAL_ADC_Start(&hadc1);
 800144e:	482c      	ldr	r0, [pc, #176]	; (8001500 <StartTaskPMT+0xe4>)
 8001450:	f001 fa4e 	bl	80028f0 <HAL_ADC_Start>
				ADC_value = (uint16_t) HAL_ADC_GetValue(&hadc1);
 8001454:	482a      	ldr	r0, [pc, #168]	; (8001500 <StartTaskPMT+0xe4>)
 8001456:	f001 fb25 	bl	8002aa4 <HAL_ADC_GetValue>
 800145a:	4603      	mov	r3, r0
 800145c:	82fb      	strh	r3, [r7, #22]
				HAL_ADC_Stop(&hadc1);
 800145e:	4828      	ldr	r0, [pc, #160]	; (8001500 <StartTaskPMT+0xe4>)
 8001460:	f001 faf4 	bl	8002a4c <HAL_ADC_Stop>
				if (averageFactor > 0) {
 8001464:	7d7b      	ldrb	r3, [r7, #21]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d00c      	beq.n	8001484 <StartTaskPMT+0x68>
					ADC_oldValue = ADC_value;
 800146a:	8afb      	ldrh	r3, [r7, #22]
 800146c:	827b      	strh	r3, [r7, #18]
					ADC_value = (uint16_t) ((ADC_oldValue * (averageFactor - 1)
 800146e:	8a7b      	ldrh	r3, [r7, #18]
 8001470:	7d7a      	ldrb	r2, [r7, #21]
 8001472:	3a01      	subs	r2, #1
 8001474:	fb02 f203 	mul.w	r2, r2, r3
							+ ADC_value) / averageFactor);
 8001478:	8afb      	ldrh	r3, [r7, #22]
 800147a:	441a      	add	r2, r3
 800147c:	7d7b      	ldrb	r3, [r7, #21]
 800147e:	fb92 f3f3 	sdiv	r3, r2, r3
					ADC_value = (uint16_t) ((ADC_oldValue * (averageFactor - 1)
 8001482:	82fb      	strh	r3, [r7, #22]
				}
			} while (HAL_GetTick() - currentTime < 1000);
 8001484:	f001 f952 	bl	800272c <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001492:	d3dc      	bcc.n	800144e <StartTaskPMT+0x32>
			sprintf(PMT_State_, "PMT_ADC=%d%c", ADC_value, '\0');
 8001494:	8afa      	ldrh	r2, [r7, #22]
 8001496:	2300      	movs	r3, #0
 8001498:	491c      	ldr	r1, [pc, #112]	; (800150c <StartTaskPMT+0xf0>)
 800149a:	481d      	ldr	r0, [pc, #116]	; (8001510 <StartTaskPMT+0xf4>)
 800149c:	f007 febe 	bl	800921c <siprintf>

			if (HAL_UART_Transmit(&huart1, (uint8_t*) &PMT_State_, strlen(PMT_State_), 1000) == HAL_OK) {
 80014a0:	481b      	ldr	r0, [pc, #108]	; (8001510 <StartTaskPMT+0xf4>)
 80014a2:	f7fe fe55 	bl	8000150 <strlen>
 80014a6:	4603      	mov	r3, r0
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ae:	4918      	ldr	r1, [pc, #96]	; (8001510 <StartTaskPMT+0xf4>)
 80014b0:	4818      	ldr	r0, [pc, #96]	; (8001514 <StartTaskPMT+0xf8>)
 80014b2:	f003 fc38 	bl	8004d26 <HAL_UART_Transmit>
 80014b6:	e01e      	b.n	80014f6 <StartTaskPMT+0xda>

			}
		} else if (TIM_StartFlag_) {
 80014b8:	4b17      	ldr	r3, [pc, #92]	; (8001518 <StartTaskPMT+0xfc>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d01a      	beq.n	80014f6 <StartTaskPMT+0xda>
			HAL_TIM_Base_Start(&htim2);
 80014c0:	4816      	ldr	r0, [pc, #88]	; (800151c <StartTaskPMT+0x100>)
 80014c2:	f002 fec5 	bl	8004250 <HAL_TIM_Base_Start>
			HAL_TIM_Base_Start(&htim3);
 80014c6:	4816      	ldr	r0, [pc, #88]	; (8001520 <StartTaskPMT+0x104>)
 80014c8:	f002 fec2 	bl	8004250 <HAL_TIM_Base_Start>
			HAL_TIM_Base_Start_IT(&htim1);
 80014cc:	4815      	ldr	r0, [pc, #84]	; (8001524 <StartTaskPMT+0x108>)
 80014ce:	f002 ff09 	bl	80042e4 <HAL_TIM_Base_Start_IT>
			sprintf(PMT_State_, "PMT_TIM=%d%c", freq_, '\0');
 80014d2:	4b15      	ldr	r3, [pc, #84]	; (8001528 <StartTaskPMT+0x10c>)
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	2300      	movs	r3, #0
 80014d8:	4914      	ldr	r1, [pc, #80]	; (800152c <StartTaskPMT+0x110>)
 80014da:	480d      	ldr	r0, [pc, #52]	; (8001510 <StartTaskPMT+0xf4>)
 80014dc:	f007 fe9e 	bl	800921c <siprintf>
			if (HAL_UART_Transmit(&huart1, (uint8_t*) &PMT_State_,
					strlen(PMT_State_), 1000) == HAL_OK) {
 80014e0:	480b      	ldr	r0, [pc, #44]	; (8001510 <StartTaskPMT+0xf4>)
 80014e2:	f7fe fe35 	bl	8000150 <strlen>
 80014e6:	4603      	mov	r3, r0
			if (HAL_UART_Transmit(&huart1, (uint8_t*) &PMT_State_,
 80014e8:	b29a      	uxth	r2, r3
 80014ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ee:	4908      	ldr	r1, [pc, #32]	; (8001510 <StartTaskPMT+0xf4>)
 80014f0:	4808      	ldr	r0, [pc, #32]	; (8001514 <StartTaskPMT+0xf8>)
 80014f2:	f003 fc18 	bl	8004d26 <HAL_UART_Transmit>
			}
		}
		osDelay(1);
 80014f6:	2001      	movs	r0, #1
 80014f8:	f003 ffd2 	bl	80054a0 <osDelay>
		if (ADC_StartFlag_) {
 80014fc:	e79b      	b.n	8001436 <StartTaskPMT+0x1a>
 80014fe:	bf00      	nop
 8001500:	200036e0 	.word	0x200036e0
 8001504:	20003859 	.word	0x20003859
 8001508:	40010800 	.word	0x40010800
 800150c:	0800cc10 	.word	0x0800cc10
 8001510:	20003874 	.word	0x20003874
 8001514:	20003a90 	.word	0x20003a90
 8001518:	2000396c 	.word	0x2000396c
 800151c:	20003a48 	.word	0x20003a48
 8001520:	200039b8 	.word	0x200039b8
 8001524:	20003a00 	.word	0x20003a00
 8001528:	20003870 	.word	0x20003870
 800152c:	0800cc20 	.word	0x0800cc20

08001530 <HAL_TIM_PeriodElapsedCallback>:
	/* USER CODE END StartTaskPMT */
}

//-  
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	4a11      	ldr	r2, [pc, #68]	; (8001580 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d119      	bne.n	8001574 <HAL_TIM_PeriodElapsedCallback+0x44>
		uint16_t TIM2_count = __HAL_TIM_GET_COUNTER(&htim2);
 8001540:	4b10      	ldr	r3, [pc, #64]	; (8001584 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001546:	81fb      	strh	r3, [r7, #14]
		//   TIM2
		//(  
		//   )
		uint16_t TIM2_overflows = __HAL_TIM_GET_COUNTER(&htim3);
 8001548:	4b0f      	ldr	r3, [pc, #60]	; (8001588 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800154e:	81bb      	strh	r3, [r7, #12]
		//   TIM3
		freq_ = TIM2_count + (TIM2_overflows * 65535) + TIM2_overflows;
 8001550:	89f9      	ldrh	r1, [r7, #14]
 8001552:	89ba      	ldrh	r2, [r7, #12]
 8001554:	4613      	mov	r3, r2
 8001556:	041b      	lsls	r3, r3, #16
 8001558:	1a9b      	subs	r3, r3, r2
 800155a:	18ca      	adds	r2, r1, r3
 800155c:	89bb      	ldrh	r3, [r7, #12]
 800155e:	4413      	add	r3, r2
 8001560:	4a0a      	ldr	r2, [pc, #40]	; (800158c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001562:	6013      	str	r3, [r2, #0]
        // 
        //    
		__HAL_TIM_SET_COUNTER(&htim2, 0x0000);
 8001564:	4b07      	ldr	r3, [pc, #28]	; (8001584 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2200      	movs	r2, #0
 800156a:	625a      	str	r2, [r3, #36]	; 0x24
        //   2  3
		__HAL_TIM_SET_COUNTER(&htim3, 0x0000);
 800156c:	4b06      	ldr	r3, [pc, #24]	; (8001588 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2200      	movs	r2, #0
 8001572:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
 8001574:	bf00      	nop
 8001576:	3714      	adds	r7, #20
 8001578:	46bd      	mov	sp, r7
 800157a:	bc80      	pop	{r7}
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	20003a00 	.word	0x20003a00
 8001584:	20003a48 	.word	0x20003a48
 8001588:	200039b8 	.word	0x200039b8
 800158c:	20003870 	.word	0x20003870

08001590 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b088      	sub	sp, #32
 8001594:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001596:	f107 0310 	add.w	r3, r7, #16
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]
 80015a2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a4:	4b37      	ldr	r3, [pc, #220]	; (8001684 <MX_GPIO_Init+0xf4>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	4a36      	ldr	r2, [pc, #216]	; (8001684 <MX_GPIO_Init+0xf4>)
 80015aa:	f043 0310 	orr.w	r3, r3, #16
 80015ae:	6193      	str	r3, [r2, #24]
 80015b0:	4b34      	ldr	r3, [pc, #208]	; (8001684 <MX_GPIO_Init+0xf4>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	f003 0310 	and.w	r3, r3, #16
 80015b8:	60fb      	str	r3, [r7, #12]
 80015ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015bc:	4b31      	ldr	r3, [pc, #196]	; (8001684 <MX_GPIO_Init+0xf4>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	4a30      	ldr	r2, [pc, #192]	; (8001684 <MX_GPIO_Init+0xf4>)
 80015c2:	f043 0320 	orr.w	r3, r3, #32
 80015c6:	6193      	str	r3, [r2, #24]
 80015c8:	4b2e      	ldr	r3, [pc, #184]	; (8001684 <MX_GPIO_Init+0xf4>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	f003 0320 	and.w	r3, r3, #32
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d4:	4b2b      	ldr	r3, [pc, #172]	; (8001684 <MX_GPIO_Init+0xf4>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	4a2a      	ldr	r2, [pc, #168]	; (8001684 <MX_GPIO_Init+0xf4>)
 80015da:	f043 0304 	orr.w	r3, r3, #4
 80015de:	6193      	str	r3, [r2, #24]
 80015e0:	4b28      	ldr	r3, [pc, #160]	; (8001684 <MX_GPIO_Init+0xf4>)
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	f003 0304 	and.w	r3, r3, #4
 80015e8:	607b      	str	r3, [r7, #4]
 80015ea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ec:	4b25      	ldr	r3, [pc, #148]	; (8001684 <MX_GPIO_Init+0xf4>)
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	4a24      	ldr	r2, [pc, #144]	; (8001684 <MX_GPIO_Init+0xf4>)
 80015f2:	f043 0308 	orr.w	r3, r3, #8
 80015f6:	6193      	str	r3, [r2, #24]
 80015f8:	4b22      	ldr	r3, [pc, #136]	; (8001684 <MX_GPIO_Init+0xf4>)
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	f003 0308 	and.w	r3, r3, #8
 8001600:	603b      	str	r3, [r7, #0]
 8001602:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001604:	2200      	movs	r2, #0
 8001606:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800160a:	481f      	ldr	r0, [pc, #124]	; (8001688 <MX_GPIO_Init+0xf8>)
 800160c:	f001 fff4 	bl	80035f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|Relay_OUT_Pin|LED2_Pin, GPIO_PIN_RESET);
 8001610:	2200      	movs	r2, #0
 8001612:	2164      	movs	r1, #100	; 0x64
 8001614:	481d      	ldr	r0, [pc, #116]	; (800168c <MX_GPIO_Init+0xfc>)
 8001616:	f001 ffef 	bl	80035f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR_Pin|STEP_Pin, GPIO_PIN_RESET);
 800161a:	2200      	movs	r2, #0
 800161c:	2103      	movs	r1, #3
 800161e:	481c      	ldr	r0, [pc, #112]	; (8001690 <MX_GPIO_Init+0x100>)
 8001620:	f001 ffea 	bl	80035f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001624:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001628:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800162a:	2301      	movs	r3, #1
 800162c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001632:	2302      	movs	r3, #2
 8001634:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001636:	f107 0310 	add.w	r3, r7, #16
 800163a:	4619      	mov	r1, r3
 800163c:	4812      	ldr	r0, [pc, #72]	; (8001688 <MX_GPIO_Init+0xf8>)
 800163e:	f001 fe57 	bl	80032f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED1_Pin|Relay_OUT_Pin|LED2_Pin;
 8001642:	2364      	movs	r3, #100	; 0x64
 8001644:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001646:	2301      	movs	r3, #1
 8001648:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800164a:	2302      	movs	r3, #2
 800164c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164e:	2302      	movs	r3, #2
 8001650:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001652:	f107 0310 	add.w	r3, r7, #16
 8001656:	4619      	mov	r1, r3
 8001658:	480c      	ldr	r0, [pc, #48]	; (800168c <MX_GPIO_Init+0xfc>)
 800165a:	f001 fe49 	bl	80032f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DIR_Pin|STEP_Pin;
 800165e:	2303      	movs	r3, #3
 8001660:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001662:	2301      	movs	r3, #1
 8001664:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	2300      	movs	r3, #0
 8001668:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166a:	2302      	movs	r3, #2
 800166c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800166e:	f107 0310 	add.w	r3, r7, #16
 8001672:	4619      	mov	r1, r3
 8001674:	4806      	ldr	r0, [pc, #24]	; (8001690 <MX_GPIO_Init+0x100>)
 8001676:	f001 fe3b 	bl	80032f0 <HAL_GPIO_Init>

}
 800167a:	bf00      	nop
 800167c:	3720      	adds	r7, #32
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40021000 	.word	0x40021000
 8001688:	40011000 	.word	0x40011000
 800168c:	40010800 	.word	0x40010800
 8001690:	40010c00 	.word	0x40010c00

08001694 <main>:

void SystemClock_Config(void);
void MX_FREERTOS_Init(void);

int main(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  HAL_Init();
 8001698:	f001 f832 	bl	8002700 <HAL_Init>
  SystemClock_Config();
 800169c:	f000 f815 	bl	80016ca <SystemClock_Config>
  MX_GPIO_Init();
 80016a0:	f7ff ff76 	bl	8001590 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80016a4:	f000 fb6a 	bl	8001d7c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80016a8:	f7ff fd14 	bl	80010d4 <MX_ADC1_Init>
  MX_TIM1_Init();
 80016ac:	f000 f9ee 	bl	8001a8c <MX_TIM1_Init>
  MX_TIM2_Init();
 80016b0:	f000 fa46 	bl	8001b40 <MX_TIM2_Init>
  MX_TIM3_Init();
 80016b4:	f000 faae 	bl	8001c14 <MX_TIM3_Init>

  osKernelInitialize();
 80016b8:	f003 fde2 	bl	8005280 <osKernelInitialize>
  //  FreeTos
  MX_FREERTOS_Init();
 80016bc:	f7ff fd96 	bl	80011ec <MX_FREERTOS_Init>
  osKernelStart();
 80016c0:	f003 fe10 	bl	80052e4 <osKernelStart>
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	bd80      	pop	{r7, pc}

080016ca <SystemClock_Config>:

void SystemClock_Config(void)
{
 80016ca:	b580      	push	{r7, lr}
 80016cc:	b094      	sub	sp, #80	; 0x50
 80016ce:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016d4:	2228      	movs	r2, #40	; 0x28
 80016d6:	2100      	movs	r1, #0
 80016d8:	4618      	mov	r0, r3
 80016da:	f006 fe4c 	bl	8008376 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016de:	f107 0314 	add.w	r3, r7, #20
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	605a      	str	r2, [r3, #4]
 80016e8:	609a      	str	r2, [r3, #8]
 80016ea:	60da      	str	r2, [r3, #12]
 80016ec:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016fa:	2301      	movs	r3, #1
 80016fc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001702:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001704:	2300      	movs	r3, #0
 8001706:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001708:	2301      	movs	r3, #1
 800170a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800170c:	2302      	movs	r3, #2
 800170e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001710:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001714:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001716:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800171a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800171c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001720:	4618      	mov	r0, r3
 8001722:	f001 ff81 	bl	8003628 <HAL_RCC_OscConfig>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800172c:	f000 f828 	bl	8001780 <Error_Handler>
  }
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001730:	230f      	movs	r3, #15
 8001732:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001734:	2302      	movs	r3, #2
 8001736:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001738:	2300      	movs	r3, #0
 800173a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800173c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001740:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001742:	2300      	movs	r3, #0
 8001744:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001746:	f107 0314 	add.w	r3, r7, #20
 800174a:	2102      	movs	r1, #2
 800174c:	4618      	mov	r0, r3
 800174e:	f002 f9eb 	bl	8003b28 <HAL_RCC_ClockConfig>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001758:	f000 f812 	bl	8001780 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800175c:	2302      	movs	r3, #2
 800175e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001760:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001764:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001766:	1d3b      	adds	r3, r7, #4
 8001768:	4618      	mov	r0, r3
 800176a:	f002 fba7 	bl	8003ebc <HAL_RCCEx_PeriphCLKConfig>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001774:	f000 f804 	bl	8001780 <Error_Handler>
  }
}
 8001778:	bf00      	nop
 800177a:	3750      	adds	r7, #80	; 0x50
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}

08001780 <Error_Handler>:

void Error_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001784:	b672      	cpsid	i
}
 8001786:	bf00      	nop
  __disable_irq();
  while (1)
 8001788:	e7fe      	b.n	8001788 <Error_Handler+0x8>
	...

0800178c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001792:	4b18      	ldr	r3, [pc, #96]	; (80017f4 <HAL_MspInit+0x68>)
 8001794:	699b      	ldr	r3, [r3, #24]
 8001796:	4a17      	ldr	r2, [pc, #92]	; (80017f4 <HAL_MspInit+0x68>)
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	6193      	str	r3, [r2, #24]
 800179e:	4b15      	ldr	r3, [pc, #84]	; (80017f4 <HAL_MspInit+0x68>)
 80017a0:	699b      	ldr	r3, [r3, #24]
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	60bb      	str	r3, [r7, #8]
 80017a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017aa:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <HAL_MspInit+0x68>)
 80017ac:	69db      	ldr	r3, [r3, #28]
 80017ae:	4a11      	ldr	r2, [pc, #68]	; (80017f4 <HAL_MspInit+0x68>)
 80017b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017b4:	61d3      	str	r3, [r2, #28]
 80017b6:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <HAL_MspInit+0x68>)
 80017b8:	69db      	ldr	r3, [r3, #28]
 80017ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017c2:	2200      	movs	r2, #0
 80017c4:	210f      	movs	r1, #15
 80017c6:	f06f 0001 	mvn.w	r0, #1
 80017ca:	f001 fd62 	bl	8003292 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80017ce:	4b0a      	ldr	r3, [pc, #40]	; (80017f8 <HAL_MspInit+0x6c>)
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	60fb      	str	r3, [r7, #12]
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	4a04      	ldr	r2, [pc, #16]	; (80017f8 <HAL_MspInit+0x6c>)
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ea:	bf00      	nop
 80017ec:	3710      	adds	r7, #16
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40021000 	.word	0x40021000
 80017f8:	40010000 	.word	0x40010000

080017fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b08c      	sub	sp, #48	; 0x30
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001804:	2300      	movs	r3, #0
 8001806:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 800180c:	2200      	movs	r2, #0
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	201e      	movs	r0, #30
 8001812:	f001 fd3e 	bl	8003292 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001816:	201e      	movs	r0, #30
 8001818:	f001 fd57 	bl	80032ca <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800181c:	4b1f      	ldr	r3, [pc, #124]	; (800189c <HAL_InitTick+0xa0>)
 800181e:	69db      	ldr	r3, [r3, #28]
 8001820:	4a1e      	ldr	r2, [pc, #120]	; (800189c <HAL_InitTick+0xa0>)
 8001822:	f043 0304 	orr.w	r3, r3, #4
 8001826:	61d3      	str	r3, [r2, #28]
 8001828:	4b1c      	ldr	r3, [pc, #112]	; (800189c <HAL_InitTick+0xa0>)
 800182a:	69db      	ldr	r3, [r3, #28]
 800182c:	f003 0304 	and.w	r3, r3, #4
 8001830:	60fb      	str	r3, [r7, #12]
 8001832:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001834:	f107 0210 	add.w	r2, r7, #16
 8001838:	f107 0314 	add.w	r3, r7, #20
 800183c:	4611      	mov	r1, r2
 800183e:	4618      	mov	r0, r3
 8001840:	f002 faee 	bl	8003e20 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001844:	f002 fac4 	bl	8003dd0 <HAL_RCC_GetPCLK1Freq>
 8001848:	4603      	mov	r3, r0
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800184e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001850:	4a13      	ldr	r2, [pc, #76]	; (80018a0 <HAL_InitTick+0xa4>)
 8001852:	fba2 2303 	umull	r2, r3, r2, r3
 8001856:	0c9b      	lsrs	r3, r3, #18
 8001858:	3b01      	subs	r3, #1
 800185a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800185c:	4b11      	ldr	r3, [pc, #68]	; (80018a4 <HAL_InitTick+0xa8>)
 800185e:	4a12      	ldr	r2, [pc, #72]	; (80018a8 <HAL_InitTick+0xac>)
 8001860:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001862:	4b10      	ldr	r3, [pc, #64]	; (80018a4 <HAL_InitTick+0xa8>)
 8001864:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001868:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800186a:	4a0e      	ldr	r2, [pc, #56]	; (80018a4 <HAL_InitTick+0xa8>)
 800186c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800186e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001870:	4b0c      	ldr	r3, [pc, #48]	; (80018a4 <HAL_InitTick+0xa8>)
 8001872:	2200      	movs	r2, #0
 8001874:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001876:	4b0b      	ldr	r3, [pc, #44]	; (80018a4 <HAL_InitTick+0xa8>)
 8001878:	2200      	movs	r2, #0
 800187a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 800187c:	4809      	ldr	r0, [pc, #36]	; (80018a4 <HAL_InitTick+0xa8>)
 800187e:	f002 fc97 	bl	80041b0 <HAL_TIM_Base_Init>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d104      	bne.n	8001892 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8001888:	4806      	ldr	r0, [pc, #24]	; (80018a4 <HAL_InitTick+0xa8>)
 800188a:	f002 fd2b 	bl	80042e4 <HAL_TIM_Base_Start_IT>
 800188e:	4603      	mov	r3, r0
 8001890:	e000      	b.n	8001894 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
}
 8001894:	4618      	mov	r0, r3
 8001896:	3730      	adds	r7, #48	; 0x30
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40021000 	.word	0x40021000
 80018a0:	431bde83 	.word	0x431bde83
 80018a4:	20003970 	.word	0x20003970
 80018a8:	40000800 	.word	0x40000800

080018ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018b0:	e7fe      	b.n	80018b0 <NMI_Handler+0x4>

080018b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018b2:	b480      	push	{r7}
 80018b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018b6:	e7fe      	b.n	80018b6 <HardFault_Handler+0x4>

080018b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018bc:	e7fe      	b.n	80018bc <MemManage_Handler+0x4>

080018be <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018be:	b480      	push	{r7}
 80018c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018c2:	e7fe      	b.n	80018c2 <BusFault_Handler+0x4>

080018c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018c8:	e7fe      	b.n	80018c8 <UsageFault_Handler+0x4>

080018ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018ca:	b480      	push	{r7}
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bc80      	pop	{r7}
 80018d4:	4770      	bx	lr
	...

080018d8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80018dc:	4802      	ldr	r0, [pc, #8]	; (80018e8 <ADC1_2_IRQHandler+0x10>)
 80018de:	f001 f8ed 	bl	8002abc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80018e2:	bf00      	nop
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	200036e0 	.word	0x200036e0

080018ec <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80018f0:	4802      	ldr	r0, [pc, #8]	; (80018fc <TIM4_IRQHandler+0x10>)
 80018f2:	f002 fda2 	bl	800443a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20003970 	.word	0x20003970

08001900 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
	return 1;
 8001904:	2301      	movs	r3, #1
}
 8001906:	4618      	mov	r0, r3
 8001908:	46bd      	mov	sp, r7
 800190a:	bc80      	pop	{r7}
 800190c:	4770      	bx	lr

0800190e <_kill>:

int _kill(int pid, int sig)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b082      	sub	sp, #8
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
 8001916:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001918:	f006 fbfc 	bl	8008114 <__errno>
 800191c:	4603      	mov	r3, r0
 800191e:	2216      	movs	r2, #22
 8001920:	601a      	str	r2, [r3, #0]
	return -1;
 8001922:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001926:	4618      	mov	r0, r3
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <_exit>:

void _exit (int status)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b082      	sub	sp, #8
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001936:	f04f 31ff 	mov.w	r1, #4294967295
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f7ff ffe7 	bl	800190e <_kill>
	while (1) {}		/* Make sure we hang here */
 8001940:	e7fe      	b.n	8001940 <_exit+0x12>

08001942 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001942:	b580      	push	{r7, lr}
 8001944:	b086      	sub	sp, #24
 8001946:	af00      	add	r7, sp, #0
 8001948:	60f8      	str	r0, [r7, #12]
 800194a:	60b9      	str	r1, [r7, #8]
 800194c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800194e:	2300      	movs	r3, #0
 8001950:	617b      	str	r3, [r7, #20]
 8001952:	e00a      	b.n	800196a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001954:	f3af 8000 	nop.w
 8001958:	4601      	mov	r1, r0
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	1c5a      	adds	r2, r3, #1
 800195e:	60ba      	str	r2, [r7, #8]
 8001960:	b2ca      	uxtb	r2, r1
 8001962:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	3301      	adds	r3, #1
 8001968:	617b      	str	r3, [r7, #20]
 800196a:	697a      	ldr	r2, [r7, #20]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	429a      	cmp	r2, r3
 8001970:	dbf0      	blt.n	8001954 <_read+0x12>
	}

return len;
 8001972:	687b      	ldr	r3, [r7, #4]
}
 8001974:	4618      	mov	r0, r3
 8001976:	3718      	adds	r7, #24
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001988:	2300      	movs	r3, #0
 800198a:	617b      	str	r3, [r7, #20]
 800198c:	e009      	b.n	80019a2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	1c5a      	adds	r2, r3, #1
 8001992:	60ba      	str	r2, [r7, #8]
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	4618      	mov	r0, r3
 8001998:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	3301      	adds	r3, #1
 80019a0:	617b      	str	r3, [r7, #20]
 80019a2:	697a      	ldr	r2, [r7, #20]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	429a      	cmp	r2, r3
 80019a8:	dbf1      	blt.n	800198e <_write+0x12>
	}
	return len;
 80019aa:	687b      	ldr	r3, [r7, #4]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3718      	adds	r7, #24
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <_close>:

int _close(int file)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
	return -1;
 80019bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bc80      	pop	{r7}
 80019c8:	4770      	bx	lr

080019ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019ca:	b480      	push	{r7}
 80019cc:	b083      	sub	sp, #12
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
 80019d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019da:	605a      	str	r2, [r3, #4]
	return 0;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bc80      	pop	{r7}
 80019e6:	4770      	bx	lr

080019e8 <_isatty>:

int _isatty(int file)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
	return 1;
 80019f0:	2301      	movs	r3, #1
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bc80      	pop	{r7}
 80019fa:	4770      	bx	lr

080019fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	607a      	str	r2, [r7, #4]
	return 0;
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3714      	adds	r7, #20
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bc80      	pop	{r7}
 8001a12:	4770      	bx	lr

08001a14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a1c:	4a14      	ldr	r2, [pc, #80]	; (8001a70 <_sbrk+0x5c>)
 8001a1e:	4b15      	ldr	r3, [pc, #84]	; (8001a74 <_sbrk+0x60>)
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a28:	4b13      	ldr	r3, [pc, #76]	; (8001a78 <_sbrk+0x64>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d102      	bne.n	8001a36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a30:	4b11      	ldr	r3, [pc, #68]	; (8001a78 <_sbrk+0x64>)
 8001a32:	4a12      	ldr	r2, [pc, #72]	; (8001a7c <_sbrk+0x68>)
 8001a34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a36:	4b10      	ldr	r3, [pc, #64]	; (8001a78 <_sbrk+0x64>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d207      	bcs.n	8001a54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a44:	f006 fb66 	bl	8008114 <__errno>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	220c      	movs	r2, #12
 8001a4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a52:	e009      	b.n	8001a68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a54:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <_sbrk+0x64>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a5a:	4b07      	ldr	r3, [pc, #28]	; (8001a78 <_sbrk+0x64>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4413      	add	r3, r2
 8001a62:	4a05      	ldr	r2, [pc, #20]	; (8001a78 <_sbrk+0x64>)
 8001a64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a66:	68fb      	ldr	r3, [r7, #12]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3718      	adds	r7, #24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	20005000 	.word	0x20005000
 8001a74:	00000400 	.word	0x00000400
 8001a78:	200001fc 	.word	0x200001fc
 8001a7c:	20003b28 	.word	0x20003b28

08001a80 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bc80      	pop	{r7}
 8001a8a:	4770      	bx	lr

08001a8c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b086      	sub	sp, #24
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a92:	f107 0308 	add.w	r3, r7, #8
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	609a      	str	r2, [r3, #8]
 8001a9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aa0:	463b      	mov	r3, r7
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001aa8:	4b23      	ldr	r3, [pc, #140]	; (8001b38 <MX_TIM1_Init+0xac>)
 8001aaa:	4a24      	ldr	r2, [pc, #144]	; (8001b3c <MX_TIM1_Init+0xb0>)
 8001aac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 12000-1;
 8001aae:	4b22      	ldr	r3, [pc, #136]	; (8001b38 <MX_TIM1_Init+0xac>)
 8001ab0:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001ab4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001ab6:	4b20      	ldr	r3, [pc, #128]	; (8001b38 <MX_TIM1_Init+0xac>)
 8001ab8:	2210      	movs	r2, #16
 8001aba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8001abc:	4b1e      	ldr	r3, [pc, #120]	; (8001b38 <MX_TIM1_Init+0xac>)
 8001abe:	f242 720f 	movw	r2, #9999	; 0x270f
 8001ac2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ac4:	4b1c      	ldr	r3, [pc, #112]	; (8001b38 <MX_TIM1_Init+0xac>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001aca:	4b1b      	ldr	r3, [pc, #108]	; (8001b38 <MX_TIM1_Init+0xac>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ad0:	4b19      	ldr	r3, [pc, #100]	; (8001b38 <MX_TIM1_Init+0xac>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ad6:	4818      	ldr	r0, [pc, #96]	; (8001b38 <MX_TIM1_Init+0xac>)
 8001ad8:	f002 fb6a 	bl	80041b0 <HAL_TIM_Base_Init>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001ae2:	f7ff fe4d 	bl	8001780 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ae6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001aec:	f107 0308 	add.w	r3, r7, #8
 8001af0:	4619      	mov	r1, r3
 8001af2:	4811      	ldr	r0, [pc, #68]	; (8001b38 <MX_TIM1_Init+0xac>)
 8001af4:	f002 fda9 	bl	800464a <HAL_TIM_ConfigClockSource>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001afe:	f7ff fe3f 	bl	8001780 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 8001b02:	2108      	movs	r1, #8
 8001b04:	480c      	ldr	r0, [pc, #48]	; (8001b38 <MX_TIM1_Init+0xac>)
 8001b06:	f002 fc3f 	bl	8004388 <HAL_TIM_OnePulse_Init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001b10:	f7ff fe36 	bl	8001780 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8001b14:	2310      	movs	r3, #16
 8001b16:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001b18:	2380      	movs	r3, #128	; 0x80
 8001b1a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b1c:	463b      	mov	r3, r7
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4805      	ldr	r0, [pc, #20]	; (8001b38 <MX_TIM1_Init+0xac>)
 8001b22:	f003 f843 	bl	8004bac <HAL_TIMEx_MasterConfigSynchronization>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001b2c:	f7ff fe28 	bl	8001780 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b30:	bf00      	nop
 8001b32:	3718      	adds	r7, #24
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	20003a00 	.word	0x20003a00
 8001b3c:	40012c00 	.word	0x40012c00

08001b40 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08c      	sub	sp, #48	; 0x30
 8001b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b46:	f107 0320 	add.w	r3, r7, #32
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]
 8001b50:	609a      	str	r2, [r3, #8]
 8001b52:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001b54:	f107 030c 	add.w	r3, r7, #12
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	60da      	str	r2, [r3, #12]
 8001b62:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b64:	1d3b      	adds	r3, r7, #4
 8001b66:	2200      	movs	r2, #0
 8001b68:	601a      	str	r2, [r3, #0]
 8001b6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b6c:	4b28      	ldr	r3, [pc, #160]	; (8001c10 <MX_TIM2_Init+0xd0>)
 8001b6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b72:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b74:	4b26      	ldr	r3, [pc, #152]	; (8001c10 <MX_TIM2_Init+0xd0>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b7a:	4b25      	ldr	r3, [pc, #148]	; (8001c10 <MX_TIM2_Init+0xd0>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001b80:	4b23      	ldr	r3, [pc, #140]	; (8001c10 <MX_TIM2_Init+0xd0>)
 8001b82:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b86:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b88:	4b21      	ldr	r3, [pc, #132]	; (8001c10 <MX_TIM2_Init+0xd0>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b8e:	4b20      	ldr	r3, [pc, #128]	; (8001c10 <MX_TIM2_Init+0xd0>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b94:	481e      	ldr	r0, [pc, #120]	; (8001c10 <MX_TIM2_Init+0xd0>)
 8001b96:	f002 fb0b 	bl	80041b0 <HAL_TIM_Base_Init>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8001ba0:	f7ff fdee 	bl	8001780 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8001ba4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ba8:	623b      	str	r3, [r7, #32]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8001baa:	2300      	movs	r3, #0
 8001bac:	627b      	str	r3, [r7, #36]	; 0x24
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	62bb      	str	r3, [r7, #40]	; 0x28
  sClockSourceConfig.ClockFilter = 0;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001bb6:	f107 0320 	add.w	r3, r7, #32
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4814      	ldr	r0, [pc, #80]	; (8001c10 <MX_TIM2_Init+0xd0>)
 8001bbe:	f002 fd44 	bl	800464a <HAL_TIM_ConfigClockSource>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001bc8:	f7ff fdda 	bl	8001780 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8001bcc:	2305      	movs	r3, #5
 8001bce:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001bd4:	f107 030c 	add.w	r3, r7, #12
 8001bd8:	4619      	mov	r1, r3
 8001bda:	480d      	ldr	r0, [pc, #52]	; (8001c10 <MX_TIM2_Init+0xd0>)
 8001bdc:	f002 fdf9 	bl	80047d2 <HAL_TIM_SlaveConfigSynchro>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8001be6:	f7ff fdcb 	bl	8001780 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001bea:	2320      	movs	r3, #32
 8001bec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bf2:	1d3b      	adds	r3, r7, #4
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4806      	ldr	r0, [pc, #24]	; (8001c10 <MX_TIM2_Init+0xd0>)
 8001bf8:	f002 ffd8 	bl	8004bac <HAL_TIMEx_MasterConfigSynchronization>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8001c02:	f7ff fdbd 	bl	8001780 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c06:	bf00      	nop
 8001c08:	3730      	adds	r7, #48	; 0x30
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20003a48 	.word	0x20003a48

08001c14 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b088      	sub	sp, #32
 8001c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001c1a:	f107 030c 	add.w	r3, r7, #12
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	605a      	str	r2, [r3, #4]
 8001c24:	609a      	str	r2, [r3, #8]
 8001c26:	60da      	str	r2, [r3, #12]
 8001c28:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c2a:	1d3b      	adds	r3, r7, #4
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c32:	4b1e      	ldr	r3, [pc, #120]	; (8001cac <MX_TIM3_Init+0x98>)
 8001c34:	4a1e      	ldr	r2, [pc, #120]	; (8001cb0 <MX_TIM3_Init+0x9c>)
 8001c36:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c38:	4b1c      	ldr	r3, [pc, #112]	; (8001cac <MX_TIM3_Init+0x98>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c3e:	4b1b      	ldr	r3, [pc, #108]	; (8001cac <MX_TIM3_Init+0x98>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001c44:	4b19      	ldr	r3, [pc, #100]	; (8001cac <MX_TIM3_Init+0x98>)
 8001c46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c4a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c4c:	4b17      	ldr	r3, [pc, #92]	; (8001cac <MX_TIM3_Init+0x98>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c52:	4b16      	ldr	r3, [pc, #88]	; (8001cac <MX_TIM3_Init+0x98>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c58:	4814      	ldr	r0, [pc, #80]	; (8001cac <MX_TIM3_Init+0x98>)
 8001c5a:	f002 faa9 	bl	80041b0 <HAL_TIM_Base_Init>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001c64:	f7ff fd8c 	bl	8001780 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8001c68:	2307      	movs	r3, #7
 8001c6a:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8001c6c:	2310      	movs	r3, #16
 8001c6e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001c70:	f107 030c 	add.w	r3, r7, #12
 8001c74:	4619      	mov	r1, r3
 8001c76:	480d      	ldr	r0, [pc, #52]	; (8001cac <MX_TIM3_Init+0x98>)
 8001c78:	f002 fdab 	bl	80047d2 <HAL_TIM_SlaveConfigSynchro>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001c82:	f7ff fd7d 	bl	8001780 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c86:	2300      	movs	r3, #0
 8001c88:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c8e:	1d3b      	adds	r3, r7, #4
 8001c90:	4619      	mov	r1, r3
 8001c92:	4806      	ldr	r0, [pc, #24]	; (8001cac <MX_TIM3_Init+0x98>)
 8001c94:	f002 ff8a 	bl	8004bac <HAL_TIMEx_MasterConfigSynchronization>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001c9e:	f7ff fd6f 	bl	8001780 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ca2:	bf00      	nop
 8001ca4:	3720      	adds	r7, #32
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	200039b8 	.word	0x200039b8
 8001cb0:	40000400 	.word	0x40000400

08001cb4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b08a      	sub	sp, #40	; 0x28
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbc:	f107 0318 	add.w	r3, r7, #24
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM1)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a27      	ldr	r2, [pc, #156]	; (8001d6c <HAL_TIM_Base_MspInit+0xb8>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d10c      	bne.n	8001cee <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cd4:	4b26      	ldr	r3, [pc, #152]	; (8001d70 <HAL_TIM_Base_MspInit+0xbc>)
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	4a25      	ldr	r2, [pc, #148]	; (8001d70 <HAL_TIM_Base_MspInit+0xbc>)
 8001cda:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001cde:	6193      	str	r3, [r2, #24]
 8001ce0:	4b23      	ldr	r3, [pc, #140]	; (8001d70 <HAL_TIM_Base_MspInit+0xbc>)
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001cec:	e03a      	b.n	8001d64 <HAL_TIM_Base_MspInit+0xb0>
  else if(tim_baseHandle->Instance==TIM2)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cf6:	d124      	bne.n	8001d42 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cf8:	4b1d      	ldr	r3, [pc, #116]	; (8001d70 <HAL_TIM_Base_MspInit+0xbc>)
 8001cfa:	69db      	ldr	r3, [r3, #28]
 8001cfc:	4a1c      	ldr	r2, [pc, #112]	; (8001d70 <HAL_TIM_Base_MspInit+0xbc>)
 8001cfe:	f043 0301 	orr.w	r3, r3, #1
 8001d02:	61d3      	str	r3, [r2, #28]
 8001d04:	4b1a      	ldr	r3, [pc, #104]	; (8001d70 <HAL_TIM_Base_MspInit+0xbc>)
 8001d06:	69db      	ldr	r3, [r3, #28]
 8001d08:	f003 0301 	and.w	r3, r3, #1
 8001d0c:	613b      	str	r3, [r7, #16]
 8001d0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d10:	4b17      	ldr	r3, [pc, #92]	; (8001d70 <HAL_TIM_Base_MspInit+0xbc>)
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	4a16      	ldr	r2, [pc, #88]	; (8001d70 <HAL_TIM_Base_MspInit+0xbc>)
 8001d16:	f043 0304 	orr.w	r3, r3, #4
 8001d1a:	6193      	str	r3, [r2, #24]
 8001d1c:	4b14      	ldr	r3, [pc, #80]	; (8001d70 <HAL_TIM_Base_MspInit+0xbc>)
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	f003 0304 	and.w	r3, r3, #4
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d34:	f107 0318 	add.w	r3, r7, #24
 8001d38:	4619      	mov	r1, r3
 8001d3a:	480e      	ldr	r0, [pc, #56]	; (8001d74 <HAL_TIM_Base_MspInit+0xc0>)
 8001d3c:	f001 fad8 	bl	80032f0 <HAL_GPIO_Init>
}
 8001d40:	e010      	b.n	8001d64 <HAL_TIM_Base_MspInit+0xb0>
  else if(tim_baseHandle->Instance==TIM3)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a0c      	ldr	r2, [pc, #48]	; (8001d78 <HAL_TIM_Base_MspInit+0xc4>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d10b      	bne.n	8001d64 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d4c:	4b08      	ldr	r3, [pc, #32]	; (8001d70 <HAL_TIM_Base_MspInit+0xbc>)
 8001d4e:	69db      	ldr	r3, [r3, #28]
 8001d50:	4a07      	ldr	r2, [pc, #28]	; (8001d70 <HAL_TIM_Base_MspInit+0xbc>)
 8001d52:	f043 0302 	orr.w	r3, r3, #2
 8001d56:	61d3      	str	r3, [r2, #28]
 8001d58:	4b05      	ldr	r3, [pc, #20]	; (8001d70 <HAL_TIM_Base_MspInit+0xbc>)
 8001d5a:	69db      	ldr	r3, [r3, #28]
 8001d5c:	f003 0302 	and.w	r3, r3, #2
 8001d60:	60bb      	str	r3, [r7, #8]
 8001d62:	68bb      	ldr	r3, [r7, #8]
}
 8001d64:	bf00      	nop
 8001d66:	3728      	adds	r7, #40	; 0x28
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	40012c00 	.word	0x40012c00
 8001d70:	40021000 	.word	0x40021000
 8001d74:	40010800 	.word	0x40010800
 8001d78:	40000400 	.word	0x40000400

08001d7c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d80:	4b11      	ldr	r3, [pc, #68]	; (8001dc8 <MX_USART1_UART_Init+0x4c>)
 8001d82:	4a12      	ldr	r2, [pc, #72]	; (8001dcc <MX_USART1_UART_Init+0x50>)
 8001d84:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d86:	4b10      	ldr	r3, [pc, #64]	; (8001dc8 <MX_USART1_UART_Init+0x4c>)
 8001d88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d8c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d8e:	4b0e      	ldr	r3, [pc, #56]	; (8001dc8 <MX_USART1_UART_Init+0x4c>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d94:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <MX_USART1_UART_Init+0x4c>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d9a:	4b0b      	ldr	r3, [pc, #44]	; (8001dc8 <MX_USART1_UART_Init+0x4c>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001da0:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <MX_USART1_UART_Init+0x4c>)
 8001da2:	220c      	movs	r2, #12
 8001da4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001da6:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <MX_USART1_UART_Init+0x4c>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dac:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <MX_USART1_UART_Init+0x4c>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001db2:	4805      	ldr	r0, [pc, #20]	; (8001dc8 <MX_USART1_UART_Init+0x4c>)
 8001db4:	f002 ff6a 	bl	8004c8c <HAL_UART_Init>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001dbe:	f7ff fcdf 	bl	8001780 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001dc2:	bf00      	nop
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	20003a90 	.word	0x20003a90
 8001dcc:	40013800 	.word	0x40013800

08001dd0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b088      	sub	sp, #32
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd8:	f107 0310 	add.w	r3, r7, #16
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a1c      	ldr	r2, [pc, #112]	; (8001e5c <HAL_UART_MspInit+0x8c>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d131      	bne.n	8001e54 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001df0:	4b1b      	ldr	r3, [pc, #108]	; (8001e60 <HAL_UART_MspInit+0x90>)
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	4a1a      	ldr	r2, [pc, #104]	; (8001e60 <HAL_UART_MspInit+0x90>)
 8001df6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dfa:	6193      	str	r3, [r2, #24]
 8001dfc:	4b18      	ldr	r3, [pc, #96]	; (8001e60 <HAL_UART_MspInit+0x90>)
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e08:	4b15      	ldr	r3, [pc, #84]	; (8001e60 <HAL_UART_MspInit+0x90>)
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	4a14      	ldr	r2, [pc, #80]	; (8001e60 <HAL_UART_MspInit+0x90>)
 8001e0e:	f043 0304 	orr.w	r3, r3, #4
 8001e12:	6193      	str	r3, [r2, #24]
 8001e14:	4b12      	ldr	r3, [pc, #72]	; (8001e60 <HAL_UART_MspInit+0x90>)
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	f003 0304 	and.w	r3, r3, #4
 8001e1c:	60bb      	str	r3, [r7, #8]
 8001e1e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e24:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e26:	2302      	movs	r3, #2
 8001e28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e2e:	f107 0310 	add.w	r3, r7, #16
 8001e32:	4619      	mov	r1, r3
 8001e34:	480b      	ldr	r0, [pc, #44]	; (8001e64 <HAL_UART_MspInit+0x94>)
 8001e36:	f001 fa5b 	bl	80032f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e40:	2300      	movs	r3, #0
 8001e42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e48:	f107 0310 	add.w	r3, r7, #16
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4805      	ldr	r0, [pc, #20]	; (8001e64 <HAL_UART_MspInit+0x94>)
 8001e50:	f001 fa4e 	bl	80032f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001e54:	bf00      	nop
 8001e56:	3720      	adds	r7, #32
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40013800 	.word	0x40013800
 8001e60:	40021000 	.word	0x40021000
 8001e64:	40010800 	.word	0x40010800

08001e68 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e68:	480c      	ldr	r0, [pc, #48]	; (8001e9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e6a:	490d      	ldr	r1, [pc, #52]	; (8001ea0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e6c:	4a0d      	ldr	r2, [pc, #52]	; (8001ea4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e70:	e002      	b.n	8001e78 <LoopCopyDataInit>

08001e72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e76:	3304      	adds	r3, #4

08001e78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e7c:	d3f9      	bcc.n	8001e72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ea8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e80:	4c0a      	ldr	r4, [pc, #40]	; (8001eac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e84:	e001      	b.n	8001e8a <LoopFillZerobss>

08001e86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e88:	3204      	adds	r2, #4

08001e8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e8c:	d3fb      	bcc.n	8001e86 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e8e:	f7ff fdf7 	bl	8001a80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e92:	f006 fa3b 	bl	800830c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e96:	f7ff fbfd 	bl	8001694 <main>
  bx lr
 8001e9a:	4770      	bx	lr
  ldr r0, =_sdata
 8001e9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ea0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001ea4:	0800d2f0 	.word	0x0800d2f0
  ldr r2, =_sbss
 8001ea8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001eac:	20003b28 	.word	0x20003b28

08001eb0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001eb0:	e7fe      	b.n	8001eb0 <CAN1_RX1_IRQHandler>

08001eb2 <isCheckState>:
#include "TypeStruct.h"

bool isCheckState(struct TypeStruct dto){
 8001eb2:	b480      	push	{r7}
 8001eb4:	b083      	sub	sp, #12
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '1' && dto.subType[0] == '0' && dto.subType[1] == '0';
 8001eba:	793b      	ldrb	r3, [r7, #4]
 8001ebc:	2b30      	cmp	r3, #48	; 0x30
 8001ebe:	d10a      	bne.n	8001ed6 <isCheckState+0x24>
 8001ec0:	797b      	ldrb	r3, [r7, #5]
 8001ec2:	2b31      	cmp	r3, #49	; 0x31
 8001ec4:	d107      	bne.n	8001ed6 <isCheckState+0x24>
 8001ec6:	79bb      	ldrb	r3, [r7, #6]
 8001ec8:	2b30      	cmp	r3, #48	; 0x30
 8001eca:	d104      	bne.n	8001ed6 <isCheckState+0x24>
 8001ecc:	79fb      	ldrb	r3, [r7, #7]
 8001ece:	2b30      	cmp	r3, #48	; 0x30
 8001ed0:	d101      	bne.n	8001ed6 <isCheckState+0x24>
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e000      	b.n	8001ed8 <isCheckState+0x26>
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	f003 0301 	and.w	r3, r3, #1
 8001edc:	b2db      	uxtb	r3, r3
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bc80      	pop	{r7}
 8001ee6:	4770      	bx	lr

08001ee8 <isChangePosition>:

bool isChangePosition(struct TypeStruct dto){
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '2' && dto.subType[0] == '0' && dto.subType[1] == '0';
 8001ef0:	793b      	ldrb	r3, [r7, #4]
 8001ef2:	2b30      	cmp	r3, #48	; 0x30
 8001ef4:	d10a      	bne.n	8001f0c <isChangePosition+0x24>
 8001ef6:	797b      	ldrb	r3, [r7, #5]
 8001ef8:	2b32      	cmp	r3, #50	; 0x32
 8001efa:	d107      	bne.n	8001f0c <isChangePosition+0x24>
 8001efc:	79bb      	ldrb	r3, [r7, #6]
 8001efe:	2b30      	cmp	r3, #48	; 0x30
 8001f00:	d104      	bne.n	8001f0c <isChangePosition+0x24>
 8001f02:	79fb      	ldrb	r3, [r7, #7]
 8001f04:	2b30      	cmp	r3, #48	; 0x30
 8001f06:	d101      	bne.n	8001f0c <isChangePosition+0x24>
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e000      	b.n	8001f0e <isChangePosition+0x26>
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	b2db      	uxtb	r3, r3
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bc80      	pop	{r7}
 8001f1c:	4770      	bx	lr

08001f1e <isDetectAmperageRange>:

bool isDetectAmperageRange(struct TypeStruct dto){
 8001f1e:	b480      	push	{r7}
 8001f20:	b083      	sub	sp, #12
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '3' && dto.subType[0] == '0' && dto.subType[1] == '1';
 8001f26:	793b      	ldrb	r3, [r7, #4]
 8001f28:	2b30      	cmp	r3, #48	; 0x30
 8001f2a:	d10a      	bne.n	8001f42 <isDetectAmperageRange+0x24>
 8001f2c:	797b      	ldrb	r3, [r7, #5]
 8001f2e:	2b33      	cmp	r3, #51	; 0x33
 8001f30:	d107      	bne.n	8001f42 <isDetectAmperageRange+0x24>
 8001f32:	79bb      	ldrb	r3, [r7, #6]
 8001f34:	2b30      	cmp	r3, #48	; 0x30
 8001f36:	d104      	bne.n	8001f42 <isDetectAmperageRange+0x24>
 8001f38:	79fb      	ldrb	r3, [r7, #7]
 8001f3a:	2b31      	cmp	r3, #49	; 0x31
 8001f3c:	d101      	bne.n	8001f42 <isDetectAmperageRange+0x24>
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e000      	b.n	8001f44 <isDetectAmperageRange+0x26>
 8001f42:	2300      	movs	r3, #0
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	b2db      	uxtb	r3, r3
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bc80      	pop	{r7}
 8001f52:	4770      	bx	lr

08001f54 <isDetectAmperageTime>:

bool isDetectAmperageTime(struct TypeStruct dto){
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '3' && dto.subType[0] == '0' && dto.subType[1] == '2';
 8001f5c:	793b      	ldrb	r3, [r7, #4]
 8001f5e:	2b30      	cmp	r3, #48	; 0x30
 8001f60:	d10a      	bne.n	8001f78 <isDetectAmperageTime+0x24>
 8001f62:	797b      	ldrb	r3, [r7, #5]
 8001f64:	2b33      	cmp	r3, #51	; 0x33
 8001f66:	d107      	bne.n	8001f78 <isDetectAmperageTime+0x24>
 8001f68:	79bb      	ldrb	r3, [r7, #6]
 8001f6a:	2b30      	cmp	r3, #48	; 0x30
 8001f6c:	d104      	bne.n	8001f78 <isDetectAmperageTime+0x24>
 8001f6e:	79fb      	ldrb	r3, [r7, #7]
 8001f70:	2b32      	cmp	r3, #50	; 0x32
 8001f72:	d101      	bne.n	8001f78 <isDetectAmperageTime+0x24>
 8001f74:	2301      	movs	r3, #1
 8001f76:	e000      	b.n	8001f7a <isDetectAmperageTime+0x26>
 8001f78:	2300      	movs	r3, #0
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	b2db      	uxtb	r3, r3
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bc80      	pop	{r7}
 8001f88:	4770      	bx	lr

08001f8a <isDetectTickRange>:

bool isDetectTickRange(struct TypeStruct dto){
 8001f8a:	b480      	push	{r7}
 8001f8c:	b083      	sub	sp, #12
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '4' && dto.subType[0] == '0' && dto.subType[1] == '1';
 8001f92:	793b      	ldrb	r3, [r7, #4]
 8001f94:	2b30      	cmp	r3, #48	; 0x30
 8001f96:	d10a      	bne.n	8001fae <isDetectTickRange+0x24>
 8001f98:	797b      	ldrb	r3, [r7, #5]
 8001f9a:	2b34      	cmp	r3, #52	; 0x34
 8001f9c:	d107      	bne.n	8001fae <isDetectTickRange+0x24>
 8001f9e:	79bb      	ldrb	r3, [r7, #6]
 8001fa0:	2b30      	cmp	r3, #48	; 0x30
 8001fa2:	d104      	bne.n	8001fae <isDetectTickRange+0x24>
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	2b31      	cmp	r3, #49	; 0x31
 8001fa8:	d101      	bne.n	8001fae <isDetectTickRange+0x24>
 8001faa:	2301      	movs	r3, #1
 8001fac:	e000      	b.n	8001fb0 <isDetectTickRange+0x26>
 8001fae:	2300      	movs	r3, #0
 8001fb0:	f003 0301 	and.w	r3, r3, #1
 8001fb4:	b2db      	uxtb	r3, r3
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr

08001fc0 <isDetectTickTime>:

bool isDetectTickTime(struct TypeStruct dto){
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '4' && dto.subType[0] == '0' && dto.subType[1] == '2';
 8001fc8:	793b      	ldrb	r3, [r7, #4]
 8001fca:	2b30      	cmp	r3, #48	; 0x30
 8001fcc:	d10a      	bne.n	8001fe4 <isDetectTickTime+0x24>
 8001fce:	797b      	ldrb	r3, [r7, #5]
 8001fd0:	2b34      	cmp	r3, #52	; 0x34
 8001fd2:	d107      	bne.n	8001fe4 <isDetectTickTime+0x24>
 8001fd4:	79bb      	ldrb	r3, [r7, #6]
 8001fd6:	2b30      	cmp	r3, #48	; 0x30
 8001fd8:	d104      	bne.n	8001fe4 <isDetectTickTime+0x24>
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	2b32      	cmp	r3, #50	; 0x32
 8001fde:	d101      	bne.n	8001fe4 <isDetectTickTime+0x24>
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	e000      	b.n	8001fe6 <isDetectTickTime+0x26>
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	f003 0301 	and.w	r3, r3, #1
 8001fea:	b2db      	uxtb	r3, r3
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bc80      	pop	{r7}
 8001ff4:	4770      	bx	lr

08001ff6 <isContinueMeasure>:

bool isContinueMeasure(struct TypeStruct dto){
 8001ff6:	b480      	push	{r7}
 8001ff8:	b083      	sub	sp, #12
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '5' && dto.subType[0] == '0' && dto.subType[1] == '0';
 8001ffe:	793b      	ldrb	r3, [r7, #4]
 8002000:	2b30      	cmp	r3, #48	; 0x30
 8002002:	d10a      	bne.n	800201a <isContinueMeasure+0x24>
 8002004:	797b      	ldrb	r3, [r7, #5]
 8002006:	2b35      	cmp	r3, #53	; 0x35
 8002008:	d107      	bne.n	800201a <isContinueMeasure+0x24>
 800200a:	79bb      	ldrb	r3, [r7, #6]
 800200c:	2b30      	cmp	r3, #48	; 0x30
 800200e:	d104      	bne.n	800201a <isContinueMeasure+0x24>
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	2b30      	cmp	r3, #48	; 0x30
 8002014:	d101      	bne.n	800201a <isContinueMeasure+0x24>
 8002016:	2301      	movs	r3, #1
 8002018:	e000      	b.n	800201c <isContinueMeasure+0x26>
 800201a:	2300      	movs	r3, #0
 800201c:	f003 0301 	and.w	r3, r3, #1
 8002020:	b2db      	uxtb	r3, r3
}
 8002022:	4618      	mov	r0, r3
 8002024:	370c      	adds	r7, #12
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr

0800202c <isPauseMeasure>:

bool isPauseMeasure(struct TypeStruct dto){
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '6' && dto.subType[0] == '0' && dto.subType[1] == '0';
 8002034:	793b      	ldrb	r3, [r7, #4]
 8002036:	2b30      	cmp	r3, #48	; 0x30
 8002038:	d10a      	bne.n	8002050 <isPauseMeasure+0x24>
 800203a:	797b      	ldrb	r3, [r7, #5]
 800203c:	2b36      	cmp	r3, #54	; 0x36
 800203e:	d107      	bne.n	8002050 <isPauseMeasure+0x24>
 8002040:	79bb      	ldrb	r3, [r7, #6]
 8002042:	2b30      	cmp	r3, #48	; 0x30
 8002044:	d104      	bne.n	8002050 <isPauseMeasure+0x24>
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	2b30      	cmp	r3, #48	; 0x30
 800204a:	d101      	bne.n	8002050 <isPauseMeasure+0x24>
 800204c:	2301      	movs	r3, #1
 800204e:	e000      	b.n	8002052 <isPauseMeasure+0x26>
 8002050:	2300      	movs	r3, #0
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	b2db      	uxtb	r3, r3
}
 8002058:	4618      	mov	r0, r3
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	bc80      	pop	{r7}
 8002060:	4770      	bx	lr

08002062 <isStopMeasure>:

bool isStopMeasure(struct TypeStruct dto){
 8002062:	b480      	push	{r7}
 8002064:	b083      	sub	sp, #12
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
    return dto.type[0] == '0' && dto.type[1] == '7' && dto.subType[0] == '0' && dto.subType[1] == '0';
 800206a:	793b      	ldrb	r3, [r7, #4]
 800206c:	2b30      	cmp	r3, #48	; 0x30
 800206e:	d10a      	bne.n	8002086 <isStopMeasure+0x24>
 8002070:	797b      	ldrb	r3, [r7, #5]
 8002072:	2b37      	cmp	r3, #55	; 0x37
 8002074:	d107      	bne.n	8002086 <isStopMeasure+0x24>
 8002076:	79bb      	ldrb	r3, [r7, #6]
 8002078:	2b30      	cmp	r3, #48	; 0x30
 800207a:	d104      	bne.n	8002086 <isStopMeasure+0x24>
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	2b30      	cmp	r3, #48	; 0x30
 8002080:	d101      	bne.n	8002086 <isStopMeasure+0x24>
 8002082:	2301      	movs	r3, #1
 8002084:	e000      	b.n	8002088 <isStopMeasure+0x26>
 8002086:	2300      	movs	r3, #0
 8002088:	f003 0301 	and.w	r3, r3, #1
 800208c:	b2db      	uxtb	r3, r3
}
 800208e:	4618      	mov	r0, r3
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr

08002098 <receiveSymbol>:
#include "CParser.h"

Status receiveSymbol() {
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
	if (HAL_UART_Receive(&huart1, (uint8_t*) &receivedSymbol_, 1, HAL_MAX_DELAY) == HAL_OK)
 800209c:	f04f 33ff 	mov.w	r3, #4294967295
 80020a0:	2201      	movs	r2, #1
 80020a2:	4906      	ldr	r1, [pc, #24]	; (80020bc <receiveSymbol+0x24>)
 80020a4:	4806      	ldr	r0, [pc, #24]	; (80020c0 <receiveSymbol+0x28>)
 80020a6:	f002 fed0 	bl	8004e4a <HAL_UART_Receive>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d101      	bne.n	80020b4 <receiveSymbol+0x1c>
		return OK;
 80020b0:	2300      	movs	r3, #0
 80020b2:	e000      	b.n	80020b6 <receiveSymbol+0x1e>
	else
		return ERR;
 80020b4:	2301      	movs	r3, #1
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	20003787 	.word	0x20003787
 80020c0:	20003a90 	.word	0x20003a90

080020c4 <checkStartOfMessage>:

/*
 *    '$' ( ),   OK,  ERR
 */
Status checkStartOfMessage() {
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
	if (receivedSymbol_ == '$') {
 80020c8:	4b05      	ldr	r3, [pc, #20]	; (80020e0 <checkStartOfMessage+0x1c>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	2b24      	cmp	r3, #36	; 0x24
 80020ce:	d101      	bne.n	80020d4 <checkStartOfMessage+0x10>
		return OK;
 80020d0:	2300      	movs	r3, #0
 80020d2:	e000      	b.n	80020d6 <checkStartOfMessage+0x12>
	} else
		return ERR;
 80020d4:	2301      	movs	r3, #1
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	46bd      	mov	sp, r7
 80020da:	bc80      	pop	{r7}
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	20003787 	.word	0x20003787

080020e4 <receiveMessage>:
/*
 *    UART,    ';' ( ),
 *         OK
 *     ,  ERR
 */
Status receiveMessage(char* outMessage) {
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 80020ec:	2300      	movs	r3, #0
 80020ee:	73fb      	strb	r3, [r7, #15]
	do {
		if (receiveSymbol() == OK) {
 80020f0:	f7ff ffd2 	bl	8002098 <receiveSymbol>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d109      	bne.n	800210e <receiveMessage+0x2a>
			outMessage[i] = receivedSymbol_;
 80020fa:	7bfb      	ldrb	r3, [r7, #15]
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	4413      	add	r3, r2
 8002100:	4a0c      	ldr	r2, [pc, #48]	; (8002134 <receiveMessage+0x50>)
 8002102:	7812      	ldrb	r2, [r2, #0]
 8002104:	701a      	strb	r2, [r3, #0]
			i++;
 8002106:	7bfb      	ldrb	r3, [r7, #15]
 8002108:	3301      	adds	r3, #1
 800210a:	73fb      	strb	r3, [r7, #15]
 800210c:	e001      	b.n	8002112 <receiveMessage+0x2e>
		} else
			return ERR;
 800210e:	2301      	movs	r3, #1
 8002110:	e00c      	b.n	800212c <receiveMessage+0x48>
	} while (receivedSymbol_ != ';');
 8002112:	4b08      	ldr	r3, [pc, #32]	; (8002134 <receiveMessage+0x50>)
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	2b3b      	cmp	r3, #59	; 0x3b
 8002118:	d1ea      	bne.n	80020f0 <receiveMessage+0xc>
	outMessage[i] = '\0';
 800211a:	7bfb      	ldrb	r3, [r7, #15]
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	4413      	add	r3, r2
 8002120:	2200      	movs	r2, #0
 8002122:	701a      	strb	r2, [r3, #0]
	messageLength_ = i;
 8002124:	4a04      	ldr	r2, [pc, #16]	; (8002138 <receiveMessage+0x54>)
 8002126:	7bfb      	ldrb	r3, [r7, #15]
 8002128:	7013      	strb	r3, [r2, #0]
	return OK;
 800212a:	2300      	movs	r3, #0
}
 800212c:	4618      	mov	r0, r3
 800212e:	3710      	adds	r7, #16
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20003787 	.word	0x20003787
 8002138:	20003858 	.word	0x20003858

0800213c <getNewGlobalState>:
/*
 *     , 
 *   ,   
 *  
 */
struct GlobalStateStruct getNewGlobalState(char receiveMessageText[200]) {
 800213c:	b590      	push	{r4, r7, lr}
 800213e:	b09f      	sub	sp, #124	; 0x7c
 8002140:	af00      	add	r7, sp, #0
 8002142:	61f8      	str	r0, [r7, #28]
 8002144:	61b9      	str	r1, [r7, #24]
	struct GlobalStateStruct newGlobalState;

	struct TypeStruct actionType = getTypeStruct(receiveMessageText);
 8002146:	69b8      	ldr	r0, [r7, #24]
 8002148:	f000 f91c 	bl	8002384 <getTypeStruct>
 800214c:	4603      	mov	r3, r0
 800214e:	623b      	str	r3, [r7, #32]
	newGlobalState.typeStruct = actionType;
 8002150:	6a3b      	ldr	r3, [r7, #32]
 8002152:	627b      	str	r3, [r7, #36]	; 0x24
	char* payload = getPayload(receiveMessageText);
 8002154:	69b8      	ldr	r0, [r7, #24]
 8002156:	f000 f98d 	bl	8002474 <getPayload>
 800215a:	6778      	str	r0, [r7, #116]	; 0x74

	if (isCheckState(actionType)){
 800215c:	6a38      	ldr	r0, [r7, #32]
 800215e:	f7ff fea8 	bl	8001eb2 <isCheckState>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d008      	beq.n	800217a <getNewGlobalState+0x3e>
	     return newGlobalState;
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	4618      	mov	r0, r3
 800216c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002170:	2250      	movs	r2, #80	; 0x50
 8002172:	4619      	mov	r1, r3
 8002174:	f006 f8f1 	bl	800835a <memcpy>
 8002178:	e098      	b.n	80022ac <getNewGlobalState+0x170>
	}

	if (isChangePosition(actionType)){
 800217a:	6a38      	ldr	r0, [r7, #32]
 800217c:	f7ff feb4 	bl	8001ee8 <isChangePosition>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d016      	beq.n	80021b4 <getNewGlobalState+0x78>
	     newGlobalState.changePositionStruct = getChangePositionStruct(payload);
 8002186:	f107 0310 	add.w	r3, r7, #16
 800218a:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800218c:	4618      	mov	r0, r3
 800218e:	f000 f989 	bl	80024a4 <getChangePositionStruct>
 8002192:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002196:	f107 0210 	add.w	r2, r7, #16
 800219a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800219e:	e883 0003 	stmia.w	r3, {r0, r1}
	     return newGlobalState;
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021aa:	2250      	movs	r2, #80	; 0x50
 80021ac:	4619      	mov	r1, r3
 80021ae:	f006 f8d4 	bl	800835a <memcpy>
 80021b2:	e07b      	b.n	80022ac <getNewGlobalState+0x170>
	}

	if (isDetectAmperageRange(actionType)){
 80021b4:	6a38      	ldr	r0, [r7, #32]
 80021b6:	f7ff feb2 	bl	8001f1e <isDetectAmperageRange>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d013      	beq.n	80021e8 <getNewGlobalState+0xac>
	     newGlobalState.detectAmperageRangeStruct = getDetectAmperageRangeStruct(payload);
 80021c0:	463b      	mov	r3, r7
 80021c2:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80021c4:	4618      	mov	r0, r3
 80021c6:	f000 f9ed 	bl	80025a4 <getDetectAmperageRangeStruct>
 80021ca:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80021ce:	463b      	mov	r3, r7
 80021d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	     return newGlobalState;
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	4618      	mov	r0, r3
 80021da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021de:	2250      	movs	r2, #80	; 0x50
 80021e0:	4619      	mov	r1, r3
 80021e2:	f006 f8ba 	bl	800835a <memcpy>
 80021e6:	e061      	b.n	80022ac <getNewGlobalState+0x170>
	}

	if (isDetectAmperageTime(actionType)){
 80021e8:	6a38      	ldr	r0, [r7, #32]
 80021ea:	f7ff feb3 	bl	8001f54 <isDetectAmperageTime>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d008      	beq.n	8002206 <getNewGlobalState+0xca>
	   return newGlobalState;
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021fc:	2250      	movs	r2, #80	; 0x50
 80021fe:	4619      	mov	r1, r3
 8002200:	f006 f8ab 	bl	800835a <memcpy>
 8002204:	e052      	b.n	80022ac <getNewGlobalState+0x170>
	}

	if (isDetectTickRange(actionType)){
 8002206:	6a38      	ldr	r0, [r7, #32]
 8002208:	f7ff febf 	bl	8001f8a <isDetectTickRange>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d008      	beq.n	8002224 <getNewGlobalState+0xe8>
	    return newGlobalState;
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	4618      	mov	r0, r3
 8002216:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800221a:	2250      	movs	r2, #80	; 0x50
 800221c:	4619      	mov	r1, r3
 800221e:	f006 f89c 	bl	800835a <memcpy>
 8002222:	e043      	b.n	80022ac <getNewGlobalState+0x170>
	}

	if (isDetectTickTime(actionType)){
 8002224:	6a38      	ldr	r0, [r7, #32]
 8002226:	f7ff fecb 	bl	8001fc0 <isDetectTickTime>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d008      	beq.n	8002242 <getNewGlobalState+0x106>
	   return newGlobalState;
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	4618      	mov	r0, r3
 8002234:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002238:	2250      	movs	r2, #80	; 0x50
 800223a:	4619      	mov	r1, r3
 800223c:	f006 f88d 	bl	800835a <memcpy>
 8002240:	e034      	b.n	80022ac <getNewGlobalState+0x170>
	}

	if (isContinueMeasure(actionType)){
 8002242:	6a38      	ldr	r0, [r7, #32]
 8002244:	f7ff fed7 	bl	8001ff6 <isContinueMeasure>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d008      	beq.n	8002260 <getNewGlobalState+0x124>
	   return newGlobalState;
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	4618      	mov	r0, r3
 8002252:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002256:	2250      	movs	r2, #80	; 0x50
 8002258:	4619      	mov	r1, r3
 800225a:	f006 f87e 	bl	800835a <memcpy>
 800225e:	e025      	b.n	80022ac <getNewGlobalState+0x170>
	}

	if (isPauseMeasure(actionType)){
 8002260:	6a38      	ldr	r0, [r7, #32]
 8002262:	f7ff fee3 	bl	800202c <isPauseMeasure>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d008      	beq.n	800227e <getNewGlobalState+0x142>
	   return newGlobalState;
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	4618      	mov	r0, r3
 8002270:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002274:	2250      	movs	r2, #80	; 0x50
 8002276:	4619      	mov	r1, r3
 8002278:	f006 f86f 	bl	800835a <memcpy>
 800227c:	e016      	b.n	80022ac <getNewGlobalState+0x170>
	}

	if (isStopMeasure(actionType)){
 800227e:	6a38      	ldr	r0, [r7, #32]
 8002280:	f7ff feef 	bl	8002062 <isStopMeasure>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d008      	beq.n	800229c <getNewGlobalState+0x160>
	   return newGlobalState;
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	4618      	mov	r0, r3
 800228e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002292:	2250      	movs	r2, #80	; 0x50
 8002294:	4619      	mov	r1, r3
 8002296:	f006 f860 	bl	800835a <memcpy>
 800229a:	e007      	b.n	80022ac <getNewGlobalState+0x170>
	}

	return newGlobalState;
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	4618      	mov	r0, r3
 80022a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022a4:	2250      	movs	r2, #80	; 0x50
 80022a6:	4619      	mov	r1, r3
 80022a8:	f006 f857 	bl	800835a <memcpy>
}
 80022ac:	69f8      	ldr	r0, [r7, #28]
 80022ae:	377c      	adds	r7, #124	; 0x7c
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd90      	pop	{r4, r7, pc}

080022b4 <str_to_uint16>:
#include "RequestResponseParser.h"

// char[] -> uint16_t
uint16_t str_to_uint16(const char *str) {
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b086      	sub	sp, #24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
    char *end;
    long val = strtol(str, &end, 10);
 80022bc:	f107 030c 	add.w	r3, r7, #12
 80022c0:	220a      	movs	r2, #10
 80022c2:	4619      	mov	r1, r3
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f007 ff3d 	bl	800a144 <strtol>
 80022ca:	6178      	str	r0, [r7, #20]
    uint16_t res = (uint16_t)val;
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	827b      	strh	r3, [r7, #18]
    return res;
 80022d0:	8a7b      	ldrh	r3, [r7, #18]
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3718      	adds	r7, #24
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
	...

080022dc <stof>:

// char[] -> float
float stof(const char* s){
 80022dc:	b590      	push	{r4, r7, lr}
 80022de:	b087      	sub	sp, #28
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
    float rez = 0, fact = 1;
 80022e4:	f04f 0300 	mov.w	r3, #0
 80022e8:	617b      	str	r3, [r7, #20]
 80022ea:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80022ee:	613b      	str	r3, [r7, #16]
    if (*s == '-'){
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	2b2d      	cmp	r3, #45	; 0x2d
 80022f6:	d104      	bne.n	8002302 <stof+0x26>
        s++;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	3301      	adds	r3, #1
 80022fc:	607b      	str	r3, [r7, #4]
        fact = -1;
 80022fe:	4b1f      	ldr	r3, [pc, #124]	; (800237c <stof+0xa0>)
 8002300:	613b      	str	r3, [r7, #16]
    };
    for (int point_seen = 0; *s; s++){
 8002302:	2300      	movs	r3, #0
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	e02c      	b.n	8002362 <stof+0x86>
        if (*s == '.'){
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	2b2e      	cmp	r3, #46	; 0x2e
 800230e:	d102      	bne.n	8002316 <stof+0x3a>
            point_seen = 1;
 8002310:	2301      	movs	r3, #1
 8002312:	60fb      	str	r3, [r7, #12]
            continue;
 8002314:	e022      	b.n	800235c <stof+0x80>
        };
        int d = *s - '0';
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	3b30      	subs	r3, #48	; 0x30
 800231c:	60bb      	str	r3, [r7, #8]
        if (d >= 0 && d <= 9){
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	2b00      	cmp	r3, #0
 8002322:	db1b      	blt.n	800235c <stof+0x80>
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	2b09      	cmp	r3, #9
 8002328:	dc18      	bgt.n	800235c <stof+0x80>
            if (point_seen) fact /= 10.0f;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d005      	beq.n	800233c <stof+0x60>
 8002330:	4913      	ldr	r1, [pc, #76]	; (8002380 <stof+0xa4>)
 8002332:	6938      	ldr	r0, [r7, #16]
 8002334:	f7fe fdda 	bl	8000eec <__aeabi_fdiv>
 8002338:	4603      	mov	r3, r0
 800233a:	613b      	str	r3, [r7, #16]
            rez = rez * 10.0f + (float)d;
 800233c:	4910      	ldr	r1, [pc, #64]	; (8002380 <stof+0xa4>)
 800233e:	6978      	ldr	r0, [r7, #20]
 8002340:	f7fe fd20 	bl	8000d84 <__aeabi_fmul>
 8002344:	4603      	mov	r3, r0
 8002346:	461c      	mov	r4, r3
 8002348:	68b8      	ldr	r0, [r7, #8]
 800234a:	f7fe fcc7 	bl	8000cdc <__aeabi_i2f>
 800234e:	4603      	mov	r3, r0
 8002350:	4619      	mov	r1, r3
 8002352:	4620      	mov	r0, r4
 8002354:	f7fe fc0e 	bl	8000b74 <__addsf3>
 8002358:	4603      	mov	r3, r0
 800235a:	617b      	str	r3, [r7, #20]
    for (int point_seen = 0; *s; s++){
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	3301      	adds	r3, #1
 8002360:	607b      	str	r3, [r7, #4]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1ce      	bne.n	8002308 <stof+0x2c>
        };
    };
    return rez * fact;
 800236a:	6939      	ldr	r1, [r7, #16]
 800236c:	6978      	ldr	r0, [r7, #20]
 800236e:	f7fe fd09 	bl	8000d84 <__aeabi_fmul>
 8002372:	4603      	mov	r3, r0
};
 8002374:	4618      	mov	r0, r3
 8002376:	371c      	adds	r7, #28
 8002378:	46bd      	mov	sp, r7
 800237a:	bd90      	pop	{r4, r7, pc}
 800237c:	bf800000 	.word	0xbf800000
 8002380:	41200000 	.word	0x41200000

08002384 <getTypeStruct>:

struct TypeStruct getTypeStruct(char receiveBuf[200]){
 8002384:	b580      	push	{r7, lr}
 8002386:	b088      	sub	sp, #32
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
    char type[2];
    uint8_t typeDataIndex = 0;
 800238c:	2300      	movs	r3, #0
 800238e:	77fb      	strb	r3, [r7, #31]

    char subType[2];
    uint8_t payloadDataIndex = 0;
 8002390:	2300      	movs	r3, #0
 8002392:	77bb      	strb	r3, [r7, #30]

    bool border = false;
 8002394:	2300      	movs	r3, #0
 8002396:	777b      	strb	r3, [r7, #29]
    for (int i = 0; i < strlen(receiveBuf); i++) {
 8002398:	2300      	movs	r3, #0
 800239a:	61bb      	str	r3, [r7, #24]
 800239c:	e041      	b.n	8002422 <getTypeStruct+0x9e>
        if (receiveBuf[i] == '*'){
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	4413      	add	r3, r2
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	2b2a      	cmp	r3, #42	; 0x2a
 80023a8:	d105      	bne.n	80023b6 <getTypeStruct+0x32>
            if(i != 5){
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	2b05      	cmp	r3, #5
 80023ae:	d040      	beq.n	8002432 <getTypeStruct+0xae>
                subType[1] = '0';
 80023b0:	2330      	movs	r3, #48	; 0x30
 80023b2:	737b      	strb	r3, [r7, #13]
            }
            break;
 80023b4:	e03d      	b.n	8002432 <getTypeStruct+0xae>
        }

        if (receiveBuf[i] == '_'){
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	4413      	add	r3, r2
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	2b5f      	cmp	r3, #95	; 0x5f
 80023c0:	d107      	bne.n	80023d2 <getTypeStruct+0x4e>
            border = true;
 80023c2:	2301      	movs	r3, #1
 80023c4:	777b      	strb	r3, [r7, #29]
            if(i != 2){
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d026      	beq.n	800241a <getTypeStruct+0x96>
                type[1] = '0';
 80023cc:	2330      	movs	r3, #48	; 0x30
 80023ce:	747b      	strb	r3, [r7, #17]
            }
            continue;
 80023d0:	e023      	b.n	800241a <getTypeStruct+0x96>
        }

        if (!border){
 80023d2:	7f7b      	ldrb	r3, [r7, #29]
 80023d4:	f083 0301 	eor.w	r3, r3, #1
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d00c      	beq.n	80023f8 <getTypeStruct+0x74>
            type[typeDataIndex] = receiveBuf[i];
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	441a      	add	r2, r3
 80023e4:	7ffb      	ldrb	r3, [r7, #31]
 80023e6:	7812      	ldrb	r2, [r2, #0]
 80023e8:	f107 0120 	add.w	r1, r7, #32
 80023ec:	440b      	add	r3, r1
 80023ee:	f803 2c10 	strb.w	r2, [r3, #-16]
            typeDataIndex += 1;
 80023f2:	7ffb      	ldrb	r3, [r7, #31]
 80023f4:	3301      	adds	r3, #1
 80023f6:	77fb      	strb	r3, [r7, #31]
        }

        if (border){
 80023f8:	7f7b      	ldrb	r3, [r7, #29]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d00e      	beq.n	800241c <getTypeStruct+0x98>
            subType[payloadDataIndex] = receiveBuf[i];
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	441a      	add	r2, r3
 8002404:	7fbb      	ldrb	r3, [r7, #30]
 8002406:	7812      	ldrb	r2, [r2, #0]
 8002408:	f107 0120 	add.w	r1, r7, #32
 800240c:	440b      	add	r3, r1
 800240e:	f803 2c14 	strb.w	r2, [r3, #-20]
            payloadDataIndex += 1;
 8002412:	7fbb      	ldrb	r3, [r7, #30]
 8002414:	3301      	adds	r3, #1
 8002416:	77bb      	strb	r3, [r7, #30]
 8002418:	e000      	b.n	800241c <getTypeStruct+0x98>
            continue;
 800241a:	bf00      	nop
    for (int i = 0; i < strlen(receiveBuf); i++) {
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	3301      	adds	r3, #1
 8002420:	61bb      	str	r3, [r7, #24]
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f7fd fe94 	bl	8000150 <strlen>
 8002428:	4602      	mov	r2, r0
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	429a      	cmp	r2, r3
 800242e:	d8b6      	bhi.n	800239e <getTypeStruct+0x1a>
 8002430:	e000      	b.n	8002434 <getTypeStruct+0xb0>
            break;
 8002432:	bf00      	nop
        }
    }

    struct TypeStruct tom = {"", ""};
 8002434:	4b0e      	ldr	r3, [pc, #56]	; (8002470 <getTypeStruct+0xec>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	60bb      	str	r3, [r7, #8]
    tom.type[0] = type[1];
 800243a:	7c7b      	ldrb	r3, [r7, #17]
 800243c:	723b      	strb	r3, [r7, #8]
    tom.type[1] = type[0];
 800243e:	7c3b      	ldrb	r3, [r7, #16]
 8002440:	727b      	strb	r3, [r7, #9]
    tom.subType[0] = subType[1];
 8002442:	7b7b      	ldrb	r3, [r7, #13]
 8002444:	72bb      	strb	r3, [r7, #10]
    tom.subType[1] = subType[0];
 8002446:	7b3b      	ldrb	r3, [r7, #12]
 8002448:	72fb      	strb	r3, [r7, #11]
    return tom;
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	617b      	str	r3, [r7, #20]
 800244e:	2300      	movs	r3, #0
 8002450:	7d3a      	ldrb	r2, [r7, #20]
 8002452:	f362 0307 	bfi	r3, r2, #0, #8
 8002456:	7d7a      	ldrb	r2, [r7, #21]
 8002458:	f362 230f 	bfi	r3, r2, #8, #8
 800245c:	7dba      	ldrb	r2, [r7, #22]
 800245e:	f362 4317 	bfi	r3, r2, #16, #8
 8002462:	7dfa      	ldrb	r2, [r7, #23]
 8002464:	f362 631f 	bfi	r3, r2, #24, #8
}
 8002468:	4618      	mov	r0, r3
 800246a:	3720      	adds	r7, #32
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	0800cc30 	.word	0x0800cc30

08002474 <getPayload>:

char* getPayload(char requestPayload[]){
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
    char * token = strtok(requestPayload, "*");
 800247c:	4907      	ldr	r1, [pc, #28]	; (800249c <getPayload+0x28>)
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f007 fd7c 	bl	8009f7c <strtok>
 8002484:	60f8      	str	r0, [r7, #12]
    token = strtok(NULL, " ");
 8002486:	4906      	ldr	r1, [pc, #24]	; (80024a0 <getPayload+0x2c>)
 8002488:	2000      	movs	r0, #0
 800248a:	f007 fd77 	bl	8009f7c <strtok>
 800248e:	60f8      	str	r0, [r7, #12]
    return token;
 8002490:	68fb      	ldr	r3, [r7, #12]
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	0800cc34 	.word	0x0800cc34
 80024a0:	0800cc38 	.word	0x0800cc38

080024a4 <getChangePositionStruct>:

/// DIR=1-WAY=111.1
struct ChangePositionStruct getChangePositionStruct(char requestPayload[]){
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b086      	sub	sp, #24
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
    struct ChangePositionStruct dima = { false, 0 };
 80024ae:	f107 0308 	add.w	r3, r7, #8
 80024b2:	2200      	movs	r2, #0
 80024b4:	601a      	str	r2, [r3, #0]
 80024b6:	605a      	str	r2, [r3, #4]

    /// DIR=1 WAY=111.1
    char * param = strtok(requestPayload, "-=");
 80024b8:	4936      	ldr	r1, [pc, #216]	; (8002594 <getChangePositionStruct+0xf0>)
 80024ba:	6838      	ldr	r0, [r7, #0]
 80024bc:	f007 fd5e 	bl	8009f7c <strtok>
 80024c0:	6178      	str	r0, [r7, #20]
    while( param != NULL ) {
 80024c2:	e057      	b.n	8002574 <getChangePositionStruct+0xd0>

        if (strstr (param,"ID") != NULL){
 80024c4:	4934      	ldr	r1, [pc, #208]	; (8002598 <getChangePositionStruct+0xf4>)
 80024c6:	6978      	ldr	r0, [r7, #20]
 80024c8:	f006 ff18 	bl	80092fc <strstr>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00f      	beq.n	80024f2 <getChangePositionStruct+0x4e>
            param = strtok(NULL, "-=");
 80024d2:	4930      	ldr	r1, [pc, #192]	; (8002594 <getChangePositionStruct+0xf0>)
 80024d4:	2000      	movs	r0, #0
 80024d6:	f007 fd51 	bl	8009f7c <strtok>
 80024da:	6178      	str	r0, [r7, #20]
            dima.id = str_to_uint16(param);
 80024dc:	6978      	ldr	r0, [r7, #20]
 80024de:	f7ff fee9 	bl	80022b4 <str_to_uint16>
 80024e2:	4603      	mov	r3, r0
 80024e4:	813b      	strh	r3, [r7, #8]
            param = strtok(NULL, "-=");
 80024e6:	492b      	ldr	r1, [pc, #172]	; (8002594 <getChangePositionStruct+0xf0>)
 80024e8:	2000      	movs	r0, #0
 80024ea:	f007 fd47 	bl	8009f7c <strtok>
 80024ee:	6178      	str	r0, [r7, #20]
            continue;
 80024f0:	e040      	b.n	8002574 <getChangePositionStruct+0xd0>
        }

        if (strstr (param,"DIR") != NULL){
 80024f2:	492a      	ldr	r1, [pc, #168]	; (800259c <getChangePositionStruct+0xf8>)
 80024f4:	6978      	ldr	r0, [r7, #20]
 80024f6:	f006 ff01 	bl	80092fc <strstr>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d015      	beq.n	800252c <getChangePositionStruct+0x88>
            param = strtok(NULL, "-=");
 8002500:	4924      	ldr	r1, [pc, #144]	; (8002594 <getChangePositionStruct+0xf0>)
 8002502:	2000      	movs	r0, #0
 8002504:	f007 fd3a 	bl	8009f7c <strtok>
 8002508:	6178      	str	r0, [r7, #20]
            dima.dir = strstr (param,"1") != NULL;
 800250a:	2131      	movs	r1, #49	; 0x31
 800250c:	6978      	ldr	r0, [r7, #20]
 800250e:	f006 fee8 	bl	80092e2 <strchr>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	bf14      	ite	ne
 8002518:	2301      	movne	r3, #1
 800251a:	2300      	moveq	r3, #0
 800251c:	b2db      	uxtb	r3, r3
 800251e:	72bb      	strb	r3, [r7, #10]
            param = strtok(NULL, "-=");
 8002520:	491c      	ldr	r1, [pc, #112]	; (8002594 <getChangePositionStruct+0xf0>)
 8002522:	2000      	movs	r0, #0
 8002524:	f007 fd2a 	bl	8009f7c <strtok>
 8002528:	6178      	str	r0, [r7, #20]
            continue;
 800252a:	e023      	b.n	8002574 <getChangePositionStruct+0xd0>
        }

        if (strstr (param,"WAY") != NULL){
 800252c:	491c      	ldr	r1, [pc, #112]	; (80025a0 <getChangePositionStruct+0xfc>)
 800252e:	6978      	ldr	r0, [r7, #20]
 8002530:	f006 fee4 	bl	80092fc <strstr>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d017      	beq.n	800256a <getChangePositionStruct+0xc6>
            param = strtok(NULL, "-=");
 800253a:	4916      	ldr	r1, [pc, #88]	; (8002594 <getChangePositionStruct+0xf0>)
 800253c:	2000      	movs	r0, #0
 800253e:	f007 fd1d 	bl	8009f7c <strtok>
 8002542:	6178      	str	r0, [r7, #20]
            float ftemp = atof(param);
 8002544:	6978      	ldr	r0, [r7, #20]
 8002546:	f005 fde1 	bl	800810c <atof>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4610      	mov	r0, r2
 8002550:	4619      	mov	r1, r3
 8002552:	f7fe fab9 	bl	8000ac8 <__aeabi_d2f>
 8002556:	4603      	mov	r3, r0
 8002558:	613b      	str	r3, [r7, #16]
            dima.way = ftemp;
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	60fb      	str	r3, [r7, #12]
            param = strtok(NULL, "-=");
 800255e:	490d      	ldr	r1, [pc, #52]	; (8002594 <getChangePositionStruct+0xf0>)
 8002560:	2000      	movs	r0, #0
 8002562:	f007 fd0b 	bl	8009f7c <strtok>
 8002566:	6178      	str	r0, [r7, #20]
            continue;
 8002568:	e004      	b.n	8002574 <getChangePositionStruct+0xd0>
        }

        param = strtok(NULL, "-=");
 800256a:	490a      	ldr	r1, [pc, #40]	; (8002594 <getChangePositionStruct+0xf0>)
 800256c:	2000      	movs	r0, #0
 800256e:	f007 fd05 	bl	8009f7c <strtok>
 8002572:	6178      	str	r0, [r7, #20]
    while( param != NULL ) {
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d1a4      	bne.n	80024c4 <getChangePositionStruct+0x20>
    }


    return dima;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	461a      	mov	r2, r3
 800257e:	f107 0308 	add.w	r3, r7, #8
 8002582:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002586:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	3718      	adds	r7, #24
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	0800cc3c 	.word	0x0800cc3c
 8002598:	0800cc40 	.word	0x0800cc40
 800259c:	0800cc44 	.word	0x0800cc44
 80025a0:	0800cc48 	.word	0x0800cc48

080025a4 <getDetectAmperageRangeStruct>:

/// 3_1*DIR={1-/2-}-WAY={}-STEP={}-COUNT={}
struct DetectAmperageRangeStruct getDetectAmperageRangeStruct(char requestPayload[]){
 80025a4:	b590      	push	{r4, r7, lr}
 80025a6:	b08b      	sub	sp, #44	; 0x2c
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
    struct DetectAmperageRangeStruct dima = { false, 0,0,0 };
 80025ae:	f107 030c 	add.w	r3, r7, #12
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]
 80025b6:	605a      	str	r2, [r3, #4]
 80025b8:	609a      	str	r2, [r3, #8]
 80025ba:	60da      	str	r2, [r3, #12]

    /// DIR=1 WAY=111.1
    char * param = strtok(requestPayload, "-=");
 80025bc:	494a      	ldr	r1, [pc, #296]	; (80026e8 <getDetectAmperageRangeStruct+0x144>)
 80025be:	6838      	ldr	r0, [r7, #0]
 80025c0:	f007 fcdc 	bl	8009f7c <strtok>
 80025c4:	6278      	str	r0, [r7, #36]	; 0x24
    while( param != NULL ) {
 80025c6:	e07f      	b.n	80026c8 <getDetectAmperageRangeStruct+0x124>

        if (strstr (param,"ID") != NULL){
 80025c8:	4948      	ldr	r1, [pc, #288]	; (80026ec <getDetectAmperageRangeStruct+0x148>)
 80025ca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80025cc:	f006 fe96 	bl	80092fc <strstr>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d00f      	beq.n	80025f6 <getDetectAmperageRangeStruct+0x52>
            param = strtok(NULL, "-=");
 80025d6:	4944      	ldr	r1, [pc, #272]	; (80026e8 <getDetectAmperageRangeStruct+0x144>)
 80025d8:	2000      	movs	r0, #0
 80025da:	f007 fccf 	bl	8009f7c <strtok>
 80025de:	6278      	str	r0, [r7, #36]	; 0x24
            dima.id = str_to_uint16(param);
 80025e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80025e2:	f7ff fe67 	bl	80022b4 <str_to_uint16>
 80025e6:	4603      	mov	r3, r0
 80025e8:	81bb      	strh	r3, [r7, #12]
            param = strtok(NULL, "-=");
 80025ea:	493f      	ldr	r1, [pc, #252]	; (80026e8 <getDetectAmperageRangeStruct+0x144>)
 80025ec:	2000      	movs	r0, #0
 80025ee:	f007 fcc5 	bl	8009f7c <strtok>
 80025f2:	6278      	str	r0, [r7, #36]	; 0x24
            continue;
 80025f4:	e068      	b.n	80026c8 <getDetectAmperageRangeStruct+0x124>
        }

        if (strstr (param,"DIR") != NULL){
 80025f6:	493e      	ldr	r1, [pc, #248]	; (80026f0 <getDetectAmperageRangeStruct+0x14c>)
 80025f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80025fa:	f006 fe7f 	bl	80092fc <strstr>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d015      	beq.n	8002630 <getDetectAmperageRangeStruct+0x8c>
            param = strtok(NULL, "-=");
 8002604:	4938      	ldr	r1, [pc, #224]	; (80026e8 <getDetectAmperageRangeStruct+0x144>)
 8002606:	2000      	movs	r0, #0
 8002608:	f007 fcb8 	bl	8009f7c <strtok>
 800260c:	6278      	str	r0, [r7, #36]	; 0x24
            dima.dir = strstr (param,"1") != NULL;
 800260e:	2131      	movs	r1, #49	; 0x31
 8002610:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002612:	f006 fe66 	bl	80092e2 <strchr>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	bf14      	ite	ne
 800261c:	2301      	movne	r3, #1
 800261e:	2300      	moveq	r3, #0
 8002620:	b2db      	uxtb	r3, r3
 8002622:	73bb      	strb	r3, [r7, #14]
            param = strtok(NULL, "-=");
 8002624:	4930      	ldr	r1, [pc, #192]	; (80026e8 <getDetectAmperageRangeStruct+0x144>)
 8002626:	2000      	movs	r0, #0
 8002628:	f007 fca8 	bl	8009f7c <strtok>
 800262c:	6278      	str	r0, [r7, #36]	; 0x24
            continue;
 800262e:	e04b      	b.n	80026c8 <getDetectAmperageRangeStruct+0x124>
        }

        if (strstr (param,"WAY") != NULL){
 8002630:	4930      	ldr	r1, [pc, #192]	; (80026f4 <getDetectAmperageRangeStruct+0x150>)
 8002632:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002634:	f006 fe62 	bl	80092fc <strstr>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d010      	beq.n	8002660 <getDetectAmperageRangeStruct+0xbc>
            param = strtok(NULL, "-=");
 800263e:	492a      	ldr	r1, [pc, #168]	; (80026e8 <getDetectAmperageRangeStruct+0x144>)
 8002640:	2000      	movs	r0, #0
 8002642:	f007 fc9b 	bl	8009f7c <strtok>
 8002646:	6278      	str	r0, [r7, #36]	; 0x24
            float ftemp = stof(param);
 8002648:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800264a:	f7ff fe47 	bl	80022dc <stof>
 800264e:	61f8      	str	r0, [r7, #28]
            dima.way = ftemp;
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	613b      	str	r3, [r7, #16]
            param = strtok(NULL, "-=");
 8002654:	4924      	ldr	r1, [pc, #144]	; (80026e8 <getDetectAmperageRangeStruct+0x144>)
 8002656:	2000      	movs	r0, #0
 8002658:	f007 fc90 	bl	8009f7c <strtok>
 800265c:	6278      	str	r0, [r7, #36]	; 0x24
            continue;
 800265e:	e033      	b.n	80026c8 <getDetectAmperageRangeStruct+0x124>
        }

        if (strstr (param,"STEP") != NULL){
 8002660:	4925      	ldr	r1, [pc, #148]	; (80026f8 <getDetectAmperageRangeStruct+0x154>)
 8002662:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002664:	f006 fe4a 	bl	80092fc <strstr>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d010      	beq.n	8002690 <getDetectAmperageRangeStruct+0xec>
            param = strtok(NULL, "-=");
 800266e:	491e      	ldr	r1, [pc, #120]	; (80026e8 <getDetectAmperageRangeStruct+0x144>)
 8002670:	2000      	movs	r0, #0
 8002672:	f007 fc83 	bl	8009f7c <strtok>
 8002676:	6278      	str	r0, [r7, #36]	; 0x24
            float ftemp = stof(param);
 8002678:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800267a:	f7ff fe2f 	bl	80022dc <stof>
 800267e:	6238      	str	r0, [r7, #32]
            dima.step = ftemp;
 8002680:	6a3b      	ldr	r3, [r7, #32]
 8002682:	617b      	str	r3, [r7, #20]
            param = strtok(NULL, "-=");
 8002684:	4918      	ldr	r1, [pc, #96]	; (80026e8 <getDetectAmperageRangeStruct+0x144>)
 8002686:	2000      	movs	r0, #0
 8002688:	f007 fc78 	bl	8009f7c <strtok>
 800268c:	6278      	str	r0, [r7, #36]	; 0x24
            continue;
 800268e:	e01b      	b.n	80026c8 <getDetectAmperageRangeStruct+0x124>
        }

        if (strstr (param,"COUNT") != NULL){
 8002690:	491a      	ldr	r1, [pc, #104]	; (80026fc <getDetectAmperageRangeStruct+0x158>)
 8002692:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002694:	f006 fe32 	bl	80092fc <strstr>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d00f      	beq.n	80026be <getDetectAmperageRangeStruct+0x11a>
            param = strtok(NULL, "-=");
 800269e:	4912      	ldr	r1, [pc, #72]	; (80026e8 <getDetectAmperageRangeStruct+0x144>)
 80026a0:	2000      	movs	r0, #0
 80026a2:	f007 fc6b 	bl	8009f7c <strtok>
 80026a6:	6278      	str	r0, [r7, #36]	; 0x24
            dima.count = str_to_uint16(param);
 80026a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80026aa:	f7ff fe03 	bl	80022b4 <str_to_uint16>
 80026ae:	4603      	mov	r3, r0
 80026b0:	833b      	strh	r3, [r7, #24]
            param = strtok(NULL, "-=");
 80026b2:	490d      	ldr	r1, [pc, #52]	; (80026e8 <getDetectAmperageRangeStruct+0x144>)
 80026b4:	2000      	movs	r0, #0
 80026b6:	f007 fc61 	bl	8009f7c <strtok>
 80026ba:	6278      	str	r0, [r7, #36]	; 0x24
            continue;
 80026bc:	e004      	b.n	80026c8 <getDetectAmperageRangeStruct+0x124>
        }

        param = strtok(NULL, "-=");
 80026be:	490a      	ldr	r1, [pc, #40]	; (80026e8 <getDetectAmperageRangeStruct+0x144>)
 80026c0:	2000      	movs	r0, #0
 80026c2:	f007 fc5b 	bl	8009f7c <strtok>
 80026c6:	6278      	str	r0, [r7, #36]	; 0x24
    while( param != NULL ) {
 80026c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	f47f af7c 	bne.w	80025c8 <getDetectAmperageRangeStruct+0x24>
    }


    return dima;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	461c      	mov	r4, r3
 80026d4:	f107 030c 	add.w	r3, r7, #12
 80026d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	372c      	adds	r7, #44	; 0x2c
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd90      	pop	{r4, r7, pc}
 80026e6:	bf00      	nop
 80026e8:	0800cc3c 	.word	0x0800cc3c
 80026ec:	0800cc40 	.word	0x0800cc40
 80026f0:	0800cc44 	.word	0x0800cc44
 80026f4:	0800cc48 	.word	0x0800cc48
 80026f8:	0800cc4c 	.word	0x0800cc4c
 80026fc:	0800cc54 	.word	0x0800cc54

08002700 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002704:	4b08      	ldr	r3, [pc, #32]	; (8002728 <HAL_Init+0x28>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a07      	ldr	r2, [pc, #28]	; (8002728 <HAL_Init+0x28>)
 800270a:	f043 0310 	orr.w	r3, r3, #16
 800270e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002710:	2003      	movs	r0, #3
 8002712:	f000 fdb3 	bl	800327c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002716:	200f      	movs	r0, #15
 8002718:	f7ff f870 	bl	80017fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800271c:	f7ff f836 	bl	800178c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	40022000 	.word	0x40022000

0800272c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  return uwTick;
 8002730:	4b02      	ldr	r3, [pc, #8]	; (800273c <HAL_GetTick+0x10>)
 8002732:	681b      	ldr	r3, [r3, #0]
}
 8002734:	4618      	mov	r0, r3
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr
 800273c:	20003ad4 	.word	0x20003ad4

08002740 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002748:	2300      	movs	r3, #0
 800274a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800274c:	2300      	movs	r3, #0
 800274e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002750:	2300      	movs	r3, #0
 8002752:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002754:	2300      	movs	r3, #0
 8002756:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e0be      	b.n	80028e0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800276c:	2b00      	cmp	r3, #0
 800276e:	d109      	bne.n	8002784 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2200      	movs	r2, #0
 8002774:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f7fe fce6 	bl	8001150 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f000 fbc1 	bl	8002f0c <ADC_ConversionStop_Disable>
 800278a:	4603      	mov	r3, r0
 800278c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002792:	f003 0310 	and.w	r3, r3, #16
 8002796:	2b00      	cmp	r3, #0
 8002798:	f040 8099 	bne.w	80028ce <HAL_ADC_Init+0x18e>
 800279c:	7dfb      	ldrb	r3, [r7, #23]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	f040 8095 	bne.w	80028ce <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027ac:	f023 0302 	bic.w	r3, r3, #2
 80027b0:	f043 0202 	orr.w	r2, r3, #2
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027c0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	7b1b      	ldrb	r3, [r3, #12]
 80027c6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027c8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027ca:	68ba      	ldr	r2, [r7, #8]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027d8:	d003      	beq.n	80027e2 <HAL_ADC_Init+0xa2>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d102      	bne.n	80027e8 <HAL_ADC_Init+0xa8>
 80027e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027e6:	e000      	b.n	80027ea <HAL_ADC_Init+0xaa>
 80027e8:	2300      	movs	r3, #0
 80027ea:	693a      	ldr	r2, [r7, #16]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	7d1b      	ldrb	r3, [r3, #20]
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d119      	bne.n	800282c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	7b1b      	ldrb	r3, [r3, #12]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d109      	bne.n	8002814 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	699b      	ldr	r3, [r3, #24]
 8002804:	3b01      	subs	r3, #1
 8002806:	035a      	lsls	r2, r3, #13
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	4313      	orrs	r3, r2
 800280c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002810:	613b      	str	r3, [r7, #16]
 8002812:	e00b      	b.n	800282c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002818:	f043 0220 	orr.w	r2, r3, #32
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002824:	f043 0201 	orr.w	r2, r3, #1
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	693a      	ldr	r2, [r7, #16]
 800283c:	430a      	orrs	r2, r1
 800283e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	689a      	ldr	r2, [r3, #8]
 8002846:	4b28      	ldr	r3, [pc, #160]	; (80028e8 <HAL_ADC_Init+0x1a8>)
 8002848:	4013      	ands	r3, r2
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	6812      	ldr	r2, [r2, #0]
 800284e:	68b9      	ldr	r1, [r7, #8]
 8002850:	430b      	orrs	r3, r1
 8002852:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800285c:	d003      	beq.n	8002866 <HAL_ADC_Init+0x126>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	2b01      	cmp	r3, #1
 8002864:	d104      	bne.n	8002870 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	3b01      	subs	r3, #1
 800286c:	051b      	lsls	r3, r3, #20
 800286e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002876:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	430a      	orrs	r2, r1
 8002882:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	689a      	ldr	r2, [r3, #8]
 800288a:	4b18      	ldr	r3, [pc, #96]	; (80028ec <HAL_ADC_Init+0x1ac>)
 800288c:	4013      	ands	r3, r2
 800288e:	68ba      	ldr	r2, [r7, #8]
 8002890:	429a      	cmp	r2, r3
 8002892:	d10b      	bne.n	80028ac <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289e:	f023 0303 	bic.w	r3, r3, #3
 80028a2:	f043 0201 	orr.w	r2, r3, #1
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80028aa:	e018      	b.n	80028de <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b0:	f023 0312 	bic.w	r3, r3, #18
 80028b4:	f043 0210 	orr.w	r2, r3, #16
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c0:	f043 0201 	orr.w	r2, r3, #1
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80028cc:	e007      	b.n	80028de <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d2:	f043 0210 	orr.w	r2, r3, #16
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80028de:	7dfb      	ldrb	r3, [r7, #23]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	ffe1f7fd 	.word	0xffe1f7fd
 80028ec:	ff1f0efe 	.word	0xff1f0efe

080028f0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028f8:	2300      	movs	r3, #0
 80028fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002902:	2b01      	cmp	r3, #1
 8002904:	d101      	bne.n	800290a <HAL_ADC_Start+0x1a>
 8002906:	2302      	movs	r3, #2
 8002908:	e098      	b.n	8002a3c <HAL_ADC_Start+0x14c>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2201      	movs	r2, #1
 800290e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f000 faa0 	bl	8002e58 <ADC_Enable>
 8002918:	4603      	mov	r3, r0
 800291a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800291c:	7bfb      	ldrb	r3, [r7, #15]
 800291e:	2b00      	cmp	r3, #0
 8002920:	f040 8087 	bne.w	8002a32 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002928:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800292c:	f023 0301 	bic.w	r3, r3, #1
 8002930:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a41      	ldr	r2, [pc, #260]	; (8002a44 <HAL_ADC_Start+0x154>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d105      	bne.n	800294e <HAL_ADC_Start+0x5e>
 8002942:	4b41      	ldr	r3, [pc, #260]	; (8002a48 <HAL_ADC_Start+0x158>)
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d115      	bne.n	800297a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002952:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002964:	2b00      	cmp	r3, #0
 8002966:	d026      	beq.n	80029b6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800296c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002970:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002978:	e01d      	b.n	80029b6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800297e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a2f      	ldr	r2, [pc, #188]	; (8002a48 <HAL_ADC_Start+0x158>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d004      	beq.n	800299a <HAL_ADC_Start+0xaa>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a2b      	ldr	r2, [pc, #172]	; (8002a44 <HAL_ADC_Start+0x154>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d10d      	bne.n	80029b6 <HAL_ADC_Start+0xc6>
 800299a:	4b2b      	ldr	r3, [pc, #172]	; (8002a48 <HAL_ADC_Start+0x158>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d007      	beq.n	80029b6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80029ae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d006      	beq.n	80029d0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c6:	f023 0206 	bic.w	r2, r3, #6
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80029ce:	e002      	b.n	80029d6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f06f 0202 	mvn.w	r2, #2
 80029e6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80029f2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80029f6:	d113      	bne.n	8002a20 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80029fc:	4a11      	ldr	r2, [pc, #68]	; (8002a44 <HAL_ADC_Start+0x154>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d105      	bne.n	8002a0e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002a02:	4b11      	ldr	r3, [pc, #68]	; (8002a48 <HAL_ADC_Start+0x158>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d108      	bne.n	8002a20 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002a1c:	609a      	str	r2, [r3, #8]
 8002a1e:	e00c      	b.n	8002a3a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	689a      	ldr	r2, [r3, #8]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002a2e:	609a      	str	r2, [r3, #8]
 8002a30:	e003      	b.n	8002a3a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3710      	adds	r7, #16
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	40012800 	.word	0x40012800
 8002a48:	40012400 	.word	0x40012400

08002a4c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a54:	2300      	movs	r3, #0
 8002a56:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d101      	bne.n	8002a66 <HAL_ADC_Stop+0x1a>
 8002a62:	2302      	movs	r3, #2
 8002a64:	e01a      	b.n	8002a9c <HAL_ADC_Stop+0x50>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2201      	movs	r2, #1
 8002a6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 fa4c 	bl	8002f0c <ADC_ConversionStop_Disable>
 8002a74:	4603      	mov	r3, r0
 8002a76:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002a78:	7bfb      	ldrb	r3, [r7, #15]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d109      	bne.n	8002a92 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a82:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a86:	f023 0301 	bic.w	r3, r3, #1
 8002a8a:	f043 0201 	orr.w	r2, r3, #1
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3710      	adds	r7, #16
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	370c      	adds	r7, #12
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bc80      	pop	{r7}
 8002aba:	4770      	bx	lr

08002abc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f003 0320 	and.w	r3, r3, #32
 8002ace:	2b20      	cmp	r3, #32
 8002ad0:	d140      	bne.n	8002b54 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d139      	bne.n	8002b54 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae4:	f003 0310 	and.w	r3, r3, #16
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d105      	bne.n	8002af8 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002af0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002b02:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002b06:	d11d      	bne.n	8002b44 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d119      	bne.n	8002b44 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	685a      	ldr	r2, [r3, #4]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f022 0220 	bic.w	r2, r2, #32
 8002b1e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d105      	bne.n	8002b44 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b3c:	f043 0201 	orr.w	r2, r3, #1
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 f87c 	bl	8002c42 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f06f 0212 	mvn.w	r2, #18
 8002b52:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b5e:	2b80      	cmp	r3, #128	; 0x80
 8002b60:	d14f      	bne.n	8002c02 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0304 	and.w	r3, r3, #4
 8002b6c:	2b04      	cmp	r3, #4
 8002b6e:	d148      	bne.n	8002c02 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b74:	f003 0310 	and.w	r3, r3, #16
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d105      	bne.n	8002b88 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b80:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8002b92:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8002b96:	d012      	beq.n	8002bbe <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d125      	bne.n	8002bf2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002bb0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002bb4:	d11d      	bne.n	8002bf2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d119      	bne.n	8002bf2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	685a      	ldr	r2, [r3, #4]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bcc:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d105      	bne.n	8002bf2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bea:	f043 0201 	orr.w	r2, r3, #1
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 fa78 	bl	80030e8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f06f 020c 	mvn.w	r2, #12
 8002c00:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c0c:	2b40      	cmp	r3, #64	; 0x40
 8002c0e:	d114      	bne.n	8002c3a <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d10d      	bne.n	8002c3a <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c22:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f000 f812 	bl	8002c54 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f06f 0201 	mvn.w	r2, #1
 8002c38:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002c3a:	bf00      	nop
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b083      	sub	sp, #12
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002c4a:	bf00      	nop
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr

08002c54 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bc80      	pop	{r7}
 8002c64:	4770      	bx	lr
	...

08002c68 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002c68:	b480      	push	{r7}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c72:	2300      	movs	r3, #0
 8002c74:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002c76:	2300      	movs	r3, #0
 8002c78:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d101      	bne.n	8002c88 <HAL_ADC_ConfigChannel+0x20>
 8002c84:	2302      	movs	r3, #2
 8002c86:	e0dc      	b.n	8002e42 <HAL_ADC_ConfigChannel+0x1da>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	2b06      	cmp	r3, #6
 8002c96:	d81c      	bhi.n	8002cd2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685a      	ldr	r2, [r3, #4]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	4413      	add	r3, r2
 8002ca8:	3b05      	subs	r3, #5
 8002caa:	221f      	movs	r2, #31
 8002cac:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb0:	43db      	mvns	r3, r3
 8002cb2:	4019      	ands	r1, r3
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	6818      	ldr	r0, [r3, #0]
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685a      	ldr	r2, [r3, #4]
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	4413      	add	r3, r2
 8002cc2:	3b05      	subs	r3, #5
 8002cc4:	fa00 f203 	lsl.w	r2, r0, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	635a      	str	r2, [r3, #52]	; 0x34
 8002cd0:	e03c      	b.n	8002d4c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	2b0c      	cmp	r3, #12
 8002cd8:	d81c      	bhi.n	8002d14 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	4413      	add	r3, r2
 8002cea:	3b23      	subs	r3, #35	; 0x23
 8002cec:	221f      	movs	r2, #31
 8002cee:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf2:	43db      	mvns	r3, r3
 8002cf4:	4019      	ands	r1, r3
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	6818      	ldr	r0, [r3, #0]
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	685a      	ldr	r2, [r3, #4]
 8002cfe:	4613      	mov	r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	4413      	add	r3, r2
 8002d04:	3b23      	subs	r3, #35	; 0x23
 8002d06:	fa00 f203 	lsl.w	r2, r0, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	631a      	str	r2, [r3, #48]	; 0x30
 8002d12:	e01b      	b.n	8002d4c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	685a      	ldr	r2, [r3, #4]
 8002d1e:	4613      	mov	r3, r2
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	4413      	add	r3, r2
 8002d24:	3b41      	subs	r3, #65	; 0x41
 8002d26:	221f      	movs	r2, #31
 8002d28:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2c:	43db      	mvns	r3, r3
 8002d2e:	4019      	ands	r1, r3
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	6818      	ldr	r0, [r3, #0]
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	4413      	add	r3, r2
 8002d3e:	3b41      	subs	r3, #65	; 0x41
 8002d40:	fa00 f203 	lsl.w	r2, r0, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	430a      	orrs	r2, r1
 8002d4a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2b09      	cmp	r3, #9
 8002d52:	d91c      	bls.n	8002d8e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	68d9      	ldr	r1, [r3, #12]
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	4413      	add	r3, r2
 8002d64:	3b1e      	subs	r3, #30
 8002d66:	2207      	movs	r2, #7
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6c:	43db      	mvns	r3, r3
 8002d6e:	4019      	ands	r1, r3
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	6898      	ldr	r0, [r3, #8]
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	4613      	mov	r3, r2
 8002d7a:	005b      	lsls	r3, r3, #1
 8002d7c:	4413      	add	r3, r2
 8002d7e:	3b1e      	subs	r3, #30
 8002d80:	fa00 f203 	lsl.w	r2, r0, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	60da      	str	r2, [r3, #12]
 8002d8c:	e019      	b.n	8002dc2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	6919      	ldr	r1, [r3, #16]
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	4413      	add	r3, r2
 8002d9e:	2207      	movs	r2, #7
 8002da0:	fa02 f303 	lsl.w	r3, r2, r3
 8002da4:	43db      	mvns	r3, r3
 8002da6:	4019      	ands	r1, r3
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	6898      	ldr	r0, [r3, #8]
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	4613      	mov	r3, r2
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	4413      	add	r3, r2
 8002db6:	fa00 f203 	lsl.w	r2, r0, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	2b10      	cmp	r3, #16
 8002dc8:	d003      	beq.n	8002dd2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002dce:	2b11      	cmp	r3, #17
 8002dd0:	d132      	bne.n	8002e38 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a1d      	ldr	r2, [pc, #116]	; (8002e4c <HAL_ADC_ConfigChannel+0x1e4>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d125      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d126      	bne.n	8002e38 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	689a      	ldr	r2, [r3, #8]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002df8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2b10      	cmp	r3, #16
 8002e00:	d11a      	bne.n	8002e38 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e02:	4b13      	ldr	r3, [pc, #76]	; (8002e50 <HAL_ADC_ConfigChannel+0x1e8>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a13      	ldr	r2, [pc, #76]	; (8002e54 <HAL_ADC_ConfigChannel+0x1ec>)
 8002e08:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0c:	0c9a      	lsrs	r2, r3, #18
 8002e0e:	4613      	mov	r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	4413      	add	r3, r2
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e18:	e002      	b.n	8002e20 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	3b01      	subs	r3, #1
 8002e1e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d1f9      	bne.n	8002e1a <HAL_ADC_ConfigChannel+0x1b2>
 8002e26:	e007      	b.n	8002e38 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e2c:	f043 0220 	orr.w	r2, r3, #32
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3714      	adds	r7, #20
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bc80      	pop	{r7}
 8002e4a:	4770      	bx	lr
 8002e4c:	40012400 	.word	0x40012400
 8002e50:	20000000 	.word	0x20000000
 8002e54:	431bde83 	.word	0x431bde83

08002e58 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e60:	2300      	movs	r3, #0
 8002e62:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002e64:	2300      	movs	r3, #0
 8002e66:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d040      	beq.n	8002ef8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f042 0201 	orr.w	r2, r2, #1
 8002e84:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e86:	4b1f      	ldr	r3, [pc, #124]	; (8002f04 <ADC_Enable+0xac>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a1f      	ldr	r2, [pc, #124]	; (8002f08 <ADC_Enable+0xb0>)
 8002e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e90:	0c9b      	lsrs	r3, r3, #18
 8002e92:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002e94:	e002      	b.n	8002e9c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	3b01      	subs	r3, #1
 8002e9a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1f9      	bne.n	8002e96 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ea2:	f7ff fc43 	bl	800272c <HAL_GetTick>
 8002ea6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002ea8:	e01f      	b.n	8002eea <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002eaa:	f7ff fc3f 	bl	800272c <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d918      	bls.n	8002eea <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d011      	beq.n	8002eea <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eca:	f043 0210 	orr.w	r2, r3, #16
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed6:	f043 0201 	orr.w	r2, r3, #1
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e007      	b.n	8002efa <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d1d8      	bne.n	8002eaa <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	20000000 	.word	0x20000000
 8002f08:	431bde83 	.word	0x431bde83

08002f0c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f14:	2300      	movs	r3, #0
 8002f16:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d12e      	bne.n	8002f84 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	689a      	ldr	r2, [r3, #8]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 0201 	bic.w	r2, r2, #1
 8002f34:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f36:	f7ff fbf9 	bl	800272c <HAL_GetTick>
 8002f3a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f3c:	e01b      	b.n	8002f76 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f3e:	f7ff fbf5 	bl	800272c <HAL_GetTick>
 8002f42:	4602      	mov	r2, r0
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d914      	bls.n	8002f76 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f003 0301 	and.w	r3, r3, #1
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d10d      	bne.n	8002f76 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f5e:	f043 0210 	orr.w	r2, r3, #16
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f6a:	f043 0201 	orr.w	r2, r3, #1
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e007      	b.n	8002f86 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f003 0301 	and.w	r3, r3, #1
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d0dc      	beq.n	8002f3e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
	...

08002f90 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002f90:	b590      	push	{r4, r7, lr}
 8002f92:	b087      	sub	sp, #28
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d101      	bne.n	8002fae <HAL_ADCEx_Calibration_Start+0x1e>
 8002faa:	2302      	movs	r3, #2
 8002fac:	e095      	b.n	80030da <HAL_ADCEx_Calibration_Start+0x14a>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f7ff ffa8 	bl	8002f0c <ADC_ConversionStop_Disable>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002fc0:	7dfb      	ldrb	r3, [r7, #23]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	f040 8084 	bne.w	80030d0 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fcc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002fd0:	f023 0302 	bic.w	r3, r3, #2
 8002fd4:	f043 0202 	orr.w	r2, r3, #2
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002fdc:	4b41      	ldr	r3, [pc, #260]	; (80030e4 <HAL_ADCEx_Calibration_Start+0x154>)
 8002fde:	681c      	ldr	r4, [r3, #0]
 8002fe0:	2002      	movs	r0, #2
 8002fe2:	f001 f821 	bl	8004028 <HAL_RCCEx_GetPeriphCLKFreq>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002fec:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002fee:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002ff0:	e002      	b.n	8002ff8 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	3b01      	subs	r3, #1
 8002ff6:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d1f9      	bne.n	8002ff2 <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f7ff ff2a 	bl	8002e58 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	689a      	ldr	r2, [r3, #8]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f042 0208 	orr.w	r2, r2, #8
 8003012:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003014:	f7ff fb8a 	bl	800272c <HAL_GetTick>
 8003018:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800301a:	e01b      	b.n	8003054 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800301c:	f7ff fb86 	bl	800272c <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	2b0a      	cmp	r3, #10
 8003028:	d914      	bls.n	8003054 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	f003 0308 	and.w	r3, r3, #8
 8003034:	2b00      	cmp	r3, #0
 8003036:	d00d      	beq.n	8003054 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800303c:	f023 0312 	bic.w	r3, r3, #18
 8003040:	f043 0210 	orr.w	r2, r3, #16
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e042      	b.n	80030da <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f003 0308 	and.w	r3, r3, #8
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1dc      	bne.n	800301c <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	689a      	ldr	r2, [r3, #8]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f042 0204 	orr.w	r2, r2, #4
 8003070:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003072:	f7ff fb5b 	bl	800272c <HAL_GetTick>
 8003076:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003078:	e01b      	b.n	80030b2 <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800307a:	f7ff fb57 	bl	800272c <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	2b0a      	cmp	r3, #10
 8003086:	d914      	bls.n	80030b2 <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f003 0304 	and.w	r3, r3, #4
 8003092:	2b00      	cmp	r3, #0
 8003094:	d00d      	beq.n	80030b2 <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309a:	f023 0312 	bic.w	r3, r3, #18
 800309e:	f043 0210 	orr.w	r2, r3, #16
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e013      	b.n	80030da <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	f003 0304 	and.w	r3, r3, #4
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d1dc      	bne.n	800307a <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c4:	f023 0303 	bic.w	r3, r3, #3
 80030c8:	f043 0201 	orr.w	r2, r3, #1
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80030d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80030da:	4618      	mov	r0, r3
 80030dc:	371c      	adds	r7, #28
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd90      	pop	{r4, r7, pc}
 80030e2:	bf00      	nop
 80030e4:	20000000 	.word	0x20000000

080030e8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80030f0:	bf00      	nop
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bc80      	pop	{r7}
 80030f8:	4770      	bx	lr
	...

080030fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b085      	sub	sp, #20
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f003 0307 	and.w	r3, r3, #7
 800310a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800310c:	4b0c      	ldr	r3, [pc, #48]	; (8003140 <__NVIC_SetPriorityGrouping+0x44>)
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003112:	68ba      	ldr	r2, [r7, #8]
 8003114:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003118:	4013      	ands	r3, r2
 800311a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003124:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003128:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800312c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800312e:	4a04      	ldr	r2, [pc, #16]	; (8003140 <__NVIC_SetPriorityGrouping+0x44>)
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	60d3      	str	r3, [r2, #12]
}
 8003134:	bf00      	nop
 8003136:	3714      	adds	r7, #20
 8003138:	46bd      	mov	sp, r7
 800313a:	bc80      	pop	{r7}
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	e000ed00 	.word	0xe000ed00

08003144 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003148:	4b04      	ldr	r3, [pc, #16]	; (800315c <__NVIC_GetPriorityGrouping+0x18>)
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	0a1b      	lsrs	r3, r3, #8
 800314e:	f003 0307 	and.w	r3, r3, #7
}
 8003152:	4618      	mov	r0, r3
 8003154:	46bd      	mov	sp, r7
 8003156:	bc80      	pop	{r7}
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	e000ed00 	.word	0xe000ed00

08003160 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003160:	b480      	push	{r7}
 8003162:	b083      	sub	sp, #12
 8003164:	af00      	add	r7, sp, #0
 8003166:	4603      	mov	r3, r0
 8003168:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800316a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800316e:	2b00      	cmp	r3, #0
 8003170:	db0b      	blt.n	800318a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003172:	79fb      	ldrb	r3, [r7, #7]
 8003174:	f003 021f 	and.w	r2, r3, #31
 8003178:	4906      	ldr	r1, [pc, #24]	; (8003194 <__NVIC_EnableIRQ+0x34>)
 800317a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317e:	095b      	lsrs	r3, r3, #5
 8003180:	2001      	movs	r0, #1
 8003182:	fa00 f202 	lsl.w	r2, r0, r2
 8003186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800318a:	bf00      	nop
 800318c:	370c      	adds	r7, #12
 800318e:	46bd      	mov	sp, r7
 8003190:	bc80      	pop	{r7}
 8003192:	4770      	bx	lr
 8003194:	e000e100 	.word	0xe000e100

08003198 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	6039      	str	r1, [r7, #0]
 80031a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	db0a      	blt.n	80031c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	b2da      	uxtb	r2, r3
 80031b0:	490c      	ldr	r1, [pc, #48]	; (80031e4 <__NVIC_SetPriority+0x4c>)
 80031b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b6:	0112      	lsls	r2, r2, #4
 80031b8:	b2d2      	uxtb	r2, r2
 80031ba:	440b      	add	r3, r1
 80031bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031c0:	e00a      	b.n	80031d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	b2da      	uxtb	r2, r3
 80031c6:	4908      	ldr	r1, [pc, #32]	; (80031e8 <__NVIC_SetPriority+0x50>)
 80031c8:	79fb      	ldrb	r3, [r7, #7]
 80031ca:	f003 030f 	and.w	r3, r3, #15
 80031ce:	3b04      	subs	r3, #4
 80031d0:	0112      	lsls	r2, r2, #4
 80031d2:	b2d2      	uxtb	r2, r2
 80031d4:	440b      	add	r3, r1
 80031d6:	761a      	strb	r2, [r3, #24]
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	bc80      	pop	{r7}
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	e000e100 	.word	0xe000e100
 80031e8:	e000ed00 	.word	0xe000ed00

080031ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b089      	sub	sp, #36	; 0x24
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f003 0307 	and.w	r3, r3, #7
 80031fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	f1c3 0307 	rsb	r3, r3, #7
 8003206:	2b04      	cmp	r3, #4
 8003208:	bf28      	it	cs
 800320a:	2304      	movcs	r3, #4
 800320c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	3304      	adds	r3, #4
 8003212:	2b06      	cmp	r3, #6
 8003214:	d902      	bls.n	800321c <NVIC_EncodePriority+0x30>
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	3b03      	subs	r3, #3
 800321a:	e000      	b.n	800321e <NVIC_EncodePriority+0x32>
 800321c:	2300      	movs	r3, #0
 800321e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003220:	f04f 32ff 	mov.w	r2, #4294967295
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	43da      	mvns	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	401a      	ands	r2, r3
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003234:	f04f 31ff 	mov.w	r1, #4294967295
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	fa01 f303 	lsl.w	r3, r1, r3
 800323e:	43d9      	mvns	r1, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003244:	4313      	orrs	r3, r2
         );
}
 8003246:	4618      	mov	r0, r3
 8003248:	3724      	adds	r7, #36	; 0x24
 800324a:	46bd      	mov	sp, r7
 800324c:	bc80      	pop	{r7}
 800324e:	4770      	bx	lr

08003250 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003250:	b480      	push	{r7}
 8003252:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003254:	f3bf 8f4f 	dsb	sy
}
 8003258:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800325a:	4b06      	ldr	r3, [pc, #24]	; (8003274 <__NVIC_SystemReset+0x24>)
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003262:	4904      	ldr	r1, [pc, #16]	; (8003274 <__NVIC_SystemReset+0x24>)
 8003264:	4b04      	ldr	r3, [pc, #16]	; (8003278 <__NVIC_SystemReset+0x28>)
 8003266:	4313      	orrs	r3, r2
 8003268:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800326a:	f3bf 8f4f 	dsb	sy
}
 800326e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003270:	bf00      	nop
 8003272:	e7fd      	b.n	8003270 <__NVIC_SystemReset+0x20>
 8003274:	e000ed00 	.word	0xe000ed00
 8003278:	05fa0004 	.word	0x05fa0004

0800327c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7ff ff39 	bl	80030fc <__NVIC_SetPriorityGrouping>
}
 800328a:	bf00      	nop
 800328c:	3708      	adds	r7, #8
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}

08003292 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003292:	b580      	push	{r7, lr}
 8003294:	b086      	sub	sp, #24
 8003296:	af00      	add	r7, sp, #0
 8003298:	4603      	mov	r3, r0
 800329a:	60b9      	str	r1, [r7, #8]
 800329c:	607a      	str	r2, [r7, #4]
 800329e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032a0:	2300      	movs	r3, #0
 80032a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032a4:	f7ff ff4e 	bl	8003144 <__NVIC_GetPriorityGrouping>
 80032a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	68b9      	ldr	r1, [r7, #8]
 80032ae:	6978      	ldr	r0, [r7, #20]
 80032b0:	f7ff ff9c 	bl	80031ec <NVIC_EncodePriority>
 80032b4:	4602      	mov	r2, r0
 80032b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032ba:	4611      	mov	r1, r2
 80032bc:	4618      	mov	r0, r3
 80032be:	f7ff ff6b 	bl	8003198 <__NVIC_SetPriority>
}
 80032c2:	bf00      	nop
 80032c4:	3718      	adds	r7, #24
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}

080032ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032ca:	b580      	push	{r7, lr}
 80032cc:	b082      	sub	sp, #8
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	4603      	mov	r3, r0
 80032d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d8:	4618      	mov	r0, r3
 80032da:	f7ff ff41 	bl	8003160 <__NVIC_EnableIRQ>
}
 80032de:	bf00      	nop
 80032e0:	3708      	adds	r7, #8
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80032ea:	f7ff ffb1 	bl	8003250 <__NVIC_SystemReset>
	...

080032f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b08b      	sub	sp, #44	; 0x2c
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032fa:	2300      	movs	r3, #0
 80032fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80032fe:	2300      	movs	r3, #0
 8003300:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003302:	e169      	b.n	80035d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003304:	2201      	movs	r2, #1
 8003306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	69fa      	ldr	r2, [r7, #28]
 8003314:	4013      	ands	r3, r2
 8003316:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	429a      	cmp	r2, r3
 800331e:	f040 8158 	bne.w	80035d2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	4a9a      	ldr	r2, [pc, #616]	; (8003590 <HAL_GPIO_Init+0x2a0>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d05e      	beq.n	80033ea <HAL_GPIO_Init+0xfa>
 800332c:	4a98      	ldr	r2, [pc, #608]	; (8003590 <HAL_GPIO_Init+0x2a0>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d875      	bhi.n	800341e <HAL_GPIO_Init+0x12e>
 8003332:	4a98      	ldr	r2, [pc, #608]	; (8003594 <HAL_GPIO_Init+0x2a4>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d058      	beq.n	80033ea <HAL_GPIO_Init+0xfa>
 8003338:	4a96      	ldr	r2, [pc, #600]	; (8003594 <HAL_GPIO_Init+0x2a4>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d86f      	bhi.n	800341e <HAL_GPIO_Init+0x12e>
 800333e:	4a96      	ldr	r2, [pc, #600]	; (8003598 <HAL_GPIO_Init+0x2a8>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d052      	beq.n	80033ea <HAL_GPIO_Init+0xfa>
 8003344:	4a94      	ldr	r2, [pc, #592]	; (8003598 <HAL_GPIO_Init+0x2a8>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d869      	bhi.n	800341e <HAL_GPIO_Init+0x12e>
 800334a:	4a94      	ldr	r2, [pc, #592]	; (800359c <HAL_GPIO_Init+0x2ac>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d04c      	beq.n	80033ea <HAL_GPIO_Init+0xfa>
 8003350:	4a92      	ldr	r2, [pc, #584]	; (800359c <HAL_GPIO_Init+0x2ac>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d863      	bhi.n	800341e <HAL_GPIO_Init+0x12e>
 8003356:	4a92      	ldr	r2, [pc, #584]	; (80035a0 <HAL_GPIO_Init+0x2b0>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d046      	beq.n	80033ea <HAL_GPIO_Init+0xfa>
 800335c:	4a90      	ldr	r2, [pc, #576]	; (80035a0 <HAL_GPIO_Init+0x2b0>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d85d      	bhi.n	800341e <HAL_GPIO_Init+0x12e>
 8003362:	2b12      	cmp	r3, #18
 8003364:	d82a      	bhi.n	80033bc <HAL_GPIO_Init+0xcc>
 8003366:	2b12      	cmp	r3, #18
 8003368:	d859      	bhi.n	800341e <HAL_GPIO_Init+0x12e>
 800336a:	a201      	add	r2, pc, #4	; (adr r2, 8003370 <HAL_GPIO_Init+0x80>)
 800336c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003370:	080033eb 	.word	0x080033eb
 8003374:	080033c5 	.word	0x080033c5
 8003378:	080033d7 	.word	0x080033d7
 800337c:	08003419 	.word	0x08003419
 8003380:	0800341f 	.word	0x0800341f
 8003384:	0800341f 	.word	0x0800341f
 8003388:	0800341f 	.word	0x0800341f
 800338c:	0800341f 	.word	0x0800341f
 8003390:	0800341f 	.word	0x0800341f
 8003394:	0800341f 	.word	0x0800341f
 8003398:	0800341f 	.word	0x0800341f
 800339c:	0800341f 	.word	0x0800341f
 80033a0:	0800341f 	.word	0x0800341f
 80033a4:	0800341f 	.word	0x0800341f
 80033a8:	0800341f 	.word	0x0800341f
 80033ac:	0800341f 	.word	0x0800341f
 80033b0:	0800341f 	.word	0x0800341f
 80033b4:	080033cd 	.word	0x080033cd
 80033b8:	080033e1 	.word	0x080033e1
 80033bc:	4a79      	ldr	r2, [pc, #484]	; (80035a4 <HAL_GPIO_Init+0x2b4>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d013      	beq.n	80033ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80033c2:	e02c      	b.n	800341e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	623b      	str	r3, [r7, #32]
          break;
 80033ca:	e029      	b.n	8003420 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	3304      	adds	r3, #4
 80033d2:	623b      	str	r3, [r7, #32]
          break;
 80033d4:	e024      	b.n	8003420 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	3308      	adds	r3, #8
 80033dc:	623b      	str	r3, [r7, #32]
          break;
 80033de:	e01f      	b.n	8003420 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	330c      	adds	r3, #12
 80033e6:	623b      	str	r3, [r7, #32]
          break;
 80033e8:	e01a      	b.n	8003420 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d102      	bne.n	80033f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80033f2:	2304      	movs	r3, #4
 80033f4:	623b      	str	r3, [r7, #32]
          break;
 80033f6:	e013      	b.n	8003420 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d105      	bne.n	800340c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003400:	2308      	movs	r3, #8
 8003402:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	69fa      	ldr	r2, [r7, #28]
 8003408:	611a      	str	r2, [r3, #16]
          break;
 800340a:	e009      	b.n	8003420 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800340c:	2308      	movs	r3, #8
 800340e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	69fa      	ldr	r2, [r7, #28]
 8003414:	615a      	str	r2, [r3, #20]
          break;
 8003416:	e003      	b.n	8003420 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003418:	2300      	movs	r3, #0
 800341a:	623b      	str	r3, [r7, #32]
          break;
 800341c:	e000      	b.n	8003420 <HAL_GPIO_Init+0x130>
          break;
 800341e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	2bff      	cmp	r3, #255	; 0xff
 8003424:	d801      	bhi.n	800342a <HAL_GPIO_Init+0x13a>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	e001      	b.n	800342e <HAL_GPIO_Init+0x13e>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	3304      	adds	r3, #4
 800342e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	2bff      	cmp	r3, #255	; 0xff
 8003434:	d802      	bhi.n	800343c <HAL_GPIO_Init+0x14c>
 8003436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	e002      	b.n	8003442 <HAL_GPIO_Init+0x152>
 800343c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343e:	3b08      	subs	r3, #8
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	210f      	movs	r1, #15
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	fa01 f303 	lsl.w	r3, r1, r3
 8003450:	43db      	mvns	r3, r3
 8003452:	401a      	ands	r2, r3
 8003454:	6a39      	ldr	r1, [r7, #32]
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	fa01 f303 	lsl.w	r3, r1, r3
 800345c:	431a      	orrs	r2, r3
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	f000 80b1 	beq.w	80035d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003470:	4b4d      	ldr	r3, [pc, #308]	; (80035a8 <HAL_GPIO_Init+0x2b8>)
 8003472:	699b      	ldr	r3, [r3, #24]
 8003474:	4a4c      	ldr	r2, [pc, #304]	; (80035a8 <HAL_GPIO_Init+0x2b8>)
 8003476:	f043 0301 	orr.w	r3, r3, #1
 800347a:	6193      	str	r3, [r2, #24]
 800347c:	4b4a      	ldr	r3, [pc, #296]	; (80035a8 <HAL_GPIO_Init+0x2b8>)
 800347e:	699b      	ldr	r3, [r3, #24]
 8003480:	f003 0301 	and.w	r3, r3, #1
 8003484:	60bb      	str	r3, [r7, #8]
 8003486:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003488:	4a48      	ldr	r2, [pc, #288]	; (80035ac <HAL_GPIO_Init+0x2bc>)
 800348a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800348c:	089b      	lsrs	r3, r3, #2
 800348e:	3302      	adds	r3, #2
 8003490:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003494:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003498:	f003 0303 	and.w	r3, r3, #3
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	220f      	movs	r2, #15
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	43db      	mvns	r3, r3
 80034a6:	68fa      	ldr	r2, [r7, #12]
 80034a8:	4013      	ands	r3, r2
 80034aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	4a40      	ldr	r2, [pc, #256]	; (80035b0 <HAL_GPIO_Init+0x2c0>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d013      	beq.n	80034dc <HAL_GPIO_Init+0x1ec>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4a3f      	ldr	r2, [pc, #252]	; (80035b4 <HAL_GPIO_Init+0x2c4>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d00d      	beq.n	80034d8 <HAL_GPIO_Init+0x1e8>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4a3e      	ldr	r2, [pc, #248]	; (80035b8 <HAL_GPIO_Init+0x2c8>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d007      	beq.n	80034d4 <HAL_GPIO_Init+0x1e4>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4a3d      	ldr	r2, [pc, #244]	; (80035bc <HAL_GPIO_Init+0x2cc>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d101      	bne.n	80034d0 <HAL_GPIO_Init+0x1e0>
 80034cc:	2303      	movs	r3, #3
 80034ce:	e006      	b.n	80034de <HAL_GPIO_Init+0x1ee>
 80034d0:	2304      	movs	r3, #4
 80034d2:	e004      	b.n	80034de <HAL_GPIO_Init+0x1ee>
 80034d4:	2302      	movs	r3, #2
 80034d6:	e002      	b.n	80034de <HAL_GPIO_Init+0x1ee>
 80034d8:	2301      	movs	r3, #1
 80034da:	e000      	b.n	80034de <HAL_GPIO_Init+0x1ee>
 80034dc:	2300      	movs	r3, #0
 80034de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034e0:	f002 0203 	and.w	r2, r2, #3
 80034e4:	0092      	lsls	r2, r2, #2
 80034e6:	4093      	lsls	r3, r2
 80034e8:	68fa      	ldr	r2, [r7, #12]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80034ee:	492f      	ldr	r1, [pc, #188]	; (80035ac <HAL_GPIO_Init+0x2bc>)
 80034f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f2:	089b      	lsrs	r3, r3, #2
 80034f4:	3302      	adds	r3, #2
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d006      	beq.n	8003516 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003508:	4b2d      	ldr	r3, [pc, #180]	; (80035c0 <HAL_GPIO_Init+0x2d0>)
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	492c      	ldr	r1, [pc, #176]	; (80035c0 <HAL_GPIO_Init+0x2d0>)
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	4313      	orrs	r3, r2
 8003512:	600b      	str	r3, [r1, #0]
 8003514:	e006      	b.n	8003524 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003516:	4b2a      	ldr	r3, [pc, #168]	; (80035c0 <HAL_GPIO_Init+0x2d0>)
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	43db      	mvns	r3, r3
 800351e:	4928      	ldr	r1, [pc, #160]	; (80035c0 <HAL_GPIO_Init+0x2d0>)
 8003520:	4013      	ands	r3, r2
 8003522:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d006      	beq.n	800353e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003530:	4b23      	ldr	r3, [pc, #140]	; (80035c0 <HAL_GPIO_Init+0x2d0>)
 8003532:	685a      	ldr	r2, [r3, #4]
 8003534:	4922      	ldr	r1, [pc, #136]	; (80035c0 <HAL_GPIO_Init+0x2d0>)
 8003536:	69bb      	ldr	r3, [r7, #24]
 8003538:	4313      	orrs	r3, r2
 800353a:	604b      	str	r3, [r1, #4]
 800353c:	e006      	b.n	800354c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800353e:	4b20      	ldr	r3, [pc, #128]	; (80035c0 <HAL_GPIO_Init+0x2d0>)
 8003540:	685a      	ldr	r2, [r3, #4]
 8003542:	69bb      	ldr	r3, [r7, #24]
 8003544:	43db      	mvns	r3, r3
 8003546:	491e      	ldr	r1, [pc, #120]	; (80035c0 <HAL_GPIO_Init+0x2d0>)
 8003548:	4013      	ands	r3, r2
 800354a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d006      	beq.n	8003566 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003558:	4b19      	ldr	r3, [pc, #100]	; (80035c0 <HAL_GPIO_Init+0x2d0>)
 800355a:	689a      	ldr	r2, [r3, #8]
 800355c:	4918      	ldr	r1, [pc, #96]	; (80035c0 <HAL_GPIO_Init+0x2d0>)
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	4313      	orrs	r3, r2
 8003562:	608b      	str	r3, [r1, #8]
 8003564:	e006      	b.n	8003574 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003566:	4b16      	ldr	r3, [pc, #88]	; (80035c0 <HAL_GPIO_Init+0x2d0>)
 8003568:	689a      	ldr	r2, [r3, #8]
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	43db      	mvns	r3, r3
 800356e:	4914      	ldr	r1, [pc, #80]	; (80035c0 <HAL_GPIO_Init+0x2d0>)
 8003570:	4013      	ands	r3, r2
 8003572:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d021      	beq.n	80035c4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003580:	4b0f      	ldr	r3, [pc, #60]	; (80035c0 <HAL_GPIO_Init+0x2d0>)
 8003582:	68da      	ldr	r2, [r3, #12]
 8003584:	490e      	ldr	r1, [pc, #56]	; (80035c0 <HAL_GPIO_Init+0x2d0>)
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	4313      	orrs	r3, r2
 800358a:	60cb      	str	r3, [r1, #12]
 800358c:	e021      	b.n	80035d2 <HAL_GPIO_Init+0x2e2>
 800358e:	bf00      	nop
 8003590:	10320000 	.word	0x10320000
 8003594:	10310000 	.word	0x10310000
 8003598:	10220000 	.word	0x10220000
 800359c:	10210000 	.word	0x10210000
 80035a0:	10120000 	.word	0x10120000
 80035a4:	10110000 	.word	0x10110000
 80035a8:	40021000 	.word	0x40021000
 80035ac:	40010000 	.word	0x40010000
 80035b0:	40010800 	.word	0x40010800
 80035b4:	40010c00 	.word	0x40010c00
 80035b8:	40011000 	.word	0x40011000
 80035bc:	40011400 	.word	0x40011400
 80035c0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80035c4:	4b0b      	ldr	r3, [pc, #44]	; (80035f4 <HAL_GPIO_Init+0x304>)
 80035c6:	68da      	ldr	r2, [r3, #12]
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	43db      	mvns	r3, r3
 80035cc:	4909      	ldr	r1, [pc, #36]	; (80035f4 <HAL_GPIO_Init+0x304>)
 80035ce:	4013      	ands	r3, r2
 80035d0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80035d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d4:	3301      	adds	r3, #1
 80035d6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035de:	fa22 f303 	lsr.w	r3, r2, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	f47f ae8e 	bne.w	8003304 <HAL_GPIO_Init+0x14>
  }
}
 80035e8:	bf00      	nop
 80035ea:	bf00      	nop
 80035ec:	372c      	adds	r7, #44	; 0x2c
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bc80      	pop	{r7}
 80035f2:	4770      	bx	lr
 80035f4:	40010400 	.word	0x40010400

080035f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	460b      	mov	r3, r1
 8003602:	807b      	strh	r3, [r7, #2]
 8003604:	4613      	mov	r3, r2
 8003606:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003608:	787b      	ldrb	r3, [r7, #1]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d003      	beq.n	8003616 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800360e:	887a      	ldrh	r2, [r7, #2]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003614:	e003      	b.n	800361e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003616:	887b      	ldrh	r3, [r7, #2]
 8003618:	041a      	lsls	r2, r3, #16
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	611a      	str	r2, [r3, #16]
}
 800361e:	bf00      	nop
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	bc80      	pop	{r7}
 8003626:	4770      	bx	lr

08003628 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b086      	sub	sp, #24
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d101      	bne.n	800363a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e26c      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	2b00      	cmp	r3, #0
 8003644:	f000 8087 	beq.w	8003756 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003648:	4b92      	ldr	r3, [pc, #584]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f003 030c 	and.w	r3, r3, #12
 8003650:	2b04      	cmp	r3, #4
 8003652:	d00c      	beq.n	800366e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003654:	4b8f      	ldr	r3, [pc, #572]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f003 030c 	and.w	r3, r3, #12
 800365c:	2b08      	cmp	r3, #8
 800365e:	d112      	bne.n	8003686 <HAL_RCC_OscConfig+0x5e>
 8003660:	4b8c      	ldr	r3, [pc, #560]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003668:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800366c:	d10b      	bne.n	8003686 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800366e:	4b89      	ldr	r3, [pc, #548]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d06c      	beq.n	8003754 <HAL_RCC_OscConfig+0x12c>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d168      	bne.n	8003754 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e246      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800368e:	d106      	bne.n	800369e <HAL_RCC_OscConfig+0x76>
 8003690:	4b80      	ldr	r3, [pc, #512]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a7f      	ldr	r2, [pc, #508]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003696:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800369a:	6013      	str	r3, [r2, #0]
 800369c:	e02e      	b.n	80036fc <HAL_RCC_OscConfig+0xd4>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d10c      	bne.n	80036c0 <HAL_RCC_OscConfig+0x98>
 80036a6:	4b7b      	ldr	r3, [pc, #492]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a7a      	ldr	r2, [pc, #488]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036b0:	6013      	str	r3, [r2, #0]
 80036b2:	4b78      	ldr	r3, [pc, #480]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a77      	ldr	r2, [pc, #476]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036bc:	6013      	str	r3, [r2, #0]
 80036be:	e01d      	b.n	80036fc <HAL_RCC_OscConfig+0xd4>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036c8:	d10c      	bne.n	80036e4 <HAL_RCC_OscConfig+0xbc>
 80036ca:	4b72      	ldr	r3, [pc, #456]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a71      	ldr	r2, [pc, #452]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036d4:	6013      	str	r3, [r2, #0]
 80036d6:	4b6f      	ldr	r3, [pc, #444]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a6e      	ldr	r2, [pc, #440]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036e0:	6013      	str	r3, [r2, #0]
 80036e2:	e00b      	b.n	80036fc <HAL_RCC_OscConfig+0xd4>
 80036e4:	4b6b      	ldr	r3, [pc, #428]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a6a      	ldr	r2, [pc, #424]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036ee:	6013      	str	r3, [r2, #0]
 80036f0:	4b68      	ldr	r3, [pc, #416]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a67      	ldr	r2, [pc, #412]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80036f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d013      	beq.n	800372c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003704:	f7ff f812 	bl	800272c <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800370c:	f7ff f80e 	bl	800272c <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b64      	cmp	r3, #100	; 0x64
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e1fa      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800371e:	4b5d      	ldr	r3, [pc, #372]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d0f0      	beq.n	800370c <HAL_RCC_OscConfig+0xe4>
 800372a:	e014      	b.n	8003756 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800372c:	f7fe fffe 	bl	800272c <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003732:	e008      	b.n	8003746 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003734:	f7fe fffa 	bl	800272c <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b64      	cmp	r3, #100	; 0x64
 8003740:	d901      	bls.n	8003746 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e1e6      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003746:	4b53      	ldr	r3, [pc, #332]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d1f0      	bne.n	8003734 <HAL_RCC_OscConfig+0x10c>
 8003752:	e000      	b.n	8003756 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003754:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d063      	beq.n	800382a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003762:	4b4c      	ldr	r3, [pc, #304]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	f003 030c 	and.w	r3, r3, #12
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00b      	beq.n	8003786 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800376e:	4b49      	ldr	r3, [pc, #292]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	f003 030c 	and.w	r3, r3, #12
 8003776:	2b08      	cmp	r3, #8
 8003778:	d11c      	bne.n	80037b4 <HAL_RCC_OscConfig+0x18c>
 800377a:	4b46      	ldr	r3, [pc, #280]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d116      	bne.n	80037b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003786:	4b43      	ldr	r3, [pc, #268]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0302 	and.w	r3, r3, #2
 800378e:	2b00      	cmp	r3, #0
 8003790:	d005      	beq.n	800379e <HAL_RCC_OscConfig+0x176>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	2b01      	cmp	r3, #1
 8003798:	d001      	beq.n	800379e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e1ba      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800379e:	4b3d      	ldr	r3, [pc, #244]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	695b      	ldr	r3, [r3, #20]
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	4939      	ldr	r1, [pc, #228]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037b2:	e03a      	b.n	800382a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	691b      	ldr	r3, [r3, #16]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d020      	beq.n	80037fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037bc:	4b36      	ldr	r3, [pc, #216]	; (8003898 <HAL_RCC_OscConfig+0x270>)
 80037be:	2201      	movs	r2, #1
 80037c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c2:	f7fe ffb3 	bl	800272c <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037c8:	e008      	b.n	80037dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037ca:	f7fe ffaf 	bl	800272c <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d901      	bls.n	80037dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e19b      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037dc:	4b2d      	ldr	r3, [pc, #180]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0302 	and.w	r3, r3, #2
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d0f0      	beq.n	80037ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037e8:	4b2a      	ldr	r3, [pc, #168]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	695b      	ldr	r3, [r3, #20]
 80037f4:	00db      	lsls	r3, r3, #3
 80037f6:	4927      	ldr	r1, [pc, #156]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	600b      	str	r3, [r1, #0]
 80037fc:	e015      	b.n	800382a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037fe:	4b26      	ldr	r3, [pc, #152]	; (8003898 <HAL_RCC_OscConfig+0x270>)
 8003800:	2200      	movs	r2, #0
 8003802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003804:	f7fe ff92 	bl	800272c <HAL_GetTick>
 8003808:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800380a:	e008      	b.n	800381e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800380c:	f7fe ff8e 	bl	800272c <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e17a      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800381e:	4b1d      	ldr	r3, [pc, #116]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1f0      	bne.n	800380c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0308 	and.w	r3, r3, #8
 8003832:	2b00      	cmp	r3, #0
 8003834:	d03a      	beq.n	80038ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d019      	beq.n	8003872 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800383e:	4b17      	ldr	r3, [pc, #92]	; (800389c <HAL_RCC_OscConfig+0x274>)
 8003840:	2201      	movs	r2, #1
 8003842:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003844:	f7fe ff72 	bl	800272c <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800384a:	e008      	b.n	800385e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800384c:	f7fe ff6e 	bl	800272c <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b02      	cmp	r3, #2
 8003858:	d901      	bls.n	800385e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e15a      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800385e:	4b0d      	ldr	r3, [pc, #52]	; (8003894 <HAL_RCC_OscConfig+0x26c>)
 8003860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d0f0      	beq.n	800384c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800386a:	2001      	movs	r0, #1
 800386c:	f000 fb08 	bl	8003e80 <RCC_Delay>
 8003870:	e01c      	b.n	80038ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003872:	4b0a      	ldr	r3, [pc, #40]	; (800389c <HAL_RCC_OscConfig+0x274>)
 8003874:	2200      	movs	r2, #0
 8003876:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003878:	f7fe ff58 	bl	800272c <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800387e:	e00f      	b.n	80038a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003880:	f7fe ff54 	bl	800272c <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d908      	bls.n	80038a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e140      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
 8003892:	bf00      	nop
 8003894:	40021000 	.word	0x40021000
 8003898:	42420000 	.word	0x42420000
 800389c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038a0:	4b9e      	ldr	r3, [pc, #632]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 80038a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a4:	f003 0302 	and.w	r3, r3, #2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1e9      	bne.n	8003880 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0304 	and.w	r3, r3, #4
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	f000 80a6 	beq.w	8003a06 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038ba:	2300      	movs	r3, #0
 80038bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038be:	4b97      	ldr	r3, [pc, #604]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 80038c0:	69db      	ldr	r3, [r3, #28]
 80038c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d10d      	bne.n	80038e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038ca:	4b94      	ldr	r3, [pc, #592]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 80038cc:	69db      	ldr	r3, [r3, #28]
 80038ce:	4a93      	ldr	r2, [pc, #588]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 80038d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038d4:	61d3      	str	r3, [r2, #28]
 80038d6:	4b91      	ldr	r3, [pc, #580]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 80038d8:	69db      	ldr	r3, [r3, #28]
 80038da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038de:	60bb      	str	r3, [r7, #8]
 80038e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038e2:	2301      	movs	r3, #1
 80038e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e6:	4b8e      	ldr	r3, [pc, #568]	; (8003b20 <HAL_RCC_OscConfig+0x4f8>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d118      	bne.n	8003924 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038f2:	4b8b      	ldr	r3, [pc, #556]	; (8003b20 <HAL_RCC_OscConfig+0x4f8>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a8a      	ldr	r2, [pc, #552]	; (8003b20 <HAL_RCC_OscConfig+0x4f8>)
 80038f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038fe:	f7fe ff15 	bl	800272c <HAL_GetTick>
 8003902:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003904:	e008      	b.n	8003918 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003906:	f7fe ff11 	bl	800272c <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	2b64      	cmp	r3, #100	; 0x64
 8003912:	d901      	bls.n	8003918 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e0fd      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003918:	4b81      	ldr	r3, [pc, #516]	; (8003b20 <HAL_RCC_OscConfig+0x4f8>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003920:	2b00      	cmp	r3, #0
 8003922:	d0f0      	beq.n	8003906 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d106      	bne.n	800393a <HAL_RCC_OscConfig+0x312>
 800392c:	4b7b      	ldr	r3, [pc, #492]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 800392e:	6a1b      	ldr	r3, [r3, #32]
 8003930:	4a7a      	ldr	r2, [pc, #488]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003932:	f043 0301 	orr.w	r3, r3, #1
 8003936:	6213      	str	r3, [r2, #32]
 8003938:	e02d      	b.n	8003996 <HAL_RCC_OscConfig+0x36e>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d10c      	bne.n	800395c <HAL_RCC_OscConfig+0x334>
 8003942:	4b76      	ldr	r3, [pc, #472]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003944:	6a1b      	ldr	r3, [r3, #32]
 8003946:	4a75      	ldr	r2, [pc, #468]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003948:	f023 0301 	bic.w	r3, r3, #1
 800394c:	6213      	str	r3, [r2, #32]
 800394e:	4b73      	ldr	r3, [pc, #460]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	4a72      	ldr	r2, [pc, #456]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003954:	f023 0304 	bic.w	r3, r3, #4
 8003958:	6213      	str	r3, [r2, #32]
 800395a:	e01c      	b.n	8003996 <HAL_RCC_OscConfig+0x36e>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	2b05      	cmp	r3, #5
 8003962:	d10c      	bne.n	800397e <HAL_RCC_OscConfig+0x356>
 8003964:	4b6d      	ldr	r3, [pc, #436]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003966:	6a1b      	ldr	r3, [r3, #32]
 8003968:	4a6c      	ldr	r2, [pc, #432]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 800396a:	f043 0304 	orr.w	r3, r3, #4
 800396e:	6213      	str	r3, [r2, #32]
 8003970:	4b6a      	ldr	r3, [pc, #424]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003972:	6a1b      	ldr	r3, [r3, #32]
 8003974:	4a69      	ldr	r2, [pc, #420]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003976:	f043 0301 	orr.w	r3, r3, #1
 800397a:	6213      	str	r3, [r2, #32]
 800397c:	e00b      	b.n	8003996 <HAL_RCC_OscConfig+0x36e>
 800397e:	4b67      	ldr	r3, [pc, #412]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003980:	6a1b      	ldr	r3, [r3, #32]
 8003982:	4a66      	ldr	r2, [pc, #408]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003984:	f023 0301 	bic.w	r3, r3, #1
 8003988:	6213      	str	r3, [r2, #32]
 800398a:	4b64      	ldr	r3, [pc, #400]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 800398c:	6a1b      	ldr	r3, [r3, #32]
 800398e:	4a63      	ldr	r2, [pc, #396]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003990:	f023 0304 	bic.w	r3, r3, #4
 8003994:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d015      	beq.n	80039ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800399e:	f7fe fec5 	bl	800272c <HAL_GetTick>
 80039a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039a4:	e00a      	b.n	80039bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039a6:	f7fe fec1 	bl	800272c <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e0ab      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039bc:	4b57      	ldr	r3, [pc, #348]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 80039be:	6a1b      	ldr	r3, [r3, #32]
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0ee      	beq.n	80039a6 <HAL_RCC_OscConfig+0x37e>
 80039c8:	e014      	b.n	80039f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039ca:	f7fe feaf 	bl	800272c <HAL_GetTick>
 80039ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039d0:	e00a      	b.n	80039e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039d2:	f7fe feab 	bl	800272c <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d901      	bls.n	80039e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e095      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039e8:	4b4c      	ldr	r3, [pc, #304]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 80039ea:	6a1b      	ldr	r3, [r3, #32]
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d1ee      	bne.n	80039d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80039f4:	7dfb      	ldrb	r3, [r7, #23]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d105      	bne.n	8003a06 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039fa:	4b48      	ldr	r3, [pc, #288]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 80039fc:	69db      	ldr	r3, [r3, #28]
 80039fe:	4a47      	ldr	r2, [pc, #284]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003a00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a04:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	69db      	ldr	r3, [r3, #28]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	f000 8081 	beq.w	8003b12 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a10:	4b42      	ldr	r3, [pc, #264]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f003 030c 	and.w	r3, r3, #12
 8003a18:	2b08      	cmp	r3, #8
 8003a1a:	d061      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	69db      	ldr	r3, [r3, #28]
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d146      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a24:	4b3f      	ldr	r3, [pc, #252]	; (8003b24 <HAL_RCC_OscConfig+0x4fc>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a2a:	f7fe fe7f 	bl	800272c <HAL_GetTick>
 8003a2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a30:	e008      	b.n	8003a44 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a32:	f7fe fe7b 	bl	800272c <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d901      	bls.n	8003a44 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e067      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a44:	4b35      	ldr	r3, [pc, #212]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1f0      	bne.n	8003a32 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a1b      	ldr	r3, [r3, #32]
 8003a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a58:	d108      	bne.n	8003a6c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a5a:	4b30      	ldr	r3, [pc, #192]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	492d      	ldr	r1, [pc, #180]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a6c:	4b2b      	ldr	r3, [pc, #172]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a19      	ldr	r1, [r3, #32]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7c:	430b      	orrs	r3, r1
 8003a7e:	4927      	ldr	r1, [pc, #156]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003a80:	4313      	orrs	r3, r2
 8003a82:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a84:	4b27      	ldr	r3, [pc, #156]	; (8003b24 <HAL_RCC_OscConfig+0x4fc>)
 8003a86:	2201      	movs	r2, #1
 8003a88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a8a:	f7fe fe4f 	bl	800272c <HAL_GetTick>
 8003a8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a90:	e008      	b.n	8003aa4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a92:	f7fe fe4b 	bl	800272c <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d901      	bls.n	8003aa4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e037      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003aa4:	4b1d      	ldr	r3, [pc, #116]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d0f0      	beq.n	8003a92 <HAL_RCC_OscConfig+0x46a>
 8003ab0:	e02f      	b.n	8003b12 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ab2:	4b1c      	ldr	r3, [pc, #112]	; (8003b24 <HAL_RCC_OscConfig+0x4fc>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab8:	f7fe fe38 	bl	800272c <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ac0:	f7fe fe34 	bl	800272c <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e020      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ad2:	4b12      	ldr	r3, [pc, #72]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1f0      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x498>
 8003ade:	e018      	b.n	8003b12 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	69db      	ldr	r3, [r3, #28]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d101      	bne.n	8003aec <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e013      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003aec:	4b0b      	ldr	r3, [pc, #44]	; (8003b1c <HAL_RCC_OscConfig+0x4f4>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d106      	bne.n	8003b0e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d001      	beq.n	8003b12 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e000      	b.n	8003b14 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003b12:	2300      	movs	r3, #0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3718      	adds	r7, #24
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	40021000 	.word	0x40021000
 8003b20:	40007000 	.word	0x40007000
 8003b24:	42420060 	.word	0x42420060

08003b28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b084      	sub	sp, #16
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d101      	bne.n	8003b3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e0d0      	b.n	8003cde <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b3c:	4b6a      	ldr	r3, [pc, #424]	; (8003ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0307 	and.w	r3, r3, #7
 8003b44:	683a      	ldr	r2, [r7, #0]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d910      	bls.n	8003b6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b4a:	4b67      	ldr	r3, [pc, #412]	; (8003ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f023 0207 	bic.w	r2, r3, #7
 8003b52:	4965      	ldr	r1, [pc, #404]	; (8003ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b5a:	4b63      	ldr	r3, [pc, #396]	; (8003ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0307 	and.w	r3, r3, #7
 8003b62:	683a      	ldr	r2, [r7, #0]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d001      	beq.n	8003b6c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e0b8      	b.n	8003cde <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0302 	and.w	r3, r3, #2
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d020      	beq.n	8003bba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0304 	and.w	r3, r3, #4
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d005      	beq.n	8003b90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b84:	4b59      	ldr	r3, [pc, #356]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	4a58      	ldr	r2, [pc, #352]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003b8a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003b8e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0308 	and.w	r3, r3, #8
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d005      	beq.n	8003ba8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b9c:	4b53      	ldr	r3, [pc, #332]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	4a52      	ldr	r2, [pc, #328]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003ba2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003ba6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ba8:	4b50      	ldr	r3, [pc, #320]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	494d      	ldr	r1, [pc, #308]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d040      	beq.n	8003c48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d107      	bne.n	8003bde <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bce:	4b47      	ldr	r3, [pc, #284]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d115      	bne.n	8003c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e07f      	b.n	8003cde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d107      	bne.n	8003bf6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003be6:	4b41      	ldr	r3, [pc, #260]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d109      	bne.n	8003c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e073      	b.n	8003cde <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bf6:	4b3d      	ldr	r3, [pc, #244]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d101      	bne.n	8003c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e06b      	b.n	8003cde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c06:	4b39      	ldr	r3, [pc, #228]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f023 0203 	bic.w	r2, r3, #3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	4936      	ldr	r1, [pc, #216]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c18:	f7fe fd88 	bl	800272c <HAL_GetTick>
 8003c1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c1e:	e00a      	b.n	8003c36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c20:	f7fe fd84 	bl	800272c <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e053      	b.n	8003cde <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c36:	4b2d      	ldr	r3, [pc, #180]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f003 020c 	and.w	r2, r3, #12
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d1eb      	bne.n	8003c20 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c48:	4b27      	ldr	r3, [pc, #156]	; (8003ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0307 	and.w	r3, r3, #7
 8003c50:	683a      	ldr	r2, [r7, #0]
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d210      	bcs.n	8003c78 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c56:	4b24      	ldr	r3, [pc, #144]	; (8003ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f023 0207 	bic.w	r2, r3, #7
 8003c5e:	4922      	ldr	r1, [pc, #136]	; (8003ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c66:	4b20      	ldr	r3, [pc, #128]	; (8003ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0307 	and.w	r3, r3, #7
 8003c6e:	683a      	ldr	r2, [r7, #0]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d001      	beq.n	8003c78 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e032      	b.n	8003cde <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0304 	and.w	r3, r3, #4
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d008      	beq.n	8003c96 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c84:	4b19      	ldr	r3, [pc, #100]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	4916      	ldr	r1, [pc, #88]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0308 	and.w	r3, r3, #8
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d009      	beq.n	8003cb6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ca2:	4b12      	ldr	r3, [pc, #72]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	00db      	lsls	r3, r3, #3
 8003cb0:	490e      	ldr	r1, [pc, #56]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003cb6:	f000 f821 	bl	8003cfc <HAL_RCC_GetSysClockFreq>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	4b0b      	ldr	r3, [pc, #44]	; (8003cec <HAL_RCC_ClockConfig+0x1c4>)
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	091b      	lsrs	r3, r3, #4
 8003cc2:	f003 030f 	and.w	r3, r3, #15
 8003cc6:	490a      	ldr	r1, [pc, #40]	; (8003cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8003cc8:	5ccb      	ldrb	r3, [r1, r3]
 8003cca:	fa22 f303 	lsr.w	r3, r2, r3
 8003cce:	4a09      	ldr	r2, [pc, #36]	; (8003cf4 <HAL_RCC_ClockConfig+0x1cc>)
 8003cd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003cd2:	4b09      	ldr	r3, [pc, #36]	; (8003cf8 <HAL_RCC_ClockConfig+0x1d0>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7fd fd90 	bl	80017fc <HAL_InitTick>

  return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3710      	adds	r7, #16
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	40022000 	.word	0x40022000
 8003cec:	40021000 	.word	0x40021000
 8003cf0:	0800cdc0 	.word	0x0800cdc0
 8003cf4:	20000000 	.word	0x20000000
 8003cf8:	20000004 	.word	0x20000004

08003cfc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cfc:	b490      	push	{r4, r7}
 8003cfe:	b08a      	sub	sp, #40	; 0x28
 8003d00:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003d02:	4b2a      	ldr	r3, [pc, #168]	; (8003dac <HAL_RCC_GetSysClockFreq+0xb0>)
 8003d04:	1d3c      	adds	r4, r7, #4
 8003d06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003d0c:	f240 2301 	movw	r3, #513	; 0x201
 8003d10:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d12:	2300      	movs	r3, #0
 8003d14:	61fb      	str	r3, [r7, #28]
 8003d16:	2300      	movs	r3, #0
 8003d18:	61bb      	str	r3, [r7, #24]
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	627b      	str	r3, [r7, #36]	; 0x24
 8003d1e:	2300      	movs	r3, #0
 8003d20:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003d22:	2300      	movs	r3, #0
 8003d24:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d26:	4b22      	ldr	r3, [pc, #136]	; (8003db0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	f003 030c 	and.w	r3, r3, #12
 8003d32:	2b04      	cmp	r3, #4
 8003d34:	d002      	beq.n	8003d3c <HAL_RCC_GetSysClockFreq+0x40>
 8003d36:	2b08      	cmp	r3, #8
 8003d38:	d003      	beq.n	8003d42 <HAL_RCC_GetSysClockFreq+0x46>
 8003d3a:	e02d      	b.n	8003d98 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d3c:	4b1d      	ldr	r3, [pc, #116]	; (8003db4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d3e:	623b      	str	r3, [r7, #32]
      break;
 8003d40:	e02d      	b.n	8003d9e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	0c9b      	lsrs	r3, r3, #18
 8003d46:	f003 030f 	and.w	r3, r3, #15
 8003d4a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003d4e:	4413      	add	r3, r2
 8003d50:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003d54:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d013      	beq.n	8003d88 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d60:	4b13      	ldr	r3, [pc, #76]	; (8003db0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	0c5b      	lsrs	r3, r3, #17
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003d6e:	4413      	add	r3, r2
 8003d70:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003d74:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	4a0e      	ldr	r2, [pc, #56]	; (8003db4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d7a:	fb02 f203 	mul.w	r2, r2, r3
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d84:	627b      	str	r3, [r7, #36]	; 0x24
 8003d86:	e004      	b.n	8003d92 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	4a0b      	ldr	r2, [pc, #44]	; (8003db8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d8c:	fb02 f303 	mul.w	r3, r2, r3
 8003d90:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d94:	623b      	str	r3, [r7, #32]
      break;
 8003d96:	e002      	b.n	8003d9e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003d98:	4b06      	ldr	r3, [pc, #24]	; (8003db4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d9a:	623b      	str	r3, [r7, #32]
      break;
 8003d9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d9e:	6a3b      	ldr	r3, [r7, #32]
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3728      	adds	r7, #40	; 0x28
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bc90      	pop	{r4, r7}
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop
 8003dac:	0800cc5c 	.word	0x0800cc5c
 8003db0:	40021000 	.word	0x40021000
 8003db4:	007a1200 	.word	0x007a1200
 8003db8:	003d0900 	.word	0x003d0900

08003dbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003dc0:	4b02      	ldr	r3, [pc, #8]	; (8003dcc <HAL_RCC_GetHCLKFreq+0x10>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bc80      	pop	{r7}
 8003dca:	4770      	bx	lr
 8003dcc:	20000000 	.word	0x20000000

08003dd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003dd4:	f7ff fff2 	bl	8003dbc <HAL_RCC_GetHCLKFreq>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	4b05      	ldr	r3, [pc, #20]	; (8003df0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	0a1b      	lsrs	r3, r3, #8
 8003de0:	f003 0307 	and.w	r3, r3, #7
 8003de4:	4903      	ldr	r1, [pc, #12]	; (8003df4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003de6:	5ccb      	ldrb	r3, [r1, r3]
 8003de8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	40021000 	.word	0x40021000
 8003df4:	0800cdd0 	.word	0x0800cdd0

08003df8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003dfc:	f7ff ffde 	bl	8003dbc <HAL_RCC_GetHCLKFreq>
 8003e00:	4602      	mov	r2, r0
 8003e02:	4b05      	ldr	r3, [pc, #20]	; (8003e18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	0adb      	lsrs	r3, r3, #11
 8003e08:	f003 0307 	and.w	r3, r3, #7
 8003e0c:	4903      	ldr	r1, [pc, #12]	; (8003e1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e0e:	5ccb      	ldrb	r3, [r1, r3]
 8003e10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	40021000 	.word	0x40021000
 8003e1c:	0800cdd0 	.word	0x0800cdd0

08003e20 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	220f      	movs	r2, #15
 8003e2e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003e30:	4b11      	ldr	r3, [pc, #68]	; (8003e78 <HAL_RCC_GetClockConfig+0x58>)
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f003 0203 	and.w	r2, r3, #3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003e3c:	4b0e      	ldr	r3, [pc, #56]	; (8003e78 <HAL_RCC_GetClockConfig+0x58>)
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003e48:	4b0b      	ldr	r3, [pc, #44]	; (8003e78 <HAL_RCC_GetClockConfig+0x58>)
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003e54:	4b08      	ldr	r3, [pc, #32]	; (8003e78 <HAL_RCC_GetClockConfig+0x58>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	08db      	lsrs	r3, r3, #3
 8003e5a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003e62:	4b06      	ldr	r3, [pc, #24]	; (8003e7c <HAL_RCC_GetClockConfig+0x5c>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0207 	and.w	r2, r3, #7
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003e6e:	bf00      	nop
 8003e70:	370c      	adds	r7, #12
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr
 8003e78:	40021000 	.word	0x40021000
 8003e7c:	40022000 	.word	0x40022000

08003e80 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b085      	sub	sp, #20
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e88:	4b0a      	ldr	r3, [pc, #40]	; (8003eb4 <RCC_Delay+0x34>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a0a      	ldr	r2, [pc, #40]	; (8003eb8 <RCC_Delay+0x38>)
 8003e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e92:	0a5b      	lsrs	r3, r3, #9
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	fb02 f303 	mul.w	r3, r2, r3
 8003e9a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003e9c:	bf00      	nop
  }
  while (Delay --);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	1e5a      	subs	r2, r3, #1
 8003ea2:	60fa      	str	r2, [r7, #12]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d1f9      	bne.n	8003e9c <RCC_Delay+0x1c>
}
 8003ea8:	bf00      	nop
 8003eaa:	bf00      	nop
 8003eac:	3714      	adds	r7, #20
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bc80      	pop	{r7}
 8003eb2:	4770      	bx	lr
 8003eb4:	20000000 	.word	0x20000000
 8003eb8:	10624dd3 	.word	0x10624dd3

08003ebc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	613b      	str	r3, [r7, #16]
 8003ec8:	2300      	movs	r3, #0
 8003eca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d07d      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003edc:	4b4f      	ldr	r3, [pc, #316]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ede:	69db      	ldr	r3, [r3, #28]
 8003ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d10d      	bne.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ee8:	4b4c      	ldr	r3, [pc, #304]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eea:	69db      	ldr	r3, [r3, #28]
 8003eec:	4a4b      	ldr	r2, [pc, #300]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ef2:	61d3      	str	r3, [r2, #28]
 8003ef4:	4b49      	ldr	r3, [pc, #292]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ef6:	69db      	ldr	r3, [r3, #28]
 8003ef8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003efc:	60bb      	str	r3, [r7, #8]
 8003efe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f00:	2301      	movs	r3, #1
 8003f02:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f04:	4b46      	ldr	r3, [pc, #280]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d118      	bne.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f10:	4b43      	ldr	r3, [pc, #268]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a42      	ldr	r2, [pc, #264]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f1c:	f7fe fc06 	bl	800272c <HAL_GetTick>
 8003f20:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f22:	e008      	b.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f24:	f7fe fc02 	bl	800272c <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b64      	cmp	r3, #100	; 0x64
 8003f30:	d901      	bls.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e06d      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f36:	4b3a      	ldr	r3, [pc, #232]	; (8004020 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d0f0      	beq.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f42:	4b36      	ldr	r3, [pc, #216]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f44:	6a1b      	ldr	r3, [r3, #32]
 8003f46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f4a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d02e      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f5a:	68fa      	ldr	r2, [r7, #12]
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d027      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f60:	4b2e      	ldr	r3, [pc, #184]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f62:	6a1b      	ldr	r3, [r3, #32]
 8003f64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f68:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f6a:	4b2e      	ldr	r3, [pc, #184]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f70:	4b2c      	ldr	r3, [pc, #176]	; (8004024 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003f76:	4a29      	ldr	r2, [pc, #164]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f003 0301 	and.w	r3, r3, #1
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d014      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f86:	f7fe fbd1 	bl	800272c <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f8c:	e00a      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f8e:	f7fe fbcd 	bl	800272c <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d901      	bls.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e036      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fa4:	4b1d      	ldr	r3, [pc, #116]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fa6:	6a1b      	ldr	r3, [r3, #32]
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d0ee      	beq.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fb0:	4b1a      	ldr	r3, [pc, #104]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fb2:	6a1b      	ldr	r3, [r3, #32]
 8003fb4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	4917      	ldr	r1, [pc, #92]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003fc2:	7dfb      	ldrb	r3, [r7, #23]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d105      	bne.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fc8:	4b14      	ldr	r3, [pc, #80]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fca:	69db      	ldr	r3, [r3, #28]
 8003fcc:	4a13      	ldr	r2, [pc, #76]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fd2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d008      	beq.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003fe0:	4b0e      	ldr	r3, [pc, #56]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	490b      	ldr	r1, [pc, #44]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0310 	and.w	r3, r3, #16
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d008      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ffe:	4b07      	ldr	r3, [pc, #28]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	4904      	ldr	r1, [pc, #16]	; (800401c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800400c:	4313      	orrs	r3, r2
 800400e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3718      	adds	r7, #24
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	40021000 	.word	0x40021000
 8004020:	40007000 	.word	0x40007000
 8004024:	42420440 	.word	0x42420440

08004028 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004028:	b590      	push	{r4, r7, lr}
 800402a:	b08d      	sub	sp, #52	; 0x34
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004030:	4b5a      	ldr	r3, [pc, #360]	; (800419c <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8004032:	f107 040c 	add.w	r4, r7, #12
 8004036:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004038:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800403c:	f240 2301 	movw	r3, #513	; 0x201
 8004040:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004042:	2300      	movs	r3, #0
 8004044:	627b      	str	r3, [r7, #36]	; 0x24
 8004046:	2300      	movs	r3, #0
 8004048:	62fb      	str	r3, [r7, #44]	; 0x2c
 800404a:	2300      	movs	r3, #0
 800404c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800404e:	2300      	movs	r3, #0
 8004050:	61fb      	str	r3, [r7, #28]
 8004052:	2300      	movs	r3, #0
 8004054:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2b10      	cmp	r3, #16
 800405a:	d00a      	beq.n	8004072 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b10      	cmp	r3, #16
 8004060:	f200 8091 	bhi.w	8004186 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2b01      	cmp	r3, #1
 8004068:	d04c      	beq.n	8004104 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2b02      	cmp	r3, #2
 800406e:	d07c      	beq.n	800416a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004070:	e089      	b.n	8004186 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 8004072:	4b4b      	ldr	r3, [pc, #300]	; (80041a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004078:	4b49      	ldr	r3, [pc, #292]	; (80041a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004080:	2b00      	cmp	r3, #0
 8004082:	f000 8082 	beq.w	800418a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	0c9b      	lsrs	r3, r3, #18
 800408a:	f003 030f 	and.w	r3, r3, #15
 800408e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004092:	4413      	add	r3, r2
 8004094:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004098:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d018      	beq.n	80040d6 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80040a4:	4b3e      	ldr	r3, [pc, #248]	; (80041a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	0c5b      	lsrs	r3, r3, #17
 80040aa:	f003 0301 	and.w	r3, r3, #1
 80040ae:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80040b2:	4413      	add	r3, r2
 80040b4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80040b8:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00d      	beq.n	80040e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80040c4:	4a37      	ldr	r2, [pc, #220]	; (80041a4 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80040c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80040cc:	6a3b      	ldr	r3, [r7, #32]
 80040ce:	fb02 f303 	mul.w	r3, r2, r3
 80040d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040d4:	e004      	b.n	80040e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040d6:	6a3b      	ldr	r3, [r7, #32]
 80040d8:	4a33      	ldr	r2, [pc, #204]	; (80041a8 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 80040da:	fb02 f303 	mul.w	r3, r2, r3
 80040de:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80040e0:	4b2f      	ldr	r3, [pc, #188]	; (80041a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040ec:	d102      	bne.n	80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 80040ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040f0:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80040f2:	e04a      	b.n	800418a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 80040f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040f6:	005b      	lsls	r3, r3, #1
 80040f8:	4a2c      	ldr	r2, [pc, #176]	; (80041ac <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 80040fa:	fba2 2303 	umull	r2, r3, r2, r3
 80040fe:	085b      	lsrs	r3, r3, #1
 8004100:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004102:	e042      	b.n	800418a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8004104:	4b26      	ldr	r3, [pc, #152]	; (80041a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004110:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004114:	d108      	bne.n	8004128 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	f003 0302 	and.w	r3, r3, #2
 800411c:	2b00      	cmp	r3, #0
 800411e:	d003      	beq.n	8004128 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8004120:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004124:	62bb      	str	r3, [r7, #40]	; 0x28
 8004126:	e01f      	b.n	8004168 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800412e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004132:	d109      	bne.n	8004148 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8004134:	4b1a      	ldr	r3, [pc, #104]	; (80041a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	2b00      	cmp	r3, #0
 800413e:	d003      	beq.n	8004148 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8004140:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004144:	62bb      	str	r3, [r7, #40]	; 0x28
 8004146:	e00f      	b.n	8004168 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800414e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004152:	d11c      	bne.n	800418e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8004154:	4b12      	ldr	r3, [pc, #72]	; (80041a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d016      	beq.n	800418e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8004160:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004164:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004166:	e012      	b.n	800418e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8004168:	e011      	b.n	800418e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800416a:	f7ff fe45 	bl	8003df8 <HAL_RCC_GetPCLK2Freq>
 800416e:	4602      	mov	r2, r0
 8004170:	4b0b      	ldr	r3, [pc, #44]	; (80041a0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	0b9b      	lsrs	r3, r3, #14
 8004176:	f003 0303 	and.w	r3, r3, #3
 800417a:	3301      	adds	r3, #1
 800417c:	005b      	lsls	r3, r3, #1
 800417e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004182:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004184:	e004      	b.n	8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8004186:	bf00      	nop
 8004188:	e002      	b.n	8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800418a:	bf00      	nop
 800418c:	e000      	b.n	8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800418e:	bf00      	nop
    }
  }
  return (frequency);
 8004190:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8004192:	4618      	mov	r0, r3
 8004194:	3734      	adds	r7, #52	; 0x34
 8004196:	46bd      	mov	sp, r7
 8004198:	bd90      	pop	{r4, r7, pc}
 800419a:	bf00      	nop
 800419c:	0800cc6c 	.word	0x0800cc6c
 80041a0:	40021000 	.word	0x40021000
 80041a4:	007a1200 	.word	0x007a1200
 80041a8:	003d0900 	.word	0x003d0900
 80041ac:	aaaaaaab 	.word	0xaaaaaaab

080041b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e041      	b.n	8004246 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d106      	bne.n	80041dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f7fd fd6c 	bl	8001cb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2202      	movs	r2, #2
 80041e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	3304      	adds	r3, #4
 80041ec:	4619      	mov	r1, r3
 80041ee:	4610      	mov	r0, r2
 80041f0:	f000 fb56 	bl	80048a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2201      	movs	r2, #1
 8004208:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004244:	2300      	movs	r3, #0
}
 8004246:	4618      	mov	r0, r3
 8004248:	3708      	adds	r7, #8
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
	...

08004250 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004250:	b480      	push	{r7}
 8004252:	b085      	sub	sp, #20
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800425e:	b2db      	uxtb	r3, r3
 8004260:	2b01      	cmp	r3, #1
 8004262:	d001      	beq.n	8004268 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e032      	b.n	80042ce <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2202      	movs	r2, #2
 800426c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a18      	ldr	r2, [pc, #96]	; (80042d8 <HAL_TIM_Base_Start+0x88>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d00e      	beq.n	8004298 <HAL_TIM_Base_Start+0x48>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004282:	d009      	beq.n	8004298 <HAL_TIM_Base_Start+0x48>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a14      	ldr	r2, [pc, #80]	; (80042dc <HAL_TIM_Base_Start+0x8c>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d004      	beq.n	8004298 <HAL_TIM_Base_Start+0x48>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a13      	ldr	r2, [pc, #76]	; (80042e0 <HAL_TIM_Base_Start+0x90>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d111      	bne.n	80042bc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f003 0307 	and.w	r3, r3, #7
 80042a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2b06      	cmp	r3, #6
 80042a8:	d010      	beq.n	80042cc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f042 0201 	orr.w	r2, r2, #1
 80042b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ba:	e007      	b.n	80042cc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f042 0201 	orr.w	r2, r2, #1
 80042ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3714      	adds	r7, #20
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bc80      	pop	{r7}
 80042d6:	4770      	bx	lr
 80042d8:	40012c00 	.word	0x40012c00
 80042dc:	40000400 	.word	0x40000400
 80042e0:	40000800 	.word	0x40000800

080042e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b085      	sub	sp, #20
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d001      	beq.n	80042fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e03a      	b.n	8004372 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2202      	movs	r2, #2
 8004300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68da      	ldr	r2, [r3, #12]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f042 0201 	orr.w	r2, r2, #1
 8004312:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a18      	ldr	r2, [pc, #96]	; (800437c <HAL_TIM_Base_Start_IT+0x98>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d00e      	beq.n	800433c <HAL_TIM_Base_Start_IT+0x58>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004326:	d009      	beq.n	800433c <HAL_TIM_Base_Start_IT+0x58>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a14      	ldr	r2, [pc, #80]	; (8004380 <HAL_TIM_Base_Start_IT+0x9c>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d004      	beq.n	800433c <HAL_TIM_Base_Start_IT+0x58>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a13      	ldr	r2, [pc, #76]	; (8004384 <HAL_TIM_Base_Start_IT+0xa0>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d111      	bne.n	8004360 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f003 0307 	and.w	r3, r3, #7
 8004346:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2b06      	cmp	r3, #6
 800434c:	d010      	beq.n	8004370 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f042 0201 	orr.w	r2, r2, #1
 800435c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800435e:	e007      	b.n	8004370 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f042 0201 	orr.w	r2, r2, #1
 800436e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	3714      	adds	r7, #20
 8004376:	46bd      	mov	sp, r7
 8004378:	bc80      	pop	{r7}
 800437a:	4770      	bx	lr
 800437c:	40012c00 	.word	0x40012c00
 8004380:	40000400 	.word	0x40000400
 8004384:	40000800 	.word	0x40000800

08004388 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b082      	sub	sp, #8
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d101      	bne.n	800439c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e041      	b.n	8004420 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d106      	bne.n	80043b6 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f000 f839 	bl	8004428 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2202      	movs	r2, #2
 80043ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	3304      	adds	r3, #4
 80043c6:	4619      	mov	r1, r3
 80043c8:	4610      	mov	r0, r2
 80043ca:	f000 fa69 	bl	80048a0 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f022 0208 	bic.w	r2, r2, #8
 80043dc:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	6819      	ldr	r1, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	683a      	ldr	r2, [r7, #0]
 80043ea:	430a      	orrs	r2, r1
 80043ec:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2201      	movs	r2, #1
 8004412:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3708      	adds	r7, #8
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8004430:	bf00      	nop
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	bc80      	pop	{r7}
 8004438:	4770      	bx	lr

0800443a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800443a:	b580      	push	{r7, lr}
 800443c:	b082      	sub	sp, #8
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	691b      	ldr	r3, [r3, #16]
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b02      	cmp	r3, #2
 800444e:	d122      	bne.n	8004496 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	f003 0302 	and.w	r3, r3, #2
 800445a:	2b02      	cmp	r3, #2
 800445c:	d11b      	bne.n	8004496 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f06f 0202 	mvn.w	r2, #2
 8004466:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	699b      	ldr	r3, [r3, #24]
 8004474:	f003 0303 	and.w	r3, r3, #3
 8004478:	2b00      	cmp	r3, #0
 800447a:	d003      	beq.n	8004484 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f000 f9f3 	bl	8004868 <HAL_TIM_IC_CaptureCallback>
 8004482:	e005      	b.n	8004490 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f000 f9e6 	bl	8004856 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 f9f5 	bl	800487a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	f003 0304 	and.w	r3, r3, #4
 80044a0:	2b04      	cmp	r3, #4
 80044a2:	d122      	bne.n	80044ea <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	f003 0304 	and.w	r3, r3, #4
 80044ae:	2b04      	cmp	r3, #4
 80044b0:	d11b      	bne.n	80044ea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f06f 0204 	mvn.w	r2, #4
 80044ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2202      	movs	r2, #2
 80044c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	699b      	ldr	r3, [r3, #24]
 80044c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d003      	beq.n	80044d8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f000 f9c9 	bl	8004868 <HAL_TIM_IC_CaptureCallback>
 80044d6:	e005      	b.n	80044e4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f000 f9bc 	bl	8004856 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f000 f9cb 	bl	800487a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	691b      	ldr	r3, [r3, #16]
 80044f0:	f003 0308 	and.w	r3, r3, #8
 80044f4:	2b08      	cmp	r3, #8
 80044f6:	d122      	bne.n	800453e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	f003 0308 	and.w	r3, r3, #8
 8004502:	2b08      	cmp	r3, #8
 8004504:	d11b      	bne.n	800453e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f06f 0208 	mvn.w	r2, #8
 800450e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2204      	movs	r2, #4
 8004514:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	69db      	ldr	r3, [r3, #28]
 800451c:	f003 0303 	and.w	r3, r3, #3
 8004520:	2b00      	cmp	r3, #0
 8004522:	d003      	beq.n	800452c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f000 f99f 	bl	8004868 <HAL_TIM_IC_CaptureCallback>
 800452a:	e005      	b.n	8004538 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f000 f992 	bl	8004856 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 f9a1 	bl	800487a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	691b      	ldr	r3, [r3, #16]
 8004544:	f003 0310 	and.w	r3, r3, #16
 8004548:	2b10      	cmp	r3, #16
 800454a:	d122      	bne.n	8004592 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	f003 0310 	and.w	r3, r3, #16
 8004556:	2b10      	cmp	r3, #16
 8004558:	d11b      	bne.n	8004592 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f06f 0210 	mvn.w	r2, #16
 8004562:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2208      	movs	r2, #8
 8004568:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	69db      	ldr	r3, [r3, #28]
 8004570:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004574:	2b00      	cmp	r3, #0
 8004576:	d003      	beq.n	8004580 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 f975 	bl	8004868 <HAL_TIM_IC_CaptureCallback>
 800457e:	e005      	b.n	800458c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 f968 	bl	8004856 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 f977 	bl	800487a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	691b      	ldr	r3, [r3, #16]
 8004598:	f003 0301 	and.w	r3, r3, #1
 800459c:	2b01      	cmp	r3, #1
 800459e:	d10e      	bne.n	80045be <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d107      	bne.n	80045be <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f06f 0201 	mvn.w	r2, #1
 80045b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045b8:	6878      	ldr	r0, [r7, #4]
 80045ba:	f7fc ffb9 	bl	8001530 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045c8:	2b80      	cmp	r3, #128	; 0x80
 80045ca:	d10e      	bne.n	80045ea <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045d6:	2b80      	cmp	r3, #128	; 0x80
 80045d8:	d107      	bne.n	80045ea <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80045e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 fb48 	bl	8004c7a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	691b      	ldr	r3, [r3, #16]
 80045f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045f4:	2b40      	cmp	r3, #64	; 0x40
 80045f6:	d10e      	bne.n	8004616 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004602:	2b40      	cmp	r3, #64	; 0x40
 8004604:	d107      	bne.n	8004616 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800460e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 f93b 	bl	800488c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	691b      	ldr	r3, [r3, #16]
 800461c:	f003 0320 	and.w	r3, r3, #32
 8004620:	2b20      	cmp	r3, #32
 8004622:	d10e      	bne.n	8004642 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	f003 0320 	and.w	r3, r3, #32
 800462e:	2b20      	cmp	r3, #32
 8004630:	d107      	bne.n	8004642 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f06f 0220 	mvn.w	r2, #32
 800463a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f000 fb13 	bl	8004c68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004642:	bf00      	nop
 8004644:	3708      	adds	r7, #8
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800464a:	b580      	push	{r7, lr}
 800464c:	b084      	sub	sp, #16
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
 8004652:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800465a:	2b01      	cmp	r3, #1
 800465c:	d101      	bne.n	8004662 <HAL_TIM_ConfigClockSource+0x18>
 800465e:	2302      	movs	r3, #2
 8004660:	e0b3      	b.n	80047ca <HAL_TIM_ConfigClockSource+0x180>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2201      	movs	r2, #1
 8004666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2202      	movs	r2, #2
 800466e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004680:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004688:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800469a:	d03e      	beq.n	800471a <HAL_TIM_ConfigClockSource+0xd0>
 800469c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046a0:	f200 8087 	bhi.w	80047b2 <HAL_TIM_ConfigClockSource+0x168>
 80046a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046a8:	f000 8085 	beq.w	80047b6 <HAL_TIM_ConfigClockSource+0x16c>
 80046ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046b0:	d87f      	bhi.n	80047b2 <HAL_TIM_ConfigClockSource+0x168>
 80046b2:	2b70      	cmp	r3, #112	; 0x70
 80046b4:	d01a      	beq.n	80046ec <HAL_TIM_ConfigClockSource+0xa2>
 80046b6:	2b70      	cmp	r3, #112	; 0x70
 80046b8:	d87b      	bhi.n	80047b2 <HAL_TIM_ConfigClockSource+0x168>
 80046ba:	2b60      	cmp	r3, #96	; 0x60
 80046bc:	d050      	beq.n	8004760 <HAL_TIM_ConfigClockSource+0x116>
 80046be:	2b60      	cmp	r3, #96	; 0x60
 80046c0:	d877      	bhi.n	80047b2 <HAL_TIM_ConfigClockSource+0x168>
 80046c2:	2b50      	cmp	r3, #80	; 0x50
 80046c4:	d03c      	beq.n	8004740 <HAL_TIM_ConfigClockSource+0xf6>
 80046c6:	2b50      	cmp	r3, #80	; 0x50
 80046c8:	d873      	bhi.n	80047b2 <HAL_TIM_ConfigClockSource+0x168>
 80046ca:	2b40      	cmp	r3, #64	; 0x40
 80046cc:	d058      	beq.n	8004780 <HAL_TIM_ConfigClockSource+0x136>
 80046ce:	2b40      	cmp	r3, #64	; 0x40
 80046d0:	d86f      	bhi.n	80047b2 <HAL_TIM_ConfigClockSource+0x168>
 80046d2:	2b30      	cmp	r3, #48	; 0x30
 80046d4:	d064      	beq.n	80047a0 <HAL_TIM_ConfigClockSource+0x156>
 80046d6:	2b30      	cmp	r3, #48	; 0x30
 80046d8:	d86b      	bhi.n	80047b2 <HAL_TIM_ConfigClockSource+0x168>
 80046da:	2b20      	cmp	r3, #32
 80046dc:	d060      	beq.n	80047a0 <HAL_TIM_ConfigClockSource+0x156>
 80046de:	2b20      	cmp	r3, #32
 80046e0:	d867      	bhi.n	80047b2 <HAL_TIM_ConfigClockSource+0x168>
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d05c      	beq.n	80047a0 <HAL_TIM_ConfigClockSource+0x156>
 80046e6:	2b10      	cmp	r3, #16
 80046e8:	d05a      	beq.n	80047a0 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80046ea:	e062      	b.n	80047b2 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6818      	ldr	r0, [r3, #0]
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	6899      	ldr	r1, [r3, #8]
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	f000 fa37 	bl	8004b6e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800470e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	68fa      	ldr	r2, [r7, #12]
 8004716:	609a      	str	r2, [r3, #8]
      break;
 8004718:	e04e      	b.n	80047b8 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6818      	ldr	r0, [r3, #0]
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	6899      	ldr	r1, [r3, #8]
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	685a      	ldr	r2, [r3, #4]
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	f000 fa20 	bl	8004b6e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	689a      	ldr	r2, [r3, #8]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800473c:	609a      	str	r2, [r3, #8]
      break;
 800473e:	e03b      	b.n	80047b8 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6818      	ldr	r0, [r3, #0]
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	6859      	ldr	r1, [r3, #4]
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	461a      	mov	r2, r3
 800474e:	f000 f997 	bl	8004a80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2150      	movs	r1, #80	; 0x50
 8004758:	4618      	mov	r0, r3
 800475a:	f000 f9ee 	bl	8004b3a <TIM_ITRx_SetConfig>
      break;
 800475e:	e02b      	b.n	80047b8 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6818      	ldr	r0, [r3, #0]
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	6859      	ldr	r1, [r3, #4]
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	461a      	mov	r2, r3
 800476e:	f000 f9b5 	bl	8004adc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2160      	movs	r1, #96	; 0x60
 8004778:	4618      	mov	r0, r3
 800477a:	f000 f9de 	bl	8004b3a <TIM_ITRx_SetConfig>
      break;
 800477e:	e01b      	b.n	80047b8 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6818      	ldr	r0, [r3, #0]
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	6859      	ldr	r1, [r3, #4]
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	461a      	mov	r2, r3
 800478e:	f000 f977 	bl	8004a80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2140      	movs	r1, #64	; 0x40
 8004798:	4618      	mov	r0, r3
 800479a:	f000 f9ce 	bl	8004b3a <TIM_ITRx_SetConfig>
      break;
 800479e:	e00b      	b.n	80047b8 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4619      	mov	r1, r3
 80047aa:	4610      	mov	r0, r2
 80047ac:	f000 f9c5 	bl	8004b3a <TIM_ITRx_SetConfig>
        break;
 80047b0:	e002      	b.n	80047b8 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80047b2:	bf00      	nop
 80047b4:	e000      	b.n	80047b8 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80047b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3710      	adds	r7, #16
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}

080047d2 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80047d2:	b580      	push	{r7, lr}
 80047d4:	b082      	sub	sp, #8
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
 80047da:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	d101      	bne.n	80047ea <HAL_TIM_SlaveConfigSynchro+0x18>
 80047e6:	2302      	movs	r3, #2
 80047e8:	e031      	b.n	800484e <HAL_TIM_SlaveConfigSynchro+0x7c>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2201      	movs	r2, #1
 80047ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2202      	movs	r2, #2
 80047f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80047fa:	6839      	ldr	r1, [r7, #0]
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f000 f8b1 	bl	8004964 <TIM_SlaveTimer_SetConfig>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d009      	beq.n	800481c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e018      	b.n	800484e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68da      	ldr	r2, [r3, #12]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800482a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68da      	ldr	r2, [r3, #12]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800483a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3708      	adds	r7, #8
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}

08004856 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004856:	b480      	push	{r7}
 8004858:	b083      	sub	sp, #12
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800485e:	bf00      	nop
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	bc80      	pop	{r7}
 8004866:	4770      	bx	lr

08004868 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004870:	bf00      	nop
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	bc80      	pop	{r7}
 8004878:	4770      	bx	lr

0800487a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800487a:	b480      	push	{r7}
 800487c:	b083      	sub	sp, #12
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004882:	bf00      	nop
 8004884:	370c      	adds	r7, #12
 8004886:	46bd      	mov	sp, r7
 8004888:	bc80      	pop	{r7}
 800488a:	4770      	bx	lr

0800488c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004894:	bf00      	nop
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	bc80      	pop	{r7}
 800489c:	4770      	bx	lr
	...

080048a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a29      	ldr	r2, [pc, #164]	; (8004958 <TIM_Base_SetConfig+0xb8>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d00b      	beq.n	80048d0 <TIM_Base_SetConfig+0x30>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048be:	d007      	beq.n	80048d0 <TIM_Base_SetConfig+0x30>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	4a26      	ldr	r2, [pc, #152]	; (800495c <TIM_Base_SetConfig+0xbc>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d003      	beq.n	80048d0 <TIM_Base_SetConfig+0x30>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4a25      	ldr	r2, [pc, #148]	; (8004960 <TIM_Base_SetConfig+0xc0>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d108      	bne.n	80048e2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	4313      	orrs	r3, r2
 80048e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a1c      	ldr	r2, [pc, #112]	; (8004958 <TIM_Base_SetConfig+0xb8>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d00b      	beq.n	8004902 <TIM_Base_SetConfig+0x62>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048f0:	d007      	beq.n	8004902 <TIM_Base_SetConfig+0x62>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a19      	ldr	r2, [pc, #100]	; (800495c <TIM_Base_SetConfig+0xbc>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d003      	beq.n	8004902 <TIM_Base_SetConfig+0x62>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a18      	ldr	r2, [pc, #96]	; (8004960 <TIM_Base_SetConfig+0xc0>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d108      	bne.n	8004914 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004908:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	68fa      	ldr	r2, [r7, #12]
 8004910:	4313      	orrs	r3, r2
 8004912:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	695b      	ldr	r3, [r3, #20]
 800491e:	4313      	orrs	r3, r2
 8004920:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	68fa      	ldr	r2, [r7, #12]
 8004926:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	689a      	ldr	r2, [r3, #8]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a07      	ldr	r2, [pc, #28]	; (8004958 <TIM_Base_SetConfig+0xb8>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d103      	bne.n	8004948 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	691a      	ldr	r2, [r3, #16]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	615a      	str	r2, [r3, #20]
}
 800494e:	bf00      	nop
 8004950:	3714      	adds	r7, #20
 8004952:	46bd      	mov	sp, r7
 8004954:	bc80      	pop	{r7}
 8004956:	4770      	bx	lr
 8004958:	40012c00 	.word	0x40012c00
 800495c:	40000400 	.word	0x40000400
 8004960:	40000800 	.word	0x40000800

08004964 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b086      	sub	sp, #24
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800497c:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	697a      	ldr	r2, [r7, #20]
 8004984:	4313      	orrs	r3, r2
 8004986:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	f023 0307 	bic.w	r3, r3, #7
 800498e:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	697a      	ldr	r2, [r7, #20]
 8004996:	4313      	orrs	r3, r2
 8004998:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	697a      	ldr	r2, [r7, #20]
 80049a0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	2b70      	cmp	r3, #112	; 0x70
 80049a8:	d01a      	beq.n	80049e0 <TIM_SlaveTimer_SetConfig+0x7c>
 80049aa:	2b70      	cmp	r3, #112	; 0x70
 80049ac:	d860      	bhi.n	8004a70 <TIM_SlaveTimer_SetConfig+0x10c>
 80049ae:	2b60      	cmp	r3, #96	; 0x60
 80049b0:	d054      	beq.n	8004a5c <TIM_SlaveTimer_SetConfig+0xf8>
 80049b2:	2b60      	cmp	r3, #96	; 0x60
 80049b4:	d85c      	bhi.n	8004a70 <TIM_SlaveTimer_SetConfig+0x10c>
 80049b6:	2b50      	cmp	r3, #80	; 0x50
 80049b8:	d046      	beq.n	8004a48 <TIM_SlaveTimer_SetConfig+0xe4>
 80049ba:	2b50      	cmp	r3, #80	; 0x50
 80049bc:	d858      	bhi.n	8004a70 <TIM_SlaveTimer_SetConfig+0x10c>
 80049be:	2b40      	cmp	r3, #64	; 0x40
 80049c0:	d019      	beq.n	80049f6 <TIM_SlaveTimer_SetConfig+0x92>
 80049c2:	2b40      	cmp	r3, #64	; 0x40
 80049c4:	d854      	bhi.n	8004a70 <TIM_SlaveTimer_SetConfig+0x10c>
 80049c6:	2b30      	cmp	r3, #48	; 0x30
 80049c8:	d054      	beq.n	8004a74 <TIM_SlaveTimer_SetConfig+0x110>
 80049ca:	2b30      	cmp	r3, #48	; 0x30
 80049cc:	d850      	bhi.n	8004a70 <TIM_SlaveTimer_SetConfig+0x10c>
 80049ce:	2b20      	cmp	r3, #32
 80049d0:	d050      	beq.n	8004a74 <TIM_SlaveTimer_SetConfig+0x110>
 80049d2:	2b20      	cmp	r3, #32
 80049d4:	d84c      	bhi.n	8004a70 <TIM_SlaveTimer_SetConfig+0x10c>
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d04c      	beq.n	8004a74 <TIM_SlaveTimer_SetConfig+0x110>
 80049da:	2b10      	cmp	r3, #16
 80049dc:	d04a      	beq.n	8004a74 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 80049de:	e047      	b.n	8004a70 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6818      	ldr	r0, [r3, #0]
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	68d9      	ldr	r1, [r3, #12]
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	689a      	ldr	r2, [r3, #8]
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	691b      	ldr	r3, [r3, #16]
 80049f0:	f000 f8bd 	bl	8004b6e <TIM_ETR_SetConfig>
      break;
 80049f4:	e03f      	b.n	8004a76 <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	2b05      	cmp	r3, #5
 80049fc:	d101      	bne.n	8004a02 <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e03a      	b.n	8004a78 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	6a1b      	ldr	r3, [r3, #32]
 8004a08:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	6a1a      	ldr	r2, [r3, #32]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f022 0201 	bic.w	r2, r2, #1
 8004a18:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a28:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	011b      	lsls	r3, r3, #4
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68fa      	ldr	r2, [r7, #12]
 8004a3c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	693a      	ldr	r2, [r7, #16]
 8004a44:	621a      	str	r2, [r3, #32]
      break;
 8004a46:	e016      	b.n	8004a76 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6818      	ldr	r0, [r3, #0]
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	6899      	ldr	r1, [r3, #8]
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	691b      	ldr	r3, [r3, #16]
 8004a54:	461a      	mov	r2, r3
 8004a56:	f000 f813 	bl	8004a80 <TIM_TI1_ConfigInputStage>
      break;
 8004a5a:	e00c      	b.n	8004a76 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6818      	ldr	r0, [r3, #0]
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	6899      	ldr	r1, [r3, #8]
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	691b      	ldr	r3, [r3, #16]
 8004a68:	461a      	mov	r2, r3
 8004a6a:	f000 f837 	bl	8004adc <TIM_TI2_ConfigInputStage>
      break;
 8004a6e:	e002      	b.n	8004a76 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8004a70:	bf00      	nop
 8004a72:	e000      	b.n	8004a76 <TIM_SlaveTimer_SetConfig+0x112>
        break;
 8004a74:	bf00      	nop
  }
  return HAL_OK;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3718      	adds	r7, #24
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b087      	sub	sp, #28
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6a1b      	ldr	r3, [r3, #32]
 8004a90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	f023 0201 	bic.w	r2, r3, #1
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	699b      	ldr	r3, [r3, #24]
 8004aa2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004aaa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	011b      	lsls	r3, r3, #4
 8004ab0:	693a      	ldr	r2, [r7, #16]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	f023 030a 	bic.w	r3, r3, #10
 8004abc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004abe:	697a      	ldr	r2, [r7, #20]
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	697a      	ldr	r2, [r7, #20]
 8004ad0:	621a      	str	r2, [r3, #32]
}
 8004ad2:	bf00      	nop
 8004ad4:	371c      	adds	r7, #28
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bc80      	pop	{r7}
 8004ada:	4770      	bx	lr

08004adc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b087      	sub	sp, #28
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	60f8      	str	r0, [r7, #12]
 8004ae4:	60b9      	str	r1, [r7, #8]
 8004ae6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6a1b      	ldr	r3, [r3, #32]
 8004aec:	f023 0210 	bic.w	r2, r3, #16
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	699b      	ldr	r3, [r3, #24]
 8004af8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b06:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	031b      	lsls	r3, r3, #12
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b18:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	011b      	lsls	r3, r3, #4
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	693a      	ldr	r2, [r7, #16]
 8004b2e:	621a      	str	r2, [r3, #32]
}
 8004b30:	bf00      	nop
 8004b32:	371c      	adds	r7, #28
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bc80      	pop	{r7}
 8004b38:	4770      	bx	lr

08004b3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b3a:	b480      	push	{r7}
 8004b3c:	b085      	sub	sp, #20
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	6078      	str	r0, [r7, #4]
 8004b42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b52:	683a      	ldr	r2, [r7, #0]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	f043 0307 	orr.w	r3, r3, #7
 8004b5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	68fa      	ldr	r2, [r7, #12]
 8004b62:	609a      	str	r2, [r3, #8]
}
 8004b64:	bf00      	nop
 8004b66:	3714      	adds	r7, #20
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bc80      	pop	{r7}
 8004b6c:	4770      	bx	lr

08004b6e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b6e:	b480      	push	{r7}
 8004b70:	b087      	sub	sp, #28
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	60f8      	str	r0, [r7, #12]
 8004b76:	60b9      	str	r1, [r7, #8]
 8004b78:	607a      	str	r2, [r7, #4]
 8004b7a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b88:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	021a      	lsls	r2, r3, #8
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	431a      	orrs	r2, r3
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	697a      	ldr	r2, [r7, #20]
 8004ba0:	609a      	str	r2, [r3, #8]
}
 8004ba2:	bf00      	nop
 8004ba4:	371c      	adds	r7, #28
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bc80      	pop	{r7}
 8004baa:	4770      	bx	lr

08004bac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d101      	bne.n	8004bc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	e046      	b.n	8004c52 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2202      	movs	r2, #2
 8004bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a16      	ldr	r2, [pc, #88]	; (8004c5c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d00e      	beq.n	8004c26 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c10:	d009      	beq.n	8004c26 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a12      	ldr	r2, [pc, #72]	; (8004c60 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d004      	beq.n	8004c26 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a10      	ldr	r2, [pc, #64]	; (8004c64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d10c      	bne.n	8004c40 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	68ba      	ldr	r2, [r7, #8]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	68ba      	ldr	r2, [r7, #8]
 8004c3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3714      	adds	r7, #20
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bc80      	pop	{r7}
 8004c5a:	4770      	bx	lr
 8004c5c:	40012c00 	.word	0x40012c00
 8004c60:	40000400 	.word	0x40000400
 8004c64:	40000800 	.word	0x40000800

08004c68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b083      	sub	sp, #12
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c70:	bf00      	nop
 8004c72:	370c      	adds	r7, #12
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bc80      	pop	{r7}
 8004c78:	4770      	bx	lr

08004c7a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b083      	sub	sp, #12
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c82:	bf00      	nop
 8004c84:	370c      	adds	r7, #12
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bc80      	pop	{r7}
 8004c8a:	4770      	bx	lr

08004c8c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b082      	sub	sp, #8
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d101      	bne.n	8004c9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e03f      	b.n	8004d1e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d106      	bne.n	8004cb8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f7fd f88c 	bl	8001dd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2224      	movs	r2, #36	; 0x24
 8004cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68da      	ldr	r2, [r3, #12]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004cce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 f9a7 	bl	8005024 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	691a      	ldr	r2, [r3, #16]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ce4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	695a      	ldr	r2, [r3, #20]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004cf4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68da      	ldr	r2, [r3, #12]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d04:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2220      	movs	r2, #32
 8004d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2220      	movs	r2, #32
 8004d18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d1c:	2300      	movs	r3, #0
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3708      	adds	r7, #8
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}

08004d26 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d26:	b580      	push	{r7, lr}
 8004d28:	b08a      	sub	sp, #40	; 0x28
 8004d2a:	af02      	add	r7, sp, #8
 8004d2c:	60f8      	str	r0, [r7, #12]
 8004d2e:	60b9      	str	r1, [r7, #8]
 8004d30:	603b      	str	r3, [r7, #0]
 8004d32:	4613      	mov	r3, r2
 8004d34:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d36:	2300      	movs	r3, #0
 8004d38:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	2b20      	cmp	r3, #32
 8004d44:	d17c      	bne.n	8004e40 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d002      	beq.n	8004d52 <HAL_UART_Transmit+0x2c>
 8004d4c:	88fb      	ldrh	r3, [r7, #6]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d101      	bne.n	8004d56 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e075      	b.n	8004e42 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d101      	bne.n	8004d64 <HAL_UART_Transmit+0x3e>
 8004d60:	2302      	movs	r3, #2
 8004d62:	e06e      	b.n	8004e42 <HAL_UART_Transmit+0x11c>
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2221      	movs	r2, #33	; 0x21
 8004d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d7a:	f7fd fcd7 	bl	800272c <HAL_GetTick>
 8004d7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	88fa      	ldrh	r2, [r7, #6]
 8004d84:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	88fa      	ldrh	r2, [r7, #6]
 8004d8a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d94:	d108      	bne.n	8004da8 <HAL_UART_Transmit+0x82>
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	691b      	ldr	r3, [r3, #16]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d104      	bne.n	8004da8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	61bb      	str	r3, [r7, #24]
 8004da6:	e003      	b.n	8004db0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004dac:	2300      	movs	r3, #0
 8004dae:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004db8:	e02a      	b.n	8004e10 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	9300      	str	r3, [sp, #0]
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	2180      	movs	r1, #128	; 0x80
 8004dc4:	68f8      	ldr	r0, [r7, #12]
 8004dc6:	f000 f8e2 	bl	8004f8e <UART_WaitOnFlagUntilTimeout>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d001      	beq.n	8004dd4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004dd0:	2303      	movs	r3, #3
 8004dd2:	e036      	b.n	8004e42 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d10b      	bne.n	8004df2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	881b      	ldrh	r3, [r3, #0]
 8004dde:	461a      	mov	r2, r3
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004de8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	3302      	adds	r3, #2
 8004dee:	61bb      	str	r3, [r7, #24]
 8004df0:	e007      	b.n	8004e02 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	781a      	ldrb	r2, [r3, #0]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	3301      	adds	r3, #1
 8004e00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	3b01      	subs	r3, #1
 8004e0a:	b29a      	uxth	r2, r3
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1cf      	bne.n	8004dba <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	9300      	str	r3, [sp, #0]
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	2200      	movs	r2, #0
 8004e22:	2140      	movs	r1, #64	; 0x40
 8004e24:	68f8      	ldr	r0, [r7, #12]
 8004e26:	f000 f8b2 	bl	8004f8e <UART_WaitOnFlagUntilTimeout>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d001      	beq.n	8004e34 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e006      	b.n	8004e42 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2220      	movs	r2, #32
 8004e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	e000      	b.n	8004e42 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004e40:	2302      	movs	r3, #2
  }
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3720      	adds	r7, #32
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}

08004e4a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e4a:	b580      	push	{r7, lr}
 8004e4c:	b08a      	sub	sp, #40	; 0x28
 8004e4e:	af02      	add	r7, sp, #8
 8004e50:	60f8      	str	r0, [r7, #12]
 8004e52:	60b9      	str	r1, [r7, #8]
 8004e54:	603b      	str	r3, [r7, #0]
 8004e56:	4613      	mov	r3, r2
 8004e58:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b20      	cmp	r3, #32
 8004e68:	f040 808c 	bne.w	8004f84 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d002      	beq.n	8004e78 <HAL_UART_Receive+0x2e>
 8004e72:	88fb      	ldrh	r3, [r7, #6]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d101      	bne.n	8004e7c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e084      	b.n	8004f86 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d101      	bne.n	8004e8a <HAL_UART_Receive+0x40>
 8004e86:	2302      	movs	r3, #2
 8004e88:	e07d      	b.n	8004f86 <HAL_UART_Receive+0x13c>
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2200      	movs	r2, #0
 8004e96:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2222      	movs	r2, #34	; 0x22
 8004e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ea6:	f7fd fc41 	bl	800272c <HAL_GetTick>
 8004eaa:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	88fa      	ldrh	r2, [r7, #6]
 8004eb0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	88fa      	ldrh	r2, [r7, #6]
 8004eb6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ec0:	d108      	bne.n	8004ed4 <HAL_UART_Receive+0x8a>
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d104      	bne.n	8004ed4 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	61bb      	str	r3, [r7, #24]
 8004ed2:	e003      	b.n	8004edc <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004ee4:	e043      	b.n	8004f6e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	9300      	str	r3, [sp, #0]
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	2200      	movs	r2, #0
 8004eee:	2120      	movs	r1, #32
 8004ef0:	68f8      	ldr	r0, [r7, #12]
 8004ef2:	f000 f84c 	bl	8004f8e <UART_WaitOnFlagUntilTimeout>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d001      	beq.n	8004f00 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e042      	b.n	8004f86 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8004f00:	69fb      	ldr	r3, [r7, #28]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10c      	bne.n	8004f20 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	b29b      	uxth	r3, r3
 8004f0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	69bb      	ldr	r3, [r7, #24]
 8004f16:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004f18:	69bb      	ldr	r3, [r7, #24]
 8004f1a:	3302      	adds	r3, #2
 8004f1c:	61bb      	str	r3, [r7, #24]
 8004f1e:	e01f      	b.n	8004f60 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f28:	d007      	beq.n	8004f3a <HAL_UART_Receive+0xf0>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d10a      	bne.n	8004f48 <HAL_UART_Receive+0xfe>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d106      	bne.n	8004f48 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	b2da      	uxtb	r2, r3
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	701a      	strb	r2, [r3, #0]
 8004f46:	e008      	b.n	8004f5a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f54:	b2da      	uxtb	r2, r3
 8004f56:	69fb      	ldr	r3, [r7, #28]
 8004f58:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	3301      	adds	r3, #1
 8004f5e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	3b01      	subs	r3, #1
 8004f68:	b29a      	uxth	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d1b6      	bne.n	8004ee6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2220      	movs	r2, #32
 8004f7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8004f80:	2300      	movs	r3, #0
 8004f82:	e000      	b.n	8004f86 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8004f84:	2302      	movs	r3, #2
  }
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3720      	adds	r7, #32
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}

08004f8e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004f8e:	b580      	push	{r7, lr}
 8004f90:	b084      	sub	sp, #16
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	60f8      	str	r0, [r7, #12]
 8004f96:	60b9      	str	r1, [r7, #8]
 8004f98:	603b      	str	r3, [r7, #0]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f9e:	e02c      	b.n	8004ffa <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fa0:	69bb      	ldr	r3, [r7, #24]
 8004fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa6:	d028      	beq.n	8004ffa <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d007      	beq.n	8004fbe <UART_WaitOnFlagUntilTimeout+0x30>
 8004fae:	f7fd fbbd 	bl	800272c <HAL_GetTick>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	69ba      	ldr	r2, [r7, #24]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d21d      	bcs.n	8004ffa <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68da      	ldr	r2, [r3, #12]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004fcc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	695a      	ldr	r2, [r3, #20]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f022 0201 	bic.w	r2, r2, #1
 8004fdc:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2220      	movs	r2, #32
 8004fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2220      	movs	r2, #32
 8004fea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e00f      	b.n	800501a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	4013      	ands	r3, r2
 8005004:	68ba      	ldr	r2, [r7, #8]
 8005006:	429a      	cmp	r2, r3
 8005008:	bf0c      	ite	eq
 800500a:	2301      	moveq	r3, #1
 800500c:	2300      	movne	r3, #0
 800500e:	b2db      	uxtb	r3, r3
 8005010:	461a      	mov	r2, r3
 8005012:	79fb      	ldrb	r3, [r7, #7]
 8005014:	429a      	cmp	r2, r3
 8005016:	d0c3      	beq.n	8004fa0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005018:	2300      	movs	r3, #0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3710      	adds	r7, #16
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
	...

08005024 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	68da      	ldr	r2, [r3, #12]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	430a      	orrs	r2, r1
 8005040:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	689a      	ldr	r2, [r3, #8]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	431a      	orrs	r2, r3
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	695b      	ldr	r3, [r3, #20]
 8005050:	4313      	orrs	r3, r2
 8005052:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800505e:	f023 030c 	bic.w	r3, r3, #12
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	6812      	ldr	r2, [r2, #0]
 8005066:	68b9      	ldr	r1, [r7, #8]
 8005068:	430b      	orrs	r3, r1
 800506a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	695b      	ldr	r3, [r3, #20]
 8005072:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	699a      	ldr	r2, [r3, #24]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	430a      	orrs	r2, r1
 8005080:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a2c      	ldr	r2, [pc, #176]	; (8005138 <UART_SetConfig+0x114>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d103      	bne.n	8005094 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800508c:	f7fe feb4 	bl	8003df8 <HAL_RCC_GetPCLK2Freq>
 8005090:	60f8      	str	r0, [r7, #12]
 8005092:	e002      	b.n	800509a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005094:	f7fe fe9c 	bl	8003dd0 <HAL_RCC_GetPCLK1Freq>
 8005098:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800509a:	68fa      	ldr	r2, [r7, #12]
 800509c:	4613      	mov	r3, r2
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	4413      	add	r3, r2
 80050a2:	009a      	lsls	r2, r3, #2
 80050a4:	441a      	add	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80050b0:	4a22      	ldr	r2, [pc, #136]	; (800513c <UART_SetConfig+0x118>)
 80050b2:	fba2 2303 	umull	r2, r3, r2, r3
 80050b6:	095b      	lsrs	r3, r3, #5
 80050b8:	0119      	lsls	r1, r3, #4
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	4613      	mov	r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	4413      	add	r3, r2
 80050c2:	009a      	lsls	r2, r3, #2
 80050c4:	441a      	add	r2, r3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80050d0:	4b1a      	ldr	r3, [pc, #104]	; (800513c <UART_SetConfig+0x118>)
 80050d2:	fba3 0302 	umull	r0, r3, r3, r2
 80050d6:	095b      	lsrs	r3, r3, #5
 80050d8:	2064      	movs	r0, #100	; 0x64
 80050da:	fb00 f303 	mul.w	r3, r0, r3
 80050de:	1ad3      	subs	r3, r2, r3
 80050e0:	011b      	lsls	r3, r3, #4
 80050e2:	3332      	adds	r3, #50	; 0x32
 80050e4:	4a15      	ldr	r2, [pc, #84]	; (800513c <UART_SetConfig+0x118>)
 80050e6:	fba2 2303 	umull	r2, r3, r2, r3
 80050ea:	095b      	lsrs	r3, r3, #5
 80050ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050f0:	4419      	add	r1, r3
 80050f2:	68fa      	ldr	r2, [r7, #12]
 80050f4:	4613      	mov	r3, r2
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	4413      	add	r3, r2
 80050fa:	009a      	lsls	r2, r3, #2
 80050fc:	441a      	add	r2, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	fbb2 f2f3 	udiv	r2, r2, r3
 8005108:	4b0c      	ldr	r3, [pc, #48]	; (800513c <UART_SetConfig+0x118>)
 800510a:	fba3 0302 	umull	r0, r3, r3, r2
 800510e:	095b      	lsrs	r3, r3, #5
 8005110:	2064      	movs	r0, #100	; 0x64
 8005112:	fb00 f303 	mul.w	r3, r0, r3
 8005116:	1ad3      	subs	r3, r2, r3
 8005118:	011b      	lsls	r3, r3, #4
 800511a:	3332      	adds	r3, #50	; 0x32
 800511c:	4a07      	ldr	r2, [pc, #28]	; (800513c <UART_SetConfig+0x118>)
 800511e:	fba2 2303 	umull	r2, r3, r2, r3
 8005122:	095b      	lsrs	r3, r3, #5
 8005124:	f003 020f 	and.w	r2, r3, #15
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	440a      	add	r2, r1
 800512e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005130:	bf00      	nop
 8005132:	3710      	adds	r7, #16
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}
 8005138:	40013800 	.word	0x40013800
 800513c:	51eb851f 	.word	0x51eb851f

08005140 <SentError>:
/*
 *      .  
 *   UART       
 *   ,     
 */
void SentError(uint8_t *file, uint32_t line) {
 8005140:	b590      	push	{r4, r7, lr}
 8005142:	b0b5      	sub	sp, #212	; 0xd4
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
	char buf[200] = { 0 };
 800514a:	2300      	movs	r3, #0
 800514c:	60bb      	str	r3, [r7, #8]
 800514e:	f107 030c 	add.w	r3, r7, #12
 8005152:	22c4      	movs	r2, #196	; 0xc4
 8005154:	2100      	movs	r1, #0
 8005156:	4618      	mov	r0, r3
 8005158:	f003 f90d 	bl	8008376 <memset>
	sprintf(buf, "\r Exception: Wrong parameters value: file %s on line %d\r\n", file, (int) line);
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	f107 0008 	add.w	r0, r7, #8
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	4911      	ldr	r1, [pc, #68]	; (80051ac <SentError+0x6c>)
 8005166:	f004 f859 	bl	800921c <siprintf>
	while (HAL_UART_Transmit(&huart1, (uint8_t*) buf, strlen(buf),10 * strlen(buf)) != HAL_OK);
 800516a:	bf00      	nop
 800516c:	f107 0308 	add.w	r3, r7, #8
 8005170:	4618      	mov	r0, r3
 8005172:	f7fa ffed 	bl	8000150 <strlen>
 8005176:	4603      	mov	r3, r0
 8005178:	b29c      	uxth	r4, r3
 800517a:	f107 0308 	add.w	r3, r7, #8
 800517e:	4618      	mov	r0, r3
 8005180:	f7fa ffe6 	bl	8000150 <strlen>
 8005184:	4602      	mov	r2, r0
 8005186:	4613      	mov	r3, r2
 8005188:	009b      	lsls	r3, r3, #2
 800518a:	4413      	add	r3, r2
 800518c:	005b      	lsls	r3, r3, #1
 800518e:	f107 0108 	add.w	r1, r7, #8
 8005192:	4622      	mov	r2, r4
 8005194:	4806      	ldr	r0, [pc, #24]	; (80051b0 <SentError+0x70>)
 8005196:	f7ff fdc6 	bl	8004d26 <HAL_UART_Transmit>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1e5      	bne.n	800516c <SentError+0x2c>
	HAL_NVIC_SystemReset();
 80051a0:	f7fe f8a1 	bl	80032e6 <HAL_NVIC_SystemReset>
}
 80051a4:	bf00      	nop
 80051a6:	37d4      	adds	r7, #212	; 0xd4
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd90      	pop	{r4, r7, pc}
 80051ac:	0800cc7c 	.word	0x0800cc7c
 80051b0:	20003a90 	.word	0x20003a90

080051b4 <SentResultActionResponse>:

void SentResultActionResponse(struct TypeStruct typeStruct, char err[255], bool stat) {
 80051b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051b6:	b08b      	sub	sp, #44	; 0x2c
 80051b8:	af04      	add	r7, sp, #16
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	4613      	mov	r3, r2
 80051c0:	71fb      	strb	r3, [r7, #7]
 80051c2:	466b      	mov	r3, sp
 80051c4:	461e      	mov	r6, r3
	char resultState[19 + strlen(err)];
 80051c6:	68b8      	ldr	r0, [r7, #8]
 80051c8:	f7fa ffc2 	bl	8000150 <strlen>
 80051cc:	4603      	mov	r3, r0
 80051ce:	f103 0413 	add.w	r4, r3, #19
 80051d2:	4623      	mov	r3, r4
 80051d4:	3b01      	subs	r3, #1
 80051d6:	617b      	str	r3, [r7, #20]
 80051d8:	4620      	mov	r0, r4
 80051da:	f04f 0100 	mov.w	r1, #0
 80051de:	f04f 0200 	mov.w	r2, #0
 80051e2:	f04f 0300 	mov.w	r3, #0
 80051e6:	00cb      	lsls	r3, r1, #3
 80051e8:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80051ec:	00c2      	lsls	r2, r0, #3
 80051ee:	4620      	mov	r0, r4
 80051f0:	f04f 0100 	mov.w	r1, #0
 80051f4:	f04f 0200 	mov.w	r2, #0
 80051f8:	f04f 0300 	mov.w	r3, #0
 80051fc:	00cb      	lsls	r3, r1, #3
 80051fe:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8005202:	00c2      	lsls	r2, r0, #3
 8005204:	1de3      	adds	r3, r4, #7
 8005206:	08db      	lsrs	r3, r3, #3
 8005208:	00db      	lsls	r3, r3, #3
 800520a:	ebad 0d03 	sub.w	sp, sp, r3
 800520e:	ab04      	add	r3, sp, #16
 8005210:	3300      	adds	r3, #0
 8005212:	613b      	str	r3, [r7, #16]

	sprintf(
 8005214:	6938      	ldr	r0, [r7, #16]
	        resultState,
	        "R_%c%c_%c%c*ERR=%s-STAT=%d",
	         typeStruct.type[0],
 8005216:	7b3b      	ldrb	r3, [r7, #12]
	sprintf(
 8005218:	461c      	mov	r4, r3
	         typeStruct.type[1],
 800521a:	7b7b      	ldrb	r3, [r7, #13]
	sprintf(
 800521c:	461d      	mov	r5, r3
	         typeStruct.subType[0],
 800521e:	7bbb      	ldrb	r3, [r7, #14]
	sprintf(
 8005220:	461a      	mov	r2, r3
	         typeStruct.subType[1],
 8005222:	7bfb      	ldrb	r3, [r7, #15]
	sprintf(
 8005224:	4619      	mov	r1, r3
 8005226:	79fb      	ldrb	r3, [r7, #7]
 8005228:	9303      	str	r3, [sp, #12]
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	9302      	str	r3, [sp, #8]
 800522e:	9101      	str	r1, [sp, #4]
 8005230:	9200      	str	r2, [sp, #0]
 8005232:	462b      	mov	r3, r5
 8005234:	4622      	mov	r2, r4
 8005236:	4910      	ldr	r1, [pc, #64]	; (8005278 <SentResultActionResponse+0xc4>)
 8005238:	f003 fff0 	bl	800921c <siprintf>
	         err,
	         stat);

	while (
 800523c:	bf00      	nop
			HAL_UART_Transmit(&huart1, (uint8_t*) resultState, strlen(resultState),10 * strlen(resultState)
 800523e:	693c      	ldr	r4, [r7, #16]
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	4618      	mov	r0, r3
 8005244:	f7fa ff84 	bl	8000150 <strlen>
 8005248:	4603      	mov	r3, r0
 800524a:	b29d      	uxth	r5, r3
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	4618      	mov	r0, r3
 8005250:	f7fa ff7e 	bl	8000150 <strlen>
 8005254:	4602      	mov	r2, r0
 8005256:	4613      	mov	r3, r2
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	4413      	add	r3, r2
 800525c:	005b      	lsls	r3, r3, #1
 800525e:	462a      	mov	r2, r5
 8005260:	4621      	mov	r1, r4
 8005262:	4806      	ldr	r0, [pc, #24]	; (800527c <SentResultActionResponse+0xc8>)
 8005264:	f7ff fd5f 	bl	8004d26 <HAL_UART_Transmit>
 8005268:	4603      	mov	r3, r0
	while (
 800526a:	2b00      	cmp	r3, #0
 800526c:	d1e7      	bne.n	800523e <SentResultActionResponse+0x8a>
 800526e:	46b5      	mov	sp, r6
	) != HAL_OK);
}
 8005270:	bf00      	nop
 8005272:	371c      	adds	r7, #28
 8005274:	46bd      	mov	sp, r7
 8005276:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005278:	0800ccb8 	.word	0x0800ccb8
 800527c:	20003a90 	.word	0x20003a90

08005280 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005280:	b480      	push	{r7}
 8005282:	b085      	sub	sp, #20
 8005284:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005286:	f3ef 8305 	mrs	r3, IPSR
 800528a:	60bb      	str	r3, [r7, #8]
  return(result);
 800528c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800528e:	2b00      	cmp	r3, #0
 8005290:	d10f      	bne.n	80052b2 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005292:	f3ef 8310 	mrs	r3, PRIMASK
 8005296:	607b      	str	r3, [r7, #4]
  return(result);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d109      	bne.n	80052b2 <osKernelInitialize+0x32>
 800529e:	4b10      	ldr	r3, [pc, #64]	; (80052e0 <osKernelInitialize+0x60>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	2b02      	cmp	r3, #2
 80052a4:	d109      	bne.n	80052ba <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80052a6:	f3ef 8311 	mrs	r3, BASEPRI
 80052aa:	603b      	str	r3, [r7, #0]
  return(result);
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d003      	beq.n	80052ba <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80052b2:	f06f 0305 	mvn.w	r3, #5
 80052b6:	60fb      	str	r3, [r7, #12]
 80052b8:	e00c      	b.n	80052d4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80052ba:	4b09      	ldr	r3, [pc, #36]	; (80052e0 <osKernelInitialize+0x60>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d105      	bne.n	80052ce <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80052c2:	4b07      	ldr	r3, [pc, #28]	; (80052e0 <osKernelInitialize+0x60>)
 80052c4:	2201      	movs	r2, #1
 80052c6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80052c8:	2300      	movs	r3, #0
 80052ca:	60fb      	str	r3, [r7, #12]
 80052cc:	e002      	b.n	80052d4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80052ce:	f04f 33ff 	mov.w	r3, #4294967295
 80052d2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80052d4:	68fb      	ldr	r3, [r7, #12]
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3714      	adds	r7, #20
 80052da:	46bd      	mov	sp, r7
 80052dc:	bc80      	pop	{r7}
 80052de:	4770      	bx	lr
 80052e0:	20000200 	.word	0x20000200

080052e4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052ea:	f3ef 8305 	mrs	r3, IPSR
 80052ee:	60bb      	str	r3, [r7, #8]
  return(result);
 80052f0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d10f      	bne.n	8005316 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052f6:	f3ef 8310 	mrs	r3, PRIMASK
 80052fa:	607b      	str	r3, [r7, #4]
  return(result);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d109      	bne.n	8005316 <osKernelStart+0x32>
 8005302:	4b11      	ldr	r3, [pc, #68]	; (8005348 <osKernelStart+0x64>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2b02      	cmp	r3, #2
 8005308:	d109      	bne.n	800531e <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800530a:	f3ef 8311 	mrs	r3, BASEPRI
 800530e:	603b      	str	r3, [r7, #0]
  return(result);
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d003      	beq.n	800531e <osKernelStart+0x3a>
    stat = osErrorISR;
 8005316:	f06f 0305 	mvn.w	r3, #5
 800531a:	60fb      	str	r3, [r7, #12]
 800531c:	e00e      	b.n	800533c <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800531e:	4b0a      	ldr	r3, [pc, #40]	; (8005348 <osKernelStart+0x64>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2b01      	cmp	r3, #1
 8005324:	d107      	bne.n	8005336 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8005326:	4b08      	ldr	r3, [pc, #32]	; (8005348 <osKernelStart+0x64>)
 8005328:	2202      	movs	r2, #2
 800532a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800532c:	f001 faa8 	bl	8006880 <vTaskStartScheduler>
      stat = osOK;
 8005330:	2300      	movs	r3, #0
 8005332:	60fb      	str	r3, [r7, #12]
 8005334:	e002      	b.n	800533c <osKernelStart+0x58>
    } else {
      stat = osError;
 8005336:	f04f 33ff 	mov.w	r3, #4294967295
 800533a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800533c:	68fb      	ldr	r3, [r7, #12]
}
 800533e:	4618      	mov	r0, r3
 8005340:	3710      	adds	r7, #16
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	20000200 	.word	0x20000200

0800534c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800534c:	b580      	push	{r7, lr}
 800534e:	b092      	sub	sp, #72	; 0x48
 8005350:	af04      	add	r7, sp, #16
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005358:	2300      	movs	r3, #0
 800535a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800535c:	f3ef 8305 	mrs	r3, IPSR
 8005360:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005362:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8005364:	2b00      	cmp	r3, #0
 8005366:	f040 8094 	bne.w	8005492 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800536a:	f3ef 8310 	mrs	r3, PRIMASK
 800536e:	623b      	str	r3, [r7, #32]
  return(result);
 8005370:	6a3b      	ldr	r3, [r7, #32]
 8005372:	2b00      	cmp	r3, #0
 8005374:	f040 808d 	bne.w	8005492 <osThreadNew+0x146>
 8005378:	4b48      	ldr	r3, [pc, #288]	; (800549c <osThreadNew+0x150>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2b02      	cmp	r3, #2
 800537e:	d106      	bne.n	800538e <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005380:	f3ef 8311 	mrs	r3, BASEPRI
 8005384:	61fb      	str	r3, [r7, #28]
  return(result);
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	2b00      	cmp	r3, #0
 800538a:	f040 8082 	bne.w	8005492 <osThreadNew+0x146>
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d07e      	beq.n	8005492 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8005394:	2380      	movs	r3, #128	; 0x80
 8005396:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8005398:	2318      	movs	r3, #24
 800539a:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 800539c:	2300      	movs	r3, #0
 800539e:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 80053a0:	f107 031b 	add.w	r3, r7, #27
 80053a4:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 80053a6:	f04f 33ff 	mov.w	r3, #4294967295
 80053aa:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d045      	beq.n	800543e <osThreadNew+0xf2>
      if (attr->name != NULL) {
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d002      	beq.n	80053c0 <osThreadNew+0x74>
        name = attr->name;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d002      	beq.n	80053ce <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80053ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d008      	beq.n	80053e6 <osThreadNew+0x9a>
 80053d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053d6:	2b38      	cmp	r3, #56	; 0x38
 80053d8:	d805      	bhi.n	80053e6 <osThreadNew+0x9a>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	f003 0301 	and.w	r3, r3, #1
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d001      	beq.n	80053ea <osThreadNew+0x9e>
        return (NULL);
 80053e6:	2300      	movs	r3, #0
 80053e8:	e054      	b.n	8005494 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	695b      	ldr	r3, [r3, #20]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d003      	beq.n	80053fa <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	695b      	ldr	r3, [r3, #20]
 80053f6:	089b      	lsrs	r3, r3, #2
 80053f8:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00e      	beq.n	8005420 <osThreadNew+0xd4>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	2bbb      	cmp	r3, #187	; 0xbb
 8005408:	d90a      	bls.n	8005420 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800540e:	2b00      	cmp	r3, #0
 8005410:	d006      	beq.n	8005420 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d002      	beq.n	8005420 <osThreadNew+0xd4>
        mem = 1;
 800541a:	2301      	movs	r3, #1
 800541c:	62bb      	str	r3, [r7, #40]	; 0x28
 800541e:	e010      	b.n	8005442 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d10c      	bne.n	8005442 <osThreadNew+0xf6>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d108      	bne.n	8005442 <osThreadNew+0xf6>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	691b      	ldr	r3, [r3, #16]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d104      	bne.n	8005442 <osThreadNew+0xf6>
          mem = 0;
 8005438:	2300      	movs	r3, #0
 800543a:	62bb      	str	r3, [r7, #40]	; 0x28
 800543c:	e001      	b.n	8005442 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 800543e:	2300      	movs	r3, #0
 8005440:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8005442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005444:	2b01      	cmp	r3, #1
 8005446:	d110      	bne.n	800546a <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005450:	9202      	str	r2, [sp, #8]
 8005452:	9301      	str	r3, [sp, #4]
 8005454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005456:	9300      	str	r3, [sp, #0]
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800545c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800545e:	68f8      	ldr	r0, [r7, #12]
 8005460:	f001 f82a 	bl	80064b8 <xTaskCreateStatic>
 8005464:	4603      	mov	r3, r0
 8005466:	617b      	str	r3, [r7, #20]
 8005468:	e013      	b.n	8005492 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800546a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800546c:	2b00      	cmp	r3, #0
 800546e:	d110      	bne.n	8005492 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005472:	b29a      	uxth	r2, r3
 8005474:	f107 0314 	add.w	r3, r7, #20
 8005478:	9301      	str	r3, [sp, #4]
 800547a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800547c:	9300      	str	r3, [sp, #0]
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	f001 f874 	bl	8006570 <xTaskCreate>
 8005488:	4603      	mov	r3, r0
 800548a:	2b01      	cmp	r3, #1
 800548c:	d001      	beq.n	8005492 <osThreadNew+0x146>
          hTask = NULL;
 800548e:	2300      	movs	r3, #0
 8005490:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005492:	697b      	ldr	r3, [r7, #20]
}
 8005494:	4618      	mov	r0, r3
 8005496:	3738      	adds	r7, #56	; 0x38
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	20000200 	.word	0x20000200

080054a0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b086      	sub	sp, #24
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054a8:	f3ef 8305 	mrs	r3, IPSR
 80054ac:	613b      	str	r3, [r7, #16]
  return(result);
 80054ae:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d10f      	bne.n	80054d4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054b4:	f3ef 8310 	mrs	r3, PRIMASK
 80054b8:	60fb      	str	r3, [r7, #12]
  return(result);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d109      	bne.n	80054d4 <osDelay+0x34>
 80054c0:	4b0d      	ldr	r3, [pc, #52]	; (80054f8 <osDelay+0x58>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2b02      	cmp	r3, #2
 80054c6:	d109      	bne.n	80054dc <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80054c8:	f3ef 8311 	mrs	r3, BASEPRI
 80054cc:	60bb      	str	r3, [r7, #8]
  return(result);
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d003      	beq.n	80054dc <osDelay+0x3c>
    stat = osErrorISR;
 80054d4:	f06f 0305 	mvn.w	r3, #5
 80054d8:	617b      	str	r3, [r7, #20]
 80054da:	e007      	b.n	80054ec <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80054dc:	2300      	movs	r3, #0
 80054de:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d002      	beq.n	80054ec <osDelay+0x4c>
      vTaskDelay(ticks);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f001 f996 	bl	8006818 <vTaskDelay>
    }
  }

  return (stat);
 80054ec:	697b      	ldr	r3, [r7, #20]
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3718      	adds	r7, #24
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	20000200 	.word	0x20000200

080054fc <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b08c      	sub	sp, #48	; 0x30
 8005500:	af02      	add	r7, sp, #8
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8005508:	2300      	movs	r3, #0
 800550a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800550c:	f3ef 8305 	mrs	r3, IPSR
 8005510:	61bb      	str	r3, [r7, #24]
  return(result);
 8005512:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8005514:	2b00      	cmp	r3, #0
 8005516:	f040 8086 	bne.w	8005626 <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800551a:	f3ef 8310 	mrs	r3, PRIMASK
 800551e:	617b      	str	r3, [r7, #20]
  return(result);
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d17f      	bne.n	8005626 <osSemaphoreNew+0x12a>
 8005526:	4b42      	ldr	r3, [pc, #264]	; (8005630 <osSemaphoreNew+0x134>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	2b02      	cmp	r3, #2
 800552c:	d105      	bne.n	800553a <osSemaphoreNew+0x3e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800552e:	f3ef 8311 	mrs	r3, BASEPRI
 8005532:	613b      	str	r3, [r7, #16]
  return(result);
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d175      	bne.n	8005626 <osSemaphoreNew+0x12a>
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d072      	beq.n	8005626 <osSemaphoreNew+0x12a>
 8005540:	68ba      	ldr	r2, [r7, #8]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	429a      	cmp	r2, r3
 8005546:	d86e      	bhi.n	8005626 <osSemaphoreNew+0x12a>
    mem = -1;
 8005548:	f04f 33ff 	mov.w	r3, #4294967295
 800554c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d015      	beq.n	8005580 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d006      	beq.n	800556a <osSemaphoreNew+0x6e>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	2b4f      	cmp	r3, #79	; 0x4f
 8005562:	d902      	bls.n	800556a <osSemaphoreNew+0x6e>
        mem = 1;
 8005564:	2301      	movs	r3, #1
 8005566:	623b      	str	r3, [r7, #32]
 8005568:	e00c      	b.n	8005584 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d108      	bne.n	8005584 <osSemaphoreNew+0x88>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d104      	bne.n	8005584 <osSemaphoreNew+0x88>
          mem = 0;
 800557a:	2300      	movs	r3, #0
 800557c:	623b      	str	r3, [r7, #32]
 800557e:	e001      	b.n	8005584 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8005580:	2300      	movs	r3, #0
 8005582:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8005584:	6a3b      	ldr	r3, [r7, #32]
 8005586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800558a:	d04c      	beq.n	8005626 <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2b01      	cmp	r3, #1
 8005590:	d128      	bne.n	80055e4 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 8005592:	6a3b      	ldr	r3, [r7, #32]
 8005594:	2b01      	cmp	r3, #1
 8005596:	d10a      	bne.n	80055ae <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	2203      	movs	r2, #3
 800559e:	9200      	str	r2, [sp, #0]
 80055a0:	2200      	movs	r2, #0
 80055a2:	2100      	movs	r1, #0
 80055a4:	2001      	movs	r0, #1
 80055a6:	f000 fa15 	bl	80059d4 <xQueueGenericCreateStatic>
 80055aa:	6278      	str	r0, [r7, #36]	; 0x24
 80055ac:	e005      	b.n	80055ba <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 80055ae:	2203      	movs	r2, #3
 80055b0:	2100      	movs	r1, #0
 80055b2:	2001      	movs	r0, #1
 80055b4:	f000 fa85 	bl	8005ac2 <xQueueGenericCreate>
 80055b8:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80055ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d022      	beq.n	8005606 <osSemaphoreNew+0x10a>
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d01f      	beq.n	8005606 <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80055c6:	2300      	movs	r3, #0
 80055c8:	2200      	movs	r2, #0
 80055ca:	2100      	movs	r1, #0
 80055cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80055ce:	f000 fb43 	bl	8005c58 <xQueueGenericSend>
 80055d2:	4603      	mov	r3, r0
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d016      	beq.n	8005606 <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 80055d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80055da:	f000 fdb3 	bl	8006144 <vQueueDelete>
            hSemaphore = NULL;
 80055de:	2300      	movs	r3, #0
 80055e0:	627b      	str	r3, [r7, #36]	; 0x24
 80055e2:	e010      	b.n	8005606 <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 80055e4:	6a3b      	ldr	r3, [r7, #32]
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d108      	bne.n	80055fc <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	461a      	mov	r2, r3
 80055f0:	68b9      	ldr	r1, [r7, #8]
 80055f2:	68f8      	ldr	r0, [r7, #12]
 80055f4:	f000 fac6 	bl	8005b84 <xQueueCreateCountingSemaphoreStatic>
 80055f8:	6278      	str	r0, [r7, #36]	; 0x24
 80055fa:	e004      	b.n	8005606 <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80055fc:	68b9      	ldr	r1, [r7, #8]
 80055fe:	68f8      	ldr	r0, [r7, #12]
 8005600:	f000 faf7 	bl	8005bf2 <xQueueCreateCountingSemaphore>
 8005604:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8005606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005608:	2b00      	cmp	r3, #0
 800560a:	d00c      	beq.n	8005626 <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d003      	beq.n	800561a <osSemaphoreNew+0x11e>
          name = attr->name;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	61fb      	str	r3, [r7, #28]
 8005618:	e001      	b.n	800561e <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 800561a:	2300      	movs	r3, #0
 800561c:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800561e:	69f9      	ldr	r1, [r7, #28]
 8005620:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005622:	f000 fec3 	bl	80063ac <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8005626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005628:	4618      	mov	r0, r3
 800562a:	3728      	adds	r7, #40	; 0x28
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}
 8005630:	20000200 	.word	0x20000200

08005634 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005634:	b580      	push	{r7, lr}
 8005636:	b08c      	sub	sp, #48	; 0x30
 8005638:	af02      	add	r7, sp, #8
 800563a:	60f8      	str	r0, [r7, #12]
 800563c:	60b9      	str	r1, [r7, #8]
 800563e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005640:	2300      	movs	r3, #0
 8005642:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005644:	f3ef 8305 	mrs	r3, IPSR
 8005648:	61bb      	str	r3, [r7, #24]
  return(result);
 800564a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800564c:	2b00      	cmp	r3, #0
 800564e:	d16f      	bne.n	8005730 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005650:	f3ef 8310 	mrs	r3, PRIMASK
 8005654:	617b      	str	r3, [r7, #20]
  return(result);
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d169      	bne.n	8005730 <osMessageQueueNew+0xfc>
 800565c:	4b37      	ldr	r3, [pc, #220]	; (800573c <osMessageQueueNew+0x108>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2b02      	cmp	r3, #2
 8005662:	d105      	bne.n	8005670 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005664:	f3ef 8311 	mrs	r3, BASEPRI
 8005668:	613b      	str	r3, [r7, #16]
  return(result);
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d15f      	bne.n	8005730 <osMessageQueueNew+0xfc>
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d05c      	beq.n	8005730 <osMessageQueueNew+0xfc>
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d059      	beq.n	8005730 <osMessageQueueNew+0xfc>
    mem = -1;
 800567c:	f04f 33ff 	mov.w	r3, #4294967295
 8005680:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d029      	beq.n	80056dc <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d012      	beq.n	80056b6 <osMessageQueueNew+0x82>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	2b4f      	cmp	r3, #79	; 0x4f
 8005696:	d90e      	bls.n	80056b6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00a      	beq.n	80056b6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	695a      	ldr	r2, [r3, #20]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	68b9      	ldr	r1, [r7, #8]
 80056a8:	fb01 f303 	mul.w	r3, r1, r3
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d302      	bcc.n	80056b6 <osMessageQueueNew+0x82>
        mem = 1;
 80056b0:	2301      	movs	r3, #1
 80056b2:	623b      	str	r3, [r7, #32]
 80056b4:	e014      	b.n	80056e0 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d110      	bne.n	80056e0 <osMessageQueueNew+0xac>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d10c      	bne.n	80056e0 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d108      	bne.n	80056e0 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	695b      	ldr	r3, [r3, #20]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d104      	bne.n	80056e0 <osMessageQueueNew+0xac>
          mem = 0;
 80056d6:	2300      	movs	r3, #0
 80056d8:	623b      	str	r3, [r7, #32]
 80056da:	e001      	b.n	80056e0 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 80056dc:	2300      	movs	r3, #0
 80056de:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80056e0:	6a3b      	ldr	r3, [r7, #32]
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d10b      	bne.n	80056fe <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	691a      	ldr	r2, [r3, #16]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	2100      	movs	r1, #0
 80056f0:	9100      	str	r1, [sp, #0]
 80056f2:	68b9      	ldr	r1, [r7, #8]
 80056f4:	68f8      	ldr	r0, [r7, #12]
 80056f6:	f000 f96d 	bl	80059d4 <xQueueGenericCreateStatic>
 80056fa:	6278      	str	r0, [r7, #36]	; 0x24
 80056fc:	e008      	b.n	8005710 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 80056fe:	6a3b      	ldr	r3, [r7, #32]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d105      	bne.n	8005710 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8005704:	2200      	movs	r2, #0
 8005706:	68b9      	ldr	r1, [r7, #8]
 8005708:	68f8      	ldr	r0, [r7, #12]
 800570a:	f000 f9da 	bl	8005ac2 <xQueueGenericCreate>
 800570e:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005712:	2b00      	cmp	r3, #0
 8005714:	d00c      	beq.n	8005730 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d003      	beq.n	8005724 <osMessageQueueNew+0xf0>
        name = attr->name;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	61fb      	str	r3, [r7, #28]
 8005722:	e001      	b.n	8005728 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8005724:	2300      	movs	r3, #0
 8005726:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8005728:	69f9      	ldr	r1, [r7, #28]
 800572a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800572c:	f000 fe3e 	bl	80063ac <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005732:	4618      	mov	r0, r3
 8005734:	3728      	adds	r7, #40	; 0x28
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	20000200 	.word	0x20000200

08005740 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005740:	b480      	push	{r7}
 8005742:	b085      	sub	sp, #20
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	4a06      	ldr	r2, [pc, #24]	; (8005768 <vApplicationGetIdleTaskMemory+0x28>)
 8005750:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	4a05      	ldr	r2, [pc, #20]	; (800576c <vApplicationGetIdleTaskMemory+0x2c>)
 8005756:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2280      	movs	r2, #128	; 0x80
 800575c:	601a      	str	r2, [r3, #0]
}
 800575e:	bf00      	nop
 8005760:	3714      	adds	r7, #20
 8005762:	46bd      	mov	sp, r7
 8005764:	bc80      	pop	{r7}
 8005766:	4770      	bx	lr
 8005768:	20000204 	.word	0x20000204
 800576c:	200002c0 	.word	0x200002c0

08005770 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005770:	b480      	push	{r7}
 8005772:	b085      	sub	sp, #20
 8005774:	af00      	add	r7, sp, #0
 8005776:	60f8      	str	r0, [r7, #12]
 8005778:	60b9      	str	r1, [r7, #8]
 800577a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	4a07      	ldr	r2, [pc, #28]	; (800579c <vApplicationGetTimerTaskMemory+0x2c>)
 8005780:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	4a06      	ldr	r2, [pc, #24]	; (80057a0 <vApplicationGetTimerTaskMemory+0x30>)
 8005786:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800578e:	601a      	str	r2, [r3, #0]
}
 8005790:	bf00      	nop
 8005792:	3714      	adds	r7, #20
 8005794:	46bd      	mov	sp, r7
 8005796:	bc80      	pop	{r7}
 8005798:	4770      	bx	lr
 800579a:	bf00      	nop
 800579c:	200004c0 	.word	0x200004c0
 80057a0:	2000057c 	.word	0x2000057c

080057a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80057a4:	b480      	push	{r7}
 80057a6:	b083      	sub	sp, #12
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f103 0208 	add.w	r2, r3, #8
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f04f 32ff 	mov.w	r2, #4294967295
 80057bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f103 0208 	add.w	r2, r3, #8
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f103 0208 	add.w	r2, r3, #8
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2200      	movs	r2, #0
 80057d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80057d8:	bf00      	nop
 80057da:	370c      	adds	r7, #12
 80057dc:	46bd      	mov	sp, r7
 80057de:	bc80      	pop	{r7}
 80057e0:	4770      	bx	lr

080057e2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80057e2:	b480      	push	{r7}
 80057e4:	b083      	sub	sp, #12
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80057f0:	bf00      	nop
 80057f2:	370c      	adds	r7, #12
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bc80      	pop	{r7}
 80057f8:	4770      	bx	lr

080057fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057fa:	b480      	push	{r7}
 80057fc:	b085      	sub	sp, #20
 80057fe:	af00      	add	r7, sp, #0
 8005800:	6078      	str	r0, [r7, #4]
 8005802:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	68fa      	ldr	r2, [r7, #12]
 800580e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	689a      	ldr	r2, [r3, #8]
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	683a      	ldr	r2, [r7, #0]
 800581e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	683a      	ldr	r2, [r7, #0]
 8005824:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	1c5a      	adds	r2, r3, #1
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	601a      	str	r2, [r3, #0]
}
 8005836:	bf00      	nop
 8005838:	3714      	adds	r7, #20
 800583a:	46bd      	mov	sp, r7
 800583c:	bc80      	pop	{r7}
 800583e:	4770      	bx	lr

08005840 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005840:	b480      	push	{r7}
 8005842:	b085      	sub	sp, #20
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005856:	d103      	bne.n	8005860 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	691b      	ldr	r3, [r3, #16]
 800585c:	60fb      	str	r3, [r7, #12]
 800585e:	e00c      	b.n	800587a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	3308      	adds	r3, #8
 8005864:	60fb      	str	r3, [r7, #12]
 8005866:	e002      	b.n	800586e <vListInsert+0x2e>
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	60fb      	str	r3, [r7, #12]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68ba      	ldr	r2, [r7, #8]
 8005876:	429a      	cmp	r2, r3
 8005878:	d2f6      	bcs.n	8005868 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	685a      	ldr	r2, [r3, #4]
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	683a      	ldr	r2, [r7, #0]
 8005888:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	68fa      	ldr	r2, [r7, #12]
 800588e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	683a      	ldr	r2, [r7, #0]
 8005894:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	1c5a      	adds	r2, r3, #1
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	601a      	str	r2, [r3, #0]
}
 80058a6:	bf00      	nop
 80058a8:	3714      	adds	r7, #20
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bc80      	pop	{r7}
 80058ae:	4770      	bx	lr

080058b0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80058b0:	b480      	push	{r7}
 80058b2:	b085      	sub	sp, #20
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	691b      	ldr	r3, [r3, #16]
 80058bc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	6892      	ldr	r2, [r2, #8]
 80058c6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	6852      	ldr	r2, [r2, #4]
 80058d0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	429a      	cmp	r2, r3
 80058da:	d103      	bne.n	80058e4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	689a      	ldr	r2, [r3, #8]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	1e5a      	subs	r2, r3, #1
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3714      	adds	r7, #20
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bc80      	pop	{r7}
 8005900:	4770      	bx	lr
	...

08005904 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d10a      	bne.n	800592e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800591c:	f383 8811 	msr	BASEPRI, r3
 8005920:	f3bf 8f6f 	isb	sy
 8005924:	f3bf 8f4f 	dsb	sy
 8005928:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800592a:	bf00      	nop
 800592c:	e7fe      	b.n	800592c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800592e:	f002 f915 	bl	8007b5c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800593a:	68f9      	ldr	r1, [r7, #12]
 800593c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800593e:	fb01 f303 	mul.w	r3, r1, r3
 8005942:	441a      	add	r2, r3
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800595e:	3b01      	subs	r3, #1
 8005960:	68f9      	ldr	r1, [r7, #12]
 8005962:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005964:	fb01 f303 	mul.w	r3, r1, r3
 8005968:	441a      	add	r2, r3
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	22ff      	movs	r2, #255	; 0xff
 8005972:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	22ff      	movs	r2, #255	; 0xff
 800597a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d114      	bne.n	80059ae <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d01a      	beq.n	80059c2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	3310      	adds	r3, #16
 8005990:	4618      	mov	r0, r3
 8005992:	f001 fa37 	bl	8006e04 <xTaskRemoveFromEventList>
 8005996:	4603      	mov	r3, r0
 8005998:	2b00      	cmp	r3, #0
 800599a:	d012      	beq.n	80059c2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800599c:	4b0c      	ldr	r3, [pc, #48]	; (80059d0 <xQueueGenericReset+0xcc>)
 800599e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059a2:	601a      	str	r2, [r3, #0]
 80059a4:	f3bf 8f4f 	dsb	sy
 80059a8:	f3bf 8f6f 	isb	sy
 80059ac:	e009      	b.n	80059c2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	3310      	adds	r3, #16
 80059b2:	4618      	mov	r0, r3
 80059b4:	f7ff fef6 	bl	80057a4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	3324      	adds	r3, #36	; 0x24
 80059bc:	4618      	mov	r0, r3
 80059be:	f7ff fef1 	bl	80057a4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80059c2:	f002 f8fb 	bl	8007bbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80059c6:	2301      	movs	r3, #1
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3710      	adds	r7, #16
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	e000ed04 	.word	0xe000ed04

080059d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b08e      	sub	sp, #56	; 0x38
 80059d8:	af02      	add	r7, sp, #8
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]
 80059e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d10a      	bne.n	80059fe <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80059e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ec:	f383 8811 	msr	BASEPRI, r3
 80059f0:	f3bf 8f6f 	isb	sy
 80059f4:	f3bf 8f4f 	dsb	sy
 80059f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80059fa:	bf00      	nop
 80059fc:	e7fe      	b.n	80059fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10a      	bne.n	8005a1a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a08:	f383 8811 	msr	BASEPRI, r3
 8005a0c:	f3bf 8f6f 	isb	sy
 8005a10:	f3bf 8f4f 	dsb	sy
 8005a14:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005a16:	bf00      	nop
 8005a18:	e7fe      	b.n	8005a18 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d002      	beq.n	8005a26 <xQueueGenericCreateStatic+0x52>
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d001      	beq.n	8005a2a <xQueueGenericCreateStatic+0x56>
 8005a26:	2301      	movs	r3, #1
 8005a28:	e000      	b.n	8005a2c <xQueueGenericCreateStatic+0x58>
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d10a      	bne.n	8005a46 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a34:	f383 8811 	msr	BASEPRI, r3
 8005a38:	f3bf 8f6f 	isb	sy
 8005a3c:	f3bf 8f4f 	dsb	sy
 8005a40:	623b      	str	r3, [r7, #32]
}
 8005a42:	bf00      	nop
 8005a44:	e7fe      	b.n	8005a44 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d102      	bne.n	8005a52 <xQueueGenericCreateStatic+0x7e>
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d101      	bne.n	8005a56 <xQueueGenericCreateStatic+0x82>
 8005a52:	2301      	movs	r3, #1
 8005a54:	e000      	b.n	8005a58 <xQueueGenericCreateStatic+0x84>
 8005a56:	2300      	movs	r3, #0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d10a      	bne.n	8005a72 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a60:	f383 8811 	msr	BASEPRI, r3
 8005a64:	f3bf 8f6f 	isb	sy
 8005a68:	f3bf 8f4f 	dsb	sy
 8005a6c:	61fb      	str	r3, [r7, #28]
}
 8005a6e:	bf00      	nop
 8005a70:	e7fe      	b.n	8005a70 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005a72:	2350      	movs	r3, #80	; 0x50
 8005a74:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	2b50      	cmp	r3, #80	; 0x50
 8005a7a:	d00a      	beq.n	8005a92 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a80:	f383 8811 	msr	BASEPRI, r3
 8005a84:	f3bf 8f6f 	isb	sy
 8005a88:	f3bf 8f4f 	dsb	sy
 8005a8c:	61bb      	str	r3, [r7, #24]
}
 8005a8e:	bf00      	nop
 8005a90:	e7fe      	b.n	8005a90 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d00d      	beq.n	8005ab8 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005aa4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aaa:	9300      	str	r3, [sp, #0]
 8005aac:	4613      	mov	r3, r2
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	68b9      	ldr	r1, [r7, #8]
 8005ab2:	68f8      	ldr	r0, [r7, #12]
 8005ab4:	f000 f843 	bl	8005b3e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3730      	adds	r7, #48	; 0x30
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b08a      	sub	sp, #40	; 0x28
 8005ac6:	af02      	add	r7, sp, #8
 8005ac8:	60f8      	str	r0, [r7, #12]
 8005aca:	60b9      	str	r1, [r7, #8]
 8005acc:	4613      	mov	r3, r2
 8005ace:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d10a      	bne.n	8005aec <xQueueGenericCreate+0x2a>
	__asm volatile
 8005ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ada:	f383 8811 	msr	BASEPRI, r3
 8005ade:	f3bf 8f6f 	isb	sy
 8005ae2:	f3bf 8f4f 	dsb	sy
 8005ae6:	613b      	str	r3, [r7, #16]
}
 8005ae8:	bf00      	nop
 8005aea:	e7fe      	b.n	8005aea <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d102      	bne.n	8005af8 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8005af2:	2300      	movs	r3, #0
 8005af4:	61fb      	str	r3, [r7, #28]
 8005af6:	e004      	b.n	8005b02 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	68ba      	ldr	r2, [r7, #8]
 8005afc:	fb02 f303 	mul.w	r3, r2, r3
 8005b00:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	3350      	adds	r3, #80	; 0x50
 8005b06:	4618      	mov	r0, r3
 8005b08:	f002 f928 	bl	8007d5c <pvPortMalloc>
 8005b0c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00f      	beq.n	8005b34 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8005b14:	69bb      	ldr	r3, [r7, #24]
 8005b16:	3350      	adds	r3, #80	; 0x50
 8005b18:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005b22:	79fa      	ldrb	r2, [r7, #7]
 8005b24:	69bb      	ldr	r3, [r7, #24]
 8005b26:	9300      	str	r3, [sp, #0]
 8005b28:	4613      	mov	r3, r2
 8005b2a:	697a      	ldr	r2, [r7, #20]
 8005b2c:	68b9      	ldr	r1, [r7, #8]
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f000 f805 	bl	8005b3e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005b34:	69bb      	ldr	r3, [r7, #24]
	}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3720      	adds	r7, #32
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}

08005b3e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005b3e:	b580      	push	{r7, lr}
 8005b40:	b084      	sub	sp, #16
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	60f8      	str	r0, [r7, #12]
 8005b46:	60b9      	str	r1, [r7, #8]
 8005b48:	607a      	str	r2, [r7, #4]
 8005b4a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d103      	bne.n	8005b5a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005b52:	69bb      	ldr	r3, [r7, #24]
 8005b54:	69ba      	ldr	r2, [r7, #24]
 8005b56:	601a      	str	r2, [r3, #0]
 8005b58:	e002      	b.n	8005b60 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	68fa      	ldr	r2, [r7, #12]
 8005b64:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005b66:	69bb      	ldr	r3, [r7, #24]
 8005b68:	68ba      	ldr	r2, [r7, #8]
 8005b6a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005b6c:	2101      	movs	r1, #1
 8005b6e:	69b8      	ldr	r0, [r7, #24]
 8005b70:	f7ff fec8 	bl	8005904 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	78fa      	ldrb	r2, [r7, #3]
 8005b78:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005b7c:	bf00      	nop
 8005b7e:	3710      	adds	r7, #16
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b08a      	sub	sp, #40	; 0x28
 8005b88:	af02      	add	r7, sp, #8
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	60b9      	str	r1, [r7, #8]
 8005b8e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d10a      	bne.n	8005bac <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8005b96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b9a:	f383 8811 	msr	BASEPRI, r3
 8005b9e:	f3bf 8f6f 	isb	sy
 8005ba2:	f3bf 8f4f 	dsb	sy
 8005ba6:	61bb      	str	r3, [r7, #24]
}
 8005ba8:	bf00      	nop
 8005baa:	e7fe      	b.n	8005baa <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005bac:	68ba      	ldr	r2, [r7, #8]
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	429a      	cmp	r2, r3
 8005bb2:	d90a      	bls.n	8005bca <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8005bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bb8:	f383 8811 	msr	BASEPRI, r3
 8005bbc:	f3bf 8f6f 	isb	sy
 8005bc0:	f3bf 8f4f 	dsb	sy
 8005bc4:	617b      	str	r3, [r7, #20]
}
 8005bc6:	bf00      	nop
 8005bc8:	e7fe      	b.n	8005bc8 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005bca:	2302      	movs	r3, #2
 8005bcc:	9300      	str	r3, [sp, #0]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	2100      	movs	r1, #0
 8005bd4:	68f8      	ldr	r0, [r7, #12]
 8005bd6:	f7ff fefd 	bl	80059d4 <xQueueGenericCreateStatic>
 8005bda:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8005bdc:	69fb      	ldr	r3, [r7, #28]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d002      	beq.n	8005be8 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005be2:	69fb      	ldr	r3, [r7, #28]
 8005be4:	68ba      	ldr	r2, [r7, #8]
 8005be6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005be8:	69fb      	ldr	r3, [r7, #28]
	}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3720      	adds	r7, #32
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}

08005bf2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005bf2:	b580      	push	{r7, lr}
 8005bf4:	b086      	sub	sp, #24
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
 8005bfa:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d10a      	bne.n	8005c18 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8005c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c06:	f383 8811 	msr	BASEPRI, r3
 8005c0a:	f3bf 8f6f 	isb	sy
 8005c0e:	f3bf 8f4f 	dsb	sy
 8005c12:	613b      	str	r3, [r7, #16]
}
 8005c14:	bf00      	nop
 8005c16:	e7fe      	b.n	8005c16 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005c18:	683a      	ldr	r2, [r7, #0]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	d90a      	bls.n	8005c36 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8005c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c24:	f383 8811 	msr	BASEPRI, r3
 8005c28:	f3bf 8f6f 	isb	sy
 8005c2c:	f3bf 8f4f 	dsb	sy
 8005c30:	60fb      	str	r3, [r7, #12]
}
 8005c32:	bf00      	nop
 8005c34:	e7fe      	b.n	8005c34 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005c36:	2202      	movs	r2, #2
 8005c38:	2100      	movs	r1, #0
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f7ff ff41 	bl	8005ac2 <xQueueGenericCreate>
 8005c40:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d002      	beq.n	8005c4e <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	683a      	ldr	r2, [r7, #0]
 8005c4c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005c4e:	697b      	ldr	r3, [r7, #20]
	}
 8005c50:	4618      	mov	r0, r3
 8005c52:	3718      	adds	r7, #24
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b08e      	sub	sp, #56	; 0x38
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	60b9      	str	r1, [r7, #8]
 8005c62:	607a      	str	r2, [r7, #4]
 8005c64:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005c66:	2300      	movs	r3, #0
 8005c68:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d10a      	bne.n	8005c8a <xQueueGenericSend+0x32>
	__asm volatile
 8005c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c78:	f383 8811 	msr	BASEPRI, r3
 8005c7c:	f3bf 8f6f 	isb	sy
 8005c80:	f3bf 8f4f 	dsb	sy
 8005c84:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005c86:	bf00      	nop
 8005c88:	e7fe      	b.n	8005c88 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d103      	bne.n	8005c98 <xQueueGenericSend+0x40>
 8005c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d101      	bne.n	8005c9c <xQueueGenericSend+0x44>
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e000      	b.n	8005c9e <xQueueGenericSend+0x46>
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d10a      	bne.n	8005cb8 <xQueueGenericSend+0x60>
	__asm volatile
 8005ca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca6:	f383 8811 	msr	BASEPRI, r3
 8005caa:	f3bf 8f6f 	isb	sy
 8005cae:	f3bf 8f4f 	dsb	sy
 8005cb2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005cb4:	bf00      	nop
 8005cb6:	e7fe      	b.n	8005cb6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	2b02      	cmp	r3, #2
 8005cbc:	d103      	bne.n	8005cc6 <xQueueGenericSend+0x6e>
 8005cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d101      	bne.n	8005cca <xQueueGenericSend+0x72>
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e000      	b.n	8005ccc <xQueueGenericSend+0x74>
 8005cca:	2300      	movs	r3, #0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d10a      	bne.n	8005ce6 <xQueueGenericSend+0x8e>
	__asm volatile
 8005cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cd4:	f383 8811 	msr	BASEPRI, r3
 8005cd8:	f3bf 8f6f 	isb	sy
 8005cdc:	f3bf 8f4f 	dsb	sy
 8005ce0:	623b      	str	r3, [r7, #32]
}
 8005ce2:	bf00      	nop
 8005ce4:	e7fe      	b.n	8005ce4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005ce6:	f001 fa53 	bl	8007190 <xTaskGetSchedulerState>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d102      	bne.n	8005cf6 <xQueueGenericSend+0x9e>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d101      	bne.n	8005cfa <xQueueGenericSend+0xa2>
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e000      	b.n	8005cfc <xQueueGenericSend+0xa4>
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d10a      	bne.n	8005d16 <xQueueGenericSend+0xbe>
	__asm volatile
 8005d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d04:	f383 8811 	msr	BASEPRI, r3
 8005d08:	f3bf 8f6f 	isb	sy
 8005d0c:	f3bf 8f4f 	dsb	sy
 8005d10:	61fb      	str	r3, [r7, #28]
}
 8005d12:	bf00      	nop
 8005d14:	e7fe      	b.n	8005d14 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005d16:	f001 ff21 	bl	8007b5c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d302      	bcc.n	8005d2c <xQueueGenericSend+0xd4>
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	2b02      	cmp	r3, #2
 8005d2a:	d129      	bne.n	8005d80 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005d2c:	683a      	ldr	r2, [r7, #0]
 8005d2e:	68b9      	ldr	r1, [r7, #8]
 8005d30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d32:	f000 fa2a 	bl	800618a <prvCopyDataToQueue>
 8005d36:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d010      	beq.n	8005d62 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d42:	3324      	adds	r3, #36	; 0x24
 8005d44:	4618      	mov	r0, r3
 8005d46:	f001 f85d 	bl	8006e04 <xTaskRemoveFromEventList>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d013      	beq.n	8005d78 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005d50:	4b3f      	ldr	r3, [pc, #252]	; (8005e50 <xQueueGenericSend+0x1f8>)
 8005d52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d56:	601a      	str	r2, [r3, #0]
 8005d58:	f3bf 8f4f 	dsb	sy
 8005d5c:	f3bf 8f6f 	isb	sy
 8005d60:	e00a      	b.n	8005d78 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d007      	beq.n	8005d78 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005d68:	4b39      	ldr	r3, [pc, #228]	; (8005e50 <xQueueGenericSend+0x1f8>)
 8005d6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d6e:	601a      	str	r2, [r3, #0]
 8005d70:	f3bf 8f4f 	dsb	sy
 8005d74:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005d78:	f001 ff20 	bl	8007bbc <vPortExitCritical>
				return pdPASS;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e063      	b.n	8005e48 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d103      	bne.n	8005d8e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005d86:	f001 ff19 	bl	8007bbc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	e05c      	b.n	8005e48 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005d8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d106      	bne.n	8005da2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005d94:	f107 0314 	add.w	r3, r7, #20
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f001 f897 	bl	8006ecc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005da2:	f001 ff0b 	bl	8007bbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005da6:	f000 fddb 	bl	8006960 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005daa:	f001 fed7 	bl	8007b5c <vPortEnterCritical>
 8005dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005db0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005db4:	b25b      	sxtb	r3, r3
 8005db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dba:	d103      	bne.n	8005dc4 <xQueueGenericSend+0x16c>
 8005dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dc6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005dca:	b25b      	sxtb	r3, r3
 8005dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dd0:	d103      	bne.n	8005dda <xQueueGenericSend+0x182>
 8005dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005dda:	f001 feef 	bl	8007bbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005dde:	1d3a      	adds	r2, r7, #4
 8005de0:	f107 0314 	add.w	r3, r7, #20
 8005de4:	4611      	mov	r1, r2
 8005de6:	4618      	mov	r0, r3
 8005de8:	f001 f886 	bl	8006ef8 <xTaskCheckForTimeOut>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d124      	bne.n	8005e3c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005df2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005df4:	f000 fac1 	bl	800637a <prvIsQueueFull>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d018      	beq.n	8005e30 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e00:	3310      	adds	r3, #16
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	4611      	mov	r1, r2
 8005e06:	4618      	mov	r0, r3
 8005e08:	f000 ffac 	bl	8006d64 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005e0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005e0e:	f000 fa4c 	bl	80062aa <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005e12:	f000 fdb3 	bl	800697c <xTaskResumeAll>
 8005e16:	4603      	mov	r3, r0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	f47f af7c 	bne.w	8005d16 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005e1e:	4b0c      	ldr	r3, [pc, #48]	; (8005e50 <xQueueGenericSend+0x1f8>)
 8005e20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e24:	601a      	str	r2, [r3, #0]
 8005e26:	f3bf 8f4f 	dsb	sy
 8005e2a:	f3bf 8f6f 	isb	sy
 8005e2e:	e772      	b.n	8005d16 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005e30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005e32:	f000 fa3a 	bl	80062aa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005e36:	f000 fda1 	bl	800697c <xTaskResumeAll>
 8005e3a:	e76c      	b.n	8005d16 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005e3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005e3e:	f000 fa34 	bl	80062aa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005e42:	f000 fd9b 	bl	800697c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005e46:	2300      	movs	r3, #0
		}
	}
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3738      	adds	r7, #56	; 0x38
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}
 8005e50:	e000ed04 	.word	0xe000ed04

08005e54 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b08e      	sub	sp, #56	; 0x38
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	60f8      	str	r0, [r7, #12]
 8005e5c:	60b9      	str	r1, [r7, #8]
 8005e5e:	607a      	str	r2, [r7, #4]
 8005e60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d10a      	bne.n	8005e82 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e70:	f383 8811 	msr	BASEPRI, r3
 8005e74:	f3bf 8f6f 	isb	sy
 8005e78:	f3bf 8f4f 	dsb	sy
 8005e7c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005e7e:	bf00      	nop
 8005e80:	e7fe      	b.n	8005e80 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d103      	bne.n	8005e90 <xQueueGenericSendFromISR+0x3c>
 8005e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d101      	bne.n	8005e94 <xQueueGenericSendFromISR+0x40>
 8005e90:	2301      	movs	r3, #1
 8005e92:	e000      	b.n	8005e96 <xQueueGenericSendFromISR+0x42>
 8005e94:	2300      	movs	r3, #0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d10a      	bne.n	8005eb0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e9e:	f383 8811 	msr	BASEPRI, r3
 8005ea2:	f3bf 8f6f 	isb	sy
 8005ea6:	f3bf 8f4f 	dsb	sy
 8005eaa:	623b      	str	r3, [r7, #32]
}
 8005eac:	bf00      	nop
 8005eae:	e7fe      	b.n	8005eae <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	2b02      	cmp	r3, #2
 8005eb4:	d103      	bne.n	8005ebe <xQueueGenericSendFromISR+0x6a>
 8005eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eba:	2b01      	cmp	r3, #1
 8005ebc:	d101      	bne.n	8005ec2 <xQueueGenericSendFromISR+0x6e>
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e000      	b.n	8005ec4 <xQueueGenericSendFromISR+0x70>
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d10a      	bne.n	8005ede <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ecc:	f383 8811 	msr	BASEPRI, r3
 8005ed0:	f3bf 8f6f 	isb	sy
 8005ed4:	f3bf 8f4f 	dsb	sy
 8005ed8:	61fb      	str	r3, [r7, #28]
}
 8005eda:	bf00      	nop
 8005edc:	e7fe      	b.n	8005edc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005ede:	f001 feff 	bl	8007ce0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005ee2:	f3ef 8211 	mrs	r2, BASEPRI
 8005ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eea:	f383 8811 	msr	BASEPRI, r3
 8005eee:	f3bf 8f6f 	isb	sy
 8005ef2:	f3bf 8f4f 	dsb	sy
 8005ef6:	61ba      	str	r2, [r7, #24]
 8005ef8:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005efa:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005efc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d302      	bcc.n	8005f10 <xQueueGenericSendFromISR+0xbc>
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	2b02      	cmp	r3, #2
 8005f0e:	d12c      	bne.n	8005f6a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005f16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005f1a:	683a      	ldr	r2, [r7, #0]
 8005f1c:	68b9      	ldr	r1, [r7, #8]
 8005f1e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005f20:	f000 f933 	bl	800618a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005f24:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8005f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f2c:	d112      	bne.n	8005f54 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d016      	beq.n	8005f64 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f38:	3324      	adds	r3, #36	; 0x24
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f000 ff62 	bl	8006e04 <xTaskRemoveFromEventList>
 8005f40:	4603      	mov	r3, r0
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d00e      	beq.n	8005f64 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00b      	beq.n	8005f64 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	601a      	str	r2, [r3, #0]
 8005f52:	e007      	b.n	8005f64 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005f54:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005f58:	3301      	adds	r3, #1
 8005f5a:	b2db      	uxtb	r3, r3
 8005f5c:	b25a      	sxtb	r2, r3
 8005f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005f64:	2301      	movs	r3, #1
 8005f66:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8005f68:	e001      	b.n	8005f6e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	637b      	str	r3, [r7, #52]	; 0x34
 8005f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f70:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005f78:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005f7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3738      	adds	r7, #56	; 0x38
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b08c      	sub	sp, #48	; 0x30
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005f90:	2300      	movs	r3, #0
 8005f92:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d10a      	bne.n	8005fb4 <xQueueReceive+0x30>
	__asm volatile
 8005f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fa2:	f383 8811 	msr	BASEPRI, r3
 8005fa6:	f3bf 8f6f 	isb	sy
 8005faa:	f3bf 8f4f 	dsb	sy
 8005fae:	623b      	str	r3, [r7, #32]
}
 8005fb0:	bf00      	nop
 8005fb2:	e7fe      	b.n	8005fb2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d103      	bne.n	8005fc2 <xQueueReceive+0x3e>
 8005fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <xQueueReceive+0x42>
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e000      	b.n	8005fc8 <xQueueReceive+0x44>
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d10a      	bne.n	8005fe2 <xQueueReceive+0x5e>
	__asm volatile
 8005fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fd0:	f383 8811 	msr	BASEPRI, r3
 8005fd4:	f3bf 8f6f 	isb	sy
 8005fd8:	f3bf 8f4f 	dsb	sy
 8005fdc:	61fb      	str	r3, [r7, #28]
}
 8005fde:	bf00      	nop
 8005fe0:	e7fe      	b.n	8005fe0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005fe2:	f001 f8d5 	bl	8007190 <xTaskGetSchedulerState>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d102      	bne.n	8005ff2 <xQueueReceive+0x6e>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d101      	bne.n	8005ff6 <xQueueReceive+0x72>
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e000      	b.n	8005ff8 <xQueueReceive+0x74>
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d10a      	bne.n	8006012 <xQueueReceive+0x8e>
	__asm volatile
 8005ffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006000:	f383 8811 	msr	BASEPRI, r3
 8006004:	f3bf 8f6f 	isb	sy
 8006008:	f3bf 8f4f 	dsb	sy
 800600c:	61bb      	str	r3, [r7, #24]
}
 800600e:	bf00      	nop
 8006010:	e7fe      	b.n	8006010 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8006012:	f001 fda3 	bl	8007b5c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800601a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800601c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800601e:	2b00      	cmp	r3, #0
 8006020:	d01f      	beq.n	8006062 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006022:	68b9      	ldr	r1, [r7, #8]
 8006024:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006026:	f000 f91a 	bl	800625e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800602a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800602c:	1e5a      	subs	r2, r3, #1
 800602e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006030:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006034:	691b      	ldr	r3, [r3, #16]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d00f      	beq.n	800605a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800603a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800603c:	3310      	adds	r3, #16
 800603e:	4618      	mov	r0, r3
 8006040:	f000 fee0 	bl	8006e04 <xTaskRemoveFromEventList>
 8006044:	4603      	mov	r3, r0
 8006046:	2b00      	cmp	r3, #0
 8006048:	d007      	beq.n	800605a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800604a:	4b3d      	ldr	r3, [pc, #244]	; (8006140 <xQueueReceive+0x1bc>)
 800604c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006050:	601a      	str	r2, [r3, #0]
 8006052:	f3bf 8f4f 	dsb	sy
 8006056:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800605a:	f001 fdaf 	bl	8007bbc <vPortExitCritical>
				return pdPASS;
 800605e:	2301      	movs	r3, #1
 8006060:	e069      	b.n	8006136 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d103      	bne.n	8006070 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006068:	f001 fda8 	bl	8007bbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800606c:	2300      	movs	r3, #0
 800606e:	e062      	b.n	8006136 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006072:	2b00      	cmp	r3, #0
 8006074:	d106      	bne.n	8006084 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006076:	f107 0310 	add.w	r3, r7, #16
 800607a:	4618      	mov	r0, r3
 800607c:	f000 ff26 	bl	8006ecc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006080:	2301      	movs	r3, #1
 8006082:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006084:	f001 fd9a 	bl	8007bbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006088:	f000 fc6a 	bl	8006960 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800608c:	f001 fd66 	bl	8007b5c <vPortEnterCritical>
 8006090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006092:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006096:	b25b      	sxtb	r3, r3
 8006098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800609c:	d103      	bne.n	80060a6 <xQueueReceive+0x122>
 800609e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060a0:	2200      	movs	r2, #0
 80060a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80060ac:	b25b      	sxtb	r3, r3
 80060ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060b2:	d103      	bne.n	80060bc <xQueueReceive+0x138>
 80060b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80060bc:	f001 fd7e 	bl	8007bbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80060c0:	1d3a      	adds	r2, r7, #4
 80060c2:	f107 0310 	add.w	r3, r7, #16
 80060c6:	4611      	mov	r1, r2
 80060c8:	4618      	mov	r0, r3
 80060ca:	f000 ff15 	bl	8006ef8 <xTaskCheckForTimeOut>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d123      	bne.n	800611c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80060d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060d6:	f000 f93a 	bl	800634e <prvIsQueueEmpty>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d017      	beq.n	8006110 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80060e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060e2:	3324      	adds	r3, #36	; 0x24
 80060e4:	687a      	ldr	r2, [r7, #4]
 80060e6:	4611      	mov	r1, r2
 80060e8:	4618      	mov	r0, r3
 80060ea:	f000 fe3b 	bl	8006d64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80060ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060f0:	f000 f8db 	bl	80062aa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80060f4:	f000 fc42 	bl	800697c <xTaskResumeAll>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d189      	bne.n	8006012 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80060fe:	4b10      	ldr	r3, [pc, #64]	; (8006140 <xQueueReceive+0x1bc>)
 8006100:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006104:	601a      	str	r2, [r3, #0]
 8006106:	f3bf 8f4f 	dsb	sy
 800610a:	f3bf 8f6f 	isb	sy
 800610e:	e780      	b.n	8006012 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006110:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006112:	f000 f8ca 	bl	80062aa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006116:	f000 fc31 	bl	800697c <xTaskResumeAll>
 800611a:	e77a      	b.n	8006012 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800611c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800611e:	f000 f8c4 	bl	80062aa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006122:	f000 fc2b 	bl	800697c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006126:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006128:	f000 f911 	bl	800634e <prvIsQueueEmpty>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	f43f af6f 	beq.w	8006012 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006134:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006136:	4618      	mov	r0, r3
 8006138:	3730      	adds	r7, #48	; 0x30
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
 800613e:	bf00      	nop
 8006140:	e000ed04 	.word	0xe000ed04

08006144 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b084      	sub	sp, #16
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d10a      	bne.n	800616c <vQueueDelete+0x28>
	__asm volatile
 8006156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800615a:	f383 8811 	msr	BASEPRI, r3
 800615e:	f3bf 8f6f 	isb	sy
 8006162:	f3bf 8f4f 	dsb	sy
 8006166:	60bb      	str	r3, [r7, #8]
}
 8006168:	bf00      	nop
 800616a:	e7fe      	b.n	800616a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800616c:	68f8      	ldr	r0, [r7, #12]
 800616e:	f000 f945 	bl	80063fc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006178:	2b00      	cmp	r3, #0
 800617a:	d102      	bne.n	8006182 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800617c:	68f8      	ldr	r0, [r7, #12]
 800617e:	f001 feb1 	bl	8007ee4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006182:	bf00      	nop
 8006184:	3710      	adds	r7, #16
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}

0800618a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800618a:	b580      	push	{r7, lr}
 800618c:	b086      	sub	sp, #24
 800618e:	af00      	add	r7, sp, #0
 8006190:	60f8      	str	r0, [r7, #12]
 8006192:	60b9      	str	r1, [r7, #8]
 8006194:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006196:	2300      	movs	r3, #0
 8006198:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800619e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d10d      	bne.n	80061c4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d14d      	bne.n	800624c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	4618      	mov	r0, r3
 80061b6:	f001 f809 	bl	80071cc <xTaskPriorityDisinherit>
 80061ba:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2200      	movs	r2, #0
 80061c0:	605a      	str	r2, [r3, #4]
 80061c2:	e043      	b.n	800624c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d119      	bne.n	80061fe <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6898      	ldr	r0, [r3, #8]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d2:	461a      	mov	r2, r3
 80061d4:	68b9      	ldr	r1, [r7, #8]
 80061d6:	f002 f8c0 	bl	800835a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	689a      	ldr	r2, [r3, #8]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e2:	441a      	add	r2, r3
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	689a      	ldr	r2, [r3, #8]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d32b      	bcc.n	800624c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	609a      	str	r2, [r3, #8]
 80061fc:	e026      	b.n	800624c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	68d8      	ldr	r0, [r3, #12]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006206:	461a      	mov	r2, r3
 8006208:	68b9      	ldr	r1, [r7, #8]
 800620a:	f002 f8a6 	bl	800835a <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	68da      	ldr	r2, [r3, #12]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006216:	425b      	negs	r3, r3
 8006218:	441a      	add	r2, r3
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	68da      	ldr	r2, [r3, #12]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	429a      	cmp	r2, r3
 8006228:	d207      	bcs.n	800623a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	685a      	ldr	r2, [r3, #4]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006232:	425b      	negs	r3, r3
 8006234:	441a      	add	r2, r3
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2b02      	cmp	r3, #2
 800623e:	d105      	bne.n	800624c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d002      	beq.n	800624c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	3b01      	subs	r3, #1
 800624a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	1c5a      	adds	r2, r3, #1
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006254:	697b      	ldr	r3, [r7, #20]
}
 8006256:	4618      	mov	r0, r3
 8006258:	3718      	adds	r7, #24
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}

0800625e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800625e:	b580      	push	{r7, lr}
 8006260:	b082      	sub	sp, #8
 8006262:	af00      	add	r7, sp, #0
 8006264:	6078      	str	r0, [r7, #4]
 8006266:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800626c:	2b00      	cmp	r3, #0
 800626e:	d018      	beq.n	80062a2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	68da      	ldr	r2, [r3, #12]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006278:	441a      	add	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	68da      	ldr	r2, [r3, #12]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	429a      	cmp	r2, r3
 8006288:	d303      	bcc.n	8006292 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	68d9      	ldr	r1, [r3, #12]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800629a:	461a      	mov	r2, r3
 800629c:	6838      	ldr	r0, [r7, #0]
 800629e:	f002 f85c 	bl	800835a <memcpy>
	}
}
 80062a2:	bf00      	nop
 80062a4:	3708      	adds	r7, #8
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}

080062aa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80062aa:	b580      	push	{r7, lr}
 80062ac:	b084      	sub	sp, #16
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80062b2:	f001 fc53 	bl	8007b5c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80062bc:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80062be:	e011      	b.n	80062e4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d012      	beq.n	80062ee <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	3324      	adds	r3, #36	; 0x24
 80062cc:	4618      	mov	r0, r3
 80062ce:	f000 fd99 	bl	8006e04 <xTaskRemoveFromEventList>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d001      	beq.n	80062dc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80062d8:	f000 fe70 	bl	8006fbc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80062dc:	7bfb      	ldrb	r3, [r7, #15]
 80062de:	3b01      	subs	r3, #1
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80062e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	dce9      	bgt.n	80062c0 <prvUnlockQueue+0x16>
 80062ec:	e000      	b.n	80062f0 <prvUnlockQueue+0x46>
					break;
 80062ee:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	22ff      	movs	r2, #255	; 0xff
 80062f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80062f8:	f001 fc60 	bl	8007bbc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80062fc:	f001 fc2e 	bl	8007b5c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006306:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006308:	e011      	b.n	800632e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d012      	beq.n	8006338 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	3310      	adds	r3, #16
 8006316:	4618      	mov	r0, r3
 8006318:	f000 fd74 	bl	8006e04 <xTaskRemoveFromEventList>
 800631c:	4603      	mov	r3, r0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d001      	beq.n	8006326 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006322:	f000 fe4b 	bl	8006fbc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006326:	7bbb      	ldrb	r3, [r7, #14]
 8006328:	3b01      	subs	r3, #1
 800632a:	b2db      	uxtb	r3, r3
 800632c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800632e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006332:	2b00      	cmp	r3, #0
 8006334:	dce9      	bgt.n	800630a <prvUnlockQueue+0x60>
 8006336:	e000      	b.n	800633a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006338:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	22ff      	movs	r2, #255	; 0xff
 800633e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006342:	f001 fc3b 	bl	8007bbc <vPortExitCritical>
}
 8006346:	bf00      	nop
 8006348:	3710      	adds	r7, #16
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}

0800634e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800634e:	b580      	push	{r7, lr}
 8006350:	b084      	sub	sp, #16
 8006352:	af00      	add	r7, sp, #0
 8006354:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006356:	f001 fc01 	bl	8007b5c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800635e:	2b00      	cmp	r3, #0
 8006360:	d102      	bne.n	8006368 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006362:	2301      	movs	r3, #1
 8006364:	60fb      	str	r3, [r7, #12]
 8006366:	e001      	b.n	800636c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006368:	2300      	movs	r3, #0
 800636a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800636c:	f001 fc26 	bl	8007bbc <vPortExitCritical>

	return xReturn;
 8006370:	68fb      	ldr	r3, [r7, #12]
}
 8006372:	4618      	mov	r0, r3
 8006374:	3710      	adds	r7, #16
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}

0800637a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800637a:	b580      	push	{r7, lr}
 800637c:	b084      	sub	sp, #16
 800637e:	af00      	add	r7, sp, #0
 8006380:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006382:	f001 fbeb 	bl	8007b5c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800638e:	429a      	cmp	r2, r3
 8006390:	d102      	bne.n	8006398 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006392:	2301      	movs	r3, #1
 8006394:	60fb      	str	r3, [r7, #12]
 8006396:	e001      	b.n	800639c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006398:	2300      	movs	r3, #0
 800639a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800639c:	f001 fc0e 	bl	8007bbc <vPortExitCritical>

	return xReturn;
 80063a0:	68fb      	ldr	r3, [r7, #12]
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3710      	adds	r7, #16
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
	...

080063ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80063ac:	b480      	push	{r7}
 80063ae:	b085      	sub	sp, #20
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80063b6:	2300      	movs	r3, #0
 80063b8:	60fb      	str	r3, [r7, #12]
 80063ba:	e014      	b.n	80063e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80063bc:	4a0e      	ldr	r2, [pc, #56]	; (80063f8 <vQueueAddToRegistry+0x4c>)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d10b      	bne.n	80063e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80063c8:	490b      	ldr	r1, [pc, #44]	; (80063f8 <vQueueAddToRegistry+0x4c>)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	683a      	ldr	r2, [r7, #0]
 80063ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80063d2:	4a09      	ldr	r2, [pc, #36]	; (80063f8 <vQueueAddToRegistry+0x4c>)
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	00db      	lsls	r3, r3, #3
 80063d8:	4413      	add	r3, r2
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80063de:	e006      	b.n	80063ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	3301      	adds	r3, #1
 80063e4:	60fb      	str	r3, [r7, #12]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2b07      	cmp	r3, #7
 80063ea:	d9e7      	bls.n	80063bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80063ec:	bf00      	nop
 80063ee:	bf00      	nop
 80063f0:	3714      	adds	r7, #20
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bc80      	pop	{r7}
 80063f6:	4770      	bx	lr
 80063f8:	20003ad8 	.word	0x20003ad8

080063fc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80063fc:	b480      	push	{r7}
 80063fe:	b085      	sub	sp, #20
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006404:	2300      	movs	r3, #0
 8006406:	60fb      	str	r3, [r7, #12]
 8006408:	e016      	b.n	8006438 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800640a:	4a10      	ldr	r2, [pc, #64]	; (800644c <vQueueUnregisterQueue+0x50>)
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	00db      	lsls	r3, r3, #3
 8006410:	4413      	add	r3, r2
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	429a      	cmp	r2, r3
 8006418:	d10b      	bne.n	8006432 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800641a:	4a0c      	ldr	r2, [pc, #48]	; (800644c <vQueueUnregisterQueue+0x50>)
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2100      	movs	r1, #0
 8006420:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006424:	4a09      	ldr	r2, [pc, #36]	; (800644c <vQueueUnregisterQueue+0x50>)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	00db      	lsls	r3, r3, #3
 800642a:	4413      	add	r3, r2
 800642c:	2200      	movs	r2, #0
 800642e:	605a      	str	r2, [r3, #4]
				break;
 8006430:	e006      	b.n	8006440 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	3301      	adds	r3, #1
 8006436:	60fb      	str	r3, [r7, #12]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2b07      	cmp	r3, #7
 800643c:	d9e5      	bls.n	800640a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800643e:	bf00      	nop
 8006440:	bf00      	nop
 8006442:	3714      	adds	r7, #20
 8006444:	46bd      	mov	sp, r7
 8006446:	bc80      	pop	{r7}
 8006448:	4770      	bx	lr
 800644a:	bf00      	nop
 800644c:	20003ad8 	.word	0x20003ad8

08006450 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006450:	b580      	push	{r7, lr}
 8006452:	b086      	sub	sp, #24
 8006454:	af00      	add	r7, sp, #0
 8006456:	60f8      	str	r0, [r7, #12]
 8006458:	60b9      	str	r1, [r7, #8]
 800645a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006460:	f001 fb7c 	bl	8007b5c <vPortEnterCritical>
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800646a:	b25b      	sxtb	r3, r3
 800646c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006470:	d103      	bne.n	800647a <vQueueWaitForMessageRestricted+0x2a>
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	2200      	movs	r2, #0
 8006476:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006480:	b25b      	sxtb	r3, r3
 8006482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006486:	d103      	bne.n	8006490 <vQueueWaitForMessageRestricted+0x40>
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006490:	f001 fb94 	bl	8007bbc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006498:	2b00      	cmp	r3, #0
 800649a:	d106      	bne.n	80064aa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	3324      	adds	r3, #36	; 0x24
 80064a0:	687a      	ldr	r2, [r7, #4]
 80064a2:	68b9      	ldr	r1, [r7, #8]
 80064a4:	4618      	mov	r0, r3
 80064a6:	f000 fc81 	bl	8006dac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80064aa:	6978      	ldr	r0, [r7, #20]
 80064ac:	f7ff fefd 	bl	80062aa <prvUnlockQueue>
	}
 80064b0:	bf00      	nop
 80064b2:	3718      	adds	r7, #24
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b08e      	sub	sp, #56	; 0x38
 80064bc:	af04      	add	r7, sp, #16
 80064be:	60f8      	str	r0, [r7, #12]
 80064c0:	60b9      	str	r1, [r7, #8]
 80064c2:	607a      	str	r2, [r7, #4]
 80064c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80064c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d10a      	bne.n	80064e2 <xTaskCreateStatic+0x2a>
	__asm volatile
 80064cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064d0:	f383 8811 	msr	BASEPRI, r3
 80064d4:	f3bf 8f6f 	isb	sy
 80064d8:	f3bf 8f4f 	dsb	sy
 80064dc:	623b      	str	r3, [r7, #32]
}
 80064de:	bf00      	nop
 80064e0:	e7fe      	b.n	80064e0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80064e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d10a      	bne.n	80064fe <xTaskCreateStatic+0x46>
	__asm volatile
 80064e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ec:	f383 8811 	msr	BASEPRI, r3
 80064f0:	f3bf 8f6f 	isb	sy
 80064f4:	f3bf 8f4f 	dsb	sy
 80064f8:	61fb      	str	r3, [r7, #28]
}
 80064fa:	bf00      	nop
 80064fc:	e7fe      	b.n	80064fc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80064fe:	23bc      	movs	r3, #188	; 0xbc
 8006500:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	2bbc      	cmp	r3, #188	; 0xbc
 8006506:	d00a      	beq.n	800651e <xTaskCreateStatic+0x66>
	__asm volatile
 8006508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800650c:	f383 8811 	msr	BASEPRI, r3
 8006510:	f3bf 8f6f 	isb	sy
 8006514:	f3bf 8f4f 	dsb	sy
 8006518:	61bb      	str	r3, [r7, #24]
}
 800651a:	bf00      	nop
 800651c:	e7fe      	b.n	800651c <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800651e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006520:	2b00      	cmp	r3, #0
 8006522:	d01e      	beq.n	8006562 <xTaskCreateStatic+0xaa>
 8006524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006526:	2b00      	cmp	r3, #0
 8006528:	d01b      	beq.n	8006562 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800652a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800652c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800652e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006530:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006532:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006536:	2202      	movs	r2, #2
 8006538:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800653c:	2300      	movs	r3, #0
 800653e:	9303      	str	r3, [sp, #12]
 8006540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006542:	9302      	str	r3, [sp, #8]
 8006544:	f107 0314 	add.w	r3, r7, #20
 8006548:	9301      	str	r3, [sp, #4]
 800654a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800654c:	9300      	str	r3, [sp, #0]
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	687a      	ldr	r2, [r7, #4]
 8006552:	68b9      	ldr	r1, [r7, #8]
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	f000 f851 	bl	80065fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800655a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800655c:	f000 f8ec 	bl	8006738 <prvAddNewTaskToReadyList>
 8006560:	e001      	b.n	8006566 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8006562:	2300      	movs	r3, #0
 8006564:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006566:	697b      	ldr	r3, [r7, #20]
	}
 8006568:	4618      	mov	r0, r3
 800656a:	3728      	adds	r7, #40	; 0x28
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}

08006570 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006570:	b580      	push	{r7, lr}
 8006572:	b08c      	sub	sp, #48	; 0x30
 8006574:	af04      	add	r7, sp, #16
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	603b      	str	r3, [r7, #0]
 800657c:	4613      	mov	r3, r2
 800657e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006580:	88fb      	ldrh	r3, [r7, #6]
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	4618      	mov	r0, r3
 8006586:	f001 fbe9 	bl	8007d5c <pvPortMalloc>
 800658a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00e      	beq.n	80065b0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006592:	20bc      	movs	r0, #188	; 0xbc
 8006594:	f001 fbe2 	bl	8007d5c <pvPortMalloc>
 8006598:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800659a:	69fb      	ldr	r3, [r7, #28]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d003      	beq.n	80065a8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	697a      	ldr	r2, [r7, #20]
 80065a4:	631a      	str	r2, [r3, #48]	; 0x30
 80065a6:	e005      	b.n	80065b4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80065a8:	6978      	ldr	r0, [r7, #20]
 80065aa:	f001 fc9b 	bl	8007ee4 <vPortFree>
 80065ae:	e001      	b.n	80065b4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80065b0:	2300      	movs	r3, #0
 80065b2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80065b4:	69fb      	ldr	r3, [r7, #28]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d017      	beq.n	80065ea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80065ba:	69fb      	ldr	r3, [r7, #28]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80065c2:	88fa      	ldrh	r2, [r7, #6]
 80065c4:	2300      	movs	r3, #0
 80065c6:	9303      	str	r3, [sp, #12]
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	9302      	str	r3, [sp, #8]
 80065cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065ce:	9301      	str	r3, [sp, #4]
 80065d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065d2:	9300      	str	r3, [sp, #0]
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	68b9      	ldr	r1, [r7, #8]
 80065d8:	68f8      	ldr	r0, [r7, #12]
 80065da:	f000 f80f 	bl	80065fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80065de:	69f8      	ldr	r0, [r7, #28]
 80065e0:	f000 f8aa 	bl	8006738 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80065e4:	2301      	movs	r3, #1
 80065e6:	61bb      	str	r3, [r7, #24]
 80065e8:	e002      	b.n	80065f0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80065ea:	f04f 33ff 	mov.w	r3, #4294967295
 80065ee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80065f0:	69bb      	ldr	r3, [r7, #24]
	}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3720      	adds	r7, #32
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bd80      	pop	{r7, pc}
	...

080065fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b088      	sub	sp, #32
 8006600:	af00      	add	r7, sp, #0
 8006602:	60f8      	str	r0, [r7, #12]
 8006604:	60b9      	str	r1, [r7, #8]
 8006606:	607a      	str	r2, [r7, #4]
 8006608:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800660a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800660c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	009b      	lsls	r3, r3, #2
 8006612:	461a      	mov	r2, r3
 8006614:	21a5      	movs	r1, #165	; 0xa5
 8006616:	f001 feae 	bl	8008376 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800661a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800661c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006624:	3b01      	subs	r3, #1
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	4413      	add	r3, r2
 800662a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800662c:	69bb      	ldr	r3, [r7, #24]
 800662e:	f023 0307 	bic.w	r3, r3, #7
 8006632:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006634:	69bb      	ldr	r3, [r7, #24]
 8006636:	f003 0307 	and.w	r3, r3, #7
 800663a:	2b00      	cmp	r3, #0
 800663c:	d00a      	beq.n	8006654 <prvInitialiseNewTask+0x58>
	__asm volatile
 800663e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006642:	f383 8811 	msr	BASEPRI, r3
 8006646:	f3bf 8f6f 	isb	sy
 800664a:	f3bf 8f4f 	dsb	sy
 800664e:	617b      	str	r3, [r7, #20]
}
 8006650:	bf00      	nop
 8006652:	e7fe      	b.n	8006652 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006654:	2300      	movs	r3, #0
 8006656:	61fb      	str	r3, [r7, #28]
 8006658:	e012      	b.n	8006680 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800665a:	68ba      	ldr	r2, [r7, #8]
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	4413      	add	r3, r2
 8006660:	7819      	ldrb	r1, [r3, #0]
 8006662:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006664:	69fb      	ldr	r3, [r7, #28]
 8006666:	4413      	add	r3, r2
 8006668:	3334      	adds	r3, #52	; 0x34
 800666a:	460a      	mov	r2, r1
 800666c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800666e:	68ba      	ldr	r2, [r7, #8]
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	4413      	add	r3, r2
 8006674:	781b      	ldrb	r3, [r3, #0]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d006      	beq.n	8006688 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800667a:	69fb      	ldr	r3, [r7, #28]
 800667c:	3301      	adds	r3, #1
 800667e:	61fb      	str	r3, [r7, #28]
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	2b0f      	cmp	r3, #15
 8006684:	d9e9      	bls.n	800665a <prvInitialiseNewTask+0x5e>
 8006686:	e000      	b.n	800668a <prvInitialiseNewTask+0x8e>
		{
			break;
 8006688:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800668a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800668c:	2200      	movs	r2, #0
 800668e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006694:	2b37      	cmp	r3, #55	; 0x37
 8006696:	d901      	bls.n	800669c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006698:	2337      	movs	r3, #55	; 0x37
 800669a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800669c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800669e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80066a0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80066a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80066a6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80066a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066aa:	2200      	movs	r2, #0
 80066ac:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80066ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b0:	3304      	adds	r3, #4
 80066b2:	4618      	mov	r0, r3
 80066b4:	f7ff f895 	bl	80057e2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80066b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ba:	3318      	adds	r3, #24
 80066bc:	4618      	mov	r0, r3
 80066be:	f7ff f890 	bl	80057e2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80066c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066c6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ca:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80066ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066d0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80066d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066d6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80066d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066da:	2200      	movs	r2, #0
 80066dc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80066e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066e2:	2200      	movs	r2, #0
 80066e4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80066e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ea:	3354      	adds	r3, #84	; 0x54
 80066ec:	2260      	movs	r2, #96	; 0x60
 80066ee:	2100      	movs	r1, #0
 80066f0:	4618      	mov	r0, r3
 80066f2:	f001 fe40 	bl	8008376 <memset>
 80066f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066f8:	4a0c      	ldr	r2, [pc, #48]	; (800672c <prvInitialiseNewTask+0x130>)
 80066fa:	659a      	str	r2, [r3, #88]	; 0x58
 80066fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066fe:	4a0c      	ldr	r2, [pc, #48]	; (8006730 <prvInitialiseNewTask+0x134>)
 8006700:	65da      	str	r2, [r3, #92]	; 0x5c
 8006702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006704:	4a0b      	ldr	r2, [pc, #44]	; (8006734 <prvInitialiseNewTask+0x138>)
 8006706:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006708:	683a      	ldr	r2, [r7, #0]
 800670a:	68f9      	ldr	r1, [r7, #12]
 800670c:	69b8      	ldr	r0, [r7, #24]
 800670e:	f001 f931 	bl	8007974 <pxPortInitialiseStack>
 8006712:	4602      	mov	r2, r0
 8006714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006716:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800671a:	2b00      	cmp	r3, #0
 800671c:	d002      	beq.n	8006724 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800671e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006720:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006722:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006724:	bf00      	nop
 8006726:	3720      	adds	r7, #32
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}
 800672c:	0800cdf8 	.word	0x0800cdf8
 8006730:	0800ce18 	.word	0x0800ce18
 8006734:	0800cdd8 	.word	0x0800cdd8

08006738 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b082      	sub	sp, #8
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006740:	f001 fa0c 	bl	8007b5c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006744:	4b2d      	ldr	r3, [pc, #180]	; (80067fc <prvAddNewTaskToReadyList+0xc4>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	3301      	adds	r3, #1
 800674a:	4a2c      	ldr	r2, [pc, #176]	; (80067fc <prvAddNewTaskToReadyList+0xc4>)
 800674c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800674e:	4b2c      	ldr	r3, [pc, #176]	; (8006800 <prvAddNewTaskToReadyList+0xc8>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d109      	bne.n	800676a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006756:	4a2a      	ldr	r2, [pc, #168]	; (8006800 <prvAddNewTaskToReadyList+0xc8>)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800675c:	4b27      	ldr	r3, [pc, #156]	; (80067fc <prvAddNewTaskToReadyList+0xc4>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2b01      	cmp	r3, #1
 8006762:	d110      	bne.n	8006786 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006764:	f000 fc4e 	bl	8007004 <prvInitialiseTaskLists>
 8006768:	e00d      	b.n	8006786 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800676a:	4b26      	ldr	r3, [pc, #152]	; (8006804 <prvAddNewTaskToReadyList+0xcc>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d109      	bne.n	8006786 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006772:	4b23      	ldr	r3, [pc, #140]	; (8006800 <prvAddNewTaskToReadyList+0xc8>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800677c:	429a      	cmp	r2, r3
 800677e:	d802      	bhi.n	8006786 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006780:	4a1f      	ldr	r2, [pc, #124]	; (8006800 <prvAddNewTaskToReadyList+0xc8>)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006786:	4b20      	ldr	r3, [pc, #128]	; (8006808 <prvAddNewTaskToReadyList+0xd0>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	3301      	adds	r3, #1
 800678c:	4a1e      	ldr	r2, [pc, #120]	; (8006808 <prvAddNewTaskToReadyList+0xd0>)
 800678e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006790:	4b1d      	ldr	r3, [pc, #116]	; (8006808 <prvAddNewTaskToReadyList+0xd0>)
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800679c:	4b1b      	ldr	r3, [pc, #108]	; (800680c <prvAddNewTaskToReadyList+0xd4>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d903      	bls.n	80067ac <prvAddNewTaskToReadyList+0x74>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067a8:	4a18      	ldr	r2, [pc, #96]	; (800680c <prvAddNewTaskToReadyList+0xd4>)
 80067aa:	6013      	str	r3, [r2, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067b0:	4613      	mov	r3, r2
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	4413      	add	r3, r2
 80067b6:	009b      	lsls	r3, r3, #2
 80067b8:	4a15      	ldr	r2, [pc, #84]	; (8006810 <prvAddNewTaskToReadyList+0xd8>)
 80067ba:	441a      	add	r2, r3
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	3304      	adds	r3, #4
 80067c0:	4619      	mov	r1, r3
 80067c2:	4610      	mov	r0, r2
 80067c4:	f7ff f819 	bl	80057fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80067c8:	f001 f9f8 	bl	8007bbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80067cc:	4b0d      	ldr	r3, [pc, #52]	; (8006804 <prvAddNewTaskToReadyList+0xcc>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d00e      	beq.n	80067f2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80067d4:	4b0a      	ldr	r3, [pc, #40]	; (8006800 <prvAddNewTaskToReadyList+0xc8>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067de:	429a      	cmp	r2, r3
 80067e0:	d207      	bcs.n	80067f2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80067e2:	4b0c      	ldr	r3, [pc, #48]	; (8006814 <prvAddNewTaskToReadyList+0xdc>)
 80067e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067e8:	601a      	str	r2, [r3, #0]
 80067ea:	f3bf 8f4f 	dsb	sy
 80067ee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80067f2:	bf00      	nop
 80067f4:	3708      	adds	r7, #8
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop
 80067fc:	20000e50 	.word	0x20000e50
 8006800:	2000097c 	.word	0x2000097c
 8006804:	20000e5c 	.word	0x20000e5c
 8006808:	20000e6c 	.word	0x20000e6c
 800680c:	20000e58 	.word	0x20000e58
 8006810:	20000980 	.word	0x20000980
 8006814:	e000ed04 	.word	0xe000ed04

08006818 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006818:	b580      	push	{r7, lr}
 800681a:	b084      	sub	sp, #16
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006820:	2300      	movs	r3, #0
 8006822:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d017      	beq.n	800685a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800682a:	4b13      	ldr	r3, [pc, #76]	; (8006878 <vTaskDelay+0x60>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d00a      	beq.n	8006848 <vTaskDelay+0x30>
	__asm volatile
 8006832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006836:	f383 8811 	msr	BASEPRI, r3
 800683a:	f3bf 8f6f 	isb	sy
 800683e:	f3bf 8f4f 	dsb	sy
 8006842:	60bb      	str	r3, [r7, #8]
}
 8006844:	bf00      	nop
 8006846:	e7fe      	b.n	8006846 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006848:	f000 f88a 	bl	8006960 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800684c:	2100      	movs	r1, #0
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f000 fd2a 	bl	80072a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006854:	f000 f892 	bl	800697c <xTaskResumeAll>
 8006858:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d107      	bne.n	8006870 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006860:	4b06      	ldr	r3, [pc, #24]	; (800687c <vTaskDelay+0x64>)
 8006862:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006866:	601a      	str	r2, [r3, #0]
 8006868:	f3bf 8f4f 	dsb	sy
 800686c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006870:	bf00      	nop
 8006872:	3710      	adds	r7, #16
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}
 8006878:	20000e78 	.word	0x20000e78
 800687c:	e000ed04 	.word	0xe000ed04

08006880 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b08a      	sub	sp, #40	; 0x28
 8006884:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006886:	2300      	movs	r3, #0
 8006888:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800688a:	2300      	movs	r3, #0
 800688c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800688e:	463a      	mov	r2, r7
 8006890:	1d39      	adds	r1, r7, #4
 8006892:	f107 0308 	add.w	r3, r7, #8
 8006896:	4618      	mov	r0, r3
 8006898:	f7fe ff52 	bl	8005740 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800689c:	6839      	ldr	r1, [r7, #0]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	68ba      	ldr	r2, [r7, #8]
 80068a2:	9202      	str	r2, [sp, #8]
 80068a4:	9301      	str	r3, [sp, #4]
 80068a6:	2300      	movs	r3, #0
 80068a8:	9300      	str	r3, [sp, #0]
 80068aa:	2300      	movs	r3, #0
 80068ac:	460a      	mov	r2, r1
 80068ae:	4924      	ldr	r1, [pc, #144]	; (8006940 <vTaskStartScheduler+0xc0>)
 80068b0:	4824      	ldr	r0, [pc, #144]	; (8006944 <vTaskStartScheduler+0xc4>)
 80068b2:	f7ff fe01 	bl	80064b8 <xTaskCreateStatic>
 80068b6:	4603      	mov	r3, r0
 80068b8:	4a23      	ldr	r2, [pc, #140]	; (8006948 <vTaskStartScheduler+0xc8>)
 80068ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80068bc:	4b22      	ldr	r3, [pc, #136]	; (8006948 <vTaskStartScheduler+0xc8>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d002      	beq.n	80068ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80068c4:	2301      	movs	r3, #1
 80068c6:	617b      	str	r3, [r7, #20]
 80068c8:	e001      	b.n	80068ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80068ca:	2300      	movs	r3, #0
 80068cc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d102      	bne.n	80068da <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80068d4:	f000 fd3c 	bl	8007350 <xTimerCreateTimerTask>
 80068d8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d11b      	bne.n	8006918 <vTaskStartScheduler+0x98>
	__asm volatile
 80068e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068e4:	f383 8811 	msr	BASEPRI, r3
 80068e8:	f3bf 8f6f 	isb	sy
 80068ec:	f3bf 8f4f 	dsb	sy
 80068f0:	613b      	str	r3, [r7, #16]
}
 80068f2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80068f4:	4b15      	ldr	r3, [pc, #84]	; (800694c <vTaskStartScheduler+0xcc>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	3354      	adds	r3, #84	; 0x54
 80068fa:	4a15      	ldr	r2, [pc, #84]	; (8006950 <vTaskStartScheduler+0xd0>)
 80068fc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80068fe:	4b15      	ldr	r3, [pc, #84]	; (8006954 <vTaskStartScheduler+0xd4>)
 8006900:	f04f 32ff 	mov.w	r2, #4294967295
 8006904:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006906:	4b14      	ldr	r3, [pc, #80]	; (8006958 <vTaskStartScheduler+0xd8>)
 8006908:	2201      	movs	r2, #1
 800690a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800690c:	4b13      	ldr	r3, [pc, #76]	; (800695c <vTaskStartScheduler+0xdc>)
 800690e:	2200      	movs	r2, #0
 8006910:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006912:	f001 f8b1 	bl	8007a78 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006916:	e00e      	b.n	8006936 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800691e:	d10a      	bne.n	8006936 <vTaskStartScheduler+0xb6>
	__asm volatile
 8006920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006924:	f383 8811 	msr	BASEPRI, r3
 8006928:	f3bf 8f6f 	isb	sy
 800692c:	f3bf 8f4f 	dsb	sy
 8006930:	60fb      	str	r3, [r7, #12]
}
 8006932:	bf00      	nop
 8006934:	e7fe      	b.n	8006934 <vTaskStartScheduler+0xb4>
}
 8006936:	bf00      	nop
 8006938:	3718      	adds	r7, #24
 800693a:	46bd      	mov	sp, r7
 800693c:	bd80      	pop	{r7, pc}
 800693e:	bf00      	nop
 8006940:	0800ccfc 	.word	0x0800ccfc
 8006944:	08006fd5 	.word	0x08006fd5
 8006948:	20000e74 	.word	0x20000e74
 800694c:	2000097c 	.word	0x2000097c
 8006950:	2000000c 	.word	0x2000000c
 8006954:	20000e70 	.word	0x20000e70
 8006958:	20000e5c 	.word	0x20000e5c
 800695c:	20000e54 	.word	0x20000e54

08006960 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006960:	b480      	push	{r7}
 8006962:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006964:	4b04      	ldr	r3, [pc, #16]	; (8006978 <vTaskSuspendAll+0x18>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	3301      	adds	r3, #1
 800696a:	4a03      	ldr	r2, [pc, #12]	; (8006978 <vTaskSuspendAll+0x18>)
 800696c:	6013      	str	r3, [r2, #0]
}
 800696e:	bf00      	nop
 8006970:	46bd      	mov	sp, r7
 8006972:	bc80      	pop	{r7}
 8006974:	4770      	bx	lr
 8006976:	bf00      	nop
 8006978:	20000e78 	.word	0x20000e78

0800697c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006982:	2300      	movs	r3, #0
 8006984:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006986:	2300      	movs	r3, #0
 8006988:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800698a:	4b42      	ldr	r3, [pc, #264]	; (8006a94 <xTaskResumeAll+0x118>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d10a      	bne.n	80069a8 <xTaskResumeAll+0x2c>
	__asm volatile
 8006992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006996:	f383 8811 	msr	BASEPRI, r3
 800699a:	f3bf 8f6f 	isb	sy
 800699e:	f3bf 8f4f 	dsb	sy
 80069a2:	603b      	str	r3, [r7, #0]
}
 80069a4:	bf00      	nop
 80069a6:	e7fe      	b.n	80069a6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80069a8:	f001 f8d8 	bl	8007b5c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80069ac:	4b39      	ldr	r3, [pc, #228]	; (8006a94 <xTaskResumeAll+0x118>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	3b01      	subs	r3, #1
 80069b2:	4a38      	ldr	r2, [pc, #224]	; (8006a94 <xTaskResumeAll+0x118>)
 80069b4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069b6:	4b37      	ldr	r3, [pc, #220]	; (8006a94 <xTaskResumeAll+0x118>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d162      	bne.n	8006a84 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80069be:	4b36      	ldr	r3, [pc, #216]	; (8006a98 <xTaskResumeAll+0x11c>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d05e      	beq.n	8006a84 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80069c6:	e02f      	b.n	8006a28 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80069c8:	4b34      	ldr	r3, [pc, #208]	; (8006a9c <xTaskResumeAll+0x120>)
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	68db      	ldr	r3, [r3, #12]
 80069ce:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	3318      	adds	r3, #24
 80069d4:	4618      	mov	r0, r3
 80069d6:	f7fe ff6b 	bl	80058b0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	3304      	adds	r3, #4
 80069de:	4618      	mov	r0, r3
 80069e0:	f7fe ff66 	bl	80058b0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069e8:	4b2d      	ldr	r3, [pc, #180]	; (8006aa0 <xTaskResumeAll+0x124>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	429a      	cmp	r2, r3
 80069ee:	d903      	bls.n	80069f8 <xTaskResumeAll+0x7c>
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069f4:	4a2a      	ldr	r2, [pc, #168]	; (8006aa0 <xTaskResumeAll+0x124>)
 80069f6:	6013      	str	r3, [r2, #0]
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069fc:	4613      	mov	r3, r2
 80069fe:	009b      	lsls	r3, r3, #2
 8006a00:	4413      	add	r3, r2
 8006a02:	009b      	lsls	r3, r3, #2
 8006a04:	4a27      	ldr	r2, [pc, #156]	; (8006aa4 <xTaskResumeAll+0x128>)
 8006a06:	441a      	add	r2, r3
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	3304      	adds	r3, #4
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	4610      	mov	r0, r2
 8006a10:	f7fe fef3 	bl	80057fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a18:	4b23      	ldr	r3, [pc, #140]	; (8006aa8 <xTaskResumeAll+0x12c>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	d302      	bcc.n	8006a28 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006a22:	4b22      	ldr	r3, [pc, #136]	; (8006aac <xTaskResumeAll+0x130>)
 8006a24:	2201      	movs	r2, #1
 8006a26:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a28:	4b1c      	ldr	r3, [pc, #112]	; (8006a9c <xTaskResumeAll+0x120>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1cb      	bne.n	80069c8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d001      	beq.n	8006a3a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006a36:	f000 fb87 	bl	8007148 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006a3a:	4b1d      	ldr	r3, [pc, #116]	; (8006ab0 <xTaskResumeAll+0x134>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d010      	beq.n	8006a68 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006a46:	f000 f845 	bl	8006ad4 <xTaskIncrementTick>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d002      	beq.n	8006a56 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006a50:	4b16      	ldr	r3, [pc, #88]	; (8006aac <xTaskResumeAll+0x130>)
 8006a52:	2201      	movs	r2, #1
 8006a54:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d1f1      	bne.n	8006a46 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8006a62:	4b13      	ldr	r3, [pc, #76]	; (8006ab0 <xTaskResumeAll+0x134>)
 8006a64:	2200      	movs	r2, #0
 8006a66:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006a68:	4b10      	ldr	r3, [pc, #64]	; (8006aac <xTaskResumeAll+0x130>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d009      	beq.n	8006a84 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006a70:	2301      	movs	r3, #1
 8006a72:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006a74:	4b0f      	ldr	r3, [pc, #60]	; (8006ab4 <xTaskResumeAll+0x138>)
 8006a76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a7a:	601a      	str	r2, [r3, #0]
 8006a7c:	f3bf 8f4f 	dsb	sy
 8006a80:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006a84:	f001 f89a 	bl	8007bbc <vPortExitCritical>

	return xAlreadyYielded;
 8006a88:	68bb      	ldr	r3, [r7, #8]
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3710      	adds	r7, #16
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}
 8006a92:	bf00      	nop
 8006a94:	20000e78 	.word	0x20000e78
 8006a98:	20000e50 	.word	0x20000e50
 8006a9c:	20000e10 	.word	0x20000e10
 8006aa0:	20000e58 	.word	0x20000e58
 8006aa4:	20000980 	.word	0x20000980
 8006aa8:	2000097c 	.word	0x2000097c
 8006aac:	20000e64 	.word	0x20000e64
 8006ab0:	20000e60 	.word	0x20000e60
 8006ab4:	e000ed04 	.word	0xe000ed04

08006ab8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b083      	sub	sp, #12
 8006abc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006abe:	4b04      	ldr	r3, [pc, #16]	; (8006ad0 <xTaskGetTickCount+0x18>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006ac4:	687b      	ldr	r3, [r7, #4]
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	370c      	adds	r7, #12
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bc80      	pop	{r7}
 8006ace:	4770      	bx	lr
 8006ad0:	20000e54 	.word	0x20000e54

08006ad4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b086      	sub	sp, #24
 8006ad8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006ada:	2300      	movs	r3, #0
 8006adc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ade:	4b51      	ldr	r3, [pc, #324]	; (8006c24 <xTaskIncrementTick+0x150>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	f040 808e 	bne.w	8006c04 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006ae8:	4b4f      	ldr	r3, [pc, #316]	; (8006c28 <xTaskIncrementTick+0x154>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	3301      	adds	r3, #1
 8006aee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006af0:	4a4d      	ldr	r2, [pc, #308]	; (8006c28 <xTaskIncrementTick+0x154>)
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d120      	bne.n	8006b3e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006afc:	4b4b      	ldr	r3, [pc, #300]	; (8006c2c <xTaskIncrementTick+0x158>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d00a      	beq.n	8006b1c <xTaskIncrementTick+0x48>
	__asm volatile
 8006b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b0a:	f383 8811 	msr	BASEPRI, r3
 8006b0e:	f3bf 8f6f 	isb	sy
 8006b12:	f3bf 8f4f 	dsb	sy
 8006b16:	603b      	str	r3, [r7, #0]
}
 8006b18:	bf00      	nop
 8006b1a:	e7fe      	b.n	8006b1a <xTaskIncrementTick+0x46>
 8006b1c:	4b43      	ldr	r3, [pc, #268]	; (8006c2c <xTaskIncrementTick+0x158>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	60fb      	str	r3, [r7, #12]
 8006b22:	4b43      	ldr	r3, [pc, #268]	; (8006c30 <xTaskIncrementTick+0x15c>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4a41      	ldr	r2, [pc, #260]	; (8006c2c <xTaskIncrementTick+0x158>)
 8006b28:	6013      	str	r3, [r2, #0]
 8006b2a:	4a41      	ldr	r2, [pc, #260]	; (8006c30 <xTaskIncrementTick+0x15c>)
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6013      	str	r3, [r2, #0]
 8006b30:	4b40      	ldr	r3, [pc, #256]	; (8006c34 <xTaskIncrementTick+0x160>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	3301      	adds	r3, #1
 8006b36:	4a3f      	ldr	r2, [pc, #252]	; (8006c34 <xTaskIncrementTick+0x160>)
 8006b38:	6013      	str	r3, [r2, #0]
 8006b3a:	f000 fb05 	bl	8007148 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006b3e:	4b3e      	ldr	r3, [pc, #248]	; (8006c38 <xTaskIncrementTick+0x164>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	693a      	ldr	r2, [r7, #16]
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d34e      	bcc.n	8006be6 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b48:	4b38      	ldr	r3, [pc, #224]	; (8006c2c <xTaskIncrementTick+0x158>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d101      	bne.n	8006b56 <xTaskIncrementTick+0x82>
 8006b52:	2301      	movs	r3, #1
 8006b54:	e000      	b.n	8006b58 <xTaskIncrementTick+0x84>
 8006b56:	2300      	movs	r3, #0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d004      	beq.n	8006b66 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b5c:	4b36      	ldr	r3, [pc, #216]	; (8006c38 <xTaskIncrementTick+0x164>)
 8006b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8006b62:	601a      	str	r2, [r3, #0]
					break;
 8006b64:	e03f      	b.n	8006be6 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006b66:	4b31      	ldr	r3, [pc, #196]	; (8006c2c <xTaskIncrementTick+0x158>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006b76:	693a      	ldr	r2, [r7, #16]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d203      	bcs.n	8006b86 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006b7e:	4a2e      	ldr	r2, [pc, #184]	; (8006c38 <xTaskIncrementTick+0x164>)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6013      	str	r3, [r2, #0]
						break;
 8006b84:	e02f      	b.n	8006be6 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	3304      	adds	r3, #4
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f7fe fe90 	bl	80058b0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d004      	beq.n	8006ba2 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	3318      	adds	r3, #24
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f7fe fe87 	bl	80058b0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ba6:	4b25      	ldr	r3, [pc, #148]	; (8006c3c <xTaskIncrementTick+0x168>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d903      	bls.n	8006bb6 <xTaskIncrementTick+0xe2>
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bb2:	4a22      	ldr	r2, [pc, #136]	; (8006c3c <xTaskIncrementTick+0x168>)
 8006bb4:	6013      	str	r3, [r2, #0]
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bba:	4613      	mov	r3, r2
 8006bbc:	009b      	lsls	r3, r3, #2
 8006bbe:	4413      	add	r3, r2
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	4a1f      	ldr	r2, [pc, #124]	; (8006c40 <xTaskIncrementTick+0x16c>)
 8006bc4:	441a      	add	r2, r3
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	3304      	adds	r3, #4
 8006bca:	4619      	mov	r1, r3
 8006bcc:	4610      	mov	r0, r2
 8006bce:	f7fe fe14 	bl	80057fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bd6:	4b1b      	ldr	r3, [pc, #108]	; (8006c44 <xTaskIncrementTick+0x170>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d3b3      	bcc.n	8006b48 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006be0:	2301      	movs	r3, #1
 8006be2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006be4:	e7b0      	b.n	8006b48 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006be6:	4b17      	ldr	r3, [pc, #92]	; (8006c44 <xTaskIncrementTick+0x170>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bec:	4914      	ldr	r1, [pc, #80]	; (8006c40 <xTaskIncrementTick+0x16c>)
 8006bee:	4613      	mov	r3, r2
 8006bf0:	009b      	lsls	r3, r3, #2
 8006bf2:	4413      	add	r3, r2
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	440b      	add	r3, r1
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d907      	bls.n	8006c0e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	617b      	str	r3, [r7, #20]
 8006c02:	e004      	b.n	8006c0e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006c04:	4b10      	ldr	r3, [pc, #64]	; (8006c48 <xTaskIncrementTick+0x174>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	3301      	adds	r3, #1
 8006c0a:	4a0f      	ldr	r2, [pc, #60]	; (8006c48 <xTaskIncrementTick+0x174>)
 8006c0c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006c0e:	4b0f      	ldr	r3, [pc, #60]	; (8006c4c <xTaskIncrementTick+0x178>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d001      	beq.n	8006c1a <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8006c16:	2301      	movs	r3, #1
 8006c18:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006c1a:	697b      	ldr	r3, [r7, #20]
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3718      	adds	r7, #24
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}
 8006c24:	20000e78 	.word	0x20000e78
 8006c28:	20000e54 	.word	0x20000e54
 8006c2c:	20000e08 	.word	0x20000e08
 8006c30:	20000e0c 	.word	0x20000e0c
 8006c34:	20000e68 	.word	0x20000e68
 8006c38:	20000e70 	.word	0x20000e70
 8006c3c:	20000e58 	.word	0x20000e58
 8006c40:	20000980 	.word	0x20000980
 8006c44:	2000097c 	.word	0x2000097c
 8006c48:	20000e60 	.word	0x20000e60
 8006c4c:	20000e64 	.word	0x20000e64

08006c50 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b086      	sub	sp, #24
 8006c54:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006c56:	4b3d      	ldr	r3, [pc, #244]	; (8006d4c <vTaskSwitchContext+0xfc>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d003      	beq.n	8006c66 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006c5e:	4b3c      	ldr	r3, [pc, #240]	; (8006d50 <vTaskSwitchContext+0x100>)
 8006c60:	2201      	movs	r2, #1
 8006c62:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006c64:	e06d      	b.n	8006d42 <vTaskSwitchContext+0xf2>
		xYieldPending = pdFALSE;
 8006c66:	4b3a      	ldr	r3, [pc, #232]	; (8006d50 <vTaskSwitchContext+0x100>)
 8006c68:	2200      	movs	r2, #0
 8006c6a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8006c6c:	4b39      	ldr	r3, [pc, #228]	; (8006d54 <vTaskSwitchContext+0x104>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c72:	613b      	str	r3, [r7, #16]
 8006c74:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8006c78:	60fb      	str	r3, [r7, #12]
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d111      	bne.n	8006ca8 <vTaskSwitchContext+0x58>
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	3304      	adds	r3, #4
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	68fa      	ldr	r2, [r7, #12]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d10b      	bne.n	8006ca8 <vTaskSwitchContext+0x58>
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	3308      	adds	r3, #8
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	68fa      	ldr	r2, [r7, #12]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d105      	bne.n	8006ca8 <vTaskSwitchContext+0x58>
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	330c      	adds	r3, #12
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	68fa      	ldr	r2, [r7, #12]
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d008      	beq.n	8006cba <vTaskSwitchContext+0x6a>
 8006ca8:	4b2a      	ldr	r3, [pc, #168]	; (8006d54 <vTaskSwitchContext+0x104>)
 8006caa:	681a      	ldr	r2, [r3, #0]
 8006cac:	4b29      	ldr	r3, [pc, #164]	; (8006d54 <vTaskSwitchContext+0x104>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	3334      	adds	r3, #52	; 0x34
 8006cb2:	4619      	mov	r1, r3
 8006cb4:	4610      	mov	r0, r2
 8006cb6:	f7fa fa8f 	bl	80011d8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006cba:	4b27      	ldr	r3, [pc, #156]	; (8006d58 <vTaskSwitchContext+0x108>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	617b      	str	r3, [r7, #20]
 8006cc0:	e010      	b.n	8006ce4 <vTaskSwitchContext+0x94>
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d10a      	bne.n	8006cde <vTaskSwitchContext+0x8e>
	__asm volatile
 8006cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ccc:	f383 8811 	msr	BASEPRI, r3
 8006cd0:	f3bf 8f6f 	isb	sy
 8006cd4:	f3bf 8f4f 	dsb	sy
 8006cd8:	607b      	str	r3, [r7, #4]
}
 8006cda:	bf00      	nop
 8006cdc:	e7fe      	b.n	8006cdc <vTaskSwitchContext+0x8c>
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	3b01      	subs	r3, #1
 8006ce2:	617b      	str	r3, [r7, #20]
 8006ce4:	491d      	ldr	r1, [pc, #116]	; (8006d5c <vTaskSwitchContext+0x10c>)
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	4613      	mov	r3, r2
 8006cea:	009b      	lsls	r3, r3, #2
 8006cec:	4413      	add	r3, r2
 8006cee:	009b      	lsls	r3, r3, #2
 8006cf0:	440b      	add	r3, r1
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d0e4      	beq.n	8006cc2 <vTaskSwitchContext+0x72>
 8006cf8:	697a      	ldr	r2, [r7, #20]
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	4413      	add	r3, r2
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	4a16      	ldr	r2, [pc, #88]	; (8006d5c <vTaskSwitchContext+0x10c>)
 8006d04:	4413      	add	r3, r2
 8006d06:	60bb      	str	r3, [r7, #8]
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	685a      	ldr	r2, [r3, #4]
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	605a      	str	r2, [r3, #4]
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	685a      	ldr	r2, [r3, #4]
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	3308      	adds	r3, #8
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d104      	bne.n	8006d28 <vTaskSwitchContext+0xd8>
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	685a      	ldr	r2, [r3, #4]
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	605a      	str	r2, [r3, #4]
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	68db      	ldr	r3, [r3, #12]
 8006d2e:	4a09      	ldr	r2, [pc, #36]	; (8006d54 <vTaskSwitchContext+0x104>)
 8006d30:	6013      	str	r3, [r2, #0]
 8006d32:	4a09      	ldr	r2, [pc, #36]	; (8006d58 <vTaskSwitchContext+0x108>)
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006d38:	4b06      	ldr	r3, [pc, #24]	; (8006d54 <vTaskSwitchContext+0x104>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	3354      	adds	r3, #84	; 0x54
 8006d3e:	4a08      	ldr	r2, [pc, #32]	; (8006d60 <vTaskSwitchContext+0x110>)
 8006d40:	6013      	str	r3, [r2, #0]
}
 8006d42:	bf00      	nop
 8006d44:	3718      	adds	r7, #24
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
 8006d4a:	bf00      	nop
 8006d4c:	20000e78 	.word	0x20000e78
 8006d50:	20000e64 	.word	0x20000e64
 8006d54:	2000097c 	.word	0x2000097c
 8006d58:	20000e58 	.word	0x20000e58
 8006d5c:	20000980 	.word	0x20000980
 8006d60:	2000000c 	.word	0x2000000c

08006d64 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b084      	sub	sp, #16
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
 8006d6c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d10a      	bne.n	8006d8a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d78:	f383 8811 	msr	BASEPRI, r3
 8006d7c:	f3bf 8f6f 	isb	sy
 8006d80:	f3bf 8f4f 	dsb	sy
 8006d84:	60fb      	str	r3, [r7, #12]
}
 8006d86:	bf00      	nop
 8006d88:	e7fe      	b.n	8006d88 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006d8a:	4b07      	ldr	r3, [pc, #28]	; (8006da8 <vTaskPlaceOnEventList+0x44>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	3318      	adds	r3, #24
 8006d90:	4619      	mov	r1, r3
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f7fe fd54 	bl	8005840 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006d98:	2101      	movs	r1, #1
 8006d9a:	6838      	ldr	r0, [r7, #0]
 8006d9c:	f000 fa84 	bl	80072a8 <prvAddCurrentTaskToDelayedList>
}
 8006da0:	bf00      	nop
 8006da2:	3710      	adds	r7, #16
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}
 8006da8:	2000097c 	.word	0x2000097c

08006dac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b086      	sub	sp, #24
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	60f8      	str	r0, [r7, #12]
 8006db4:	60b9      	str	r1, [r7, #8]
 8006db6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d10a      	bne.n	8006dd4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dc2:	f383 8811 	msr	BASEPRI, r3
 8006dc6:	f3bf 8f6f 	isb	sy
 8006dca:	f3bf 8f4f 	dsb	sy
 8006dce:	617b      	str	r3, [r7, #20]
}
 8006dd0:	bf00      	nop
 8006dd2:	e7fe      	b.n	8006dd2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006dd4:	4b0a      	ldr	r3, [pc, #40]	; (8006e00 <vTaskPlaceOnEventListRestricted+0x54>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	3318      	adds	r3, #24
 8006dda:	4619      	mov	r1, r3
 8006ddc:	68f8      	ldr	r0, [r7, #12]
 8006dde:	f7fe fd0c 	bl	80057fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d002      	beq.n	8006dee <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006de8:	f04f 33ff 	mov.w	r3, #4294967295
 8006dec:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006dee:	6879      	ldr	r1, [r7, #4]
 8006df0:	68b8      	ldr	r0, [r7, #8]
 8006df2:	f000 fa59 	bl	80072a8 <prvAddCurrentTaskToDelayedList>
	}
 8006df6:	bf00      	nop
 8006df8:	3718      	adds	r7, #24
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}
 8006dfe:	bf00      	nop
 8006e00:	2000097c 	.word	0x2000097c

08006e04 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b086      	sub	sp, #24
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d10a      	bne.n	8006e30 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e1e:	f383 8811 	msr	BASEPRI, r3
 8006e22:	f3bf 8f6f 	isb	sy
 8006e26:	f3bf 8f4f 	dsb	sy
 8006e2a:	60fb      	str	r3, [r7, #12]
}
 8006e2c:	bf00      	nop
 8006e2e:	e7fe      	b.n	8006e2e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	3318      	adds	r3, #24
 8006e34:	4618      	mov	r0, r3
 8006e36:	f7fe fd3b 	bl	80058b0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e3a:	4b1e      	ldr	r3, [pc, #120]	; (8006eb4 <xTaskRemoveFromEventList+0xb0>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d11d      	bne.n	8006e7e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	3304      	adds	r3, #4
 8006e46:	4618      	mov	r0, r3
 8006e48:	f7fe fd32 	bl	80058b0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e50:	4b19      	ldr	r3, [pc, #100]	; (8006eb8 <xTaskRemoveFromEventList+0xb4>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d903      	bls.n	8006e60 <xTaskRemoveFromEventList+0x5c>
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e5c:	4a16      	ldr	r2, [pc, #88]	; (8006eb8 <xTaskRemoveFromEventList+0xb4>)
 8006e5e:	6013      	str	r3, [r2, #0]
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e64:	4613      	mov	r3, r2
 8006e66:	009b      	lsls	r3, r3, #2
 8006e68:	4413      	add	r3, r2
 8006e6a:	009b      	lsls	r3, r3, #2
 8006e6c:	4a13      	ldr	r2, [pc, #76]	; (8006ebc <xTaskRemoveFromEventList+0xb8>)
 8006e6e:	441a      	add	r2, r3
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	3304      	adds	r3, #4
 8006e74:	4619      	mov	r1, r3
 8006e76:	4610      	mov	r0, r2
 8006e78:	f7fe fcbf 	bl	80057fa <vListInsertEnd>
 8006e7c:	e005      	b.n	8006e8a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006e7e:	693b      	ldr	r3, [r7, #16]
 8006e80:	3318      	adds	r3, #24
 8006e82:	4619      	mov	r1, r3
 8006e84:	480e      	ldr	r0, [pc, #56]	; (8006ec0 <xTaskRemoveFromEventList+0xbc>)
 8006e86:	f7fe fcb8 	bl	80057fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e8e:	4b0d      	ldr	r3, [pc, #52]	; (8006ec4 <xTaskRemoveFromEventList+0xc0>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d905      	bls.n	8006ea4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006e9c:	4b0a      	ldr	r3, [pc, #40]	; (8006ec8 <xTaskRemoveFromEventList+0xc4>)
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	601a      	str	r2, [r3, #0]
 8006ea2:	e001      	b.n	8006ea8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006ea8:	697b      	ldr	r3, [r7, #20]
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3718      	adds	r7, #24
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}
 8006eb2:	bf00      	nop
 8006eb4:	20000e78 	.word	0x20000e78
 8006eb8:	20000e58 	.word	0x20000e58
 8006ebc:	20000980 	.word	0x20000980
 8006ec0:	20000e10 	.word	0x20000e10
 8006ec4:	2000097c 	.word	0x2000097c
 8006ec8:	20000e64 	.word	0x20000e64

08006ecc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b083      	sub	sp, #12
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006ed4:	4b06      	ldr	r3, [pc, #24]	; (8006ef0 <vTaskInternalSetTimeOutState+0x24>)
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006edc:	4b05      	ldr	r3, [pc, #20]	; (8006ef4 <vTaskInternalSetTimeOutState+0x28>)
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	605a      	str	r2, [r3, #4]
}
 8006ee4:	bf00      	nop
 8006ee6:	370c      	adds	r7, #12
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bc80      	pop	{r7}
 8006eec:	4770      	bx	lr
 8006eee:	bf00      	nop
 8006ef0:	20000e68 	.word	0x20000e68
 8006ef4:	20000e54 	.word	0x20000e54

08006ef8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b088      	sub	sp, #32
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
 8006f00:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d10a      	bne.n	8006f1e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f0c:	f383 8811 	msr	BASEPRI, r3
 8006f10:	f3bf 8f6f 	isb	sy
 8006f14:	f3bf 8f4f 	dsb	sy
 8006f18:	613b      	str	r3, [r7, #16]
}
 8006f1a:	bf00      	nop
 8006f1c:	e7fe      	b.n	8006f1c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d10a      	bne.n	8006f3a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f28:	f383 8811 	msr	BASEPRI, r3
 8006f2c:	f3bf 8f6f 	isb	sy
 8006f30:	f3bf 8f4f 	dsb	sy
 8006f34:	60fb      	str	r3, [r7, #12]
}
 8006f36:	bf00      	nop
 8006f38:	e7fe      	b.n	8006f38 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006f3a:	f000 fe0f 	bl	8007b5c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006f3e:	4b1d      	ldr	r3, [pc, #116]	; (8006fb4 <xTaskCheckForTimeOut+0xbc>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	69ba      	ldr	r2, [r7, #24]
 8006f4a:	1ad3      	subs	r3, r2, r3
 8006f4c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f56:	d102      	bne.n	8006f5e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	61fb      	str	r3, [r7, #28]
 8006f5c:	e023      	b.n	8006fa6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681a      	ldr	r2, [r3, #0]
 8006f62:	4b15      	ldr	r3, [pc, #84]	; (8006fb8 <xTaskCheckForTimeOut+0xc0>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d007      	beq.n	8006f7a <xTaskCheckForTimeOut+0x82>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	69ba      	ldr	r2, [r7, #24]
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d302      	bcc.n	8006f7a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006f74:	2301      	movs	r3, #1
 8006f76:	61fb      	str	r3, [r7, #28]
 8006f78:	e015      	b.n	8006fa6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	697a      	ldr	r2, [r7, #20]
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d20b      	bcs.n	8006f9c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	681a      	ldr	r2, [r3, #0]
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	1ad2      	subs	r2, r2, r3
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f7ff ff9b 	bl	8006ecc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006f96:	2300      	movs	r3, #0
 8006f98:	61fb      	str	r3, [r7, #28]
 8006f9a:	e004      	b.n	8006fa6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006fa6:	f000 fe09 	bl	8007bbc <vPortExitCritical>

	return xReturn;
 8006faa:	69fb      	ldr	r3, [r7, #28]
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	3720      	adds	r7, #32
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}
 8006fb4:	20000e54 	.word	0x20000e54
 8006fb8:	20000e68 	.word	0x20000e68

08006fbc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006fc0:	4b03      	ldr	r3, [pc, #12]	; (8006fd0 <vTaskMissedYield+0x14>)
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	601a      	str	r2, [r3, #0]
}
 8006fc6:	bf00      	nop
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bc80      	pop	{r7}
 8006fcc:	4770      	bx	lr
 8006fce:	bf00      	nop
 8006fd0:	20000e64 	.word	0x20000e64

08006fd4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b082      	sub	sp, #8
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006fdc:	f000 f852 	bl	8007084 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006fe0:	4b06      	ldr	r3, [pc, #24]	; (8006ffc <prvIdleTask+0x28>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d9f9      	bls.n	8006fdc <prvIdleTask+0x8>
			{
				taskYIELD();
 8006fe8:	4b05      	ldr	r3, [pc, #20]	; (8007000 <prvIdleTask+0x2c>)
 8006fea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fee:	601a      	str	r2, [r3, #0]
 8006ff0:	f3bf 8f4f 	dsb	sy
 8006ff4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006ff8:	e7f0      	b.n	8006fdc <prvIdleTask+0x8>
 8006ffa:	bf00      	nop
 8006ffc:	20000980 	.word	0x20000980
 8007000:	e000ed04 	.word	0xe000ed04

08007004 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b082      	sub	sp, #8
 8007008:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800700a:	2300      	movs	r3, #0
 800700c:	607b      	str	r3, [r7, #4]
 800700e:	e00c      	b.n	800702a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007010:	687a      	ldr	r2, [r7, #4]
 8007012:	4613      	mov	r3, r2
 8007014:	009b      	lsls	r3, r3, #2
 8007016:	4413      	add	r3, r2
 8007018:	009b      	lsls	r3, r3, #2
 800701a:	4a12      	ldr	r2, [pc, #72]	; (8007064 <prvInitialiseTaskLists+0x60>)
 800701c:	4413      	add	r3, r2
 800701e:	4618      	mov	r0, r3
 8007020:	f7fe fbc0 	bl	80057a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	3301      	adds	r3, #1
 8007028:	607b      	str	r3, [r7, #4]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2b37      	cmp	r3, #55	; 0x37
 800702e:	d9ef      	bls.n	8007010 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007030:	480d      	ldr	r0, [pc, #52]	; (8007068 <prvInitialiseTaskLists+0x64>)
 8007032:	f7fe fbb7 	bl	80057a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007036:	480d      	ldr	r0, [pc, #52]	; (800706c <prvInitialiseTaskLists+0x68>)
 8007038:	f7fe fbb4 	bl	80057a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800703c:	480c      	ldr	r0, [pc, #48]	; (8007070 <prvInitialiseTaskLists+0x6c>)
 800703e:	f7fe fbb1 	bl	80057a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007042:	480c      	ldr	r0, [pc, #48]	; (8007074 <prvInitialiseTaskLists+0x70>)
 8007044:	f7fe fbae 	bl	80057a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007048:	480b      	ldr	r0, [pc, #44]	; (8007078 <prvInitialiseTaskLists+0x74>)
 800704a:	f7fe fbab 	bl	80057a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800704e:	4b0b      	ldr	r3, [pc, #44]	; (800707c <prvInitialiseTaskLists+0x78>)
 8007050:	4a05      	ldr	r2, [pc, #20]	; (8007068 <prvInitialiseTaskLists+0x64>)
 8007052:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007054:	4b0a      	ldr	r3, [pc, #40]	; (8007080 <prvInitialiseTaskLists+0x7c>)
 8007056:	4a05      	ldr	r2, [pc, #20]	; (800706c <prvInitialiseTaskLists+0x68>)
 8007058:	601a      	str	r2, [r3, #0]
}
 800705a:	bf00      	nop
 800705c:	3708      	adds	r7, #8
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}
 8007062:	bf00      	nop
 8007064:	20000980 	.word	0x20000980
 8007068:	20000de0 	.word	0x20000de0
 800706c:	20000df4 	.word	0x20000df4
 8007070:	20000e10 	.word	0x20000e10
 8007074:	20000e24 	.word	0x20000e24
 8007078:	20000e3c 	.word	0x20000e3c
 800707c:	20000e08 	.word	0x20000e08
 8007080:	20000e0c 	.word	0x20000e0c

08007084 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b082      	sub	sp, #8
 8007088:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800708a:	e019      	b.n	80070c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800708c:	f000 fd66 	bl	8007b5c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007090:	4b10      	ldr	r3, [pc, #64]	; (80070d4 <prvCheckTasksWaitingTermination+0x50>)
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	68db      	ldr	r3, [r3, #12]
 8007096:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	3304      	adds	r3, #4
 800709c:	4618      	mov	r0, r3
 800709e:	f7fe fc07 	bl	80058b0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80070a2:	4b0d      	ldr	r3, [pc, #52]	; (80070d8 <prvCheckTasksWaitingTermination+0x54>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	3b01      	subs	r3, #1
 80070a8:	4a0b      	ldr	r2, [pc, #44]	; (80070d8 <prvCheckTasksWaitingTermination+0x54>)
 80070aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80070ac:	4b0b      	ldr	r3, [pc, #44]	; (80070dc <prvCheckTasksWaitingTermination+0x58>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	3b01      	subs	r3, #1
 80070b2:	4a0a      	ldr	r2, [pc, #40]	; (80070dc <prvCheckTasksWaitingTermination+0x58>)
 80070b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80070b6:	f000 fd81 	bl	8007bbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 f810 	bl	80070e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80070c0:	4b06      	ldr	r3, [pc, #24]	; (80070dc <prvCheckTasksWaitingTermination+0x58>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d1e1      	bne.n	800708c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80070c8:	bf00      	nop
 80070ca:	bf00      	nop
 80070cc:	3708      	adds	r7, #8
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	20000e24 	.word	0x20000e24
 80070d8:	20000e50 	.word	0x20000e50
 80070dc:	20000e38 	.word	0x20000e38

080070e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b084      	sub	sp, #16
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	3354      	adds	r3, #84	; 0x54
 80070ec:	4618      	mov	r0, r3
 80070ee:	f002 f825 	bl	800913c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d108      	bne.n	800710e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007100:	4618      	mov	r0, r3
 8007102:	f000 feef 	bl	8007ee4 <vPortFree>
				vPortFree( pxTCB );
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f000 feec 	bl	8007ee4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800710c:	e018      	b.n	8007140 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007114:	2b01      	cmp	r3, #1
 8007116:	d103      	bne.n	8007120 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f000 fee3 	bl	8007ee4 <vPortFree>
	}
 800711e:	e00f      	b.n	8007140 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007126:	2b02      	cmp	r3, #2
 8007128:	d00a      	beq.n	8007140 <prvDeleteTCB+0x60>
	__asm volatile
 800712a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800712e:	f383 8811 	msr	BASEPRI, r3
 8007132:	f3bf 8f6f 	isb	sy
 8007136:	f3bf 8f4f 	dsb	sy
 800713a:	60fb      	str	r3, [r7, #12]
}
 800713c:	bf00      	nop
 800713e:	e7fe      	b.n	800713e <prvDeleteTCB+0x5e>
	}
 8007140:	bf00      	nop
 8007142:	3710      	adds	r7, #16
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}

08007148 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007148:	b480      	push	{r7}
 800714a:	b083      	sub	sp, #12
 800714c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800714e:	4b0e      	ldr	r3, [pc, #56]	; (8007188 <prvResetNextTaskUnblockTime+0x40>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d101      	bne.n	800715c <prvResetNextTaskUnblockTime+0x14>
 8007158:	2301      	movs	r3, #1
 800715a:	e000      	b.n	800715e <prvResetNextTaskUnblockTime+0x16>
 800715c:	2300      	movs	r3, #0
 800715e:	2b00      	cmp	r3, #0
 8007160:	d004      	beq.n	800716c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007162:	4b0a      	ldr	r3, [pc, #40]	; (800718c <prvResetNextTaskUnblockTime+0x44>)
 8007164:	f04f 32ff 	mov.w	r2, #4294967295
 8007168:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800716a:	e008      	b.n	800717e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800716c:	4b06      	ldr	r3, [pc, #24]	; (8007188 <prvResetNextTaskUnblockTime+0x40>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	68db      	ldr	r3, [r3, #12]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	4a04      	ldr	r2, [pc, #16]	; (800718c <prvResetNextTaskUnblockTime+0x44>)
 800717c:	6013      	str	r3, [r2, #0]
}
 800717e:	bf00      	nop
 8007180:	370c      	adds	r7, #12
 8007182:	46bd      	mov	sp, r7
 8007184:	bc80      	pop	{r7}
 8007186:	4770      	bx	lr
 8007188:	20000e08 	.word	0x20000e08
 800718c:	20000e70 	.word	0x20000e70

08007190 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007190:	b480      	push	{r7}
 8007192:	b083      	sub	sp, #12
 8007194:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007196:	4b0b      	ldr	r3, [pc, #44]	; (80071c4 <xTaskGetSchedulerState+0x34>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d102      	bne.n	80071a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800719e:	2301      	movs	r3, #1
 80071a0:	607b      	str	r3, [r7, #4]
 80071a2:	e008      	b.n	80071b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071a4:	4b08      	ldr	r3, [pc, #32]	; (80071c8 <xTaskGetSchedulerState+0x38>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d102      	bne.n	80071b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80071ac:	2302      	movs	r3, #2
 80071ae:	607b      	str	r3, [r7, #4]
 80071b0:	e001      	b.n	80071b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80071b2:	2300      	movs	r3, #0
 80071b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80071b6:	687b      	ldr	r3, [r7, #4]
	}
 80071b8:	4618      	mov	r0, r3
 80071ba:	370c      	adds	r7, #12
 80071bc:	46bd      	mov	sp, r7
 80071be:	bc80      	pop	{r7}
 80071c0:	4770      	bx	lr
 80071c2:	bf00      	nop
 80071c4:	20000e5c 	.word	0x20000e5c
 80071c8:	20000e78 	.word	0x20000e78

080071cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b086      	sub	sp, #24
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80071d8:	2300      	movs	r3, #0
 80071da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d056      	beq.n	8007290 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80071e2:	4b2e      	ldr	r3, [pc, #184]	; (800729c <xTaskPriorityDisinherit+0xd0>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	693a      	ldr	r2, [r7, #16]
 80071e8:	429a      	cmp	r2, r3
 80071ea:	d00a      	beq.n	8007202 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80071ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071f0:	f383 8811 	msr	BASEPRI, r3
 80071f4:	f3bf 8f6f 	isb	sy
 80071f8:	f3bf 8f4f 	dsb	sy
 80071fc:	60fb      	str	r3, [r7, #12]
}
 80071fe:	bf00      	nop
 8007200:	e7fe      	b.n	8007200 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007206:	2b00      	cmp	r3, #0
 8007208:	d10a      	bne.n	8007220 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800720a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800720e:	f383 8811 	msr	BASEPRI, r3
 8007212:	f3bf 8f6f 	isb	sy
 8007216:	f3bf 8f4f 	dsb	sy
 800721a:	60bb      	str	r3, [r7, #8]
}
 800721c:	bf00      	nop
 800721e:	e7fe      	b.n	800721e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007224:	1e5a      	subs	r2, r3, #1
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007232:	429a      	cmp	r2, r3
 8007234:	d02c      	beq.n	8007290 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800723a:	2b00      	cmp	r3, #0
 800723c:	d128      	bne.n	8007290 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	3304      	adds	r3, #4
 8007242:	4618      	mov	r0, r3
 8007244:	f7fe fb34 	bl	80058b0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007254:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007260:	4b0f      	ldr	r3, [pc, #60]	; (80072a0 <xTaskPriorityDisinherit+0xd4>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	429a      	cmp	r2, r3
 8007266:	d903      	bls.n	8007270 <xTaskPriorityDisinherit+0xa4>
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800726c:	4a0c      	ldr	r2, [pc, #48]	; (80072a0 <xTaskPriorityDisinherit+0xd4>)
 800726e:	6013      	str	r3, [r2, #0]
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007274:	4613      	mov	r3, r2
 8007276:	009b      	lsls	r3, r3, #2
 8007278:	4413      	add	r3, r2
 800727a:	009b      	lsls	r3, r3, #2
 800727c:	4a09      	ldr	r2, [pc, #36]	; (80072a4 <xTaskPriorityDisinherit+0xd8>)
 800727e:	441a      	add	r2, r3
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	3304      	adds	r3, #4
 8007284:	4619      	mov	r1, r3
 8007286:	4610      	mov	r0, r2
 8007288:	f7fe fab7 	bl	80057fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800728c:	2301      	movs	r3, #1
 800728e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007290:	697b      	ldr	r3, [r7, #20]
	}
 8007292:	4618      	mov	r0, r3
 8007294:	3718      	adds	r7, #24
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
 800729a:	bf00      	nop
 800729c:	2000097c 	.word	0x2000097c
 80072a0:	20000e58 	.word	0x20000e58
 80072a4:	20000980 	.word	0x20000980

080072a8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80072b2:	4b21      	ldr	r3, [pc, #132]	; (8007338 <prvAddCurrentTaskToDelayedList+0x90>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80072b8:	4b20      	ldr	r3, [pc, #128]	; (800733c <prvAddCurrentTaskToDelayedList+0x94>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	3304      	adds	r3, #4
 80072be:	4618      	mov	r0, r3
 80072c0:	f7fe faf6 	bl	80058b0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ca:	d10a      	bne.n	80072e2 <prvAddCurrentTaskToDelayedList+0x3a>
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d007      	beq.n	80072e2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80072d2:	4b1a      	ldr	r3, [pc, #104]	; (800733c <prvAddCurrentTaskToDelayedList+0x94>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	3304      	adds	r3, #4
 80072d8:	4619      	mov	r1, r3
 80072da:	4819      	ldr	r0, [pc, #100]	; (8007340 <prvAddCurrentTaskToDelayedList+0x98>)
 80072dc:	f7fe fa8d 	bl	80057fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80072e0:	e026      	b.n	8007330 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80072e2:	68fa      	ldr	r2, [r7, #12]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	4413      	add	r3, r2
 80072e8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80072ea:	4b14      	ldr	r3, [pc, #80]	; (800733c <prvAddCurrentTaskToDelayedList+0x94>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68ba      	ldr	r2, [r7, #8]
 80072f0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80072f2:	68ba      	ldr	r2, [r7, #8]
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	429a      	cmp	r2, r3
 80072f8:	d209      	bcs.n	800730e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80072fa:	4b12      	ldr	r3, [pc, #72]	; (8007344 <prvAddCurrentTaskToDelayedList+0x9c>)
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	4b0f      	ldr	r3, [pc, #60]	; (800733c <prvAddCurrentTaskToDelayedList+0x94>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	3304      	adds	r3, #4
 8007304:	4619      	mov	r1, r3
 8007306:	4610      	mov	r0, r2
 8007308:	f7fe fa9a 	bl	8005840 <vListInsert>
}
 800730c:	e010      	b.n	8007330 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800730e:	4b0e      	ldr	r3, [pc, #56]	; (8007348 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	4b0a      	ldr	r3, [pc, #40]	; (800733c <prvAddCurrentTaskToDelayedList+0x94>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	3304      	adds	r3, #4
 8007318:	4619      	mov	r1, r3
 800731a:	4610      	mov	r0, r2
 800731c:	f7fe fa90 	bl	8005840 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007320:	4b0a      	ldr	r3, [pc, #40]	; (800734c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68ba      	ldr	r2, [r7, #8]
 8007326:	429a      	cmp	r2, r3
 8007328:	d202      	bcs.n	8007330 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800732a:	4a08      	ldr	r2, [pc, #32]	; (800734c <prvAddCurrentTaskToDelayedList+0xa4>)
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	6013      	str	r3, [r2, #0]
}
 8007330:	bf00      	nop
 8007332:	3710      	adds	r7, #16
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}
 8007338:	20000e54 	.word	0x20000e54
 800733c:	2000097c 	.word	0x2000097c
 8007340:	20000e3c 	.word	0x20000e3c
 8007344:	20000e0c 	.word	0x20000e0c
 8007348:	20000e08 	.word	0x20000e08
 800734c:	20000e70 	.word	0x20000e70

08007350 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b08a      	sub	sp, #40	; 0x28
 8007354:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007356:	2300      	movs	r3, #0
 8007358:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800735a:	f000 facb 	bl	80078f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800735e:	4b1c      	ldr	r3, [pc, #112]	; (80073d0 <xTimerCreateTimerTask+0x80>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d021      	beq.n	80073aa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007366:	2300      	movs	r3, #0
 8007368:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800736a:	2300      	movs	r3, #0
 800736c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800736e:	1d3a      	adds	r2, r7, #4
 8007370:	f107 0108 	add.w	r1, r7, #8
 8007374:	f107 030c 	add.w	r3, r7, #12
 8007378:	4618      	mov	r0, r3
 800737a:	f7fe f9f9 	bl	8005770 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800737e:	6879      	ldr	r1, [r7, #4]
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	68fa      	ldr	r2, [r7, #12]
 8007384:	9202      	str	r2, [sp, #8]
 8007386:	9301      	str	r3, [sp, #4]
 8007388:	2302      	movs	r3, #2
 800738a:	9300      	str	r3, [sp, #0]
 800738c:	2300      	movs	r3, #0
 800738e:	460a      	mov	r2, r1
 8007390:	4910      	ldr	r1, [pc, #64]	; (80073d4 <xTimerCreateTimerTask+0x84>)
 8007392:	4811      	ldr	r0, [pc, #68]	; (80073d8 <xTimerCreateTimerTask+0x88>)
 8007394:	f7ff f890 	bl	80064b8 <xTaskCreateStatic>
 8007398:	4603      	mov	r3, r0
 800739a:	4a10      	ldr	r2, [pc, #64]	; (80073dc <xTimerCreateTimerTask+0x8c>)
 800739c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800739e:	4b0f      	ldr	r3, [pc, #60]	; (80073dc <xTimerCreateTimerTask+0x8c>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d001      	beq.n	80073aa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80073a6:	2301      	movs	r3, #1
 80073a8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d10a      	bne.n	80073c6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80073b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073b4:	f383 8811 	msr	BASEPRI, r3
 80073b8:	f3bf 8f6f 	isb	sy
 80073bc:	f3bf 8f4f 	dsb	sy
 80073c0:	613b      	str	r3, [r7, #16]
}
 80073c2:	bf00      	nop
 80073c4:	e7fe      	b.n	80073c4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80073c6:	697b      	ldr	r3, [r7, #20]
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	3718      	adds	r7, #24
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd80      	pop	{r7, pc}
 80073d0:	20000eac 	.word	0x20000eac
 80073d4:	0800cd04 	.word	0x0800cd04
 80073d8:	080074fd 	.word	0x080074fd
 80073dc:	20000eb0 	.word	0x20000eb0

080073e0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b08a      	sub	sp, #40	; 0x28
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	60f8      	str	r0, [r7, #12]
 80073e8:	60b9      	str	r1, [r7, #8]
 80073ea:	607a      	str	r2, [r7, #4]
 80073ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80073ee:	2300      	movs	r3, #0
 80073f0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d10a      	bne.n	800740e <xTimerGenericCommand+0x2e>
	__asm volatile
 80073f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073fc:	f383 8811 	msr	BASEPRI, r3
 8007400:	f3bf 8f6f 	isb	sy
 8007404:	f3bf 8f4f 	dsb	sy
 8007408:	623b      	str	r3, [r7, #32]
}
 800740a:	bf00      	nop
 800740c:	e7fe      	b.n	800740c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800740e:	4b1a      	ldr	r3, [pc, #104]	; (8007478 <xTimerGenericCommand+0x98>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d02a      	beq.n	800746c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	2b05      	cmp	r3, #5
 8007426:	dc18      	bgt.n	800745a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007428:	f7ff feb2 	bl	8007190 <xTaskGetSchedulerState>
 800742c:	4603      	mov	r3, r0
 800742e:	2b02      	cmp	r3, #2
 8007430:	d109      	bne.n	8007446 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007432:	4b11      	ldr	r3, [pc, #68]	; (8007478 <xTimerGenericCommand+0x98>)
 8007434:	6818      	ldr	r0, [r3, #0]
 8007436:	f107 0110 	add.w	r1, r7, #16
 800743a:	2300      	movs	r3, #0
 800743c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800743e:	f7fe fc0b 	bl	8005c58 <xQueueGenericSend>
 8007442:	6278      	str	r0, [r7, #36]	; 0x24
 8007444:	e012      	b.n	800746c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007446:	4b0c      	ldr	r3, [pc, #48]	; (8007478 <xTimerGenericCommand+0x98>)
 8007448:	6818      	ldr	r0, [r3, #0]
 800744a:	f107 0110 	add.w	r1, r7, #16
 800744e:	2300      	movs	r3, #0
 8007450:	2200      	movs	r2, #0
 8007452:	f7fe fc01 	bl	8005c58 <xQueueGenericSend>
 8007456:	6278      	str	r0, [r7, #36]	; 0x24
 8007458:	e008      	b.n	800746c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800745a:	4b07      	ldr	r3, [pc, #28]	; (8007478 <xTimerGenericCommand+0x98>)
 800745c:	6818      	ldr	r0, [r3, #0]
 800745e:	f107 0110 	add.w	r1, r7, #16
 8007462:	2300      	movs	r3, #0
 8007464:	683a      	ldr	r2, [r7, #0]
 8007466:	f7fe fcf5 	bl	8005e54 <xQueueGenericSendFromISR>
 800746a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800746c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800746e:	4618      	mov	r0, r3
 8007470:	3728      	adds	r7, #40	; 0x28
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	20000eac 	.word	0x20000eac

0800747c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b088      	sub	sp, #32
 8007480:	af02      	add	r7, sp, #8
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007486:	4b1c      	ldr	r3, [pc, #112]	; (80074f8 <prvProcessExpiredTimer+0x7c>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	68db      	ldr	r3, [r3, #12]
 800748c:	68db      	ldr	r3, [r3, #12]
 800748e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	3304      	adds	r3, #4
 8007494:	4618      	mov	r0, r3
 8007496:	f7fe fa0b 	bl	80058b0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	69db      	ldr	r3, [r3, #28]
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d122      	bne.n	80074e8 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	699a      	ldr	r2, [r3, #24]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	18d1      	adds	r1, r2, r3
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	683a      	ldr	r2, [r7, #0]
 80074ae:	6978      	ldr	r0, [r7, #20]
 80074b0:	f000 f8c8 	bl	8007644 <prvInsertTimerInActiveList>
 80074b4:	4603      	mov	r3, r0
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d016      	beq.n	80074e8 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80074ba:	2300      	movs	r3, #0
 80074bc:	9300      	str	r3, [sp, #0]
 80074be:	2300      	movs	r3, #0
 80074c0:	687a      	ldr	r2, [r7, #4]
 80074c2:	2100      	movs	r1, #0
 80074c4:	6978      	ldr	r0, [r7, #20]
 80074c6:	f7ff ff8b 	bl	80073e0 <xTimerGenericCommand>
 80074ca:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d10a      	bne.n	80074e8 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 80074d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074d6:	f383 8811 	msr	BASEPRI, r3
 80074da:	f3bf 8f6f 	isb	sy
 80074de:	f3bf 8f4f 	dsb	sy
 80074e2:	60fb      	str	r3, [r7, #12]
}
 80074e4:	bf00      	nop
 80074e6:	e7fe      	b.n	80074e6 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ec:	6978      	ldr	r0, [r7, #20]
 80074ee:	4798      	blx	r3
}
 80074f0:	bf00      	nop
 80074f2:	3718      	adds	r7, #24
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}
 80074f8:	20000ea4 	.word	0x20000ea4

080074fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b084      	sub	sp, #16
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007504:	f107 0308 	add.w	r3, r7, #8
 8007508:	4618      	mov	r0, r3
 800750a:	f000 f857 	bl	80075bc <prvGetNextExpireTime>
 800750e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	4619      	mov	r1, r3
 8007514:	68f8      	ldr	r0, [r7, #12]
 8007516:	f000 f803 	bl	8007520 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800751a:	f000 f8d5 	bl	80076c8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800751e:	e7f1      	b.n	8007504 <prvTimerTask+0x8>

08007520 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b084      	sub	sp, #16
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
 8007528:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800752a:	f7ff fa19 	bl	8006960 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800752e:	f107 0308 	add.w	r3, r7, #8
 8007532:	4618      	mov	r0, r3
 8007534:	f000 f866 	bl	8007604 <prvSampleTimeNow>
 8007538:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d130      	bne.n	80075a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d10a      	bne.n	800755c <prvProcessTimerOrBlockTask+0x3c>
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	429a      	cmp	r2, r3
 800754c:	d806      	bhi.n	800755c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800754e:	f7ff fa15 	bl	800697c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007552:	68f9      	ldr	r1, [r7, #12]
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f7ff ff91 	bl	800747c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800755a:	e024      	b.n	80075a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d008      	beq.n	8007574 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007562:	4b13      	ldr	r3, [pc, #76]	; (80075b0 <prvProcessTimerOrBlockTask+0x90>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	2b00      	cmp	r3, #0
 800756a:	bf0c      	ite	eq
 800756c:	2301      	moveq	r3, #1
 800756e:	2300      	movne	r3, #0
 8007570:	b2db      	uxtb	r3, r3
 8007572:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007574:	4b0f      	ldr	r3, [pc, #60]	; (80075b4 <prvProcessTimerOrBlockTask+0x94>)
 8007576:	6818      	ldr	r0, [r3, #0]
 8007578:	687a      	ldr	r2, [r7, #4]
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	1ad3      	subs	r3, r2, r3
 800757e:	683a      	ldr	r2, [r7, #0]
 8007580:	4619      	mov	r1, r3
 8007582:	f7fe ff65 	bl	8006450 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007586:	f7ff f9f9 	bl	800697c <xTaskResumeAll>
 800758a:	4603      	mov	r3, r0
 800758c:	2b00      	cmp	r3, #0
 800758e:	d10a      	bne.n	80075a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007590:	4b09      	ldr	r3, [pc, #36]	; (80075b8 <prvProcessTimerOrBlockTask+0x98>)
 8007592:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007596:	601a      	str	r2, [r3, #0]
 8007598:	f3bf 8f4f 	dsb	sy
 800759c:	f3bf 8f6f 	isb	sy
}
 80075a0:	e001      	b.n	80075a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80075a2:	f7ff f9eb 	bl	800697c <xTaskResumeAll>
}
 80075a6:	bf00      	nop
 80075a8:	3710      	adds	r7, #16
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
 80075ae:	bf00      	nop
 80075b0:	20000ea8 	.word	0x20000ea8
 80075b4:	20000eac 	.word	0x20000eac
 80075b8:	e000ed04 	.word	0xe000ed04

080075bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80075bc:	b480      	push	{r7}
 80075be:	b085      	sub	sp, #20
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80075c4:	4b0e      	ldr	r3, [pc, #56]	; (8007600 <prvGetNextExpireTime+0x44>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	bf0c      	ite	eq
 80075ce:	2301      	moveq	r3, #1
 80075d0:	2300      	movne	r3, #0
 80075d2:	b2db      	uxtb	r3, r3
 80075d4:	461a      	mov	r2, r3
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d105      	bne.n	80075ee <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80075e2:	4b07      	ldr	r3, [pc, #28]	; (8007600 <prvGetNextExpireTime+0x44>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	60fb      	str	r3, [r7, #12]
 80075ec:	e001      	b.n	80075f2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80075ee:	2300      	movs	r3, #0
 80075f0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80075f2:	68fb      	ldr	r3, [r7, #12]
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3714      	adds	r7, #20
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bc80      	pop	{r7}
 80075fc:	4770      	bx	lr
 80075fe:	bf00      	nop
 8007600:	20000ea4 	.word	0x20000ea4

08007604 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b084      	sub	sp, #16
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800760c:	f7ff fa54 	bl	8006ab8 <xTaskGetTickCount>
 8007610:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007612:	4b0b      	ldr	r3, [pc, #44]	; (8007640 <prvSampleTimeNow+0x3c>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	68fa      	ldr	r2, [r7, #12]
 8007618:	429a      	cmp	r2, r3
 800761a:	d205      	bcs.n	8007628 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800761c:	f000 f908 	bl	8007830 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2201      	movs	r2, #1
 8007624:	601a      	str	r2, [r3, #0]
 8007626:	e002      	b.n	800762e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800762e:	4a04      	ldr	r2, [pc, #16]	; (8007640 <prvSampleTimeNow+0x3c>)
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007634:	68fb      	ldr	r3, [r7, #12]
}
 8007636:	4618      	mov	r0, r3
 8007638:	3710      	adds	r7, #16
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}
 800763e:	bf00      	nop
 8007640:	20000eb4 	.word	0x20000eb4

08007644 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b086      	sub	sp, #24
 8007648:	af00      	add	r7, sp, #0
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	607a      	str	r2, [r7, #4]
 8007650:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007652:	2300      	movs	r3, #0
 8007654:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	68ba      	ldr	r2, [r7, #8]
 800765a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	68fa      	ldr	r2, [r7, #12]
 8007660:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007662:	68ba      	ldr	r2, [r7, #8]
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	429a      	cmp	r2, r3
 8007668:	d812      	bhi.n	8007690 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800766a:	687a      	ldr	r2, [r7, #4]
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	1ad2      	subs	r2, r2, r3
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	699b      	ldr	r3, [r3, #24]
 8007674:	429a      	cmp	r2, r3
 8007676:	d302      	bcc.n	800767e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007678:	2301      	movs	r3, #1
 800767a:	617b      	str	r3, [r7, #20]
 800767c:	e01b      	b.n	80076b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800767e:	4b10      	ldr	r3, [pc, #64]	; (80076c0 <prvInsertTimerInActiveList+0x7c>)
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	3304      	adds	r3, #4
 8007686:	4619      	mov	r1, r3
 8007688:	4610      	mov	r0, r2
 800768a:	f7fe f8d9 	bl	8005840 <vListInsert>
 800768e:	e012      	b.n	80076b6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	429a      	cmp	r2, r3
 8007696:	d206      	bcs.n	80076a6 <prvInsertTimerInActiveList+0x62>
 8007698:	68ba      	ldr	r2, [r7, #8]
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	429a      	cmp	r2, r3
 800769e:	d302      	bcc.n	80076a6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80076a0:	2301      	movs	r3, #1
 80076a2:	617b      	str	r3, [r7, #20]
 80076a4:	e007      	b.n	80076b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80076a6:	4b07      	ldr	r3, [pc, #28]	; (80076c4 <prvInsertTimerInActiveList+0x80>)
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	3304      	adds	r3, #4
 80076ae:	4619      	mov	r1, r3
 80076b0:	4610      	mov	r0, r2
 80076b2:	f7fe f8c5 	bl	8005840 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80076b6:	697b      	ldr	r3, [r7, #20]
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3718      	adds	r7, #24
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}
 80076c0:	20000ea8 	.word	0x20000ea8
 80076c4:	20000ea4 	.word	0x20000ea4

080076c8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b08e      	sub	sp, #56	; 0x38
 80076cc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80076ce:	e09d      	b.n	800780c <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	da18      	bge.n	8007708 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80076d6:	1d3b      	adds	r3, r7, #4
 80076d8:	3304      	adds	r3, #4
 80076da:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80076dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d10a      	bne.n	80076f8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80076e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076e6:	f383 8811 	msr	BASEPRI, r3
 80076ea:	f3bf 8f6f 	isb	sy
 80076ee:	f3bf 8f4f 	dsb	sy
 80076f2:	61fb      	str	r3, [r7, #28]
}
 80076f4:	bf00      	nop
 80076f6:	e7fe      	b.n	80076f6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80076f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80076fe:	6850      	ldr	r0, [r2, #4]
 8007700:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007702:	6892      	ldr	r2, [r2, #8]
 8007704:	4611      	mov	r1, r2
 8007706:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2b00      	cmp	r3, #0
 800770c:	db7d      	blt.n	800780a <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007714:	695b      	ldr	r3, [r3, #20]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d004      	beq.n	8007724 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800771a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800771c:	3304      	adds	r3, #4
 800771e:	4618      	mov	r0, r3
 8007720:	f7fe f8c6 	bl	80058b0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007724:	463b      	mov	r3, r7
 8007726:	4618      	mov	r0, r3
 8007728:	f7ff ff6c 	bl	8007604 <prvSampleTimeNow>
 800772c:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2b09      	cmp	r3, #9
 8007732:	d86b      	bhi.n	800780c <prvProcessReceivedCommands+0x144>
 8007734:	a201      	add	r2, pc, #4	; (adr r2, 800773c <prvProcessReceivedCommands+0x74>)
 8007736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800773a:	bf00      	nop
 800773c:	08007765 	.word	0x08007765
 8007740:	08007765 	.word	0x08007765
 8007744:	08007765 	.word	0x08007765
 8007748:	0800780d 	.word	0x0800780d
 800774c:	080077c1 	.word	0x080077c1
 8007750:	080077f9 	.word	0x080077f9
 8007754:	08007765 	.word	0x08007765
 8007758:	08007765 	.word	0x08007765
 800775c:	0800780d 	.word	0x0800780d
 8007760:	080077c1 	.word	0x080077c1
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007764:	68ba      	ldr	r2, [r7, #8]
 8007766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007768:	699b      	ldr	r3, [r3, #24]
 800776a:	18d1      	adds	r1, r2, r3
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007770:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007772:	f7ff ff67 	bl	8007644 <prvInsertTimerInActiveList>
 8007776:	4603      	mov	r3, r0
 8007778:	2b00      	cmp	r3, #0
 800777a:	d047      	beq.n	800780c <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800777c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800777e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007780:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007782:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007786:	69db      	ldr	r3, [r3, #28]
 8007788:	2b01      	cmp	r3, #1
 800778a:	d13f      	bne.n	800780c <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800778c:	68ba      	ldr	r2, [r7, #8]
 800778e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007790:	699b      	ldr	r3, [r3, #24]
 8007792:	441a      	add	r2, r3
 8007794:	2300      	movs	r3, #0
 8007796:	9300      	str	r3, [sp, #0]
 8007798:	2300      	movs	r3, #0
 800779a:	2100      	movs	r1, #0
 800779c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800779e:	f7ff fe1f 	bl	80073e0 <xTimerGenericCommand>
 80077a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80077a4:	6a3b      	ldr	r3, [r7, #32]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d130      	bne.n	800780c <prvProcessReceivedCommands+0x144>
	__asm volatile
 80077aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ae:	f383 8811 	msr	BASEPRI, r3
 80077b2:	f3bf 8f6f 	isb	sy
 80077b6:	f3bf 8f4f 	dsb	sy
 80077ba:	61bb      	str	r3, [r7, #24]
}
 80077bc:	bf00      	nop
 80077be:	e7fe      	b.n	80077be <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80077c0:	68ba      	ldr	r2, [r7, #8]
 80077c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80077c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c8:	699b      	ldr	r3, [r3, #24]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d10a      	bne.n	80077e4 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 80077ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d2:	f383 8811 	msr	BASEPRI, r3
 80077d6:	f3bf 8f6f 	isb	sy
 80077da:	f3bf 8f4f 	dsb	sy
 80077de:	617b      	str	r3, [r7, #20]
}
 80077e0:	bf00      	nop
 80077e2:	e7fe      	b.n	80077e2 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80077e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e6:	699a      	ldr	r2, [r3, #24]
 80077e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ea:	18d1      	adds	r1, r2, r3
 80077ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80077f2:	f7ff ff27 	bl	8007644 <prvInsertTimerInActiveList>
					break;
 80077f6:	e009      	b.n	800780c <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80077f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077fa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d104      	bne.n	800780c <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8007802:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007804:	f000 fb6e 	bl	8007ee4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007808:	e000      	b.n	800780c <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800780a:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800780c:	4b07      	ldr	r3, [pc, #28]	; (800782c <prvProcessReceivedCommands+0x164>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	1d39      	adds	r1, r7, #4
 8007812:	2200      	movs	r2, #0
 8007814:	4618      	mov	r0, r3
 8007816:	f7fe fbb5 	bl	8005f84 <xQueueReceive>
 800781a:	4603      	mov	r3, r0
 800781c:	2b00      	cmp	r3, #0
 800781e:	f47f af57 	bne.w	80076d0 <prvProcessReceivedCommands+0x8>
	}
}
 8007822:	bf00      	nop
 8007824:	bf00      	nop
 8007826:	3730      	adds	r7, #48	; 0x30
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}
 800782c:	20000eac 	.word	0x20000eac

08007830 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b088      	sub	sp, #32
 8007834:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007836:	e045      	b.n	80078c4 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007838:	4b2c      	ldr	r3, [pc, #176]	; (80078ec <prvSwitchTimerLists+0xbc>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	68db      	ldr	r3, [r3, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007842:	4b2a      	ldr	r3, [pc, #168]	; (80078ec <prvSwitchTimerLists+0xbc>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	68db      	ldr	r3, [r3, #12]
 8007848:	68db      	ldr	r3, [r3, #12]
 800784a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	3304      	adds	r3, #4
 8007850:	4618      	mov	r0, r3
 8007852:	f7fe f82d 	bl	80058b0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800785a:	68f8      	ldr	r0, [r7, #12]
 800785c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	69db      	ldr	r3, [r3, #28]
 8007862:	2b01      	cmp	r3, #1
 8007864:	d12e      	bne.n	80078c4 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	699b      	ldr	r3, [r3, #24]
 800786a:	693a      	ldr	r2, [r7, #16]
 800786c:	4413      	add	r3, r2
 800786e:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007870:	68ba      	ldr	r2, [r7, #8]
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	429a      	cmp	r2, r3
 8007876:	d90e      	bls.n	8007896 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	68ba      	ldr	r2, [r7, #8]
 800787c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	68fa      	ldr	r2, [r7, #12]
 8007882:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007884:	4b19      	ldr	r3, [pc, #100]	; (80078ec <prvSwitchTimerLists+0xbc>)
 8007886:	681a      	ldr	r2, [r3, #0]
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	3304      	adds	r3, #4
 800788c:	4619      	mov	r1, r3
 800788e:	4610      	mov	r0, r2
 8007890:	f7fd ffd6 	bl	8005840 <vListInsert>
 8007894:	e016      	b.n	80078c4 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007896:	2300      	movs	r3, #0
 8007898:	9300      	str	r3, [sp, #0]
 800789a:	2300      	movs	r3, #0
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	2100      	movs	r1, #0
 80078a0:	68f8      	ldr	r0, [r7, #12]
 80078a2:	f7ff fd9d 	bl	80073e0 <xTimerGenericCommand>
 80078a6:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d10a      	bne.n	80078c4 <prvSwitchTimerLists+0x94>
	__asm volatile
 80078ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078b2:	f383 8811 	msr	BASEPRI, r3
 80078b6:	f3bf 8f6f 	isb	sy
 80078ba:	f3bf 8f4f 	dsb	sy
 80078be:	603b      	str	r3, [r7, #0]
}
 80078c0:	bf00      	nop
 80078c2:	e7fe      	b.n	80078c2 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80078c4:	4b09      	ldr	r3, [pc, #36]	; (80078ec <prvSwitchTimerLists+0xbc>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d1b4      	bne.n	8007838 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80078ce:	4b07      	ldr	r3, [pc, #28]	; (80078ec <prvSwitchTimerLists+0xbc>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80078d4:	4b06      	ldr	r3, [pc, #24]	; (80078f0 <prvSwitchTimerLists+0xc0>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a04      	ldr	r2, [pc, #16]	; (80078ec <prvSwitchTimerLists+0xbc>)
 80078da:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80078dc:	4a04      	ldr	r2, [pc, #16]	; (80078f0 <prvSwitchTimerLists+0xc0>)
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	6013      	str	r3, [r2, #0]
}
 80078e2:	bf00      	nop
 80078e4:	3718      	adds	r7, #24
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}
 80078ea:	bf00      	nop
 80078ec:	20000ea4 	.word	0x20000ea4
 80078f0:	20000ea8 	.word	0x20000ea8

080078f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b082      	sub	sp, #8
 80078f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80078fa:	f000 f92f 	bl	8007b5c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80078fe:	4b15      	ldr	r3, [pc, #84]	; (8007954 <prvCheckForValidListAndQueue+0x60>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d120      	bne.n	8007948 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007906:	4814      	ldr	r0, [pc, #80]	; (8007958 <prvCheckForValidListAndQueue+0x64>)
 8007908:	f7fd ff4c 	bl	80057a4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800790c:	4813      	ldr	r0, [pc, #76]	; (800795c <prvCheckForValidListAndQueue+0x68>)
 800790e:	f7fd ff49 	bl	80057a4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007912:	4b13      	ldr	r3, [pc, #76]	; (8007960 <prvCheckForValidListAndQueue+0x6c>)
 8007914:	4a10      	ldr	r2, [pc, #64]	; (8007958 <prvCheckForValidListAndQueue+0x64>)
 8007916:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007918:	4b12      	ldr	r3, [pc, #72]	; (8007964 <prvCheckForValidListAndQueue+0x70>)
 800791a:	4a10      	ldr	r2, [pc, #64]	; (800795c <prvCheckForValidListAndQueue+0x68>)
 800791c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800791e:	2300      	movs	r3, #0
 8007920:	9300      	str	r3, [sp, #0]
 8007922:	4b11      	ldr	r3, [pc, #68]	; (8007968 <prvCheckForValidListAndQueue+0x74>)
 8007924:	4a11      	ldr	r2, [pc, #68]	; (800796c <prvCheckForValidListAndQueue+0x78>)
 8007926:	2110      	movs	r1, #16
 8007928:	200a      	movs	r0, #10
 800792a:	f7fe f853 	bl	80059d4 <xQueueGenericCreateStatic>
 800792e:	4603      	mov	r3, r0
 8007930:	4a08      	ldr	r2, [pc, #32]	; (8007954 <prvCheckForValidListAndQueue+0x60>)
 8007932:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007934:	4b07      	ldr	r3, [pc, #28]	; (8007954 <prvCheckForValidListAndQueue+0x60>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d005      	beq.n	8007948 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800793c:	4b05      	ldr	r3, [pc, #20]	; (8007954 <prvCheckForValidListAndQueue+0x60>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	490b      	ldr	r1, [pc, #44]	; (8007970 <prvCheckForValidListAndQueue+0x7c>)
 8007942:	4618      	mov	r0, r3
 8007944:	f7fe fd32 	bl	80063ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007948:	f000 f938 	bl	8007bbc <vPortExitCritical>
}
 800794c:	bf00      	nop
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	20000eac 	.word	0x20000eac
 8007958:	20000e7c 	.word	0x20000e7c
 800795c:	20000e90 	.word	0x20000e90
 8007960:	20000ea4 	.word	0x20000ea4
 8007964:	20000ea8 	.word	0x20000ea8
 8007968:	20000f58 	.word	0x20000f58
 800796c:	20000eb8 	.word	0x20000eb8
 8007970:	0800cd0c 	.word	0x0800cd0c

08007974 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007974:	b480      	push	{r7}
 8007976:	b085      	sub	sp, #20
 8007978:	af00      	add	r7, sp, #0
 800797a:	60f8      	str	r0, [r7, #12]
 800797c:	60b9      	str	r1, [r7, #8]
 800797e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	3b04      	subs	r3, #4
 8007984:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800798c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	3b04      	subs	r3, #4
 8007992:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	f023 0201 	bic.w	r2, r3, #1
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	3b04      	subs	r3, #4
 80079a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80079a4:	4a08      	ldr	r2, [pc, #32]	; (80079c8 <pxPortInitialiseStack+0x54>)
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	3b14      	subs	r3, #20
 80079ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80079b0:	687a      	ldr	r2, [r7, #4]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	3b20      	subs	r3, #32
 80079ba:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80079bc:	68fb      	ldr	r3, [r7, #12]
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3714      	adds	r7, #20
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bc80      	pop	{r7}
 80079c6:	4770      	bx	lr
 80079c8:	080079cd 	.word	0x080079cd

080079cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80079cc:	b480      	push	{r7}
 80079ce:	b085      	sub	sp, #20
 80079d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80079d2:	2300      	movs	r3, #0
 80079d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80079d6:	4b12      	ldr	r3, [pc, #72]	; (8007a20 <prvTaskExitError+0x54>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079de:	d00a      	beq.n	80079f6 <prvTaskExitError+0x2a>
	__asm volatile
 80079e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079e4:	f383 8811 	msr	BASEPRI, r3
 80079e8:	f3bf 8f6f 	isb	sy
 80079ec:	f3bf 8f4f 	dsb	sy
 80079f0:	60fb      	str	r3, [r7, #12]
}
 80079f2:	bf00      	nop
 80079f4:	e7fe      	b.n	80079f4 <prvTaskExitError+0x28>
	__asm volatile
 80079f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079fa:	f383 8811 	msr	BASEPRI, r3
 80079fe:	f3bf 8f6f 	isb	sy
 8007a02:	f3bf 8f4f 	dsb	sy
 8007a06:	60bb      	str	r3, [r7, #8]
}
 8007a08:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007a0a:	bf00      	nop
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d0fc      	beq.n	8007a0c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007a12:	bf00      	nop
 8007a14:	bf00      	nop
 8007a16:	3714      	adds	r7, #20
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bc80      	pop	{r7}
 8007a1c:	4770      	bx	lr
 8007a1e:	bf00      	nop
 8007a20:	20000008 	.word	0x20000008
	...

08007a30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007a30:	4b07      	ldr	r3, [pc, #28]	; (8007a50 <pxCurrentTCBConst2>)
 8007a32:	6819      	ldr	r1, [r3, #0]
 8007a34:	6808      	ldr	r0, [r1, #0]
 8007a36:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007a3a:	f380 8809 	msr	PSP, r0
 8007a3e:	f3bf 8f6f 	isb	sy
 8007a42:	f04f 0000 	mov.w	r0, #0
 8007a46:	f380 8811 	msr	BASEPRI, r0
 8007a4a:	f04e 0e0d 	orr.w	lr, lr, #13
 8007a4e:	4770      	bx	lr

08007a50 <pxCurrentTCBConst2>:
 8007a50:	2000097c 	.word	0x2000097c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007a54:	bf00      	nop
 8007a56:	bf00      	nop

08007a58 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007a58:	4806      	ldr	r0, [pc, #24]	; (8007a74 <prvPortStartFirstTask+0x1c>)
 8007a5a:	6800      	ldr	r0, [r0, #0]
 8007a5c:	6800      	ldr	r0, [r0, #0]
 8007a5e:	f380 8808 	msr	MSP, r0
 8007a62:	b662      	cpsie	i
 8007a64:	b661      	cpsie	f
 8007a66:	f3bf 8f4f 	dsb	sy
 8007a6a:	f3bf 8f6f 	isb	sy
 8007a6e:	df00      	svc	0
 8007a70:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007a72:	bf00      	nop
 8007a74:	e000ed08 	.word	0xe000ed08

08007a78 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b084      	sub	sp, #16
 8007a7c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007a7e:	4b32      	ldr	r3, [pc, #200]	; (8007b48 <xPortStartScheduler+0xd0>)
 8007a80:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	b2db      	uxtb	r3, r3
 8007a88:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	22ff      	movs	r2, #255	; 0xff
 8007a8e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	781b      	ldrb	r3, [r3, #0]
 8007a94:	b2db      	uxtb	r3, r3
 8007a96:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007a98:	78fb      	ldrb	r3, [r7, #3]
 8007a9a:	b2db      	uxtb	r3, r3
 8007a9c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007aa0:	b2da      	uxtb	r2, r3
 8007aa2:	4b2a      	ldr	r3, [pc, #168]	; (8007b4c <xPortStartScheduler+0xd4>)
 8007aa4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007aa6:	4b2a      	ldr	r3, [pc, #168]	; (8007b50 <xPortStartScheduler+0xd8>)
 8007aa8:	2207      	movs	r2, #7
 8007aaa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007aac:	e009      	b.n	8007ac2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007aae:	4b28      	ldr	r3, [pc, #160]	; (8007b50 <xPortStartScheduler+0xd8>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	4a26      	ldr	r2, [pc, #152]	; (8007b50 <xPortStartScheduler+0xd8>)
 8007ab6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ab8:	78fb      	ldrb	r3, [r7, #3]
 8007aba:	b2db      	uxtb	r3, r3
 8007abc:	005b      	lsls	r3, r3, #1
 8007abe:	b2db      	uxtb	r3, r3
 8007ac0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ac2:	78fb      	ldrb	r3, [r7, #3]
 8007ac4:	b2db      	uxtb	r3, r3
 8007ac6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aca:	2b80      	cmp	r3, #128	; 0x80
 8007acc:	d0ef      	beq.n	8007aae <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007ace:	4b20      	ldr	r3, [pc, #128]	; (8007b50 <xPortStartScheduler+0xd8>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f1c3 0307 	rsb	r3, r3, #7
 8007ad6:	2b04      	cmp	r3, #4
 8007ad8:	d00a      	beq.n	8007af0 <xPortStartScheduler+0x78>
	__asm volatile
 8007ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ade:	f383 8811 	msr	BASEPRI, r3
 8007ae2:	f3bf 8f6f 	isb	sy
 8007ae6:	f3bf 8f4f 	dsb	sy
 8007aea:	60bb      	str	r3, [r7, #8]
}
 8007aec:	bf00      	nop
 8007aee:	e7fe      	b.n	8007aee <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007af0:	4b17      	ldr	r3, [pc, #92]	; (8007b50 <xPortStartScheduler+0xd8>)
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	021b      	lsls	r3, r3, #8
 8007af6:	4a16      	ldr	r2, [pc, #88]	; (8007b50 <xPortStartScheduler+0xd8>)
 8007af8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007afa:	4b15      	ldr	r3, [pc, #84]	; (8007b50 <xPortStartScheduler+0xd8>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007b02:	4a13      	ldr	r2, [pc, #76]	; (8007b50 <xPortStartScheduler+0xd8>)
 8007b04:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	b2da      	uxtb	r2, r3
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007b0e:	4b11      	ldr	r3, [pc, #68]	; (8007b54 <xPortStartScheduler+0xdc>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a10      	ldr	r2, [pc, #64]	; (8007b54 <xPortStartScheduler+0xdc>)
 8007b14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007b18:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007b1a:	4b0e      	ldr	r3, [pc, #56]	; (8007b54 <xPortStartScheduler+0xdc>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	4a0d      	ldr	r2, [pc, #52]	; (8007b54 <xPortStartScheduler+0xdc>)
 8007b20:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007b24:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007b26:	f000 f8b9 	bl	8007c9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007b2a:	4b0b      	ldr	r3, [pc, #44]	; (8007b58 <xPortStartScheduler+0xe0>)
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007b30:	f7ff ff92 	bl	8007a58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007b34:	f7ff f88c 	bl	8006c50 <vTaskSwitchContext>
	prvTaskExitError();
 8007b38:	f7ff ff48 	bl	80079cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007b3c:	2300      	movs	r3, #0
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3710      	adds	r7, #16
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}
 8007b46:	bf00      	nop
 8007b48:	e000e400 	.word	0xe000e400
 8007b4c:	20000fa8 	.word	0x20000fa8
 8007b50:	20000fac 	.word	0x20000fac
 8007b54:	e000ed20 	.word	0xe000ed20
 8007b58:	20000008 	.word	0x20000008

08007b5c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b083      	sub	sp, #12
 8007b60:	af00      	add	r7, sp, #0
	__asm volatile
 8007b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b66:	f383 8811 	msr	BASEPRI, r3
 8007b6a:	f3bf 8f6f 	isb	sy
 8007b6e:	f3bf 8f4f 	dsb	sy
 8007b72:	607b      	str	r3, [r7, #4]
}
 8007b74:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007b76:	4b0f      	ldr	r3, [pc, #60]	; (8007bb4 <vPortEnterCritical+0x58>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	3301      	adds	r3, #1
 8007b7c:	4a0d      	ldr	r2, [pc, #52]	; (8007bb4 <vPortEnterCritical+0x58>)
 8007b7e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007b80:	4b0c      	ldr	r3, [pc, #48]	; (8007bb4 <vPortEnterCritical+0x58>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d10f      	bne.n	8007ba8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007b88:	4b0b      	ldr	r3, [pc, #44]	; (8007bb8 <vPortEnterCritical+0x5c>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	b2db      	uxtb	r3, r3
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d00a      	beq.n	8007ba8 <vPortEnterCritical+0x4c>
	__asm volatile
 8007b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b96:	f383 8811 	msr	BASEPRI, r3
 8007b9a:	f3bf 8f6f 	isb	sy
 8007b9e:	f3bf 8f4f 	dsb	sy
 8007ba2:	603b      	str	r3, [r7, #0]
}
 8007ba4:	bf00      	nop
 8007ba6:	e7fe      	b.n	8007ba6 <vPortEnterCritical+0x4a>
	}
}
 8007ba8:	bf00      	nop
 8007baa:	370c      	adds	r7, #12
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bc80      	pop	{r7}
 8007bb0:	4770      	bx	lr
 8007bb2:	bf00      	nop
 8007bb4:	20000008 	.word	0x20000008
 8007bb8:	e000ed04 	.word	0xe000ed04

08007bbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b083      	sub	sp, #12
 8007bc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007bc2:	4b11      	ldr	r3, [pc, #68]	; (8007c08 <vPortExitCritical+0x4c>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d10a      	bne.n	8007be0 <vPortExitCritical+0x24>
	__asm volatile
 8007bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bce:	f383 8811 	msr	BASEPRI, r3
 8007bd2:	f3bf 8f6f 	isb	sy
 8007bd6:	f3bf 8f4f 	dsb	sy
 8007bda:	607b      	str	r3, [r7, #4]
}
 8007bdc:	bf00      	nop
 8007bde:	e7fe      	b.n	8007bde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007be0:	4b09      	ldr	r3, [pc, #36]	; (8007c08 <vPortExitCritical+0x4c>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	3b01      	subs	r3, #1
 8007be6:	4a08      	ldr	r2, [pc, #32]	; (8007c08 <vPortExitCritical+0x4c>)
 8007be8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007bea:	4b07      	ldr	r3, [pc, #28]	; (8007c08 <vPortExitCritical+0x4c>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d105      	bne.n	8007bfe <vPortExitCritical+0x42>
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	f383 8811 	msr	BASEPRI, r3
}
 8007bfc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007bfe:	bf00      	nop
 8007c00:	370c      	adds	r7, #12
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bc80      	pop	{r7}
 8007c06:	4770      	bx	lr
 8007c08:	20000008 	.word	0x20000008
 8007c0c:	00000000 	.word	0x00000000

08007c10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007c10:	f3ef 8009 	mrs	r0, PSP
 8007c14:	f3bf 8f6f 	isb	sy
 8007c18:	4b0d      	ldr	r3, [pc, #52]	; (8007c50 <pxCurrentTCBConst>)
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007c20:	6010      	str	r0, [r2, #0]
 8007c22:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007c26:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007c2a:	f380 8811 	msr	BASEPRI, r0
 8007c2e:	f7ff f80f 	bl	8006c50 <vTaskSwitchContext>
 8007c32:	f04f 0000 	mov.w	r0, #0
 8007c36:	f380 8811 	msr	BASEPRI, r0
 8007c3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007c3e:	6819      	ldr	r1, [r3, #0]
 8007c40:	6808      	ldr	r0, [r1, #0]
 8007c42:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007c46:	f380 8809 	msr	PSP, r0
 8007c4a:	f3bf 8f6f 	isb	sy
 8007c4e:	4770      	bx	lr

08007c50 <pxCurrentTCBConst>:
 8007c50:	2000097c 	.word	0x2000097c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007c54:	bf00      	nop
 8007c56:	bf00      	nop

08007c58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b082      	sub	sp, #8
 8007c5c:	af00      	add	r7, sp, #0
	__asm volatile
 8007c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c62:	f383 8811 	msr	BASEPRI, r3
 8007c66:	f3bf 8f6f 	isb	sy
 8007c6a:	f3bf 8f4f 	dsb	sy
 8007c6e:	607b      	str	r3, [r7, #4]
}
 8007c70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007c72:	f7fe ff2f 	bl	8006ad4 <xTaskIncrementTick>
 8007c76:	4603      	mov	r3, r0
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d003      	beq.n	8007c84 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007c7c:	4b06      	ldr	r3, [pc, #24]	; (8007c98 <SysTick_Handler+0x40>)
 8007c7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c82:	601a      	str	r2, [r3, #0]
 8007c84:	2300      	movs	r3, #0
 8007c86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	f383 8811 	msr	BASEPRI, r3
}
 8007c8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007c90:	bf00      	nop
 8007c92:	3708      	adds	r7, #8
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}
 8007c98:	e000ed04 	.word	0xe000ed04

08007c9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007ca0:	4b0a      	ldr	r3, [pc, #40]	; (8007ccc <vPortSetupTimerInterrupt+0x30>)
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007ca6:	4b0a      	ldr	r3, [pc, #40]	; (8007cd0 <vPortSetupTimerInterrupt+0x34>)
 8007ca8:	2200      	movs	r2, #0
 8007caa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007cac:	4b09      	ldr	r3, [pc, #36]	; (8007cd4 <vPortSetupTimerInterrupt+0x38>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a09      	ldr	r2, [pc, #36]	; (8007cd8 <vPortSetupTimerInterrupt+0x3c>)
 8007cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8007cb6:	0b5b      	lsrs	r3, r3, #13
 8007cb8:	4a08      	ldr	r2, [pc, #32]	; (8007cdc <vPortSetupTimerInterrupt+0x40>)
 8007cba:	3b01      	subs	r3, #1
 8007cbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007cbe:	4b03      	ldr	r3, [pc, #12]	; (8007ccc <vPortSetupTimerInterrupt+0x30>)
 8007cc0:	2207      	movs	r2, #7
 8007cc2:	601a      	str	r2, [r3, #0]
}
 8007cc4:	bf00      	nop
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bc80      	pop	{r7}
 8007cca:	4770      	bx	lr
 8007ccc:	e000e010 	.word	0xe000e010
 8007cd0:	e000e018 	.word	0xe000e018
 8007cd4:	20000000 	.word	0x20000000
 8007cd8:	d1b71759 	.word	0xd1b71759
 8007cdc:	e000e014 	.word	0xe000e014

08007ce0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b085      	sub	sp, #20
 8007ce4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007ce6:	f3ef 8305 	mrs	r3, IPSR
 8007cea:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2b0f      	cmp	r3, #15
 8007cf0:	d914      	bls.n	8007d1c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007cf2:	4a16      	ldr	r2, [pc, #88]	; (8007d4c <vPortValidateInterruptPriority+0x6c>)
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	4413      	add	r3, r2
 8007cf8:	781b      	ldrb	r3, [r3, #0]
 8007cfa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007cfc:	4b14      	ldr	r3, [pc, #80]	; (8007d50 <vPortValidateInterruptPriority+0x70>)
 8007cfe:	781b      	ldrb	r3, [r3, #0]
 8007d00:	7afa      	ldrb	r2, [r7, #11]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d20a      	bcs.n	8007d1c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007d06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d0a:	f383 8811 	msr	BASEPRI, r3
 8007d0e:	f3bf 8f6f 	isb	sy
 8007d12:	f3bf 8f4f 	dsb	sy
 8007d16:	607b      	str	r3, [r7, #4]
}
 8007d18:	bf00      	nop
 8007d1a:	e7fe      	b.n	8007d1a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007d1c:	4b0d      	ldr	r3, [pc, #52]	; (8007d54 <vPortValidateInterruptPriority+0x74>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007d24:	4b0c      	ldr	r3, [pc, #48]	; (8007d58 <vPortValidateInterruptPriority+0x78>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	d90a      	bls.n	8007d42 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d30:	f383 8811 	msr	BASEPRI, r3
 8007d34:	f3bf 8f6f 	isb	sy
 8007d38:	f3bf 8f4f 	dsb	sy
 8007d3c:	603b      	str	r3, [r7, #0]
}
 8007d3e:	bf00      	nop
 8007d40:	e7fe      	b.n	8007d40 <vPortValidateInterruptPriority+0x60>
	}
 8007d42:	bf00      	nop
 8007d44:	3714      	adds	r7, #20
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bc80      	pop	{r7}
 8007d4a:	4770      	bx	lr
 8007d4c:	e000e3f0 	.word	0xe000e3f0
 8007d50:	20000fa8 	.word	0x20000fa8
 8007d54:	e000ed0c 	.word	0xe000ed0c
 8007d58:	20000fac 	.word	0x20000fac

08007d5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b08a      	sub	sp, #40	; 0x28
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007d64:	2300      	movs	r3, #0
 8007d66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007d68:	f7fe fdfa 	bl	8006960 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007d6c:	4b58      	ldr	r3, [pc, #352]	; (8007ed0 <pvPortMalloc+0x174>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d101      	bne.n	8007d78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007d74:	f000 f910 	bl	8007f98 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007d78:	4b56      	ldr	r3, [pc, #344]	; (8007ed4 <pvPortMalloc+0x178>)
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	4013      	ands	r3, r2
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	f040 808e 	bne.w	8007ea2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d01d      	beq.n	8007dc8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007d8c:	2208      	movs	r2, #8
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	4413      	add	r3, r2
 8007d92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f003 0307 	and.w	r3, r3, #7
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d014      	beq.n	8007dc8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f023 0307 	bic.w	r3, r3, #7
 8007da4:	3308      	adds	r3, #8
 8007da6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	f003 0307 	and.w	r3, r3, #7
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d00a      	beq.n	8007dc8 <pvPortMalloc+0x6c>
	__asm volatile
 8007db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007db6:	f383 8811 	msr	BASEPRI, r3
 8007dba:	f3bf 8f6f 	isb	sy
 8007dbe:	f3bf 8f4f 	dsb	sy
 8007dc2:	617b      	str	r3, [r7, #20]
}
 8007dc4:	bf00      	nop
 8007dc6:	e7fe      	b.n	8007dc6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d069      	beq.n	8007ea2 <pvPortMalloc+0x146>
 8007dce:	4b42      	ldr	r3, [pc, #264]	; (8007ed8 <pvPortMalloc+0x17c>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	687a      	ldr	r2, [r7, #4]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d864      	bhi.n	8007ea2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007dd8:	4b40      	ldr	r3, [pc, #256]	; (8007edc <pvPortMalloc+0x180>)
 8007dda:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007ddc:	4b3f      	ldr	r3, [pc, #252]	; (8007edc <pvPortMalloc+0x180>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007de2:	e004      	b.n	8007dee <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007de6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	687a      	ldr	r2, [r7, #4]
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d903      	bls.n	8007e00 <pvPortMalloc+0xa4>
 8007df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d1f1      	bne.n	8007de4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007e00:	4b33      	ldr	r3, [pc, #204]	; (8007ed0 <pvPortMalloc+0x174>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e06:	429a      	cmp	r2, r3
 8007e08:	d04b      	beq.n	8007ea2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007e0a:	6a3b      	ldr	r3, [r7, #32]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	2208      	movs	r2, #8
 8007e10:	4413      	add	r3, r2
 8007e12:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	6a3b      	ldr	r3, [r7, #32]
 8007e1a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e1e:	685a      	ldr	r2, [r3, #4]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	1ad2      	subs	r2, r2, r3
 8007e24:	2308      	movs	r3, #8
 8007e26:	005b      	lsls	r3, r3, #1
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	d91f      	bls.n	8007e6c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007e2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	4413      	add	r3, r2
 8007e32:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e34:	69bb      	ldr	r3, [r7, #24]
 8007e36:	f003 0307 	and.w	r3, r3, #7
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d00a      	beq.n	8007e54 <pvPortMalloc+0xf8>
	__asm volatile
 8007e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e42:	f383 8811 	msr	BASEPRI, r3
 8007e46:	f3bf 8f6f 	isb	sy
 8007e4a:	f3bf 8f4f 	dsb	sy
 8007e4e:	613b      	str	r3, [r7, #16]
}
 8007e50:	bf00      	nop
 8007e52:	e7fe      	b.n	8007e52 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e56:	685a      	ldr	r2, [r3, #4]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	1ad2      	subs	r2, r2, r3
 8007e5c:	69bb      	ldr	r3, [r7, #24]
 8007e5e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007e66:	69b8      	ldr	r0, [r7, #24]
 8007e68:	f000 f8f8 	bl	800805c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007e6c:	4b1a      	ldr	r3, [pc, #104]	; (8007ed8 <pvPortMalloc+0x17c>)
 8007e6e:	681a      	ldr	r2, [r3, #0]
 8007e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	1ad3      	subs	r3, r2, r3
 8007e76:	4a18      	ldr	r2, [pc, #96]	; (8007ed8 <pvPortMalloc+0x17c>)
 8007e78:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007e7a:	4b17      	ldr	r3, [pc, #92]	; (8007ed8 <pvPortMalloc+0x17c>)
 8007e7c:	681a      	ldr	r2, [r3, #0]
 8007e7e:	4b18      	ldr	r3, [pc, #96]	; (8007ee0 <pvPortMalloc+0x184>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	429a      	cmp	r2, r3
 8007e84:	d203      	bcs.n	8007e8e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007e86:	4b14      	ldr	r3, [pc, #80]	; (8007ed8 <pvPortMalloc+0x17c>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a15      	ldr	r2, [pc, #84]	; (8007ee0 <pvPortMalloc+0x184>)
 8007e8c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e90:	685a      	ldr	r2, [r3, #4]
 8007e92:	4b10      	ldr	r3, [pc, #64]	; (8007ed4 <pvPortMalloc+0x178>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	431a      	orrs	r2, r3
 8007e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e9a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007ea2:	f7fe fd6b 	bl	800697c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ea6:	69fb      	ldr	r3, [r7, #28]
 8007ea8:	f003 0307 	and.w	r3, r3, #7
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d00a      	beq.n	8007ec6 <pvPortMalloc+0x16a>
	__asm volatile
 8007eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb4:	f383 8811 	msr	BASEPRI, r3
 8007eb8:	f3bf 8f6f 	isb	sy
 8007ebc:	f3bf 8f4f 	dsb	sy
 8007ec0:	60fb      	str	r3, [r7, #12]
}
 8007ec2:	bf00      	nop
 8007ec4:	e7fe      	b.n	8007ec4 <pvPortMalloc+0x168>
	return pvReturn;
 8007ec6:	69fb      	ldr	r3, [r7, #28]
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3728      	adds	r7, #40	; 0x28
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}
 8007ed0:	200036c8 	.word	0x200036c8
 8007ed4:	200036d4 	.word	0x200036d4
 8007ed8:	200036cc 	.word	0x200036cc
 8007edc:	200036c0 	.word	0x200036c0
 8007ee0:	200036d0 	.word	0x200036d0

08007ee4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b086      	sub	sp, #24
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d048      	beq.n	8007f88 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007ef6:	2308      	movs	r3, #8
 8007ef8:	425b      	negs	r3, r3
 8007efa:	697a      	ldr	r2, [r7, #20]
 8007efc:	4413      	add	r3, r2
 8007efe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	685a      	ldr	r2, [r3, #4]
 8007f08:	4b21      	ldr	r3, [pc, #132]	; (8007f90 <vPortFree+0xac>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4013      	ands	r3, r2
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d10a      	bne.n	8007f28 <vPortFree+0x44>
	__asm volatile
 8007f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f16:	f383 8811 	msr	BASEPRI, r3
 8007f1a:	f3bf 8f6f 	isb	sy
 8007f1e:	f3bf 8f4f 	dsb	sy
 8007f22:	60fb      	str	r3, [r7, #12]
}
 8007f24:	bf00      	nop
 8007f26:	e7fe      	b.n	8007f26 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007f28:	693b      	ldr	r3, [r7, #16]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d00a      	beq.n	8007f46 <vPortFree+0x62>
	__asm volatile
 8007f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f34:	f383 8811 	msr	BASEPRI, r3
 8007f38:	f3bf 8f6f 	isb	sy
 8007f3c:	f3bf 8f4f 	dsb	sy
 8007f40:	60bb      	str	r3, [r7, #8]
}
 8007f42:	bf00      	nop
 8007f44:	e7fe      	b.n	8007f44 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	685a      	ldr	r2, [r3, #4]
 8007f4a:	4b11      	ldr	r3, [pc, #68]	; (8007f90 <vPortFree+0xac>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4013      	ands	r3, r2
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d019      	beq.n	8007f88 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d115      	bne.n	8007f88 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007f5c:	693b      	ldr	r3, [r7, #16]
 8007f5e:	685a      	ldr	r2, [r3, #4]
 8007f60:	4b0b      	ldr	r3, [pc, #44]	; (8007f90 <vPortFree+0xac>)
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	43db      	mvns	r3, r3
 8007f66:	401a      	ands	r2, r3
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007f6c:	f7fe fcf8 	bl	8006960 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	685a      	ldr	r2, [r3, #4]
 8007f74:	4b07      	ldr	r3, [pc, #28]	; (8007f94 <vPortFree+0xb0>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4413      	add	r3, r2
 8007f7a:	4a06      	ldr	r2, [pc, #24]	; (8007f94 <vPortFree+0xb0>)
 8007f7c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007f7e:	6938      	ldr	r0, [r7, #16]
 8007f80:	f000 f86c 	bl	800805c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007f84:	f7fe fcfa 	bl	800697c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007f88:	bf00      	nop
 8007f8a:	3718      	adds	r7, #24
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}
 8007f90:	200036d4 	.word	0x200036d4
 8007f94:	200036cc 	.word	0x200036cc

08007f98 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b085      	sub	sp, #20
 8007f9c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007f9e:	f242 7310 	movw	r3, #10000	; 0x2710
 8007fa2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007fa4:	4b27      	ldr	r3, [pc, #156]	; (8008044 <prvHeapInit+0xac>)
 8007fa6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f003 0307 	and.w	r3, r3, #7
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d00c      	beq.n	8007fcc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	3307      	adds	r3, #7
 8007fb6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	f023 0307 	bic.w	r3, r3, #7
 8007fbe:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007fc0:	68ba      	ldr	r2, [r7, #8]
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	1ad3      	subs	r3, r2, r3
 8007fc6:	4a1f      	ldr	r2, [pc, #124]	; (8008044 <prvHeapInit+0xac>)
 8007fc8:	4413      	add	r3, r2
 8007fca:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007fd0:	4a1d      	ldr	r2, [pc, #116]	; (8008048 <prvHeapInit+0xb0>)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007fd6:	4b1c      	ldr	r3, [pc, #112]	; (8008048 <prvHeapInit+0xb0>)
 8007fd8:	2200      	movs	r2, #0
 8007fda:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	68ba      	ldr	r2, [r7, #8]
 8007fe0:	4413      	add	r3, r2
 8007fe2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007fe4:	2208      	movs	r2, #8
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	1a9b      	subs	r3, r3, r2
 8007fea:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	f023 0307 	bic.w	r3, r3, #7
 8007ff2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	4a15      	ldr	r2, [pc, #84]	; (800804c <prvHeapInit+0xb4>)
 8007ff8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007ffa:	4b14      	ldr	r3, [pc, #80]	; (800804c <prvHeapInit+0xb4>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2200      	movs	r2, #0
 8008000:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008002:	4b12      	ldr	r3, [pc, #72]	; (800804c <prvHeapInit+0xb4>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	2200      	movs	r2, #0
 8008008:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	68fa      	ldr	r2, [r7, #12]
 8008012:	1ad2      	subs	r2, r2, r3
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008018:	4b0c      	ldr	r3, [pc, #48]	; (800804c <prvHeapInit+0xb4>)
 800801a:	681a      	ldr	r2, [r3, #0]
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	685b      	ldr	r3, [r3, #4]
 8008024:	4a0a      	ldr	r2, [pc, #40]	; (8008050 <prvHeapInit+0xb8>)
 8008026:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	4a09      	ldr	r2, [pc, #36]	; (8008054 <prvHeapInit+0xbc>)
 800802e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008030:	4b09      	ldr	r3, [pc, #36]	; (8008058 <prvHeapInit+0xc0>)
 8008032:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008036:	601a      	str	r2, [r3, #0]
}
 8008038:	bf00      	nop
 800803a:	3714      	adds	r7, #20
 800803c:	46bd      	mov	sp, r7
 800803e:	bc80      	pop	{r7}
 8008040:	4770      	bx	lr
 8008042:	bf00      	nop
 8008044:	20000fb0 	.word	0x20000fb0
 8008048:	200036c0 	.word	0x200036c0
 800804c:	200036c8 	.word	0x200036c8
 8008050:	200036d0 	.word	0x200036d0
 8008054:	200036cc 	.word	0x200036cc
 8008058:	200036d4 	.word	0x200036d4

0800805c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800805c:	b480      	push	{r7}
 800805e:	b085      	sub	sp, #20
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008064:	4b27      	ldr	r3, [pc, #156]	; (8008104 <prvInsertBlockIntoFreeList+0xa8>)
 8008066:	60fb      	str	r3, [r7, #12]
 8008068:	e002      	b.n	8008070 <prvInsertBlockIntoFreeList+0x14>
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	60fb      	str	r3, [r7, #12]
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	429a      	cmp	r2, r3
 8008078:	d8f7      	bhi.n	800806a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	68ba      	ldr	r2, [r7, #8]
 8008084:	4413      	add	r3, r2
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	429a      	cmp	r2, r3
 800808a:	d108      	bne.n	800809e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	685a      	ldr	r2, [r3, #4]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	685b      	ldr	r3, [r3, #4]
 8008094:	441a      	add	r2, r3
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	685b      	ldr	r3, [r3, #4]
 80080a6:	68ba      	ldr	r2, [r7, #8]
 80080a8:	441a      	add	r2, r3
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	429a      	cmp	r2, r3
 80080b0:	d118      	bne.n	80080e4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681a      	ldr	r2, [r3, #0]
 80080b6:	4b14      	ldr	r3, [pc, #80]	; (8008108 <prvInsertBlockIntoFreeList+0xac>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d00d      	beq.n	80080da <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	685a      	ldr	r2, [r3, #4]
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	685b      	ldr	r3, [r3, #4]
 80080c8:	441a      	add	r2, r3
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	681a      	ldr	r2, [r3, #0]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	601a      	str	r2, [r3, #0]
 80080d8:	e008      	b.n	80080ec <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80080da:	4b0b      	ldr	r3, [pc, #44]	; (8008108 <prvInsertBlockIntoFreeList+0xac>)
 80080dc:	681a      	ldr	r2, [r3, #0]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	601a      	str	r2, [r3, #0]
 80080e2:	e003      	b.n	80080ec <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681a      	ldr	r2, [r3, #0]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80080ec:	68fa      	ldr	r2, [r7, #12]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d002      	beq.n	80080fa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	687a      	ldr	r2, [r7, #4]
 80080f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80080fa:	bf00      	nop
 80080fc:	3714      	adds	r7, #20
 80080fe:	46bd      	mov	sp, r7
 8008100:	bc80      	pop	{r7}
 8008102:	4770      	bx	lr
 8008104:	200036c0 	.word	0x200036c0
 8008108:	200036c8 	.word	0x200036c8

0800810c <atof>:
 800810c:	2100      	movs	r1, #0
 800810e:	f001 bf29 	b.w	8009f64 <strtod>
	...

08008114 <__errno>:
 8008114:	4b01      	ldr	r3, [pc, #4]	; (800811c <__errno+0x8>)
 8008116:	6818      	ldr	r0, [r3, #0]
 8008118:	4770      	bx	lr
 800811a:	bf00      	nop
 800811c:	2000000c 	.word	0x2000000c

08008120 <std>:
 8008120:	2300      	movs	r3, #0
 8008122:	b510      	push	{r4, lr}
 8008124:	4604      	mov	r4, r0
 8008126:	e9c0 3300 	strd	r3, r3, [r0]
 800812a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800812e:	6083      	str	r3, [r0, #8]
 8008130:	8181      	strh	r1, [r0, #12]
 8008132:	6643      	str	r3, [r0, #100]	; 0x64
 8008134:	81c2      	strh	r2, [r0, #14]
 8008136:	6183      	str	r3, [r0, #24]
 8008138:	4619      	mov	r1, r3
 800813a:	2208      	movs	r2, #8
 800813c:	305c      	adds	r0, #92	; 0x5c
 800813e:	f000 f91a 	bl	8008376 <memset>
 8008142:	4b05      	ldr	r3, [pc, #20]	; (8008158 <std+0x38>)
 8008144:	6224      	str	r4, [r4, #32]
 8008146:	6263      	str	r3, [r4, #36]	; 0x24
 8008148:	4b04      	ldr	r3, [pc, #16]	; (800815c <std+0x3c>)
 800814a:	62a3      	str	r3, [r4, #40]	; 0x28
 800814c:	4b04      	ldr	r3, [pc, #16]	; (8008160 <std+0x40>)
 800814e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008150:	4b04      	ldr	r3, [pc, #16]	; (8008164 <std+0x44>)
 8008152:	6323      	str	r3, [r4, #48]	; 0x30
 8008154:	bd10      	pop	{r4, pc}
 8008156:	bf00      	nop
 8008158:	0800925d 	.word	0x0800925d
 800815c:	0800927f 	.word	0x0800927f
 8008160:	080092b7 	.word	0x080092b7
 8008164:	080092db 	.word	0x080092db

08008168 <_cleanup_r>:
 8008168:	4901      	ldr	r1, [pc, #4]	; (8008170 <_cleanup_r+0x8>)
 800816a:	f000 b8af 	b.w	80082cc <_fwalk_reent>
 800816e:	bf00      	nop
 8008170:	0800afe1 	.word	0x0800afe1

08008174 <__sfmoreglue>:
 8008174:	b570      	push	{r4, r5, r6, lr}
 8008176:	2568      	movs	r5, #104	; 0x68
 8008178:	1e4a      	subs	r2, r1, #1
 800817a:	4355      	muls	r5, r2
 800817c:	460e      	mov	r6, r1
 800817e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008182:	f000 f901 	bl	8008388 <_malloc_r>
 8008186:	4604      	mov	r4, r0
 8008188:	b140      	cbz	r0, 800819c <__sfmoreglue+0x28>
 800818a:	2100      	movs	r1, #0
 800818c:	e9c0 1600 	strd	r1, r6, [r0]
 8008190:	300c      	adds	r0, #12
 8008192:	60a0      	str	r0, [r4, #8]
 8008194:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008198:	f000 f8ed 	bl	8008376 <memset>
 800819c:	4620      	mov	r0, r4
 800819e:	bd70      	pop	{r4, r5, r6, pc}

080081a0 <__sfp_lock_acquire>:
 80081a0:	4801      	ldr	r0, [pc, #4]	; (80081a8 <__sfp_lock_acquire+0x8>)
 80081a2:	f000 b8d8 	b.w	8008356 <__retarget_lock_acquire_recursive>
 80081a6:	bf00      	nop
 80081a8:	20003b20 	.word	0x20003b20

080081ac <__sfp_lock_release>:
 80081ac:	4801      	ldr	r0, [pc, #4]	; (80081b4 <__sfp_lock_release+0x8>)
 80081ae:	f000 b8d3 	b.w	8008358 <__retarget_lock_release_recursive>
 80081b2:	bf00      	nop
 80081b4:	20003b20 	.word	0x20003b20

080081b8 <__sinit_lock_acquire>:
 80081b8:	4801      	ldr	r0, [pc, #4]	; (80081c0 <__sinit_lock_acquire+0x8>)
 80081ba:	f000 b8cc 	b.w	8008356 <__retarget_lock_acquire_recursive>
 80081be:	bf00      	nop
 80081c0:	20003b1b 	.word	0x20003b1b

080081c4 <__sinit_lock_release>:
 80081c4:	4801      	ldr	r0, [pc, #4]	; (80081cc <__sinit_lock_release+0x8>)
 80081c6:	f000 b8c7 	b.w	8008358 <__retarget_lock_release_recursive>
 80081ca:	bf00      	nop
 80081cc:	20003b1b 	.word	0x20003b1b

080081d0 <__sinit>:
 80081d0:	b510      	push	{r4, lr}
 80081d2:	4604      	mov	r4, r0
 80081d4:	f7ff fff0 	bl	80081b8 <__sinit_lock_acquire>
 80081d8:	69a3      	ldr	r3, [r4, #24]
 80081da:	b11b      	cbz	r3, 80081e4 <__sinit+0x14>
 80081dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081e0:	f7ff bff0 	b.w	80081c4 <__sinit_lock_release>
 80081e4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80081e8:	6523      	str	r3, [r4, #80]	; 0x50
 80081ea:	4b13      	ldr	r3, [pc, #76]	; (8008238 <__sinit+0x68>)
 80081ec:	4a13      	ldr	r2, [pc, #76]	; (800823c <__sinit+0x6c>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	62a2      	str	r2, [r4, #40]	; 0x28
 80081f2:	42a3      	cmp	r3, r4
 80081f4:	bf08      	it	eq
 80081f6:	2301      	moveq	r3, #1
 80081f8:	4620      	mov	r0, r4
 80081fa:	bf08      	it	eq
 80081fc:	61a3      	streq	r3, [r4, #24]
 80081fe:	f000 f81f 	bl	8008240 <__sfp>
 8008202:	6060      	str	r0, [r4, #4]
 8008204:	4620      	mov	r0, r4
 8008206:	f000 f81b 	bl	8008240 <__sfp>
 800820a:	60a0      	str	r0, [r4, #8]
 800820c:	4620      	mov	r0, r4
 800820e:	f000 f817 	bl	8008240 <__sfp>
 8008212:	2200      	movs	r2, #0
 8008214:	2104      	movs	r1, #4
 8008216:	60e0      	str	r0, [r4, #12]
 8008218:	6860      	ldr	r0, [r4, #4]
 800821a:	f7ff ff81 	bl	8008120 <std>
 800821e:	2201      	movs	r2, #1
 8008220:	2109      	movs	r1, #9
 8008222:	68a0      	ldr	r0, [r4, #8]
 8008224:	f7ff ff7c 	bl	8008120 <std>
 8008228:	2202      	movs	r2, #2
 800822a:	2112      	movs	r1, #18
 800822c:	68e0      	ldr	r0, [r4, #12]
 800822e:	f7ff ff77 	bl	8008120 <std>
 8008232:	2301      	movs	r3, #1
 8008234:	61a3      	str	r3, [r4, #24]
 8008236:	e7d1      	b.n	80081dc <__sinit+0xc>
 8008238:	0800ce38 	.word	0x0800ce38
 800823c:	08008169 	.word	0x08008169

08008240 <__sfp>:
 8008240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008242:	4607      	mov	r7, r0
 8008244:	f7ff ffac 	bl	80081a0 <__sfp_lock_acquire>
 8008248:	4b1e      	ldr	r3, [pc, #120]	; (80082c4 <__sfp+0x84>)
 800824a:	681e      	ldr	r6, [r3, #0]
 800824c:	69b3      	ldr	r3, [r6, #24]
 800824e:	b913      	cbnz	r3, 8008256 <__sfp+0x16>
 8008250:	4630      	mov	r0, r6
 8008252:	f7ff ffbd 	bl	80081d0 <__sinit>
 8008256:	3648      	adds	r6, #72	; 0x48
 8008258:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800825c:	3b01      	subs	r3, #1
 800825e:	d503      	bpl.n	8008268 <__sfp+0x28>
 8008260:	6833      	ldr	r3, [r6, #0]
 8008262:	b30b      	cbz	r3, 80082a8 <__sfp+0x68>
 8008264:	6836      	ldr	r6, [r6, #0]
 8008266:	e7f7      	b.n	8008258 <__sfp+0x18>
 8008268:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800826c:	b9d5      	cbnz	r5, 80082a4 <__sfp+0x64>
 800826e:	4b16      	ldr	r3, [pc, #88]	; (80082c8 <__sfp+0x88>)
 8008270:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008274:	60e3      	str	r3, [r4, #12]
 8008276:	6665      	str	r5, [r4, #100]	; 0x64
 8008278:	f000 f86c 	bl	8008354 <__retarget_lock_init_recursive>
 800827c:	f7ff ff96 	bl	80081ac <__sfp_lock_release>
 8008280:	2208      	movs	r2, #8
 8008282:	4629      	mov	r1, r5
 8008284:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008288:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800828c:	6025      	str	r5, [r4, #0]
 800828e:	61a5      	str	r5, [r4, #24]
 8008290:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008294:	f000 f86f 	bl	8008376 <memset>
 8008298:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800829c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80082a0:	4620      	mov	r0, r4
 80082a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082a4:	3468      	adds	r4, #104	; 0x68
 80082a6:	e7d9      	b.n	800825c <__sfp+0x1c>
 80082a8:	2104      	movs	r1, #4
 80082aa:	4638      	mov	r0, r7
 80082ac:	f7ff ff62 	bl	8008174 <__sfmoreglue>
 80082b0:	4604      	mov	r4, r0
 80082b2:	6030      	str	r0, [r6, #0]
 80082b4:	2800      	cmp	r0, #0
 80082b6:	d1d5      	bne.n	8008264 <__sfp+0x24>
 80082b8:	f7ff ff78 	bl	80081ac <__sfp_lock_release>
 80082bc:	230c      	movs	r3, #12
 80082be:	603b      	str	r3, [r7, #0]
 80082c0:	e7ee      	b.n	80082a0 <__sfp+0x60>
 80082c2:	bf00      	nop
 80082c4:	0800ce38 	.word	0x0800ce38
 80082c8:	ffff0001 	.word	0xffff0001

080082cc <_fwalk_reent>:
 80082cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082d0:	4606      	mov	r6, r0
 80082d2:	4688      	mov	r8, r1
 80082d4:	2700      	movs	r7, #0
 80082d6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80082da:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80082de:	f1b9 0901 	subs.w	r9, r9, #1
 80082e2:	d505      	bpl.n	80082f0 <_fwalk_reent+0x24>
 80082e4:	6824      	ldr	r4, [r4, #0]
 80082e6:	2c00      	cmp	r4, #0
 80082e8:	d1f7      	bne.n	80082da <_fwalk_reent+0xe>
 80082ea:	4638      	mov	r0, r7
 80082ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082f0:	89ab      	ldrh	r3, [r5, #12]
 80082f2:	2b01      	cmp	r3, #1
 80082f4:	d907      	bls.n	8008306 <_fwalk_reent+0x3a>
 80082f6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80082fa:	3301      	adds	r3, #1
 80082fc:	d003      	beq.n	8008306 <_fwalk_reent+0x3a>
 80082fe:	4629      	mov	r1, r5
 8008300:	4630      	mov	r0, r6
 8008302:	47c0      	blx	r8
 8008304:	4307      	orrs	r7, r0
 8008306:	3568      	adds	r5, #104	; 0x68
 8008308:	e7e9      	b.n	80082de <_fwalk_reent+0x12>
	...

0800830c <__libc_init_array>:
 800830c:	b570      	push	{r4, r5, r6, lr}
 800830e:	2600      	movs	r6, #0
 8008310:	4d0c      	ldr	r5, [pc, #48]	; (8008344 <__libc_init_array+0x38>)
 8008312:	4c0d      	ldr	r4, [pc, #52]	; (8008348 <__libc_init_array+0x3c>)
 8008314:	1b64      	subs	r4, r4, r5
 8008316:	10a4      	asrs	r4, r4, #2
 8008318:	42a6      	cmp	r6, r4
 800831a:	d109      	bne.n	8008330 <__libc_init_array+0x24>
 800831c:	f004 fc36 	bl	800cb8c <_init>
 8008320:	2600      	movs	r6, #0
 8008322:	4d0a      	ldr	r5, [pc, #40]	; (800834c <__libc_init_array+0x40>)
 8008324:	4c0a      	ldr	r4, [pc, #40]	; (8008350 <__libc_init_array+0x44>)
 8008326:	1b64      	subs	r4, r4, r5
 8008328:	10a4      	asrs	r4, r4, #2
 800832a:	42a6      	cmp	r6, r4
 800832c:	d105      	bne.n	800833a <__libc_init_array+0x2e>
 800832e:	bd70      	pop	{r4, r5, r6, pc}
 8008330:	f855 3b04 	ldr.w	r3, [r5], #4
 8008334:	4798      	blx	r3
 8008336:	3601      	adds	r6, #1
 8008338:	e7ee      	b.n	8008318 <__libc_init_array+0xc>
 800833a:	f855 3b04 	ldr.w	r3, [r5], #4
 800833e:	4798      	blx	r3
 8008340:	3601      	adds	r6, #1
 8008342:	e7f2      	b.n	800832a <__libc_init_array+0x1e>
 8008344:	0800d2e8 	.word	0x0800d2e8
 8008348:	0800d2e8 	.word	0x0800d2e8
 800834c:	0800d2e8 	.word	0x0800d2e8
 8008350:	0800d2ec 	.word	0x0800d2ec

08008354 <__retarget_lock_init_recursive>:
 8008354:	4770      	bx	lr

08008356 <__retarget_lock_acquire_recursive>:
 8008356:	4770      	bx	lr

08008358 <__retarget_lock_release_recursive>:
 8008358:	4770      	bx	lr

0800835a <memcpy>:
 800835a:	440a      	add	r2, r1
 800835c:	4291      	cmp	r1, r2
 800835e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008362:	d100      	bne.n	8008366 <memcpy+0xc>
 8008364:	4770      	bx	lr
 8008366:	b510      	push	{r4, lr}
 8008368:	f811 4b01 	ldrb.w	r4, [r1], #1
 800836c:	4291      	cmp	r1, r2
 800836e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008372:	d1f9      	bne.n	8008368 <memcpy+0xe>
 8008374:	bd10      	pop	{r4, pc}

08008376 <memset>:
 8008376:	4603      	mov	r3, r0
 8008378:	4402      	add	r2, r0
 800837a:	4293      	cmp	r3, r2
 800837c:	d100      	bne.n	8008380 <memset+0xa>
 800837e:	4770      	bx	lr
 8008380:	f803 1b01 	strb.w	r1, [r3], #1
 8008384:	e7f9      	b.n	800837a <memset+0x4>
	...

08008388 <_malloc_r>:
 8008388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800838a:	1ccd      	adds	r5, r1, #3
 800838c:	f025 0503 	bic.w	r5, r5, #3
 8008390:	3508      	adds	r5, #8
 8008392:	2d0c      	cmp	r5, #12
 8008394:	bf38      	it	cc
 8008396:	250c      	movcc	r5, #12
 8008398:	2d00      	cmp	r5, #0
 800839a:	4606      	mov	r6, r0
 800839c:	db01      	blt.n	80083a2 <_malloc_r+0x1a>
 800839e:	42a9      	cmp	r1, r5
 80083a0:	d903      	bls.n	80083aa <_malloc_r+0x22>
 80083a2:	230c      	movs	r3, #12
 80083a4:	6033      	str	r3, [r6, #0]
 80083a6:	2000      	movs	r0, #0
 80083a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083aa:	f003 fa0b 	bl	800b7c4 <__malloc_lock>
 80083ae:	4921      	ldr	r1, [pc, #132]	; (8008434 <_malloc_r+0xac>)
 80083b0:	680a      	ldr	r2, [r1, #0]
 80083b2:	4614      	mov	r4, r2
 80083b4:	b99c      	cbnz	r4, 80083de <_malloc_r+0x56>
 80083b6:	4f20      	ldr	r7, [pc, #128]	; (8008438 <_malloc_r+0xb0>)
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	b923      	cbnz	r3, 80083c6 <_malloc_r+0x3e>
 80083bc:	4621      	mov	r1, r4
 80083be:	4630      	mov	r0, r6
 80083c0:	f000 ff18 	bl	80091f4 <_sbrk_r>
 80083c4:	6038      	str	r0, [r7, #0]
 80083c6:	4629      	mov	r1, r5
 80083c8:	4630      	mov	r0, r6
 80083ca:	f000 ff13 	bl	80091f4 <_sbrk_r>
 80083ce:	1c43      	adds	r3, r0, #1
 80083d0:	d123      	bne.n	800841a <_malloc_r+0x92>
 80083d2:	230c      	movs	r3, #12
 80083d4:	4630      	mov	r0, r6
 80083d6:	6033      	str	r3, [r6, #0]
 80083d8:	f003 f9fa 	bl	800b7d0 <__malloc_unlock>
 80083dc:	e7e3      	b.n	80083a6 <_malloc_r+0x1e>
 80083de:	6823      	ldr	r3, [r4, #0]
 80083e0:	1b5b      	subs	r3, r3, r5
 80083e2:	d417      	bmi.n	8008414 <_malloc_r+0x8c>
 80083e4:	2b0b      	cmp	r3, #11
 80083e6:	d903      	bls.n	80083f0 <_malloc_r+0x68>
 80083e8:	6023      	str	r3, [r4, #0]
 80083ea:	441c      	add	r4, r3
 80083ec:	6025      	str	r5, [r4, #0]
 80083ee:	e004      	b.n	80083fa <_malloc_r+0x72>
 80083f0:	6863      	ldr	r3, [r4, #4]
 80083f2:	42a2      	cmp	r2, r4
 80083f4:	bf0c      	ite	eq
 80083f6:	600b      	streq	r3, [r1, #0]
 80083f8:	6053      	strne	r3, [r2, #4]
 80083fa:	4630      	mov	r0, r6
 80083fc:	f003 f9e8 	bl	800b7d0 <__malloc_unlock>
 8008400:	f104 000b 	add.w	r0, r4, #11
 8008404:	1d23      	adds	r3, r4, #4
 8008406:	f020 0007 	bic.w	r0, r0, #7
 800840a:	1ac2      	subs	r2, r0, r3
 800840c:	d0cc      	beq.n	80083a8 <_malloc_r+0x20>
 800840e:	1a1b      	subs	r3, r3, r0
 8008410:	50a3      	str	r3, [r4, r2]
 8008412:	e7c9      	b.n	80083a8 <_malloc_r+0x20>
 8008414:	4622      	mov	r2, r4
 8008416:	6864      	ldr	r4, [r4, #4]
 8008418:	e7cc      	b.n	80083b4 <_malloc_r+0x2c>
 800841a:	1cc4      	adds	r4, r0, #3
 800841c:	f024 0403 	bic.w	r4, r4, #3
 8008420:	42a0      	cmp	r0, r4
 8008422:	d0e3      	beq.n	80083ec <_malloc_r+0x64>
 8008424:	1a21      	subs	r1, r4, r0
 8008426:	4630      	mov	r0, r6
 8008428:	f000 fee4 	bl	80091f4 <_sbrk_r>
 800842c:	3001      	adds	r0, #1
 800842e:	d1dd      	bne.n	80083ec <_malloc_r+0x64>
 8008430:	e7cf      	b.n	80083d2 <_malloc_r+0x4a>
 8008432:	bf00      	nop
 8008434:	200036d8 	.word	0x200036d8
 8008438:	200036dc 	.word	0x200036dc

0800843c <__cvt>:
 800843c:	2b00      	cmp	r3, #0
 800843e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008442:	461f      	mov	r7, r3
 8008444:	bfbb      	ittet	lt
 8008446:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800844a:	461f      	movlt	r7, r3
 800844c:	2300      	movge	r3, #0
 800844e:	232d      	movlt	r3, #45	; 0x2d
 8008450:	b088      	sub	sp, #32
 8008452:	4614      	mov	r4, r2
 8008454:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008456:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008458:	7013      	strb	r3, [r2, #0]
 800845a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800845c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8008460:	f023 0820 	bic.w	r8, r3, #32
 8008464:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008468:	d005      	beq.n	8008476 <__cvt+0x3a>
 800846a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800846e:	d100      	bne.n	8008472 <__cvt+0x36>
 8008470:	3501      	adds	r5, #1
 8008472:	2302      	movs	r3, #2
 8008474:	e000      	b.n	8008478 <__cvt+0x3c>
 8008476:	2303      	movs	r3, #3
 8008478:	aa07      	add	r2, sp, #28
 800847a:	9204      	str	r2, [sp, #16]
 800847c:	aa06      	add	r2, sp, #24
 800847e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8008482:	e9cd 3500 	strd	r3, r5, [sp]
 8008486:	4622      	mov	r2, r4
 8008488:	463b      	mov	r3, r7
 800848a:	f001 ff35 	bl	800a2f8 <_dtoa_r>
 800848e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008492:	4606      	mov	r6, r0
 8008494:	d102      	bne.n	800849c <__cvt+0x60>
 8008496:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008498:	07db      	lsls	r3, r3, #31
 800849a:	d522      	bpl.n	80084e2 <__cvt+0xa6>
 800849c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80084a0:	eb06 0905 	add.w	r9, r6, r5
 80084a4:	d110      	bne.n	80084c8 <__cvt+0x8c>
 80084a6:	7833      	ldrb	r3, [r6, #0]
 80084a8:	2b30      	cmp	r3, #48	; 0x30
 80084aa:	d10a      	bne.n	80084c2 <__cvt+0x86>
 80084ac:	2200      	movs	r2, #0
 80084ae:	2300      	movs	r3, #0
 80084b0:	4620      	mov	r0, r4
 80084b2:	4639      	mov	r1, r7
 80084b4:	f7f8 fa78 	bl	80009a8 <__aeabi_dcmpeq>
 80084b8:	b918      	cbnz	r0, 80084c2 <__cvt+0x86>
 80084ba:	f1c5 0501 	rsb	r5, r5, #1
 80084be:	f8ca 5000 	str.w	r5, [sl]
 80084c2:	f8da 3000 	ldr.w	r3, [sl]
 80084c6:	4499      	add	r9, r3
 80084c8:	2200      	movs	r2, #0
 80084ca:	2300      	movs	r3, #0
 80084cc:	4620      	mov	r0, r4
 80084ce:	4639      	mov	r1, r7
 80084d0:	f7f8 fa6a 	bl	80009a8 <__aeabi_dcmpeq>
 80084d4:	b108      	cbz	r0, 80084da <__cvt+0x9e>
 80084d6:	f8cd 901c 	str.w	r9, [sp, #28]
 80084da:	2230      	movs	r2, #48	; 0x30
 80084dc:	9b07      	ldr	r3, [sp, #28]
 80084de:	454b      	cmp	r3, r9
 80084e0:	d307      	bcc.n	80084f2 <__cvt+0xb6>
 80084e2:	4630      	mov	r0, r6
 80084e4:	9b07      	ldr	r3, [sp, #28]
 80084e6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80084e8:	1b9b      	subs	r3, r3, r6
 80084ea:	6013      	str	r3, [r2, #0]
 80084ec:	b008      	add	sp, #32
 80084ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084f2:	1c59      	adds	r1, r3, #1
 80084f4:	9107      	str	r1, [sp, #28]
 80084f6:	701a      	strb	r2, [r3, #0]
 80084f8:	e7f0      	b.n	80084dc <__cvt+0xa0>

080084fa <__exponent>:
 80084fa:	4603      	mov	r3, r0
 80084fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084fe:	2900      	cmp	r1, #0
 8008500:	f803 2b02 	strb.w	r2, [r3], #2
 8008504:	bfb6      	itet	lt
 8008506:	222d      	movlt	r2, #45	; 0x2d
 8008508:	222b      	movge	r2, #43	; 0x2b
 800850a:	4249      	neglt	r1, r1
 800850c:	2909      	cmp	r1, #9
 800850e:	7042      	strb	r2, [r0, #1]
 8008510:	dd2b      	ble.n	800856a <__exponent+0x70>
 8008512:	f10d 0407 	add.w	r4, sp, #7
 8008516:	46a4      	mov	ip, r4
 8008518:	270a      	movs	r7, #10
 800851a:	fb91 f6f7 	sdiv	r6, r1, r7
 800851e:	460a      	mov	r2, r1
 8008520:	46a6      	mov	lr, r4
 8008522:	fb07 1516 	mls	r5, r7, r6, r1
 8008526:	2a63      	cmp	r2, #99	; 0x63
 8008528:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800852c:	4631      	mov	r1, r6
 800852e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008532:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008536:	dcf0      	bgt.n	800851a <__exponent+0x20>
 8008538:	3130      	adds	r1, #48	; 0x30
 800853a:	f1ae 0502 	sub.w	r5, lr, #2
 800853e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008542:	4629      	mov	r1, r5
 8008544:	1c44      	adds	r4, r0, #1
 8008546:	4561      	cmp	r1, ip
 8008548:	d30a      	bcc.n	8008560 <__exponent+0x66>
 800854a:	f10d 0209 	add.w	r2, sp, #9
 800854e:	eba2 020e 	sub.w	r2, r2, lr
 8008552:	4565      	cmp	r5, ip
 8008554:	bf88      	it	hi
 8008556:	2200      	movhi	r2, #0
 8008558:	4413      	add	r3, r2
 800855a:	1a18      	subs	r0, r3, r0
 800855c:	b003      	add	sp, #12
 800855e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008560:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008564:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008568:	e7ed      	b.n	8008546 <__exponent+0x4c>
 800856a:	2330      	movs	r3, #48	; 0x30
 800856c:	3130      	adds	r1, #48	; 0x30
 800856e:	7083      	strb	r3, [r0, #2]
 8008570:	70c1      	strb	r1, [r0, #3]
 8008572:	1d03      	adds	r3, r0, #4
 8008574:	e7f1      	b.n	800855a <__exponent+0x60>
	...

08008578 <_printf_float>:
 8008578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800857c:	b091      	sub	sp, #68	; 0x44
 800857e:	460c      	mov	r4, r1
 8008580:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8008584:	4616      	mov	r6, r2
 8008586:	461f      	mov	r7, r3
 8008588:	4605      	mov	r5, r0
 800858a:	f003 f8dd 	bl	800b748 <_localeconv_r>
 800858e:	6803      	ldr	r3, [r0, #0]
 8008590:	4618      	mov	r0, r3
 8008592:	9309      	str	r3, [sp, #36]	; 0x24
 8008594:	f7f7 fddc 	bl	8000150 <strlen>
 8008598:	2300      	movs	r3, #0
 800859a:	930e      	str	r3, [sp, #56]	; 0x38
 800859c:	f8d8 3000 	ldr.w	r3, [r8]
 80085a0:	900a      	str	r0, [sp, #40]	; 0x28
 80085a2:	3307      	adds	r3, #7
 80085a4:	f023 0307 	bic.w	r3, r3, #7
 80085a8:	f103 0208 	add.w	r2, r3, #8
 80085ac:	f894 9018 	ldrb.w	r9, [r4, #24]
 80085b0:	f8d4 b000 	ldr.w	fp, [r4]
 80085b4:	f8c8 2000 	str.w	r2, [r8]
 80085b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085bc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80085c0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80085c4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80085c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80085ca:	f04f 32ff 	mov.w	r2, #4294967295
 80085ce:	4640      	mov	r0, r8
 80085d0:	4b9c      	ldr	r3, [pc, #624]	; (8008844 <_printf_float+0x2cc>)
 80085d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80085d4:	f7f8 fa1a 	bl	8000a0c <__aeabi_dcmpun>
 80085d8:	bb70      	cbnz	r0, 8008638 <_printf_float+0xc0>
 80085da:	f04f 32ff 	mov.w	r2, #4294967295
 80085de:	4640      	mov	r0, r8
 80085e0:	4b98      	ldr	r3, [pc, #608]	; (8008844 <_printf_float+0x2cc>)
 80085e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80085e4:	f7f8 f9f4 	bl	80009d0 <__aeabi_dcmple>
 80085e8:	bb30      	cbnz	r0, 8008638 <_printf_float+0xc0>
 80085ea:	2200      	movs	r2, #0
 80085ec:	2300      	movs	r3, #0
 80085ee:	4640      	mov	r0, r8
 80085f0:	4651      	mov	r1, sl
 80085f2:	f7f8 f9e3 	bl	80009bc <__aeabi_dcmplt>
 80085f6:	b110      	cbz	r0, 80085fe <_printf_float+0x86>
 80085f8:	232d      	movs	r3, #45	; 0x2d
 80085fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085fe:	4b92      	ldr	r3, [pc, #584]	; (8008848 <_printf_float+0x2d0>)
 8008600:	4892      	ldr	r0, [pc, #584]	; (800884c <_printf_float+0x2d4>)
 8008602:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008606:	bf94      	ite	ls
 8008608:	4698      	movls	r8, r3
 800860a:	4680      	movhi	r8, r0
 800860c:	2303      	movs	r3, #3
 800860e:	f04f 0a00 	mov.w	sl, #0
 8008612:	6123      	str	r3, [r4, #16]
 8008614:	f02b 0304 	bic.w	r3, fp, #4
 8008618:	6023      	str	r3, [r4, #0]
 800861a:	4633      	mov	r3, r6
 800861c:	4621      	mov	r1, r4
 800861e:	4628      	mov	r0, r5
 8008620:	9700      	str	r7, [sp, #0]
 8008622:	aa0f      	add	r2, sp, #60	; 0x3c
 8008624:	f000 f9d4 	bl	80089d0 <_printf_common>
 8008628:	3001      	adds	r0, #1
 800862a:	f040 8090 	bne.w	800874e <_printf_float+0x1d6>
 800862e:	f04f 30ff 	mov.w	r0, #4294967295
 8008632:	b011      	add	sp, #68	; 0x44
 8008634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008638:	4642      	mov	r2, r8
 800863a:	4653      	mov	r3, sl
 800863c:	4640      	mov	r0, r8
 800863e:	4651      	mov	r1, sl
 8008640:	f7f8 f9e4 	bl	8000a0c <__aeabi_dcmpun>
 8008644:	b148      	cbz	r0, 800865a <_printf_float+0xe2>
 8008646:	f1ba 0f00 	cmp.w	sl, #0
 800864a:	bfb8      	it	lt
 800864c:	232d      	movlt	r3, #45	; 0x2d
 800864e:	4880      	ldr	r0, [pc, #512]	; (8008850 <_printf_float+0x2d8>)
 8008650:	bfb8      	it	lt
 8008652:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008656:	4b7f      	ldr	r3, [pc, #508]	; (8008854 <_printf_float+0x2dc>)
 8008658:	e7d3      	b.n	8008602 <_printf_float+0x8a>
 800865a:	6863      	ldr	r3, [r4, #4]
 800865c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008660:	1c5a      	adds	r2, r3, #1
 8008662:	d142      	bne.n	80086ea <_printf_float+0x172>
 8008664:	2306      	movs	r3, #6
 8008666:	6063      	str	r3, [r4, #4]
 8008668:	2200      	movs	r2, #0
 800866a:	9206      	str	r2, [sp, #24]
 800866c:	aa0e      	add	r2, sp, #56	; 0x38
 800866e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8008672:	aa0d      	add	r2, sp, #52	; 0x34
 8008674:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8008678:	9203      	str	r2, [sp, #12]
 800867a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800867e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008682:	6023      	str	r3, [r4, #0]
 8008684:	6863      	ldr	r3, [r4, #4]
 8008686:	4642      	mov	r2, r8
 8008688:	9300      	str	r3, [sp, #0]
 800868a:	4628      	mov	r0, r5
 800868c:	4653      	mov	r3, sl
 800868e:	910b      	str	r1, [sp, #44]	; 0x2c
 8008690:	f7ff fed4 	bl	800843c <__cvt>
 8008694:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008696:	4680      	mov	r8, r0
 8008698:	2947      	cmp	r1, #71	; 0x47
 800869a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800869c:	d108      	bne.n	80086b0 <_printf_float+0x138>
 800869e:	1cc8      	adds	r0, r1, #3
 80086a0:	db02      	blt.n	80086a8 <_printf_float+0x130>
 80086a2:	6863      	ldr	r3, [r4, #4]
 80086a4:	4299      	cmp	r1, r3
 80086a6:	dd40      	ble.n	800872a <_printf_float+0x1b2>
 80086a8:	f1a9 0902 	sub.w	r9, r9, #2
 80086ac:	fa5f f989 	uxtb.w	r9, r9
 80086b0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80086b4:	d81f      	bhi.n	80086f6 <_printf_float+0x17e>
 80086b6:	464a      	mov	r2, r9
 80086b8:	3901      	subs	r1, #1
 80086ba:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80086be:	910d      	str	r1, [sp, #52]	; 0x34
 80086c0:	f7ff ff1b 	bl	80084fa <__exponent>
 80086c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80086c6:	4682      	mov	sl, r0
 80086c8:	1813      	adds	r3, r2, r0
 80086ca:	2a01      	cmp	r2, #1
 80086cc:	6123      	str	r3, [r4, #16]
 80086ce:	dc02      	bgt.n	80086d6 <_printf_float+0x15e>
 80086d0:	6822      	ldr	r2, [r4, #0]
 80086d2:	07d2      	lsls	r2, r2, #31
 80086d4:	d501      	bpl.n	80086da <_printf_float+0x162>
 80086d6:	3301      	adds	r3, #1
 80086d8:	6123      	str	r3, [r4, #16]
 80086da:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d09b      	beq.n	800861a <_printf_float+0xa2>
 80086e2:	232d      	movs	r3, #45	; 0x2d
 80086e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086e8:	e797      	b.n	800861a <_printf_float+0xa2>
 80086ea:	2947      	cmp	r1, #71	; 0x47
 80086ec:	d1bc      	bne.n	8008668 <_printf_float+0xf0>
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d1ba      	bne.n	8008668 <_printf_float+0xf0>
 80086f2:	2301      	movs	r3, #1
 80086f4:	e7b7      	b.n	8008666 <_printf_float+0xee>
 80086f6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80086fa:	d118      	bne.n	800872e <_printf_float+0x1b6>
 80086fc:	2900      	cmp	r1, #0
 80086fe:	6863      	ldr	r3, [r4, #4]
 8008700:	dd0b      	ble.n	800871a <_printf_float+0x1a2>
 8008702:	6121      	str	r1, [r4, #16]
 8008704:	b913      	cbnz	r3, 800870c <_printf_float+0x194>
 8008706:	6822      	ldr	r2, [r4, #0]
 8008708:	07d0      	lsls	r0, r2, #31
 800870a:	d502      	bpl.n	8008712 <_printf_float+0x19a>
 800870c:	3301      	adds	r3, #1
 800870e:	440b      	add	r3, r1
 8008710:	6123      	str	r3, [r4, #16]
 8008712:	f04f 0a00 	mov.w	sl, #0
 8008716:	65a1      	str	r1, [r4, #88]	; 0x58
 8008718:	e7df      	b.n	80086da <_printf_float+0x162>
 800871a:	b913      	cbnz	r3, 8008722 <_printf_float+0x1aa>
 800871c:	6822      	ldr	r2, [r4, #0]
 800871e:	07d2      	lsls	r2, r2, #31
 8008720:	d501      	bpl.n	8008726 <_printf_float+0x1ae>
 8008722:	3302      	adds	r3, #2
 8008724:	e7f4      	b.n	8008710 <_printf_float+0x198>
 8008726:	2301      	movs	r3, #1
 8008728:	e7f2      	b.n	8008710 <_printf_float+0x198>
 800872a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800872e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008730:	4299      	cmp	r1, r3
 8008732:	db05      	blt.n	8008740 <_printf_float+0x1c8>
 8008734:	6823      	ldr	r3, [r4, #0]
 8008736:	6121      	str	r1, [r4, #16]
 8008738:	07d8      	lsls	r0, r3, #31
 800873a:	d5ea      	bpl.n	8008712 <_printf_float+0x19a>
 800873c:	1c4b      	adds	r3, r1, #1
 800873e:	e7e7      	b.n	8008710 <_printf_float+0x198>
 8008740:	2900      	cmp	r1, #0
 8008742:	bfcc      	ite	gt
 8008744:	2201      	movgt	r2, #1
 8008746:	f1c1 0202 	rsble	r2, r1, #2
 800874a:	4413      	add	r3, r2
 800874c:	e7e0      	b.n	8008710 <_printf_float+0x198>
 800874e:	6823      	ldr	r3, [r4, #0]
 8008750:	055a      	lsls	r2, r3, #21
 8008752:	d407      	bmi.n	8008764 <_printf_float+0x1ec>
 8008754:	6923      	ldr	r3, [r4, #16]
 8008756:	4642      	mov	r2, r8
 8008758:	4631      	mov	r1, r6
 800875a:	4628      	mov	r0, r5
 800875c:	47b8      	blx	r7
 800875e:	3001      	adds	r0, #1
 8008760:	d12b      	bne.n	80087ba <_printf_float+0x242>
 8008762:	e764      	b.n	800862e <_printf_float+0xb6>
 8008764:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008768:	f240 80dd 	bls.w	8008926 <_printf_float+0x3ae>
 800876c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008770:	2200      	movs	r2, #0
 8008772:	2300      	movs	r3, #0
 8008774:	f7f8 f918 	bl	80009a8 <__aeabi_dcmpeq>
 8008778:	2800      	cmp	r0, #0
 800877a:	d033      	beq.n	80087e4 <_printf_float+0x26c>
 800877c:	2301      	movs	r3, #1
 800877e:	4631      	mov	r1, r6
 8008780:	4628      	mov	r0, r5
 8008782:	4a35      	ldr	r2, [pc, #212]	; (8008858 <_printf_float+0x2e0>)
 8008784:	47b8      	blx	r7
 8008786:	3001      	adds	r0, #1
 8008788:	f43f af51 	beq.w	800862e <_printf_float+0xb6>
 800878c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008790:	429a      	cmp	r2, r3
 8008792:	db02      	blt.n	800879a <_printf_float+0x222>
 8008794:	6823      	ldr	r3, [r4, #0]
 8008796:	07d8      	lsls	r0, r3, #31
 8008798:	d50f      	bpl.n	80087ba <_printf_float+0x242>
 800879a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800879e:	4631      	mov	r1, r6
 80087a0:	4628      	mov	r0, r5
 80087a2:	47b8      	blx	r7
 80087a4:	3001      	adds	r0, #1
 80087a6:	f43f af42 	beq.w	800862e <_printf_float+0xb6>
 80087aa:	f04f 0800 	mov.w	r8, #0
 80087ae:	f104 091a 	add.w	r9, r4, #26
 80087b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80087b4:	3b01      	subs	r3, #1
 80087b6:	4543      	cmp	r3, r8
 80087b8:	dc09      	bgt.n	80087ce <_printf_float+0x256>
 80087ba:	6823      	ldr	r3, [r4, #0]
 80087bc:	079b      	lsls	r3, r3, #30
 80087be:	f100 8102 	bmi.w	80089c6 <_printf_float+0x44e>
 80087c2:	68e0      	ldr	r0, [r4, #12]
 80087c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80087c6:	4298      	cmp	r0, r3
 80087c8:	bfb8      	it	lt
 80087ca:	4618      	movlt	r0, r3
 80087cc:	e731      	b.n	8008632 <_printf_float+0xba>
 80087ce:	2301      	movs	r3, #1
 80087d0:	464a      	mov	r2, r9
 80087d2:	4631      	mov	r1, r6
 80087d4:	4628      	mov	r0, r5
 80087d6:	47b8      	blx	r7
 80087d8:	3001      	adds	r0, #1
 80087da:	f43f af28 	beq.w	800862e <_printf_float+0xb6>
 80087de:	f108 0801 	add.w	r8, r8, #1
 80087e2:	e7e6      	b.n	80087b2 <_printf_float+0x23a>
 80087e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	dc38      	bgt.n	800885c <_printf_float+0x2e4>
 80087ea:	2301      	movs	r3, #1
 80087ec:	4631      	mov	r1, r6
 80087ee:	4628      	mov	r0, r5
 80087f0:	4a19      	ldr	r2, [pc, #100]	; (8008858 <_printf_float+0x2e0>)
 80087f2:	47b8      	blx	r7
 80087f4:	3001      	adds	r0, #1
 80087f6:	f43f af1a 	beq.w	800862e <_printf_float+0xb6>
 80087fa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80087fe:	4313      	orrs	r3, r2
 8008800:	d102      	bne.n	8008808 <_printf_float+0x290>
 8008802:	6823      	ldr	r3, [r4, #0]
 8008804:	07d9      	lsls	r1, r3, #31
 8008806:	d5d8      	bpl.n	80087ba <_printf_float+0x242>
 8008808:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800880c:	4631      	mov	r1, r6
 800880e:	4628      	mov	r0, r5
 8008810:	47b8      	blx	r7
 8008812:	3001      	adds	r0, #1
 8008814:	f43f af0b 	beq.w	800862e <_printf_float+0xb6>
 8008818:	f04f 0900 	mov.w	r9, #0
 800881c:	f104 0a1a 	add.w	sl, r4, #26
 8008820:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008822:	425b      	negs	r3, r3
 8008824:	454b      	cmp	r3, r9
 8008826:	dc01      	bgt.n	800882c <_printf_float+0x2b4>
 8008828:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800882a:	e794      	b.n	8008756 <_printf_float+0x1de>
 800882c:	2301      	movs	r3, #1
 800882e:	4652      	mov	r2, sl
 8008830:	4631      	mov	r1, r6
 8008832:	4628      	mov	r0, r5
 8008834:	47b8      	blx	r7
 8008836:	3001      	adds	r0, #1
 8008838:	f43f aef9 	beq.w	800862e <_printf_float+0xb6>
 800883c:	f109 0901 	add.w	r9, r9, #1
 8008840:	e7ee      	b.n	8008820 <_printf_float+0x2a8>
 8008842:	bf00      	nop
 8008844:	7fefffff 	.word	0x7fefffff
 8008848:	0800ce3c 	.word	0x0800ce3c
 800884c:	0800ce40 	.word	0x0800ce40
 8008850:	0800ce48 	.word	0x0800ce48
 8008854:	0800ce44 	.word	0x0800ce44
 8008858:	0800ce4c 	.word	0x0800ce4c
 800885c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800885e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008860:	429a      	cmp	r2, r3
 8008862:	bfa8      	it	ge
 8008864:	461a      	movge	r2, r3
 8008866:	2a00      	cmp	r2, #0
 8008868:	4691      	mov	r9, r2
 800886a:	dc37      	bgt.n	80088dc <_printf_float+0x364>
 800886c:	f04f 0b00 	mov.w	fp, #0
 8008870:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008874:	f104 021a 	add.w	r2, r4, #26
 8008878:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800887c:	ebaa 0309 	sub.w	r3, sl, r9
 8008880:	455b      	cmp	r3, fp
 8008882:	dc33      	bgt.n	80088ec <_printf_float+0x374>
 8008884:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008888:	429a      	cmp	r2, r3
 800888a:	db3b      	blt.n	8008904 <_printf_float+0x38c>
 800888c:	6823      	ldr	r3, [r4, #0]
 800888e:	07da      	lsls	r2, r3, #31
 8008890:	d438      	bmi.n	8008904 <_printf_float+0x38c>
 8008892:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008894:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008896:	eba2 030a 	sub.w	r3, r2, sl
 800889a:	eba2 0901 	sub.w	r9, r2, r1
 800889e:	4599      	cmp	r9, r3
 80088a0:	bfa8      	it	ge
 80088a2:	4699      	movge	r9, r3
 80088a4:	f1b9 0f00 	cmp.w	r9, #0
 80088a8:	dc34      	bgt.n	8008914 <_printf_float+0x39c>
 80088aa:	f04f 0800 	mov.w	r8, #0
 80088ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088b2:	f104 0a1a 	add.w	sl, r4, #26
 80088b6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80088ba:	1a9b      	subs	r3, r3, r2
 80088bc:	eba3 0309 	sub.w	r3, r3, r9
 80088c0:	4543      	cmp	r3, r8
 80088c2:	f77f af7a 	ble.w	80087ba <_printf_float+0x242>
 80088c6:	2301      	movs	r3, #1
 80088c8:	4652      	mov	r2, sl
 80088ca:	4631      	mov	r1, r6
 80088cc:	4628      	mov	r0, r5
 80088ce:	47b8      	blx	r7
 80088d0:	3001      	adds	r0, #1
 80088d2:	f43f aeac 	beq.w	800862e <_printf_float+0xb6>
 80088d6:	f108 0801 	add.w	r8, r8, #1
 80088da:	e7ec      	b.n	80088b6 <_printf_float+0x33e>
 80088dc:	4613      	mov	r3, r2
 80088de:	4631      	mov	r1, r6
 80088e0:	4642      	mov	r2, r8
 80088e2:	4628      	mov	r0, r5
 80088e4:	47b8      	blx	r7
 80088e6:	3001      	adds	r0, #1
 80088e8:	d1c0      	bne.n	800886c <_printf_float+0x2f4>
 80088ea:	e6a0      	b.n	800862e <_printf_float+0xb6>
 80088ec:	2301      	movs	r3, #1
 80088ee:	4631      	mov	r1, r6
 80088f0:	4628      	mov	r0, r5
 80088f2:	920b      	str	r2, [sp, #44]	; 0x2c
 80088f4:	47b8      	blx	r7
 80088f6:	3001      	adds	r0, #1
 80088f8:	f43f ae99 	beq.w	800862e <_printf_float+0xb6>
 80088fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80088fe:	f10b 0b01 	add.w	fp, fp, #1
 8008902:	e7b9      	b.n	8008878 <_printf_float+0x300>
 8008904:	4631      	mov	r1, r6
 8008906:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800890a:	4628      	mov	r0, r5
 800890c:	47b8      	blx	r7
 800890e:	3001      	adds	r0, #1
 8008910:	d1bf      	bne.n	8008892 <_printf_float+0x31a>
 8008912:	e68c      	b.n	800862e <_printf_float+0xb6>
 8008914:	464b      	mov	r3, r9
 8008916:	4631      	mov	r1, r6
 8008918:	4628      	mov	r0, r5
 800891a:	eb08 020a 	add.w	r2, r8, sl
 800891e:	47b8      	blx	r7
 8008920:	3001      	adds	r0, #1
 8008922:	d1c2      	bne.n	80088aa <_printf_float+0x332>
 8008924:	e683      	b.n	800862e <_printf_float+0xb6>
 8008926:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008928:	2a01      	cmp	r2, #1
 800892a:	dc01      	bgt.n	8008930 <_printf_float+0x3b8>
 800892c:	07db      	lsls	r3, r3, #31
 800892e:	d537      	bpl.n	80089a0 <_printf_float+0x428>
 8008930:	2301      	movs	r3, #1
 8008932:	4642      	mov	r2, r8
 8008934:	4631      	mov	r1, r6
 8008936:	4628      	mov	r0, r5
 8008938:	47b8      	blx	r7
 800893a:	3001      	adds	r0, #1
 800893c:	f43f ae77 	beq.w	800862e <_printf_float+0xb6>
 8008940:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008944:	4631      	mov	r1, r6
 8008946:	4628      	mov	r0, r5
 8008948:	47b8      	blx	r7
 800894a:	3001      	adds	r0, #1
 800894c:	f43f ae6f 	beq.w	800862e <_printf_float+0xb6>
 8008950:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008954:	2200      	movs	r2, #0
 8008956:	2300      	movs	r3, #0
 8008958:	f7f8 f826 	bl	80009a8 <__aeabi_dcmpeq>
 800895c:	b9d8      	cbnz	r0, 8008996 <_printf_float+0x41e>
 800895e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008960:	f108 0201 	add.w	r2, r8, #1
 8008964:	3b01      	subs	r3, #1
 8008966:	4631      	mov	r1, r6
 8008968:	4628      	mov	r0, r5
 800896a:	47b8      	blx	r7
 800896c:	3001      	adds	r0, #1
 800896e:	d10e      	bne.n	800898e <_printf_float+0x416>
 8008970:	e65d      	b.n	800862e <_printf_float+0xb6>
 8008972:	2301      	movs	r3, #1
 8008974:	464a      	mov	r2, r9
 8008976:	4631      	mov	r1, r6
 8008978:	4628      	mov	r0, r5
 800897a:	47b8      	blx	r7
 800897c:	3001      	adds	r0, #1
 800897e:	f43f ae56 	beq.w	800862e <_printf_float+0xb6>
 8008982:	f108 0801 	add.w	r8, r8, #1
 8008986:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008988:	3b01      	subs	r3, #1
 800898a:	4543      	cmp	r3, r8
 800898c:	dcf1      	bgt.n	8008972 <_printf_float+0x3fa>
 800898e:	4653      	mov	r3, sl
 8008990:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008994:	e6e0      	b.n	8008758 <_printf_float+0x1e0>
 8008996:	f04f 0800 	mov.w	r8, #0
 800899a:	f104 091a 	add.w	r9, r4, #26
 800899e:	e7f2      	b.n	8008986 <_printf_float+0x40e>
 80089a0:	2301      	movs	r3, #1
 80089a2:	4642      	mov	r2, r8
 80089a4:	e7df      	b.n	8008966 <_printf_float+0x3ee>
 80089a6:	2301      	movs	r3, #1
 80089a8:	464a      	mov	r2, r9
 80089aa:	4631      	mov	r1, r6
 80089ac:	4628      	mov	r0, r5
 80089ae:	47b8      	blx	r7
 80089b0:	3001      	adds	r0, #1
 80089b2:	f43f ae3c 	beq.w	800862e <_printf_float+0xb6>
 80089b6:	f108 0801 	add.w	r8, r8, #1
 80089ba:	68e3      	ldr	r3, [r4, #12]
 80089bc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80089be:	1a5b      	subs	r3, r3, r1
 80089c0:	4543      	cmp	r3, r8
 80089c2:	dcf0      	bgt.n	80089a6 <_printf_float+0x42e>
 80089c4:	e6fd      	b.n	80087c2 <_printf_float+0x24a>
 80089c6:	f04f 0800 	mov.w	r8, #0
 80089ca:	f104 0919 	add.w	r9, r4, #25
 80089ce:	e7f4      	b.n	80089ba <_printf_float+0x442>

080089d0 <_printf_common>:
 80089d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089d4:	4616      	mov	r6, r2
 80089d6:	4699      	mov	r9, r3
 80089d8:	688a      	ldr	r2, [r1, #8]
 80089da:	690b      	ldr	r3, [r1, #16]
 80089dc:	4607      	mov	r7, r0
 80089de:	4293      	cmp	r3, r2
 80089e0:	bfb8      	it	lt
 80089e2:	4613      	movlt	r3, r2
 80089e4:	6033      	str	r3, [r6, #0]
 80089e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80089ea:	460c      	mov	r4, r1
 80089ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80089f0:	b10a      	cbz	r2, 80089f6 <_printf_common+0x26>
 80089f2:	3301      	adds	r3, #1
 80089f4:	6033      	str	r3, [r6, #0]
 80089f6:	6823      	ldr	r3, [r4, #0]
 80089f8:	0699      	lsls	r1, r3, #26
 80089fa:	bf42      	ittt	mi
 80089fc:	6833      	ldrmi	r3, [r6, #0]
 80089fe:	3302      	addmi	r3, #2
 8008a00:	6033      	strmi	r3, [r6, #0]
 8008a02:	6825      	ldr	r5, [r4, #0]
 8008a04:	f015 0506 	ands.w	r5, r5, #6
 8008a08:	d106      	bne.n	8008a18 <_printf_common+0x48>
 8008a0a:	f104 0a19 	add.w	sl, r4, #25
 8008a0e:	68e3      	ldr	r3, [r4, #12]
 8008a10:	6832      	ldr	r2, [r6, #0]
 8008a12:	1a9b      	subs	r3, r3, r2
 8008a14:	42ab      	cmp	r3, r5
 8008a16:	dc28      	bgt.n	8008a6a <_printf_common+0x9a>
 8008a18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008a1c:	1e13      	subs	r3, r2, #0
 8008a1e:	6822      	ldr	r2, [r4, #0]
 8008a20:	bf18      	it	ne
 8008a22:	2301      	movne	r3, #1
 8008a24:	0692      	lsls	r2, r2, #26
 8008a26:	d42d      	bmi.n	8008a84 <_printf_common+0xb4>
 8008a28:	4649      	mov	r1, r9
 8008a2a:	4638      	mov	r0, r7
 8008a2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a30:	47c0      	blx	r8
 8008a32:	3001      	adds	r0, #1
 8008a34:	d020      	beq.n	8008a78 <_printf_common+0xa8>
 8008a36:	6823      	ldr	r3, [r4, #0]
 8008a38:	68e5      	ldr	r5, [r4, #12]
 8008a3a:	f003 0306 	and.w	r3, r3, #6
 8008a3e:	2b04      	cmp	r3, #4
 8008a40:	bf18      	it	ne
 8008a42:	2500      	movne	r5, #0
 8008a44:	6832      	ldr	r2, [r6, #0]
 8008a46:	f04f 0600 	mov.w	r6, #0
 8008a4a:	68a3      	ldr	r3, [r4, #8]
 8008a4c:	bf08      	it	eq
 8008a4e:	1aad      	subeq	r5, r5, r2
 8008a50:	6922      	ldr	r2, [r4, #16]
 8008a52:	bf08      	it	eq
 8008a54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	bfc4      	itt	gt
 8008a5c:	1a9b      	subgt	r3, r3, r2
 8008a5e:	18ed      	addgt	r5, r5, r3
 8008a60:	341a      	adds	r4, #26
 8008a62:	42b5      	cmp	r5, r6
 8008a64:	d11a      	bne.n	8008a9c <_printf_common+0xcc>
 8008a66:	2000      	movs	r0, #0
 8008a68:	e008      	b.n	8008a7c <_printf_common+0xac>
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	4652      	mov	r2, sl
 8008a6e:	4649      	mov	r1, r9
 8008a70:	4638      	mov	r0, r7
 8008a72:	47c0      	blx	r8
 8008a74:	3001      	adds	r0, #1
 8008a76:	d103      	bne.n	8008a80 <_printf_common+0xb0>
 8008a78:	f04f 30ff 	mov.w	r0, #4294967295
 8008a7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a80:	3501      	adds	r5, #1
 8008a82:	e7c4      	b.n	8008a0e <_printf_common+0x3e>
 8008a84:	2030      	movs	r0, #48	; 0x30
 8008a86:	18e1      	adds	r1, r4, r3
 8008a88:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008a8c:	1c5a      	adds	r2, r3, #1
 8008a8e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008a92:	4422      	add	r2, r4
 8008a94:	3302      	adds	r3, #2
 8008a96:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008a9a:	e7c5      	b.n	8008a28 <_printf_common+0x58>
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	4622      	mov	r2, r4
 8008aa0:	4649      	mov	r1, r9
 8008aa2:	4638      	mov	r0, r7
 8008aa4:	47c0      	blx	r8
 8008aa6:	3001      	adds	r0, #1
 8008aa8:	d0e6      	beq.n	8008a78 <_printf_common+0xa8>
 8008aaa:	3601      	adds	r6, #1
 8008aac:	e7d9      	b.n	8008a62 <_printf_common+0x92>
	...

08008ab0 <_printf_i>:
 8008ab0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ab4:	460c      	mov	r4, r1
 8008ab6:	7e27      	ldrb	r7, [r4, #24]
 8008ab8:	4691      	mov	r9, r2
 8008aba:	2f78      	cmp	r7, #120	; 0x78
 8008abc:	4680      	mov	r8, r0
 8008abe:	469a      	mov	sl, r3
 8008ac0:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008ac2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008ac6:	d807      	bhi.n	8008ad8 <_printf_i+0x28>
 8008ac8:	2f62      	cmp	r7, #98	; 0x62
 8008aca:	d80a      	bhi.n	8008ae2 <_printf_i+0x32>
 8008acc:	2f00      	cmp	r7, #0
 8008ace:	f000 80d9 	beq.w	8008c84 <_printf_i+0x1d4>
 8008ad2:	2f58      	cmp	r7, #88	; 0x58
 8008ad4:	f000 80a4 	beq.w	8008c20 <_printf_i+0x170>
 8008ad8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008adc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008ae0:	e03a      	b.n	8008b58 <_printf_i+0xa8>
 8008ae2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008ae6:	2b15      	cmp	r3, #21
 8008ae8:	d8f6      	bhi.n	8008ad8 <_printf_i+0x28>
 8008aea:	a001      	add	r0, pc, #4	; (adr r0, 8008af0 <_printf_i+0x40>)
 8008aec:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008af0:	08008b49 	.word	0x08008b49
 8008af4:	08008b5d 	.word	0x08008b5d
 8008af8:	08008ad9 	.word	0x08008ad9
 8008afc:	08008ad9 	.word	0x08008ad9
 8008b00:	08008ad9 	.word	0x08008ad9
 8008b04:	08008ad9 	.word	0x08008ad9
 8008b08:	08008b5d 	.word	0x08008b5d
 8008b0c:	08008ad9 	.word	0x08008ad9
 8008b10:	08008ad9 	.word	0x08008ad9
 8008b14:	08008ad9 	.word	0x08008ad9
 8008b18:	08008ad9 	.word	0x08008ad9
 8008b1c:	08008c6b 	.word	0x08008c6b
 8008b20:	08008b8d 	.word	0x08008b8d
 8008b24:	08008c4d 	.word	0x08008c4d
 8008b28:	08008ad9 	.word	0x08008ad9
 8008b2c:	08008ad9 	.word	0x08008ad9
 8008b30:	08008c8d 	.word	0x08008c8d
 8008b34:	08008ad9 	.word	0x08008ad9
 8008b38:	08008b8d 	.word	0x08008b8d
 8008b3c:	08008ad9 	.word	0x08008ad9
 8008b40:	08008ad9 	.word	0x08008ad9
 8008b44:	08008c55 	.word	0x08008c55
 8008b48:	680b      	ldr	r3, [r1, #0]
 8008b4a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008b4e:	1d1a      	adds	r2, r3, #4
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	600a      	str	r2, [r1, #0]
 8008b54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008b58:	2301      	movs	r3, #1
 8008b5a:	e0a4      	b.n	8008ca6 <_printf_i+0x1f6>
 8008b5c:	6825      	ldr	r5, [r4, #0]
 8008b5e:	6808      	ldr	r0, [r1, #0]
 8008b60:	062e      	lsls	r6, r5, #24
 8008b62:	f100 0304 	add.w	r3, r0, #4
 8008b66:	d50a      	bpl.n	8008b7e <_printf_i+0xce>
 8008b68:	6805      	ldr	r5, [r0, #0]
 8008b6a:	600b      	str	r3, [r1, #0]
 8008b6c:	2d00      	cmp	r5, #0
 8008b6e:	da03      	bge.n	8008b78 <_printf_i+0xc8>
 8008b70:	232d      	movs	r3, #45	; 0x2d
 8008b72:	426d      	negs	r5, r5
 8008b74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b78:	230a      	movs	r3, #10
 8008b7a:	485e      	ldr	r0, [pc, #376]	; (8008cf4 <_printf_i+0x244>)
 8008b7c:	e019      	b.n	8008bb2 <_printf_i+0x102>
 8008b7e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008b82:	6805      	ldr	r5, [r0, #0]
 8008b84:	600b      	str	r3, [r1, #0]
 8008b86:	bf18      	it	ne
 8008b88:	b22d      	sxthne	r5, r5
 8008b8a:	e7ef      	b.n	8008b6c <_printf_i+0xbc>
 8008b8c:	680b      	ldr	r3, [r1, #0]
 8008b8e:	6825      	ldr	r5, [r4, #0]
 8008b90:	1d18      	adds	r0, r3, #4
 8008b92:	6008      	str	r0, [r1, #0]
 8008b94:	0628      	lsls	r0, r5, #24
 8008b96:	d501      	bpl.n	8008b9c <_printf_i+0xec>
 8008b98:	681d      	ldr	r5, [r3, #0]
 8008b9a:	e002      	b.n	8008ba2 <_printf_i+0xf2>
 8008b9c:	0669      	lsls	r1, r5, #25
 8008b9e:	d5fb      	bpl.n	8008b98 <_printf_i+0xe8>
 8008ba0:	881d      	ldrh	r5, [r3, #0]
 8008ba2:	2f6f      	cmp	r7, #111	; 0x6f
 8008ba4:	bf0c      	ite	eq
 8008ba6:	2308      	moveq	r3, #8
 8008ba8:	230a      	movne	r3, #10
 8008baa:	4852      	ldr	r0, [pc, #328]	; (8008cf4 <_printf_i+0x244>)
 8008bac:	2100      	movs	r1, #0
 8008bae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008bb2:	6866      	ldr	r6, [r4, #4]
 8008bb4:	2e00      	cmp	r6, #0
 8008bb6:	bfa8      	it	ge
 8008bb8:	6821      	ldrge	r1, [r4, #0]
 8008bba:	60a6      	str	r6, [r4, #8]
 8008bbc:	bfa4      	itt	ge
 8008bbe:	f021 0104 	bicge.w	r1, r1, #4
 8008bc2:	6021      	strge	r1, [r4, #0]
 8008bc4:	b90d      	cbnz	r5, 8008bca <_printf_i+0x11a>
 8008bc6:	2e00      	cmp	r6, #0
 8008bc8:	d04d      	beq.n	8008c66 <_printf_i+0x1b6>
 8008bca:	4616      	mov	r6, r2
 8008bcc:	fbb5 f1f3 	udiv	r1, r5, r3
 8008bd0:	fb03 5711 	mls	r7, r3, r1, r5
 8008bd4:	5dc7      	ldrb	r7, [r0, r7]
 8008bd6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008bda:	462f      	mov	r7, r5
 8008bdc:	42bb      	cmp	r3, r7
 8008bde:	460d      	mov	r5, r1
 8008be0:	d9f4      	bls.n	8008bcc <_printf_i+0x11c>
 8008be2:	2b08      	cmp	r3, #8
 8008be4:	d10b      	bne.n	8008bfe <_printf_i+0x14e>
 8008be6:	6823      	ldr	r3, [r4, #0]
 8008be8:	07df      	lsls	r7, r3, #31
 8008bea:	d508      	bpl.n	8008bfe <_printf_i+0x14e>
 8008bec:	6923      	ldr	r3, [r4, #16]
 8008bee:	6861      	ldr	r1, [r4, #4]
 8008bf0:	4299      	cmp	r1, r3
 8008bf2:	bfde      	ittt	le
 8008bf4:	2330      	movle	r3, #48	; 0x30
 8008bf6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008bfa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008bfe:	1b92      	subs	r2, r2, r6
 8008c00:	6122      	str	r2, [r4, #16]
 8008c02:	464b      	mov	r3, r9
 8008c04:	4621      	mov	r1, r4
 8008c06:	4640      	mov	r0, r8
 8008c08:	f8cd a000 	str.w	sl, [sp]
 8008c0c:	aa03      	add	r2, sp, #12
 8008c0e:	f7ff fedf 	bl	80089d0 <_printf_common>
 8008c12:	3001      	adds	r0, #1
 8008c14:	d14c      	bne.n	8008cb0 <_printf_i+0x200>
 8008c16:	f04f 30ff 	mov.w	r0, #4294967295
 8008c1a:	b004      	add	sp, #16
 8008c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c20:	4834      	ldr	r0, [pc, #208]	; (8008cf4 <_printf_i+0x244>)
 8008c22:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008c26:	680e      	ldr	r6, [r1, #0]
 8008c28:	6823      	ldr	r3, [r4, #0]
 8008c2a:	f856 5b04 	ldr.w	r5, [r6], #4
 8008c2e:	061f      	lsls	r7, r3, #24
 8008c30:	600e      	str	r6, [r1, #0]
 8008c32:	d514      	bpl.n	8008c5e <_printf_i+0x1ae>
 8008c34:	07d9      	lsls	r1, r3, #31
 8008c36:	bf44      	itt	mi
 8008c38:	f043 0320 	orrmi.w	r3, r3, #32
 8008c3c:	6023      	strmi	r3, [r4, #0]
 8008c3e:	b91d      	cbnz	r5, 8008c48 <_printf_i+0x198>
 8008c40:	6823      	ldr	r3, [r4, #0]
 8008c42:	f023 0320 	bic.w	r3, r3, #32
 8008c46:	6023      	str	r3, [r4, #0]
 8008c48:	2310      	movs	r3, #16
 8008c4a:	e7af      	b.n	8008bac <_printf_i+0xfc>
 8008c4c:	6823      	ldr	r3, [r4, #0]
 8008c4e:	f043 0320 	orr.w	r3, r3, #32
 8008c52:	6023      	str	r3, [r4, #0]
 8008c54:	2378      	movs	r3, #120	; 0x78
 8008c56:	4828      	ldr	r0, [pc, #160]	; (8008cf8 <_printf_i+0x248>)
 8008c58:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008c5c:	e7e3      	b.n	8008c26 <_printf_i+0x176>
 8008c5e:	065e      	lsls	r6, r3, #25
 8008c60:	bf48      	it	mi
 8008c62:	b2ad      	uxthmi	r5, r5
 8008c64:	e7e6      	b.n	8008c34 <_printf_i+0x184>
 8008c66:	4616      	mov	r6, r2
 8008c68:	e7bb      	b.n	8008be2 <_printf_i+0x132>
 8008c6a:	680b      	ldr	r3, [r1, #0]
 8008c6c:	6826      	ldr	r6, [r4, #0]
 8008c6e:	1d1d      	adds	r5, r3, #4
 8008c70:	6960      	ldr	r0, [r4, #20]
 8008c72:	600d      	str	r5, [r1, #0]
 8008c74:	0635      	lsls	r5, r6, #24
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	d501      	bpl.n	8008c7e <_printf_i+0x1ce>
 8008c7a:	6018      	str	r0, [r3, #0]
 8008c7c:	e002      	b.n	8008c84 <_printf_i+0x1d4>
 8008c7e:	0671      	lsls	r1, r6, #25
 8008c80:	d5fb      	bpl.n	8008c7a <_printf_i+0x1ca>
 8008c82:	8018      	strh	r0, [r3, #0]
 8008c84:	2300      	movs	r3, #0
 8008c86:	4616      	mov	r6, r2
 8008c88:	6123      	str	r3, [r4, #16]
 8008c8a:	e7ba      	b.n	8008c02 <_printf_i+0x152>
 8008c8c:	680b      	ldr	r3, [r1, #0]
 8008c8e:	1d1a      	adds	r2, r3, #4
 8008c90:	600a      	str	r2, [r1, #0]
 8008c92:	681e      	ldr	r6, [r3, #0]
 8008c94:	2100      	movs	r1, #0
 8008c96:	4630      	mov	r0, r6
 8008c98:	6862      	ldr	r2, [r4, #4]
 8008c9a:	f002 fd85 	bl	800b7a8 <memchr>
 8008c9e:	b108      	cbz	r0, 8008ca4 <_printf_i+0x1f4>
 8008ca0:	1b80      	subs	r0, r0, r6
 8008ca2:	6060      	str	r0, [r4, #4]
 8008ca4:	6863      	ldr	r3, [r4, #4]
 8008ca6:	6123      	str	r3, [r4, #16]
 8008ca8:	2300      	movs	r3, #0
 8008caa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008cae:	e7a8      	b.n	8008c02 <_printf_i+0x152>
 8008cb0:	4632      	mov	r2, r6
 8008cb2:	4649      	mov	r1, r9
 8008cb4:	4640      	mov	r0, r8
 8008cb6:	6923      	ldr	r3, [r4, #16]
 8008cb8:	47d0      	blx	sl
 8008cba:	3001      	adds	r0, #1
 8008cbc:	d0ab      	beq.n	8008c16 <_printf_i+0x166>
 8008cbe:	6823      	ldr	r3, [r4, #0]
 8008cc0:	079b      	lsls	r3, r3, #30
 8008cc2:	d413      	bmi.n	8008cec <_printf_i+0x23c>
 8008cc4:	68e0      	ldr	r0, [r4, #12]
 8008cc6:	9b03      	ldr	r3, [sp, #12]
 8008cc8:	4298      	cmp	r0, r3
 8008cca:	bfb8      	it	lt
 8008ccc:	4618      	movlt	r0, r3
 8008cce:	e7a4      	b.n	8008c1a <_printf_i+0x16a>
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	4632      	mov	r2, r6
 8008cd4:	4649      	mov	r1, r9
 8008cd6:	4640      	mov	r0, r8
 8008cd8:	47d0      	blx	sl
 8008cda:	3001      	adds	r0, #1
 8008cdc:	d09b      	beq.n	8008c16 <_printf_i+0x166>
 8008cde:	3501      	adds	r5, #1
 8008ce0:	68e3      	ldr	r3, [r4, #12]
 8008ce2:	9903      	ldr	r1, [sp, #12]
 8008ce4:	1a5b      	subs	r3, r3, r1
 8008ce6:	42ab      	cmp	r3, r5
 8008ce8:	dcf2      	bgt.n	8008cd0 <_printf_i+0x220>
 8008cea:	e7eb      	b.n	8008cc4 <_printf_i+0x214>
 8008cec:	2500      	movs	r5, #0
 8008cee:	f104 0619 	add.w	r6, r4, #25
 8008cf2:	e7f5      	b.n	8008ce0 <_printf_i+0x230>
 8008cf4:	0800ce4e 	.word	0x0800ce4e
 8008cf8:	0800ce5f 	.word	0x0800ce5f

08008cfc <_scanf_float>:
 8008cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d00:	b087      	sub	sp, #28
 8008d02:	9303      	str	r3, [sp, #12]
 8008d04:	688b      	ldr	r3, [r1, #8]
 8008d06:	4617      	mov	r7, r2
 8008d08:	1e5a      	subs	r2, r3, #1
 8008d0a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008d0e:	bf85      	ittet	hi
 8008d10:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008d14:	195b      	addhi	r3, r3, r5
 8008d16:	2300      	movls	r3, #0
 8008d18:	9302      	strhi	r3, [sp, #8]
 8008d1a:	bf88      	it	hi
 8008d1c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008d20:	468b      	mov	fp, r1
 8008d22:	f04f 0500 	mov.w	r5, #0
 8008d26:	bf8c      	ite	hi
 8008d28:	608b      	strhi	r3, [r1, #8]
 8008d2a:	9302      	strls	r3, [sp, #8]
 8008d2c:	680b      	ldr	r3, [r1, #0]
 8008d2e:	4680      	mov	r8, r0
 8008d30:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008d34:	f84b 3b1c 	str.w	r3, [fp], #28
 8008d38:	460c      	mov	r4, r1
 8008d3a:	465e      	mov	r6, fp
 8008d3c:	46aa      	mov	sl, r5
 8008d3e:	46a9      	mov	r9, r5
 8008d40:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008d44:	9501      	str	r5, [sp, #4]
 8008d46:	68a2      	ldr	r2, [r4, #8]
 8008d48:	b152      	cbz	r2, 8008d60 <_scanf_float+0x64>
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	781b      	ldrb	r3, [r3, #0]
 8008d4e:	2b4e      	cmp	r3, #78	; 0x4e
 8008d50:	d864      	bhi.n	8008e1c <_scanf_float+0x120>
 8008d52:	2b40      	cmp	r3, #64	; 0x40
 8008d54:	d83c      	bhi.n	8008dd0 <_scanf_float+0xd4>
 8008d56:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008d5a:	b2c8      	uxtb	r0, r1
 8008d5c:	280e      	cmp	r0, #14
 8008d5e:	d93a      	bls.n	8008dd6 <_scanf_float+0xda>
 8008d60:	f1b9 0f00 	cmp.w	r9, #0
 8008d64:	d003      	beq.n	8008d6e <_scanf_float+0x72>
 8008d66:	6823      	ldr	r3, [r4, #0]
 8008d68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d6c:	6023      	str	r3, [r4, #0]
 8008d6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008d72:	f1ba 0f01 	cmp.w	sl, #1
 8008d76:	f200 8113 	bhi.w	8008fa0 <_scanf_float+0x2a4>
 8008d7a:	455e      	cmp	r6, fp
 8008d7c:	f200 8105 	bhi.w	8008f8a <_scanf_float+0x28e>
 8008d80:	2501      	movs	r5, #1
 8008d82:	4628      	mov	r0, r5
 8008d84:	b007      	add	sp, #28
 8008d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d8a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008d8e:	2a0d      	cmp	r2, #13
 8008d90:	d8e6      	bhi.n	8008d60 <_scanf_float+0x64>
 8008d92:	a101      	add	r1, pc, #4	; (adr r1, 8008d98 <_scanf_float+0x9c>)
 8008d94:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008d98:	08008ed7 	.word	0x08008ed7
 8008d9c:	08008d61 	.word	0x08008d61
 8008da0:	08008d61 	.word	0x08008d61
 8008da4:	08008d61 	.word	0x08008d61
 8008da8:	08008f37 	.word	0x08008f37
 8008dac:	08008f0f 	.word	0x08008f0f
 8008db0:	08008d61 	.word	0x08008d61
 8008db4:	08008d61 	.word	0x08008d61
 8008db8:	08008ee5 	.word	0x08008ee5
 8008dbc:	08008d61 	.word	0x08008d61
 8008dc0:	08008d61 	.word	0x08008d61
 8008dc4:	08008d61 	.word	0x08008d61
 8008dc8:	08008d61 	.word	0x08008d61
 8008dcc:	08008e9d 	.word	0x08008e9d
 8008dd0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008dd4:	e7db      	b.n	8008d8e <_scanf_float+0x92>
 8008dd6:	290e      	cmp	r1, #14
 8008dd8:	d8c2      	bhi.n	8008d60 <_scanf_float+0x64>
 8008dda:	a001      	add	r0, pc, #4	; (adr r0, 8008de0 <_scanf_float+0xe4>)
 8008ddc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008de0:	08008e8f 	.word	0x08008e8f
 8008de4:	08008d61 	.word	0x08008d61
 8008de8:	08008e8f 	.word	0x08008e8f
 8008dec:	08008f23 	.word	0x08008f23
 8008df0:	08008d61 	.word	0x08008d61
 8008df4:	08008e3d 	.word	0x08008e3d
 8008df8:	08008e79 	.word	0x08008e79
 8008dfc:	08008e79 	.word	0x08008e79
 8008e00:	08008e79 	.word	0x08008e79
 8008e04:	08008e79 	.word	0x08008e79
 8008e08:	08008e79 	.word	0x08008e79
 8008e0c:	08008e79 	.word	0x08008e79
 8008e10:	08008e79 	.word	0x08008e79
 8008e14:	08008e79 	.word	0x08008e79
 8008e18:	08008e79 	.word	0x08008e79
 8008e1c:	2b6e      	cmp	r3, #110	; 0x6e
 8008e1e:	d809      	bhi.n	8008e34 <_scanf_float+0x138>
 8008e20:	2b60      	cmp	r3, #96	; 0x60
 8008e22:	d8b2      	bhi.n	8008d8a <_scanf_float+0x8e>
 8008e24:	2b54      	cmp	r3, #84	; 0x54
 8008e26:	d077      	beq.n	8008f18 <_scanf_float+0x21c>
 8008e28:	2b59      	cmp	r3, #89	; 0x59
 8008e2a:	d199      	bne.n	8008d60 <_scanf_float+0x64>
 8008e2c:	2d07      	cmp	r5, #7
 8008e2e:	d197      	bne.n	8008d60 <_scanf_float+0x64>
 8008e30:	2508      	movs	r5, #8
 8008e32:	e029      	b.n	8008e88 <_scanf_float+0x18c>
 8008e34:	2b74      	cmp	r3, #116	; 0x74
 8008e36:	d06f      	beq.n	8008f18 <_scanf_float+0x21c>
 8008e38:	2b79      	cmp	r3, #121	; 0x79
 8008e3a:	e7f6      	b.n	8008e2a <_scanf_float+0x12e>
 8008e3c:	6821      	ldr	r1, [r4, #0]
 8008e3e:	05c8      	lsls	r0, r1, #23
 8008e40:	d51a      	bpl.n	8008e78 <_scanf_float+0x17c>
 8008e42:	9b02      	ldr	r3, [sp, #8]
 8008e44:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008e48:	6021      	str	r1, [r4, #0]
 8008e4a:	f109 0901 	add.w	r9, r9, #1
 8008e4e:	b11b      	cbz	r3, 8008e58 <_scanf_float+0x15c>
 8008e50:	3b01      	subs	r3, #1
 8008e52:	3201      	adds	r2, #1
 8008e54:	9302      	str	r3, [sp, #8]
 8008e56:	60a2      	str	r2, [r4, #8]
 8008e58:	68a3      	ldr	r3, [r4, #8]
 8008e5a:	3b01      	subs	r3, #1
 8008e5c:	60a3      	str	r3, [r4, #8]
 8008e5e:	6923      	ldr	r3, [r4, #16]
 8008e60:	3301      	adds	r3, #1
 8008e62:	6123      	str	r3, [r4, #16]
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	3b01      	subs	r3, #1
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	607b      	str	r3, [r7, #4]
 8008e6c:	f340 8084 	ble.w	8008f78 <_scanf_float+0x27c>
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	3301      	adds	r3, #1
 8008e74:	603b      	str	r3, [r7, #0]
 8008e76:	e766      	b.n	8008d46 <_scanf_float+0x4a>
 8008e78:	eb1a 0f05 	cmn.w	sl, r5
 8008e7c:	f47f af70 	bne.w	8008d60 <_scanf_float+0x64>
 8008e80:	6822      	ldr	r2, [r4, #0]
 8008e82:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008e86:	6022      	str	r2, [r4, #0]
 8008e88:	f806 3b01 	strb.w	r3, [r6], #1
 8008e8c:	e7e4      	b.n	8008e58 <_scanf_float+0x15c>
 8008e8e:	6822      	ldr	r2, [r4, #0]
 8008e90:	0610      	lsls	r0, r2, #24
 8008e92:	f57f af65 	bpl.w	8008d60 <_scanf_float+0x64>
 8008e96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e9a:	e7f4      	b.n	8008e86 <_scanf_float+0x18a>
 8008e9c:	f1ba 0f00 	cmp.w	sl, #0
 8008ea0:	d10e      	bne.n	8008ec0 <_scanf_float+0x1c4>
 8008ea2:	f1b9 0f00 	cmp.w	r9, #0
 8008ea6:	d10e      	bne.n	8008ec6 <_scanf_float+0x1ca>
 8008ea8:	6822      	ldr	r2, [r4, #0]
 8008eaa:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008eae:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008eb2:	d108      	bne.n	8008ec6 <_scanf_float+0x1ca>
 8008eb4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008eb8:	f04f 0a01 	mov.w	sl, #1
 8008ebc:	6022      	str	r2, [r4, #0]
 8008ebe:	e7e3      	b.n	8008e88 <_scanf_float+0x18c>
 8008ec0:	f1ba 0f02 	cmp.w	sl, #2
 8008ec4:	d055      	beq.n	8008f72 <_scanf_float+0x276>
 8008ec6:	2d01      	cmp	r5, #1
 8008ec8:	d002      	beq.n	8008ed0 <_scanf_float+0x1d4>
 8008eca:	2d04      	cmp	r5, #4
 8008ecc:	f47f af48 	bne.w	8008d60 <_scanf_float+0x64>
 8008ed0:	3501      	adds	r5, #1
 8008ed2:	b2ed      	uxtb	r5, r5
 8008ed4:	e7d8      	b.n	8008e88 <_scanf_float+0x18c>
 8008ed6:	f1ba 0f01 	cmp.w	sl, #1
 8008eda:	f47f af41 	bne.w	8008d60 <_scanf_float+0x64>
 8008ede:	f04f 0a02 	mov.w	sl, #2
 8008ee2:	e7d1      	b.n	8008e88 <_scanf_float+0x18c>
 8008ee4:	b97d      	cbnz	r5, 8008f06 <_scanf_float+0x20a>
 8008ee6:	f1b9 0f00 	cmp.w	r9, #0
 8008eea:	f47f af3c 	bne.w	8008d66 <_scanf_float+0x6a>
 8008eee:	6822      	ldr	r2, [r4, #0]
 8008ef0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008ef4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008ef8:	f47f af39 	bne.w	8008d6e <_scanf_float+0x72>
 8008efc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008f00:	2501      	movs	r5, #1
 8008f02:	6022      	str	r2, [r4, #0]
 8008f04:	e7c0      	b.n	8008e88 <_scanf_float+0x18c>
 8008f06:	2d03      	cmp	r5, #3
 8008f08:	d0e2      	beq.n	8008ed0 <_scanf_float+0x1d4>
 8008f0a:	2d05      	cmp	r5, #5
 8008f0c:	e7de      	b.n	8008ecc <_scanf_float+0x1d0>
 8008f0e:	2d02      	cmp	r5, #2
 8008f10:	f47f af26 	bne.w	8008d60 <_scanf_float+0x64>
 8008f14:	2503      	movs	r5, #3
 8008f16:	e7b7      	b.n	8008e88 <_scanf_float+0x18c>
 8008f18:	2d06      	cmp	r5, #6
 8008f1a:	f47f af21 	bne.w	8008d60 <_scanf_float+0x64>
 8008f1e:	2507      	movs	r5, #7
 8008f20:	e7b2      	b.n	8008e88 <_scanf_float+0x18c>
 8008f22:	6822      	ldr	r2, [r4, #0]
 8008f24:	0591      	lsls	r1, r2, #22
 8008f26:	f57f af1b 	bpl.w	8008d60 <_scanf_float+0x64>
 8008f2a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008f2e:	6022      	str	r2, [r4, #0]
 8008f30:	f8cd 9004 	str.w	r9, [sp, #4]
 8008f34:	e7a8      	b.n	8008e88 <_scanf_float+0x18c>
 8008f36:	6822      	ldr	r2, [r4, #0]
 8008f38:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008f3c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008f40:	d006      	beq.n	8008f50 <_scanf_float+0x254>
 8008f42:	0550      	lsls	r0, r2, #21
 8008f44:	f57f af0c 	bpl.w	8008d60 <_scanf_float+0x64>
 8008f48:	f1b9 0f00 	cmp.w	r9, #0
 8008f4c:	f43f af0f 	beq.w	8008d6e <_scanf_float+0x72>
 8008f50:	0591      	lsls	r1, r2, #22
 8008f52:	bf58      	it	pl
 8008f54:	9901      	ldrpl	r1, [sp, #4]
 8008f56:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008f5a:	bf58      	it	pl
 8008f5c:	eba9 0101 	subpl.w	r1, r9, r1
 8008f60:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008f64:	f04f 0900 	mov.w	r9, #0
 8008f68:	bf58      	it	pl
 8008f6a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008f6e:	6022      	str	r2, [r4, #0]
 8008f70:	e78a      	b.n	8008e88 <_scanf_float+0x18c>
 8008f72:	f04f 0a03 	mov.w	sl, #3
 8008f76:	e787      	b.n	8008e88 <_scanf_float+0x18c>
 8008f78:	4639      	mov	r1, r7
 8008f7a:	4640      	mov	r0, r8
 8008f7c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008f80:	4798      	blx	r3
 8008f82:	2800      	cmp	r0, #0
 8008f84:	f43f aedf 	beq.w	8008d46 <_scanf_float+0x4a>
 8008f88:	e6ea      	b.n	8008d60 <_scanf_float+0x64>
 8008f8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f8e:	463a      	mov	r2, r7
 8008f90:	4640      	mov	r0, r8
 8008f92:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f96:	4798      	blx	r3
 8008f98:	6923      	ldr	r3, [r4, #16]
 8008f9a:	3b01      	subs	r3, #1
 8008f9c:	6123      	str	r3, [r4, #16]
 8008f9e:	e6ec      	b.n	8008d7a <_scanf_float+0x7e>
 8008fa0:	1e6b      	subs	r3, r5, #1
 8008fa2:	2b06      	cmp	r3, #6
 8008fa4:	d825      	bhi.n	8008ff2 <_scanf_float+0x2f6>
 8008fa6:	2d02      	cmp	r5, #2
 8008fa8:	d836      	bhi.n	8009018 <_scanf_float+0x31c>
 8008faa:	455e      	cmp	r6, fp
 8008fac:	f67f aee8 	bls.w	8008d80 <_scanf_float+0x84>
 8008fb0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008fb4:	463a      	mov	r2, r7
 8008fb6:	4640      	mov	r0, r8
 8008fb8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008fbc:	4798      	blx	r3
 8008fbe:	6923      	ldr	r3, [r4, #16]
 8008fc0:	3b01      	subs	r3, #1
 8008fc2:	6123      	str	r3, [r4, #16]
 8008fc4:	e7f1      	b.n	8008faa <_scanf_float+0x2ae>
 8008fc6:	9802      	ldr	r0, [sp, #8]
 8008fc8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008fcc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008fd0:	463a      	mov	r2, r7
 8008fd2:	9002      	str	r0, [sp, #8]
 8008fd4:	4640      	mov	r0, r8
 8008fd6:	4798      	blx	r3
 8008fd8:	6923      	ldr	r3, [r4, #16]
 8008fda:	3b01      	subs	r3, #1
 8008fdc:	6123      	str	r3, [r4, #16]
 8008fde:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008fe2:	fa5f fa8a 	uxtb.w	sl, sl
 8008fe6:	f1ba 0f02 	cmp.w	sl, #2
 8008fea:	d1ec      	bne.n	8008fc6 <_scanf_float+0x2ca>
 8008fec:	3d03      	subs	r5, #3
 8008fee:	b2ed      	uxtb	r5, r5
 8008ff0:	1b76      	subs	r6, r6, r5
 8008ff2:	6823      	ldr	r3, [r4, #0]
 8008ff4:	05da      	lsls	r2, r3, #23
 8008ff6:	d52f      	bpl.n	8009058 <_scanf_float+0x35c>
 8008ff8:	055b      	lsls	r3, r3, #21
 8008ffa:	d510      	bpl.n	800901e <_scanf_float+0x322>
 8008ffc:	455e      	cmp	r6, fp
 8008ffe:	f67f aebf 	bls.w	8008d80 <_scanf_float+0x84>
 8009002:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009006:	463a      	mov	r2, r7
 8009008:	4640      	mov	r0, r8
 800900a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800900e:	4798      	blx	r3
 8009010:	6923      	ldr	r3, [r4, #16]
 8009012:	3b01      	subs	r3, #1
 8009014:	6123      	str	r3, [r4, #16]
 8009016:	e7f1      	b.n	8008ffc <_scanf_float+0x300>
 8009018:	46aa      	mov	sl, r5
 800901a:	9602      	str	r6, [sp, #8]
 800901c:	e7df      	b.n	8008fde <_scanf_float+0x2e2>
 800901e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009022:	6923      	ldr	r3, [r4, #16]
 8009024:	2965      	cmp	r1, #101	; 0x65
 8009026:	f103 33ff 	add.w	r3, r3, #4294967295
 800902a:	f106 35ff 	add.w	r5, r6, #4294967295
 800902e:	6123      	str	r3, [r4, #16]
 8009030:	d00c      	beq.n	800904c <_scanf_float+0x350>
 8009032:	2945      	cmp	r1, #69	; 0x45
 8009034:	d00a      	beq.n	800904c <_scanf_float+0x350>
 8009036:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800903a:	463a      	mov	r2, r7
 800903c:	4640      	mov	r0, r8
 800903e:	4798      	blx	r3
 8009040:	6923      	ldr	r3, [r4, #16]
 8009042:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009046:	3b01      	subs	r3, #1
 8009048:	1eb5      	subs	r5, r6, #2
 800904a:	6123      	str	r3, [r4, #16]
 800904c:	463a      	mov	r2, r7
 800904e:	4640      	mov	r0, r8
 8009050:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009054:	4798      	blx	r3
 8009056:	462e      	mov	r6, r5
 8009058:	6825      	ldr	r5, [r4, #0]
 800905a:	f015 0510 	ands.w	r5, r5, #16
 800905e:	d159      	bne.n	8009114 <_scanf_float+0x418>
 8009060:	7035      	strb	r5, [r6, #0]
 8009062:	6823      	ldr	r3, [r4, #0]
 8009064:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009068:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800906c:	d11c      	bne.n	80090a8 <_scanf_float+0x3ac>
 800906e:	9b01      	ldr	r3, [sp, #4]
 8009070:	454b      	cmp	r3, r9
 8009072:	eba3 0209 	sub.w	r2, r3, r9
 8009076:	d124      	bne.n	80090c2 <_scanf_float+0x3c6>
 8009078:	2200      	movs	r2, #0
 800907a:	4659      	mov	r1, fp
 800907c:	4640      	mov	r0, r8
 800907e:	f000 ff6b 	bl	8009f58 <_strtod_r>
 8009082:	f8d4 c000 	ldr.w	ip, [r4]
 8009086:	9b03      	ldr	r3, [sp, #12]
 8009088:	f01c 0f02 	tst.w	ip, #2
 800908c:	4606      	mov	r6, r0
 800908e:	460f      	mov	r7, r1
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	d021      	beq.n	80090d8 <_scanf_float+0x3dc>
 8009094:	9903      	ldr	r1, [sp, #12]
 8009096:	1d1a      	adds	r2, r3, #4
 8009098:	600a      	str	r2, [r1, #0]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	e9c3 6700 	strd	r6, r7, [r3]
 80090a0:	68e3      	ldr	r3, [r4, #12]
 80090a2:	3301      	adds	r3, #1
 80090a4:	60e3      	str	r3, [r4, #12]
 80090a6:	e66c      	b.n	8008d82 <_scanf_float+0x86>
 80090a8:	9b04      	ldr	r3, [sp, #16]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d0e4      	beq.n	8009078 <_scanf_float+0x37c>
 80090ae:	9905      	ldr	r1, [sp, #20]
 80090b0:	230a      	movs	r3, #10
 80090b2:	462a      	mov	r2, r5
 80090b4:	4640      	mov	r0, r8
 80090b6:	3101      	adds	r1, #1
 80090b8:	f001 f842 	bl	800a140 <_strtol_r>
 80090bc:	9b04      	ldr	r3, [sp, #16]
 80090be:	9e05      	ldr	r6, [sp, #20]
 80090c0:	1ac2      	subs	r2, r0, r3
 80090c2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80090c6:	429e      	cmp	r6, r3
 80090c8:	bf28      	it	cs
 80090ca:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80090ce:	4630      	mov	r0, r6
 80090d0:	4911      	ldr	r1, [pc, #68]	; (8009118 <_scanf_float+0x41c>)
 80090d2:	f000 f8a3 	bl	800921c <siprintf>
 80090d6:	e7cf      	b.n	8009078 <_scanf_float+0x37c>
 80090d8:	f01c 0f04 	tst.w	ip, #4
 80090dc:	f103 0e04 	add.w	lr, r3, #4
 80090e0:	d003      	beq.n	80090ea <_scanf_float+0x3ee>
 80090e2:	9903      	ldr	r1, [sp, #12]
 80090e4:	f8c1 e000 	str.w	lr, [r1]
 80090e8:	e7d7      	b.n	800909a <_scanf_float+0x39e>
 80090ea:	9a03      	ldr	r2, [sp, #12]
 80090ec:	f8c2 e000 	str.w	lr, [r2]
 80090f0:	f8d3 8000 	ldr.w	r8, [r3]
 80090f4:	4602      	mov	r2, r0
 80090f6:	460b      	mov	r3, r1
 80090f8:	f7f7 fc88 	bl	8000a0c <__aeabi_dcmpun>
 80090fc:	b128      	cbz	r0, 800910a <_scanf_float+0x40e>
 80090fe:	4807      	ldr	r0, [pc, #28]	; (800911c <_scanf_float+0x420>)
 8009100:	f000 f888 	bl	8009214 <nanf>
 8009104:	f8c8 0000 	str.w	r0, [r8]
 8009108:	e7ca      	b.n	80090a0 <_scanf_float+0x3a4>
 800910a:	4630      	mov	r0, r6
 800910c:	4639      	mov	r1, r7
 800910e:	f7f7 fcdb 	bl	8000ac8 <__aeabi_d2f>
 8009112:	e7f7      	b.n	8009104 <_scanf_float+0x408>
 8009114:	2500      	movs	r5, #0
 8009116:	e634      	b.n	8008d82 <_scanf_float+0x86>
 8009118:	0800ce70 	.word	0x0800ce70
 800911c:	0800cf7b 	.word	0x0800cf7b

08009120 <cleanup_glue>:
 8009120:	b538      	push	{r3, r4, r5, lr}
 8009122:	460c      	mov	r4, r1
 8009124:	6809      	ldr	r1, [r1, #0]
 8009126:	4605      	mov	r5, r0
 8009128:	b109      	cbz	r1, 800912e <cleanup_glue+0xe>
 800912a:	f7ff fff9 	bl	8009120 <cleanup_glue>
 800912e:	4621      	mov	r1, r4
 8009130:	4628      	mov	r0, r5
 8009132:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009136:	f003 b817 	b.w	800c168 <_free_r>
	...

0800913c <_reclaim_reent>:
 800913c:	4b2c      	ldr	r3, [pc, #176]	; (80091f0 <_reclaim_reent+0xb4>)
 800913e:	b570      	push	{r4, r5, r6, lr}
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	4604      	mov	r4, r0
 8009144:	4283      	cmp	r3, r0
 8009146:	d051      	beq.n	80091ec <_reclaim_reent+0xb0>
 8009148:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800914a:	b143      	cbz	r3, 800915e <_reclaim_reent+0x22>
 800914c:	68db      	ldr	r3, [r3, #12]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d14a      	bne.n	80091e8 <_reclaim_reent+0xac>
 8009152:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009154:	6819      	ldr	r1, [r3, #0]
 8009156:	b111      	cbz	r1, 800915e <_reclaim_reent+0x22>
 8009158:	4620      	mov	r0, r4
 800915a:	f003 f805 	bl	800c168 <_free_r>
 800915e:	6961      	ldr	r1, [r4, #20]
 8009160:	b111      	cbz	r1, 8009168 <_reclaim_reent+0x2c>
 8009162:	4620      	mov	r0, r4
 8009164:	f003 f800 	bl	800c168 <_free_r>
 8009168:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800916a:	b111      	cbz	r1, 8009172 <_reclaim_reent+0x36>
 800916c:	4620      	mov	r0, r4
 800916e:	f002 fffb 	bl	800c168 <_free_r>
 8009172:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009174:	b111      	cbz	r1, 800917c <_reclaim_reent+0x40>
 8009176:	4620      	mov	r0, r4
 8009178:	f002 fff6 	bl	800c168 <_free_r>
 800917c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800917e:	b111      	cbz	r1, 8009186 <_reclaim_reent+0x4a>
 8009180:	4620      	mov	r0, r4
 8009182:	f002 fff1 	bl	800c168 <_free_r>
 8009186:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8009188:	b111      	cbz	r1, 8009190 <_reclaim_reent+0x54>
 800918a:	4620      	mov	r0, r4
 800918c:	f002 ffec 	bl	800c168 <_free_r>
 8009190:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8009192:	b111      	cbz	r1, 800919a <_reclaim_reent+0x5e>
 8009194:	4620      	mov	r0, r4
 8009196:	f002 ffe7 	bl	800c168 <_free_r>
 800919a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800919c:	b111      	cbz	r1, 80091a4 <_reclaim_reent+0x68>
 800919e:	4620      	mov	r0, r4
 80091a0:	f002 ffe2 	bl	800c168 <_free_r>
 80091a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091a6:	b111      	cbz	r1, 80091ae <_reclaim_reent+0x72>
 80091a8:	4620      	mov	r0, r4
 80091aa:	f002 ffdd 	bl	800c168 <_free_r>
 80091ae:	69a3      	ldr	r3, [r4, #24]
 80091b0:	b1e3      	cbz	r3, 80091ec <_reclaim_reent+0xb0>
 80091b2:	4620      	mov	r0, r4
 80091b4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80091b6:	4798      	blx	r3
 80091b8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80091ba:	b1b9      	cbz	r1, 80091ec <_reclaim_reent+0xb0>
 80091bc:	4620      	mov	r0, r4
 80091be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80091c2:	f7ff bfad 	b.w	8009120 <cleanup_glue>
 80091c6:	5949      	ldr	r1, [r1, r5]
 80091c8:	b941      	cbnz	r1, 80091dc <_reclaim_reent+0xa0>
 80091ca:	3504      	adds	r5, #4
 80091cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091ce:	2d80      	cmp	r5, #128	; 0x80
 80091d0:	68d9      	ldr	r1, [r3, #12]
 80091d2:	d1f8      	bne.n	80091c6 <_reclaim_reent+0x8a>
 80091d4:	4620      	mov	r0, r4
 80091d6:	f002 ffc7 	bl	800c168 <_free_r>
 80091da:	e7ba      	b.n	8009152 <_reclaim_reent+0x16>
 80091dc:	680e      	ldr	r6, [r1, #0]
 80091de:	4620      	mov	r0, r4
 80091e0:	f002 ffc2 	bl	800c168 <_free_r>
 80091e4:	4631      	mov	r1, r6
 80091e6:	e7ef      	b.n	80091c8 <_reclaim_reent+0x8c>
 80091e8:	2500      	movs	r5, #0
 80091ea:	e7ef      	b.n	80091cc <_reclaim_reent+0x90>
 80091ec:	bd70      	pop	{r4, r5, r6, pc}
 80091ee:	bf00      	nop
 80091f0:	2000000c 	.word	0x2000000c

080091f4 <_sbrk_r>:
 80091f4:	b538      	push	{r3, r4, r5, lr}
 80091f6:	2300      	movs	r3, #0
 80091f8:	4d05      	ldr	r5, [pc, #20]	; (8009210 <_sbrk_r+0x1c>)
 80091fa:	4604      	mov	r4, r0
 80091fc:	4608      	mov	r0, r1
 80091fe:	602b      	str	r3, [r5, #0]
 8009200:	f7f8 fc08 	bl	8001a14 <_sbrk>
 8009204:	1c43      	adds	r3, r0, #1
 8009206:	d102      	bne.n	800920e <_sbrk_r+0x1a>
 8009208:	682b      	ldr	r3, [r5, #0]
 800920a:	b103      	cbz	r3, 800920e <_sbrk_r+0x1a>
 800920c:	6023      	str	r3, [r4, #0]
 800920e:	bd38      	pop	{r3, r4, r5, pc}
 8009210:	20003b24 	.word	0x20003b24

08009214 <nanf>:
 8009214:	4800      	ldr	r0, [pc, #0]	; (8009218 <nanf+0x4>)
 8009216:	4770      	bx	lr
 8009218:	7fc00000 	.word	0x7fc00000

0800921c <siprintf>:
 800921c:	b40e      	push	{r1, r2, r3}
 800921e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009222:	b500      	push	{lr}
 8009224:	b09c      	sub	sp, #112	; 0x70
 8009226:	ab1d      	add	r3, sp, #116	; 0x74
 8009228:	9002      	str	r0, [sp, #8]
 800922a:	9006      	str	r0, [sp, #24]
 800922c:	9107      	str	r1, [sp, #28]
 800922e:	9104      	str	r1, [sp, #16]
 8009230:	4808      	ldr	r0, [pc, #32]	; (8009254 <siprintf+0x38>)
 8009232:	4909      	ldr	r1, [pc, #36]	; (8009258 <siprintf+0x3c>)
 8009234:	f853 2b04 	ldr.w	r2, [r3], #4
 8009238:	9105      	str	r1, [sp, #20]
 800923a:	6800      	ldr	r0, [r0, #0]
 800923c:	a902      	add	r1, sp, #8
 800923e:	9301      	str	r3, [sp, #4]
 8009240:	f003 f83a 	bl	800c2b8 <_svfiprintf_r>
 8009244:	2200      	movs	r2, #0
 8009246:	9b02      	ldr	r3, [sp, #8]
 8009248:	701a      	strb	r2, [r3, #0]
 800924a:	b01c      	add	sp, #112	; 0x70
 800924c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009250:	b003      	add	sp, #12
 8009252:	4770      	bx	lr
 8009254:	2000000c 	.word	0x2000000c
 8009258:	ffff0208 	.word	0xffff0208

0800925c <__sread>:
 800925c:	b510      	push	{r4, lr}
 800925e:	460c      	mov	r4, r1
 8009260:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009264:	f003 fa80 	bl	800c768 <_read_r>
 8009268:	2800      	cmp	r0, #0
 800926a:	bfab      	itete	ge
 800926c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800926e:	89a3      	ldrhlt	r3, [r4, #12]
 8009270:	181b      	addge	r3, r3, r0
 8009272:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009276:	bfac      	ite	ge
 8009278:	6563      	strge	r3, [r4, #84]	; 0x54
 800927a:	81a3      	strhlt	r3, [r4, #12]
 800927c:	bd10      	pop	{r4, pc}

0800927e <__swrite>:
 800927e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009282:	461f      	mov	r7, r3
 8009284:	898b      	ldrh	r3, [r1, #12]
 8009286:	4605      	mov	r5, r0
 8009288:	05db      	lsls	r3, r3, #23
 800928a:	460c      	mov	r4, r1
 800928c:	4616      	mov	r6, r2
 800928e:	d505      	bpl.n	800929c <__swrite+0x1e>
 8009290:	2302      	movs	r3, #2
 8009292:	2200      	movs	r2, #0
 8009294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009298:	f002 fa5a 	bl	800b750 <_lseek_r>
 800929c:	89a3      	ldrh	r3, [r4, #12]
 800929e:	4632      	mov	r2, r6
 80092a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80092a4:	81a3      	strh	r3, [r4, #12]
 80092a6:	4628      	mov	r0, r5
 80092a8:	463b      	mov	r3, r7
 80092aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092b2:	f000 bf51 	b.w	800a158 <_write_r>

080092b6 <__sseek>:
 80092b6:	b510      	push	{r4, lr}
 80092b8:	460c      	mov	r4, r1
 80092ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092be:	f002 fa47 	bl	800b750 <_lseek_r>
 80092c2:	1c43      	adds	r3, r0, #1
 80092c4:	89a3      	ldrh	r3, [r4, #12]
 80092c6:	bf15      	itete	ne
 80092c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80092ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80092ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80092d2:	81a3      	strheq	r3, [r4, #12]
 80092d4:	bf18      	it	ne
 80092d6:	81a3      	strhne	r3, [r4, #12]
 80092d8:	bd10      	pop	{r4, pc}

080092da <__sclose>:
 80092da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092de:	f000 bf6b 	b.w	800a1b8 <_close_r>

080092e2 <strchr>:
 80092e2:	4603      	mov	r3, r0
 80092e4:	b2c9      	uxtb	r1, r1
 80092e6:	4618      	mov	r0, r3
 80092e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092ec:	b112      	cbz	r2, 80092f4 <strchr+0x12>
 80092ee:	428a      	cmp	r2, r1
 80092f0:	d1f9      	bne.n	80092e6 <strchr+0x4>
 80092f2:	4770      	bx	lr
 80092f4:	2900      	cmp	r1, #0
 80092f6:	bf18      	it	ne
 80092f8:	2000      	movne	r0, #0
 80092fa:	4770      	bx	lr

080092fc <strstr>:
 80092fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092fe:	780c      	ldrb	r4, [r1, #0]
 8009300:	b164      	cbz	r4, 800931c <strstr+0x20>
 8009302:	4603      	mov	r3, r0
 8009304:	781a      	ldrb	r2, [r3, #0]
 8009306:	4618      	mov	r0, r3
 8009308:	1c5e      	adds	r6, r3, #1
 800930a:	b90a      	cbnz	r2, 8009310 <strstr+0x14>
 800930c:	4610      	mov	r0, r2
 800930e:	e005      	b.n	800931c <strstr+0x20>
 8009310:	4294      	cmp	r4, r2
 8009312:	d108      	bne.n	8009326 <strstr+0x2a>
 8009314:	460d      	mov	r5, r1
 8009316:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800931a:	b902      	cbnz	r2, 800931e <strstr+0x22>
 800931c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800931e:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8009322:	4297      	cmp	r7, r2
 8009324:	d0f7      	beq.n	8009316 <strstr+0x1a>
 8009326:	4633      	mov	r3, r6
 8009328:	e7ec      	b.n	8009304 <strstr+0x8>

0800932a <sulp>:
 800932a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800932e:	460f      	mov	r7, r1
 8009330:	4690      	mov	r8, r2
 8009332:	f002 fdc3 	bl	800bebc <__ulp>
 8009336:	4604      	mov	r4, r0
 8009338:	460d      	mov	r5, r1
 800933a:	f1b8 0f00 	cmp.w	r8, #0
 800933e:	d011      	beq.n	8009364 <sulp+0x3a>
 8009340:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8009344:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009348:	2b00      	cmp	r3, #0
 800934a:	dd0b      	ble.n	8009364 <sulp+0x3a>
 800934c:	2400      	movs	r4, #0
 800934e:	051b      	lsls	r3, r3, #20
 8009350:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009354:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009358:	4622      	mov	r2, r4
 800935a:	462b      	mov	r3, r5
 800935c:	f7f7 f8bc 	bl	80004d8 <__aeabi_dmul>
 8009360:	4604      	mov	r4, r0
 8009362:	460d      	mov	r5, r1
 8009364:	4620      	mov	r0, r4
 8009366:	4629      	mov	r1, r5
 8009368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800936c:	0000      	movs	r0, r0
	...

08009370 <_strtod_l>:
 8009370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009374:	469b      	mov	fp, r3
 8009376:	2300      	movs	r3, #0
 8009378:	b0a1      	sub	sp, #132	; 0x84
 800937a:	931c      	str	r3, [sp, #112]	; 0x70
 800937c:	4ba1      	ldr	r3, [pc, #644]	; (8009604 <_strtod_l+0x294>)
 800937e:	4682      	mov	sl, r0
 8009380:	681f      	ldr	r7, [r3, #0]
 8009382:	460e      	mov	r6, r1
 8009384:	4638      	mov	r0, r7
 8009386:	9217      	str	r2, [sp, #92]	; 0x5c
 8009388:	f7f6 fee2 	bl	8000150 <strlen>
 800938c:	f04f 0800 	mov.w	r8, #0
 8009390:	4604      	mov	r4, r0
 8009392:	f04f 0900 	mov.w	r9, #0
 8009396:	961b      	str	r6, [sp, #108]	; 0x6c
 8009398:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800939a:	781a      	ldrb	r2, [r3, #0]
 800939c:	2a2b      	cmp	r2, #43	; 0x2b
 800939e:	d04c      	beq.n	800943a <_strtod_l+0xca>
 80093a0:	d83a      	bhi.n	8009418 <_strtod_l+0xa8>
 80093a2:	2a0d      	cmp	r2, #13
 80093a4:	d833      	bhi.n	800940e <_strtod_l+0x9e>
 80093a6:	2a08      	cmp	r2, #8
 80093a8:	d833      	bhi.n	8009412 <_strtod_l+0xa2>
 80093aa:	2a00      	cmp	r2, #0
 80093ac:	d03d      	beq.n	800942a <_strtod_l+0xba>
 80093ae:	2300      	movs	r3, #0
 80093b0:	930c      	str	r3, [sp, #48]	; 0x30
 80093b2:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80093b4:	782b      	ldrb	r3, [r5, #0]
 80093b6:	2b30      	cmp	r3, #48	; 0x30
 80093b8:	f040 80af 	bne.w	800951a <_strtod_l+0x1aa>
 80093bc:	786b      	ldrb	r3, [r5, #1]
 80093be:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80093c2:	2b58      	cmp	r3, #88	; 0x58
 80093c4:	d16c      	bne.n	80094a0 <_strtod_l+0x130>
 80093c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093c8:	4650      	mov	r0, sl
 80093ca:	9301      	str	r3, [sp, #4]
 80093cc:	ab1c      	add	r3, sp, #112	; 0x70
 80093ce:	9300      	str	r3, [sp, #0]
 80093d0:	4a8d      	ldr	r2, [pc, #564]	; (8009608 <_strtod_l+0x298>)
 80093d2:	f8cd b008 	str.w	fp, [sp, #8]
 80093d6:	ab1d      	add	r3, sp, #116	; 0x74
 80093d8:	a91b      	add	r1, sp, #108	; 0x6c
 80093da:	f001 feb7 	bl	800b14c <__gethex>
 80093de:	f010 0607 	ands.w	r6, r0, #7
 80093e2:	4604      	mov	r4, r0
 80093e4:	d005      	beq.n	80093f2 <_strtod_l+0x82>
 80093e6:	2e06      	cmp	r6, #6
 80093e8:	d129      	bne.n	800943e <_strtod_l+0xce>
 80093ea:	2300      	movs	r3, #0
 80093ec:	3501      	adds	r5, #1
 80093ee:	951b      	str	r5, [sp, #108]	; 0x6c
 80093f0:	930c      	str	r3, [sp, #48]	; 0x30
 80093f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	f040 8596 	bne.w	8009f26 <_strtod_l+0xbb6>
 80093fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093fc:	b1d3      	cbz	r3, 8009434 <_strtod_l+0xc4>
 80093fe:	4642      	mov	r2, r8
 8009400:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009404:	4610      	mov	r0, r2
 8009406:	4619      	mov	r1, r3
 8009408:	b021      	add	sp, #132	; 0x84
 800940a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800940e:	2a20      	cmp	r2, #32
 8009410:	d1cd      	bne.n	80093ae <_strtod_l+0x3e>
 8009412:	3301      	adds	r3, #1
 8009414:	931b      	str	r3, [sp, #108]	; 0x6c
 8009416:	e7bf      	b.n	8009398 <_strtod_l+0x28>
 8009418:	2a2d      	cmp	r2, #45	; 0x2d
 800941a:	d1c8      	bne.n	80093ae <_strtod_l+0x3e>
 800941c:	2201      	movs	r2, #1
 800941e:	920c      	str	r2, [sp, #48]	; 0x30
 8009420:	1c5a      	adds	r2, r3, #1
 8009422:	921b      	str	r2, [sp, #108]	; 0x6c
 8009424:	785b      	ldrb	r3, [r3, #1]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d1c3      	bne.n	80093b2 <_strtod_l+0x42>
 800942a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800942c:	961b      	str	r6, [sp, #108]	; 0x6c
 800942e:	2b00      	cmp	r3, #0
 8009430:	f040 8577 	bne.w	8009f22 <_strtod_l+0xbb2>
 8009434:	4642      	mov	r2, r8
 8009436:	464b      	mov	r3, r9
 8009438:	e7e4      	b.n	8009404 <_strtod_l+0x94>
 800943a:	2200      	movs	r2, #0
 800943c:	e7ef      	b.n	800941e <_strtod_l+0xae>
 800943e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009440:	b13a      	cbz	r2, 8009452 <_strtod_l+0xe2>
 8009442:	2135      	movs	r1, #53	; 0x35
 8009444:	a81e      	add	r0, sp, #120	; 0x78
 8009446:	f002 fe3d 	bl	800c0c4 <__copybits>
 800944a:	4650      	mov	r0, sl
 800944c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800944e:	f002 fa05 	bl	800b85c <_Bfree>
 8009452:	3e01      	subs	r6, #1
 8009454:	2e05      	cmp	r6, #5
 8009456:	d807      	bhi.n	8009468 <_strtod_l+0xf8>
 8009458:	e8df f006 	tbb	[pc, r6]
 800945c:	1d180b0e 	.word	0x1d180b0e
 8009460:	030e      	.short	0x030e
 8009462:	f04f 0900 	mov.w	r9, #0
 8009466:	46c8      	mov	r8, r9
 8009468:	0721      	lsls	r1, r4, #28
 800946a:	d5c2      	bpl.n	80093f2 <_strtod_l+0x82>
 800946c:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8009470:	e7bf      	b.n	80093f2 <_strtod_l+0x82>
 8009472:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 8009476:	e7f7      	b.n	8009468 <_strtod_l+0xf8>
 8009478:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800947a:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 800947e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009482:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009486:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800948a:	e7ed      	b.n	8009468 <_strtod_l+0xf8>
 800948c:	f04f 0800 	mov.w	r8, #0
 8009490:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800960c <_strtod_l+0x29c>
 8009494:	e7e8      	b.n	8009468 <_strtod_l+0xf8>
 8009496:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800949a:	f04f 38ff 	mov.w	r8, #4294967295
 800949e:	e7e3      	b.n	8009468 <_strtod_l+0xf8>
 80094a0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80094a2:	1c5a      	adds	r2, r3, #1
 80094a4:	921b      	str	r2, [sp, #108]	; 0x6c
 80094a6:	785b      	ldrb	r3, [r3, #1]
 80094a8:	2b30      	cmp	r3, #48	; 0x30
 80094aa:	d0f9      	beq.n	80094a0 <_strtod_l+0x130>
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d0a0      	beq.n	80093f2 <_strtod_l+0x82>
 80094b0:	2301      	movs	r3, #1
 80094b2:	9307      	str	r3, [sp, #28]
 80094b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80094b6:	220a      	movs	r2, #10
 80094b8:	9308      	str	r3, [sp, #32]
 80094ba:	2300      	movs	r3, #0
 80094bc:	469b      	mov	fp, r3
 80094be:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80094c2:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80094c4:	7805      	ldrb	r5, [r0, #0]
 80094c6:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80094ca:	b2d9      	uxtb	r1, r3
 80094cc:	2909      	cmp	r1, #9
 80094ce:	d926      	bls.n	800951e <_strtod_l+0x1ae>
 80094d0:	4622      	mov	r2, r4
 80094d2:	4639      	mov	r1, r7
 80094d4:	f003 f960 	bl	800c798 <strncmp>
 80094d8:	2800      	cmp	r0, #0
 80094da:	d032      	beq.n	8009542 <_strtod_l+0x1d2>
 80094dc:	2000      	movs	r0, #0
 80094de:	462b      	mov	r3, r5
 80094e0:	465c      	mov	r4, fp
 80094e2:	4602      	mov	r2, r0
 80094e4:	9004      	str	r0, [sp, #16]
 80094e6:	2b65      	cmp	r3, #101	; 0x65
 80094e8:	d001      	beq.n	80094ee <_strtod_l+0x17e>
 80094ea:	2b45      	cmp	r3, #69	; 0x45
 80094ec:	d113      	bne.n	8009516 <_strtod_l+0x1a6>
 80094ee:	b91c      	cbnz	r4, 80094f8 <_strtod_l+0x188>
 80094f0:	9b07      	ldr	r3, [sp, #28]
 80094f2:	4303      	orrs	r3, r0
 80094f4:	d099      	beq.n	800942a <_strtod_l+0xba>
 80094f6:	2400      	movs	r4, #0
 80094f8:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80094fa:	1c73      	adds	r3, r6, #1
 80094fc:	931b      	str	r3, [sp, #108]	; 0x6c
 80094fe:	7873      	ldrb	r3, [r6, #1]
 8009500:	2b2b      	cmp	r3, #43	; 0x2b
 8009502:	d078      	beq.n	80095f6 <_strtod_l+0x286>
 8009504:	2b2d      	cmp	r3, #45	; 0x2d
 8009506:	d07b      	beq.n	8009600 <_strtod_l+0x290>
 8009508:	2700      	movs	r7, #0
 800950a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800950e:	2909      	cmp	r1, #9
 8009510:	f240 8082 	bls.w	8009618 <_strtod_l+0x2a8>
 8009514:	961b      	str	r6, [sp, #108]	; 0x6c
 8009516:	2500      	movs	r5, #0
 8009518:	e09e      	b.n	8009658 <_strtod_l+0x2e8>
 800951a:	2300      	movs	r3, #0
 800951c:	e7c9      	b.n	80094b2 <_strtod_l+0x142>
 800951e:	f1bb 0f08 	cmp.w	fp, #8
 8009522:	bfd5      	itete	le
 8009524:	9906      	ldrle	r1, [sp, #24]
 8009526:	9905      	ldrgt	r1, [sp, #20]
 8009528:	fb02 3301 	mlale	r3, r2, r1, r3
 800952c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009530:	f100 0001 	add.w	r0, r0, #1
 8009534:	bfd4      	ite	le
 8009536:	9306      	strle	r3, [sp, #24]
 8009538:	9305      	strgt	r3, [sp, #20]
 800953a:	f10b 0b01 	add.w	fp, fp, #1
 800953e:	901b      	str	r0, [sp, #108]	; 0x6c
 8009540:	e7bf      	b.n	80094c2 <_strtod_l+0x152>
 8009542:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009544:	191a      	adds	r2, r3, r4
 8009546:	921b      	str	r2, [sp, #108]	; 0x6c
 8009548:	5d1b      	ldrb	r3, [r3, r4]
 800954a:	f1bb 0f00 	cmp.w	fp, #0
 800954e:	d036      	beq.n	80095be <_strtod_l+0x24e>
 8009550:	465c      	mov	r4, fp
 8009552:	9004      	str	r0, [sp, #16]
 8009554:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8009558:	2a09      	cmp	r2, #9
 800955a:	d912      	bls.n	8009582 <_strtod_l+0x212>
 800955c:	2201      	movs	r2, #1
 800955e:	e7c2      	b.n	80094e6 <_strtod_l+0x176>
 8009560:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009562:	3001      	adds	r0, #1
 8009564:	1c5a      	adds	r2, r3, #1
 8009566:	921b      	str	r2, [sp, #108]	; 0x6c
 8009568:	785b      	ldrb	r3, [r3, #1]
 800956a:	2b30      	cmp	r3, #48	; 0x30
 800956c:	d0f8      	beq.n	8009560 <_strtod_l+0x1f0>
 800956e:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8009572:	2a08      	cmp	r2, #8
 8009574:	f200 84dc 	bhi.w	8009f30 <_strtod_l+0xbc0>
 8009578:	9004      	str	r0, [sp, #16]
 800957a:	2000      	movs	r0, #0
 800957c:	4604      	mov	r4, r0
 800957e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009580:	9208      	str	r2, [sp, #32]
 8009582:	3b30      	subs	r3, #48	; 0x30
 8009584:	f100 0201 	add.w	r2, r0, #1
 8009588:	d013      	beq.n	80095b2 <_strtod_l+0x242>
 800958a:	9904      	ldr	r1, [sp, #16]
 800958c:	1905      	adds	r5, r0, r4
 800958e:	4411      	add	r1, r2
 8009590:	9104      	str	r1, [sp, #16]
 8009592:	4622      	mov	r2, r4
 8009594:	210a      	movs	r1, #10
 8009596:	42aa      	cmp	r2, r5
 8009598:	d113      	bne.n	80095c2 <_strtod_l+0x252>
 800959a:	1822      	adds	r2, r4, r0
 800959c:	2a08      	cmp	r2, #8
 800959e:	f104 0401 	add.w	r4, r4, #1
 80095a2:	4404      	add	r4, r0
 80095a4:	dc1b      	bgt.n	80095de <_strtod_l+0x26e>
 80095a6:	220a      	movs	r2, #10
 80095a8:	9906      	ldr	r1, [sp, #24]
 80095aa:	fb02 3301 	mla	r3, r2, r1, r3
 80095ae:	9306      	str	r3, [sp, #24]
 80095b0:	2200      	movs	r2, #0
 80095b2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80095b4:	4610      	mov	r0, r2
 80095b6:	1c59      	adds	r1, r3, #1
 80095b8:	911b      	str	r1, [sp, #108]	; 0x6c
 80095ba:	785b      	ldrb	r3, [r3, #1]
 80095bc:	e7ca      	b.n	8009554 <_strtod_l+0x1e4>
 80095be:	4658      	mov	r0, fp
 80095c0:	e7d3      	b.n	800956a <_strtod_l+0x1fa>
 80095c2:	2a08      	cmp	r2, #8
 80095c4:	dc04      	bgt.n	80095d0 <_strtod_l+0x260>
 80095c6:	9f06      	ldr	r7, [sp, #24]
 80095c8:	434f      	muls	r7, r1
 80095ca:	9706      	str	r7, [sp, #24]
 80095cc:	3201      	adds	r2, #1
 80095ce:	e7e2      	b.n	8009596 <_strtod_l+0x226>
 80095d0:	1c57      	adds	r7, r2, #1
 80095d2:	2f10      	cmp	r7, #16
 80095d4:	bfde      	ittt	le
 80095d6:	9f05      	ldrle	r7, [sp, #20]
 80095d8:	434f      	mulle	r7, r1
 80095da:	9705      	strle	r7, [sp, #20]
 80095dc:	e7f6      	b.n	80095cc <_strtod_l+0x25c>
 80095de:	2c10      	cmp	r4, #16
 80095e0:	bfdf      	itttt	le
 80095e2:	220a      	movle	r2, #10
 80095e4:	9905      	ldrle	r1, [sp, #20]
 80095e6:	fb02 3301 	mlale	r3, r2, r1, r3
 80095ea:	9305      	strle	r3, [sp, #20]
 80095ec:	e7e0      	b.n	80095b0 <_strtod_l+0x240>
 80095ee:	2300      	movs	r3, #0
 80095f0:	2201      	movs	r2, #1
 80095f2:	9304      	str	r3, [sp, #16]
 80095f4:	e77c      	b.n	80094f0 <_strtod_l+0x180>
 80095f6:	2700      	movs	r7, #0
 80095f8:	1cb3      	adds	r3, r6, #2
 80095fa:	931b      	str	r3, [sp, #108]	; 0x6c
 80095fc:	78b3      	ldrb	r3, [r6, #2]
 80095fe:	e784      	b.n	800950a <_strtod_l+0x19a>
 8009600:	2701      	movs	r7, #1
 8009602:	e7f9      	b.n	80095f8 <_strtod_l+0x288>
 8009604:	0800d164 	.word	0x0800d164
 8009608:	0800ce78 	.word	0x0800ce78
 800960c:	7ff00000 	.word	0x7ff00000
 8009610:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009612:	1c59      	adds	r1, r3, #1
 8009614:	911b      	str	r1, [sp, #108]	; 0x6c
 8009616:	785b      	ldrb	r3, [r3, #1]
 8009618:	2b30      	cmp	r3, #48	; 0x30
 800961a:	d0f9      	beq.n	8009610 <_strtod_l+0x2a0>
 800961c:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8009620:	2908      	cmp	r1, #8
 8009622:	f63f af78 	bhi.w	8009516 <_strtod_l+0x1a6>
 8009626:	f04f 0e0a 	mov.w	lr, #10
 800962a:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 800962e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009630:	9309      	str	r3, [sp, #36]	; 0x24
 8009632:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009634:	1c59      	adds	r1, r3, #1
 8009636:	911b      	str	r1, [sp, #108]	; 0x6c
 8009638:	785b      	ldrb	r3, [r3, #1]
 800963a:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 800963e:	2d09      	cmp	r5, #9
 8009640:	d935      	bls.n	80096ae <_strtod_l+0x33e>
 8009642:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009644:	1b49      	subs	r1, r1, r5
 8009646:	2908      	cmp	r1, #8
 8009648:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800964c:	dc02      	bgt.n	8009654 <_strtod_l+0x2e4>
 800964e:	4565      	cmp	r5, ip
 8009650:	bfa8      	it	ge
 8009652:	4665      	movge	r5, ip
 8009654:	b107      	cbz	r7, 8009658 <_strtod_l+0x2e8>
 8009656:	426d      	negs	r5, r5
 8009658:	2c00      	cmp	r4, #0
 800965a:	d14c      	bne.n	80096f6 <_strtod_l+0x386>
 800965c:	9907      	ldr	r1, [sp, #28]
 800965e:	4301      	orrs	r1, r0
 8009660:	f47f aec7 	bne.w	80093f2 <_strtod_l+0x82>
 8009664:	2a00      	cmp	r2, #0
 8009666:	f47f aee0 	bne.w	800942a <_strtod_l+0xba>
 800966a:	2b69      	cmp	r3, #105	; 0x69
 800966c:	d026      	beq.n	80096bc <_strtod_l+0x34c>
 800966e:	dc23      	bgt.n	80096b8 <_strtod_l+0x348>
 8009670:	2b49      	cmp	r3, #73	; 0x49
 8009672:	d023      	beq.n	80096bc <_strtod_l+0x34c>
 8009674:	2b4e      	cmp	r3, #78	; 0x4e
 8009676:	f47f aed8 	bne.w	800942a <_strtod_l+0xba>
 800967a:	499c      	ldr	r1, [pc, #624]	; (80098ec <_strtod_l+0x57c>)
 800967c:	a81b      	add	r0, sp, #108	; 0x6c
 800967e:	f001 ffb3 	bl	800b5e8 <__match>
 8009682:	2800      	cmp	r0, #0
 8009684:	f43f aed1 	beq.w	800942a <_strtod_l+0xba>
 8009688:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800968a:	781b      	ldrb	r3, [r3, #0]
 800968c:	2b28      	cmp	r3, #40	; 0x28
 800968e:	d12c      	bne.n	80096ea <_strtod_l+0x37a>
 8009690:	4997      	ldr	r1, [pc, #604]	; (80098f0 <_strtod_l+0x580>)
 8009692:	aa1e      	add	r2, sp, #120	; 0x78
 8009694:	a81b      	add	r0, sp, #108	; 0x6c
 8009696:	f001 ffbb 	bl	800b610 <__hexnan>
 800969a:	2805      	cmp	r0, #5
 800969c:	d125      	bne.n	80096ea <_strtod_l+0x37a>
 800969e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80096a0:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 80096a4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80096a8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80096ac:	e6a1      	b.n	80093f2 <_strtod_l+0x82>
 80096ae:	fb0e 3c0c 	mla	ip, lr, ip, r3
 80096b2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80096b6:	e7bc      	b.n	8009632 <_strtod_l+0x2c2>
 80096b8:	2b6e      	cmp	r3, #110	; 0x6e
 80096ba:	e7dc      	b.n	8009676 <_strtod_l+0x306>
 80096bc:	498d      	ldr	r1, [pc, #564]	; (80098f4 <_strtod_l+0x584>)
 80096be:	a81b      	add	r0, sp, #108	; 0x6c
 80096c0:	f001 ff92 	bl	800b5e8 <__match>
 80096c4:	2800      	cmp	r0, #0
 80096c6:	f43f aeb0 	beq.w	800942a <_strtod_l+0xba>
 80096ca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80096cc:	498a      	ldr	r1, [pc, #552]	; (80098f8 <_strtod_l+0x588>)
 80096ce:	3b01      	subs	r3, #1
 80096d0:	a81b      	add	r0, sp, #108	; 0x6c
 80096d2:	931b      	str	r3, [sp, #108]	; 0x6c
 80096d4:	f001 ff88 	bl	800b5e8 <__match>
 80096d8:	b910      	cbnz	r0, 80096e0 <_strtod_l+0x370>
 80096da:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80096dc:	3301      	adds	r3, #1
 80096de:	931b      	str	r3, [sp, #108]	; 0x6c
 80096e0:	f04f 0800 	mov.w	r8, #0
 80096e4:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8009908 <_strtod_l+0x598>
 80096e8:	e683      	b.n	80093f2 <_strtod_l+0x82>
 80096ea:	4884      	ldr	r0, [pc, #528]	; (80098fc <_strtod_l+0x58c>)
 80096ec:	f003 f84e 	bl	800c78c <nan>
 80096f0:	4680      	mov	r8, r0
 80096f2:	4689      	mov	r9, r1
 80096f4:	e67d      	b.n	80093f2 <_strtod_l+0x82>
 80096f6:	9b04      	ldr	r3, [sp, #16]
 80096f8:	f1bb 0f00 	cmp.w	fp, #0
 80096fc:	bf08      	it	eq
 80096fe:	46a3      	moveq	fp, r4
 8009700:	1aeb      	subs	r3, r5, r3
 8009702:	2c10      	cmp	r4, #16
 8009704:	9806      	ldr	r0, [sp, #24]
 8009706:	4626      	mov	r6, r4
 8009708:	9307      	str	r3, [sp, #28]
 800970a:	bfa8      	it	ge
 800970c:	2610      	movge	r6, #16
 800970e:	f7f6 fe69 	bl	80003e4 <__aeabi_ui2d>
 8009712:	2c09      	cmp	r4, #9
 8009714:	4680      	mov	r8, r0
 8009716:	4689      	mov	r9, r1
 8009718:	dd13      	ble.n	8009742 <_strtod_l+0x3d2>
 800971a:	4b79      	ldr	r3, [pc, #484]	; (8009900 <_strtod_l+0x590>)
 800971c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009720:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009724:	f7f6 fed8 	bl	80004d8 <__aeabi_dmul>
 8009728:	4680      	mov	r8, r0
 800972a:	9805      	ldr	r0, [sp, #20]
 800972c:	4689      	mov	r9, r1
 800972e:	f7f6 fe59 	bl	80003e4 <__aeabi_ui2d>
 8009732:	4602      	mov	r2, r0
 8009734:	460b      	mov	r3, r1
 8009736:	4640      	mov	r0, r8
 8009738:	4649      	mov	r1, r9
 800973a:	f7f6 fd17 	bl	800016c <__adddf3>
 800973e:	4680      	mov	r8, r0
 8009740:	4689      	mov	r9, r1
 8009742:	2c0f      	cmp	r4, #15
 8009744:	dc36      	bgt.n	80097b4 <_strtod_l+0x444>
 8009746:	9b07      	ldr	r3, [sp, #28]
 8009748:	2b00      	cmp	r3, #0
 800974a:	f43f ae52 	beq.w	80093f2 <_strtod_l+0x82>
 800974e:	dd22      	ble.n	8009796 <_strtod_l+0x426>
 8009750:	2b16      	cmp	r3, #22
 8009752:	dc09      	bgt.n	8009768 <_strtod_l+0x3f8>
 8009754:	4c6a      	ldr	r4, [pc, #424]	; (8009900 <_strtod_l+0x590>)
 8009756:	4642      	mov	r2, r8
 8009758:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 800975c:	464b      	mov	r3, r9
 800975e:	e9d4 0100 	ldrd	r0, r1, [r4]
 8009762:	f7f6 feb9 	bl	80004d8 <__aeabi_dmul>
 8009766:	e7c3      	b.n	80096f0 <_strtod_l+0x380>
 8009768:	9a07      	ldr	r2, [sp, #28]
 800976a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800976e:	4293      	cmp	r3, r2
 8009770:	db20      	blt.n	80097b4 <_strtod_l+0x444>
 8009772:	4d63      	ldr	r5, [pc, #396]	; (8009900 <_strtod_l+0x590>)
 8009774:	f1c4 040f 	rsb	r4, r4, #15
 8009778:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800977c:	4642      	mov	r2, r8
 800977e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009782:	464b      	mov	r3, r9
 8009784:	f7f6 fea8 	bl	80004d8 <__aeabi_dmul>
 8009788:	9b07      	ldr	r3, [sp, #28]
 800978a:	1b1c      	subs	r4, r3, r4
 800978c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8009790:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009794:	e7e5      	b.n	8009762 <_strtod_l+0x3f2>
 8009796:	9b07      	ldr	r3, [sp, #28]
 8009798:	3316      	adds	r3, #22
 800979a:	db0b      	blt.n	80097b4 <_strtod_l+0x444>
 800979c:	9b04      	ldr	r3, [sp, #16]
 800979e:	4a58      	ldr	r2, [pc, #352]	; (8009900 <_strtod_l+0x590>)
 80097a0:	1b5d      	subs	r5, r3, r5
 80097a2:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80097a6:	4640      	mov	r0, r8
 80097a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80097ac:	4649      	mov	r1, r9
 80097ae:	f7f6 ffbd 	bl	800072c <__aeabi_ddiv>
 80097b2:	e79d      	b.n	80096f0 <_strtod_l+0x380>
 80097b4:	9b07      	ldr	r3, [sp, #28]
 80097b6:	1ba6      	subs	r6, r4, r6
 80097b8:	441e      	add	r6, r3
 80097ba:	2e00      	cmp	r6, #0
 80097bc:	dd71      	ble.n	80098a2 <_strtod_l+0x532>
 80097be:	f016 030f 	ands.w	r3, r6, #15
 80097c2:	d00a      	beq.n	80097da <_strtod_l+0x46a>
 80097c4:	494e      	ldr	r1, [pc, #312]	; (8009900 <_strtod_l+0x590>)
 80097c6:	4642      	mov	r2, r8
 80097c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80097cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097d0:	464b      	mov	r3, r9
 80097d2:	f7f6 fe81 	bl	80004d8 <__aeabi_dmul>
 80097d6:	4680      	mov	r8, r0
 80097d8:	4689      	mov	r9, r1
 80097da:	f036 060f 	bics.w	r6, r6, #15
 80097de:	d050      	beq.n	8009882 <_strtod_l+0x512>
 80097e0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 80097e4:	dd27      	ble.n	8009836 <_strtod_l+0x4c6>
 80097e6:	f04f 0b00 	mov.w	fp, #0
 80097ea:	f8cd b010 	str.w	fp, [sp, #16]
 80097ee:	f8cd b020 	str.w	fp, [sp, #32]
 80097f2:	f8cd b018 	str.w	fp, [sp, #24]
 80097f6:	2322      	movs	r3, #34	; 0x22
 80097f8:	f04f 0800 	mov.w	r8, #0
 80097fc:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8009908 <_strtod_l+0x598>
 8009800:	f8ca 3000 	str.w	r3, [sl]
 8009804:	9b08      	ldr	r3, [sp, #32]
 8009806:	2b00      	cmp	r3, #0
 8009808:	f43f adf3 	beq.w	80093f2 <_strtod_l+0x82>
 800980c:	4650      	mov	r0, sl
 800980e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009810:	f002 f824 	bl	800b85c <_Bfree>
 8009814:	4650      	mov	r0, sl
 8009816:	9906      	ldr	r1, [sp, #24]
 8009818:	f002 f820 	bl	800b85c <_Bfree>
 800981c:	4650      	mov	r0, sl
 800981e:	9904      	ldr	r1, [sp, #16]
 8009820:	f002 f81c 	bl	800b85c <_Bfree>
 8009824:	4650      	mov	r0, sl
 8009826:	9908      	ldr	r1, [sp, #32]
 8009828:	f002 f818 	bl	800b85c <_Bfree>
 800982c:	4659      	mov	r1, fp
 800982e:	4650      	mov	r0, sl
 8009830:	f002 f814 	bl	800b85c <_Bfree>
 8009834:	e5dd      	b.n	80093f2 <_strtod_l+0x82>
 8009836:	2300      	movs	r3, #0
 8009838:	4640      	mov	r0, r8
 800983a:	4649      	mov	r1, r9
 800983c:	461f      	mov	r7, r3
 800983e:	1136      	asrs	r6, r6, #4
 8009840:	2e01      	cmp	r6, #1
 8009842:	dc21      	bgt.n	8009888 <_strtod_l+0x518>
 8009844:	b10b      	cbz	r3, 800984a <_strtod_l+0x4da>
 8009846:	4680      	mov	r8, r0
 8009848:	4689      	mov	r9, r1
 800984a:	4b2e      	ldr	r3, [pc, #184]	; (8009904 <_strtod_l+0x594>)
 800984c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009850:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8009854:	4642      	mov	r2, r8
 8009856:	e9d7 0100 	ldrd	r0, r1, [r7]
 800985a:	464b      	mov	r3, r9
 800985c:	f7f6 fe3c 	bl	80004d8 <__aeabi_dmul>
 8009860:	4b29      	ldr	r3, [pc, #164]	; (8009908 <_strtod_l+0x598>)
 8009862:	460a      	mov	r2, r1
 8009864:	400b      	ands	r3, r1
 8009866:	4929      	ldr	r1, [pc, #164]	; (800990c <_strtod_l+0x59c>)
 8009868:	4680      	mov	r8, r0
 800986a:	428b      	cmp	r3, r1
 800986c:	d8bb      	bhi.n	80097e6 <_strtod_l+0x476>
 800986e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009872:	428b      	cmp	r3, r1
 8009874:	bf86      	itte	hi
 8009876:	f04f 38ff 	movhi.w	r8, #4294967295
 800987a:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8009910 <_strtod_l+0x5a0>
 800987e:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8009882:	2300      	movs	r3, #0
 8009884:	9305      	str	r3, [sp, #20]
 8009886:	e07e      	b.n	8009986 <_strtod_l+0x616>
 8009888:	07f2      	lsls	r2, r6, #31
 800988a:	d507      	bpl.n	800989c <_strtod_l+0x52c>
 800988c:	4b1d      	ldr	r3, [pc, #116]	; (8009904 <_strtod_l+0x594>)
 800988e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009896:	f7f6 fe1f 	bl	80004d8 <__aeabi_dmul>
 800989a:	2301      	movs	r3, #1
 800989c:	3701      	adds	r7, #1
 800989e:	1076      	asrs	r6, r6, #1
 80098a0:	e7ce      	b.n	8009840 <_strtod_l+0x4d0>
 80098a2:	d0ee      	beq.n	8009882 <_strtod_l+0x512>
 80098a4:	4276      	negs	r6, r6
 80098a6:	f016 020f 	ands.w	r2, r6, #15
 80098aa:	d00a      	beq.n	80098c2 <_strtod_l+0x552>
 80098ac:	4b14      	ldr	r3, [pc, #80]	; (8009900 <_strtod_l+0x590>)
 80098ae:	4640      	mov	r0, r8
 80098b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098b4:	4649      	mov	r1, r9
 80098b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ba:	f7f6 ff37 	bl	800072c <__aeabi_ddiv>
 80098be:	4680      	mov	r8, r0
 80098c0:	4689      	mov	r9, r1
 80098c2:	1136      	asrs	r6, r6, #4
 80098c4:	d0dd      	beq.n	8009882 <_strtod_l+0x512>
 80098c6:	2e1f      	cmp	r6, #31
 80098c8:	dd24      	ble.n	8009914 <_strtod_l+0x5a4>
 80098ca:	f04f 0b00 	mov.w	fp, #0
 80098ce:	f8cd b010 	str.w	fp, [sp, #16]
 80098d2:	f8cd b020 	str.w	fp, [sp, #32]
 80098d6:	f8cd b018 	str.w	fp, [sp, #24]
 80098da:	2322      	movs	r3, #34	; 0x22
 80098dc:	f04f 0800 	mov.w	r8, #0
 80098e0:	f04f 0900 	mov.w	r9, #0
 80098e4:	f8ca 3000 	str.w	r3, [sl]
 80098e8:	e78c      	b.n	8009804 <_strtod_l+0x494>
 80098ea:	bf00      	nop
 80098ec:	0800ce49 	.word	0x0800ce49
 80098f0:	0800ce8c 	.word	0x0800ce8c
 80098f4:	0800ce41 	.word	0x0800ce41
 80098f8:	0800d080 	.word	0x0800d080
 80098fc:	0800cf7b 	.word	0x0800cf7b
 8009900:	0800d200 	.word	0x0800d200
 8009904:	0800d1d8 	.word	0x0800d1d8
 8009908:	7ff00000 	.word	0x7ff00000
 800990c:	7ca00000 	.word	0x7ca00000
 8009910:	7fefffff 	.word	0x7fefffff
 8009914:	f016 0310 	ands.w	r3, r6, #16
 8009918:	bf18      	it	ne
 800991a:	236a      	movne	r3, #106	; 0x6a
 800991c:	4640      	mov	r0, r8
 800991e:	9305      	str	r3, [sp, #20]
 8009920:	4649      	mov	r1, r9
 8009922:	2300      	movs	r3, #0
 8009924:	4fb2      	ldr	r7, [pc, #712]	; (8009bf0 <_strtod_l+0x880>)
 8009926:	07f2      	lsls	r2, r6, #31
 8009928:	d504      	bpl.n	8009934 <_strtod_l+0x5c4>
 800992a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800992e:	f7f6 fdd3 	bl	80004d8 <__aeabi_dmul>
 8009932:	2301      	movs	r3, #1
 8009934:	1076      	asrs	r6, r6, #1
 8009936:	f107 0708 	add.w	r7, r7, #8
 800993a:	d1f4      	bne.n	8009926 <_strtod_l+0x5b6>
 800993c:	b10b      	cbz	r3, 8009942 <_strtod_l+0x5d2>
 800993e:	4680      	mov	r8, r0
 8009940:	4689      	mov	r9, r1
 8009942:	9b05      	ldr	r3, [sp, #20]
 8009944:	b1bb      	cbz	r3, 8009976 <_strtod_l+0x606>
 8009946:	f3c9 530a 	ubfx	r3, r9, #20, #11
 800994a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800994e:	2b00      	cmp	r3, #0
 8009950:	4649      	mov	r1, r9
 8009952:	dd10      	ble.n	8009976 <_strtod_l+0x606>
 8009954:	2b1f      	cmp	r3, #31
 8009956:	f340 812b 	ble.w	8009bb0 <_strtod_l+0x840>
 800995a:	2b34      	cmp	r3, #52	; 0x34
 800995c:	bfd8      	it	le
 800995e:	f04f 32ff 	movle.w	r2, #4294967295
 8009962:	f04f 0800 	mov.w	r8, #0
 8009966:	bfcf      	iteee	gt
 8009968:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800996c:	3b20      	suble	r3, #32
 800996e:	fa02 f303 	lslle.w	r3, r2, r3
 8009972:	ea03 0901 	andle.w	r9, r3, r1
 8009976:	2200      	movs	r2, #0
 8009978:	2300      	movs	r3, #0
 800997a:	4640      	mov	r0, r8
 800997c:	4649      	mov	r1, r9
 800997e:	f7f7 f813 	bl	80009a8 <__aeabi_dcmpeq>
 8009982:	2800      	cmp	r0, #0
 8009984:	d1a1      	bne.n	80098ca <_strtod_l+0x55a>
 8009986:	9b06      	ldr	r3, [sp, #24]
 8009988:	465a      	mov	r2, fp
 800998a:	9300      	str	r3, [sp, #0]
 800998c:	4650      	mov	r0, sl
 800998e:	4623      	mov	r3, r4
 8009990:	9908      	ldr	r1, [sp, #32]
 8009992:	f001 ffcf 	bl	800b934 <__s2b>
 8009996:	9008      	str	r0, [sp, #32]
 8009998:	2800      	cmp	r0, #0
 800999a:	f43f af24 	beq.w	80097e6 <_strtod_l+0x476>
 800999e:	9b04      	ldr	r3, [sp, #16]
 80099a0:	f04f 0b00 	mov.w	fp, #0
 80099a4:	1b5d      	subs	r5, r3, r5
 80099a6:	9b07      	ldr	r3, [sp, #28]
 80099a8:	f8cd b010 	str.w	fp, [sp, #16]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	bfb4      	ite	lt
 80099b0:	462b      	movlt	r3, r5
 80099b2:	2300      	movge	r3, #0
 80099b4:	930e      	str	r3, [sp, #56]	; 0x38
 80099b6:	9b07      	ldr	r3, [sp, #28]
 80099b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80099bc:	9316      	str	r3, [sp, #88]	; 0x58
 80099be:	9b08      	ldr	r3, [sp, #32]
 80099c0:	4650      	mov	r0, sl
 80099c2:	6859      	ldr	r1, [r3, #4]
 80099c4:	f001 ff0a 	bl	800b7dc <_Balloc>
 80099c8:	9006      	str	r0, [sp, #24]
 80099ca:	2800      	cmp	r0, #0
 80099cc:	f43f af13 	beq.w	80097f6 <_strtod_l+0x486>
 80099d0:	9b08      	ldr	r3, [sp, #32]
 80099d2:	300c      	adds	r0, #12
 80099d4:	691a      	ldr	r2, [r3, #16]
 80099d6:	f103 010c 	add.w	r1, r3, #12
 80099da:	3202      	adds	r2, #2
 80099dc:	0092      	lsls	r2, r2, #2
 80099de:	f7fe fcbc 	bl	800835a <memcpy>
 80099e2:	ab1e      	add	r3, sp, #120	; 0x78
 80099e4:	9301      	str	r3, [sp, #4]
 80099e6:	ab1d      	add	r3, sp, #116	; 0x74
 80099e8:	9300      	str	r3, [sp, #0]
 80099ea:	4642      	mov	r2, r8
 80099ec:	464b      	mov	r3, r9
 80099ee:	4650      	mov	r0, sl
 80099f0:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 80099f4:	f002 fadc 	bl	800bfb0 <__d2b>
 80099f8:	901c      	str	r0, [sp, #112]	; 0x70
 80099fa:	2800      	cmp	r0, #0
 80099fc:	f43f aefb 	beq.w	80097f6 <_strtod_l+0x486>
 8009a00:	2101      	movs	r1, #1
 8009a02:	4650      	mov	r0, sl
 8009a04:	f002 f82e 	bl	800ba64 <__i2b>
 8009a08:	4603      	mov	r3, r0
 8009a0a:	9004      	str	r0, [sp, #16]
 8009a0c:	2800      	cmp	r0, #0
 8009a0e:	f43f aef2 	beq.w	80097f6 <_strtod_l+0x486>
 8009a12:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8009a14:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009a16:	2d00      	cmp	r5, #0
 8009a18:	bfab      	itete	ge
 8009a1a:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8009a1c:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8009a1e:	18ee      	addge	r6, r5, r3
 8009a20:	1b5c      	sublt	r4, r3, r5
 8009a22:	9b05      	ldr	r3, [sp, #20]
 8009a24:	bfa8      	it	ge
 8009a26:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8009a28:	eba5 0503 	sub.w	r5, r5, r3
 8009a2c:	4415      	add	r5, r2
 8009a2e:	4b71      	ldr	r3, [pc, #452]	; (8009bf4 <_strtod_l+0x884>)
 8009a30:	f105 35ff 	add.w	r5, r5, #4294967295
 8009a34:	bfb8      	it	lt
 8009a36:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8009a38:	429d      	cmp	r5, r3
 8009a3a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009a3e:	f280 80c9 	bge.w	8009bd4 <_strtod_l+0x864>
 8009a42:	1b5b      	subs	r3, r3, r5
 8009a44:	2b1f      	cmp	r3, #31
 8009a46:	f04f 0701 	mov.w	r7, #1
 8009a4a:	eba2 0203 	sub.w	r2, r2, r3
 8009a4e:	f300 80b6 	bgt.w	8009bbe <_strtod_l+0x84e>
 8009a52:	2500      	movs	r5, #0
 8009a54:	fa07 f303 	lsl.w	r3, r7, r3
 8009a58:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a5a:	18b7      	adds	r7, r6, r2
 8009a5c:	9b05      	ldr	r3, [sp, #20]
 8009a5e:	42be      	cmp	r6, r7
 8009a60:	4414      	add	r4, r2
 8009a62:	441c      	add	r4, r3
 8009a64:	4633      	mov	r3, r6
 8009a66:	bfa8      	it	ge
 8009a68:	463b      	movge	r3, r7
 8009a6a:	42a3      	cmp	r3, r4
 8009a6c:	bfa8      	it	ge
 8009a6e:	4623      	movge	r3, r4
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	bfc2      	ittt	gt
 8009a74:	1aff      	subgt	r7, r7, r3
 8009a76:	1ae4      	subgt	r4, r4, r3
 8009a78:	1af6      	subgt	r6, r6, r3
 8009a7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	dd17      	ble.n	8009ab0 <_strtod_l+0x740>
 8009a80:	461a      	mov	r2, r3
 8009a82:	4650      	mov	r0, sl
 8009a84:	9904      	ldr	r1, [sp, #16]
 8009a86:	f002 f8a7 	bl	800bbd8 <__pow5mult>
 8009a8a:	9004      	str	r0, [sp, #16]
 8009a8c:	2800      	cmp	r0, #0
 8009a8e:	f43f aeb2 	beq.w	80097f6 <_strtod_l+0x486>
 8009a92:	4601      	mov	r1, r0
 8009a94:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009a96:	4650      	mov	r0, sl
 8009a98:	f001 fffa 	bl	800ba90 <__multiply>
 8009a9c:	9009      	str	r0, [sp, #36]	; 0x24
 8009a9e:	2800      	cmp	r0, #0
 8009aa0:	f43f aea9 	beq.w	80097f6 <_strtod_l+0x486>
 8009aa4:	4650      	mov	r0, sl
 8009aa6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009aa8:	f001 fed8 	bl	800b85c <_Bfree>
 8009aac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009aae:	931c      	str	r3, [sp, #112]	; 0x70
 8009ab0:	2f00      	cmp	r7, #0
 8009ab2:	f300 8093 	bgt.w	8009bdc <_strtod_l+0x86c>
 8009ab6:	9b07      	ldr	r3, [sp, #28]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	dd08      	ble.n	8009ace <_strtod_l+0x75e>
 8009abc:	4650      	mov	r0, sl
 8009abe:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009ac0:	9906      	ldr	r1, [sp, #24]
 8009ac2:	f002 f889 	bl	800bbd8 <__pow5mult>
 8009ac6:	9006      	str	r0, [sp, #24]
 8009ac8:	2800      	cmp	r0, #0
 8009aca:	f43f ae94 	beq.w	80097f6 <_strtod_l+0x486>
 8009ace:	2c00      	cmp	r4, #0
 8009ad0:	dd08      	ble.n	8009ae4 <_strtod_l+0x774>
 8009ad2:	4622      	mov	r2, r4
 8009ad4:	4650      	mov	r0, sl
 8009ad6:	9906      	ldr	r1, [sp, #24]
 8009ad8:	f002 f8d8 	bl	800bc8c <__lshift>
 8009adc:	9006      	str	r0, [sp, #24]
 8009ade:	2800      	cmp	r0, #0
 8009ae0:	f43f ae89 	beq.w	80097f6 <_strtod_l+0x486>
 8009ae4:	2e00      	cmp	r6, #0
 8009ae6:	dd08      	ble.n	8009afa <_strtod_l+0x78a>
 8009ae8:	4632      	mov	r2, r6
 8009aea:	4650      	mov	r0, sl
 8009aec:	9904      	ldr	r1, [sp, #16]
 8009aee:	f002 f8cd 	bl	800bc8c <__lshift>
 8009af2:	9004      	str	r0, [sp, #16]
 8009af4:	2800      	cmp	r0, #0
 8009af6:	f43f ae7e 	beq.w	80097f6 <_strtod_l+0x486>
 8009afa:	4650      	mov	r0, sl
 8009afc:	9a06      	ldr	r2, [sp, #24]
 8009afe:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009b00:	f002 f94c 	bl	800bd9c <__mdiff>
 8009b04:	4683      	mov	fp, r0
 8009b06:	2800      	cmp	r0, #0
 8009b08:	f43f ae75 	beq.w	80097f6 <_strtod_l+0x486>
 8009b0c:	2400      	movs	r4, #0
 8009b0e:	68c3      	ldr	r3, [r0, #12]
 8009b10:	9904      	ldr	r1, [sp, #16]
 8009b12:	60c4      	str	r4, [r0, #12]
 8009b14:	930d      	str	r3, [sp, #52]	; 0x34
 8009b16:	f002 f925 	bl	800bd64 <__mcmp>
 8009b1a:	42a0      	cmp	r0, r4
 8009b1c:	da70      	bge.n	8009c00 <_strtod_l+0x890>
 8009b1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b20:	ea53 0308 	orrs.w	r3, r3, r8
 8009b24:	f040 8096 	bne.w	8009c54 <_strtod_l+0x8e4>
 8009b28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	f040 8091 	bne.w	8009c54 <_strtod_l+0x8e4>
 8009b32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009b36:	0d1b      	lsrs	r3, r3, #20
 8009b38:	051b      	lsls	r3, r3, #20
 8009b3a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009b3e:	f240 8089 	bls.w	8009c54 <_strtod_l+0x8e4>
 8009b42:	f8db 3014 	ldr.w	r3, [fp, #20]
 8009b46:	b923      	cbnz	r3, 8009b52 <_strtod_l+0x7e2>
 8009b48:	f8db 3010 	ldr.w	r3, [fp, #16]
 8009b4c:	2b01      	cmp	r3, #1
 8009b4e:	f340 8081 	ble.w	8009c54 <_strtod_l+0x8e4>
 8009b52:	4659      	mov	r1, fp
 8009b54:	2201      	movs	r2, #1
 8009b56:	4650      	mov	r0, sl
 8009b58:	f002 f898 	bl	800bc8c <__lshift>
 8009b5c:	9904      	ldr	r1, [sp, #16]
 8009b5e:	4683      	mov	fp, r0
 8009b60:	f002 f900 	bl	800bd64 <__mcmp>
 8009b64:	2800      	cmp	r0, #0
 8009b66:	dd75      	ble.n	8009c54 <_strtod_l+0x8e4>
 8009b68:	9905      	ldr	r1, [sp, #20]
 8009b6a:	464b      	mov	r3, r9
 8009b6c:	4a22      	ldr	r2, [pc, #136]	; (8009bf8 <_strtod_l+0x888>)
 8009b6e:	2900      	cmp	r1, #0
 8009b70:	f000 8091 	beq.w	8009c96 <_strtod_l+0x926>
 8009b74:	ea02 0109 	and.w	r1, r2, r9
 8009b78:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009b7c:	f300 808b 	bgt.w	8009c96 <_strtod_l+0x926>
 8009b80:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009b84:	f77f aea9 	ble.w	80098da <_strtod_l+0x56a>
 8009b88:	2300      	movs	r3, #0
 8009b8a:	4a1c      	ldr	r2, [pc, #112]	; (8009bfc <_strtod_l+0x88c>)
 8009b8c:	4640      	mov	r0, r8
 8009b8e:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8009b92:	4649      	mov	r1, r9
 8009b94:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009b98:	f7f6 fc9e 	bl	80004d8 <__aeabi_dmul>
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	4303      	orrs	r3, r0
 8009ba0:	bf08      	it	eq
 8009ba2:	2322      	moveq	r3, #34	; 0x22
 8009ba4:	4680      	mov	r8, r0
 8009ba6:	4689      	mov	r9, r1
 8009ba8:	bf08      	it	eq
 8009baa:	f8ca 3000 	streq.w	r3, [sl]
 8009bae:	e62d      	b.n	800980c <_strtod_l+0x49c>
 8009bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8009bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8009bb8:	ea03 0808 	and.w	r8, r3, r8
 8009bbc:	e6db      	b.n	8009976 <_strtod_l+0x606>
 8009bbe:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8009bc2:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8009bc6:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8009bca:	35e2      	adds	r5, #226	; 0xe2
 8009bcc:	fa07 f505 	lsl.w	r5, r7, r5
 8009bd0:	970f      	str	r7, [sp, #60]	; 0x3c
 8009bd2:	e742      	b.n	8009a5a <_strtod_l+0x6ea>
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	2500      	movs	r5, #0
 8009bd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009bda:	e73e      	b.n	8009a5a <_strtod_l+0x6ea>
 8009bdc:	463a      	mov	r2, r7
 8009bde:	4650      	mov	r0, sl
 8009be0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009be2:	f002 f853 	bl	800bc8c <__lshift>
 8009be6:	901c      	str	r0, [sp, #112]	; 0x70
 8009be8:	2800      	cmp	r0, #0
 8009bea:	f47f af64 	bne.w	8009ab6 <_strtod_l+0x746>
 8009bee:	e602      	b.n	80097f6 <_strtod_l+0x486>
 8009bf0:	0800cea0 	.word	0x0800cea0
 8009bf4:	fffffc02 	.word	0xfffffc02
 8009bf8:	7ff00000 	.word	0x7ff00000
 8009bfc:	39500000 	.word	0x39500000
 8009c00:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8009c04:	d166      	bne.n	8009cd4 <_strtod_l+0x964>
 8009c06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009c08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c0c:	b35a      	cbz	r2, 8009c66 <_strtod_l+0x8f6>
 8009c0e:	4a9c      	ldr	r2, [pc, #624]	; (8009e80 <_strtod_l+0xb10>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d12c      	bne.n	8009c6e <_strtod_l+0x8fe>
 8009c14:	9b05      	ldr	r3, [sp, #20]
 8009c16:	4640      	mov	r0, r8
 8009c18:	b303      	cbz	r3, 8009c5c <_strtod_l+0x8ec>
 8009c1a:	464b      	mov	r3, r9
 8009c1c:	4a99      	ldr	r2, [pc, #612]	; (8009e84 <_strtod_l+0xb14>)
 8009c1e:	f04f 31ff 	mov.w	r1, #4294967295
 8009c22:	401a      	ands	r2, r3
 8009c24:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8009c28:	d81b      	bhi.n	8009c62 <_strtod_l+0x8f2>
 8009c2a:	0d12      	lsrs	r2, r2, #20
 8009c2c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009c30:	fa01 f303 	lsl.w	r3, r1, r3
 8009c34:	4298      	cmp	r0, r3
 8009c36:	d11a      	bne.n	8009c6e <_strtod_l+0x8fe>
 8009c38:	4b93      	ldr	r3, [pc, #588]	; (8009e88 <_strtod_l+0xb18>)
 8009c3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d102      	bne.n	8009c46 <_strtod_l+0x8d6>
 8009c40:	3001      	adds	r0, #1
 8009c42:	f43f add8 	beq.w	80097f6 <_strtod_l+0x486>
 8009c46:	f04f 0800 	mov.w	r8, #0
 8009c4a:	4b8e      	ldr	r3, [pc, #568]	; (8009e84 <_strtod_l+0xb14>)
 8009c4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c4e:	401a      	ands	r2, r3
 8009c50:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8009c54:	9b05      	ldr	r3, [sp, #20]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d196      	bne.n	8009b88 <_strtod_l+0x818>
 8009c5a:	e5d7      	b.n	800980c <_strtod_l+0x49c>
 8009c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8009c60:	e7e8      	b.n	8009c34 <_strtod_l+0x8c4>
 8009c62:	460b      	mov	r3, r1
 8009c64:	e7e6      	b.n	8009c34 <_strtod_l+0x8c4>
 8009c66:	ea53 0308 	orrs.w	r3, r3, r8
 8009c6a:	f43f af7d 	beq.w	8009b68 <_strtod_l+0x7f8>
 8009c6e:	b1e5      	cbz	r5, 8009caa <_strtod_l+0x93a>
 8009c70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c72:	421d      	tst	r5, r3
 8009c74:	d0ee      	beq.n	8009c54 <_strtod_l+0x8e4>
 8009c76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c78:	4640      	mov	r0, r8
 8009c7a:	4649      	mov	r1, r9
 8009c7c:	9a05      	ldr	r2, [sp, #20]
 8009c7e:	b1c3      	cbz	r3, 8009cb2 <_strtod_l+0x942>
 8009c80:	f7ff fb53 	bl	800932a <sulp>
 8009c84:	4602      	mov	r2, r0
 8009c86:	460b      	mov	r3, r1
 8009c88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009c8c:	f7f6 fa6e 	bl	800016c <__adddf3>
 8009c90:	4680      	mov	r8, r0
 8009c92:	4689      	mov	r9, r1
 8009c94:	e7de      	b.n	8009c54 <_strtod_l+0x8e4>
 8009c96:	4013      	ands	r3, r2
 8009c98:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009c9c:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009ca0:	f04f 38ff 	mov.w	r8, #4294967295
 8009ca4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009ca8:	e7d4      	b.n	8009c54 <_strtod_l+0x8e4>
 8009caa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009cac:	ea13 0f08 	tst.w	r3, r8
 8009cb0:	e7e0      	b.n	8009c74 <_strtod_l+0x904>
 8009cb2:	f7ff fb3a 	bl	800932a <sulp>
 8009cb6:	4602      	mov	r2, r0
 8009cb8:	460b      	mov	r3, r1
 8009cba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009cbe:	f7f6 fa53 	bl	8000168 <__aeabi_dsub>
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	4680      	mov	r8, r0
 8009cc8:	4689      	mov	r9, r1
 8009cca:	f7f6 fe6d 	bl	80009a8 <__aeabi_dcmpeq>
 8009cce:	2800      	cmp	r0, #0
 8009cd0:	d0c0      	beq.n	8009c54 <_strtod_l+0x8e4>
 8009cd2:	e602      	b.n	80098da <_strtod_l+0x56a>
 8009cd4:	4658      	mov	r0, fp
 8009cd6:	9904      	ldr	r1, [sp, #16]
 8009cd8:	f002 f9c6 	bl	800c068 <__ratio>
 8009cdc:	2200      	movs	r2, #0
 8009cde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009ce2:	4606      	mov	r6, r0
 8009ce4:	460f      	mov	r7, r1
 8009ce6:	f7f6 fe73 	bl	80009d0 <__aeabi_dcmple>
 8009cea:	2800      	cmp	r0, #0
 8009cec:	d075      	beq.n	8009dda <_strtod_l+0xa6a>
 8009cee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d047      	beq.n	8009d84 <_strtod_l+0xa14>
 8009cf4:	2600      	movs	r6, #0
 8009cf6:	4f65      	ldr	r7, [pc, #404]	; (8009e8c <_strtod_l+0xb1c>)
 8009cf8:	4d64      	ldr	r5, [pc, #400]	; (8009e8c <_strtod_l+0xb1c>)
 8009cfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cfc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009d00:	0d1b      	lsrs	r3, r3, #20
 8009d02:	051b      	lsls	r3, r3, #20
 8009d04:	930f      	str	r3, [sp, #60]	; 0x3c
 8009d06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009d08:	4b61      	ldr	r3, [pc, #388]	; (8009e90 <_strtod_l+0xb20>)
 8009d0a:	429a      	cmp	r2, r3
 8009d0c:	f040 80c8 	bne.w	8009ea0 <_strtod_l+0xb30>
 8009d10:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009d14:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8009d18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d1a:	4640      	mov	r0, r8
 8009d1c:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8009d20:	4649      	mov	r1, r9
 8009d22:	f002 f8cb 	bl	800bebc <__ulp>
 8009d26:	4602      	mov	r2, r0
 8009d28:	460b      	mov	r3, r1
 8009d2a:	4630      	mov	r0, r6
 8009d2c:	4639      	mov	r1, r7
 8009d2e:	f7f6 fbd3 	bl	80004d8 <__aeabi_dmul>
 8009d32:	4642      	mov	r2, r8
 8009d34:	464b      	mov	r3, r9
 8009d36:	f7f6 fa19 	bl	800016c <__adddf3>
 8009d3a:	460b      	mov	r3, r1
 8009d3c:	4951      	ldr	r1, [pc, #324]	; (8009e84 <_strtod_l+0xb14>)
 8009d3e:	4a55      	ldr	r2, [pc, #340]	; (8009e94 <_strtod_l+0xb24>)
 8009d40:	4019      	ands	r1, r3
 8009d42:	4291      	cmp	r1, r2
 8009d44:	4680      	mov	r8, r0
 8009d46:	d95e      	bls.n	8009e06 <_strtod_l+0xa96>
 8009d48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d4a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	d103      	bne.n	8009d5a <_strtod_l+0x9ea>
 8009d52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d54:	3301      	adds	r3, #1
 8009d56:	f43f ad4e 	beq.w	80097f6 <_strtod_l+0x486>
 8009d5a:	f04f 38ff 	mov.w	r8, #4294967295
 8009d5e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8009e88 <_strtod_l+0xb18>
 8009d62:	4650      	mov	r0, sl
 8009d64:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009d66:	f001 fd79 	bl	800b85c <_Bfree>
 8009d6a:	4650      	mov	r0, sl
 8009d6c:	9906      	ldr	r1, [sp, #24]
 8009d6e:	f001 fd75 	bl	800b85c <_Bfree>
 8009d72:	4650      	mov	r0, sl
 8009d74:	9904      	ldr	r1, [sp, #16]
 8009d76:	f001 fd71 	bl	800b85c <_Bfree>
 8009d7a:	4659      	mov	r1, fp
 8009d7c:	4650      	mov	r0, sl
 8009d7e:	f001 fd6d 	bl	800b85c <_Bfree>
 8009d82:	e61c      	b.n	80099be <_strtod_l+0x64e>
 8009d84:	f1b8 0f00 	cmp.w	r8, #0
 8009d88:	d119      	bne.n	8009dbe <_strtod_l+0xa4e>
 8009d8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d90:	b9e3      	cbnz	r3, 8009dcc <_strtod_l+0xa5c>
 8009d92:	2200      	movs	r2, #0
 8009d94:	4630      	mov	r0, r6
 8009d96:	4639      	mov	r1, r7
 8009d98:	4b3c      	ldr	r3, [pc, #240]	; (8009e8c <_strtod_l+0xb1c>)
 8009d9a:	f7f6 fe0f 	bl	80009bc <__aeabi_dcmplt>
 8009d9e:	b9c8      	cbnz	r0, 8009dd4 <_strtod_l+0xa64>
 8009da0:	2200      	movs	r2, #0
 8009da2:	4630      	mov	r0, r6
 8009da4:	4639      	mov	r1, r7
 8009da6:	4b3c      	ldr	r3, [pc, #240]	; (8009e98 <_strtod_l+0xb28>)
 8009da8:	f7f6 fb96 	bl	80004d8 <__aeabi_dmul>
 8009dac:	4604      	mov	r4, r0
 8009dae:	460d      	mov	r5, r1
 8009db0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8009db4:	9418      	str	r4, [sp, #96]	; 0x60
 8009db6:	9319      	str	r3, [sp, #100]	; 0x64
 8009db8:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8009dbc:	e79d      	b.n	8009cfa <_strtod_l+0x98a>
 8009dbe:	f1b8 0f01 	cmp.w	r8, #1
 8009dc2:	d103      	bne.n	8009dcc <_strtod_l+0xa5c>
 8009dc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	f43f ad87 	beq.w	80098da <_strtod_l+0x56a>
 8009dcc:	2600      	movs	r6, #0
 8009dce:	2400      	movs	r4, #0
 8009dd0:	4f32      	ldr	r7, [pc, #200]	; (8009e9c <_strtod_l+0xb2c>)
 8009dd2:	e791      	b.n	8009cf8 <_strtod_l+0x988>
 8009dd4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8009dd6:	4d30      	ldr	r5, [pc, #192]	; (8009e98 <_strtod_l+0xb28>)
 8009dd8:	e7ea      	b.n	8009db0 <_strtod_l+0xa40>
 8009dda:	4b2f      	ldr	r3, [pc, #188]	; (8009e98 <_strtod_l+0xb28>)
 8009ddc:	2200      	movs	r2, #0
 8009dde:	4630      	mov	r0, r6
 8009de0:	4639      	mov	r1, r7
 8009de2:	f7f6 fb79 	bl	80004d8 <__aeabi_dmul>
 8009de6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009de8:	4604      	mov	r4, r0
 8009dea:	460d      	mov	r5, r1
 8009dec:	b933      	cbnz	r3, 8009dfc <_strtod_l+0xa8c>
 8009dee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009df2:	9010      	str	r0, [sp, #64]	; 0x40
 8009df4:	9311      	str	r3, [sp, #68]	; 0x44
 8009df6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009dfa:	e77e      	b.n	8009cfa <_strtod_l+0x98a>
 8009dfc:	4602      	mov	r2, r0
 8009dfe:	460b      	mov	r3, r1
 8009e00:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009e04:	e7f7      	b.n	8009df6 <_strtod_l+0xa86>
 8009e06:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009e0a:	9b05      	ldr	r3, [sp, #20]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d1a8      	bne.n	8009d62 <_strtod_l+0x9f2>
 8009e10:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009e14:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e16:	0d1b      	lsrs	r3, r3, #20
 8009e18:	051b      	lsls	r3, r3, #20
 8009e1a:	429a      	cmp	r2, r3
 8009e1c:	d1a1      	bne.n	8009d62 <_strtod_l+0x9f2>
 8009e1e:	4620      	mov	r0, r4
 8009e20:	4629      	mov	r1, r5
 8009e22:	f7f7 f91f 	bl	8001064 <__aeabi_d2lz>
 8009e26:	f7f6 fb29 	bl	800047c <__aeabi_l2d>
 8009e2a:	4602      	mov	r2, r0
 8009e2c:	460b      	mov	r3, r1
 8009e2e:	4620      	mov	r0, r4
 8009e30:	4629      	mov	r1, r5
 8009e32:	f7f6 f999 	bl	8000168 <__aeabi_dsub>
 8009e36:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e38:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009e3c:	ea43 0308 	orr.w	r3, r3, r8
 8009e40:	4313      	orrs	r3, r2
 8009e42:	4604      	mov	r4, r0
 8009e44:	460d      	mov	r5, r1
 8009e46:	d066      	beq.n	8009f16 <_strtod_l+0xba6>
 8009e48:	a309      	add	r3, pc, #36	; (adr r3, 8009e70 <_strtod_l+0xb00>)
 8009e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e4e:	f7f6 fdb5 	bl	80009bc <__aeabi_dcmplt>
 8009e52:	2800      	cmp	r0, #0
 8009e54:	f47f acda 	bne.w	800980c <_strtod_l+0x49c>
 8009e58:	a307      	add	r3, pc, #28	; (adr r3, 8009e78 <_strtod_l+0xb08>)
 8009e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e5e:	4620      	mov	r0, r4
 8009e60:	4629      	mov	r1, r5
 8009e62:	f7f6 fdc9 	bl	80009f8 <__aeabi_dcmpgt>
 8009e66:	2800      	cmp	r0, #0
 8009e68:	f43f af7b 	beq.w	8009d62 <_strtod_l+0x9f2>
 8009e6c:	e4ce      	b.n	800980c <_strtod_l+0x49c>
 8009e6e:	bf00      	nop
 8009e70:	94a03595 	.word	0x94a03595
 8009e74:	3fdfffff 	.word	0x3fdfffff
 8009e78:	35afe535 	.word	0x35afe535
 8009e7c:	3fe00000 	.word	0x3fe00000
 8009e80:	000fffff 	.word	0x000fffff
 8009e84:	7ff00000 	.word	0x7ff00000
 8009e88:	7fefffff 	.word	0x7fefffff
 8009e8c:	3ff00000 	.word	0x3ff00000
 8009e90:	7fe00000 	.word	0x7fe00000
 8009e94:	7c9fffff 	.word	0x7c9fffff
 8009e98:	3fe00000 	.word	0x3fe00000
 8009e9c:	bff00000 	.word	0xbff00000
 8009ea0:	9b05      	ldr	r3, [sp, #20]
 8009ea2:	b313      	cbz	r3, 8009eea <_strtod_l+0xb7a>
 8009ea4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ea6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009eaa:	d81e      	bhi.n	8009eea <_strtod_l+0xb7a>
 8009eac:	a326      	add	r3, pc, #152	; (adr r3, 8009f48 <_strtod_l+0xbd8>)
 8009eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb2:	4620      	mov	r0, r4
 8009eb4:	4629      	mov	r1, r5
 8009eb6:	f7f6 fd8b 	bl	80009d0 <__aeabi_dcmple>
 8009eba:	b190      	cbz	r0, 8009ee2 <_strtod_l+0xb72>
 8009ebc:	4629      	mov	r1, r5
 8009ebe:	4620      	mov	r0, r4
 8009ec0:	f7f6 fde2 	bl	8000a88 <__aeabi_d2uiz>
 8009ec4:	2801      	cmp	r0, #1
 8009ec6:	bf38      	it	cc
 8009ec8:	2001      	movcc	r0, #1
 8009eca:	f7f6 fa8b 	bl	80003e4 <__aeabi_ui2d>
 8009ece:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ed0:	4604      	mov	r4, r0
 8009ed2:	460d      	mov	r5, r1
 8009ed4:	b9d3      	cbnz	r3, 8009f0c <_strtod_l+0xb9c>
 8009ed6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009eda:	9012      	str	r0, [sp, #72]	; 0x48
 8009edc:	9313      	str	r3, [sp, #76]	; 0x4c
 8009ede:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8009ee2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009ee4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8009ee8:	1a9f      	subs	r7, r3, r2
 8009eea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009eee:	f001 ffe5 	bl	800bebc <__ulp>
 8009ef2:	4602      	mov	r2, r0
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	4630      	mov	r0, r6
 8009ef8:	4639      	mov	r1, r7
 8009efa:	f7f6 faed 	bl	80004d8 <__aeabi_dmul>
 8009efe:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009f02:	f7f6 f933 	bl	800016c <__adddf3>
 8009f06:	4680      	mov	r8, r0
 8009f08:	4689      	mov	r9, r1
 8009f0a:	e77e      	b.n	8009e0a <_strtod_l+0xa9a>
 8009f0c:	4602      	mov	r2, r0
 8009f0e:	460b      	mov	r3, r1
 8009f10:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8009f14:	e7e3      	b.n	8009ede <_strtod_l+0xb6e>
 8009f16:	a30e      	add	r3, pc, #56	; (adr r3, 8009f50 <_strtod_l+0xbe0>)
 8009f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f1c:	f7f6 fd4e 	bl	80009bc <__aeabi_dcmplt>
 8009f20:	e7a1      	b.n	8009e66 <_strtod_l+0xaf6>
 8009f22:	2300      	movs	r3, #0
 8009f24:	930c      	str	r3, [sp, #48]	; 0x30
 8009f26:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009f28:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009f2a:	6013      	str	r3, [r2, #0]
 8009f2c:	f7ff ba65 	b.w	80093fa <_strtod_l+0x8a>
 8009f30:	2b65      	cmp	r3, #101	; 0x65
 8009f32:	f43f ab5c 	beq.w	80095ee <_strtod_l+0x27e>
 8009f36:	2b45      	cmp	r3, #69	; 0x45
 8009f38:	f43f ab59 	beq.w	80095ee <_strtod_l+0x27e>
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	f7ff bb8d 	b.w	800965c <_strtod_l+0x2ec>
 8009f42:	bf00      	nop
 8009f44:	f3af 8000 	nop.w
 8009f48:	ffc00000 	.word	0xffc00000
 8009f4c:	41dfffff 	.word	0x41dfffff
 8009f50:	94a03595 	.word	0x94a03595
 8009f54:	3fcfffff 	.word	0x3fcfffff

08009f58 <_strtod_r>:
 8009f58:	4b01      	ldr	r3, [pc, #4]	; (8009f60 <_strtod_r+0x8>)
 8009f5a:	f7ff ba09 	b.w	8009370 <_strtod_l>
 8009f5e:	bf00      	nop
 8009f60:	20000074 	.word	0x20000074

08009f64 <strtod>:
 8009f64:	460a      	mov	r2, r1
 8009f66:	4601      	mov	r1, r0
 8009f68:	4802      	ldr	r0, [pc, #8]	; (8009f74 <strtod+0x10>)
 8009f6a:	4b03      	ldr	r3, [pc, #12]	; (8009f78 <strtod+0x14>)
 8009f6c:	6800      	ldr	r0, [r0, #0]
 8009f6e:	f7ff b9ff 	b.w	8009370 <_strtod_l>
 8009f72:	bf00      	nop
 8009f74:	2000000c 	.word	0x2000000c
 8009f78:	20000074 	.word	0x20000074

08009f7c <strtok>:
 8009f7c:	4b16      	ldr	r3, [pc, #88]	; (8009fd8 <strtok+0x5c>)
 8009f7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f82:	681f      	ldr	r7, [r3, #0]
 8009f84:	4605      	mov	r5, r0
 8009f86:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8009f88:	460e      	mov	r6, r1
 8009f8a:	b9ec      	cbnz	r4, 8009fc8 <strtok+0x4c>
 8009f8c:	2050      	movs	r0, #80	; 0x50
 8009f8e:	f001 fbf1 	bl	800b774 <malloc>
 8009f92:	4602      	mov	r2, r0
 8009f94:	65b8      	str	r0, [r7, #88]	; 0x58
 8009f96:	b920      	cbnz	r0, 8009fa2 <strtok+0x26>
 8009f98:	2157      	movs	r1, #87	; 0x57
 8009f9a:	4b10      	ldr	r3, [pc, #64]	; (8009fdc <strtok+0x60>)
 8009f9c:	4810      	ldr	r0, [pc, #64]	; (8009fe0 <strtok+0x64>)
 8009f9e:	f000 f8ed 	bl	800a17c <__assert_func>
 8009fa2:	e9c0 4400 	strd	r4, r4, [r0]
 8009fa6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009faa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8009fae:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8009fb2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8009fb6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8009fba:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8009fbe:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8009fc2:	6184      	str	r4, [r0, #24]
 8009fc4:	7704      	strb	r4, [r0, #28]
 8009fc6:	6244      	str	r4, [r0, #36]	; 0x24
 8009fc8:	4631      	mov	r1, r6
 8009fca:	4628      	mov	r0, r5
 8009fcc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009fce:	2301      	movs	r3, #1
 8009fd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009fd4:	f000 b806 	b.w	8009fe4 <__strtok_r>
 8009fd8:	2000000c 	.word	0x2000000c
 8009fdc:	0800cec8 	.word	0x0800cec8
 8009fe0:	0800cedf 	.word	0x0800cedf

08009fe4 <__strtok_r>:
 8009fe4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009fe6:	b908      	cbnz	r0, 8009fec <__strtok_r+0x8>
 8009fe8:	6810      	ldr	r0, [r2, #0]
 8009fea:	b188      	cbz	r0, 800a010 <__strtok_r+0x2c>
 8009fec:	4604      	mov	r4, r0
 8009fee:	460f      	mov	r7, r1
 8009ff0:	4620      	mov	r0, r4
 8009ff2:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009ff6:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009ffa:	b91e      	cbnz	r6, 800a004 <__strtok_r+0x20>
 8009ffc:	b965      	cbnz	r5, 800a018 <__strtok_r+0x34>
 8009ffe:	4628      	mov	r0, r5
 800a000:	6015      	str	r5, [r2, #0]
 800a002:	e005      	b.n	800a010 <__strtok_r+0x2c>
 800a004:	42b5      	cmp	r5, r6
 800a006:	d1f6      	bne.n	8009ff6 <__strtok_r+0x12>
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d1f0      	bne.n	8009fee <__strtok_r+0xa>
 800a00c:	6014      	str	r4, [r2, #0]
 800a00e:	7003      	strb	r3, [r0, #0]
 800a010:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a012:	461c      	mov	r4, r3
 800a014:	e00c      	b.n	800a030 <__strtok_r+0x4c>
 800a016:	b915      	cbnz	r5, 800a01e <__strtok_r+0x3a>
 800a018:	460e      	mov	r6, r1
 800a01a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a01e:	f816 5b01 	ldrb.w	r5, [r6], #1
 800a022:	42ab      	cmp	r3, r5
 800a024:	d1f7      	bne.n	800a016 <__strtok_r+0x32>
 800a026:	2b00      	cmp	r3, #0
 800a028:	d0f3      	beq.n	800a012 <__strtok_r+0x2e>
 800a02a:	2300      	movs	r3, #0
 800a02c:	f804 3c01 	strb.w	r3, [r4, #-1]
 800a030:	6014      	str	r4, [r2, #0]
 800a032:	e7ed      	b.n	800a010 <__strtok_r+0x2c>

0800a034 <_strtol_l.isra.0>:
 800a034:	2b01      	cmp	r3, #1
 800a036:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a03a:	4686      	mov	lr, r0
 800a03c:	d001      	beq.n	800a042 <_strtol_l.isra.0+0xe>
 800a03e:	2b24      	cmp	r3, #36	; 0x24
 800a040:	d906      	bls.n	800a050 <_strtol_l.isra.0+0x1c>
 800a042:	f7fe f867 	bl	8008114 <__errno>
 800a046:	2316      	movs	r3, #22
 800a048:	6003      	str	r3, [r0, #0]
 800a04a:	2000      	movs	r0, #0
 800a04c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a050:	468c      	mov	ip, r1
 800a052:	4e3a      	ldr	r6, [pc, #232]	; (800a13c <_strtol_l.isra.0+0x108>)
 800a054:	4660      	mov	r0, ip
 800a056:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800a05a:	5da5      	ldrb	r5, [r4, r6]
 800a05c:	f015 0508 	ands.w	r5, r5, #8
 800a060:	d1f8      	bne.n	800a054 <_strtol_l.isra.0+0x20>
 800a062:	2c2d      	cmp	r4, #45	; 0x2d
 800a064:	d133      	bne.n	800a0ce <_strtol_l.isra.0+0x9a>
 800a066:	f04f 0801 	mov.w	r8, #1
 800a06a:	f89c 4000 	ldrb.w	r4, [ip]
 800a06e:	f100 0c02 	add.w	ip, r0, #2
 800a072:	2b00      	cmp	r3, #0
 800a074:	d05d      	beq.n	800a132 <_strtol_l.isra.0+0xfe>
 800a076:	2b10      	cmp	r3, #16
 800a078:	d10c      	bne.n	800a094 <_strtol_l.isra.0+0x60>
 800a07a:	2c30      	cmp	r4, #48	; 0x30
 800a07c:	d10a      	bne.n	800a094 <_strtol_l.isra.0+0x60>
 800a07e:	f89c 0000 	ldrb.w	r0, [ip]
 800a082:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800a086:	2858      	cmp	r0, #88	; 0x58
 800a088:	d14e      	bne.n	800a128 <_strtol_l.isra.0+0xf4>
 800a08a:	2310      	movs	r3, #16
 800a08c:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800a090:	f10c 0c02 	add.w	ip, ip, #2
 800a094:	2500      	movs	r5, #0
 800a096:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 800a09a:	3f01      	subs	r7, #1
 800a09c:	fbb7 f9f3 	udiv	r9, r7, r3
 800a0a0:	4628      	mov	r0, r5
 800a0a2:	fb03 7a19 	mls	sl, r3, r9, r7
 800a0a6:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800a0aa:	2e09      	cmp	r6, #9
 800a0ac:	d818      	bhi.n	800a0e0 <_strtol_l.isra.0+0xac>
 800a0ae:	4634      	mov	r4, r6
 800a0b0:	42a3      	cmp	r3, r4
 800a0b2:	dd24      	ble.n	800a0fe <_strtol_l.isra.0+0xca>
 800a0b4:	2d00      	cmp	r5, #0
 800a0b6:	db1f      	blt.n	800a0f8 <_strtol_l.isra.0+0xc4>
 800a0b8:	4581      	cmp	r9, r0
 800a0ba:	d31d      	bcc.n	800a0f8 <_strtol_l.isra.0+0xc4>
 800a0bc:	d101      	bne.n	800a0c2 <_strtol_l.isra.0+0x8e>
 800a0be:	45a2      	cmp	sl, r4
 800a0c0:	db1a      	blt.n	800a0f8 <_strtol_l.isra.0+0xc4>
 800a0c2:	2501      	movs	r5, #1
 800a0c4:	fb00 4003 	mla	r0, r0, r3, r4
 800a0c8:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800a0cc:	e7eb      	b.n	800a0a6 <_strtol_l.isra.0+0x72>
 800a0ce:	2c2b      	cmp	r4, #43	; 0x2b
 800a0d0:	bf08      	it	eq
 800a0d2:	f89c 4000 	ldrbeq.w	r4, [ip]
 800a0d6:	46a8      	mov	r8, r5
 800a0d8:	bf08      	it	eq
 800a0da:	f100 0c02 	addeq.w	ip, r0, #2
 800a0de:	e7c8      	b.n	800a072 <_strtol_l.isra.0+0x3e>
 800a0e0:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800a0e4:	2e19      	cmp	r6, #25
 800a0e6:	d801      	bhi.n	800a0ec <_strtol_l.isra.0+0xb8>
 800a0e8:	3c37      	subs	r4, #55	; 0x37
 800a0ea:	e7e1      	b.n	800a0b0 <_strtol_l.isra.0+0x7c>
 800a0ec:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800a0f0:	2e19      	cmp	r6, #25
 800a0f2:	d804      	bhi.n	800a0fe <_strtol_l.isra.0+0xca>
 800a0f4:	3c57      	subs	r4, #87	; 0x57
 800a0f6:	e7db      	b.n	800a0b0 <_strtol_l.isra.0+0x7c>
 800a0f8:	f04f 35ff 	mov.w	r5, #4294967295
 800a0fc:	e7e4      	b.n	800a0c8 <_strtol_l.isra.0+0x94>
 800a0fe:	2d00      	cmp	r5, #0
 800a100:	da08      	bge.n	800a114 <_strtol_l.isra.0+0xe0>
 800a102:	2322      	movs	r3, #34	; 0x22
 800a104:	4638      	mov	r0, r7
 800a106:	f8ce 3000 	str.w	r3, [lr]
 800a10a:	2a00      	cmp	r2, #0
 800a10c:	d09e      	beq.n	800a04c <_strtol_l.isra.0+0x18>
 800a10e:	f10c 31ff 	add.w	r1, ip, #4294967295
 800a112:	e007      	b.n	800a124 <_strtol_l.isra.0+0xf0>
 800a114:	f1b8 0f00 	cmp.w	r8, #0
 800a118:	d000      	beq.n	800a11c <_strtol_l.isra.0+0xe8>
 800a11a:	4240      	negs	r0, r0
 800a11c:	2a00      	cmp	r2, #0
 800a11e:	d095      	beq.n	800a04c <_strtol_l.isra.0+0x18>
 800a120:	2d00      	cmp	r5, #0
 800a122:	d1f4      	bne.n	800a10e <_strtol_l.isra.0+0xda>
 800a124:	6011      	str	r1, [r2, #0]
 800a126:	e791      	b.n	800a04c <_strtol_l.isra.0+0x18>
 800a128:	2430      	movs	r4, #48	; 0x30
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d1b2      	bne.n	800a094 <_strtol_l.isra.0+0x60>
 800a12e:	2308      	movs	r3, #8
 800a130:	e7b0      	b.n	800a094 <_strtol_l.isra.0+0x60>
 800a132:	2c30      	cmp	r4, #48	; 0x30
 800a134:	d0a3      	beq.n	800a07e <_strtol_l.isra.0+0x4a>
 800a136:	230a      	movs	r3, #10
 800a138:	e7ac      	b.n	800a094 <_strtol_l.isra.0+0x60>
 800a13a:	bf00      	nop
 800a13c:	0800cf7d 	.word	0x0800cf7d

0800a140 <_strtol_r>:
 800a140:	f7ff bf78 	b.w	800a034 <_strtol_l.isra.0>

0800a144 <strtol>:
 800a144:	4613      	mov	r3, r2
 800a146:	460a      	mov	r2, r1
 800a148:	4601      	mov	r1, r0
 800a14a:	4802      	ldr	r0, [pc, #8]	; (800a154 <strtol+0x10>)
 800a14c:	6800      	ldr	r0, [r0, #0]
 800a14e:	f7ff bf71 	b.w	800a034 <_strtol_l.isra.0>
 800a152:	bf00      	nop
 800a154:	2000000c 	.word	0x2000000c

0800a158 <_write_r>:
 800a158:	b538      	push	{r3, r4, r5, lr}
 800a15a:	4604      	mov	r4, r0
 800a15c:	4608      	mov	r0, r1
 800a15e:	4611      	mov	r1, r2
 800a160:	2200      	movs	r2, #0
 800a162:	4d05      	ldr	r5, [pc, #20]	; (800a178 <_write_r+0x20>)
 800a164:	602a      	str	r2, [r5, #0]
 800a166:	461a      	mov	r2, r3
 800a168:	f7f7 fc08 	bl	800197c <_write>
 800a16c:	1c43      	adds	r3, r0, #1
 800a16e:	d102      	bne.n	800a176 <_write_r+0x1e>
 800a170:	682b      	ldr	r3, [r5, #0]
 800a172:	b103      	cbz	r3, 800a176 <_write_r+0x1e>
 800a174:	6023      	str	r3, [r4, #0]
 800a176:	bd38      	pop	{r3, r4, r5, pc}
 800a178:	20003b24 	.word	0x20003b24

0800a17c <__assert_func>:
 800a17c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a17e:	4614      	mov	r4, r2
 800a180:	461a      	mov	r2, r3
 800a182:	4b09      	ldr	r3, [pc, #36]	; (800a1a8 <__assert_func+0x2c>)
 800a184:	4605      	mov	r5, r0
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	68d8      	ldr	r0, [r3, #12]
 800a18a:	b14c      	cbz	r4, 800a1a0 <__assert_func+0x24>
 800a18c:	4b07      	ldr	r3, [pc, #28]	; (800a1ac <__assert_func+0x30>)
 800a18e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a192:	9100      	str	r1, [sp, #0]
 800a194:	462b      	mov	r3, r5
 800a196:	4906      	ldr	r1, [pc, #24]	; (800a1b0 <__assert_func+0x34>)
 800a198:	f000 ff5e 	bl	800b058 <fiprintf>
 800a19c:	f002 fbdc 	bl	800c958 <abort>
 800a1a0:	4b04      	ldr	r3, [pc, #16]	; (800a1b4 <__assert_func+0x38>)
 800a1a2:	461c      	mov	r4, r3
 800a1a4:	e7f3      	b.n	800a18e <__assert_func+0x12>
 800a1a6:	bf00      	nop
 800a1a8:	2000000c 	.word	0x2000000c
 800a1ac:	0800cf40 	.word	0x0800cf40
 800a1b0:	0800cf4d 	.word	0x0800cf4d
 800a1b4:	0800cf7b 	.word	0x0800cf7b

0800a1b8 <_close_r>:
 800a1b8:	b538      	push	{r3, r4, r5, lr}
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	4d05      	ldr	r5, [pc, #20]	; (800a1d4 <_close_r+0x1c>)
 800a1be:	4604      	mov	r4, r0
 800a1c0:	4608      	mov	r0, r1
 800a1c2:	602b      	str	r3, [r5, #0]
 800a1c4:	f7f7 fbf6 	bl	80019b4 <_close>
 800a1c8:	1c43      	adds	r3, r0, #1
 800a1ca:	d102      	bne.n	800a1d2 <_close_r+0x1a>
 800a1cc:	682b      	ldr	r3, [r5, #0]
 800a1ce:	b103      	cbz	r3, 800a1d2 <_close_r+0x1a>
 800a1d0:	6023      	str	r3, [r4, #0]
 800a1d2:	bd38      	pop	{r3, r4, r5, pc}
 800a1d4:	20003b24 	.word	0x20003b24

0800a1d8 <quorem>:
 800a1d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1dc:	6903      	ldr	r3, [r0, #16]
 800a1de:	690c      	ldr	r4, [r1, #16]
 800a1e0:	4607      	mov	r7, r0
 800a1e2:	42a3      	cmp	r3, r4
 800a1e4:	f2c0 8083 	blt.w	800a2ee <quorem+0x116>
 800a1e8:	3c01      	subs	r4, #1
 800a1ea:	f100 0514 	add.w	r5, r0, #20
 800a1ee:	f101 0814 	add.w	r8, r1, #20
 800a1f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a1f6:	9301      	str	r3, [sp, #4]
 800a1f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a1fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a200:	3301      	adds	r3, #1
 800a202:	429a      	cmp	r2, r3
 800a204:	fbb2 f6f3 	udiv	r6, r2, r3
 800a208:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a20c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a210:	d332      	bcc.n	800a278 <quorem+0xa0>
 800a212:	f04f 0e00 	mov.w	lr, #0
 800a216:	4640      	mov	r0, r8
 800a218:	46ac      	mov	ip, r5
 800a21a:	46f2      	mov	sl, lr
 800a21c:	f850 2b04 	ldr.w	r2, [r0], #4
 800a220:	b293      	uxth	r3, r2
 800a222:	fb06 e303 	mla	r3, r6, r3, lr
 800a226:	0c12      	lsrs	r2, r2, #16
 800a228:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a22c:	fb06 e202 	mla	r2, r6, r2, lr
 800a230:	b29b      	uxth	r3, r3
 800a232:	ebaa 0303 	sub.w	r3, sl, r3
 800a236:	f8dc a000 	ldr.w	sl, [ip]
 800a23a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a23e:	fa1f fa8a 	uxth.w	sl, sl
 800a242:	4453      	add	r3, sl
 800a244:	fa1f fa82 	uxth.w	sl, r2
 800a248:	f8dc 2000 	ldr.w	r2, [ip]
 800a24c:	4581      	cmp	r9, r0
 800a24e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a252:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a256:	b29b      	uxth	r3, r3
 800a258:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a25c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a260:	f84c 3b04 	str.w	r3, [ip], #4
 800a264:	d2da      	bcs.n	800a21c <quorem+0x44>
 800a266:	f855 300b 	ldr.w	r3, [r5, fp]
 800a26a:	b92b      	cbnz	r3, 800a278 <quorem+0xa0>
 800a26c:	9b01      	ldr	r3, [sp, #4]
 800a26e:	3b04      	subs	r3, #4
 800a270:	429d      	cmp	r5, r3
 800a272:	461a      	mov	r2, r3
 800a274:	d32f      	bcc.n	800a2d6 <quorem+0xfe>
 800a276:	613c      	str	r4, [r7, #16]
 800a278:	4638      	mov	r0, r7
 800a27a:	f001 fd73 	bl	800bd64 <__mcmp>
 800a27e:	2800      	cmp	r0, #0
 800a280:	db25      	blt.n	800a2ce <quorem+0xf6>
 800a282:	4628      	mov	r0, r5
 800a284:	f04f 0c00 	mov.w	ip, #0
 800a288:	3601      	adds	r6, #1
 800a28a:	f858 1b04 	ldr.w	r1, [r8], #4
 800a28e:	f8d0 e000 	ldr.w	lr, [r0]
 800a292:	b28b      	uxth	r3, r1
 800a294:	ebac 0303 	sub.w	r3, ip, r3
 800a298:	fa1f f28e 	uxth.w	r2, lr
 800a29c:	4413      	add	r3, r2
 800a29e:	0c0a      	lsrs	r2, r1, #16
 800a2a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a2a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a2a8:	b29b      	uxth	r3, r3
 800a2aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2ae:	45c1      	cmp	r9, r8
 800a2b0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a2b4:	f840 3b04 	str.w	r3, [r0], #4
 800a2b8:	d2e7      	bcs.n	800a28a <quorem+0xb2>
 800a2ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a2be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2c2:	b922      	cbnz	r2, 800a2ce <quorem+0xf6>
 800a2c4:	3b04      	subs	r3, #4
 800a2c6:	429d      	cmp	r5, r3
 800a2c8:	461a      	mov	r2, r3
 800a2ca:	d30a      	bcc.n	800a2e2 <quorem+0x10a>
 800a2cc:	613c      	str	r4, [r7, #16]
 800a2ce:	4630      	mov	r0, r6
 800a2d0:	b003      	add	sp, #12
 800a2d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2d6:	6812      	ldr	r2, [r2, #0]
 800a2d8:	3b04      	subs	r3, #4
 800a2da:	2a00      	cmp	r2, #0
 800a2dc:	d1cb      	bne.n	800a276 <quorem+0x9e>
 800a2de:	3c01      	subs	r4, #1
 800a2e0:	e7c6      	b.n	800a270 <quorem+0x98>
 800a2e2:	6812      	ldr	r2, [r2, #0]
 800a2e4:	3b04      	subs	r3, #4
 800a2e6:	2a00      	cmp	r2, #0
 800a2e8:	d1f0      	bne.n	800a2cc <quorem+0xf4>
 800a2ea:	3c01      	subs	r4, #1
 800a2ec:	e7eb      	b.n	800a2c6 <quorem+0xee>
 800a2ee:	2000      	movs	r0, #0
 800a2f0:	e7ee      	b.n	800a2d0 <quorem+0xf8>
 800a2f2:	0000      	movs	r0, r0
 800a2f4:	0000      	movs	r0, r0
	...

0800a2f8 <_dtoa_r>:
 800a2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2fc:	4616      	mov	r6, r2
 800a2fe:	461f      	mov	r7, r3
 800a300:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a302:	b099      	sub	sp, #100	; 0x64
 800a304:	4605      	mov	r5, r0
 800a306:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800a30a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800a30e:	b974      	cbnz	r4, 800a32e <_dtoa_r+0x36>
 800a310:	2010      	movs	r0, #16
 800a312:	f001 fa2f 	bl	800b774 <malloc>
 800a316:	4602      	mov	r2, r0
 800a318:	6268      	str	r0, [r5, #36]	; 0x24
 800a31a:	b920      	cbnz	r0, 800a326 <_dtoa_r+0x2e>
 800a31c:	21ea      	movs	r1, #234	; 0xea
 800a31e:	4bae      	ldr	r3, [pc, #696]	; (800a5d8 <_dtoa_r+0x2e0>)
 800a320:	48ae      	ldr	r0, [pc, #696]	; (800a5dc <_dtoa_r+0x2e4>)
 800a322:	f7ff ff2b 	bl	800a17c <__assert_func>
 800a326:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a32a:	6004      	str	r4, [r0, #0]
 800a32c:	60c4      	str	r4, [r0, #12]
 800a32e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a330:	6819      	ldr	r1, [r3, #0]
 800a332:	b151      	cbz	r1, 800a34a <_dtoa_r+0x52>
 800a334:	685a      	ldr	r2, [r3, #4]
 800a336:	2301      	movs	r3, #1
 800a338:	4093      	lsls	r3, r2
 800a33a:	604a      	str	r2, [r1, #4]
 800a33c:	608b      	str	r3, [r1, #8]
 800a33e:	4628      	mov	r0, r5
 800a340:	f001 fa8c 	bl	800b85c <_Bfree>
 800a344:	2200      	movs	r2, #0
 800a346:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a348:	601a      	str	r2, [r3, #0]
 800a34a:	1e3b      	subs	r3, r7, #0
 800a34c:	bfaf      	iteee	ge
 800a34e:	2300      	movge	r3, #0
 800a350:	2201      	movlt	r2, #1
 800a352:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a356:	9305      	strlt	r3, [sp, #20]
 800a358:	bfa8      	it	ge
 800a35a:	f8c8 3000 	strge.w	r3, [r8]
 800a35e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800a362:	4b9f      	ldr	r3, [pc, #636]	; (800a5e0 <_dtoa_r+0x2e8>)
 800a364:	bfb8      	it	lt
 800a366:	f8c8 2000 	strlt.w	r2, [r8]
 800a36a:	ea33 0309 	bics.w	r3, r3, r9
 800a36e:	d119      	bne.n	800a3a4 <_dtoa_r+0xac>
 800a370:	f242 730f 	movw	r3, #9999	; 0x270f
 800a374:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a376:	6013      	str	r3, [r2, #0]
 800a378:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a37c:	4333      	orrs	r3, r6
 800a37e:	f000 8580 	beq.w	800ae82 <_dtoa_r+0xb8a>
 800a382:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a384:	b953      	cbnz	r3, 800a39c <_dtoa_r+0xa4>
 800a386:	4b97      	ldr	r3, [pc, #604]	; (800a5e4 <_dtoa_r+0x2ec>)
 800a388:	e022      	b.n	800a3d0 <_dtoa_r+0xd8>
 800a38a:	4b97      	ldr	r3, [pc, #604]	; (800a5e8 <_dtoa_r+0x2f0>)
 800a38c:	9308      	str	r3, [sp, #32]
 800a38e:	3308      	adds	r3, #8
 800a390:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a392:	6013      	str	r3, [r2, #0]
 800a394:	9808      	ldr	r0, [sp, #32]
 800a396:	b019      	add	sp, #100	; 0x64
 800a398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a39c:	4b91      	ldr	r3, [pc, #580]	; (800a5e4 <_dtoa_r+0x2ec>)
 800a39e:	9308      	str	r3, [sp, #32]
 800a3a0:	3303      	adds	r3, #3
 800a3a2:	e7f5      	b.n	800a390 <_dtoa_r+0x98>
 800a3a4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800a3a8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800a3ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	f7f6 faf8 	bl	80009a8 <__aeabi_dcmpeq>
 800a3b8:	4680      	mov	r8, r0
 800a3ba:	b158      	cbz	r0, 800a3d4 <_dtoa_r+0xdc>
 800a3bc:	2301      	movs	r3, #1
 800a3be:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a3c0:	6013      	str	r3, [r2, #0]
 800a3c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	f000 8559 	beq.w	800ae7c <_dtoa_r+0xb84>
 800a3ca:	4888      	ldr	r0, [pc, #544]	; (800a5ec <_dtoa_r+0x2f4>)
 800a3cc:	6018      	str	r0, [r3, #0]
 800a3ce:	1e43      	subs	r3, r0, #1
 800a3d0:	9308      	str	r3, [sp, #32]
 800a3d2:	e7df      	b.n	800a394 <_dtoa_r+0x9c>
 800a3d4:	ab16      	add	r3, sp, #88	; 0x58
 800a3d6:	9301      	str	r3, [sp, #4]
 800a3d8:	ab17      	add	r3, sp, #92	; 0x5c
 800a3da:	9300      	str	r3, [sp, #0]
 800a3dc:	4628      	mov	r0, r5
 800a3de:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a3e2:	f001 fde5 	bl	800bfb0 <__d2b>
 800a3e6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a3ea:	4682      	mov	sl, r0
 800a3ec:	2c00      	cmp	r4, #0
 800a3ee:	d07e      	beq.n	800a4ee <_dtoa_r+0x1f6>
 800a3f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a3f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a3f6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a3fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a3fe:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800a402:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a406:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800a40a:	2200      	movs	r2, #0
 800a40c:	4b78      	ldr	r3, [pc, #480]	; (800a5f0 <_dtoa_r+0x2f8>)
 800a40e:	f7f5 feab 	bl	8000168 <__aeabi_dsub>
 800a412:	a36b      	add	r3, pc, #428	; (adr r3, 800a5c0 <_dtoa_r+0x2c8>)
 800a414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a418:	f7f6 f85e 	bl	80004d8 <__aeabi_dmul>
 800a41c:	a36a      	add	r3, pc, #424	; (adr r3, 800a5c8 <_dtoa_r+0x2d0>)
 800a41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a422:	f7f5 fea3 	bl	800016c <__adddf3>
 800a426:	4606      	mov	r6, r0
 800a428:	4620      	mov	r0, r4
 800a42a:	460f      	mov	r7, r1
 800a42c:	f7f5 ffea 	bl	8000404 <__aeabi_i2d>
 800a430:	a367      	add	r3, pc, #412	; (adr r3, 800a5d0 <_dtoa_r+0x2d8>)
 800a432:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a436:	f7f6 f84f 	bl	80004d8 <__aeabi_dmul>
 800a43a:	4602      	mov	r2, r0
 800a43c:	460b      	mov	r3, r1
 800a43e:	4630      	mov	r0, r6
 800a440:	4639      	mov	r1, r7
 800a442:	f7f5 fe93 	bl	800016c <__adddf3>
 800a446:	4606      	mov	r6, r0
 800a448:	460f      	mov	r7, r1
 800a44a:	f7f6 faf5 	bl	8000a38 <__aeabi_d2iz>
 800a44e:	2200      	movs	r2, #0
 800a450:	4681      	mov	r9, r0
 800a452:	2300      	movs	r3, #0
 800a454:	4630      	mov	r0, r6
 800a456:	4639      	mov	r1, r7
 800a458:	f7f6 fab0 	bl	80009bc <__aeabi_dcmplt>
 800a45c:	b148      	cbz	r0, 800a472 <_dtoa_r+0x17a>
 800a45e:	4648      	mov	r0, r9
 800a460:	f7f5 ffd0 	bl	8000404 <__aeabi_i2d>
 800a464:	4632      	mov	r2, r6
 800a466:	463b      	mov	r3, r7
 800a468:	f7f6 fa9e 	bl	80009a8 <__aeabi_dcmpeq>
 800a46c:	b908      	cbnz	r0, 800a472 <_dtoa_r+0x17a>
 800a46e:	f109 39ff 	add.w	r9, r9, #4294967295
 800a472:	f1b9 0f16 	cmp.w	r9, #22
 800a476:	d857      	bhi.n	800a528 <_dtoa_r+0x230>
 800a478:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a47c:	4b5d      	ldr	r3, [pc, #372]	; (800a5f4 <_dtoa_r+0x2fc>)
 800a47e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800a482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a486:	f7f6 fa99 	bl	80009bc <__aeabi_dcmplt>
 800a48a:	2800      	cmp	r0, #0
 800a48c:	d04e      	beq.n	800a52c <_dtoa_r+0x234>
 800a48e:	2300      	movs	r3, #0
 800a490:	f109 39ff 	add.w	r9, r9, #4294967295
 800a494:	930f      	str	r3, [sp, #60]	; 0x3c
 800a496:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a498:	1b1c      	subs	r4, r3, r4
 800a49a:	1e63      	subs	r3, r4, #1
 800a49c:	9309      	str	r3, [sp, #36]	; 0x24
 800a49e:	bf49      	itett	mi
 800a4a0:	f1c4 0301 	rsbmi	r3, r4, #1
 800a4a4:	2300      	movpl	r3, #0
 800a4a6:	9306      	strmi	r3, [sp, #24]
 800a4a8:	2300      	movmi	r3, #0
 800a4aa:	bf54      	ite	pl
 800a4ac:	9306      	strpl	r3, [sp, #24]
 800a4ae:	9309      	strmi	r3, [sp, #36]	; 0x24
 800a4b0:	f1b9 0f00 	cmp.w	r9, #0
 800a4b4:	db3c      	blt.n	800a530 <_dtoa_r+0x238>
 800a4b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4b8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a4bc:	444b      	add	r3, r9
 800a4be:	9309      	str	r3, [sp, #36]	; 0x24
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	930a      	str	r3, [sp, #40]	; 0x28
 800a4c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a4c6:	2b09      	cmp	r3, #9
 800a4c8:	d86c      	bhi.n	800a5a4 <_dtoa_r+0x2ac>
 800a4ca:	2b05      	cmp	r3, #5
 800a4cc:	bfc4      	itt	gt
 800a4ce:	3b04      	subgt	r3, #4
 800a4d0:	9322      	strgt	r3, [sp, #136]	; 0x88
 800a4d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a4d4:	bfc8      	it	gt
 800a4d6:	2400      	movgt	r4, #0
 800a4d8:	f1a3 0302 	sub.w	r3, r3, #2
 800a4dc:	bfd8      	it	le
 800a4de:	2401      	movle	r4, #1
 800a4e0:	2b03      	cmp	r3, #3
 800a4e2:	f200 808b 	bhi.w	800a5fc <_dtoa_r+0x304>
 800a4e6:	e8df f003 	tbb	[pc, r3]
 800a4ea:	4f2d      	.short	0x4f2d
 800a4ec:	5b4d      	.short	0x5b4d
 800a4ee:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800a4f2:	441c      	add	r4, r3
 800a4f4:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800a4f8:	2b20      	cmp	r3, #32
 800a4fa:	bfc3      	ittte	gt
 800a4fc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a500:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800a504:	fa09 f303 	lslgt.w	r3, r9, r3
 800a508:	f1c3 0320 	rsble	r3, r3, #32
 800a50c:	bfc6      	itte	gt
 800a50e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a512:	4318      	orrgt	r0, r3
 800a514:	fa06 f003 	lslle.w	r0, r6, r3
 800a518:	f7f5 ff64 	bl	80003e4 <__aeabi_ui2d>
 800a51c:	2301      	movs	r3, #1
 800a51e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800a522:	3c01      	subs	r4, #1
 800a524:	9313      	str	r3, [sp, #76]	; 0x4c
 800a526:	e770      	b.n	800a40a <_dtoa_r+0x112>
 800a528:	2301      	movs	r3, #1
 800a52a:	e7b3      	b.n	800a494 <_dtoa_r+0x19c>
 800a52c:	900f      	str	r0, [sp, #60]	; 0x3c
 800a52e:	e7b2      	b.n	800a496 <_dtoa_r+0x19e>
 800a530:	9b06      	ldr	r3, [sp, #24]
 800a532:	eba3 0309 	sub.w	r3, r3, r9
 800a536:	9306      	str	r3, [sp, #24]
 800a538:	f1c9 0300 	rsb	r3, r9, #0
 800a53c:	930a      	str	r3, [sp, #40]	; 0x28
 800a53e:	2300      	movs	r3, #0
 800a540:	930e      	str	r3, [sp, #56]	; 0x38
 800a542:	e7bf      	b.n	800a4c4 <_dtoa_r+0x1cc>
 800a544:	2300      	movs	r3, #0
 800a546:	930b      	str	r3, [sp, #44]	; 0x2c
 800a548:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	dc59      	bgt.n	800a602 <_dtoa_r+0x30a>
 800a54e:	f04f 0b01 	mov.w	fp, #1
 800a552:	465b      	mov	r3, fp
 800a554:	f8cd b008 	str.w	fp, [sp, #8]
 800a558:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800a55c:	2200      	movs	r2, #0
 800a55e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800a560:	6042      	str	r2, [r0, #4]
 800a562:	2204      	movs	r2, #4
 800a564:	f102 0614 	add.w	r6, r2, #20
 800a568:	429e      	cmp	r6, r3
 800a56a:	6841      	ldr	r1, [r0, #4]
 800a56c:	d94f      	bls.n	800a60e <_dtoa_r+0x316>
 800a56e:	4628      	mov	r0, r5
 800a570:	f001 f934 	bl	800b7dc <_Balloc>
 800a574:	9008      	str	r0, [sp, #32]
 800a576:	2800      	cmp	r0, #0
 800a578:	d14d      	bne.n	800a616 <_dtoa_r+0x31e>
 800a57a:	4602      	mov	r2, r0
 800a57c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a580:	4b1d      	ldr	r3, [pc, #116]	; (800a5f8 <_dtoa_r+0x300>)
 800a582:	e6cd      	b.n	800a320 <_dtoa_r+0x28>
 800a584:	2301      	movs	r3, #1
 800a586:	e7de      	b.n	800a546 <_dtoa_r+0x24e>
 800a588:	2300      	movs	r3, #0
 800a58a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a58c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a58e:	eb09 0b03 	add.w	fp, r9, r3
 800a592:	f10b 0301 	add.w	r3, fp, #1
 800a596:	2b01      	cmp	r3, #1
 800a598:	9302      	str	r3, [sp, #8]
 800a59a:	bfb8      	it	lt
 800a59c:	2301      	movlt	r3, #1
 800a59e:	e7dd      	b.n	800a55c <_dtoa_r+0x264>
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	e7f2      	b.n	800a58a <_dtoa_r+0x292>
 800a5a4:	2401      	movs	r4, #1
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	940b      	str	r4, [sp, #44]	; 0x2c
 800a5aa:	9322      	str	r3, [sp, #136]	; 0x88
 800a5ac:	f04f 3bff 	mov.w	fp, #4294967295
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	2312      	movs	r3, #18
 800a5b4:	f8cd b008 	str.w	fp, [sp, #8]
 800a5b8:	9223      	str	r2, [sp, #140]	; 0x8c
 800a5ba:	e7cf      	b.n	800a55c <_dtoa_r+0x264>
 800a5bc:	f3af 8000 	nop.w
 800a5c0:	636f4361 	.word	0x636f4361
 800a5c4:	3fd287a7 	.word	0x3fd287a7
 800a5c8:	8b60c8b3 	.word	0x8b60c8b3
 800a5cc:	3fc68a28 	.word	0x3fc68a28
 800a5d0:	509f79fb 	.word	0x509f79fb
 800a5d4:	3fd34413 	.word	0x3fd34413
 800a5d8:	0800cec8 	.word	0x0800cec8
 800a5dc:	0800d08a 	.word	0x0800d08a
 800a5e0:	7ff00000 	.word	0x7ff00000
 800a5e4:	0800d086 	.word	0x0800d086
 800a5e8:	0800d07d 	.word	0x0800d07d
 800a5ec:	0800ce4d 	.word	0x0800ce4d
 800a5f0:	3ff80000 	.word	0x3ff80000
 800a5f4:	0800d200 	.word	0x0800d200
 800a5f8:	0800d0e9 	.word	0x0800d0e9
 800a5fc:	2301      	movs	r3, #1
 800a5fe:	930b      	str	r3, [sp, #44]	; 0x2c
 800a600:	e7d4      	b.n	800a5ac <_dtoa_r+0x2b4>
 800a602:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800a606:	465b      	mov	r3, fp
 800a608:	f8cd b008 	str.w	fp, [sp, #8]
 800a60c:	e7a6      	b.n	800a55c <_dtoa_r+0x264>
 800a60e:	3101      	adds	r1, #1
 800a610:	6041      	str	r1, [r0, #4]
 800a612:	0052      	lsls	r2, r2, #1
 800a614:	e7a6      	b.n	800a564 <_dtoa_r+0x26c>
 800a616:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a618:	9a08      	ldr	r2, [sp, #32]
 800a61a:	601a      	str	r2, [r3, #0]
 800a61c:	9b02      	ldr	r3, [sp, #8]
 800a61e:	2b0e      	cmp	r3, #14
 800a620:	f200 80a8 	bhi.w	800a774 <_dtoa_r+0x47c>
 800a624:	2c00      	cmp	r4, #0
 800a626:	f000 80a5 	beq.w	800a774 <_dtoa_r+0x47c>
 800a62a:	f1b9 0f00 	cmp.w	r9, #0
 800a62e:	dd34      	ble.n	800a69a <_dtoa_r+0x3a2>
 800a630:	4a9a      	ldr	r2, [pc, #616]	; (800a89c <_dtoa_r+0x5a4>)
 800a632:	f009 030f 	and.w	r3, r9, #15
 800a636:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a63a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800a63e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a642:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800a646:	ea4f 1429 	mov.w	r4, r9, asr #4
 800a64a:	d016      	beq.n	800a67a <_dtoa_r+0x382>
 800a64c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a650:	4b93      	ldr	r3, [pc, #588]	; (800a8a0 <_dtoa_r+0x5a8>)
 800a652:	2703      	movs	r7, #3
 800a654:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a658:	f7f6 f868 	bl	800072c <__aeabi_ddiv>
 800a65c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a660:	f004 040f 	and.w	r4, r4, #15
 800a664:	4e8e      	ldr	r6, [pc, #568]	; (800a8a0 <_dtoa_r+0x5a8>)
 800a666:	b954      	cbnz	r4, 800a67e <_dtoa_r+0x386>
 800a668:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a66c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a670:	f7f6 f85c 	bl	800072c <__aeabi_ddiv>
 800a674:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a678:	e029      	b.n	800a6ce <_dtoa_r+0x3d6>
 800a67a:	2702      	movs	r7, #2
 800a67c:	e7f2      	b.n	800a664 <_dtoa_r+0x36c>
 800a67e:	07e1      	lsls	r1, r4, #31
 800a680:	d508      	bpl.n	800a694 <_dtoa_r+0x39c>
 800a682:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a686:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a68a:	f7f5 ff25 	bl	80004d8 <__aeabi_dmul>
 800a68e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a692:	3701      	adds	r7, #1
 800a694:	1064      	asrs	r4, r4, #1
 800a696:	3608      	adds	r6, #8
 800a698:	e7e5      	b.n	800a666 <_dtoa_r+0x36e>
 800a69a:	f000 80a5 	beq.w	800a7e8 <_dtoa_r+0x4f0>
 800a69e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a6a2:	f1c9 0400 	rsb	r4, r9, #0
 800a6a6:	4b7d      	ldr	r3, [pc, #500]	; (800a89c <_dtoa_r+0x5a4>)
 800a6a8:	f004 020f 	and.w	r2, r4, #15
 800a6ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b4:	f7f5 ff10 	bl	80004d8 <__aeabi_dmul>
 800a6b8:	2702      	movs	r7, #2
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a6c0:	4e77      	ldr	r6, [pc, #476]	; (800a8a0 <_dtoa_r+0x5a8>)
 800a6c2:	1124      	asrs	r4, r4, #4
 800a6c4:	2c00      	cmp	r4, #0
 800a6c6:	f040 8084 	bne.w	800a7d2 <_dtoa_r+0x4da>
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d1d2      	bne.n	800a674 <_dtoa_r+0x37c>
 800a6ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	f000 808b 	beq.w	800a7ec <_dtoa_r+0x4f4>
 800a6d6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800a6da:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800a6de:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	4b6f      	ldr	r3, [pc, #444]	; (800a8a4 <_dtoa_r+0x5ac>)
 800a6e6:	f7f6 f969 	bl	80009bc <__aeabi_dcmplt>
 800a6ea:	2800      	cmp	r0, #0
 800a6ec:	d07e      	beq.n	800a7ec <_dtoa_r+0x4f4>
 800a6ee:	9b02      	ldr	r3, [sp, #8]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d07b      	beq.n	800a7ec <_dtoa_r+0x4f4>
 800a6f4:	f1bb 0f00 	cmp.w	fp, #0
 800a6f8:	dd38      	ble.n	800a76c <_dtoa_r+0x474>
 800a6fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a6fe:	2200      	movs	r2, #0
 800a700:	4b69      	ldr	r3, [pc, #420]	; (800a8a8 <_dtoa_r+0x5b0>)
 800a702:	f7f5 fee9 	bl	80004d8 <__aeabi_dmul>
 800a706:	465c      	mov	r4, fp
 800a708:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a70c:	f109 38ff 	add.w	r8, r9, #4294967295
 800a710:	3701      	adds	r7, #1
 800a712:	4638      	mov	r0, r7
 800a714:	f7f5 fe76 	bl	8000404 <__aeabi_i2d>
 800a718:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a71c:	f7f5 fedc 	bl	80004d8 <__aeabi_dmul>
 800a720:	2200      	movs	r2, #0
 800a722:	4b62      	ldr	r3, [pc, #392]	; (800a8ac <_dtoa_r+0x5b4>)
 800a724:	f7f5 fd22 	bl	800016c <__adddf3>
 800a728:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a72c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a730:	9611      	str	r6, [sp, #68]	; 0x44
 800a732:	2c00      	cmp	r4, #0
 800a734:	d15d      	bne.n	800a7f2 <_dtoa_r+0x4fa>
 800a736:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a73a:	2200      	movs	r2, #0
 800a73c:	4b5c      	ldr	r3, [pc, #368]	; (800a8b0 <_dtoa_r+0x5b8>)
 800a73e:	f7f5 fd13 	bl	8000168 <__aeabi_dsub>
 800a742:	4602      	mov	r2, r0
 800a744:	460b      	mov	r3, r1
 800a746:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a74a:	4633      	mov	r3, r6
 800a74c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a74e:	f7f6 f953 	bl	80009f8 <__aeabi_dcmpgt>
 800a752:	2800      	cmp	r0, #0
 800a754:	f040 829e 	bne.w	800ac94 <_dtoa_r+0x99c>
 800a758:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a75c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a75e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a762:	f7f6 f92b 	bl	80009bc <__aeabi_dcmplt>
 800a766:	2800      	cmp	r0, #0
 800a768:	f040 8292 	bne.w	800ac90 <_dtoa_r+0x998>
 800a76c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800a770:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a774:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a776:	2b00      	cmp	r3, #0
 800a778:	f2c0 8153 	blt.w	800aa22 <_dtoa_r+0x72a>
 800a77c:	f1b9 0f0e 	cmp.w	r9, #14
 800a780:	f300 814f 	bgt.w	800aa22 <_dtoa_r+0x72a>
 800a784:	4b45      	ldr	r3, [pc, #276]	; (800a89c <_dtoa_r+0x5a4>)
 800a786:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800a78a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a78e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800a792:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a794:	2b00      	cmp	r3, #0
 800a796:	f280 80db 	bge.w	800a950 <_dtoa_r+0x658>
 800a79a:	9b02      	ldr	r3, [sp, #8]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	f300 80d7 	bgt.w	800a950 <_dtoa_r+0x658>
 800a7a2:	f040 8274 	bne.w	800ac8e <_dtoa_r+0x996>
 800a7a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	4b40      	ldr	r3, [pc, #256]	; (800a8b0 <_dtoa_r+0x5b8>)
 800a7ae:	f7f5 fe93 	bl	80004d8 <__aeabi_dmul>
 800a7b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7b6:	f7f6 f915 	bl	80009e4 <__aeabi_dcmpge>
 800a7ba:	9c02      	ldr	r4, [sp, #8]
 800a7bc:	4626      	mov	r6, r4
 800a7be:	2800      	cmp	r0, #0
 800a7c0:	f040 824a 	bne.w	800ac58 <_dtoa_r+0x960>
 800a7c4:	2331      	movs	r3, #49	; 0x31
 800a7c6:	9f08      	ldr	r7, [sp, #32]
 800a7c8:	f109 0901 	add.w	r9, r9, #1
 800a7cc:	f807 3b01 	strb.w	r3, [r7], #1
 800a7d0:	e246      	b.n	800ac60 <_dtoa_r+0x968>
 800a7d2:	07e2      	lsls	r2, r4, #31
 800a7d4:	d505      	bpl.n	800a7e2 <_dtoa_r+0x4ea>
 800a7d6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a7da:	f7f5 fe7d 	bl	80004d8 <__aeabi_dmul>
 800a7de:	2301      	movs	r3, #1
 800a7e0:	3701      	adds	r7, #1
 800a7e2:	1064      	asrs	r4, r4, #1
 800a7e4:	3608      	adds	r6, #8
 800a7e6:	e76d      	b.n	800a6c4 <_dtoa_r+0x3cc>
 800a7e8:	2702      	movs	r7, #2
 800a7ea:	e770      	b.n	800a6ce <_dtoa_r+0x3d6>
 800a7ec:	46c8      	mov	r8, r9
 800a7ee:	9c02      	ldr	r4, [sp, #8]
 800a7f0:	e78f      	b.n	800a712 <_dtoa_r+0x41a>
 800a7f2:	9908      	ldr	r1, [sp, #32]
 800a7f4:	4b29      	ldr	r3, [pc, #164]	; (800a89c <_dtoa_r+0x5a4>)
 800a7f6:	4421      	add	r1, r4
 800a7f8:	9112      	str	r1, [sp, #72]	; 0x48
 800a7fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a7fc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a800:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800a804:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a808:	2900      	cmp	r1, #0
 800a80a:	d055      	beq.n	800a8b8 <_dtoa_r+0x5c0>
 800a80c:	2000      	movs	r0, #0
 800a80e:	4929      	ldr	r1, [pc, #164]	; (800a8b4 <_dtoa_r+0x5bc>)
 800a810:	f7f5 ff8c 	bl	800072c <__aeabi_ddiv>
 800a814:	463b      	mov	r3, r7
 800a816:	4632      	mov	r2, r6
 800a818:	f7f5 fca6 	bl	8000168 <__aeabi_dsub>
 800a81c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a820:	9f08      	ldr	r7, [sp, #32]
 800a822:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a826:	f7f6 f907 	bl	8000a38 <__aeabi_d2iz>
 800a82a:	4604      	mov	r4, r0
 800a82c:	f7f5 fdea 	bl	8000404 <__aeabi_i2d>
 800a830:	4602      	mov	r2, r0
 800a832:	460b      	mov	r3, r1
 800a834:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a838:	f7f5 fc96 	bl	8000168 <__aeabi_dsub>
 800a83c:	4602      	mov	r2, r0
 800a83e:	460b      	mov	r3, r1
 800a840:	3430      	adds	r4, #48	; 0x30
 800a842:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a846:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a84a:	f807 4b01 	strb.w	r4, [r7], #1
 800a84e:	f7f6 f8b5 	bl	80009bc <__aeabi_dcmplt>
 800a852:	2800      	cmp	r0, #0
 800a854:	d174      	bne.n	800a940 <_dtoa_r+0x648>
 800a856:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a85a:	2000      	movs	r0, #0
 800a85c:	4911      	ldr	r1, [pc, #68]	; (800a8a4 <_dtoa_r+0x5ac>)
 800a85e:	f7f5 fc83 	bl	8000168 <__aeabi_dsub>
 800a862:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a866:	f7f6 f8a9 	bl	80009bc <__aeabi_dcmplt>
 800a86a:	2800      	cmp	r0, #0
 800a86c:	f040 80b6 	bne.w	800a9dc <_dtoa_r+0x6e4>
 800a870:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a872:	429f      	cmp	r7, r3
 800a874:	f43f af7a 	beq.w	800a76c <_dtoa_r+0x474>
 800a878:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a87c:	2200      	movs	r2, #0
 800a87e:	4b0a      	ldr	r3, [pc, #40]	; (800a8a8 <_dtoa_r+0x5b0>)
 800a880:	f7f5 fe2a 	bl	80004d8 <__aeabi_dmul>
 800a884:	2200      	movs	r2, #0
 800a886:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a88a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a88e:	4b06      	ldr	r3, [pc, #24]	; (800a8a8 <_dtoa_r+0x5b0>)
 800a890:	f7f5 fe22 	bl	80004d8 <__aeabi_dmul>
 800a894:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a898:	e7c3      	b.n	800a822 <_dtoa_r+0x52a>
 800a89a:	bf00      	nop
 800a89c:	0800d200 	.word	0x0800d200
 800a8a0:	0800d1d8 	.word	0x0800d1d8
 800a8a4:	3ff00000 	.word	0x3ff00000
 800a8a8:	40240000 	.word	0x40240000
 800a8ac:	401c0000 	.word	0x401c0000
 800a8b0:	40140000 	.word	0x40140000
 800a8b4:	3fe00000 	.word	0x3fe00000
 800a8b8:	4630      	mov	r0, r6
 800a8ba:	4639      	mov	r1, r7
 800a8bc:	f7f5 fe0c 	bl	80004d8 <__aeabi_dmul>
 800a8c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a8c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a8c6:	9c08      	ldr	r4, [sp, #32]
 800a8c8:	9314      	str	r3, [sp, #80]	; 0x50
 800a8ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8ce:	f7f6 f8b3 	bl	8000a38 <__aeabi_d2iz>
 800a8d2:	9015      	str	r0, [sp, #84]	; 0x54
 800a8d4:	f7f5 fd96 	bl	8000404 <__aeabi_i2d>
 800a8d8:	4602      	mov	r2, r0
 800a8da:	460b      	mov	r3, r1
 800a8dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8e0:	f7f5 fc42 	bl	8000168 <__aeabi_dsub>
 800a8e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a8e6:	4606      	mov	r6, r0
 800a8e8:	3330      	adds	r3, #48	; 0x30
 800a8ea:	f804 3b01 	strb.w	r3, [r4], #1
 800a8ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a8f0:	460f      	mov	r7, r1
 800a8f2:	429c      	cmp	r4, r3
 800a8f4:	f04f 0200 	mov.w	r2, #0
 800a8f8:	d124      	bne.n	800a944 <_dtoa_r+0x64c>
 800a8fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a8fe:	4bb3      	ldr	r3, [pc, #716]	; (800abcc <_dtoa_r+0x8d4>)
 800a900:	f7f5 fc34 	bl	800016c <__adddf3>
 800a904:	4602      	mov	r2, r0
 800a906:	460b      	mov	r3, r1
 800a908:	4630      	mov	r0, r6
 800a90a:	4639      	mov	r1, r7
 800a90c:	f7f6 f874 	bl	80009f8 <__aeabi_dcmpgt>
 800a910:	2800      	cmp	r0, #0
 800a912:	d162      	bne.n	800a9da <_dtoa_r+0x6e2>
 800a914:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a918:	2000      	movs	r0, #0
 800a91a:	49ac      	ldr	r1, [pc, #688]	; (800abcc <_dtoa_r+0x8d4>)
 800a91c:	f7f5 fc24 	bl	8000168 <__aeabi_dsub>
 800a920:	4602      	mov	r2, r0
 800a922:	460b      	mov	r3, r1
 800a924:	4630      	mov	r0, r6
 800a926:	4639      	mov	r1, r7
 800a928:	f7f6 f848 	bl	80009bc <__aeabi_dcmplt>
 800a92c:	2800      	cmp	r0, #0
 800a92e:	f43f af1d 	beq.w	800a76c <_dtoa_r+0x474>
 800a932:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800a934:	1e7b      	subs	r3, r7, #1
 800a936:	9314      	str	r3, [sp, #80]	; 0x50
 800a938:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800a93c:	2b30      	cmp	r3, #48	; 0x30
 800a93e:	d0f8      	beq.n	800a932 <_dtoa_r+0x63a>
 800a940:	46c1      	mov	r9, r8
 800a942:	e03a      	b.n	800a9ba <_dtoa_r+0x6c2>
 800a944:	4ba2      	ldr	r3, [pc, #648]	; (800abd0 <_dtoa_r+0x8d8>)
 800a946:	f7f5 fdc7 	bl	80004d8 <__aeabi_dmul>
 800a94a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a94e:	e7bc      	b.n	800a8ca <_dtoa_r+0x5d2>
 800a950:	9f08      	ldr	r7, [sp, #32]
 800a952:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a956:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a95a:	f7f5 fee7 	bl	800072c <__aeabi_ddiv>
 800a95e:	f7f6 f86b 	bl	8000a38 <__aeabi_d2iz>
 800a962:	4604      	mov	r4, r0
 800a964:	f7f5 fd4e 	bl	8000404 <__aeabi_i2d>
 800a968:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a96c:	f7f5 fdb4 	bl	80004d8 <__aeabi_dmul>
 800a970:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800a974:	460b      	mov	r3, r1
 800a976:	4602      	mov	r2, r0
 800a978:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a97c:	f7f5 fbf4 	bl	8000168 <__aeabi_dsub>
 800a980:	f807 6b01 	strb.w	r6, [r7], #1
 800a984:	9e08      	ldr	r6, [sp, #32]
 800a986:	9b02      	ldr	r3, [sp, #8]
 800a988:	1bbe      	subs	r6, r7, r6
 800a98a:	42b3      	cmp	r3, r6
 800a98c:	d13a      	bne.n	800aa04 <_dtoa_r+0x70c>
 800a98e:	4602      	mov	r2, r0
 800a990:	460b      	mov	r3, r1
 800a992:	f7f5 fbeb 	bl	800016c <__adddf3>
 800a996:	4602      	mov	r2, r0
 800a998:	460b      	mov	r3, r1
 800a99a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a99e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a9a2:	f7f6 f829 	bl	80009f8 <__aeabi_dcmpgt>
 800a9a6:	bb58      	cbnz	r0, 800aa00 <_dtoa_r+0x708>
 800a9a8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a9ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9b0:	f7f5 fffa 	bl	80009a8 <__aeabi_dcmpeq>
 800a9b4:	b108      	cbz	r0, 800a9ba <_dtoa_r+0x6c2>
 800a9b6:	07e1      	lsls	r1, r4, #31
 800a9b8:	d422      	bmi.n	800aa00 <_dtoa_r+0x708>
 800a9ba:	4628      	mov	r0, r5
 800a9bc:	4651      	mov	r1, sl
 800a9be:	f000 ff4d 	bl	800b85c <_Bfree>
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	703b      	strb	r3, [r7, #0]
 800a9c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a9c8:	f109 0001 	add.w	r0, r9, #1
 800a9cc:	6018      	str	r0, [r3, #0]
 800a9ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	f43f acdf 	beq.w	800a394 <_dtoa_r+0x9c>
 800a9d6:	601f      	str	r7, [r3, #0]
 800a9d8:	e4dc      	b.n	800a394 <_dtoa_r+0x9c>
 800a9da:	4627      	mov	r7, r4
 800a9dc:	463b      	mov	r3, r7
 800a9de:	461f      	mov	r7, r3
 800a9e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a9e4:	2a39      	cmp	r2, #57	; 0x39
 800a9e6:	d107      	bne.n	800a9f8 <_dtoa_r+0x700>
 800a9e8:	9a08      	ldr	r2, [sp, #32]
 800a9ea:	429a      	cmp	r2, r3
 800a9ec:	d1f7      	bne.n	800a9de <_dtoa_r+0x6e6>
 800a9ee:	2230      	movs	r2, #48	; 0x30
 800a9f0:	9908      	ldr	r1, [sp, #32]
 800a9f2:	f108 0801 	add.w	r8, r8, #1
 800a9f6:	700a      	strb	r2, [r1, #0]
 800a9f8:	781a      	ldrb	r2, [r3, #0]
 800a9fa:	3201      	adds	r2, #1
 800a9fc:	701a      	strb	r2, [r3, #0]
 800a9fe:	e79f      	b.n	800a940 <_dtoa_r+0x648>
 800aa00:	46c8      	mov	r8, r9
 800aa02:	e7eb      	b.n	800a9dc <_dtoa_r+0x6e4>
 800aa04:	2200      	movs	r2, #0
 800aa06:	4b72      	ldr	r3, [pc, #456]	; (800abd0 <_dtoa_r+0x8d8>)
 800aa08:	f7f5 fd66 	bl	80004d8 <__aeabi_dmul>
 800aa0c:	4602      	mov	r2, r0
 800aa0e:	460b      	mov	r3, r1
 800aa10:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aa14:	2200      	movs	r2, #0
 800aa16:	2300      	movs	r3, #0
 800aa18:	f7f5 ffc6 	bl	80009a8 <__aeabi_dcmpeq>
 800aa1c:	2800      	cmp	r0, #0
 800aa1e:	d098      	beq.n	800a952 <_dtoa_r+0x65a>
 800aa20:	e7cb      	b.n	800a9ba <_dtoa_r+0x6c2>
 800aa22:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aa24:	2a00      	cmp	r2, #0
 800aa26:	f000 80cd 	beq.w	800abc4 <_dtoa_r+0x8cc>
 800aa2a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800aa2c:	2a01      	cmp	r2, #1
 800aa2e:	f300 80af 	bgt.w	800ab90 <_dtoa_r+0x898>
 800aa32:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aa34:	2a00      	cmp	r2, #0
 800aa36:	f000 80a7 	beq.w	800ab88 <_dtoa_r+0x890>
 800aa3a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800aa3e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800aa40:	9f06      	ldr	r7, [sp, #24]
 800aa42:	9a06      	ldr	r2, [sp, #24]
 800aa44:	2101      	movs	r1, #1
 800aa46:	441a      	add	r2, r3
 800aa48:	9206      	str	r2, [sp, #24]
 800aa4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa4c:	4628      	mov	r0, r5
 800aa4e:	441a      	add	r2, r3
 800aa50:	9209      	str	r2, [sp, #36]	; 0x24
 800aa52:	f001 f807 	bl	800ba64 <__i2b>
 800aa56:	4606      	mov	r6, r0
 800aa58:	2f00      	cmp	r7, #0
 800aa5a:	dd0c      	ble.n	800aa76 <_dtoa_r+0x77e>
 800aa5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	dd09      	ble.n	800aa76 <_dtoa_r+0x77e>
 800aa62:	42bb      	cmp	r3, r7
 800aa64:	bfa8      	it	ge
 800aa66:	463b      	movge	r3, r7
 800aa68:	9a06      	ldr	r2, [sp, #24]
 800aa6a:	1aff      	subs	r7, r7, r3
 800aa6c:	1ad2      	subs	r2, r2, r3
 800aa6e:	9206      	str	r2, [sp, #24]
 800aa70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa72:	1ad3      	subs	r3, r2, r3
 800aa74:	9309      	str	r3, [sp, #36]	; 0x24
 800aa76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa78:	b1f3      	cbz	r3, 800aab8 <_dtoa_r+0x7c0>
 800aa7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	f000 80a9 	beq.w	800abd4 <_dtoa_r+0x8dc>
 800aa82:	2c00      	cmp	r4, #0
 800aa84:	dd10      	ble.n	800aaa8 <_dtoa_r+0x7b0>
 800aa86:	4631      	mov	r1, r6
 800aa88:	4622      	mov	r2, r4
 800aa8a:	4628      	mov	r0, r5
 800aa8c:	f001 f8a4 	bl	800bbd8 <__pow5mult>
 800aa90:	4652      	mov	r2, sl
 800aa92:	4601      	mov	r1, r0
 800aa94:	4606      	mov	r6, r0
 800aa96:	4628      	mov	r0, r5
 800aa98:	f000 fffa 	bl	800ba90 <__multiply>
 800aa9c:	4680      	mov	r8, r0
 800aa9e:	4651      	mov	r1, sl
 800aaa0:	4628      	mov	r0, r5
 800aaa2:	f000 fedb 	bl	800b85c <_Bfree>
 800aaa6:	46c2      	mov	sl, r8
 800aaa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aaaa:	1b1a      	subs	r2, r3, r4
 800aaac:	d004      	beq.n	800aab8 <_dtoa_r+0x7c0>
 800aaae:	4651      	mov	r1, sl
 800aab0:	4628      	mov	r0, r5
 800aab2:	f001 f891 	bl	800bbd8 <__pow5mult>
 800aab6:	4682      	mov	sl, r0
 800aab8:	2101      	movs	r1, #1
 800aaba:	4628      	mov	r0, r5
 800aabc:	f000 ffd2 	bl	800ba64 <__i2b>
 800aac0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aac2:	4604      	mov	r4, r0
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	f340 8087 	ble.w	800abd8 <_dtoa_r+0x8e0>
 800aaca:	461a      	mov	r2, r3
 800aacc:	4601      	mov	r1, r0
 800aace:	4628      	mov	r0, r5
 800aad0:	f001 f882 	bl	800bbd8 <__pow5mult>
 800aad4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aad6:	4604      	mov	r4, r0
 800aad8:	2b01      	cmp	r3, #1
 800aada:	f340 8080 	ble.w	800abde <_dtoa_r+0x8e6>
 800aade:	f04f 0800 	mov.w	r8, #0
 800aae2:	6923      	ldr	r3, [r4, #16]
 800aae4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aae8:	6918      	ldr	r0, [r3, #16]
 800aaea:	f000 ff6d 	bl	800b9c8 <__hi0bits>
 800aaee:	f1c0 0020 	rsb	r0, r0, #32
 800aaf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaf4:	4418      	add	r0, r3
 800aaf6:	f010 001f 	ands.w	r0, r0, #31
 800aafa:	f000 8092 	beq.w	800ac22 <_dtoa_r+0x92a>
 800aafe:	f1c0 0320 	rsb	r3, r0, #32
 800ab02:	2b04      	cmp	r3, #4
 800ab04:	f340 808a 	ble.w	800ac1c <_dtoa_r+0x924>
 800ab08:	f1c0 001c 	rsb	r0, r0, #28
 800ab0c:	9b06      	ldr	r3, [sp, #24]
 800ab0e:	4407      	add	r7, r0
 800ab10:	4403      	add	r3, r0
 800ab12:	9306      	str	r3, [sp, #24]
 800ab14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab16:	4403      	add	r3, r0
 800ab18:	9309      	str	r3, [sp, #36]	; 0x24
 800ab1a:	9b06      	ldr	r3, [sp, #24]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	dd05      	ble.n	800ab2c <_dtoa_r+0x834>
 800ab20:	4651      	mov	r1, sl
 800ab22:	461a      	mov	r2, r3
 800ab24:	4628      	mov	r0, r5
 800ab26:	f001 f8b1 	bl	800bc8c <__lshift>
 800ab2a:	4682      	mov	sl, r0
 800ab2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	dd05      	ble.n	800ab3e <_dtoa_r+0x846>
 800ab32:	4621      	mov	r1, r4
 800ab34:	461a      	mov	r2, r3
 800ab36:	4628      	mov	r0, r5
 800ab38:	f001 f8a8 	bl	800bc8c <__lshift>
 800ab3c:	4604      	mov	r4, r0
 800ab3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d070      	beq.n	800ac26 <_dtoa_r+0x92e>
 800ab44:	4621      	mov	r1, r4
 800ab46:	4650      	mov	r0, sl
 800ab48:	f001 f90c 	bl	800bd64 <__mcmp>
 800ab4c:	2800      	cmp	r0, #0
 800ab4e:	da6a      	bge.n	800ac26 <_dtoa_r+0x92e>
 800ab50:	2300      	movs	r3, #0
 800ab52:	4651      	mov	r1, sl
 800ab54:	220a      	movs	r2, #10
 800ab56:	4628      	mov	r0, r5
 800ab58:	f000 fea2 	bl	800b8a0 <__multadd>
 800ab5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab5e:	4682      	mov	sl, r0
 800ab60:	f109 39ff 	add.w	r9, r9, #4294967295
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	f000 8193 	beq.w	800ae90 <_dtoa_r+0xb98>
 800ab6a:	4631      	mov	r1, r6
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	220a      	movs	r2, #10
 800ab70:	4628      	mov	r0, r5
 800ab72:	f000 fe95 	bl	800b8a0 <__multadd>
 800ab76:	f1bb 0f00 	cmp.w	fp, #0
 800ab7a:	4606      	mov	r6, r0
 800ab7c:	f300 8093 	bgt.w	800aca6 <_dtoa_r+0x9ae>
 800ab80:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ab82:	2b02      	cmp	r3, #2
 800ab84:	dc57      	bgt.n	800ac36 <_dtoa_r+0x93e>
 800ab86:	e08e      	b.n	800aca6 <_dtoa_r+0x9ae>
 800ab88:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ab8a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ab8e:	e756      	b.n	800aa3e <_dtoa_r+0x746>
 800ab90:	9b02      	ldr	r3, [sp, #8]
 800ab92:	1e5c      	subs	r4, r3, #1
 800ab94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab96:	42a3      	cmp	r3, r4
 800ab98:	bfb7      	itett	lt
 800ab9a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ab9c:	1b1c      	subge	r4, r3, r4
 800ab9e:	1ae2      	sublt	r2, r4, r3
 800aba0:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800aba2:	bfbe      	ittt	lt
 800aba4:	940a      	strlt	r4, [sp, #40]	; 0x28
 800aba6:	189b      	addlt	r3, r3, r2
 800aba8:	930e      	strlt	r3, [sp, #56]	; 0x38
 800abaa:	9b02      	ldr	r3, [sp, #8]
 800abac:	bfb8      	it	lt
 800abae:	2400      	movlt	r4, #0
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	bfbb      	ittet	lt
 800abb4:	9b06      	ldrlt	r3, [sp, #24]
 800abb6:	9a02      	ldrlt	r2, [sp, #8]
 800abb8:	9f06      	ldrge	r7, [sp, #24]
 800abba:	1a9f      	sublt	r7, r3, r2
 800abbc:	bfac      	ite	ge
 800abbe:	9b02      	ldrge	r3, [sp, #8]
 800abc0:	2300      	movlt	r3, #0
 800abc2:	e73e      	b.n	800aa42 <_dtoa_r+0x74a>
 800abc4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800abc6:	9f06      	ldr	r7, [sp, #24]
 800abc8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800abca:	e745      	b.n	800aa58 <_dtoa_r+0x760>
 800abcc:	3fe00000 	.word	0x3fe00000
 800abd0:	40240000 	.word	0x40240000
 800abd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800abd6:	e76a      	b.n	800aaae <_dtoa_r+0x7b6>
 800abd8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800abda:	2b01      	cmp	r3, #1
 800abdc:	dc19      	bgt.n	800ac12 <_dtoa_r+0x91a>
 800abde:	9b04      	ldr	r3, [sp, #16]
 800abe0:	b9bb      	cbnz	r3, 800ac12 <_dtoa_r+0x91a>
 800abe2:	9b05      	ldr	r3, [sp, #20]
 800abe4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800abe8:	b99b      	cbnz	r3, 800ac12 <_dtoa_r+0x91a>
 800abea:	9b05      	ldr	r3, [sp, #20]
 800abec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800abf0:	0d1b      	lsrs	r3, r3, #20
 800abf2:	051b      	lsls	r3, r3, #20
 800abf4:	b183      	cbz	r3, 800ac18 <_dtoa_r+0x920>
 800abf6:	f04f 0801 	mov.w	r8, #1
 800abfa:	9b06      	ldr	r3, [sp, #24]
 800abfc:	3301      	adds	r3, #1
 800abfe:	9306      	str	r3, [sp, #24]
 800ac00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac02:	3301      	adds	r3, #1
 800ac04:	9309      	str	r3, [sp, #36]	; 0x24
 800ac06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	f47f af6a 	bne.w	800aae2 <_dtoa_r+0x7ea>
 800ac0e:	2001      	movs	r0, #1
 800ac10:	e76f      	b.n	800aaf2 <_dtoa_r+0x7fa>
 800ac12:	f04f 0800 	mov.w	r8, #0
 800ac16:	e7f6      	b.n	800ac06 <_dtoa_r+0x90e>
 800ac18:	4698      	mov	r8, r3
 800ac1a:	e7f4      	b.n	800ac06 <_dtoa_r+0x90e>
 800ac1c:	f43f af7d 	beq.w	800ab1a <_dtoa_r+0x822>
 800ac20:	4618      	mov	r0, r3
 800ac22:	301c      	adds	r0, #28
 800ac24:	e772      	b.n	800ab0c <_dtoa_r+0x814>
 800ac26:	9b02      	ldr	r3, [sp, #8]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	dc36      	bgt.n	800ac9a <_dtoa_r+0x9a2>
 800ac2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ac2e:	2b02      	cmp	r3, #2
 800ac30:	dd33      	ble.n	800ac9a <_dtoa_r+0x9a2>
 800ac32:	f8dd b008 	ldr.w	fp, [sp, #8]
 800ac36:	f1bb 0f00 	cmp.w	fp, #0
 800ac3a:	d10d      	bne.n	800ac58 <_dtoa_r+0x960>
 800ac3c:	4621      	mov	r1, r4
 800ac3e:	465b      	mov	r3, fp
 800ac40:	2205      	movs	r2, #5
 800ac42:	4628      	mov	r0, r5
 800ac44:	f000 fe2c 	bl	800b8a0 <__multadd>
 800ac48:	4601      	mov	r1, r0
 800ac4a:	4604      	mov	r4, r0
 800ac4c:	4650      	mov	r0, sl
 800ac4e:	f001 f889 	bl	800bd64 <__mcmp>
 800ac52:	2800      	cmp	r0, #0
 800ac54:	f73f adb6 	bgt.w	800a7c4 <_dtoa_r+0x4cc>
 800ac58:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ac5a:	9f08      	ldr	r7, [sp, #32]
 800ac5c:	ea6f 0903 	mvn.w	r9, r3
 800ac60:	f04f 0800 	mov.w	r8, #0
 800ac64:	4621      	mov	r1, r4
 800ac66:	4628      	mov	r0, r5
 800ac68:	f000 fdf8 	bl	800b85c <_Bfree>
 800ac6c:	2e00      	cmp	r6, #0
 800ac6e:	f43f aea4 	beq.w	800a9ba <_dtoa_r+0x6c2>
 800ac72:	f1b8 0f00 	cmp.w	r8, #0
 800ac76:	d005      	beq.n	800ac84 <_dtoa_r+0x98c>
 800ac78:	45b0      	cmp	r8, r6
 800ac7a:	d003      	beq.n	800ac84 <_dtoa_r+0x98c>
 800ac7c:	4641      	mov	r1, r8
 800ac7e:	4628      	mov	r0, r5
 800ac80:	f000 fdec 	bl	800b85c <_Bfree>
 800ac84:	4631      	mov	r1, r6
 800ac86:	4628      	mov	r0, r5
 800ac88:	f000 fde8 	bl	800b85c <_Bfree>
 800ac8c:	e695      	b.n	800a9ba <_dtoa_r+0x6c2>
 800ac8e:	2400      	movs	r4, #0
 800ac90:	4626      	mov	r6, r4
 800ac92:	e7e1      	b.n	800ac58 <_dtoa_r+0x960>
 800ac94:	46c1      	mov	r9, r8
 800ac96:	4626      	mov	r6, r4
 800ac98:	e594      	b.n	800a7c4 <_dtoa_r+0x4cc>
 800ac9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac9c:	f8dd b008 	ldr.w	fp, [sp, #8]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	f000 80fc 	beq.w	800ae9e <_dtoa_r+0xba6>
 800aca6:	2f00      	cmp	r7, #0
 800aca8:	dd05      	ble.n	800acb6 <_dtoa_r+0x9be>
 800acaa:	4631      	mov	r1, r6
 800acac:	463a      	mov	r2, r7
 800acae:	4628      	mov	r0, r5
 800acb0:	f000 ffec 	bl	800bc8c <__lshift>
 800acb4:	4606      	mov	r6, r0
 800acb6:	f1b8 0f00 	cmp.w	r8, #0
 800acba:	d05c      	beq.n	800ad76 <_dtoa_r+0xa7e>
 800acbc:	4628      	mov	r0, r5
 800acbe:	6871      	ldr	r1, [r6, #4]
 800acc0:	f000 fd8c 	bl	800b7dc <_Balloc>
 800acc4:	4607      	mov	r7, r0
 800acc6:	b928      	cbnz	r0, 800acd4 <_dtoa_r+0x9dc>
 800acc8:	4602      	mov	r2, r0
 800acca:	f240 21ea 	movw	r1, #746	; 0x2ea
 800acce:	4b7e      	ldr	r3, [pc, #504]	; (800aec8 <_dtoa_r+0xbd0>)
 800acd0:	f7ff bb26 	b.w	800a320 <_dtoa_r+0x28>
 800acd4:	6932      	ldr	r2, [r6, #16]
 800acd6:	f106 010c 	add.w	r1, r6, #12
 800acda:	3202      	adds	r2, #2
 800acdc:	0092      	lsls	r2, r2, #2
 800acde:	300c      	adds	r0, #12
 800ace0:	f7fd fb3b 	bl	800835a <memcpy>
 800ace4:	2201      	movs	r2, #1
 800ace6:	4639      	mov	r1, r7
 800ace8:	4628      	mov	r0, r5
 800acea:	f000 ffcf 	bl	800bc8c <__lshift>
 800acee:	46b0      	mov	r8, r6
 800acf0:	4606      	mov	r6, r0
 800acf2:	9b08      	ldr	r3, [sp, #32]
 800acf4:	3301      	adds	r3, #1
 800acf6:	9302      	str	r3, [sp, #8]
 800acf8:	9b08      	ldr	r3, [sp, #32]
 800acfa:	445b      	add	r3, fp
 800acfc:	930a      	str	r3, [sp, #40]	; 0x28
 800acfe:	9b04      	ldr	r3, [sp, #16]
 800ad00:	f003 0301 	and.w	r3, r3, #1
 800ad04:	9309      	str	r3, [sp, #36]	; 0x24
 800ad06:	9b02      	ldr	r3, [sp, #8]
 800ad08:	4621      	mov	r1, r4
 800ad0a:	4650      	mov	r0, sl
 800ad0c:	f103 3bff 	add.w	fp, r3, #4294967295
 800ad10:	f7ff fa62 	bl	800a1d8 <quorem>
 800ad14:	4603      	mov	r3, r0
 800ad16:	4641      	mov	r1, r8
 800ad18:	3330      	adds	r3, #48	; 0x30
 800ad1a:	9004      	str	r0, [sp, #16]
 800ad1c:	4650      	mov	r0, sl
 800ad1e:	930b      	str	r3, [sp, #44]	; 0x2c
 800ad20:	f001 f820 	bl	800bd64 <__mcmp>
 800ad24:	4632      	mov	r2, r6
 800ad26:	9006      	str	r0, [sp, #24]
 800ad28:	4621      	mov	r1, r4
 800ad2a:	4628      	mov	r0, r5
 800ad2c:	f001 f836 	bl	800bd9c <__mdiff>
 800ad30:	68c2      	ldr	r2, [r0, #12]
 800ad32:	4607      	mov	r7, r0
 800ad34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad36:	bb02      	cbnz	r2, 800ad7a <_dtoa_r+0xa82>
 800ad38:	4601      	mov	r1, r0
 800ad3a:	4650      	mov	r0, sl
 800ad3c:	f001 f812 	bl	800bd64 <__mcmp>
 800ad40:	4602      	mov	r2, r0
 800ad42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad44:	4639      	mov	r1, r7
 800ad46:	4628      	mov	r0, r5
 800ad48:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800ad4c:	f000 fd86 	bl	800b85c <_Bfree>
 800ad50:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ad52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ad54:	9f02      	ldr	r7, [sp, #8]
 800ad56:	ea43 0102 	orr.w	r1, r3, r2
 800ad5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad5c:	430b      	orrs	r3, r1
 800ad5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad60:	d10d      	bne.n	800ad7e <_dtoa_r+0xa86>
 800ad62:	2b39      	cmp	r3, #57	; 0x39
 800ad64:	d027      	beq.n	800adb6 <_dtoa_r+0xabe>
 800ad66:	9a06      	ldr	r2, [sp, #24]
 800ad68:	2a00      	cmp	r2, #0
 800ad6a:	dd01      	ble.n	800ad70 <_dtoa_r+0xa78>
 800ad6c:	9b04      	ldr	r3, [sp, #16]
 800ad6e:	3331      	adds	r3, #49	; 0x31
 800ad70:	f88b 3000 	strb.w	r3, [fp]
 800ad74:	e776      	b.n	800ac64 <_dtoa_r+0x96c>
 800ad76:	4630      	mov	r0, r6
 800ad78:	e7b9      	b.n	800acee <_dtoa_r+0x9f6>
 800ad7a:	2201      	movs	r2, #1
 800ad7c:	e7e2      	b.n	800ad44 <_dtoa_r+0xa4c>
 800ad7e:	9906      	ldr	r1, [sp, #24]
 800ad80:	2900      	cmp	r1, #0
 800ad82:	db04      	blt.n	800ad8e <_dtoa_r+0xa96>
 800ad84:	9822      	ldr	r0, [sp, #136]	; 0x88
 800ad86:	4301      	orrs	r1, r0
 800ad88:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad8a:	4301      	orrs	r1, r0
 800ad8c:	d120      	bne.n	800add0 <_dtoa_r+0xad8>
 800ad8e:	2a00      	cmp	r2, #0
 800ad90:	ddee      	ble.n	800ad70 <_dtoa_r+0xa78>
 800ad92:	4651      	mov	r1, sl
 800ad94:	2201      	movs	r2, #1
 800ad96:	4628      	mov	r0, r5
 800ad98:	9302      	str	r3, [sp, #8]
 800ad9a:	f000 ff77 	bl	800bc8c <__lshift>
 800ad9e:	4621      	mov	r1, r4
 800ada0:	4682      	mov	sl, r0
 800ada2:	f000 ffdf 	bl	800bd64 <__mcmp>
 800ada6:	2800      	cmp	r0, #0
 800ada8:	9b02      	ldr	r3, [sp, #8]
 800adaa:	dc02      	bgt.n	800adb2 <_dtoa_r+0xaba>
 800adac:	d1e0      	bne.n	800ad70 <_dtoa_r+0xa78>
 800adae:	07da      	lsls	r2, r3, #31
 800adb0:	d5de      	bpl.n	800ad70 <_dtoa_r+0xa78>
 800adb2:	2b39      	cmp	r3, #57	; 0x39
 800adb4:	d1da      	bne.n	800ad6c <_dtoa_r+0xa74>
 800adb6:	2339      	movs	r3, #57	; 0x39
 800adb8:	f88b 3000 	strb.w	r3, [fp]
 800adbc:	463b      	mov	r3, r7
 800adbe:	461f      	mov	r7, r3
 800adc0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800adc4:	3b01      	subs	r3, #1
 800adc6:	2a39      	cmp	r2, #57	; 0x39
 800adc8:	d050      	beq.n	800ae6c <_dtoa_r+0xb74>
 800adca:	3201      	adds	r2, #1
 800adcc:	701a      	strb	r2, [r3, #0]
 800adce:	e749      	b.n	800ac64 <_dtoa_r+0x96c>
 800add0:	2a00      	cmp	r2, #0
 800add2:	dd03      	ble.n	800addc <_dtoa_r+0xae4>
 800add4:	2b39      	cmp	r3, #57	; 0x39
 800add6:	d0ee      	beq.n	800adb6 <_dtoa_r+0xabe>
 800add8:	3301      	adds	r3, #1
 800adda:	e7c9      	b.n	800ad70 <_dtoa_r+0xa78>
 800addc:	9a02      	ldr	r2, [sp, #8]
 800adde:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ade0:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ade4:	428a      	cmp	r2, r1
 800ade6:	d02a      	beq.n	800ae3e <_dtoa_r+0xb46>
 800ade8:	4651      	mov	r1, sl
 800adea:	2300      	movs	r3, #0
 800adec:	220a      	movs	r2, #10
 800adee:	4628      	mov	r0, r5
 800adf0:	f000 fd56 	bl	800b8a0 <__multadd>
 800adf4:	45b0      	cmp	r8, r6
 800adf6:	4682      	mov	sl, r0
 800adf8:	f04f 0300 	mov.w	r3, #0
 800adfc:	f04f 020a 	mov.w	r2, #10
 800ae00:	4641      	mov	r1, r8
 800ae02:	4628      	mov	r0, r5
 800ae04:	d107      	bne.n	800ae16 <_dtoa_r+0xb1e>
 800ae06:	f000 fd4b 	bl	800b8a0 <__multadd>
 800ae0a:	4680      	mov	r8, r0
 800ae0c:	4606      	mov	r6, r0
 800ae0e:	9b02      	ldr	r3, [sp, #8]
 800ae10:	3301      	adds	r3, #1
 800ae12:	9302      	str	r3, [sp, #8]
 800ae14:	e777      	b.n	800ad06 <_dtoa_r+0xa0e>
 800ae16:	f000 fd43 	bl	800b8a0 <__multadd>
 800ae1a:	4631      	mov	r1, r6
 800ae1c:	4680      	mov	r8, r0
 800ae1e:	2300      	movs	r3, #0
 800ae20:	220a      	movs	r2, #10
 800ae22:	4628      	mov	r0, r5
 800ae24:	f000 fd3c 	bl	800b8a0 <__multadd>
 800ae28:	4606      	mov	r6, r0
 800ae2a:	e7f0      	b.n	800ae0e <_dtoa_r+0xb16>
 800ae2c:	f1bb 0f00 	cmp.w	fp, #0
 800ae30:	bfcc      	ite	gt
 800ae32:	465f      	movgt	r7, fp
 800ae34:	2701      	movle	r7, #1
 800ae36:	f04f 0800 	mov.w	r8, #0
 800ae3a:	9a08      	ldr	r2, [sp, #32]
 800ae3c:	4417      	add	r7, r2
 800ae3e:	4651      	mov	r1, sl
 800ae40:	2201      	movs	r2, #1
 800ae42:	4628      	mov	r0, r5
 800ae44:	9302      	str	r3, [sp, #8]
 800ae46:	f000 ff21 	bl	800bc8c <__lshift>
 800ae4a:	4621      	mov	r1, r4
 800ae4c:	4682      	mov	sl, r0
 800ae4e:	f000 ff89 	bl	800bd64 <__mcmp>
 800ae52:	2800      	cmp	r0, #0
 800ae54:	dcb2      	bgt.n	800adbc <_dtoa_r+0xac4>
 800ae56:	d102      	bne.n	800ae5e <_dtoa_r+0xb66>
 800ae58:	9b02      	ldr	r3, [sp, #8]
 800ae5a:	07db      	lsls	r3, r3, #31
 800ae5c:	d4ae      	bmi.n	800adbc <_dtoa_r+0xac4>
 800ae5e:	463b      	mov	r3, r7
 800ae60:	461f      	mov	r7, r3
 800ae62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae66:	2a30      	cmp	r2, #48	; 0x30
 800ae68:	d0fa      	beq.n	800ae60 <_dtoa_r+0xb68>
 800ae6a:	e6fb      	b.n	800ac64 <_dtoa_r+0x96c>
 800ae6c:	9a08      	ldr	r2, [sp, #32]
 800ae6e:	429a      	cmp	r2, r3
 800ae70:	d1a5      	bne.n	800adbe <_dtoa_r+0xac6>
 800ae72:	2331      	movs	r3, #49	; 0x31
 800ae74:	f109 0901 	add.w	r9, r9, #1
 800ae78:	7013      	strb	r3, [r2, #0]
 800ae7a:	e6f3      	b.n	800ac64 <_dtoa_r+0x96c>
 800ae7c:	4b13      	ldr	r3, [pc, #76]	; (800aecc <_dtoa_r+0xbd4>)
 800ae7e:	f7ff baa7 	b.w	800a3d0 <_dtoa_r+0xd8>
 800ae82:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	f47f aa80 	bne.w	800a38a <_dtoa_r+0x92>
 800ae8a:	4b11      	ldr	r3, [pc, #68]	; (800aed0 <_dtoa_r+0xbd8>)
 800ae8c:	f7ff baa0 	b.w	800a3d0 <_dtoa_r+0xd8>
 800ae90:	f1bb 0f00 	cmp.w	fp, #0
 800ae94:	dc03      	bgt.n	800ae9e <_dtoa_r+0xba6>
 800ae96:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ae98:	2b02      	cmp	r3, #2
 800ae9a:	f73f aecc 	bgt.w	800ac36 <_dtoa_r+0x93e>
 800ae9e:	9f08      	ldr	r7, [sp, #32]
 800aea0:	4621      	mov	r1, r4
 800aea2:	4650      	mov	r0, sl
 800aea4:	f7ff f998 	bl	800a1d8 <quorem>
 800aea8:	9a08      	ldr	r2, [sp, #32]
 800aeaa:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800aeae:	f807 3b01 	strb.w	r3, [r7], #1
 800aeb2:	1aba      	subs	r2, r7, r2
 800aeb4:	4593      	cmp	fp, r2
 800aeb6:	ddb9      	ble.n	800ae2c <_dtoa_r+0xb34>
 800aeb8:	4651      	mov	r1, sl
 800aeba:	2300      	movs	r3, #0
 800aebc:	220a      	movs	r2, #10
 800aebe:	4628      	mov	r0, r5
 800aec0:	f000 fcee 	bl	800b8a0 <__multadd>
 800aec4:	4682      	mov	sl, r0
 800aec6:	e7eb      	b.n	800aea0 <_dtoa_r+0xba8>
 800aec8:	0800d0e9 	.word	0x0800d0e9
 800aecc:	0800ce4c 	.word	0x0800ce4c
 800aed0:	0800d07d 	.word	0x0800d07d

0800aed4 <__sflush_r>:
 800aed4:	898a      	ldrh	r2, [r1, #12]
 800aed6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aeda:	4605      	mov	r5, r0
 800aedc:	0710      	lsls	r0, r2, #28
 800aede:	460c      	mov	r4, r1
 800aee0:	d458      	bmi.n	800af94 <__sflush_r+0xc0>
 800aee2:	684b      	ldr	r3, [r1, #4]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	dc05      	bgt.n	800aef4 <__sflush_r+0x20>
 800aee8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	dc02      	bgt.n	800aef4 <__sflush_r+0x20>
 800aeee:	2000      	movs	r0, #0
 800aef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aef4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aef6:	2e00      	cmp	r6, #0
 800aef8:	d0f9      	beq.n	800aeee <__sflush_r+0x1a>
 800aefa:	2300      	movs	r3, #0
 800aefc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800af00:	682f      	ldr	r7, [r5, #0]
 800af02:	602b      	str	r3, [r5, #0]
 800af04:	d032      	beq.n	800af6c <__sflush_r+0x98>
 800af06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800af08:	89a3      	ldrh	r3, [r4, #12]
 800af0a:	075a      	lsls	r2, r3, #29
 800af0c:	d505      	bpl.n	800af1a <__sflush_r+0x46>
 800af0e:	6863      	ldr	r3, [r4, #4]
 800af10:	1ac0      	subs	r0, r0, r3
 800af12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800af14:	b10b      	cbz	r3, 800af1a <__sflush_r+0x46>
 800af16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800af18:	1ac0      	subs	r0, r0, r3
 800af1a:	2300      	movs	r3, #0
 800af1c:	4602      	mov	r2, r0
 800af1e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800af20:	4628      	mov	r0, r5
 800af22:	6a21      	ldr	r1, [r4, #32]
 800af24:	47b0      	blx	r6
 800af26:	1c43      	adds	r3, r0, #1
 800af28:	89a3      	ldrh	r3, [r4, #12]
 800af2a:	d106      	bne.n	800af3a <__sflush_r+0x66>
 800af2c:	6829      	ldr	r1, [r5, #0]
 800af2e:	291d      	cmp	r1, #29
 800af30:	d82c      	bhi.n	800af8c <__sflush_r+0xb8>
 800af32:	4a2a      	ldr	r2, [pc, #168]	; (800afdc <__sflush_r+0x108>)
 800af34:	40ca      	lsrs	r2, r1
 800af36:	07d6      	lsls	r6, r2, #31
 800af38:	d528      	bpl.n	800af8c <__sflush_r+0xb8>
 800af3a:	2200      	movs	r2, #0
 800af3c:	6062      	str	r2, [r4, #4]
 800af3e:	6922      	ldr	r2, [r4, #16]
 800af40:	04d9      	lsls	r1, r3, #19
 800af42:	6022      	str	r2, [r4, #0]
 800af44:	d504      	bpl.n	800af50 <__sflush_r+0x7c>
 800af46:	1c42      	adds	r2, r0, #1
 800af48:	d101      	bne.n	800af4e <__sflush_r+0x7a>
 800af4a:	682b      	ldr	r3, [r5, #0]
 800af4c:	b903      	cbnz	r3, 800af50 <__sflush_r+0x7c>
 800af4e:	6560      	str	r0, [r4, #84]	; 0x54
 800af50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800af52:	602f      	str	r7, [r5, #0]
 800af54:	2900      	cmp	r1, #0
 800af56:	d0ca      	beq.n	800aeee <__sflush_r+0x1a>
 800af58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af5c:	4299      	cmp	r1, r3
 800af5e:	d002      	beq.n	800af66 <__sflush_r+0x92>
 800af60:	4628      	mov	r0, r5
 800af62:	f001 f901 	bl	800c168 <_free_r>
 800af66:	2000      	movs	r0, #0
 800af68:	6360      	str	r0, [r4, #52]	; 0x34
 800af6a:	e7c1      	b.n	800aef0 <__sflush_r+0x1c>
 800af6c:	6a21      	ldr	r1, [r4, #32]
 800af6e:	2301      	movs	r3, #1
 800af70:	4628      	mov	r0, r5
 800af72:	47b0      	blx	r6
 800af74:	1c41      	adds	r1, r0, #1
 800af76:	d1c7      	bne.n	800af08 <__sflush_r+0x34>
 800af78:	682b      	ldr	r3, [r5, #0]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d0c4      	beq.n	800af08 <__sflush_r+0x34>
 800af7e:	2b1d      	cmp	r3, #29
 800af80:	d001      	beq.n	800af86 <__sflush_r+0xb2>
 800af82:	2b16      	cmp	r3, #22
 800af84:	d101      	bne.n	800af8a <__sflush_r+0xb6>
 800af86:	602f      	str	r7, [r5, #0]
 800af88:	e7b1      	b.n	800aeee <__sflush_r+0x1a>
 800af8a:	89a3      	ldrh	r3, [r4, #12]
 800af8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af90:	81a3      	strh	r3, [r4, #12]
 800af92:	e7ad      	b.n	800aef0 <__sflush_r+0x1c>
 800af94:	690f      	ldr	r7, [r1, #16]
 800af96:	2f00      	cmp	r7, #0
 800af98:	d0a9      	beq.n	800aeee <__sflush_r+0x1a>
 800af9a:	0793      	lsls	r3, r2, #30
 800af9c:	bf18      	it	ne
 800af9e:	2300      	movne	r3, #0
 800afa0:	680e      	ldr	r6, [r1, #0]
 800afa2:	bf08      	it	eq
 800afa4:	694b      	ldreq	r3, [r1, #20]
 800afa6:	eba6 0807 	sub.w	r8, r6, r7
 800afaa:	600f      	str	r7, [r1, #0]
 800afac:	608b      	str	r3, [r1, #8]
 800afae:	f1b8 0f00 	cmp.w	r8, #0
 800afb2:	dd9c      	ble.n	800aeee <__sflush_r+0x1a>
 800afb4:	4643      	mov	r3, r8
 800afb6:	463a      	mov	r2, r7
 800afb8:	4628      	mov	r0, r5
 800afba:	6a21      	ldr	r1, [r4, #32]
 800afbc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800afbe:	47b0      	blx	r6
 800afc0:	2800      	cmp	r0, #0
 800afc2:	dc06      	bgt.n	800afd2 <__sflush_r+0xfe>
 800afc4:	89a3      	ldrh	r3, [r4, #12]
 800afc6:	f04f 30ff 	mov.w	r0, #4294967295
 800afca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afce:	81a3      	strh	r3, [r4, #12]
 800afd0:	e78e      	b.n	800aef0 <__sflush_r+0x1c>
 800afd2:	4407      	add	r7, r0
 800afd4:	eba8 0800 	sub.w	r8, r8, r0
 800afd8:	e7e9      	b.n	800afae <__sflush_r+0xda>
 800afda:	bf00      	nop
 800afdc:	20400001 	.word	0x20400001

0800afe0 <_fflush_r>:
 800afe0:	b538      	push	{r3, r4, r5, lr}
 800afe2:	690b      	ldr	r3, [r1, #16]
 800afe4:	4605      	mov	r5, r0
 800afe6:	460c      	mov	r4, r1
 800afe8:	b913      	cbnz	r3, 800aff0 <_fflush_r+0x10>
 800afea:	2500      	movs	r5, #0
 800afec:	4628      	mov	r0, r5
 800afee:	bd38      	pop	{r3, r4, r5, pc}
 800aff0:	b118      	cbz	r0, 800affa <_fflush_r+0x1a>
 800aff2:	6983      	ldr	r3, [r0, #24]
 800aff4:	b90b      	cbnz	r3, 800affa <_fflush_r+0x1a>
 800aff6:	f7fd f8eb 	bl	80081d0 <__sinit>
 800affa:	4b14      	ldr	r3, [pc, #80]	; (800b04c <_fflush_r+0x6c>)
 800affc:	429c      	cmp	r4, r3
 800affe:	d11b      	bne.n	800b038 <_fflush_r+0x58>
 800b000:	686c      	ldr	r4, [r5, #4]
 800b002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d0ef      	beq.n	800afea <_fflush_r+0xa>
 800b00a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b00c:	07d0      	lsls	r0, r2, #31
 800b00e:	d404      	bmi.n	800b01a <_fflush_r+0x3a>
 800b010:	0599      	lsls	r1, r3, #22
 800b012:	d402      	bmi.n	800b01a <_fflush_r+0x3a>
 800b014:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b016:	f7fd f99e 	bl	8008356 <__retarget_lock_acquire_recursive>
 800b01a:	4628      	mov	r0, r5
 800b01c:	4621      	mov	r1, r4
 800b01e:	f7ff ff59 	bl	800aed4 <__sflush_r>
 800b022:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b024:	4605      	mov	r5, r0
 800b026:	07da      	lsls	r2, r3, #31
 800b028:	d4e0      	bmi.n	800afec <_fflush_r+0xc>
 800b02a:	89a3      	ldrh	r3, [r4, #12]
 800b02c:	059b      	lsls	r3, r3, #22
 800b02e:	d4dd      	bmi.n	800afec <_fflush_r+0xc>
 800b030:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b032:	f7fd f991 	bl	8008358 <__retarget_lock_release_recursive>
 800b036:	e7d9      	b.n	800afec <_fflush_r+0xc>
 800b038:	4b05      	ldr	r3, [pc, #20]	; (800b050 <_fflush_r+0x70>)
 800b03a:	429c      	cmp	r4, r3
 800b03c:	d101      	bne.n	800b042 <_fflush_r+0x62>
 800b03e:	68ac      	ldr	r4, [r5, #8]
 800b040:	e7df      	b.n	800b002 <_fflush_r+0x22>
 800b042:	4b04      	ldr	r3, [pc, #16]	; (800b054 <_fflush_r+0x74>)
 800b044:	429c      	cmp	r4, r3
 800b046:	bf08      	it	eq
 800b048:	68ec      	ldreq	r4, [r5, #12]
 800b04a:	e7da      	b.n	800b002 <_fflush_r+0x22>
 800b04c:	0800cdf8 	.word	0x0800cdf8
 800b050:	0800ce18 	.word	0x0800ce18
 800b054:	0800cdd8 	.word	0x0800cdd8

0800b058 <fiprintf>:
 800b058:	b40e      	push	{r1, r2, r3}
 800b05a:	b503      	push	{r0, r1, lr}
 800b05c:	4601      	mov	r1, r0
 800b05e:	ab03      	add	r3, sp, #12
 800b060:	4805      	ldr	r0, [pc, #20]	; (800b078 <fiprintf+0x20>)
 800b062:	f853 2b04 	ldr.w	r2, [r3], #4
 800b066:	6800      	ldr	r0, [r0, #0]
 800b068:	9301      	str	r3, [sp, #4]
 800b06a:	f001 fa4d 	bl	800c508 <_vfiprintf_r>
 800b06e:	b002      	add	sp, #8
 800b070:	f85d eb04 	ldr.w	lr, [sp], #4
 800b074:	b003      	add	sp, #12
 800b076:	4770      	bx	lr
 800b078:	2000000c 	.word	0x2000000c

0800b07c <rshift>:
 800b07c:	6903      	ldr	r3, [r0, #16]
 800b07e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b082:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b086:	f100 0414 	add.w	r4, r0, #20
 800b08a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b08e:	dd46      	ble.n	800b11e <rshift+0xa2>
 800b090:	f011 011f 	ands.w	r1, r1, #31
 800b094:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b098:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b09c:	d10c      	bne.n	800b0b8 <rshift+0x3c>
 800b09e:	4629      	mov	r1, r5
 800b0a0:	f100 0710 	add.w	r7, r0, #16
 800b0a4:	42b1      	cmp	r1, r6
 800b0a6:	d335      	bcc.n	800b114 <rshift+0x98>
 800b0a8:	1a9b      	subs	r3, r3, r2
 800b0aa:	009b      	lsls	r3, r3, #2
 800b0ac:	1eea      	subs	r2, r5, #3
 800b0ae:	4296      	cmp	r6, r2
 800b0b0:	bf38      	it	cc
 800b0b2:	2300      	movcc	r3, #0
 800b0b4:	4423      	add	r3, r4
 800b0b6:	e015      	b.n	800b0e4 <rshift+0x68>
 800b0b8:	46a1      	mov	r9, r4
 800b0ba:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b0be:	f1c1 0820 	rsb	r8, r1, #32
 800b0c2:	40cf      	lsrs	r7, r1
 800b0c4:	f105 0e04 	add.w	lr, r5, #4
 800b0c8:	4576      	cmp	r6, lr
 800b0ca:	46f4      	mov	ip, lr
 800b0cc:	d816      	bhi.n	800b0fc <rshift+0x80>
 800b0ce:	1a9b      	subs	r3, r3, r2
 800b0d0:	009a      	lsls	r2, r3, #2
 800b0d2:	3a04      	subs	r2, #4
 800b0d4:	3501      	adds	r5, #1
 800b0d6:	42ae      	cmp	r6, r5
 800b0d8:	bf38      	it	cc
 800b0da:	2200      	movcc	r2, #0
 800b0dc:	18a3      	adds	r3, r4, r2
 800b0de:	50a7      	str	r7, [r4, r2]
 800b0e0:	b107      	cbz	r7, 800b0e4 <rshift+0x68>
 800b0e2:	3304      	adds	r3, #4
 800b0e4:	42a3      	cmp	r3, r4
 800b0e6:	eba3 0204 	sub.w	r2, r3, r4
 800b0ea:	bf08      	it	eq
 800b0ec:	2300      	moveq	r3, #0
 800b0ee:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b0f2:	6102      	str	r2, [r0, #16]
 800b0f4:	bf08      	it	eq
 800b0f6:	6143      	streq	r3, [r0, #20]
 800b0f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b0fc:	f8dc c000 	ldr.w	ip, [ip]
 800b100:	fa0c fc08 	lsl.w	ip, ip, r8
 800b104:	ea4c 0707 	orr.w	r7, ip, r7
 800b108:	f849 7b04 	str.w	r7, [r9], #4
 800b10c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b110:	40cf      	lsrs	r7, r1
 800b112:	e7d9      	b.n	800b0c8 <rshift+0x4c>
 800b114:	f851 cb04 	ldr.w	ip, [r1], #4
 800b118:	f847 cf04 	str.w	ip, [r7, #4]!
 800b11c:	e7c2      	b.n	800b0a4 <rshift+0x28>
 800b11e:	4623      	mov	r3, r4
 800b120:	e7e0      	b.n	800b0e4 <rshift+0x68>

0800b122 <__hexdig_fun>:
 800b122:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b126:	2b09      	cmp	r3, #9
 800b128:	d802      	bhi.n	800b130 <__hexdig_fun+0xe>
 800b12a:	3820      	subs	r0, #32
 800b12c:	b2c0      	uxtb	r0, r0
 800b12e:	4770      	bx	lr
 800b130:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b134:	2b05      	cmp	r3, #5
 800b136:	d801      	bhi.n	800b13c <__hexdig_fun+0x1a>
 800b138:	3847      	subs	r0, #71	; 0x47
 800b13a:	e7f7      	b.n	800b12c <__hexdig_fun+0xa>
 800b13c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b140:	2b05      	cmp	r3, #5
 800b142:	d801      	bhi.n	800b148 <__hexdig_fun+0x26>
 800b144:	3827      	subs	r0, #39	; 0x27
 800b146:	e7f1      	b.n	800b12c <__hexdig_fun+0xa>
 800b148:	2000      	movs	r0, #0
 800b14a:	4770      	bx	lr

0800b14c <__gethex>:
 800b14c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b150:	b08b      	sub	sp, #44	; 0x2c
 800b152:	9306      	str	r3, [sp, #24]
 800b154:	4bb9      	ldr	r3, [pc, #740]	; (800b43c <__gethex+0x2f0>)
 800b156:	9002      	str	r0, [sp, #8]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	468b      	mov	fp, r1
 800b15c:	4618      	mov	r0, r3
 800b15e:	4690      	mov	r8, r2
 800b160:	9303      	str	r3, [sp, #12]
 800b162:	f7f4 fff5 	bl	8000150 <strlen>
 800b166:	4682      	mov	sl, r0
 800b168:	9b03      	ldr	r3, [sp, #12]
 800b16a:	f8db 2000 	ldr.w	r2, [fp]
 800b16e:	4403      	add	r3, r0
 800b170:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b174:	9307      	str	r3, [sp, #28]
 800b176:	1c93      	adds	r3, r2, #2
 800b178:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b17c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b180:	32fe      	adds	r2, #254	; 0xfe
 800b182:	18d1      	adds	r1, r2, r3
 800b184:	461f      	mov	r7, r3
 800b186:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b18a:	9101      	str	r1, [sp, #4]
 800b18c:	2830      	cmp	r0, #48	; 0x30
 800b18e:	d0f8      	beq.n	800b182 <__gethex+0x36>
 800b190:	f7ff ffc7 	bl	800b122 <__hexdig_fun>
 800b194:	4604      	mov	r4, r0
 800b196:	2800      	cmp	r0, #0
 800b198:	d13a      	bne.n	800b210 <__gethex+0xc4>
 800b19a:	4652      	mov	r2, sl
 800b19c:	4638      	mov	r0, r7
 800b19e:	9903      	ldr	r1, [sp, #12]
 800b1a0:	f001 fafa 	bl	800c798 <strncmp>
 800b1a4:	4605      	mov	r5, r0
 800b1a6:	2800      	cmp	r0, #0
 800b1a8:	d166      	bne.n	800b278 <__gethex+0x12c>
 800b1aa:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b1ae:	eb07 060a 	add.w	r6, r7, sl
 800b1b2:	f7ff ffb6 	bl	800b122 <__hexdig_fun>
 800b1b6:	2800      	cmp	r0, #0
 800b1b8:	d060      	beq.n	800b27c <__gethex+0x130>
 800b1ba:	4633      	mov	r3, r6
 800b1bc:	7818      	ldrb	r0, [r3, #0]
 800b1be:	461f      	mov	r7, r3
 800b1c0:	2830      	cmp	r0, #48	; 0x30
 800b1c2:	f103 0301 	add.w	r3, r3, #1
 800b1c6:	d0f9      	beq.n	800b1bc <__gethex+0x70>
 800b1c8:	f7ff ffab 	bl	800b122 <__hexdig_fun>
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	fab0 f480 	clz	r4, r0
 800b1d2:	4635      	mov	r5, r6
 800b1d4:	0964      	lsrs	r4, r4, #5
 800b1d6:	9301      	str	r3, [sp, #4]
 800b1d8:	463a      	mov	r2, r7
 800b1da:	4616      	mov	r6, r2
 800b1dc:	7830      	ldrb	r0, [r6, #0]
 800b1de:	3201      	adds	r2, #1
 800b1e0:	f7ff ff9f 	bl	800b122 <__hexdig_fun>
 800b1e4:	2800      	cmp	r0, #0
 800b1e6:	d1f8      	bne.n	800b1da <__gethex+0x8e>
 800b1e8:	4652      	mov	r2, sl
 800b1ea:	4630      	mov	r0, r6
 800b1ec:	9903      	ldr	r1, [sp, #12]
 800b1ee:	f001 fad3 	bl	800c798 <strncmp>
 800b1f2:	b980      	cbnz	r0, 800b216 <__gethex+0xca>
 800b1f4:	b94d      	cbnz	r5, 800b20a <__gethex+0xbe>
 800b1f6:	eb06 050a 	add.w	r5, r6, sl
 800b1fa:	462a      	mov	r2, r5
 800b1fc:	4616      	mov	r6, r2
 800b1fe:	7830      	ldrb	r0, [r6, #0]
 800b200:	3201      	adds	r2, #1
 800b202:	f7ff ff8e 	bl	800b122 <__hexdig_fun>
 800b206:	2800      	cmp	r0, #0
 800b208:	d1f8      	bne.n	800b1fc <__gethex+0xb0>
 800b20a:	1bad      	subs	r5, r5, r6
 800b20c:	00ad      	lsls	r5, r5, #2
 800b20e:	e004      	b.n	800b21a <__gethex+0xce>
 800b210:	2400      	movs	r4, #0
 800b212:	4625      	mov	r5, r4
 800b214:	e7e0      	b.n	800b1d8 <__gethex+0x8c>
 800b216:	2d00      	cmp	r5, #0
 800b218:	d1f7      	bne.n	800b20a <__gethex+0xbe>
 800b21a:	7833      	ldrb	r3, [r6, #0]
 800b21c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b220:	2b50      	cmp	r3, #80	; 0x50
 800b222:	d139      	bne.n	800b298 <__gethex+0x14c>
 800b224:	7873      	ldrb	r3, [r6, #1]
 800b226:	2b2b      	cmp	r3, #43	; 0x2b
 800b228:	d02a      	beq.n	800b280 <__gethex+0x134>
 800b22a:	2b2d      	cmp	r3, #45	; 0x2d
 800b22c:	d02c      	beq.n	800b288 <__gethex+0x13c>
 800b22e:	f04f 0900 	mov.w	r9, #0
 800b232:	1c71      	adds	r1, r6, #1
 800b234:	7808      	ldrb	r0, [r1, #0]
 800b236:	f7ff ff74 	bl	800b122 <__hexdig_fun>
 800b23a:	1e43      	subs	r3, r0, #1
 800b23c:	b2db      	uxtb	r3, r3
 800b23e:	2b18      	cmp	r3, #24
 800b240:	d82a      	bhi.n	800b298 <__gethex+0x14c>
 800b242:	f1a0 0210 	sub.w	r2, r0, #16
 800b246:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b24a:	f7ff ff6a 	bl	800b122 <__hexdig_fun>
 800b24e:	1e43      	subs	r3, r0, #1
 800b250:	b2db      	uxtb	r3, r3
 800b252:	2b18      	cmp	r3, #24
 800b254:	d91b      	bls.n	800b28e <__gethex+0x142>
 800b256:	f1b9 0f00 	cmp.w	r9, #0
 800b25a:	d000      	beq.n	800b25e <__gethex+0x112>
 800b25c:	4252      	negs	r2, r2
 800b25e:	4415      	add	r5, r2
 800b260:	f8cb 1000 	str.w	r1, [fp]
 800b264:	b1d4      	cbz	r4, 800b29c <__gethex+0x150>
 800b266:	9b01      	ldr	r3, [sp, #4]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	bf14      	ite	ne
 800b26c:	2700      	movne	r7, #0
 800b26e:	2706      	moveq	r7, #6
 800b270:	4638      	mov	r0, r7
 800b272:	b00b      	add	sp, #44	; 0x2c
 800b274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b278:	463e      	mov	r6, r7
 800b27a:	4625      	mov	r5, r4
 800b27c:	2401      	movs	r4, #1
 800b27e:	e7cc      	b.n	800b21a <__gethex+0xce>
 800b280:	f04f 0900 	mov.w	r9, #0
 800b284:	1cb1      	adds	r1, r6, #2
 800b286:	e7d5      	b.n	800b234 <__gethex+0xe8>
 800b288:	f04f 0901 	mov.w	r9, #1
 800b28c:	e7fa      	b.n	800b284 <__gethex+0x138>
 800b28e:	230a      	movs	r3, #10
 800b290:	fb03 0202 	mla	r2, r3, r2, r0
 800b294:	3a10      	subs	r2, #16
 800b296:	e7d6      	b.n	800b246 <__gethex+0xfa>
 800b298:	4631      	mov	r1, r6
 800b29a:	e7e1      	b.n	800b260 <__gethex+0x114>
 800b29c:	4621      	mov	r1, r4
 800b29e:	1bf3      	subs	r3, r6, r7
 800b2a0:	3b01      	subs	r3, #1
 800b2a2:	2b07      	cmp	r3, #7
 800b2a4:	dc0a      	bgt.n	800b2bc <__gethex+0x170>
 800b2a6:	9802      	ldr	r0, [sp, #8]
 800b2a8:	f000 fa98 	bl	800b7dc <_Balloc>
 800b2ac:	4604      	mov	r4, r0
 800b2ae:	b940      	cbnz	r0, 800b2c2 <__gethex+0x176>
 800b2b0:	4602      	mov	r2, r0
 800b2b2:	21de      	movs	r1, #222	; 0xde
 800b2b4:	4b62      	ldr	r3, [pc, #392]	; (800b440 <__gethex+0x2f4>)
 800b2b6:	4863      	ldr	r0, [pc, #396]	; (800b444 <__gethex+0x2f8>)
 800b2b8:	f7fe ff60 	bl	800a17c <__assert_func>
 800b2bc:	3101      	adds	r1, #1
 800b2be:	105b      	asrs	r3, r3, #1
 800b2c0:	e7ef      	b.n	800b2a2 <__gethex+0x156>
 800b2c2:	f04f 0b00 	mov.w	fp, #0
 800b2c6:	f100 0914 	add.w	r9, r0, #20
 800b2ca:	f1ca 0301 	rsb	r3, sl, #1
 800b2ce:	f8cd 9010 	str.w	r9, [sp, #16]
 800b2d2:	f8cd b004 	str.w	fp, [sp, #4]
 800b2d6:	9308      	str	r3, [sp, #32]
 800b2d8:	42b7      	cmp	r7, r6
 800b2da:	d33f      	bcc.n	800b35c <__gethex+0x210>
 800b2dc:	9f04      	ldr	r7, [sp, #16]
 800b2de:	9b01      	ldr	r3, [sp, #4]
 800b2e0:	f847 3b04 	str.w	r3, [r7], #4
 800b2e4:	eba7 0709 	sub.w	r7, r7, r9
 800b2e8:	10bf      	asrs	r7, r7, #2
 800b2ea:	6127      	str	r7, [r4, #16]
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	f000 fb6b 	bl	800b9c8 <__hi0bits>
 800b2f2:	017f      	lsls	r7, r7, #5
 800b2f4:	f8d8 6000 	ldr.w	r6, [r8]
 800b2f8:	1a3f      	subs	r7, r7, r0
 800b2fa:	42b7      	cmp	r7, r6
 800b2fc:	dd62      	ble.n	800b3c4 <__gethex+0x278>
 800b2fe:	1bbf      	subs	r7, r7, r6
 800b300:	4639      	mov	r1, r7
 800b302:	4620      	mov	r0, r4
 800b304:	f000 ff01 	bl	800c10a <__any_on>
 800b308:	4682      	mov	sl, r0
 800b30a:	b1a8      	cbz	r0, 800b338 <__gethex+0x1ec>
 800b30c:	f04f 0a01 	mov.w	sl, #1
 800b310:	1e7b      	subs	r3, r7, #1
 800b312:	1159      	asrs	r1, r3, #5
 800b314:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b318:	f003 021f 	and.w	r2, r3, #31
 800b31c:	fa0a f202 	lsl.w	r2, sl, r2
 800b320:	420a      	tst	r2, r1
 800b322:	d009      	beq.n	800b338 <__gethex+0x1ec>
 800b324:	4553      	cmp	r3, sl
 800b326:	dd05      	ble.n	800b334 <__gethex+0x1e8>
 800b328:	4620      	mov	r0, r4
 800b32a:	1eb9      	subs	r1, r7, #2
 800b32c:	f000 feed 	bl	800c10a <__any_on>
 800b330:	2800      	cmp	r0, #0
 800b332:	d144      	bne.n	800b3be <__gethex+0x272>
 800b334:	f04f 0a02 	mov.w	sl, #2
 800b338:	4639      	mov	r1, r7
 800b33a:	4620      	mov	r0, r4
 800b33c:	f7ff fe9e 	bl	800b07c <rshift>
 800b340:	443d      	add	r5, r7
 800b342:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b346:	42ab      	cmp	r3, r5
 800b348:	da4a      	bge.n	800b3e0 <__gethex+0x294>
 800b34a:	4621      	mov	r1, r4
 800b34c:	9802      	ldr	r0, [sp, #8]
 800b34e:	f000 fa85 	bl	800b85c <_Bfree>
 800b352:	2300      	movs	r3, #0
 800b354:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b356:	27a3      	movs	r7, #163	; 0xa3
 800b358:	6013      	str	r3, [r2, #0]
 800b35a:	e789      	b.n	800b270 <__gethex+0x124>
 800b35c:	1e73      	subs	r3, r6, #1
 800b35e:	9a07      	ldr	r2, [sp, #28]
 800b360:	9305      	str	r3, [sp, #20]
 800b362:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b366:	4293      	cmp	r3, r2
 800b368:	d019      	beq.n	800b39e <__gethex+0x252>
 800b36a:	f1bb 0f20 	cmp.w	fp, #32
 800b36e:	d107      	bne.n	800b380 <__gethex+0x234>
 800b370:	9b04      	ldr	r3, [sp, #16]
 800b372:	9a01      	ldr	r2, [sp, #4]
 800b374:	f843 2b04 	str.w	r2, [r3], #4
 800b378:	9304      	str	r3, [sp, #16]
 800b37a:	2300      	movs	r3, #0
 800b37c:	469b      	mov	fp, r3
 800b37e:	9301      	str	r3, [sp, #4]
 800b380:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b384:	f7ff fecd 	bl	800b122 <__hexdig_fun>
 800b388:	9b01      	ldr	r3, [sp, #4]
 800b38a:	f000 000f 	and.w	r0, r0, #15
 800b38e:	fa00 f00b 	lsl.w	r0, r0, fp
 800b392:	4303      	orrs	r3, r0
 800b394:	9301      	str	r3, [sp, #4]
 800b396:	f10b 0b04 	add.w	fp, fp, #4
 800b39a:	9b05      	ldr	r3, [sp, #20]
 800b39c:	e00d      	b.n	800b3ba <__gethex+0x26e>
 800b39e:	9b05      	ldr	r3, [sp, #20]
 800b3a0:	9a08      	ldr	r2, [sp, #32]
 800b3a2:	4413      	add	r3, r2
 800b3a4:	42bb      	cmp	r3, r7
 800b3a6:	d3e0      	bcc.n	800b36a <__gethex+0x21e>
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	4652      	mov	r2, sl
 800b3ac:	9903      	ldr	r1, [sp, #12]
 800b3ae:	9309      	str	r3, [sp, #36]	; 0x24
 800b3b0:	f001 f9f2 	bl	800c798 <strncmp>
 800b3b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3b6:	2800      	cmp	r0, #0
 800b3b8:	d1d7      	bne.n	800b36a <__gethex+0x21e>
 800b3ba:	461e      	mov	r6, r3
 800b3bc:	e78c      	b.n	800b2d8 <__gethex+0x18c>
 800b3be:	f04f 0a03 	mov.w	sl, #3
 800b3c2:	e7b9      	b.n	800b338 <__gethex+0x1ec>
 800b3c4:	da09      	bge.n	800b3da <__gethex+0x28e>
 800b3c6:	1bf7      	subs	r7, r6, r7
 800b3c8:	4621      	mov	r1, r4
 800b3ca:	463a      	mov	r2, r7
 800b3cc:	9802      	ldr	r0, [sp, #8]
 800b3ce:	f000 fc5d 	bl	800bc8c <__lshift>
 800b3d2:	4604      	mov	r4, r0
 800b3d4:	1bed      	subs	r5, r5, r7
 800b3d6:	f100 0914 	add.w	r9, r0, #20
 800b3da:	f04f 0a00 	mov.w	sl, #0
 800b3de:	e7b0      	b.n	800b342 <__gethex+0x1f6>
 800b3e0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b3e4:	42a8      	cmp	r0, r5
 800b3e6:	dd71      	ble.n	800b4cc <__gethex+0x380>
 800b3e8:	1b45      	subs	r5, r0, r5
 800b3ea:	42ae      	cmp	r6, r5
 800b3ec:	dc34      	bgt.n	800b458 <__gethex+0x30c>
 800b3ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b3f2:	2b02      	cmp	r3, #2
 800b3f4:	d028      	beq.n	800b448 <__gethex+0x2fc>
 800b3f6:	2b03      	cmp	r3, #3
 800b3f8:	d02a      	beq.n	800b450 <__gethex+0x304>
 800b3fa:	2b01      	cmp	r3, #1
 800b3fc:	d115      	bne.n	800b42a <__gethex+0x2de>
 800b3fe:	42ae      	cmp	r6, r5
 800b400:	d113      	bne.n	800b42a <__gethex+0x2de>
 800b402:	2e01      	cmp	r6, #1
 800b404:	d10b      	bne.n	800b41e <__gethex+0x2d2>
 800b406:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b40a:	9a06      	ldr	r2, [sp, #24]
 800b40c:	2762      	movs	r7, #98	; 0x62
 800b40e:	6013      	str	r3, [r2, #0]
 800b410:	2301      	movs	r3, #1
 800b412:	6123      	str	r3, [r4, #16]
 800b414:	f8c9 3000 	str.w	r3, [r9]
 800b418:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b41a:	601c      	str	r4, [r3, #0]
 800b41c:	e728      	b.n	800b270 <__gethex+0x124>
 800b41e:	4620      	mov	r0, r4
 800b420:	1e71      	subs	r1, r6, #1
 800b422:	f000 fe72 	bl	800c10a <__any_on>
 800b426:	2800      	cmp	r0, #0
 800b428:	d1ed      	bne.n	800b406 <__gethex+0x2ba>
 800b42a:	4621      	mov	r1, r4
 800b42c:	9802      	ldr	r0, [sp, #8]
 800b42e:	f000 fa15 	bl	800b85c <_Bfree>
 800b432:	2300      	movs	r3, #0
 800b434:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b436:	2750      	movs	r7, #80	; 0x50
 800b438:	6013      	str	r3, [r2, #0]
 800b43a:	e719      	b.n	800b270 <__gethex+0x124>
 800b43c:	0800d164 	.word	0x0800d164
 800b440:	0800d0e9 	.word	0x0800d0e9
 800b444:	0800d0fa 	.word	0x0800d0fa
 800b448:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d1ed      	bne.n	800b42a <__gethex+0x2de>
 800b44e:	e7da      	b.n	800b406 <__gethex+0x2ba>
 800b450:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b452:	2b00      	cmp	r3, #0
 800b454:	d1d7      	bne.n	800b406 <__gethex+0x2ba>
 800b456:	e7e8      	b.n	800b42a <__gethex+0x2de>
 800b458:	1e6f      	subs	r7, r5, #1
 800b45a:	f1ba 0f00 	cmp.w	sl, #0
 800b45e:	d132      	bne.n	800b4c6 <__gethex+0x37a>
 800b460:	b127      	cbz	r7, 800b46c <__gethex+0x320>
 800b462:	4639      	mov	r1, r7
 800b464:	4620      	mov	r0, r4
 800b466:	f000 fe50 	bl	800c10a <__any_on>
 800b46a:	4682      	mov	sl, r0
 800b46c:	2101      	movs	r1, #1
 800b46e:	117b      	asrs	r3, r7, #5
 800b470:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b474:	f007 071f 	and.w	r7, r7, #31
 800b478:	fa01 f707 	lsl.w	r7, r1, r7
 800b47c:	421f      	tst	r7, r3
 800b47e:	f04f 0702 	mov.w	r7, #2
 800b482:	4629      	mov	r1, r5
 800b484:	4620      	mov	r0, r4
 800b486:	bf18      	it	ne
 800b488:	f04a 0a02 	orrne.w	sl, sl, #2
 800b48c:	1b76      	subs	r6, r6, r5
 800b48e:	f7ff fdf5 	bl	800b07c <rshift>
 800b492:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b496:	f1ba 0f00 	cmp.w	sl, #0
 800b49a:	d048      	beq.n	800b52e <__gethex+0x3e2>
 800b49c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b4a0:	2b02      	cmp	r3, #2
 800b4a2:	d015      	beq.n	800b4d0 <__gethex+0x384>
 800b4a4:	2b03      	cmp	r3, #3
 800b4a6:	d017      	beq.n	800b4d8 <__gethex+0x38c>
 800b4a8:	2b01      	cmp	r3, #1
 800b4aa:	d109      	bne.n	800b4c0 <__gethex+0x374>
 800b4ac:	f01a 0f02 	tst.w	sl, #2
 800b4b0:	d006      	beq.n	800b4c0 <__gethex+0x374>
 800b4b2:	f8d9 0000 	ldr.w	r0, [r9]
 800b4b6:	ea4a 0a00 	orr.w	sl, sl, r0
 800b4ba:	f01a 0f01 	tst.w	sl, #1
 800b4be:	d10e      	bne.n	800b4de <__gethex+0x392>
 800b4c0:	f047 0710 	orr.w	r7, r7, #16
 800b4c4:	e033      	b.n	800b52e <__gethex+0x3e2>
 800b4c6:	f04f 0a01 	mov.w	sl, #1
 800b4ca:	e7cf      	b.n	800b46c <__gethex+0x320>
 800b4cc:	2701      	movs	r7, #1
 800b4ce:	e7e2      	b.n	800b496 <__gethex+0x34a>
 800b4d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b4d2:	f1c3 0301 	rsb	r3, r3, #1
 800b4d6:	9315      	str	r3, [sp, #84]	; 0x54
 800b4d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d0f0      	beq.n	800b4c0 <__gethex+0x374>
 800b4de:	f04f 0c00 	mov.w	ip, #0
 800b4e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b4e6:	f104 0314 	add.w	r3, r4, #20
 800b4ea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b4ee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4f8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b4fc:	d01c      	beq.n	800b538 <__gethex+0x3ec>
 800b4fe:	3201      	adds	r2, #1
 800b500:	6002      	str	r2, [r0, #0]
 800b502:	2f02      	cmp	r7, #2
 800b504:	f104 0314 	add.w	r3, r4, #20
 800b508:	d13d      	bne.n	800b586 <__gethex+0x43a>
 800b50a:	f8d8 2000 	ldr.w	r2, [r8]
 800b50e:	3a01      	subs	r2, #1
 800b510:	42b2      	cmp	r2, r6
 800b512:	d10a      	bne.n	800b52a <__gethex+0x3de>
 800b514:	2201      	movs	r2, #1
 800b516:	1171      	asrs	r1, r6, #5
 800b518:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b51c:	f006 061f 	and.w	r6, r6, #31
 800b520:	fa02 f606 	lsl.w	r6, r2, r6
 800b524:	421e      	tst	r6, r3
 800b526:	bf18      	it	ne
 800b528:	4617      	movne	r7, r2
 800b52a:	f047 0720 	orr.w	r7, r7, #32
 800b52e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b530:	601c      	str	r4, [r3, #0]
 800b532:	9b06      	ldr	r3, [sp, #24]
 800b534:	601d      	str	r5, [r3, #0]
 800b536:	e69b      	b.n	800b270 <__gethex+0x124>
 800b538:	4299      	cmp	r1, r3
 800b53a:	f843 cc04 	str.w	ip, [r3, #-4]
 800b53e:	d8d8      	bhi.n	800b4f2 <__gethex+0x3a6>
 800b540:	68a3      	ldr	r3, [r4, #8]
 800b542:	459b      	cmp	fp, r3
 800b544:	db17      	blt.n	800b576 <__gethex+0x42a>
 800b546:	6861      	ldr	r1, [r4, #4]
 800b548:	9802      	ldr	r0, [sp, #8]
 800b54a:	3101      	adds	r1, #1
 800b54c:	f000 f946 	bl	800b7dc <_Balloc>
 800b550:	4681      	mov	r9, r0
 800b552:	b918      	cbnz	r0, 800b55c <__gethex+0x410>
 800b554:	4602      	mov	r2, r0
 800b556:	2184      	movs	r1, #132	; 0x84
 800b558:	4b19      	ldr	r3, [pc, #100]	; (800b5c0 <__gethex+0x474>)
 800b55a:	e6ac      	b.n	800b2b6 <__gethex+0x16a>
 800b55c:	6922      	ldr	r2, [r4, #16]
 800b55e:	f104 010c 	add.w	r1, r4, #12
 800b562:	3202      	adds	r2, #2
 800b564:	0092      	lsls	r2, r2, #2
 800b566:	300c      	adds	r0, #12
 800b568:	f7fc fef7 	bl	800835a <memcpy>
 800b56c:	4621      	mov	r1, r4
 800b56e:	9802      	ldr	r0, [sp, #8]
 800b570:	f000 f974 	bl	800b85c <_Bfree>
 800b574:	464c      	mov	r4, r9
 800b576:	6923      	ldr	r3, [r4, #16]
 800b578:	1c5a      	adds	r2, r3, #1
 800b57a:	6122      	str	r2, [r4, #16]
 800b57c:	2201      	movs	r2, #1
 800b57e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b582:	615a      	str	r2, [r3, #20]
 800b584:	e7bd      	b.n	800b502 <__gethex+0x3b6>
 800b586:	6922      	ldr	r2, [r4, #16]
 800b588:	455a      	cmp	r2, fp
 800b58a:	dd0b      	ble.n	800b5a4 <__gethex+0x458>
 800b58c:	2101      	movs	r1, #1
 800b58e:	4620      	mov	r0, r4
 800b590:	f7ff fd74 	bl	800b07c <rshift>
 800b594:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b598:	3501      	adds	r5, #1
 800b59a:	42ab      	cmp	r3, r5
 800b59c:	f6ff aed5 	blt.w	800b34a <__gethex+0x1fe>
 800b5a0:	2701      	movs	r7, #1
 800b5a2:	e7c2      	b.n	800b52a <__gethex+0x3de>
 800b5a4:	f016 061f 	ands.w	r6, r6, #31
 800b5a8:	d0fa      	beq.n	800b5a0 <__gethex+0x454>
 800b5aa:	449a      	add	sl, r3
 800b5ac:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800b5b0:	f000 fa0a 	bl	800b9c8 <__hi0bits>
 800b5b4:	f1c6 0620 	rsb	r6, r6, #32
 800b5b8:	42b0      	cmp	r0, r6
 800b5ba:	dbe7      	blt.n	800b58c <__gethex+0x440>
 800b5bc:	e7f0      	b.n	800b5a0 <__gethex+0x454>
 800b5be:	bf00      	nop
 800b5c0:	0800d0e9 	.word	0x0800d0e9

0800b5c4 <L_shift>:
 800b5c4:	f1c2 0208 	rsb	r2, r2, #8
 800b5c8:	0092      	lsls	r2, r2, #2
 800b5ca:	b570      	push	{r4, r5, r6, lr}
 800b5cc:	f1c2 0620 	rsb	r6, r2, #32
 800b5d0:	6843      	ldr	r3, [r0, #4]
 800b5d2:	6804      	ldr	r4, [r0, #0]
 800b5d4:	fa03 f506 	lsl.w	r5, r3, r6
 800b5d8:	432c      	orrs	r4, r5
 800b5da:	40d3      	lsrs	r3, r2
 800b5dc:	6004      	str	r4, [r0, #0]
 800b5de:	f840 3f04 	str.w	r3, [r0, #4]!
 800b5e2:	4288      	cmp	r0, r1
 800b5e4:	d3f4      	bcc.n	800b5d0 <L_shift+0xc>
 800b5e6:	bd70      	pop	{r4, r5, r6, pc}

0800b5e8 <__match>:
 800b5e8:	b530      	push	{r4, r5, lr}
 800b5ea:	6803      	ldr	r3, [r0, #0]
 800b5ec:	3301      	adds	r3, #1
 800b5ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b5f2:	b914      	cbnz	r4, 800b5fa <__match+0x12>
 800b5f4:	6003      	str	r3, [r0, #0]
 800b5f6:	2001      	movs	r0, #1
 800b5f8:	bd30      	pop	{r4, r5, pc}
 800b5fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b5fe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b602:	2d19      	cmp	r5, #25
 800b604:	bf98      	it	ls
 800b606:	3220      	addls	r2, #32
 800b608:	42a2      	cmp	r2, r4
 800b60a:	d0f0      	beq.n	800b5ee <__match+0x6>
 800b60c:	2000      	movs	r0, #0
 800b60e:	e7f3      	b.n	800b5f8 <__match+0x10>

0800b610 <__hexnan>:
 800b610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b614:	2500      	movs	r5, #0
 800b616:	680b      	ldr	r3, [r1, #0]
 800b618:	4682      	mov	sl, r0
 800b61a:	115e      	asrs	r6, r3, #5
 800b61c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b620:	f013 031f 	ands.w	r3, r3, #31
 800b624:	bf18      	it	ne
 800b626:	3604      	addne	r6, #4
 800b628:	1f37      	subs	r7, r6, #4
 800b62a:	4690      	mov	r8, r2
 800b62c:	46b9      	mov	r9, r7
 800b62e:	463c      	mov	r4, r7
 800b630:	46ab      	mov	fp, r5
 800b632:	b087      	sub	sp, #28
 800b634:	6801      	ldr	r1, [r0, #0]
 800b636:	9301      	str	r3, [sp, #4]
 800b638:	f846 5c04 	str.w	r5, [r6, #-4]
 800b63c:	9502      	str	r5, [sp, #8]
 800b63e:	784a      	ldrb	r2, [r1, #1]
 800b640:	1c4b      	adds	r3, r1, #1
 800b642:	9303      	str	r3, [sp, #12]
 800b644:	b342      	cbz	r2, 800b698 <__hexnan+0x88>
 800b646:	4610      	mov	r0, r2
 800b648:	9105      	str	r1, [sp, #20]
 800b64a:	9204      	str	r2, [sp, #16]
 800b64c:	f7ff fd69 	bl	800b122 <__hexdig_fun>
 800b650:	2800      	cmp	r0, #0
 800b652:	d14f      	bne.n	800b6f4 <__hexnan+0xe4>
 800b654:	9a04      	ldr	r2, [sp, #16]
 800b656:	9905      	ldr	r1, [sp, #20]
 800b658:	2a20      	cmp	r2, #32
 800b65a:	d818      	bhi.n	800b68e <__hexnan+0x7e>
 800b65c:	9b02      	ldr	r3, [sp, #8]
 800b65e:	459b      	cmp	fp, r3
 800b660:	dd13      	ble.n	800b68a <__hexnan+0x7a>
 800b662:	454c      	cmp	r4, r9
 800b664:	d206      	bcs.n	800b674 <__hexnan+0x64>
 800b666:	2d07      	cmp	r5, #7
 800b668:	dc04      	bgt.n	800b674 <__hexnan+0x64>
 800b66a:	462a      	mov	r2, r5
 800b66c:	4649      	mov	r1, r9
 800b66e:	4620      	mov	r0, r4
 800b670:	f7ff ffa8 	bl	800b5c4 <L_shift>
 800b674:	4544      	cmp	r4, r8
 800b676:	d950      	bls.n	800b71a <__hexnan+0x10a>
 800b678:	2300      	movs	r3, #0
 800b67a:	f1a4 0904 	sub.w	r9, r4, #4
 800b67e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b682:	461d      	mov	r5, r3
 800b684:	464c      	mov	r4, r9
 800b686:	f8cd b008 	str.w	fp, [sp, #8]
 800b68a:	9903      	ldr	r1, [sp, #12]
 800b68c:	e7d7      	b.n	800b63e <__hexnan+0x2e>
 800b68e:	2a29      	cmp	r2, #41	; 0x29
 800b690:	d156      	bne.n	800b740 <__hexnan+0x130>
 800b692:	3102      	adds	r1, #2
 800b694:	f8ca 1000 	str.w	r1, [sl]
 800b698:	f1bb 0f00 	cmp.w	fp, #0
 800b69c:	d050      	beq.n	800b740 <__hexnan+0x130>
 800b69e:	454c      	cmp	r4, r9
 800b6a0:	d206      	bcs.n	800b6b0 <__hexnan+0xa0>
 800b6a2:	2d07      	cmp	r5, #7
 800b6a4:	dc04      	bgt.n	800b6b0 <__hexnan+0xa0>
 800b6a6:	462a      	mov	r2, r5
 800b6a8:	4649      	mov	r1, r9
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	f7ff ff8a 	bl	800b5c4 <L_shift>
 800b6b0:	4544      	cmp	r4, r8
 800b6b2:	d934      	bls.n	800b71e <__hexnan+0x10e>
 800b6b4:	4623      	mov	r3, r4
 800b6b6:	f1a8 0204 	sub.w	r2, r8, #4
 800b6ba:	f853 1b04 	ldr.w	r1, [r3], #4
 800b6be:	429f      	cmp	r7, r3
 800b6c0:	f842 1f04 	str.w	r1, [r2, #4]!
 800b6c4:	d2f9      	bcs.n	800b6ba <__hexnan+0xaa>
 800b6c6:	1b3b      	subs	r3, r7, r4
 800b6c8:	f023 0303 	bic.w	r3, r3, #3
 800b6cc:	3304      	adds	r3, #4
 800b6ce:	3401      	adds	r4, #1
 800b6d0:	3e03      	subs	r6, #3
 800b6d2:	42b4      	cmp	r4, r6
 800b6d4:	bf88      	it	hi
 800b6d6:	2304      	movhi	r3, #4
 800b6d8:	2200      	movs	r2, #0
 800b6da:	4443      	add	r3, r8
 800b6dc:	f843 2b04 	str.w	r2, [r3], #4
 800b6e0:	429f      	cmp	r7, r3
 800b6e2:	d2fb      	bcs.n	800b6dc <__hexnan+0xcc>
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	b91b      	cbnz	r3, 800b6f0 <__hexnan+0xe0>
 800b6e8:	4547      	cmp	r7, r8
 800b6ea:	d127      	bne.n	800b73c <__hexnan+0x12c>
 800b6ec:	2301      	movs	r3, #1
 800b6ee:	603b      	str	r3, [r7, #0]
 800b6f0:	2005      	movs	r0, #5
 800b6f2:	e026      	b.n	800b742 <__hexnan+0x132>
 800b6f4:	3501      	adds	r5, #1
 800b6f6:	2d08      	cmp	r5, #8
 800b6f8:	f10b 0b01 	add.w	fp, fp, #1
 800b6fc:	dd06      	ble.n	800b70c <__hexnan+0xfc>
 800b6fe:	4544      	cmp	r4, r8
 800b700:	d9c3      	bls.n	800b68a <__hexnan+0x7a>
 800b702:	2300      	movs	r3, #0
 800b704:	2501      	movs	r5, #1
 800b706:	f844 3c04 	str.w	r3, [r4, #-4]
 800b70a:	3c04      	subs	r4, #4
 800b70c:	6822      	ldr	r2, [r4, #0]
 800b70e:	f000 000f 	and.w	r0, r0, #15
 800b712:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b716:	6022      	str	r2, [r4, #0]
 800b718:	e7b7      	b.n	800b68a <__hexnan+0x7a>
 800b71a:	2508      	movs	r5, #8
 800b71c:	e7b5      	b.n	800b68a <__hexnan+0x7a>
 800b71e:	9b01      	ldr	r3, [sp, #4]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d0df      	beq.n	800b6e4 <__hexnan+0xd4>
 800b724:	f04f 32ff 	mov.w	r2, #4294967295
 800b728:	f1c3 0320 	rsb	r3, r3, #32
 800b72c:	fa22 f303 	lsr.w	r3, r2, r3
 800b730:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b734:	401a      	ands	r2, r3
 800b736:	f846 2c04 	str.w	r2, [r6, #-4]
 800b73a:	e7d3      	b.n	800b6e4 <__hexnan+0xd4>
 800b73c:	3f04      	subs	r7, #4
 800b73e:	e7d1      	b.n	800b6e4 <__hexnan+0xd4>
 800b740:	2004      	movs	r0, #4
 800b742:	b007      	add	sp, #28
 800b744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b748 <_localeconv_r>:
 800b748:	4800      	ldr	r0, [pc, #0]	; (800b74c <_localeconv_r+0x4>)
 800b74a:	4770      	bx	lr
 800b74c:	20000164 	.word	0x20000164

0800b750 <_lseek_r>:
 800b750:	b538      	push	{r3, r4, r5, lr}
 800b752:	4604      	mov	r4, r0
 800b754:	4608      	mov	r0, r1
 800b756:	4611      	mov	r1, r2
 800b758:	2200      	movs	r2, #0
 800b75a:	4d05      	ldr	r5, [pc, #20]	; (800b770 <_lseek_r+0x20>)
 800b75c:	602a      	str	r2, [r5, #0]
 800b75e:	461a      	mov	r2, r3
 800b760:	f7f6 f94c 	bl	80019fc <_lseek>
 800b764:	1c43      	adds	r3, r0, #1
 800b766:	d102      	bne.n	800b76e <_lseek_r+0x1e>
 800b768:	682b      	ldr	r3, [r5, #0]
 800b76a:	b103      	cbz	r3, 800b76e <_lseek_r+0x1e>
 800b76c:	6023      	str	r3, [r4, #0]
 800b76e:	bd38      	pop	{r3, r4, r5, pc}
 800b770:	20003b24 	.word	0x20003b24

0800b774 <malloc>:
 800b774:	4b02      	ldr	r3, [pc, #8]	; (800b780 <malloc+0xc>)
 800b776:	4601      	mov	r1, r0
 800b778:	6818      	ldr	r0, [r3, #0]
 800b77a:	f7fc be05 	b.w	8008388 <_malloc_r>
 800b77e:	bf00      	nop
 800b780:	2000000c 	.word	0x2000000c

0800b784 <__ascii_mbtowc>:
 800b784:	b082      	sub	sp, #8
 800b786:	b901      	cbnz	r1, 800b78a <__ascii_mbtowc+0x6>
 800b788:	a901      	add	r1, sp, #4
 800b78a:	b142      	cbz	r2, 800b79e <__ascii_mbtowc+0x1a>
 800b78c:	b14b      	cbz	r3, 800b7a2 <__ascii_mbtowc+0x1e>
 800b78e:	7813      	ldrb	r3, [r2, #0]
 800b790:	600b      	str	r3, [r1, #0]
 800b792:	7812      	ldrb	r2, [r2, #0]
 800b794:	1e10      	subs	r0, r2, #0
 800b796:	bf18      	it	ne
 800b798:	2001      	movne	r0, #1
 800b79a:	b002      	add	sp, #8
 800b79c:	4770      	bx	lr
 800b79e:	4610      	mov	r0, r2
 800b7a0:	e7fb      	b.n	800b79a <__ascii_mbtowc+0x16>
 800b7a2:	f06f 0001 	mvn.w	r0, #1
 800b7a6:	e7f8      	b.n	800b79a <__ascii_mbtowc+0x16>

0800b7a8 <memchr>:
 800b7a8:	4603      	mov	r3, r0
 800b7aa:	b510      	push	{r4, lr}
 800b7ac:	b2c9      	uxtb	r1, r1
 800b7ae:	4402      	add	r2, r0
 800b7b0:	4293      	cmp	r3, r2
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	d101      	bne.n	800b7ba <memchr+0x12>
 800b7b6:	2000      	movs	r0, #0
 800b7b8:	e003      	b.n	800b7c2 <memchr+0x1a>
 800b7ba:	7804      	ldrb	r4, [r0, #0]
 800b7bc:	3301      	adds	r3, #1
 800b7be:	428c      	cmp	r4, r1
 800b7c0:	d1f6      	bne.n	800b7b0 <memchr+0x8>
 800b7c2:	bd10      	pop	{r4, pc}

0800b7c4 <__malloc_lock>:
 800b7c4:	4801      	ldr	r0, [pc, #4]	; (800b7cc <__malloc_lock+0x8>)
 800b7c6:	f7fc bdc6 	b.w	8008356 <__retarget_lock_acquire_recursive>
 800b7ca:	bf00      	nop
 800b7cc:	20003b1c 	.word	0x20003b1c

0800b7d0 <__malloc_unlock>:
 800b7d0:	4801      	ldr	r0, [pc, #4]	; (800b7d8 <__malloc_unlock+0x8>)
 800b7d2:	f7fc bdc1 	b.w	8008358 <__retarget_lock_release_recursive>
 800b7d6:	bf00      	nop
 800b7d8:	20003b1c 	.word	0x20003b1c

0800b7dc <_Balloc>:
 800b7dc:	b570      	push	{r4, r5, r6, lr}
 800b7de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b7e0:	4604      	mov	r4, r0
 800b7e2:	460d      	mov	r5, r1
 800b7e4:	b976      	cbnz	r6, 800b804 <_Balloc+0x28>
 800b7e6:	2010      	movs	r0, #16
 800b7e8:	f7ff ffc4 	bl	800b774 <malloc>
 800b7ec:	4602      	mov	r2, r0
 800b7ee:	6260      	str	r0, [r4, #36]	; 0x24
 800b7f0:	b920      	cbnz	r0, 800b7fc <_Balloc+0x20>
 800b7f2:	2166      	movs	r1, #102	; 0x66
 800b7f4:	4b17      	ldr	r3, [pc, #92]	; (800b854 <_Balloc+0x78>)
 800b7f6:	4818      	ldr	r0, [pc, #96]	; (800b858 <_Balloc+0x7c>)
 800b7f8:	f7fe fcc0 	bl	800a17c <__assert_func>
 800b7fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b800:	6006      	str	r6, [r0, #0]
 800b802:	60c6      	str	r6, [r0, #12]
 800b804:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b806:	68f3      	ldr	r3, [r6, #12]
 800b808:	b183      	cbz	r3, 800b82c <_Balloc+0x50>
 800b80a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b80c:	68db      	ldr	r3, [r3, #12]
 800b80e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b812:	b9b8      	cbnz	r0, 800b844 <_Balloc+0x68>
 800b814:	2101      	movs	r1, #1
 800b816:	fa01 f605 	lsl.w	r6, r1, r5
 800b81a:	1d72      	adds	r2, r6, #5
 800b81c:	4620      	mov	r0, r4
 800b81e:	0092      	lsls	r2, r2, #2
 800b820:	f000 fc94 	bl	800c14c <_calloc_r>
 800b824:	b160      	cbz	r0, 800b840 <_Balloc+0x64>
 800b826:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b82a:	e00e      	b.n	800b84a <_Balloc+0x6e>
 800b82c:	2221      	movs	r2, #33	; 0x21
 800b82e:	2104      	movs	r1, #4
 800b830:	4620      	mov	r0, r4
 800b832:	f000 fc8b 	bl	800c14c <_calloc_r>
 800b836:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b838:	60f0      	str	r0, [r6, #12]
 800b83a:	68db      	ldr	r3, [r3, #12]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d1e4      	bne.n	800b80a <_Balloc+0x2e>
 800b840:	2000      	movs	r0, #0
 800b842:	bd70      	pop	{r4, r5, r6, pc}
 800b844:	6802      	ldr	r2, [r0, #0]
 800b846:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b84a:	2300      	movs	r3, #0
 800b84c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b850:	e7f7      	b.n	800b842 <_Balloc+0x66>
 800b852:	bf00      	nop
 800b854:	0800cec8 	.word	0x0800cec8
 800b858:	0800d178 	.word	0x0800d178

0800b85c <_Bfree>:
 800b85c:	b570      	push	{r4, r5, r6, lr}
 800b85e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b860:	4605      	mov	r5, r0
 800b862:	460c      	mov	r4, r1
 800b864:	b976      	cbnz	r6, 800b884 <_Bfree+0x28>
 800b866:	2010      	movs	r0, #16
 800b868:	f7ff ff84 	bl	800b774 <malloc>
 800b86c:	4602      	mov	r2, r0
 800b86e:	6268      	str	r0, [r5, #36]	; 0x24
 800b870:	b920      	cbnz	r0, 800b87c <_Bfree+0x20>
 800b872:	218a      	movs	r1, #138	; 0x8a
 800b874:	4b08      	ldr	r3, [pc, #32]	; (800b898 <_Bfree+0x3c>)
 800b876:	4809      	ldr	r0, [pc, #36]	; (800b89c <_Bfree+0x40>)
 800b878:	f7fe fc80 	bl	800a17c <__assert_func>
 800b87c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b880:	6006      	str	r6, [r0, #0]
 800b882:	60c6      	str	r6, [r0, #12]
 800b884:	b13c      	cbz	r4, 800b896 <_Bfree+0x3a>
 800b886:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b888:	6862      	ldr	r2, [r4, #4]
 800b88a:	68db      	ldr	r3, [r3, #12]
 800b88c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b890:	6021      	str	r1, [r4, #0]
 800b892:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b896:	bd70      	pop	{r4, r5, r6, pc}
 800b898:	0800cec8 	.word	0x0800cec8
 800b89c:	0800d178 	.word	0x0800d178

0800b8a0 <__multadd>:
 800b8a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8a4:	4698      	mov	r8, r3
 800b8a6:	460c      	mov	r4, r1
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	690e      	ldr	r6, [r1, #16]
 800b8ac:	4607      	mov	r7, r0
 800b8ae:	f101 0014 	add.w	r0, r1, #20
 800b8b2:	6805      	ldr	r5, [r0, #0]
 800b8b4:	3301      	adds	r3, #1
 800b8b6:	b2a9      	uxth	r1, r5
 800b8b8:	fb02 8101 	mla	r1, r2, r1, r8
 800b8bc:	0c2d      	lsrs	r5, r5, #16
 800b8be:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b8c2:	fb02 c505 	mla	r5, r2, r5, ip
 800b8c6:	b289      	uxth	r1, r1
 800b8c8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b8cc:	429e      	cmp	r6, r3
 800b8ce:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b8d2:	f840 1b04 	str.w	r1, [r0], #4
 800b8d6:	dcec      	bgt.n	800b8b2 <__multadd+0x12>
 800b8d8:	f1b8 0f00 	cmp.w	r8, #0
 800b8dc:	d022      	beq.n	800b924 <__multadd+0x84>
 800b8de:	68a3      	ldr	r3, [r4, #8]
 800b8e0:	42b3      	cmp	r3, r6
 800b8e2:	dc19      	bgt.n	800b918 <__multadd+0x78>
 800b8e4:	6861      	ldr	r1, [r4, #4]
 800b8e6:	4638      	mov	r0, r7
 800b8e8:	3101      	adds	r1, #1
 800b8ea:	f7ff ff77 	bl	800b7dc <_Balloc>
 800b8ee:	4605      	mov	r5, r0
 800b8f0:	b928      	cbnz	r0, 800b8fe <__multadd+0x5e>
 800b8f2:	4602      	mov	r2, r0
 800b8f4:	21b5      	movs	r1, #181	; 0xb5
 800b8f6:	4b0d      	ldr	r3, [pc, #52]	; (800b92c <__multadd+0x8c>)
 800b8f8:	480d      	ldr	r0, [pc, #52]	; (800b930 <__multadd+0x90>)
 800b8fa:	f7fe fc3f 	bl	800a17c <__assert_func>
 800b8fe:	6922      	ldr	r2, [r4, #16]
 800b900:	f104 010c 	add.w	r1, r4, #12
 800b904:	3202      	adds	r2, #2
 800b906:	0092      	lsls	r2, r2, #2
 800b908:	300c      	adds	r0, #12
 800b90a:	f7fc fd26 	bl	800835a <memcpy>
 800b90e:	4621      	mov	r1, r4
 800b910:	4638      	mov	r0, r7
 800b912:	f7ff ffa3 	bl	800b85c <_Bfree>
 800b916:	462c      	mov	r4, r5
 800b918:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b91c:	3601      	adds	r6, #1
 800b91e:	f8c3 8014 	str.w	r8, [r3, #20]
 800b922:	6126      	str	r6, [r4, #16]
 800b924:	4620      	mov	r0, r4
 800b926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b92a:	bf00      	nop
 800b92c:	0800d0e9 	.word	0x0800d0e9
 800b930:	0800d178 	.word	0x0800d178

0800b934 <__s2b>:
 800b934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b938:	4615      	mov	r5, r2
 800b93a:	2209      	movs	r2, #9
 800b93c:	461f      	mov	r7, r3
 800b93e:	3308      	adds	r3, #8
 800b940:	460c      	mov	r4, r1
 800b942:	fb93 f3f2 	sdiv	r3, r3, r2
 800b946:	4606      	mov	r6, r0
 800b948:	2201      	movs	r2, #1
 800b94a:	2100      	movs	r1, #0
 800b94c:	429a      	cmp	r2, r3
 800b94e:	db09      	blt.n	800b964 <__s2b+0x30>
 800b950:	4630      	mov	r0, r6
 800b952:	f7ff ff43 	bl	800b7dc <_Balloc>
 800b956:	b940      	cbnz	r0, 800b96a <__s2b+0x36>
 800b958:	4602      	mov	r2, r0
 800b95a:	21ce      	movs	r1, #206	; 0xce
 800b95c:	4b18      	ldr	r3, [pc, #96]	; (800b9c0 <__s2b+0x8c>)
 800b95e:	4819      	ldr	r0, [pc, #100]	; (800b9c4 <__s2b+0x90>)
 800b960:	f7fe fc0c 	bl	800a17c <__assert_func>
 800b964:	0052      	lsls	r2, r2, #1
 800b966:	3101      	adds	r1, #1
 800b968:	e7f0      	b.n	800b94c <__s2b+0x18>
 800b96a:	9b08      	ldr	r3, [sp, #32]
 800b96c:	2d09      	cmp	r5, #9
 800b96e:	6143      	str	r3, [r0, #20]
 800b970:	f04f 0301 	mov.w	r3, #1
 800b974:	6103      	str	r3, [r0, #16]
 800b976:	dd16      	ble.n	800b9a6 <__s2b+0x72>
 800b978:	f104 0909 	add.w	r9, r4, #9
 800b97c:	46c8      	mov	r8, r9
 800b97e:	442c      	add	r4, r5
 800b980:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b984:	4601      	mov	r1, r0
 800b986:	220a      	movs	r2, #10
 800b988:	4630      	mov	r0, r6
 800b98a:	3b30      	subs	r3, #48	; 0x30
 800b98c:	f7ff ff88 	bl	800b8a0 <__multadd>
 800b990:	45a0      	cmp	r8, r4
 800b992:	d1f5      	bne.n	800b980 <__s2b+0x4c>
 800b994:	f1a5 0408 	sub.w	r4, r5, #8
 800b998:	444c      	add	r4, r9
 800b99a:	1b2d      	subs	r5, r5, r4
 800b99c:	1963      	adds	r3, r4, r5
 800b99e:	42bb      	cmp	r3, r7
 800b9a0:	db04      	blt.n	800b9ac <__s2b+0x78>
 800b9a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9a6:	2509      	movs	r5, #9
 800b9a8:	340a      	adds	r4, #10
 800b9aa:	e7f6      	b.n	800b99a <__s2b+0x66>
 800b9ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b9b0:	4601      	mov	r1, r0
 800b9b2:	220a      	movs	r2, #10
 800b9b4:	4630      	mov	r0, r6
 800b9b6:	3b30      	subs	r3, #48	; 0x30
 800b9b8:	f7ff ff72 	bl	800b8a0 <__multadd>
 800b9bc:	e7ee      	b.n	800b99c <__s2b+0x68>
 800b9be:	bf00      	nop
 800b9c0:	0800d0e9 	.word	0x0800d0e9
 800b9c4:	0800d178 	.word	0x0800d178

0800b9c8 <__hi0bits>:
 800b9c8:	0c02      	lsrs	r2, r0, #16
 800b9ca:	0412      	lsls	r2, r2, #16
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	b9ca      	cbnz	r2, 800ba04 <__hi0bits+0x3c>
 800b9d0:	0403      	lsls	r3, r0, #16
 800b9d2:	2010      	movs	r0, #16
 800b9d4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b9d8:	bf04      	itt	eq
 800b9da:	021b      	lsleq	r3, r3, #8
 800b9dc:	3008      	addeq	r0, #8
 800b9de:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b9e2:	bf04      	itt	eq
 800b9e4:	011b      	lsleq	r3, r3, #4
 800b9e6:	3004      	addeq	r0, #4
 800b9e8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b9ec:	bf04      	itt	eq
 800b9ee:	009b      	lsleq	r3, r3, #2
 800b9f0:	3002      	addeq	r0, #2
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	db05      	blt.n	800ba02 <__hi0bits+0x3a>
 800b9f6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800b9fa:	f100 0001 	add.w	r0, r0, #1
 800b9fe:	bf08      	it	eq
 800ba00:	2020      	moveq	r0, #32
 800ba02:	4770      	bx	lr
 800ba04:	2000      	movs	r0, #0
 800ba06:	e7e5      	b.n	800b9d4 <__hi0bits+0xc>

0800ba08 <__lo0bits>:
 800ba08:	6803      	ldr	r3, [r0, #0]
 800ba0a:	4602      	mov	r2, r0
 800ba0c:	f013 0007 	ands.w	r0, r3, #7
 800ba10:	d00b      	beq.n	800ba2a <__lo0bits+0x22>
 800ba12:	07d9      	lsls	r1, r3, #31
 800ba14:	d422      	bmi.n	800ba5c <__lo0bits+0x54>
 800ba16:	0798      	lsls	r0, r3, #30
 800ba18:	bf49      	itett	mi
 800ba1a:	085b      	lsrmi	r3, r3, #1
 800ba1c:	089b      	lsrpl	r3, r3, #2
 800ba1e:	2001      	movmi	r0, #1
 800ba20:	6013      	strmi	r3, [r2, #0]
 800ba22:	bf5c      	itt	pl
 800ba24:	2002      	movpl	r0, #2
 800ba26:	6013      	strpl	r3, [r2, #0]
 800ba28:	4770      	bx	lr
 800ba2a:	b299      	uxth	r1, r3
 800ba2c:	b909      	cbnz	r1, 800ba32 <__lo0bits+0x2a>
 800ba2e:	2010      	movs	r0, #16
 800ba30:	0c1b      	lsrs	r3, r3, #16
 800ba32:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ba36:	bf04      	itt	eq
 800ba38:	0a1b      	lsreq	r3, r3, #8
 800ba3a:	3008      	addeq	r0, #8
 800ba3c:	0719      	lsls	r1, r3, #28
 800ba3e:	bf04      	itt	eq
 800ba40:	091b      	lsreq	r3, r3, #4
 800ba42:	3004      	addeq	r0, #4
 800ba44:	0799      	lsls	r1, r3, #30
 800ba46:	bf04      	itt	eq
 800ba48:	089b      	lsreq	r3, r3, #2
 800ba4a:	3002      	addeq	r0, #2
 800ba4c:	07d9      	lsls	r1, r3, #31
 800ba4e:	d403      	bmi.n	800ba58 <__lo0bits+0x50>
 800ba50:	085b      	lsrs	r3, r3, #1
 800ba52:	f100 0001 	add.w	r0, r0, #1
 800ba56:	d003      	beq.n	800ba60 <__lo0bits+0x58>
 800ba58:	6013      	str	r3, [r2, #0]
 800ba5a:	4770      	bx	lr
 800ba5c:	2000      	movs	r0, #0
 800ba5e:	4770      	bx	lr
 800ba60:	2020      	movs	r0, #32
 800ba62:	4770      	bx	lr

0800ba64 <__i2b>:
 800ba64:	b510      	push	{r4, lr}
 800ba66:	460c      	mov	r4, r1
 800ba68:	2101      	movs	r1, #1
 800ba6a:	f7ff feb7 	bl	800b7dc <_Balloc>
 800ba6e:	4602      	mov	r2, r0
 800ba70:	b928      	cbnz	r0, 800ba7e <__i2b+0x1a>
 800ba72:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ba76:	4b04      	ldr	r3, [pc, #16]	; (800ba88 <__i2b+0x24>)
 800ba78:	4804      	ldr	r0, [pc, #16]	; (800ba8c <__i2b+0x28>)
 800ba7a:	f7fe fb7f 	bl	800a17c <__assert_func>
 800ba7e:	2301      	movs	r3, #1
 800ba80:	6144      	str	r4, [r0, #20]
 800ba82:	6103      	str	r3, [r0, #16]
 800ba84:	bd10      	pop	{r4, pc}
 800ba86:	bf00      	nop
 800ba88:	0800d0e9 	.word	0x0800d0e9
 800ba8c:	0800d178 	.word	0x0800d178

0800ba90 <__multiply>:
 800ba90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba94:	4614      	mov	r4, r2
 800ba96:	690a      	ldr	r2, [r1, #16]
 800ba98:	6923      	ldr	r3, [r4, #16]
 800ba9a:	460d      	mov	r5, r1
 800ba9c:	429a      	cmp	r2, r3
 800ba9e:	bfbe      	ittt	lt
 800baa0:	460b      	movlt	r3, r1
 800baa2:	4625      	movlt	r5, r4
 800baa4:	461c      	movlt	r4, r3
 800baa6:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800baaa:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800baae:	68ab      	ldr	r3, [r5, #8]
 800bab0:	6869      	ldr	r1, [r5, #4]
 800bab2:	eb0a 0709 	add.w	r7, sl, r9
 800bab6:	42bb      	cmp	r3, r7
 800bab8:	b085      	sub	sp, #20
 800baba:	bfb8      	it	lt
 800babc:	3101      	addlt	r1, #1
 800babe:	f7ff fe8d 	bl	800b7dc <_Balloc>
 800bac2:	b930      	cbnz	r0, 800bad2 <__multiply+0x42>
 800bac4:	4602      	mov	r2, r0
 800bac6:	f240 115d 	movw	r1, #349	; 0x15d
 800baca:	4b41      	ldr	r3, [pc, #260]	; (800bbd0 <__multiply+0x140>)
 800bacc:	4841      	ldr	r0, [pc, #260]	; (800bbd4 <__multiply+0x144>)
 800bace:	f7fe fb55 	bl	800a17c <__assert_func>
 800bad2:	f100 0614 	add.w	r6, r0, #20
 800bad6:	4633      	mov	r3, r6
 800bad8:	2200      	movs	r2, #0
 800bada:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800bade:	4543      	cmp	r3, r8
 800bae0:	d31e      	bcc.n	800bb20 <__multiply+0x90>
 800bae2:	f105 0c14 	add.w	ip, r5, #20
 800bae6:	f104 0314 	add.w	r3, r4, #20
 800baea:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800baee:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800baf2:	9202      	str	r2, [sp, #8]
 800baf4:	ebac 0205 	sub.w	r2, ip, r5
 800baf8:	3a15      	subs	r2, #21
 800bafa:	f022 0203 	bic.w	r2, r2, #3
 800bafe:	3204      	adds	r2, #4
 800bb00:	f105 0115 	add.w	r1, r5, #21
 800bb04:	458c      	cmp	ip, r1
 800bb06:	bf38      	it	cc
 800bb08:	2204      	movcc	r2, #4
 800bb0a:	9201      	str	r2, [sp, #4]
 800bb0c:	9a02      	ldr	r2, [sp, #8]
 800bb0e:	9303      	str	r3, [sp, #12]
 800bb10:	429a      	cmp	r2, r3
 800bb12:	d808      	bhi.n	800bb26 <__multiply+0x96>
 800bb14:	2f00      	cmp	r7, #0
 800bb16:	dc55      	bgt.n	800bbc4 <__multiply+0x134>
 800bb18:	6107      	str	r7, [r0, #16]
 800bb1a:	b005      	add	sp, #20
 800bb1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb20:	f843 2b04 	str.w	r2, [r3], #4
 800bb24:	e7db      	b.n	800bade <__multiply+0x4e>
 800bb26:	f8b3 a000 	ldrh.w	sl, [r3]
 800bb2a:	f1ba 0f00 	cmp.w	sl, #0
 800bb2e:	d020      	beq.n	800bb72 <__multiply+0xe2>
 800bb30:	46b1      	mov	r9, r6
 800bb32:	2200      	movs	r2, #0
 800bb34:	f105 0e14 	add.w	lr, r5, #20
 800bb38:	f85e 4b04 	ldr.w	r4, [lr], #4
 800bb3c:	f8d9 b000 	ldr.w	fp, [r9]
 800bb40:	b2a1      	uxth	r1, r4
 800bb42:	fa1f fb8b 	uxth.w	fp, fp
 800bb46:	fb0a b101 	mla	r1, sl, r1, fp
 800bb4a:	4411      	add	r1, r2
 800bb4c:	f8d9 2000 	ldr.w	r2, [r9]
 800bb50:	0c24      	lsrs	r4, r4, #16
 800bb52:	0c12      	lsrs	r2, r2, #16
 800bb54:	fb0a 2404 	mla	r4, sl, r4, r2
 800bb58:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800bb5c:	b289      	uxth	r1, r1
 800bb5e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bb62:	45f4      	cmp	ip, lr
 800bb64:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800bb68:	f849 1b04 	str.w	r1, [r9], #4
 800bb6c:	d8e4      	bhi.n	800bb38 <__multiply+0xa8>
 800bb6e:	9901      	ldr	r1, [sp, #4]
 800bb70:	5072      	str	r2, [r6, r1]
 800bb72:	9a03      	ldr	r2, [sp, #12]
 800bb74:	3304      	adds	r3, #4
 800bb76:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bb7a:	f1b9 0f00 	cmp.w	r9, #0
 800bb7e:	d01f      	beq.n	800bbc0 <__multiply+0x130>
 800bb80:	46b6      	mov	lr, r6
 800bb82:	f04f 0a00 	mov.w	sl, #0
 800bb86:	6834      	ldr	r4, [r6, #0]
 800bb88:	f105 0114 	add.w	r1, r5, #20
 800bb8c:	880a      	ldrh	r2, [r1, #0]
 800bb8e:	f8be b002 	ldrh.w	fp, [lr, #2]
 800bb92:	b2a4      	uxth	r4, r4
 800bb94:	fb09 b202 	mla	r2, r9, r2, fp
 800bb98:	4492      	add	sl, r2
 800bb9a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800bb9e:	f84e 4b04 	str.w	r4, [lr], #4
 800bba2:	f851 4b04 	ldr.w	r4, [r1], #4
 800bba6:	f8be 2000 	ldrh.w	r2, [lr]
 800bbaa:	0c24      	lsrs	r4, r4, #16
 800bbac:	fb09 2404 	mla	r4, r9, r4, r2
 800bbb0:	458c      	cmp	ip, r1
 800bbb2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800bbb6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800bbba:	d8e7      	bhi.n	800bb8c <__multiply+0xfc>
 800bbbc:	9a01      	ldr	r2, [sp, #4]
 800bbbe:	50b4      	str	r4, [r6, r2]
 800bbc0:	3604      	adds	r6, #4
 800bbc2:	e7a3      	b.n	800bb0c <__multiply+0x7c>
 800bbc4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d1a5      	bne.n	800bb18 <__multiply+0x88>
 800bbcc:	3f01      	subs	r7, #1
 800bbce:	e7a1      	b.n	800bb14 <__multiply+0x84>
 800bbd0:	0800d0e9 	.word	0x0800d0e9
 800bbd4:	0800d178 	.word	0x0800d178

0800bbd8 <__pow5mult>:
 800bbd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbdc:	4615      	mov	r5, r2
 800bbde:	f012 0203 	ands.w	r2, r2, #3
 800bbe2:	4606      	mov	r6, r0
 800bbe4:	460f      	mov	r7, r1
 800bbe6:	d007      	beq.n	800bbf8 <__pow5mult+0x20>
 800bbe8:	4c25      	ldr	r4, [pc, #148]	; (800bc80 <__pow5mult+0xa8>)
 800bbea:	3a01      	subs	r2, #1
 800bbec:	2300      	movs	r3, #0
 800bbee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bbf2:	f7ff fe55 	bl	800b8a0 <__multadd>
 800bbf6:	4607      	mov	r7, r0
 800bbf8:	10ad      	asrs	r5, r5, #2
 800bbfa:	d03d      	beq.n	800bc78 <__pow5mult+0xa0>
 800bbfc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bbfe:	b97c      	cbnz	r4, 800bc20 <__pow5mult+0x48>
 800bc00:	2010      	movs	r0, #16
 800bc02:	f7ff fdb7 	bl	800b774 <malloc>
 800bc06:	4602      	mov	r2, r0
 800bc08:	6270      	str	r0, [r6, #36]	; 0x24
 800bc0a:	b928      	cbnz	r0, 800bc18 <__pow5mult+0x40>
 800bc0c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bc10:	4b1c      	ldr	r3, [pc, #112]	; (800bc84 <__pow5mult+0xac>)
 800bc12:	481d      	ldr	r0, [pc, #116]	; (800bc88 <__pow5mult+0xb0>)
 800bc14:	f7fe fab2 	bl	800a17c <__assert_func>
 800bc18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bc1c:	6004      	str	r4, [r0, #0]
 800bc1e:	60c4      	str	r4, [r0, #12]
 800bc20:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bc24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bc28:	b94c      	cbnz	r4, 800bc3e <__pow5mult+0x66>
 800bc2a:	f240 2171 	movw	r1, #625	; 0x271
 800bc2e:	4630      	mov	r0, r6
 800bc30:	f7ff ff18 	bl	800ba64 <__i2b>
 800bc34:	2300      	movs	r3, #0
 800bc36:	4604      	mov	r4, r0
 800bc38:	f8c8 0008 	str.w	r0, [r8, #8]
 800bc3c:	6003      	str	r3, [r0, #0]
 800bc3e:	f04f 0900 	mov.w	r9, #0
 800bc42:	07eb      	lsls	r3, r5, #31
 800bc44:	d50a      	bpl.n	800bc5c <__pow5mult+0x84>
 800bc46:	4639      	mov	r1, r7
 800bc48:	4622      	mov	r2, r4
 800bc4a:	4630      	mov	r0, r6
 800bc4c:	f7ff ff20 	bl	800ba90 <__multiply>
 800bc50:	4680      	mov	r8, r0
 800bc52:	4639      	mov	r1, r7
 800bc54:	4630      	mov	r0, r6
 800bc56:	f7ff fe01 	bl	800b85c <_Bfree>
 800bc5a:	4647      	mov	r7, r8
 800bc5c:	106d      	asrs	r5, r5, #1
 800bc5e:	d00b      	beq.n	800bc78 <__pow5mult+0xa0>
 800bc60:	6820      	ldr	r0, [r4, #0]
 800bc62:	b938      	cbnz	r0, 800bc74 <__pow5mult+0x9c>
 800bc64:	4622      	mov	r2, r4
 800bc66:	4621      	mov	r1, r4
 800bc68:	4630      	mov	r0, r6
 800bc6a:	f7ff ff11 	bl	800ba90 <__multiply>
 800bc6e:	6020      	str	r0, [r4, #0]
 800bc70:	f8c0 9000 	str.w	r9, [r0]
 800bc74:	4604      	mov	r4, r0
 800bc76:	e7e4      	b.n	800bc42 <__pow5mult+0x6a>
 800bc78:	4638      	mov	r0, r7
 800bc7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc7e:	bf00      	nop
 800bc80:	0800d2c8 	.word	0x0800d2c8
 800bc84:	0800cec8 	.word	0x0800cec8
 800bc88:	0800d178 	.word	0x0800d178

0800bc8c <__lshift>:
 800bc8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc90:	460c      	mov	r4, r1
 800bc92:	4607      	mov	r7, r0
 800bc94:	4691      	mov	r9, r2
 800bc96:	6923      	ldr	r3, [r4, #16]
 800bc98:	6849      	ldr	r1, [r1, #4]
 800bc9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bc9e:	68a3      	ldr	r3, [r4, #8]
 800bca0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bca4:	f108 0601 	add.w	r6, r8, #1
 800bca8:	42b3      	cmp	r3, r6
 800bcaa:	db0b      	blt.n	800bcc4 <__lshift+0x38>
 800bcac:	4638      	mov	r0, r7
 800bcae:	f7ff fd95 	bl	800b7dc <_Balloc>
 800bcb2:	4605      	mov	r5, r0
 800bcb4:	b948      	cbnz	r0, 800bcca <__lshift+0x3e>
 800bcb6:	4602      	mov	r2, r0
 800bcb8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bcbc:	4b27      	ldr	r3, [pc, #156]	; (800bd5c <__lshift+0xd0>)
 800bcbe:	4828      	ldr	r0, [pc, #160]	; (800bd60 <__lshift+0xd4>)
 800bcc0:	f7fe fa5c 	bl	800a17c <__assert_func>
 800bcc4:	3101      	adds	r1, #1
 800bcc6:	005b      	lsls	r3, r3, #1
 800bcc8:	e7ee      	b.n	800bca8 <__lshift+0x1c>
 800bcca:	2300      	movs	r3, #0
 800bccc:	f100 0114 	add.w	r1, r0, #20
 800bcd0:	f100 0210 	add.w	r2, r0, #16
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	4553      	cmp	r3, sl
 800bcd8:	db33      	blt.n	800bd42 <__lshift+0xb6>
 800bcda:	6920      	ldr	r0, [r4, #16]
 800bcdc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bce0:	f104 0314 	add.w	r3, r4, #20
 800bce4:	f019 091f 	ands.w	r9, r9, #31
 800bce8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bcec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bcf0:	d02b      	beq.n	800bd4a <__lshift+0xbe>
 800bcf2:	468a      	mov	sl, r1
 800bcf4:	2200      	movs	r2, #0
 800bcf6:	f1c9 0e20 	rsb	lr, r9, #32
 800bcfa:	6818      	ldr	r0, [r3, #0]
 800bcfc:	fa00 f009 	lsl.w	r0, r0, r9
 800bd00:	4302      	orrs	r2, r0
 800bd02:	f84a 2b04 	str.w	r2, [sl], #4
 800bd06:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd0a:	459c      	cmp	ip, r3
 800bd0c:	fa22 f20e 	lsr.w	r2, r2, lr
 800bd10:	d8f3      	bhi.n	800bcfa <__lshift+0x6e>
 800bd12:	ebac 0304 	sub.w	r3, ip, r4
 800bd16:	3b15      	subs	r3, #21
 800bd18:	f023 0303 	bic.w	r3, r3, #3
 800bd1c:	3304      	adds	r3, #4
 800bd1e:	f104 0015 	add.w	r0, r4, #21
 800bd22:	4584      	cmp	ip, r0
 800bd24:	bf38      	it	cc
 800bd26:	2304      	movcc	r3, #4
 800bd28:	50ca      	str	r2, [r1, r3]
 800bd2a:	b10a      	cbz	r2, 800bd30 <__lshift+0xa4>
 800bd2c:	f108 0602 	add.w	r6, r8, #2
 800bd30:	3e01      	subs	r6, #1
 800bd32:	4638      	mov	r0, r7
 800bd34:	4621      	mov	r1, r4
 800bd36:	612e      	str	r6, [r5, #16]
 800bd38:	f7ff fd90 	bl	800b85c <_Bfree>
 800bd3c:	4628      	mov	r0, r5
 800bd3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd42:	f842 0f04 	str.w	r0, [r2, #4]!
 800bd46:	3301      	adds	r3, #1
 800bd48:	e7c5      	b.n	800bcd6 <__lshift+0x4a>
 800bd4a:	3904      	subs	r1, #4
 800bd4c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd50:	459c      	cmp	ip, r3
 800bd52:	f841 2f04 	str.w	r2, [r1, #4]!
 800bd56:	d8f9      	bhi.n	800bd4c <__lshift+0xc0>
 800bd58:	e7ea      	b.n	800bd30 <__lshift+0xa4>
 800bd5a:	bf00      	nop
 800bd5c:	0800d0e9 	.word	0x0800d0e9
 800bd60:	0800d178 	.word	0x0800d178

0800bd64 <__mcmp>:
 800bd64:	4603      	mov	r3, r0
 800bd66:	690a      	ldr	r2, [r1, #16]
 800bd68:	6900      	ldr	r0, [r0, #16]
 800bd6a:	b530      	push	{r4, r5, lr}
 800bd6c:	1a80      	subs	r0, r0, r2
 800bd6e:	d10d      	bne.n	800bd8c <__mcmp+0x28>
 800bd70:	3314      	adds	r3, #20
 800bd72:	3114      	adds	r1, #20
 800bd74:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bd78:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bd7c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bd80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bd84:	4295      	cmp	r5, r2
 800bd86:	d002      	beq.n	800bd8e <__mcmp+0x2a>
 800bd88:	d304      	bcc.n	800bd94 <__mcmp+0x30>
 800bd8a:	2001      	movs	r0, #1
 800bd8c:	bd30      	pop	{r4, r5, pc}
 800bd8e:	42a3      	cmp	r3, r4
 800bd90:	d3f4      	bcc.n	800bd7c <__mcmp+0x18>
 800bd92:	e7fb      	b.n	800bd8c <__mcmp+0x28>
 800bd94:	f04f 30ff 	mov.w	r0, #4294967295
 800bd98:	e7f8      	b.n	800bd8c <__mcmp+0x28>
	...

0800bd9c <__mdiff>:
 800bd9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bda0:	460c      	mov	r4, r1
 800bda2:	4606      	mov	r6, r0
 800bda4:	4611      	mov	r1, r2
 800bda6:	4620      	mov	r0, r4
 800bda8:	4692      	mov	sl, r2
 800bdaa:	f7ff ffdb 	bl	800bd64 <__mcmp>
 800bdae:	1e05      	subs	r5, r0, #0
 800bdb0:	d111      	bne.n	800bdd6 <__mdiff+0x3a>
 800bdb2:	4629      	mov	r1, r5
 800bdb4:	4630      	mov	r0, r6
 800bdb6:	f7ff fd11 	bl	800b7dc <_Balloc>
 800bdba:	4602      	mov	r2, r0
 800bdbc:	b928      	cbnz	r0, 800bdca <__mdiff+0x2e>
 800bdbe:	f240 2132 	movw	r1, #562	; 0x232
 800bdc2:	4b3c      	ldr	r3, [pc, #240]	; (800beb4 <__mdiff+0x118>)
 800bdc4:	483c      	ldr	r0, [pc, #240]	; (800beb8 <__mdiff+0x11c>)
 800bdc6:	f7fe f9d9 	bl	800a17c <__assert_func>
 800bdca:	2301      	movs	r3, #1
 800bdcc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bdd0:	4610      	mov	r0, r2
 800bdd2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdd6:	bfa4      	itt	ge
 800bdd8:	4653      	movge	r3, sl
 800bdda:	46a2      	movge	sl, r4
 800bddc:	4630      	mov	r0, r6
 800bdde:	f8da 1004 	ldr.w	r1, [sl, #4]
 800bde2:	bfa6      	itte	ge
 800bde4:	461c      	movge	r4, r3
 800bde6:	2500      	movge	r5, #0
 800bde8:	2501      	movlt	r5, #1
 800bdea:	f7ff fcf7 	bl	800b7dc <_Balloc>
 800bdee:	4602      	mov	r2, r0
 800bdf0:	b918      	cbnz	r0, 800bdfa <__mdiff+0x5e>
 800bdf2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bdf6:	4b2f      	ldr	r3, [pc, #188]	; (800beb4 <__mdiff+0x118>)
 800bdf8:	e7e4      	b.n	800bdc4 <__mdiff+0x28>
 800bdfa:	f100 0814 	add.w	r8, r0, #20
 800bdfe:	f8da 7010 	ldr.w	r7, [sl, #16]
 800be02:	60c5      	str	r5, [r0, #12]
 800be04:	f04f 0c00 	mov.w	ip, #0
 800be08:	f10a 0514 	add.w	r5, sl, #20
 800be0c:	f10a 0010 	add.w	r0, sl, #16
 800be10:	46c2      	mov	sl, r8
 800be12:	6926      	ldr	r6, [r4, #16]
 800be14:	f104 0914 	add.w	r9, r4, #20
 800be18:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800be1c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800be20:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800be24:	f859 3b04 	ldr.w	r3, [r9], #4
 800be28:	fa1f f18b 	uxth.w	r1, fp
 800be2c:	4461      	add	r1, ip
 800be2e:	fa1f fc83 	uxth.w	ip, r3
 800be32:	0c1b      	lsrs	r3, r3, #16
 800be34:	eba1 010c 	sub.w	r1, r1, ip
 800be38:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800be3c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800be40:	b289      	uxth	r1, r1
 800be42:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800be46:	454e      	cmp	r6, r9
 800be48:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800be4c:	f84a 3b04 	str.w	r3, [sl], #4
 800be50:	d8e6      	bhi.n	800be20 <__mdiff+0x84>
 800be52:	1b33      	subs	r3, r6, r4
 800be54:	3b15      	subs	r3, #21
 800be56:	f023 0303 	bic.w	r3, r3, #3
 800be5a:	3415      	adds	r4, #21
 800be5c:	3304      	adds	r3, #4
 800be5e:	42a6      	cmp	r6, r4
 800be60:	bf38      	it	cc
 800be62:	2304      	movcc	r3, #4
 800be64:	441d      	add	r5, r3
 800be66:	4443      	add	r3, r8
 800be68:	461e      	mov	r6, r3
 800be6a:	462c      	mov	r4, r5
 800be6c:	4574      	cmp	r4, lr
 800be6e:	d30e      	bcc.n	800be8e <__mdiff+0xf2>
 800be70:	f10e 0103 	add.w	r1, lr, #3
 800be74:	1b49      	subs	r1, r1, r5
 800be76:	f021 0103 	bic.w	r1, r1, #3
 800be7a:	3d03      	subs	r5, #3
 800be7c:	45ae      	cmp	lr, r5
 800be7e:	bf38      	it	cc
 800be80:	2100      	movcc	r1, #0
 800be82:	4419      	add	r1, r3
 800be84:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800be88:	b18b      	cbz	r3, 800beae <__mdiff+0x112>
 800be8a:	6117      	str	r7, [r2, #16]
 800be8c:	e7a0      	b.n	800bdd0 <__mdiff+0x34>
 800be8e:	f854 8b04 	ldr.w	r8, [r4], #4
 800be92:	fa1f f188 	uxth.w	r1, r8
 800be96:	4461      	add	r1, ip
 800be98:	1408      	asrs	r0, r1, #16
 800be9a:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800be9e:	b289      	uxth	r1, r1
 800bea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bea4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bea8:	f846 1b04 	str.w	r1, [r6], #4
 800beac:	e7de      	b.n	800be6c <__mdiff+0xd0>
 800beae:	3f01      	subs	r7, #1
 800beb0:	e7e8      	b.n	800be84 <__mdiff+0xe8>
 800beb2:	bf00      	nop
 800beb4:	0800d0e9 	.word	0x0800d0e9
 800beb8:	0800d178 	.word	0x0800d178

0800bebc <__ulp>:
 800bebc:	4b11      	ldr	r3, [pc, #68]	; (800bf04 <__ulp+0x48>)
 800bebe:	400b      	ands	r3, r1
 800bec0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	dd02      	ble.n	800bece <__ulp+0x12>
 800bec8:	2000      	movs	r0, #0
 800beca:	4619      	mov	r1, r3
 800becc:	4770      	bx	lr
 800bece:	425b      	negs	r3, r3
 800bed0:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800bed4:	f04f 0000 	mov.w	r0, #0
 800bed8:	f04f 0100 	mov.w	r1, #0
 800bedc:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bee0:	da04      	bge.n	800beec <__ulp+0x30>
 800bee2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800bee6:	fa43 f102 	asr.w	r1, r3, r2
 800beea:	4770      	bx	lr
 800beec:	f1a2 0314 	sub.w	r3, r2, #20
 800bef0:	2b1e      	cmp	r3, #30
 800bef2:	bfd6      	itet	le
 800bef4:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800bef8:	2301      	movgt	r3, #1
 800befa:	fa22 f303 	lsrle.w	r3, r2, r3
 800befe:	4618      	mov	r0, r3
 800bf00:	4770      	bx	lr
 800bf02:	bf00      	nop
 800bf04:	7ff00000 	.word	0x7ff00000

0800bf08 <__b2d>:
 800bf08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf0c:	6907      	ldr	r7, [r0, #16]
 800bf0e:	f100 0914 	add.w	r9, r0, #20
 800bf12:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800bf16:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800bf1a:	f1a7 0804 	sub.w	r8, r7, #4
 800bf1e:	4630      	mov	r0, r6
 800bf20:	f7ff fd52 	bl	800b9c8 <__hi0bits>
 800bf24:	f1c0 0320 	rsb	r3, r0, #32
 800bf28:	280a      	cmp	r0, #10
 800bf2a:	600b      	str	r3, [r1, #0]
 800bf2c:	491f      	ldr	r1, [pc, #124]	; (800bfac <__b2d+0xa4>)
 800bf2e:	dc17      	bgt.n	800bf60 <__b2d+0x58>
 800bf30:	45c1      	cmp	r9, r8
 800bf32:	bf28      	it	cs
 800bf34:	2200      	movcs	r2, #0
 800bf36:	f1c0 0c0b 	rsb	ip, r0, #11
 800bf3a:	fa26 f30c 	lsr.w	r3, r6, ip
 800bf3e:	bf38      	it	cc
 800bf40:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800bf44:	ea43 0501 	orr.w	r5, r3, r1
 800bf48:	f100 0315 	add.w	r3, r0, #21
 800bf4c:	fa06 f303 	lsl.w	r3, r6, r3
 800bf50:	fa22 f20c 	lsr.w	r2, r2, ip
 800bf54:	ea43 0402 	orr.w	r4, r3, r2
 800bf58:	4620      	mov	r0, r4
 800bf5a:	4629      	mov	r1, r5
 800bf5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf60:	45c1      	cmp	r9, r8
 800bf62:	bf2e      	itee	cs
 800bf64:	2200      	movcs	r2, #0
 800bf66:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800bf6a:	f1a7 0808 	subcc.w	r8, r7, #8
 800bf6e:	f1b0 030b 	subs.w	r3, r0, #11
 800bf72:	d016      	beq.n	800bfa2 <__b2d+0x9a>
 800bf74:	f1c3 0720 	rsb	r7, r3, #32
 800bf78:	fa22 f107 	lsr.w	r1, r2, r7
 800bf7c:	45c8      	cmp	r8, r9
 800bf7e:	fa06 f603 	lsl.w	r6, r6, r3
 800bf82:	ea46 0601 	orr.w	r6, r6, r1
 800bf86:	bf94      	ite	ls
 800bf88:	2100      	movls	r1, #0
 800bf8a:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800bf8e:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800bf92:	fa02 f003 	lsl.w	r0, r2, r3
 800bf96:	40f9      	lsrs	r1, r7
 800bf98:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800bf9c:	ea40 0401 	orr.w	r4, r0, r1
 800bfa0:	e7da      	b.n	800bf58 <__b2d+0x50>
 800bfa2:	4614      	mov	r4, r2
 800bfa4:	ea46 0501 	orr.w	r5, r6, r1
 800bfa8:	e7d6      	b.n	800bf58 <__b2d+0x50>
 800bfaa:	bf00      	nop
 800bfac:	3ff00000 	.word	0x3ff00000

0800bfb0 <__d2b>:
 800bfb0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800bfb4:	2101      	movs	r1, #1
 800bfb6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800bfba:	4690      	mov	r8, r2
 800bfbc:	461d      	mov	r5, r3
 800bfbe:	f7ff fc0d 	bl	800b7dc <_Balloc>
 800bfc2:	4604      	mov	r4, r0
 800bfc4:	b930      	cbnz	r0, 800bfd4 <__d2b+0x24>
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	f240 310a 	movw	r1, #778	; 0x30a
 800bfcc:	4b24      	ldr	r3, [pc, #144]	; (800c060 <__d2b+0xb0>)
 800bfce:	4825      	ldr	r0, [pc, #148]	; (800c064 <__d2b+0xb4>)
 800bfd0:	f7fe f8d4 	bl	800a17c <__assert_func>
 800bfd4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800bfd8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800bfdc:	bb2d      	cbnz	r5, 800c02a <__d2b+0x7a>
 800bfde:	9301      	str	r3, [sp, #4]
 800bfe0:	f1b8 0300 	subs.w	r3, r8, #0
 800bfe4:	d026      	beq.n	800c034 <__d2b+0x84>
 800bfe6:	4668      	mov	r0, sp
 800bfe8:	9300      	str	r3, [sp, #0]
 800bfea:	f7ff fd0d 	bl	800ba08 <__lo0bits>
 800bfee:	9900      	ldr	r1, [sp, #0]
 800bff0:	b1f0      	cbz	r0, 800c030 <__d2b+0x80>
 800bff2:	9a01      	ldr	r2, [sp, #4]
 800bff4:	f1c0 0320 	rsb	r3, r0, #32
 800bff8:	fa02 f303 	lsl.w	r3, r2, r3
 800bffc:	430b      	orrs	r3, r1
 800bffe:	40c2      	lsrs	r2, r0
 800c000:	6163      	str	r3, [r4, #20]
 800c002:	9201      	str	r2, [sp, #4]
 800c004:	9b01      	ldr	r3, [sp, #4]
 800c006:	2b00      	cmp	r3, #0
 800c008:	bf14      	ite	ne
 800c00a:	2102      	movne	r1, #2
 800c00c:	2101      	moveq	r1, #1
 800c00e:	61a3      	str	r3, [r4, #24]
 800c010:	6121      	str	r1, [r4, #16]
 800c012:	b1c5      	cbz	r5, 800c046 <__d2b+0x96>
 800c014:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c018:	4405      	add	r5, r0
 800c01a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c01e:	603d      	str	r5, [r7, #0]
 800c020:	6030      	str	r0, [r6, #0]
 800c022:	4620      	mov	r0, r4
 800c024:	b002      	add	sp, #8
 800c026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c02a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c02e:	e7d6      	b.n	800bfde <__d2b+0x2e>
 800c030:	6161      	str	r1, [r4, #20]
 800c032:	e7e7      	b.n	800c004 <__d2b+0x54>
 800c034:	a801      	add	r0, sp, #4
 800c036:	f7ff fce7 	bl	800ba08 <__lo0bits>
 800c03a:	2101      	movs	r1, #1
 800c03c:	9b01      	ldr	r3, [sp, #4]
 800c03e:	6121      	str	r1, [r4, #16]
 800c040:	6163      	str	r3, [r4, #20]
 800c042:	3020      	adds	r0, #32
 800c044:	e7e5      	b.n	800c012 <__d2b+0x62>
 800c046:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800c04a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c04e:	6038      	str	r0, [r7, #0]
 800c050:	6918      	ldr	r0, [r3, #16]
 800c052:	f7ff fcb9 	bl	800b9c8 <__hi0bits>
 800c056:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800c05a:	6031      	str	r1, [r6, #0]
 800c05c:	e7e1      	b.n	800c022 <__d2b+0x72>
 800c05e:	bf00      	nop
 800c060:	0800d0e9 	.word	0x0800d0e9
 800c064:	0800d178 	.word	0x0800d178

0800c068 <__ratio>:
 800c068:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c06c:	4688      	mov	r8, r1
 800c06e:	4669      	mov	r1, sp
 800c070:	4681      	mov	r9, r0
 800c072:	f7ff ff49 	bl	800bf08 <__b2d>
 800c076:	460f      	mov	r7, r1
 800c078:	4604      	mov	r4, r0
 800c07a:	460d      	mov	r5, r1
 800c07c:	4640      	mov	r0, r8
 800c07e:	a901      	add	r1, sp, #4
 800c080:	f7ff ff42 	bl	800bf08 <__b2d>
 800c084:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c088:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c08c:	468b      	mov	fp, r1
 800c08e:	eba3 0c02 	sub.w	ip, r3, r2
 800c092:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c096:	1a9b      	subs	r3, r3, r2
 800c098:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	bfd5      	itete	le
 800c0a0:	460a      	movle	r2, r1
 800c0a2:	462a      	movgt	r2, r5
 800c0a4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c0a8:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c0ac:	bfd8      	it	le
 800c0ae:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c0b2:	465b      	mov	r3, fp
 800c0b4:	4602      	mov	r2, r0
 800c0b6:	4639      	mov	r1, r7
 800c0b8:	4620      	mov	r0, r4
 800c0ba:	f7f4 fb37 	bl	800072c <__aeabi_ddiv>
 800c0be:	b003      	add	sp, #12
 800c0c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c0c4 <__copybits>:
 800c0c4:	3901      	subs	r1, #1
 800c0c6:	b570      	push	{r4, r5, r6, lr}
 800c0c8:	1149      	asrs	r1, r1, #5
 800c0ca:	6914      	ldr	r4, [r2, #16]
 800c0cc:	3101      	adds	r1, #1
 800c0ce:	f102 0314 	add.w	r3, r2, #20
 800c0d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c0d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c0da:	1f05      	subs	r5, r0, #4
 800c0dc:	42a3      	cmp	r3, r4
 800c0de:	d30c      	bcc.n	800c0fa <__copybits+0x36>
 800c0e0:	1aa3      	subs	r3, r4, r2
 800c0e2:	3b11      	subs	r3, #17
 800c0e4:	f023 0303 	bic.w	r3, r3, #3
 800c0e8:	3211      	adds	r2, #17
 800c0ea:	42a2      	cmp	r2, r4
 800c0ec:	bf88      	it	hi
 800c0ee:	2300      	movhi	r3, #0
 800c0f0:	4418      	add	r0, r3
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	4288      	cmp	r0, r1
 800c0f6:	d305      	bcc.n	800c104 <__copybits+0x40>
 800c0f8:	bd70      	pop	{r4, r5, r6, pc}
 800c0fa:	f853 6b04 	ldr.w	r6, [r3], #4
 800c0fe:	f845 6f04 	str.w	r6, [r5, #4]!
 800c102:	e7eb      	b.n	800c0dc <__copybits+0x18>
 800c104:	f840 3b04 	str.w	r3, [r0], #4
 800c108:	e7f4      	b.n	800c0f4 <__copybits+0x30>

0800c10a <__any_on>:
 800c10a:	f100 0214 	add.w	r2, r0, #20
 800c10e:	6900      	ldr	r0, [r0, #16]
 800c110:	114b      	asrs	r3, r1, #5
 800c112:	4298      	cmp	r0, r3
 800c114:	b510      	push	{r4, lr}
 800c116:	db11      	blt.n	800c13c <__any_on+0x32>
 800c118:	dd0a      	ble.n	800c130 <__any_on+0x26>
 800c11a:	f011 011f 	ands.w	r1, r1, #31
 800c11e:	d007      	beq.n	800c130 <__any_on+0x26>
 800c120:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c124:	fa24 f001 	lsr.w	r0, r4, r1
 800c128:	fa00 f101 	lsl.w	r1, r0, r1
 800c12c:	428c      	cmp	r4, r1
 800c12e:	d10b      	bne.n	800c148 <__any_on+0x3e>
 800c130:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c134:	4293      	cmp	r3, r2
 800c136:	d803      	bhi.n	800c140 <__any_on+0x36>
 800c138:	2000      	movs	r0, #0
 800c13a:	bd10      	pop	{r4, pc}
 800c13c:	4603      	mov	r3, r0
 800c13e:	e7f7      	b.n	800c130 <__any_on+0x26>
 800c140:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c144:	2900      	cmp	r1, #0
 800c146:	d0f5      	beq.n	800c134 <__any_on+0x2a>
 800c148:	2001      	movs	r0, #1
 800c14a:	e7f6      	b.n	800c13a <__any_on+0x30>

0800c14c <_calloc_r>:
 800c14c:	b538      	push	{r3, r4, r5, lr}
 800c14e:	fb02 f501 	mul.w	r5, r2, r1
 800c152:	4629      	mov	r1, r5
 800c154:	f7fc f918 	bl	8008388 <_malloc_r>
 800c158:	4604      	mov	r4, r0
 800c15a:	b118      	cbz	r0, 800c164 <_calloc_r+0x18>
 800c15c:	462a      	mov	r2, r5
 800c15e:	2100      	movs	r1, #0
 800c160:	f7fc f909 	bl	8008376 <memset>
 800c164:	4620      	mov	r0, r4
 800c166:	bd38      	pop	{r3, r4, r5, pc}

0800c168 <_free_r>:
 800c168:	b538      	push	{r3, r4, r5, lr}
 800c16a:	4605      	mov	r5, r0
 800c16c:	2900      	cmp	r1, #0
 800c16e:	d043      	beq.n	800c1f8 <_free_r+0x90>
 800c170:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c174:	1f0c      	subs	r4, r1, #4
 800c176:	2b00      	cmp	r3, #0
 800c178:	bfb8      	it	lt
 800c17a:	18e4      	addlt	r4, r4, r3
 800c17c:	f7ff fb22 	bl	800b7c4 <__malloc_lock>
 800c180:	4a1e      	ldr	r2, [pc, #120]	; (800c1fc <_free_r+0x94>)
 800c182:	6813      	ldr	r3, [r2, #0]
 800c184:	4610      	mov	r0, r2
 800c186:	b933      	cbnz	r3, 800c196 <_free_r+0x2e>
 800c188:	6063      	str	r3, [r4, #4]
 800c18a:	6014      	str	r4, [r2, #0]
 800c18c:	4628      	mov	r0, r5
 800c18e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c192:	f7ff bb1d 	b.w	800b7d0 <__malloc_unlock>
 800c196:	42a3      	cmp	r3, r4
 800c198:	d90a      	bls.n	800c1b0 <_free_r+0x48>
 800c19a:	6821      	ldr	r1, [r4, #0]
 800c19c:	1862      	adds	r2, r4, r1
 800c19e:	4293      	cmp	r3, r2
 800c1a0:	bf01      	itttt	eq
 800c1a2:	681a      	ldreq	r2, [r3, #0]
 800c1a4:	685b      	ldreq	r3, [r3, #4]
 800c1a6:	1852      	addeq	r2, r2, r1
 800c1a8:	6022      	streq	r2, [r4, #0]
 800c1aa:	6063      	str	r3, [r4, #4]
 800c1ac:	6004      	str	r4, [r0, #0]
 800c1ae:	e7ed      	b.n	800c18c <_free_r+0x24>
 800c1b0:	461a      	mov	r2, r3
 800c1b2:	685b      	ldr	r3, [r3, #4]
 800c1b4:	b10b      	cbz	r3, 800c1ba <_free_r+0x52>
 800c1b6:	42a3      	cmp	r3, r4
 800c1b8:	d9fa      	bls.n	800c1b0 <_free_r+0x48>
 800c1ba:	6811      	ldr	r1, [r2, #0]
 800c1bc:	1850      	adds	r0, r2, r1
 800c1be:	42a0      	cmp	r0, r4
 800c1c0:	d10b      	bne.n	800c1da <_free_r+0x72>
 800c1c2:	6820      	ldr	r0, [r4, #0]
 800c1c4:	4401      	add	r1, r0
 800c1c6:	1850      	adds	r0, r2, r1
 800c1c8:	4283      	cmp	r3, r0
 800c1ca:	6011      	str	r1, [r2, #0]
 800c1cc:	d1de      	bne.n	800c18c <_free_r+0x24>
 800c1ce:	6818      	ldr	r0, [r3, #0]
 800c1d0:	685b      	ldr	r3, [r3, #4]
 800c1d2:	4401      	add	r1, r0
 800c1d4:	6011      	str	r1, [r2, #0]
 800c1d6:	6053      	str	r3, [r2, #4]
 800c1d8:	e7d8      	b.n	800c18c <_free_r+0x24>
 800c1da:	d902      	bls.n	800c1e2 <_free_r+0x7a>
 800c1dc:	230c      	movs	r3, #12
 800c1de:	602b      	str	r3, [r5, #0]
 800c1e0:	e7d4      	b.n	800c18c <_free_r+0x24>
 800c1e2:	6820      	ldr	r0, [r4, #0]
 800c1e4:	1821      	adds	r1, r4, r0
 800c1e6:	428b      	cmp	r3, r1
 800c1e8:	bf01      	itttt	eq
 800c1ea:	6819      	ldreq	r1, [r3, #0]
 800c1ec:	685b      	ldreq	r3, [r3, #4]
 800c1ee:	1809      	addeq	r1, r1, r0
 800c1f0:	6021      	streq	r1, [r4, #0]
 800c1f2:	6063      	str	r3, [r4, #4]
 800c1f4:	6054      	str	r4, [r2, #4]
 800c1f6:	e7c9      	b.n	800c18c <_free_r+0x24>
 800c1f8:	bd38      	pop	{r3, r4, r5, pc}
 800c1fa:	bf00      	nop
 800c1fc:	200036d8 	.word	0x200036d8

0800c200 <__ssputs_r>:
 800c200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c204:	688e      	ldr	r6, [r1, #8]
 800c206:	4682      	mov	sl, r0
 800c208:	429e      	cmp	r6, r3
 800c20a:	460c      	mov	r4, r1
 800c20c:	4690      	mov	r8, r2
 800c20e:	461f      	mov	r7, r3
 800c210:	d838      	bhi.n	800c284 <__ssputs_r+0x84>
 800c212:	898a      	ldrh	r2, [r1, #12]
 800c214:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c218:	d032      	beq.n	800c280 <__ssputs_r+0x80>
 800c21a:	6825      	ldr	r5, [r4, #0]
 800c21c:	6909      	ldr	r1, [r1, #16]
 800c21e:	3301      	adds	r3, #1
 800c220:	eba5 0901 	sub.w	r9, r5, r1
 800c224:	6965      	ldr	r5, [r4, #20]
 800c226:	444b      	add	r3, r9
 800c228:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c22c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c230:	106d      	asrs	r5, r5, #1
 800c232:	429d      	cmp	r5, r3
 800c234:	bf38      	it	cc
 800c236:	461d      	movcc	r5, r3
 800c238:	0553      	lsls	r3, r2, #21
 800c23a:	d531      	bpl.n	800c2a0 <__ssputs_r+0xa0>
 800c23c:	4629      	mov	r1, r5
 800c23e:	f7fc f8a3 	bl	8008388 <_malloc_r>
 800c242:	4606      	mov	r6, r0
 800c244:	b950      	cbnz	r0, 800c25c <__ssputs_r+0x5c>
 800c246:	230c      	movs	r3, #12
 800c248:	f04f 30ff 	mov.w	r0, #4294967295
 800c24c:	f8ca 3000 	str.w	r3, [sl]
 800c250:	89a3      	ldrh	r3, [r4, #12]
 800c252:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c256:	81a3      	strh	r3, [r4, #12]
 800c258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c25c:	464a      	mov	r2, r9
 800c25e:	6921      	ldr	r1, [r4, #16]
 800c260:	f7fc f87b 	bl	800835a <memcpy>
 800c264:	89a3      	ldrh	r3, [r4, #12]
 800c266:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c26a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c26e:	81a3      	strh	r3, [r4, #12]
 800c270:	6126      	str	r6, [r4, #16]
 800c272:	444e      	add	r6, r9
 800c274:	6026      	str	r6, [r4, #0]
 800c276:	463e      	mov	r6, r7
 800c278:	6165      	str	r5, [r4, #20]
 800c27a:	eba5 0509 	sub.w	r5, r5, r9
 800c27e:	60a5      	str	r5, [r4, #8]
 800c280:	42be      	cmp	r6, r7
 800c282:	d900      	bls.n	800c286 <__ssputs_r+0x86>
 800c284:	463e      	mov	r6, r7
 800c286:	4632      	mov	r2, r6
 800c288:	4641      	mov	r1, r8
 800c28a:	6820      	ldr	r0, [r4, #0]
 800c28c:	f000 fbd0 	bl	800ca30 <memmove>
 800c290:	68a3      	ldr	r3, [r4, #8]
 800c292:	6822      	ldr	r2, [r4, #0]
 800c294:	1b9b      	subs	r3, r3, r6
 800c296:	4432      	add	r2, r6
 800c298:	2000      	movs	r0, #0
 800c29a:	60a3      	str	r3, [r4, #8]
 800c29c:	6022      	str	r2, [r4, #0]
 800c29e:	e7db      	b.n	800c258 <__ssputs_r+0x58>
 800c2a0:	462a      	mov	r2, r5
 800c2a2:	f000 fbdf 	bl	800ca64 <_realloc_r>
 800c2a6:	4606      	mov	r6, r0
 800c2a8:	2800      	cmp	r0, #0
 800c2aa:	d1e1      	bne.n	800c270 <__ssputs_r+0x70>
 800c2ac:	4650      	mov	r0, sl
 800c2ae:	6921      	ldr	r1, [r4, #16]
 800c2b0:	f7ff ff5a 	bl	800c168 <_free_r>
 800c2b4:	e7c7      	b.n	800c246 <__ssputs_r+0x46>
	...

0800c2b8 <_svfiprintf_r>:
 800c2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2bc:	4698      	mov	r8, r3
 800c2be:	898b      	ldrh	r3, [r1, #12]
 800c2c0:	4607      	mov	r7, r0
 800c2c2:	061b      	lsls	r3, r3, #24
 800c2c4:	460d      	mov	r5, r1
 800c2c6:	4614      	mov	r4, r2
 800c2c8:	b09d      	sub	sp, #116	; 0x74
 800c2ca:	d50e      	bpl.n	800c2ea <_svfiprintf_r+0x32>
 800c2cc:	690b      	ldr	r3, [r1, #16]
 800c2ce:	b963      	cbnz	r3, 800c2ea <_svfiprintf_r+0x32>
 800c2d0:	2140      	movs	r1, #64	; 0x40
 800c2d2:	f7fc f859 	bl	8008388 <_malloc_r>
 800c2d6:	6028      	str	r0, [r5, #0]
 800c2d8:	6128      	str	r0, [r5, #16]
 800c2da:	b920      	cbnz	r0, 800c2e6 <_svfiprintf_r+0x2e>
 800c2dc:	230c      	movs	r3, #12
 800c2de:	603b      	str	r3, [r7, #0]
 800c2e0:	f04f 30ff 	mov.w	r0, #4294967295
 800c2e4:	e0d1      	b.n	800c48a <_svfiprintf_r+0x1d2>
 800c2e6:	2340      	movs	r3, #64	; 0x40
 800c2e8:	616b      	str	r3, [r5, #20]
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	9309      	str	r3, [sp, #36]	; 0x24
 800c2ee:	2320      	movs	r3, #32
 800c2f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c2f4:	2330      	movs	r3, #48	; 0x30
 800c2f6:	f04f 0901 	mov.w	r9, #1
 800c2fa:	f8cd 800c 	str.w	r8, [sp, #12]
 800c2fe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c4a4 <_svfiprintf_r+0x1ec>
 800c302:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c306:	4623      	mov	r3, r4
 800c308:	469a      	mov	sl, r3
 800c30a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c30e:	b10a      	cbz	r2, 800c314 <_svfiprintf_r+0x5c>
 800c310:	2a25      	cmp	r2, #37	; 0x25
 800c312:	d1f9      	bne.n	800c308 <_svfiprintf_r+0x50>
 800c314:	ebba 0b04 	subs.w	fp, sl, r4
 800c318:	d00b      	beq.n	800c332 <_svfiprintf_r+0x7a>
 800c31a:	465b      	mov	r3, fp
 800c31c:	4622      	mov	r2, r4
 800c31e:	4629      	mov	r1, r5
 800c320:	4638      	mov	r0, r7
 800c322:	f7ff ff6d 	bl	800c200 <__ssputs_r>
 800c326:	3001      	adds	r0, #1
 800c328:	f000 80aa 	beq.w	800c480 <_svfiprintf_r+0x1c8>
 800c32c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c32e:	445a      	add	r2, fp
 800c330:	9209      	str	r2, [sp, #36]	; 0x24
 800c332:	f89a 3000 	ldrb.w	r3, [sl]
 800c336:	2b00      	cmp	r3, #0
 800c338:	f000 80a2 	beq.w	800c480 <_svfiprintf_r+0x1c8>
 800c33c:	2300      	movs	r3, #0
 800c33e:	f04f 32ff 	mov.w	r2, #4294967295
 800c342:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c346:	f10a 0a01 	add.w	sl, sl, #1
 800c34a:	9304      	str	r3, [sp, #16]
 800c34c:	9307      	str	r3, [sp, #28]
 800c34e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c352:	931a      	str	r3, [sp, #104]	; 0x68
 800c354:	4654      	mov	r4, sl
 800c356:	2205      	movs	r2, #5
 800c358:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c35c:	4851      	ldr	r0, [pc, #324]	; (800c4a4 <_svfiprintf_r+0x1ec>)
 800c35e:	f7ff fa23 	bl	800b7a8 <memchr>
 800c362:	9a04      	ldr	r2, [sp, #16]
 800c364:	b9d8      	cbnz	r0, 800c39e <_svfiprintf_r+0xe6>
 800c366:	06d0      	lsls	r0, r2, #27
 800c368:	bf44      	itt	mi
 800c36a:	2320      	movmi	r3, #32
 800c36c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c370:	0711      	lsls	r1, r2, #28
 800c372:	bf44      	itt	mi
 800c374:	232b      	movmi	r3, #43	; 0x2b
 800c376:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c37a:	f89a 3000 	ldrb.w	r3, [sl]
 800c37e:	2b2a      	cmp	r3, #42	; 0x2a
 800c380:	d015      	beq.n	800c3ae <_svfiprintf_r+0xf6>
 800c382:	4654      	mov	r4, sl
 800c384:	2000      	movs	r0, #0
 800c386:	f04f 0c0a 	mov.w	ip, #10
 800c38a:	9a07      	ldr	r2, [sp, #28]
 800c38c:	4621      	mov	r1, r4
 800c38e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c392:	3b30      	subs	r3, #48	; 0x30
 800c394:	2b09      	cmp	r3, #9
 800c396:	d94e      	bls.n	800c436 <_svfiprintf_r+0x17e>
 800c398:	b1b0      	cbz	r0, 800c3c8 <_svfiprintf_r+0x110>
 800c39a:	9207      	str	r2, [sp, #28]
 800c39c:	e014      	b.n	800c3c8 <_svfiprintf_r+0x110>
 800c39e:	eba0 0308 	sub.w	r3, r0, r8
 800c3a2:	fa09 f303 	lsl.w	r3, r9, r3
 800c3a6:	4313      	orrs	r3, r2
 800c3a8:	46a2      	mov	sl, r4
 800c3aa:	9304      	str	r3, [sp, #16]
 800c3ac:	e7d2      	b.n	800c354 <_svfiprintf_r+0x9c>
 800c3ae:	9b03      	ldr	r3, [sp, #12]
 800c3b0:	1d19      	adds	r1, r3, #4
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	9103      	str	r1, [sp, #12]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	bfbb      	ittet	lt
 800c3ba:	425b      	neglt	r3, r3
 800c3bc:	f042 0202 	orrlt.w	r2, r2, #2
 800c3c0:	9307      	strge	r3, [sp, #28]
 800c3c2:	9307      	strlt	r3, [sp, #28]
 800c3c4:	bfb8      	it	lt
 800c3c6:	9204      	strlt	r2, [sp, #16]
 800c3c8:	7823      	ldrb	r3, [r4, #0]
 800c3ca:	2b2e      	cmp	r3, #46	; 0x2e
 800c3cc:	d10c      	bne.n	800c3e8 <_svfiprintf_r+0x130>
 800c3ce:	7863      	ldrb	r3, [r4, #1]
 800c3d0:	2b2a      	cmp	r3, #42	; 0x2a
 800c3d2:	d135      	bne.n	800c440 <_svfiprintf_r+0x188>
 800c3d4:	9b03      	ldr	r3, [sp, #12]
 800c3d6:	3402      	adds	r4, #2
 800c3d8:	1d1a      	adds	r2, r3, #4
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	9203      	str	r2, [sp, #12]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	bfb8      	it	lt
 800c3e2:	f04f 33ff 	movlt.w	r3, #4294967295
 800c3e6:	9305      	str	r3, [sp, #20]
 800c3e8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c4b4 <_svfiprintf_r+0x1fc>
 800c3ec:	2203      	movs	r2, #3
 800c3ee:	4650      	mov	r0, sl
 800c3f0:	7821      	ldrb	r1, [r4, #0]
 800c3f2:	f7ff f9d9 	bl	800b7a8 <memchr>
 800c3f6:	b140      	cbz	r0, 800c40a <_svfiprintf_r+0x152>
 800c3f8:	2340      	movs	r3, #64	; 0x40
 800c3fa:	eba0 000a 	sub.w	r0, r0, sl
 800c3fe:	fa03 f000 	lsl.w	r0, r3, r0
 800c402:	9b04      	ldr	r3, [sp, #16]
 800c404:	3401      	adds	r4, #1
 800c406:	4303      	orrs	r3, r0
 800c408:	9304      	str	r3, [sp, #16]
 800c40a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c40e:	2206      	movs	r2, #6
 800c410:	4825      	ldr	r0, [pc, #148]	; (800c4a8 <_svfiprintf_r+0x1f0>)
 800c412:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c416:	f7ff f9c7 	bl	800b7a8 <memchr>
 800c41a:	2800      	cmp	r0, #0
 800c41c:	d038      	beq.n	800c490 <_svfiprintf_r+0x1d8>
 800c41e:	4b23      	ldr	r3, [pc, #140]	; (800c4ac <_svfiprintf_r+0x1f4>)
 800c420:	bb1b      	cbnz	r3, 800c46a <_svfiprintf_r+0x1b2>
 800c422:	9b03      	ldr	r3, [sp, #12]
 800c424:	3307      	adds	r3, #7
 800c426:	f023 0307 	bic.w	r3, r3, #7
 800c42a:	3308      	adds	r3, #8
 800c42c:	9303      	str	r3, [sp, #12]
 800c42e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c430:	4433      	add	r3, r6
 800c432:	9309      	str	r3, [sp, #36]	; 0x24
 800c434:	e767      	b.n	800c306 <_svfiprintf_r+0x4e>
 800c436:	460c      	mov	r4, r1
 800c438:	2001      	movs	r0, #1
 800c43a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c43e:	e7a5      	b.n	800c38c <_svfiprintf_r+0xd4>
 800c440:	2300      	movs	r3, #0
 800c442:	f04f 0c0a 	mov.w	ip, #10
 800c446:	4619      	mov	r1, r3
 800c448:	3401      	adds	r4, #1
 800c44a:	9305      	str	r3, [sp, #20]
 800c44c:	4620      	mov	r0, r4
 800c44e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c452:	3a30      	subs	r2, #48	; 0x30
 800c454:	2a09      	cmp	r2, #9
 800c456:	d903      	bls.n	800c460 <_svfiprintf_r+0x1a8>
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d0c5      	beq.n	800c3e8 <_svfiprintf_r+0x130>
 800c45c:	9105      	str	r1, [sp, #20]
 800c45e:	e7c3      	b.n	800c3e8 <_svfiprintf_r+0x130>
 800c460:	4604      	mov	r4, r0
 800c462:	2301      	movs	r3, #1
 800c464:	fb0c 2101 	mla	r1, ip, r1, r2
 800c468:	e7f0      	b.n	800c44c <_svfiprintf_r+0x194>
 800c46a:	ab03      	add	r3, sp, #12
 800c46c:	9300      	str	r3, [sp, #0]
 800c46e:	462a      	mov	r2, r5
 800c470:	4638      	mov	r0, r7
 800c472:	4b0f      	ldr	r3, [pc, #60]	; (800c4b0 <_svfiprintf_r+0x1f8>)
 800c474:	a904      	add	r1, sp, #16
 800c476:	f7fc f87f 	bl	8008578 <_printf_float>
 800c47a:	1c42      	adds	r2, r0, #1
 800c47c:	4606      	mov	r6, r0
 800c47e:	d1d6      	bne.n	800c42e <_svfiprintf_r+0x176>
 800c480:	89ab      	ldrh	r3, [r5, #12]
 800c482:	065b      	lsls	r3, r3, #25
 800c484:	f53f af2c 	bmi.w	800c2e0 <_svfiprintf_r+0x28>
 800c488:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c48a:	b01d      	add	sp, #116	; 0x74
 800c48c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c490:	ab03      	add	r3, sp, #12
 800c492:	9300      	str	r3, [sp, #0]
 800c494:	462a      	mov	r2, r5
 800c496:	4638      	mov	r0, r7
 800c498:	4b05      	ldr	r3, [pc, #20]	; (800c4b0 <_svfiprintf_r+0x1f8>)
 800c49a:	a904      	add	r1, sp, #16
 800c49c:	f7fc fb08 	bl	8008ab0 <_printf_i>
 800c4a0:	e7eb      	b.n	800c47a <_svfiprintf_r+0x1c2>
 800c4a2:	bf00      	nop
 800c4a4:	0800d2d4 	.word	0x0800d2d4
 800c4a8:	0800d2de 	.word	0x0800d2de
 800c4ac:	08008579 	.word	0x08008579
 800c4b0:	0800c201 	.word	0x0800c201
 800c4b4:	0800d2da 	.word	0x0800d2da

0800c4b8 <__sfputc_r>:
 800c4b8:	6893      	ldr	r3, [r2, #8]
 800c4ba:	b410      	push	{r4}
 800c4bc:	3b01      	subs	r3, #1
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	6093      	str	r3, [r2, #8]
 800c4c2:	da07      	bge.n	800c4d4 <__sfputc_r+0x1c>
 800c4c4:	6994      	ldr	r4, [r2, #24]
 800c4c6:	42a3      	cmp	r3, r4
 800c4c8:	db01      	blt.n	800c4ce <__sfputc_r+0x16>
 800c4ca:	290a      	cmp	r1, #10
 800c4cc:	d102      	bne.n	800c4d4 <__sfputc_r+0x1c>
 800c4ce:	bc10      	pop	{r4}
 800c4d0:	f000 b974 	b.w	800c7bc <__swbuf_r>
 800c4d4:	6813      	ldr	r3, [r2, #0]
 800c4d6:	1c58      	adds	r0, r3, #1
 800c4d8:	6010      	str	r0, [r2, #0]
 800c4da:	7019      	strb	r1, [r3, #0]
 800c4dc:	4608      	mov	r0, r1
 800c4de:	bc10      	pop	{r4}
 800c4e0:	4770      	bx	lr

0800c4e2 <__sfputs_r>:
 800c4e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4e4:	4606      	mov	r6, r0
 800c4e6:	460f      	mov	r7, r1
 800c4e8:	4614      	mov	r4, r2
 800c4ea:	18d5      	adds	r5, r2, r3
 800c4ec:	42ac      	cmp	r4, r5
 800c4ee:	d101      	bne.n	800c4f4 <__sfputs_r+0x12>
 800c4f0:	2000      	movs	r0, #0
 800c4f2:	e007      	b.n	800c504 <__sfputs_r+0x22>
 800c4f4:	463a      	mov	r2, r7
 800c4f6:	4630      	mov	r0, r6
 800c4f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4fc:	f7ff ffdc 	bl	800c4b8 <__sfputc_r>
 800c500:	1c43      	adds	r3, r0, #1
 800c502:	d1f3      	bne.n	800c4ec <__sfputs_r+0xa>
 800c504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c508 <_vfiprintf_r>:
 800c508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c50c:	460d      	mov	r5, r1
 800c50e:	4614      	mov	r4, r2
 800c510:	4698      	mov	r8, r3
 800c512:	4606      	mov	r6, r0
 800c514:	b09d      	sub	sp, #116	; 0x74
 800c516:	b118      	cbz	r0, 800c520 <_vfiprintf_r+0x18>
 800c518:	6983      	ldr	r3, [r0, #24]
 800c51a:	b90b      	cbnz	r3, 800c520 <_vfiprintf_r+0x18>
 800c51c:	f7fb fe58 	bl	80081d0 <__sinit>
 800c520:	4b89      	ldr	r3, [pc, #548]	; (800c748 <_vfiprintf_r+0x240>)
 800c522:	429d      	cmp	r5, r3
 800c524:	d11b      	bne.n	800c55e <_vfiprintf_r+0x56>
 800c526:	6875      	ldr	r5, [r6, #4]
 800c528:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c52a:	07d9      	lsls	r1, r3, #31
 800c52c:	d405      	bmi.n	800c53a <_vfiprintf_r+0x32>
 800c52e:	89ab      	ldrh	r3, [r5, #12]
 800c530:	059a      	lsls	r2, r3, #22
 800c532:	d402      	bmi.n	800c53a <_vfiprintf_r+0x32>
 800c534:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c536:	f7fb ff0e 	bl	8008356 <__retarget_lock_acquire_recursive>
 800c53a:	89ab      	ldrh	r3, [r5, #12]
 800c53c:	071b      	lsls	r3, r3, #28
 800c53e:	d501      	bpl.n	800c544 <_vfiprintf_r+0x3c>
 800c540:	692b      	ldr	r3, [r5, #16]
 800c542:	b9eb      	cbnz	r3, 800c580 <_vfiprintf_r+0x78>
 800c544:	4629      	mov	r1, r5
 800c546:	4630      	mov	r0, r6
 800c548:	f000 f998 	bl	800c87c <__swsetup_r>
 800c54c:	b1c0      	cbz	r0, 800c580 <_vfiprintf_r+0x78>
 800c54e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c550:	07dc      	lsls	r4, r3, #31
 800c552:	d50e      	bpl.n	800c572 <_vfiprintf_r+0x6a>
 800c554:	f04f 30ff 	mov.w	r0, #4294967295
 800c558:	b01d      	add	sp, #116	; 0x74
 800c55a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c55e:	4b7b      	ldr	r3, [pc, #492]	; (800c74c <_vfiprintf_r+0x244>)
 800c560:	429d      	cmp	r5, r3
 800c562:	d101      	bne.n	800c568 <_vfiprintf_r+0x60>
 800c564:	68b5      	ldr	r5, [r6, #8]
 800c566:	e7df      	b.n	800c528 <_vfiprintf_r+0x20>
 800c568:	4b79      	ldr	r3, [pc, #484]	; (800c750 <_vfiprintf_r+0x248>)
 800c56a:	429d      	cmp	r5, r3
 800c56c:	bf08      	it	eq
 800c56e:	68f5      	ldreq	r5, [r6, #12]
 800c570:	e7da      	b.n	800c528 <_vfiprintf_r+0x20>
 800c572:	89ab      	ldrh	r3, [r5, #12]
 800c574:	0598      	lsls	r0, r3, #22
 800c576:	d4ed      	bmi.n	800c554 <_vfiprintf_r+0x4c>
 800c578:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c57a:	f7fb feed 	bl	8008358 <__retarget_lock_release_recursive>
 800c57e:	e7e9      	b.n	800c554 <_vfiprintf_r+0x4c>
 800c580:	2300      	movs	r3, #0
 800c582:	9309      	str	r3, [sp, #36]	; 0x24
 800c584:	2320      	movs	r3, #32
 800c586:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c58a:	2330      	movs	r3, #48	; 0x30
 800c58c:	f04f 0901 	mov.w	r9, #1
 800c590:	f8cd 800c 	str.w	r8, [sp, #12]
 800c594:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800c754 <_vfiprintf_r+0x24c>
 800c598:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c59c:	4623      	mov	r3, r4
 800c59e:	469a      	mov	sl, r3
 800c5a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c5a4:	b10a      	cbz	r2, 800c5aa <_vfiprintf_r+0xa2>
 800c5a6:	2a25      	cmp	r2, #37	; 0x25
 800c5a8:	d1f9      	bne.n	800c59e <_vfiprintf_r+0x96>
 800c5aa:	ebba 0b04 	subs.w	fp, sl, r4
 800c5ae:	d00b      	beq.n	800c5c8 <_vfiprintf_r+0xc0>
 800c5b0:	465b      	mov	r3, fp
 800c5b2:	4622      	mov	r2, r4
 800c5b4:	4629      	mov	r1, r5
 800c5b6:	4630      	mov	r0, r6
 800c5b8:	f7ff ff93 	bl	800c4e2 <__sfputs_r>
 800c5bc:	3001      	adds	r0, #1
 800c5be:	f000 80aa 	beq.w	800c716 <_vfiprintf_r+0x20e>
 800c5c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c5c4:	445a      	add	r2, fp
 800c5c6:	9209      	str	r2, [sp, #36]	; 0x24
 800c5c8:	f89a 3000 	ldrb.w	r3, [sl]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	f000 80a2 	beq.w	800c716 <_vfiprintf_r+0x20e>
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	f04f 32ff 	mov.w	r2, #4294967295
 800c5d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c5dc:	f10a 0a01 	add.w	sl, sl, #1
 800c5e0:	9304      	str	r3, [sp, #16]
 800c5e2:	9307      	str	r3, [sp, #28]
 800c5e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c5e8:	931a      	str	r3, [sp, #104]	; 0x68
 800c5ea:	4654      	mov	r4, sl
 800c5ec:	2205      	movs	r2, #5
 800c5ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5f2:	4858      	ldr	r0, [pc, #352]	; (800c754 <_vfiprintf_r+0x24c>)
 800c5f4:	f7ff f8d8 	bl	800b7a8 <memchr>
 800c5f8:	9a04      	ldr	r2, [sp, #16]
 800c5fa:	b9d8      	cbnz	r0, 800c634 <_vfiprintf_r+0x12c>
 800c5fc:	06d1      	lsls	r1, r2, #27
 800c5fe:	bf44      	itt	mi
 800c600:	2320      	movmi	r3, #32
 800c602:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c606:	0713      	lsls	r3, r2, #28
 800c608:	bf44      	itt	mi
 800c60a:	232b      	movmi	r3, #43	; 0x2b
 800c60c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c610:	f89a 3000 	ldrb.w	r3, [sl]
 800c614:	2b2a      	cmp	r3, #42	; 0x2a
 800c616:	d015      	beq.n	800c644 <_vfiprintf_r+0x13c>
 800c618:	4654      	mov	r4, sl
 800c61a:	2000      	movs	r0, #0
 800c61c:	f04f 0c0a 	mov.w	ip, #10
 800c620:	9a07      	ldr	r2, [sp, #28]
 800c622:	4621      	mov	r1, r4
 800c624:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c628:	3b30      	subs	r3, #48	; 0x30
 800c62a:	2b09      	cmp	r3, #9
 800c62c:	d94e      	bls.n	800c6cc <_vfiprintf_r+0x1c4>
 800c62e:	b1b0      	cbz	r0, 800c65e <_vfiprintf_r+0x156>
 800c630:	9207      	str	r2, [sp, #28]
 800c632:	e014      	b.n	800c65e <_vfiprintf_r+0x156>
 800c634:	eba0 0308 	sub.w	r3, r0, r8
 800c638:	fa09 f303 	lsl.w	r3, r9, r3
 800c63c:	4313      	orrs	r3, r2
 800c63e:	46a2      	mov	sl, r4
 800c640:	9304      	str	r3, [sp, #16]
 800c642:	e7d2      	b.n	800c5ea <_vfiprintf_r+0xe2>
 800c644:	9b03      	ldr	r3, [sp, #12]
 800c646:	1d19      	adds	r1, r3, #4
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	9103      	str	r1, [sp, #12]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	bfbb      	ittet	lt
 800c650:	425b      	neglt	r3, r3
 800c652:	f042 0202 	orrlt.w	r2, r2, #2
 800c656:	9307      	strge	r3, [sp, #28]
 800c658:	9307      	strlt	r3, [sp, #28]
 800c65a:	bfb8      	it	lt
 800c65c:	9204      	strlt	r2, [sp, #16]
 800c65e:	7823      	ldrb	r3, [r4, #0]
 800c660:	2b2e      	cmp	r3, #46	; 0x2e
 800c662:	d10c      	bne.n	800c67e <_vfiprintf_r+0x176>
 800c664:	7863      	ldrb	r3, [r4, #1]
 800c666:	2b2a      	cmp	r3, #42	; 0x2a
 800c668:	d135      	bne.n	800c6d6 <_vfiprintf_r+0x1ce>
 800c66a:	9b03      	ldr	r3, [sp, #12]
 800c66c:	3402      	adds	r4, #2
 800c66e:	1d1a      	adds	r2, r3, #4
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	9203      	str	r2, [sp, #12]
 800c674:	2b00      	cmp	r3, #0
 800c676:	bfb8      	it	lt
 800c678:	f04f 33ff 	movlt.w	r3, #4294967295
 800c67c:	9305      	str	r3, [sp, #20]
 800c67e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c764 <_vfiprintf_r+0x25c>
 800c682:	2203      	movs	r2, #3
 800c684:	4650      	mov	r0, sl
 800c686:	7821      	ldrb	r1, [r4, #0]
 800c688:	f7ff f88e 	bl	800b7a8 <memchr>
 800c68c:	b140      	cbz	r0, 800c6a0 <_vfiprintf_r+0x198>
 800c68e:	2340      	movs	r3, #64	; 0x40
 800c690:	eba0 000a 	sub.w	r0, r0, sl
 800c694:	fa03 f000 	lsl.w	r0, r3, r0
 800c698:	9b04      	ldr	r3, [sp, #16]
 800c69a:	3401      	adds	r4, #1
 800c69c:	4303      	orrs	r3, r0
 800c69e:	9304      	str	r3, [sp, #16]
 800c6a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6a4:	2206      	movs	r2, #6
 800c6a6:	482c      	ldr	r0, [pc, #176]	; (800c758 <_vfiprintf_r+0x250>)
 800c6a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c6ac:	f7ff f87c 	bl	800b7a8 <memchr>
 800c6b0:	2800      	cmp	r0, #0
 800c6b2:	d03f      	beq.n	800c734 <_vfiprintf_r+0x22c>
 800c6b4:	4b29      	ldr	r3, [pc, #164]	; (800c75c <_vfiprintf_r+0x254>)
 800c6b6:	bb1b      	cbnz	r3, 800c700 <_vfiprintf_r+0x1f8>
 800c6b8:	9b03      	ldr	r3, [sp, #12]
 800c6ba:	3307      	adds	r3, #7
 800c6bc:	f023 0307 	bic.w	r3, r3, #7
 800c6c0:	3308      	adds	r3, #8
 800c6c2:	9303      	str	r3, [sp, #12]
 800c6c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6c6:	443b      	add	r3, r7
 800c6c8:	9309      	str	r3, [sp, #36]	; 0x24
 800c6ca:	e767      	b.n	800c59c <_vfiprintf_r+0x94>
 800c6cc:	460c      	mov	r4, r1
 800c6ce:	2001      	movs	r0, #1
 800c6d0:	fb0c 3202 	mla	r2, ip, r2, r3
 800c6d4:	e7a5      	b.n	800c622 <_vfiprintf_r+0x11a>
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	f04f 0c0a 	mov.w	ip, #10
 800c6dc:	4619      	mov	r1, r3
 800c6de:	3401      	adds	r4, #1
 800c6e0:	9305      	str	r3, [sp, #20]
 800c6e2:	4620      	mov	r0, r4
 800c6e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6e8:	3a30      	subs	r2, #48	; 0x30
 800c6ea:	2a09      	cmp	r2, #9
 800c6ec:	d903      	bls.n	800c6f6 <_vfiprintf_r+0x1ee>
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d0c5      	beq.n	800c67e <_vfiprintf_r+0x176>
 800c6f2:	9105      	str	r1, [sp, #20]
 800c6f4:	e7c3      	b.n	800c67e <_vfiprintf_r+0x176>
 800c6f6:	4604      	mov	r4, r0
 800c6f8:	2301      	movs	r3, #1
 800c6fa:	fb0c 2101 	mla	r1, ip, r1, r2
 800c6fe:	e7f0      	b.n	800c6e2 <_vfiprintf_r+0x1da>
 800c700:	ab03      	add	r3, sp, #12
 800c702:	9300      	str	r3, [sp, #0]
 800c704:	462a      	mov	r2, r5
 800c706:	4630      	mov	r0, r6
 800c708:	4b15      	ldr	r3, [pc, #84]	; (800c760 <_vfiprintf_r+0x258>)
 800c70a:	a904      	add	r1, sp, #16
 800c70c:	f7fb ff34 	bl	8008578 <_printf_float>
 800c710:	4607      	mov	r7, r0
 800c712:	1c78      	adds	r0, r7, #1
 800c714:	d1d6      	bne.n	800c6c4 <_vfiprintf_r+0x1bc>
 800c716:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c718:	07d9      	lsls	r1, r3, #31
 800c71a:	d405      	bmi.n	800c728 <_vfiprintf_r+0x220>
 800c71c:	89ab      	ldrh	r3, [r5, #12]
 800c71e:	059a      	lsls	r2, r3, #22
 800c720:	d402      	bmi.n	800c728 <_vfiprintf_r+0x220>
 800c722:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c724:	f7fb fe18 	bl	8008358 <__retarget_lock_release_recursive>
 800c728:	89ab      	ldrh	r3, [r5, #12]
 800c72a:	065b      	lsls	r3, r3, #25
 800c72c:	f53f af12 	bmi.w	800c554 <_vfiprintf_r+0x4c>
 800c730:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c732:	e711      	b.n	800c558 <_vfiprintf_r+0x50>
 800c734:	ab03      	add	r3, sp, #12
 800c736:	9300      	str	r3, [sp, #0]
 800c738:	462a      	mov	r2, r5
 800c73a:	4630      	mov	r0, r6
 800c73c:	4b08      	ldr	r3, [pc, #32]	; (800c760 <_vfiprintf_r+0x258>)
 800c73e:	a904      	add	r1, sp, #16
 800c740:	f7fc f9b6 	bl	8008ab0 <_printf_i>
 800c744:	e7e4      	b.n	800c710 <_vfiprintf_r+0x208>
 800c746:	bf00      	nop
 800c748:	0800cdf8 	.word	0x0800cdf8
 800c74c:	0800ce18 	.word	0x0800ce18
 800c750:	0800cdd8 	.word	0x0800cdd8
 800c754:	0800d2d4 	.word	0x0800d2d4
 800c758:	0800d2de 	.word	0x0800d2de
 800c75c:	08008579 	.word	0x08008579
 800c760:	0800c4e3 	.word	0x0800c4e3
 800c764:	0800d2da 	.word	0x0800d2da

0800c768 <_read_r>:
 800c768:	b538      	push	{r3, r4, r5, lr}
 800c76a:	4604      	mov	r4, r0
 800c76c:	4608      	mov	r0, r1
 800c76e:	4611      	mov	r1, r2
 800c770:	2200      	movs	r2, #0
 800c772:	4d05      	ldr	r5, [pc, #20]	; (800c788 <_read_r+0x20>)
 800c774:	602a      	str	r2, [r5, #0]
 800c776:	461a      	mov	r2, r3
 800c778:	f7f5 f8e3 	bl	8001942 <_read>
 800c77c:	1c43      	adds	r3, r0, #1
 800c77e:	d102      	bne.n	800c786 <_read_r+0x1e>
 800c780:	682b      	ldr	r3, [r5, #0]
 800c782:	b103      	cbz	r3, 800c786 <_read_r+0x1e>
 800c784:	6023      	str	r3, [r4, #0]
 800c786:	bd38      	pop	{r3, r4, r5, pc}
 800c788:	20003b24 	.word	0x20003b24

0800c78c <nan>:
 800c78c:	2000      	movs	r0, #0
 800c78e:	4901      	ldr	r1, [pc, #4]	; (800c794 <nan+0x8>)
 800c790:	4770      	bx	lr
 800c792:	bf00      	nop
 800c794:	7ff80000 	.word	0x7ff80000

0800c798 <strncmp>:
 800c798:	b510      	push	{r4, lr}
 800c79a:	b16a      	cbz	r2, 800c7b8 <strncmp+0x20>
 800c79c:	3901      	subs	r1, #1
 800c79e:	1884      	adds	r4, r0, r2
 800c7a0:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c7a4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c7a8:	4293      	cmp	r3, r2
 800c7aa:	d103      	bne.n	800c7b4 <strncmp+0x1c>
 800c7ac:	42a0      	cmp	r0, r4
 800c7ae:	d001      	beq.n	800c7b4 <strncmp+0x1c>
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d1f5      	bne.n	800c7a0 <strncmp+0x8>
 800c7b4:	1a98      	subs	r0, r3, r2
 800c7b6:	bd10      	pop	{r4, pc}
 800c7b8:	4610      	mov	r0, r2
 800c7ba:	e7fc      	b.n	800c7b6 <strncmp+0x1e>

0800c7bc <__swbuf_r>:
 800c7bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7be:	460e      	mov	r6, r1
 800c7c0:	4614      	mov	r4, r2
 800c7c2:	4605      	mov	r5, r0
 800c7c4:	b118      	cbz	r0, 800c7ce <__swbuf_r+0x12>
 800c7c6:	6983      	ldr	r3, [r0, #24]
 800c7c8:	b90b      	cbnz	r3, 800c7ce <__swbuf_r+0x12>
 800c7ca:	f7fb fd01 	bl	80081d0 <__sinit>
 800c7ce:	4b21      	ldr	r3, [pc, #132]	; (800c854 <__swbuf_r+0x98>)
 800c7d0:	429c      	cmp	r4, r3
 800c7d2:	d12b      	bne.n	800c82c <__swbuf_r+0x70>
 800c7d4:	686c      	ldr	r4, [r5, #4]
 800c7d6:	69a3      	ldr	r3, [r4, #24]
 800c7d8:	60a3      	str	r3, [r4, #8]
 800c7da:	89a3      	ldrh	r3, [r4, #12]
 800c7dc:	071a      	lsls	r2, r3, #28
 800c7de:	d52f      	bpl.n	800c840 <__swbuf_r+0x84>
 800c7e0:	6923      	ldr	r3, [r4, #16]
 800c7e2:	b36b      	cbz	r3, 800c840 <__swbuf_r+0x84>
 800c7e4:	6923      	ldr	r3, [r4, #16]
 800c7e6:	6820      	ldr	r0, [r4, #0]
 800c7e8:	b2f6      	uxtb	r6, r6
 800c7ea:	1ac0      	subs	r0, r0, r3
 800c7ec:	6963      	ldr	r3, [r4, #20]
 800c7ee:	4637      	mov	r7, r6
 800c7f0:	4283      	cmp	r3, r0
 800c7f2:	dc04      	bgt.n	800c7fe <__swbuf_r+0x42>
 800c7f4:	4621      	mov	r1, r4
 800c7f6:	4628      	mov	r0, r5
 800c7f8:	f7fe fbf2 	bl	800afe0 <_fflush_r>
 800c7fc:	bb30      	cbnz	r0, 800c84c <__swbuf_r+0x90>
 800c7fe:	68a3      	ldr	r3, [r4, #8]
 800c800:	3001      	adds	r0, #1
 800c802:	3b01      	subs	r3, #1
 800c804:	60a3      	str	r3, [r4, #8]
 800c806:	6823      	ldr	r3, [r4, #0]
 800c808:	1c5a      	adds	r2, r3, #1
 800c80a:	6022      	str	r2, [r4, #0]
 800c80c:	701e      	strb	r6, [r3, #0]
 800c80e:	6963      	ldr	r3, [r4, #20]
 800c810:	4283      	cmp	r3, r0
 800c812:	d004      	beq.n	800c81e <__swbuf_r+0x62>
 800c814:	89a3      	ldrh	r3, [r4, #12]
 800c816:	07db      	lsls	r3, r3, #31
 800c818:	d506      	bpl.n	800c828 <__swbuf_r+0x6c>
 800c81a:	2e0a      	cmp	r6, #10
 800c81c:	d104      	bne.n	800c828 <__swbuf_r+0x6c>
 800c81e:	4621      	mov	r1, r4
 800c820:	4628      	mov	r0, r5
 800c822:	f7fe fbdd 	bl	800afe0 <_fflush_r>
 800c826:	b988      	cbnz	r0, 800c84c <__swbuf_r+0x90>
 800c828:	4638      	mov	r0, r7
 800c82a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c82c:	4b0a      	ldr	r3, [pc, #40]	; (800c858 <__swbuf_r+0x9c>)
 800c82e:	429c      	cmp	r4, r3
 800c830:	d101      	bne.n	800c836 <__swbuf_r+0x7a>
 800c832:	68ac      	ldr	r4, [r5, #8]
 800c834:	e7cf      	b.n	800c7d6 <__swbuf_r+0x1a>
 800c836:	4b09      	ldr	r3, [pc, #36]	; (800c85c <__swbuf_r+0xa0>)
 800c838:	429c      	cmp	r4, r3
 800c83a:	bf08      	it	eq
 800c83c:	68ec      	ldreq	r4, [r5, #12]
 800c83e:	e7ca      	b.n	800c7d6 <__swbuf_r+0x1a>
 800c840:	4621      	mov	r1, r4
 800c842:	4628      	mov	r0, r5
 800c844:	f000 f81a 	bl	800c87c <__swsetup_r>
 800c848:	2800      	cmp	r0, #0
 800c84a:	d0cb      	beq.n	800c7e4 <__swbuf_r+0x28>
 800c84c:	f04f 37ff 	mov.w	r7, #4294967295
 800c850:	e7ea      	b.n	800c828 <__swbuf_r+0x6c>
 800c852:	bf00      	nop
 800c854:	0800cdf8 	.word	0x0800cdf8
 800c858:	0800ce18 	.word	0x0800ce18
 800c85c:	0800cdd8 	.word	0x0800cdd8

0800c860 <__ascii_wctomb>:
 800c860:	4603      	mov	r3, r0
 800c862:	4608      	mov	r0, r1
 800c864:	b141      	cbz	r1, 800c878 <__ascii_wctomb+0x18>
 800c866:	2aff      	cmp	r2, #255	; 0xff
 800c868:	d904      	bls.n	800c874 <__ascii_wctomb+0x14>
 800c86a:	228a      	movs	r2, #138	; 0x8a
 800c86c:	f04f 30ff 	mov.w	r0, #4294967295
 800c870:	601a      	str	r2, [r3, #0]
 800c872:	4770      	bx	lr
 800c874:	2001      	movs	r0, #1
 800c876:	700a      	strb	r2, [r1, #0]
 800c878:	4770      	bx	lr
	...

0800c87c <__swsetup_r>:
 800c87c:	4b32      	ldr	r3, [pc, #200]	; (800c948 <__swsetup_r+0xcc>)
 800c87e:	b570      	push	{r4, r5, r6, lr}
 800c880:	681d      	ldr	r5, [r3, #0]
 800c882:	4606      	mov	r6, r0
 800c884:	460c      	mov	r4, r1
 800c886:	b125      	cbz	r5, 800c892 <__swsetup_r+0x16>
 800c888:	69ab      	ldr	r3, [r5, #24]
 800c88a:	b913      	cbnz	r3, 800c892 <__swsetup_r+0x16>
 800c88c:	4628      	mov	r0, r5
 800c88e:	f7fb fc9f 	bl	80081d0 <__sinit>
 800c892:	4b2e      	ldr	r3, [pc, #184]	; (800c94c <__swsetup_r+0xd0>)
 800c894:	429c      	cmp	r4, r3
 800c896:	d10f      	bne.n	800c8b8 <__swsetup_r+0x3c>
 800c898:	686c      	ldr	r4, [r5, #4]
 800c89a:	89a3      	ldrh	r3, [r4, #12]
 800c89c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c8a0:	0719      	lsls	r1, r3, #28
 800c8a2:	d42c      	bmi.n	800c8fe <__swsetup_r+0x82>
 800c8a4:	06dd      	lsls	r5, r3, #27
 800c8a6:	d411      	bmi.n	800c8cc <__swsetup_r+0x50>
 800c8a8:	2309      	movs	r3, #9
 800c8aa:	6033      	str	r3, [r6, #0]
 800c8ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c8b0:	f04f 30ff 	mov.w	r0, #4294967295
 800c8b4:	81a3      	strh	r3, [r4, #12]
 800c8b6:	e03e      	b.n	800c936 <__swsetup_r+0xba>
 800c8b8:	4b25      	ldr	r3, [pc, #148]	; (800c950 <__swsetup_r+0xd4>)
 800c8ba:	429c      	cmp	r4, r3
 800c8bc:	d101      	bne.n	800c8c2 <__swsetup_r+0x46>
 800c8be:	68ac      	ldr	r4, [r5, #8]
 800c8c0:	e7eb      	b.n	800c89a <__swsetup_r+0x1e>
 800c8c2:	4b24      	ldr	r3, [pc, #144]	; (800c954 <__swsetup_r+0xd8>)
 800c8c4:	429c      	cmp	r4, r3
 800c8c6:	bf08      	it	eq
 800c8c8:	68ec      	ldreq	r4, [r5, #12]
 800c8ca:	e7e6      	b.n	800c89a <__swsetup_r+0x1e>
 800c8cc:	0758      	lsls	r0, r3, #29
 800c8ce:	d512      	bpl.n	800c8f6 <__swsetup_r+0x7a>
 800c8d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c8d2:	b141      	cbz	r1, 800c8e6 <__swsetup_r+0x6a>
 800c8d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c8d8:	4299      	cmp	r1, r3
 800c8da:	d002      	beq.n	800c8e2 <__swsetup_r+0x66>
 800c8dc:	4630      	mov	r0, r6
 800c8de:	f7ff fc43 	bl	800c168 <_free_r>
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	6363      	str	r3, [r4, #52]	; 0x34
 800c8e6:	89a3      	ldrh	r3, [r4, #12]
 800c8e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c8ec:	81a3      	strh	r3, [r4, #12]
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	6063      	str	r3, [r4, #4]
 800c8f2:	6923      	ldr	r3, [r4, #16]
 800c8f4:	6023      	str	r3, [r4, #0]
 800c8f6:	89a3      	ldrh	r3, [r4, #12]
 800c8f8:	f043 0308 	orr.w	r3, r3, #8
 800c8fc:	81a3      	strh	r3, [r4, #12]
 800c8fe:	6923      	ldr	r3, [r4, #16]
 800c900:	b94b      	cbnz	r3, 800c916 <__swsetup_r+0x9a>
 800c902:	89a3      	ldrh	r3, [r4, #12]
 800c904:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c908:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c90c:	d003      	beq.n	800c916 <__swsetup_r+0x9a>
 800c90e:	4621      	mov	r1, r4
 800c910:	4630      	mov	r0, r6
 800c912:	f000 f84d 	bl	800c9b0 <__smakebuf_r>
 800c916:	89a0      	ldrh	r0, [r4, #12]
 800c918:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c91c:	f010 0301 	ands.w	r3, r0, #1
 800c920:	d00a      	beq.n	800c938 <__swsetup_r+0xbc>
 800c922:	2300      	movs	r3, #0
 800c924:	60a3      	str	r3, [r4, #8]
 800c926:	6963      	ldr	r3, [r4, #20]
 800c928:	425b      	negs	r3, r3
 800c92a:	61a3      	str	r3, [r4, #24]
 800c92c:	6923      	ldr	r3, [r4, #16]
 800c92e:	b943      	cbnz	r3, 800c942 <__swsetup_r+0xc6>
 800c930:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c934:	d1ba      	bne.n	800c8ac <__swsetup_r+0x30>
 800c936:	bd70      	pop	{r4, r5, r6, pc}
 800c938:	0781      	lsls	r1, r0, #30
 800c93a:	bf58      	it	pl
 800c93c:	6963      	ldrpl	r3, [r4, #20]
 800c93e:	60a3      	str	r3, [r4, #8]
 800c940:	e7f4      	b.n	800c92c <__swsetup_r+0xb0>
 800c942:	2000      	movs	r0, #0
 800c944:	e7f7      	b.n	800c936 <__swsetup_r+0xba>
 800c946:	bf00      	nop
 800c948:	2000000c 	.word	0x2000000c
 800c94c:	0800cdf8 	.word	0x0800cdf8
 800c950:	0800ce18 	.word	0x0800ce18
 800c954:	0800cdd8 	.word	0x0800cdd8

0800c958 <abort>:
 800c958:	2006      	movs	r0, #6
 800c95a:	b508      	push	{r3, lr}
 800c95c:	f000 f8d0 	bl	800cb00 <raise>
 800c960:	2001      	movs	r0, #1
 800c962:	f7f4 ffe4 	bl	800192e <_exit>

0800c966 <__swhatbuf_r>:
 800c966:	b570      	push	{r4, r5, r6, lr}
 800c968:	460e      	mov	r6, r1
 800c96a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c96e:	4614      	mov	r4, r2
 800c970:	2900      	cmp	r1, #0
 800c972:	461d      	mov	r5, r3
 800c974:	b096      	sub	sp, #88	; 0x58
 800c976:	da07      	bge.n	800c988 <__swhatbuf_r+0x22>
 800c978:	2300      	movs	r3, #0
 800c97a:	602b      	str	r3, [r5, #0]
 800c97c:	89b3      	ldrh	r3, [r6, #12]
 800c97e:	061a      	lsls	r2, r3, #24
 800c980:	d410      	bmi.n	800c9a4 <__swhatbuf_r+0x3e>
 800c982:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c986:	e00e      	b.n	800c9a6 <__swhatbuf_r+0x40>
 800c988:	466a      	mov	r2, sp
 800c98a:	f000 f8d5 	bl	800cb38 <_fstat_r>
 800c98e:	2800      	cmp	r0, #0
 800c990:	dbf2      	blt.n	800c978 <__swhatbuf_r+0x12>
 800c992:	9a01      	ldr	r2, [sp, #4]
 800c994:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c998:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c99c:	425a      	negs	r2, r3
 800c99e:	415a      	adcs	r2, r3
 800c9a0:	602a      	str	r2, [r5, #0]
 800c9a2:	e7ee      	b.n	800c982 <__swhatbuf_r+0x1c>
 800c9a4:	2340      	movs	r3, #64	; 0x40
 800c9a6:	2000      	movs	r0, #0
 800c9a8:	6023      	str	r3, [r4, #0]
 800c9aa:	b016      	add	sp, #88	; 0x58
 800c9ac:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c9b0 <__smakebuf_r>:
 800c9b0:	898b      	ldrh	r3, [r1, #12]
 800c9b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c9b4:	079d      	lsls	r5, r3, #30
 800c9b6:	4606      	mov	r6, r0
 800c9b8:	460c      	mov	r4, r1
 800c9ba:	d507      	bpl.n	800c9cc <__smakebuf_r+0x1c>
 800c9bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c9c0:	6023      	str	r3, [r4, #0]
 800c9c2:	6123      	str	r3, [r4, #16]
 800c9c4:	2301      	movs	r3, #1
 800c9c6:	6163      	str	r3, [r4, #20]
 800c9c8:	b002      	add	sp, #8
 800c9ca:	bd70      	pop	{r4, r5, r6, pc}
 800c9cc:	466a      	mov	r2, sp
 800c9ce:	ab01      	add	r3, sp, #4
 800c9d0:	f7ff ffc9 	bl	800c966 <__swhatbuf_r>
 800c9d4:	9900      	ldr	r1, [sp, #0]
 800c9d6:	4605      	mov	r5, r0
 800c9d8:	4630      	mov	r0, r6
 800c9da:	f7fb fcd5 	bl	8008388 <_malloc_r>
 800c9de:	b948      	cbnz	r0, 800c9f4 <__smakebuf_r+0x44>
 800c9e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9e4:	059a      	lsls	r2, r3, #22
 800c9e6:	d4ef      	bmi.n	800c9c8 <__smakebuf_r+0x18>
 800c9e8:	f023 0303 	bic.w	r3, r3, #3
 800c9ec:	f043 0302 	orr.w	r3, r3, #2
 800c9f0:	81a3      	strh	r3, [r4, #12]
 800c9f2:	e7e3      	b.n	800c9bc <__smakebuf_r+0xc>
 800c9f4:	4b0d      	ldr	r3, [pc, #52]	; (800ca2c <__smakebuf_r+0x7c>)
 800c9f6:	62b3      	str	r3, [r6, #40]	; 0x28
 800c9f8:	89a3      	ldrh	r3, [r4, #12]
 800c9fa:	6020      	str	r0, [r4, #0]
 800c9fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca00:	81a3      	strh	r3, [r4, #12]
 800ca02:	9b00      	ldr	r3, [sp, #0]
 800ca04:	6120      	str	r0, [r4, #16]
 800ca06:	6163      	str	r3, [r4, #20]
 800ca08:	9b01      	ldr	r3, [sp, #4]
 800ca0a:	b15b      	cbz	r3, 800ca24 <__smakebuf_r+0x74>
 800ca0c:	4630      	mov	r0, r6
 800ca0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ca12:	f000 f8a3 	bl	800cb5c <_isatty_r>
 800ca16:	b128      	cbz	r0, 800ca24 <__smakebuf_r+0x74>
 800ca18:	89a3      	ldrh	r3, [r4, #12]
 800ca1a:	f023 0303 	bic.w	r3, r3, #3
 800ca1e:	f043 0301 	orr.w	r3, r3, #1
 800ca22:	81a3      	strh	r3, [r4, #12]
 800ca24:	89a0      	ldrh	r0, [r4, #12]
 800ca26:	4305      	orrs	r5, r0
 800ca28:	81a5      	strh	r5, [r4, #12]
 800ca2a:	e7cd      	b.n	800c9c8 <__smakebuf_r+0x18>
 800ca2c:	08008169 	.word	0x08008169

0800ca30 <memmove>:
 800ca30:	4288      	cmp	r0, r1
 800ca32:	b510      	push	{r4, lr}
 800ca34:	eb01 0402 	add.w	r4, r1, r2
 800ca38:	d902      	bls.n	800ca40 <memmove+0x10>
 800ca3a:	4284      	cmp	r4, r0
 800ca3c:	4623      	mov	r3, r4
 800ca3e:	d807      	bhi.n	800ca50 <memmove+0x20>
 800ca40:	1e43      	subs	r3, r0, #1
 800ca42:	42a1      	cmp	r1, r4
 800ca44:	d008      	beq.n	800ca58 <memmove+0x28>
 800ca46:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ca4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ca4e:	e7f8      	b.n	800ca42 <memmove+0x12>
 800ca50:	4601      	mov	r1, r0
 800ca52:	4402      	add	r2, r0
 800ca54:	428a      	cmp	r2, r1
 800ca56:	d100      	bne.n	800ca5a <memmove+0x2a>
 800ca58:	bd10      	pop	{r4, pc}
 800ca5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ca5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ca62:	e7f7      	b.n	800ca54 <memmove+0x24>

0800ca64 <_realloc_r>:
 800ca64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca66:	4607      	mov	r7, r0
 800ca68:	4614      	mov	r4, r2
 800ca6a:	460e      	mov	r6, r1
 800ca6c:	b921      	cbnz	r1, 800ca78 <_realloc_r+0x14>
 800ca6e:	4611      	mov	r1, r2
 800ca70:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ca74:	f7fb bc88 	b.w	8008388 <_malloc_r>
 800ca78:	b922      	cbnz	r2, 800ca84 <_realloc_r+0x20>
 800ca7a:	f7ff fb75 	bl	800c168 <_free_r>
 800ca7e:	4625      	mov	r5, r4
 800ca80:	4628      	mov	r0, r5
 800ca82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca84:	f000 f87a 	bl	800cb7c <_malloc_usable_size_r>
 800ca88:	42a0      	cmp	r0, r4
 800ca8a:	d20f      	bcs.n	800caac <_realloc_r+0x48>
 800ca8c:	4621      	mov	r1, r4
 800ca8e:	4638      	mov	r0, r7
 800ca90:	f7fb fc7a 	bl	8008388 <_malloc_r>
 800ca94:	4605      	mov	r5, r0
 800ca96:	2800      	cmp	r0, #0
 800ca98:	d0f2      	beq.n	800ca80 <_realloc_r+0x1c>
 800ca9a:	4631      	mov	r1, r6
 800ca9c:	4622      	mov	r2, r4
 800ca9e:	f7fb fc5c 	bl	800835a <memcpy>
 800caa2:	4631      	mov	r1, r6
 800caa4:	4638      	mov	r0, r7
 800caa6:	f7ff fb5f 	bl	800c168 <_free_r>
 800caaa:	e7e9      	b.n	800ca80 <_realloc_r+0x1c>
 800caac:	4635      	mov	r5, r6
 800caae:	e7e7      	b.n	800ca80 <_realloc_r+0x1c>

0800cab0 <_raise_r>:
 800cab0:	291f      	cmp	r1, #31
 800cab2:	b538      	push	{r3, r4, r5, lr}
 800cab4:	4604      	mov	r4, r0
 800cab6:	460d      	mov	r5, r1
 800cab8:	d904      	bls.n	800cac4 <_raise_r+0x14>
 800caba:	2316      	movs	r3, #22
 800cabc:	6003      	str	r3, [r0, #0]
 800cabe:	f04f 30ff 	mov.w	r0, #4294967295
 800cac2:	bd38      	pop	{r3, r4, r5, pc}
 800cac4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cac6:	b112      	cbz	r2, 800cace <_raise_r+0x1e>
 800cac8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cacc:	b94b      	cbnz	r3, 800cae2 <_raise_r+0x32>
 800cace:	4620      	mov	r0, r4
 800cad0:	f000 f830 	bl	800cb34 <_getpid_r>
 800cad4:	462a      	mov	r2, r5
 800cad6:	4601      	mov	r1, r0
 800cad8:	4620      	mov	r0, r4
 800cada:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cade:	f000 b817 	b.w	800cb10 <_kill_r>
 800cae2:	2b01      	cmp	r3, #1
 800cae4:	d00a      	beq.n	800cafc <_raise_r+0x4c>
 800cae6:	1c59      	adds	r1, r3, #1
 800cae8:	d103      	bne.n	800caf2 <_raise_r+0x42>
 800caea:	2316      	movs	r3, #22
 800caec:	6003      	str	r3, [r0, #0]
 800caee:	2001      	movs	r0, #1
 800caf0:	e7e7      	b.n	800cac2 <_raise_r+0x12>
 800caf2:	2400      	movs	r4, #0
 800caf4:	4628      	mov	r0, r5
 800caf6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cafa:	4798      	blx	r3
 800cafc:	2000      	movs	r0, #0
 800cafe:	e7e0      	b.n	800cac2 <_raise_r+0x12>

0800cb00 <raise>:
 800cb00:	4b02      	ldr	r3, [pc, #8]	; (800cb0c <raise+0xc>)
 800cb02:	4601      	mov	r1, r0
 800cb04:	6818      	ldr	r0, [r3, #0]
 800cb06:	f7ff bfd3 	b.w	800cab0 <_raise_r>
 800cb0a:	bf00      	nop
 800cb0c:	2000000c 	.word	0x2000000c

0800cb10 <_kill_r>:
 800cb10:	b538      	push	{r3, r4, r5, lr}
 800cb12:	2300      	movs	r3, #0
 800cb14:	4d06      	ldr	r5, [pc, #24]	; (800cb30 <_kill_r+0x20>)
 800cb16:	4604      	mov	r4, r0
 800cb18:	4608      	mov	r0, r1
 800cb1a:	4611      	mov	r1, r2
 800cb1c:	602b      	str	r3, [r5, #0]
 800cb1e:	f7f4 fef6 	bl	800190e <_kill>
 800cb22:	1c43      	adds	r3, r0, #1
 800cb24:	d102      	bne.n	800cb2c <_kill_r+0x1c>
 800cb26:	682b      	ldr	r3, [r5, #0]
 800cb28:	b103      	cbz	r3, 800cb2c <_kill_r+0x1c>
 800cb2a:	6023      	str	r3, [r4, #0]
 800cb2c:	bd38      	pop	{r3, r4, r5, pc}
 800cb2e:	bf00      	nop
 800cb30:	20003b24 	.word	0x20003b24

0800cb34 <_getpid_r>:
 800cb34:	f7f4 bee4 	b.w	8001900 <_getpid>

0800cb38 <_fstat_r>:
 800cb38:	b538      	push	{r3, r4, r5, lr}
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	4d06      	ldr	r5, [pc, #24]	; (800cb58 <_fstat_r+0x20>)
 800cb3e:	4604      	mov	r4, r0
 800cb40:	4608      	mov	r0, r1
 800cb42:	4611      	mov	r1, r2
 800cb44:	602b      	str	r3, [r5, #0]
 800cb46:	f7f4 ff40 	bl	80019ca <_fstat>
 800cb4a:	1c43      	adds	r3, r0, #1
 800cb4c:	d102      	bne.n	800cb54 <_fstat_r+0x1c>
 800cb4e:	682b      	ldr	r3, [r5, #0]
 800cb50:	b103      	cbz	r3, 800cb54 <_fstat_r+0x1c>
 800cb52:	6023      	str	r3, [r4, #0]
 800cb54:	bd38      	pop	{r3, r4, r5, pc}
 800cb56:	bf00      	nop
 800cb58:	20003b24 	.word	0x20003b24

0800cb5c <_isatty_r>:
 800cb5c:	b538      	push	{r3, r4, r5, lr}
 800cb5e:	2300      	movs	r3, #0
 800cb60:	4d05      	ldr	r5, [pc, #20]	; (800cb78 <_isatty_r+0x1c>)
 800cb62:	4604      	mov	r4, r0
 800cb64:	4608      	mov	r0, r1
 800cb66:	602b      	str	r3, [r5, #0]
 800cb68:	f7f4 ff3e 	bl	80019e8 <_isatty>
 800cb6c:	1c43      	adds	r3, r0, #1
 800cb6e:	d102      	bne.n	800cb76 <_isatty_r+0x1a>
 800cb70:	682b      	ldr	r3, [r5, #0]
 800cb72:	b103      	cbz	r3, 800cb76 <_isatty_r+0x1a>
 800cb74:	6023      	str	r3, [r4, #0]
 800cb76:	bd38      	pop	{r3, r4, r5, pc}
 800cb78:	20003b24 	.word	0x20003b24

0800cb7c <_malloc_usable_size_r>:
 800cb7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb80:	1f18      	subs	r0, r3, #4
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	bfbc      	itt	lt
 800cb86:	580b      	ldrlt	r3, [r1, r0]
 800cb88:	18c0      	addlt	r0, r0, r3
 800cb8a:	4770      	bx	lr

0800cb8c <_init>:
 800cb8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb8e:	bf00      	nop
 800cb90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb92:	bc08      	pop	{r3}
 800cb94:	469e      	mov	lr, r3
 800cb96:	4770      	bx	lr

0800cb98 <_fini>:
 800cb98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb9a:	bf00      	nop
 800cb9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb9e:	bc08      	pop	{r3}
 800cba0:	469e      	mov	lr, r3
 800cba2:	4770      	bx	lr
