//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {

static const unsigned ImplicitList1[] = { Alpha::R30, 0 };
static const unsigned ImplicitList2[] = { Alpha::R29, 0 };
static const unsigned ImplicitList3[] = { Alpha::R0, Alpha::R1, Alpha::R2, Alpha::R3, Alpha::R4, Alpha::R5, Alpha::R6, Alpha::R7, Alpha::R8, Alpha::R16, Alpha::R17, Alpha::R18, Alpha::R19, Alpha::R20, Alpha::R21, Alpha::R22, Alpha::R23, Alpha::R24, Alpha::R25, Alpha::R26, Alpha::R27, Alpha::R28, Alpha::R29, Alpha::F0, Alpha::F1, Alpha::F10, Alpha::F11, Alpha::F12, Alpha::F13, Alpha::F14, Alpha::F15, Alpha::F16, Alpha::F17, Alpha::F18, Alpha::F19, Alpha::F20, Alpha::F21, Alpha::F22, Alpha::F23, Alpha::F24, Alpha::F25, Alpha::F26, Alpha::F27, Alpha::F28, Alpha::F29, Alpha::F30, 0 };
static const unsigned ImplicitList4[] = { Alpha::R27, Alpha::R29, 0 };
static const unsigned ImplicitList5[] = { Alpha::R24, Alpha::R25, Alpha::R27, 0 };
static const unsigned ImplicitList6[] = { Alpha::R23, Alpha::R24, Alpha::R25, Alpha::R27, Alpha::R28, 0 };
static const unsigned ImplicitList7[] = { Alpha::R28, 0 };
static const unsigned ImplicitList8[] = { Alpha::R26, 0 };

static const TargetOperandInfo OperandInfo2[] = { { Alpha::GPRCRegClassID, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo3[] = { { Alpha::GPRCRegClassID, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo4[] = { { Alpha::F4RCRegClassID, 0, 0 }, { Alpha::F4RCRegClassID, 0, 0 }, { Alpha::F4RCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo5[] = { { Alpha::F8RCRegClassID, 0, 0 }, { Alpha::F8RCRegClassID, 0, 0 }, { Alpha::F8RCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo6[] = { { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo7[] = { { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo8[] = { { 0, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo9[] = { { Alpha::GPRCRegClassID, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo10[] = { { Alpha::GPRCRegClassID, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, { 0, 0, 0 }, { Alpha::GPRCRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo11[] = { { Alpha::GPRCRegClassID, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, { Alpha::GPRCRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo12[] = { { 0, 0, 0 }, { Alpha::F8RCRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo13[] = { { Alpha::F4RCRegClassID, 0, 0 }, { Alpha::F8RCRegClassID, 0, 0 }, { Alpha::F4RCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo14[] = { { Alpha::F8RCRegClassID, 0, 0 }, { Alpha::F4RCRegClassID, 0, 0 }, { Alpha::F8RCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo15[] = { { Alpha::GPRCRegClassID, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo16[] = { { Alpha::F4RCRegClassID, 0, 0 }, { Alpha::F8RCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo17[] = { { Alpha::F8RCRegClassID, 0, 0 }, { Alpha::F8RCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo18[] = { { Alpha::F8RCRegClassID, 0, 0 }, { Alpha::F4RCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo19[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo20[] = { { Alpha::F4RCRegClassID, 0, 0 }, { Alpha::F4RCRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { Alpha::F4RCRegClassID, 0, 0 }, { Alpha::F8RCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo21[] = { { Alpha::F8RCRegClassID, 0, 0 }, { Alpha::F8RCRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { Alpha::F8RCRegClassID, 0, 0 }, { Alpha::F8RCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo22[] = { { Alpha::GPRCRegClassID, 0, 0 }, { Alpha::F4RCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo23[] = { { Alpha::GPRCRegClassID, 0, 0 }, { Alpha::F8RCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo24[] = { { 0, 0, 0 }, { 0, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo25[] = { { Alpha::F4RCRegClassID, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo26[] = { { Alpha::F8RCRegClassID, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo27[] = { { Alpha::GPRCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo28[] = { { Alpha::GPRCRegClassID, 0, 0 }, { 0, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo29[] = { { Alpha::GPRCRegClassID, 0, 0 }, { 0, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo30[] = { { Alpha::F4RCRegClassID, 0, 0 }, { 0, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo31[] = { { Alpha::F8RCRegClassID, 0, 0 }, { 0, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo32[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo33[] = { { Alpha::F4RCRegClassID, 0, 0 }, { Alpha::F4RCRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo34[] = { { Alpha::GPRCRegClassID, 0, 0 }, { Alpha::GPRCRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { Alpha::GPRCRegClassID, 0, 0 }, };

static const TargetInstrDesc AlphaInsts[] = {
  { 0,	0,	0,	0,	"PHI", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	"INLINEASM", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	"DBG_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #2 = DBG_LABEL
  { 3,	1,	0,	0,	"EH_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	"GC_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	"DECLARE", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #5 = DECLARE
  { 6,	3,	1,	0,	"EXTRACT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo19 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	"INSERT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	"IMPLICIT_DEF", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	"SUBREG_TO_REG", 0, 0, NULL, NULL, NULL, OperandInfo32 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	13,	"ADDLi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #10 = ADDLi
  { 11,	3,	1,	13,	"ADDLr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #11 = ADDLr
  { 12,	3,	1,	13,	"ADDQi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #12 = ADDQi
  { 13,	3,	1,	13,	"ADDQr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #13 = ADDQr
  { 14,	3,	1,	2,	"ADDS", 0, 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #14 = ADDS
  { 15,	3,	1,	2,	"ADDT", 0, 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #15 = ADDT
  { 16,	2,	0,	25,	"ADJUSTSTACKDOWN", 0, 0, ImplicitList1, ImplicitList1, NULL, OperandInfo6 },  // Inst #16 = ADJUSTSTACKDOWN
  { 17,	1,	0,	25,	"ADJUSTSTACKUP", 0, 0, ImplicitList1, ImplicitList1, NULL, OperandInfo7 },  // Inst #17 = ADJUSTSTACKUP
  { 18,	1,	0,	25,	"ALTENT", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #18 = ALTENT
  { 19,	3,	1,	16,	"ANDi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #19 = ANDi
  { 20,	3,	1,	16,	"ANDr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #20 = ANDr
  { 21,	3,	0,	14,	"BEQ", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #21 = BEQ
  { 22,	3,	0,	14,	"BGE", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #22 = BGE
  { 23,	3,	0,	14,	"BGT", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #23 = BGT
  { 24,	3,	1,	16,	"BICi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #24 = BICi
  { 25,	3,	1,	16,	"BICr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #25 = BICr
  { 26,	3,	1,	16,	"BISi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #26 = BISi
  { 27,	3,	1,	16,	"BISr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #27 = BISr
  { 28,	3,	0,	14,	"BLBC", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #28 = BLBC
  { 29,	3,	0,	14,	"BLBS", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #29 = BLBS
  { 30,	3,	0,	14,	"BLE", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #30 = BLE
  { 31,	3,	0,	14,	"BLT", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #31 = BLT
  { 32,	3,	0,	14,	"BNE", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #32 = BNE
  { 33,	1,	0,	28,	"BR", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #33 = BR
  { 34,	1,	0,	22,	"BSR", 0|(1<<TID::Branch)|(1<<TID::Call)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList2, ImplicitList3, NULL, OperandInfo7 },  // Inst #34 = BSR
  { 35,	4,	1,	25,	"CAS32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #35 = CAS32
  { 36,	4,	1,	25,	"CAS64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #36 = CAS64
  { 37,	4,	1,	1,	"CMOVEQi", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #37 = CMOVEQi
  { 38,	4,	1,	1,	"CMOVEQr", 0, 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #38 = CMOVEQr
  { 39,	4,	1,	1,	"CMOVGEi", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #39 = CMOVGEi
  { 40,	4,	1,	1,	"CMOVGEr", 0, 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #40 = CMOVGEr
  { 41,	4,	1,	1,	"CMOVGTi", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #41 = CMOVGTi
  { 42,	4,	1,	1,	"CMOVGTr", 0, 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #42 = CMOVGTr
  { 43,	4,	1,	1,	"CMOVLBCi", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #43 = CMOVLBCi
  { 44,	4,	1,	1,	"CMOVLBCr", 0, 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #44 = CMOVLBCr
  { 45,	4,	1,	1,	"CMOVLBSi", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #45 = CMOVLBSi
  { 46,	4,	1,	1,	"CMOVLBSr", 0, 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #46 = CMOVLBSr
  { 47,	4,	1,	1,	"CMOVLEi", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #47 = CMOVLEi
  { 48,	4,	1,	1,	"CMOVLEr", 0, 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #48 = CMOVLEr
  { 49,	4,	1,	1,	"CMOVLTi", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #49 = CMOVLTi
  { 50,	4,	1,	1,	"CMOVLTr", 0, 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #50 = CMOVLTr
  { 51,	4,	1,	1,	"CMOVNEi", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #51 = CMOVNEi
  { 52,	4,	1,	1,	"CMOVNEr", 0, 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #52 = CMOVNEr
  { 53,	3,	1,	16,	"CMPBGE", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #53 = CMPBGE
  { 54,	3,	1,	16,	"CMPBGEi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #54 = CMPBGEi
  { 55,	3,	1,	13,	"CMPEQ", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #55 = CMPEQ
  { 56,	3,	1,	13,	"CMPEQi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #56 = CMPEQi
  { 57,	3,	1,	13,	"CMPLE", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #57 = CMPLE
  { 58,	3,	1,	13,	"CMPLEi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #58 = CMPLEi
  { 59,	3,	1,	13,	"CMPLT", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #59 = CMPLT
  { 60,	3,	1,	13,	"CMPLTi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #60 = CMPLTi
  { 61,	3,	1,	2,	"CMPTEQ", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #61 = CMPTEQ
  { 62,	3,	1,	2,	"CMPTLE", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #62 = CMPTLE
  { 63,	3,	1,	2,	"CMPTLT", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #63 = CMPTLT
  { 64,	3,	1,	2,	"CMPTUN", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #64 = CMPTUN
  { 65,	3,	1,	13,	"CMPULE", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #65 = CMPULE
  { 66,	3,	1,	13,	"CMPULEi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #66 = CMPULEi
  { 67,	3,	1,	13,	"CMPULT", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #67 = CMPULT
  { 68,	3,	1,	13,	"CMPULTi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #68 = CMPULTi
  { 69,	3,	0,	3,	"COND_BRANCH_F", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #69 = COND_BRANCH_F
  { 70,	3,	0,	14,	"COND_BRANCH_I", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #70 = COND_BRANCH_I
  { 71,	3,	1,	2,	"CPYSES", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #71 = CPYSES
  { 72,	3,	1,	2,	"CPYSESt", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #72 = CPYSESt
  { 73,	3,	1,	2,	"CPYSET", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #73 = CPYSET
  { 74,	3,	1,	2,	"CPYSNS", 0, 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #74 = CPYSNS
  { 75,	3,	1,	2,	"CPYSNSt", 0, 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #75 = CPYSNSt
  { 76,	3,	1,	2,	"CPYSNT", 0, 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #76 = CPYSNT
  { 77,	3,	1,	2,	"CPYSNTs", 0, 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #77 = CPYSNTs
  { 78,	3,	1,	2,	"CPYSS", 0, 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #78 = CPYSS
  { 79,	3,	1,	2,	"CPYSSt", 0, 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #79 = CPYSSt
  { 80,	3,	1,	2,	"CPYST", 0, 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #80 = CPYST
  { 81,	3,	1,	2,	"CPYSTs", 0, 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #81 = CPYSTs
  { 82,	2,	1,	17,	"CTLZ", 0, 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #82 = CTLZ
  { 83,	2,	1,	17,	"CTPOP", 0, 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #83 = CTPOP
  { 84,	2,	1,	17,	"CTTZ", 0, 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #84 = CTTZ
  { 85,	2,	1,	2,	"CVTQS", 0, 0, NULL, NULL, NULL, OperandInfo16 },  // Inst #85 = CVTQS
  { 86,	2,	1,	2,	"CVTQT", 0, 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #86 = CVTQT
  { 87,	2,	1,	2,	"CVTST", 0, 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #87 = CVTST
  { 88,	2,	1,	2,	"CVTTQ", 0, 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #88 = CVTTQ
  { 89,	2,	1,	2,	"CVTTS", 0, 0, NULL, NULL, NULL, OperandInfo16 },  // Inst #89 = CVTTS
  { 90,	3,	1,	5,	"DIVS", 0, 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #90 = DIVS
  { 91,	3,	1,	6,	"DIVT", 0, 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #91 = DIVT
  { 92,	3,	1,	16,	"EQVi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #92 = EQVi
  { 93,	3,	1,	16,	"EQVr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #93 = EQVr
  { 94,	3,	1,	19,	"EXTBL", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #94 = EXTBL
  { 95,	3,	1,	19,	"EXTLL", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #95 = EXTLL
  { 96,	3,	1,	19,	"EXTWL", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #96 = EXTWL
  { 97,	3,	0,	3,	"FBEQ", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #97 = FBEQ
  { 98,	3,	0,	3,	"FBGE", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #98 = FBGE
  { 99,	3,	0,	3,	"FBGT", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #99 = FBGT
  { 100,	3,	0,	3,	"FBLE", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #100 = FBLE
  { 101,	3,	0,	3,	"FBLT", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #101 = FBLT
  { 102,	3,	0,	3,	"FBNE", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #102 = FBNE
  { 103,	4,	1,	4,	"FCMOVEQS", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #103 = FCMOVEQS
  { 104,	4,	1,	4,	"FCMOVEQT", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo21 },  // Inst #104 = FCMOVEQT
  { 105,	4,	1,	4,	"FCMOVGES", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #105 = FCMOVGES
  { 106,	4,	1,	4,	"FCMOVGET", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo21 },  // Inst #106 = FCMOVGET
  { 107,	4,	1,	4,	"FCMOVGTS", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #107 = FCMOVGTS
  { 108,	4,	1,	4,	"FCMOVGTT", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo21 },  // Inst #108 = FCMOVGTT
  { 109,	4,	1,	4,	"FCMOVLES", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #109 = FCMOVLES
  { 110,	4,	1,	4,	"FCMOVLET", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo21 },  // Inst #110 = FCMOVLET
  { 111,	4,	1,	4,	"FCMOVLTS", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #111 = FCMOVLTS
  { 112,	4,	1,	4,	"FCMOVLTT", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo21 },  // Inst #112 = FCMOVLTT
  { 113,	4,	1,	4,	"FCMOVNES", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #113 = FCMOVNES
  { 114,	4,	1,	4,	"FCMOVNET", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo21 },  // Inst #114 = FCMOVNET
  { 115,	2,	1,	12,	"FTOIS", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #115 = FTOIS
  { 116,	2,	1,	12,	"FTOIT", 0, 0, NULL, NULL, NULL, OperandInfo23 },  // Inst #116 = FTOIT
  { 117,	2,	1,	21,	"ITOFS", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo25 },  // Inst #117 = ITOFS
  { 118,	2,	1,	21,	"ITOFT", 0, 0, NULL, NULL, NULL, OperandInfo26 },  // Inst #118 = ITOFT
  { 119,	1,	0,	22,	"JMP", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo27 },  // Inst #119 = JMP
  { 120,	0,	0,	22,	"JSR", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList4, ImplicitList3, NULL, 0 },  // Inst #120 = JSR
  { 121,	3,	0,	22,	"JSR_COROUTINE", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #121 = JSR_COROUTINE
  { 122,	0,	0,	22,	"JSRs", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList5, ImplicitList6, NULL, 0 },  // Inst #122 = JSRs
  { 123,	3,	1,	25,	"LAS32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #123 = LAS32
  { 124,	3,	1,	25,	"LAS64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #124 = LAS64
  { 125,	3,	1,	23,	"LDA", 0, 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #125 = LDA
  { 126,	3,	1,	23,	"LDAH", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #126 = LDAH
  { 127,	4,	1,	23,	"LDAHg", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0, NULL, ImplicitList7, NULL, OperandInfo29 },  // Inst #127 = LDAHg
  { 128,	3,	1,	23,	"LDAHr", 0, 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #128 = LDAHr
  { 129,	4,	1,	23,	"LDAg", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0, NULL, ImplicitList7, NULL, OperandInfo29 },  // Inst #129 = LDAg
  { 130,	3,	1,	23,	"LDAr", 0, 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #130 = LDAr
  { 131,	3,	1,	15,	"LDBU", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #131 = LDBU
  { 132,	3,	1,	15,	"LDBUr", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #132 = LDBUr
  { 133,	3,	1,	15,	"LDL", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #133 = LDL
  { 134,	3,	1,	15,	"LDL_L", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #134 = LDL_L
  { 135,	3,	1,	15,	"LDLr", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #135 = LDLr
  { 136,	3,	1,	15,	"LDQ", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #136 = LDQ
  { 137,	3,	1,	15,	"LDQ_L", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #137 = LDQ_L
  { 138,	3,	1,	15,	"LDQl", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #138 = LDQl
  { 139,	3,	1,	15,	"LDQr", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #139 = LDQr
  { 140,	3,	1,	7,	"LDS", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, ImplicitList7, NULL, OperandInfo30 },  // Inst #140 = LDS
  { 141,	3,	1,	7,	"LDSr", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, ImplicitList7, NULL, OperandInfo30 },  // Inst #141 = LDSr
  { 142,	3,	1,	7,	"LDT", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, ImplicitList7, NULL, OperandInfo31 },  // Inst #142 = LDT
  { 143,	3,	1,	7,	"LDTr", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, ImplicitList7, NULL, OperandInfo31 },  // Inst #143 = LDTr
  { 144,	3,	1,	15,	"LDWU", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #144 = LDWU
  { 145,	3,	1,	15,	"LDWUr", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #145 = LDWUr
  { 146,	0,	0,	17,	"MB", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #146 = MB
  { 147,	4,	0,	25,	"MEMLABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo32 },  // Inst #147 = MEMLABEL
  { 148,	3,	1,	18,	"MULLi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #148 = MULLi
  { 149,	3,	1,	18,	"MULLr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #149 = MULLr
  { 150,	3,	1,	18,	"MULQi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #150 = MULQi
  { 151,	3,	1,	18,	"MULQr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #151 = MULQr
  { 152,	3,	1,	8,	"MULS", 0, 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #152 = MULS
  { 153,	3,	1,	8,	"MULT", 0, 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #153 = MULT
  { 154,	3,	1,	16,	"ORNOTi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #154 = ORNOTi
  { 155,	3,	1,	16,	"ORNOTr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #155 = ORNOTr
  { 156,	1,	0,	25,	"PCLABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #156 = PCLABEL
  { 157,	0,	0,	22,	"RETDAG", 0|(1<<TID::Return)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList8, NULL, NULL, 0 },  // Inst #157 = RETDAG
  { 158,	0,	0,	22,	"RETDAGp", 0|(1<<TID::Return)|(1<<TID::Terminator), 0, ImplicitList8, NULL, NULL, 0 },  // Inst #158 = RETDAGp
  { 159,	1,	1,	26,	"RPCC", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo27 },  // Inst #159 = RPCC
  { 160,	3,	1,	13,	"S4ADDLi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #160 = S4ADDLi
  { 161,	3,	1,	13,	"S4ADDLr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #161 = S4ADDLr
  { 162,	3,	1,	13,	"S4ADDQi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #162 = S4ADDQi
  { 163,	3,	1,	13,	"S4ADDQr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #163 = S4ADDQr
  { 164,	3,	1,	13,	"S4SUBLi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #164 = S4SUBLi
  { 165,	3,	1,	13,	"S4SUBLr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #165 = S4SUBLr
  { 166,	3,	1,	13,	"S4SUBQi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #166 = S4SUBQi
  { 167,	3,	1,	13,	"S4SUBQr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #167 = S4SUBQr
  { 168,	3,	1,	13,	"S8ADDLi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #168 = S8ADDLi
  { 169,	3,	1,	13,	"S8ADDLr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #169 = S8ADDLr
  { 170,	3,	1,	13,	"S8ADDQi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #170 = S8ADDQi
  { 171,	3,	1,	13,	"S8ADDQr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #171 = S8ADDQr
  { 172,	3,	1,	13,	"S8SUBLi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #172 = S8SUBLi
  { 173,	3,	1,	13,	"S8SUBLr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #173 = S8SUBLr
  { 174,	3,	1,	13,	"S8SUBQi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #174 = S8SUBQi
  { 175,	3,	1,	13,	"S8SUBQr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #175 = S8SUBQr
  { 176,	2,	1,	19,	"SEXTB", 0, 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #176 = SEXTB
  { 177,	2,	1,	19,	"SEXTW", 0, 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #177 = SEXTW
  { 178,	3,	1,	19,	"SLi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #178 = SLi
  { 179,	3,	1,	19,	"SLr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #179 = SLr
  { 180,	2,	1,	9,	"SQRTS", 0, 0, NULL, NULL, NULL, OperandInfo33 },  // Inst #180 = SQRTS
  { 181,	2,	1,	10,	"SQRTT", 0, 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #181 = SQRTT
  { 182,	3,	1,	19,	"SRAi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #182 = SRAi
  { 183,	3,	1,	19,	"SRAr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #183 = SRAr
  { 184,	3,	1,	19,	"SRLi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #184 = SRLi
  { 185,	3,	1,	19,	"SRLr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #185 = SRLr
  { 186,	3,	0,	20,	"STB", 0|(1<<TID::MayStore), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #186 = STB
  { 187,	3,	0,	20,	"STBr", 0|(1<<TID::MayStore), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #187 = STBr
  { 188,	3,	0,	20,	"STL", 0|(1<<TID::MayStore), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #188 = STL
  { 189,	4,	1,	20,	"STL_C", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, ImplicitList7, NULL, OperandInfo34 },  // Inst #189 = STL_C
  { 190,	3,	0,	20,	"STLr", 0|(1<<TID::MayStore), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #190 = STLr
  { 191,	3,	0,	20,	"STQ", 0|(1<<TID::MayStore), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #191 = STQ
  { 192,	4,	1,	20,	"STQ_C", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, ImplicitList7, NULL, OperandInfo34 },  // Inst #192 = STQ_C
  { 193,	3,	0,	20,	"STQr", 0|(1<<TID::MayStore), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #193 = STQr
  { 194,	3,	0,	11,	"STS", 0|(1<<TID::MayStore), 0, NULL, ImplicitList7, NULL, OperandInfo30 },  // Inst #194 = STS
  { 195,	3,	0,	11,	"STSr", 0|(1<<TID::MayStore), 0, NULL, ImplicitList7, NULL, OperandInfo30 },  // Inst #195 = STSr
  { 196,	3,	0,	11,	"STT", 0|(1<<TID::MayStore), 0, NULL, ImplicitList7, NULL, OperandInfo31 },  // Inst #196 = STT
  { 197,	3,	0,	11,	"STTr", 0|(1<<TID::MayStore), 0, NULL, ImplicitList7, NULL, OperandInfo31 },  // Inst #197 = STTr
  { 198,	3,	0,	20,	"STW", 0|(1<<TID::MayStore), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #198 = STW
  { 199,	3,	0,	20,	"STWr", 0|(1<<TID::MayStore), 0, NULL, ImplicitList7, NULL, OperandInfo28 },  // Inst #199 = STWr
  { 200,	3,	1,	13,	"SUBLi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #200 = SUBLi
  { 201,	3,	1,	13,	"SUBLr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #201 = SUBLr
  { 202,	3,	1,	13,	"SUBQi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #202 = SUBQi
  { 203,	3,	1,	13,	"SUBQr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #203 = SUBQr
  { 204,	3,	1,	2,	"SUBS", 0, 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #204 = SUBS
  { 205,	3,	1,	2,	"SUBT", 0, 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #205 = SUBT
  { 206,	3,	1,	25,	"SWAP32", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #206 = SWAP32
  { 207,	3,	1,	25,	"SWAP64", 0|(1<<TID::MayLoad)|(1<<TID::MayStore)|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #207 = SWAP64
  { 208,	3,	1,	18,	"UMULHi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #208 = UMULHi
  { 209,	3,	1,	18,	"UMULHr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #209 = UMULHr
  { 210,	0,	0,	17,	"WMB", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #210 = WMB
  { 211,	0,	0,	25,	"WTF", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #211 = WTF
  { 212,	3,	1,	16,	"XORi", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #212 = XORi
  { 213,	3,	1,	16,	"XORr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #213 = XORr
  { 214,	3,	1,	19,	"ZAPNOTi", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #214 = ZAPNOTi
};
} // End llvm namespace 
