WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2529413 heartbeat IPC: 3.953 cumulative IPC: 3.953 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5029418 heartbeat IPC: 4 cumulative IPC: 3.977 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6279419 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6279419 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 9944829 heartbeat IPC: 2.034 cumulative IPC: 1.364 (Simulation time: 00 hr 01 min 02 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_106.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 16904137 heartbeat IPC: 1.437 cumulative IPC: 1.412 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 26660826 heartbeat IPC: 1.025 cumulative IPC: 1.227 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 34429728 heartbeat IPC: 1.287 cumulative IPC: 1.243 (Simulation time: 00 hr 02 min 55 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 41650045 heartbeat IPC: 1.385 cumulative IPC: 1.272 (Simulation time: 00 hr 03 min 28 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_106.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000003 cycles: 48347853 heartbeat IPC: 1.493 cumulative IPC: 1.307 (Simulation time: 00 hr 04 min 01 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 58352748 heartbeat IPC: 0.9995 cumulative IPC: 1.248 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 66187982 heartbeat IPC: 1.276 cumulative IPC: 1.252 (Simulation time: 00 hr 05 min 21 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 73212245 heartbeat IPC: 1.424 cumulative IPC: 1.27 (Simulation time: 00 hr 05 min 54 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_106.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000003 cycles: 82579051 heartbeat IPC: 1.068 cumulative IPC: 1.245 (Simulation time: 00 hr 06 min 35 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 80249361 cumulative IPC: 1.246 (Simulation time: 00 hr 06 min 54 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 80249361 cumulative IPC: 1.246 (Simulation time: 00 hr 06 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_106.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.246 instructions: 100000000 cycles: 80249361
CPU 0 Branch Prediction Accuracy: 83.55% MPKI: 25.45 Average ROB Occupancy at Mispredict: 18.18
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0176
BRANCH_INDIRECT: 0.647
BRANCH_CONDITIONAL: 24.7
BRANCH_DIRECT_CALL: 0.048
BRANCH_INDIRECT_CALL: 0.0172
BRANCH_RETURN: 0.027

LLC TOTAL        ACCESS:     792776 HIT:     390940 MISS:     401836
LLC LOAD         ACCESS:     436506 HIT:     185234 MISS:     251272
LLC RFO          ACCESS:     172991 HIT:      25044 MISS:     147947
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     180756 HIT:     180284 MISS:        472
LLC TRANSLATION  ACCESS:       2523 HIT:        378 MISS:       2145
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 416.6 cycles
cpu0_DTLB TOTAL        ACCESS:   19164047 HIT:   19094290 MISS:      69757
cpu0_DTLB LOAD         ACCESS:   19164047 HIT:   19094290 MISS:      69757
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.22 cycles
cpu0_ITLB TOTAL        ACCESS:     139038 HIT:     128954 MISS:      10084
cpu0_ITLB LOAD         ACCESS:     139038 HIT:     128954 MISS:      10084
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21.08 cycles
cpu0_L1D TOTAL        ACCESS:   21805776 HIT:   19777631 MISS:    2028145
cpu0_L1D LOAD         ACCESS:   13744960 HIT:   12524272 MISS:    1220688
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    8052214 HIT:    7248165 MISS:     804049
cpu0_L1D TRANSLATION  ACCESS:       8602 HIT:       5194 MISS:       3408
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 86.49 cycles
cpu0_L1I TOTAL        ACCESS:     154860 HIT:     107503 MISS:      47357
cpu0_L1I LOAD         ACCESS:     154860 HIT:     107503 MISS:      47357
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 98.55 cycles
cpu0_L2C TOTAL        ACCESS:    1100194 HIT:     485964 MISS:     614230
cpu0_L2C LOAD         ACCESS:     707883 HIT:     271377 MISS:     436506
cpu0_L2C RFO          ACCESS:     185072 HIT:      12081 MISS:     172991
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     203840 HIT:     201630 MISS:       2210
cpu0_L2C TRANSLATION  ACCESS:       3399 HIT:        876 MISS:       2523
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 293.2 cycles
cpu0_STLB TOTAL        ACCESS:      25922 HIT:      17662 MISS:       8260
cpu0_STLB LOAD         ACCESS:      25922 HIT:      17662 MISS:       8260
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 136.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     243108
  ROW_BUFFER_MISS:     158241
 AVG DBUS CONGESTED CYCLE: 3.987
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      27221
  FULL:     133565
