Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 23CD2140F73
	for <lists+qemu-devel@lfdr.de>; Fri, 17 Jan 2020 17:57:58 +0100 (CET)
Received: from localhost ([::1]:60272 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1isUwX-0007H5-6V
	for lists+qemu-devel@lfdr.de; Fri, 17 Jan 2020 11:57:57 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:49264)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <dgilbert@redhat.com>) id 1isUvb-0006nz-Q4
 for qemu-devel@nongnu.org; Fri, 17 Jan 2020 11:57:04 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <dgilbert@redhat.com>) id 1isUvX-0005yY-KP
 for qemu-devel@nongnu.org; Fri, 17 Jan 2020 11:56:59 -0500
Received: from us-smtp-1.mimecast.com ([207.211.31.81]:50768
 helo=us-smtp-delivery-1.mimecast.com)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <dgilbert@redhat.com>) id 1isUvX-0005xv-EQ
 for qemu-devel@nongnu.org; Fri, 17 Jan 2020 11:56:55 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
 s=mimecast20190719; t=1579280215;
 h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
 content-transfer-encoding:content-transfer-encoding:
 in-reply-to:in-reply-to:references:references;
 bh=h/k9d5JCeBaAFZmzjL+JbyeG6zccQbBvoN9nOU/lrfY=;
 b=FHEf0MvqUe2EuPneLMSHlmidLF3pDYIKrnXgX6vzTI3lWjzNew0DsO1DIHgxzKGlooLAr6
 1nbCHRSBJLjWhqc5a0Q+4H2hQhy10/zaSXJQscxYAPGuS/iwYIpqlFqyow5R0j+IEK6bfg
 UwAwEou1NCxf1+Y8jFGfVdKFhYD6Fs0=
Received: from mimecast-mx01.redhat.com (mimecast-mx01.redhat.com
 [209.132.183.4]) (Using TLS) by relay.mimecast.com with ESMTP id
 us-mta-295-IthgvFvrNk2RzUO9avz58g-1; Fri, 17 Jan 2020 11:56:51 -0500
Received: from smtp.corp.redhat.com (int-mx07.intmail.prod.int.phx2.redhat.com
 [10.5.11.22])
 (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
 (No client certificate requested)
 by mimecast-mx01.redhat.com (Postfix) with ESMTPS id 8CDC6A0CDF;
 Fri, 17 Jan 2020 16:56:50 +0000 (UTC)
Received: from work-vm (unknown [10.36.118.51])
 by smtp.corp.redhat.com (Postfix) with ESMTPS id 78F381001B09;
 Fri, 17 Jan 2020 16:56:42 +0000 (UTC)
Date: Fri, 17 Jan 2020 16:56:40 +0000
From: "Dr. David Alan Gilbert" <dgilbert@redhat.com>
To: Julia Suvorova <jusual@redhat.com>
Subject: Re: [RFC PATCH] pcie: Defer hot unplug until migration is complete
Message-ID: <20200117165640.GP3209@work-vm>
References: <20200113140122.29486-1-yury-kotov@yandex-team.ru>
 <CAMDeoFUw_Kd39FwQ3x1F6whfZ9eJL6Erm4SXHhPmoe=Wc9+X6g@mail.gmail.com>
MIME-Version: 1.0
In-Reply-To: <CAMDeoFUw_Kd39FwQ3x1F6whfZ9eJL6Erm4SXHhPmoe=Wc9+X6g@mail.gmail.com>
User-Agent: Mutt/1.13.0 (2019-11-30)
X-Scanned-By: MIMEDefang 2.84 on 10.5.11.22
X-MC-Unique: IthgvFvrNk2RzUO9avz58g-1
X-Mimecast-Spam-Score: 0
X-Mimecast-Originator: redhat.com
Content-Type: text/plain; charset=us-ascii
Content-Transfer-Encoding: quoted-printable
Content-Disposition: inline
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
 [fuzzy]
X-Received-From: 207.211.31.81
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Yury Kotov <yury-kotov@yandex-team.ru>,
 "Michael S. Tsirkin" <mst@redhat.com>, qemu-devel@nongnu.org,
 yc-core@yandex-team.ru, Juan Quintela <quintela@redhat.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

* Julia Suvorova (jusual@redhat.com) wrote:
> On Mon, Jan 13, 2020 at 3:04 PM Yury Kotov <yury-kotov@yandex-team.ru> wr=
ote:
> >
> > Devices hot-plug during migration is not allowed and disabled in
> > corresponding QMP-commands (device_add, device_del).
> > But guest still can unplug device by powering it off
> > (Example: echo 0 > /sys/bus/pci/slots/XXX/power).
>=20
> You don't want to unplug device due to powering the slot off in the
> first place. Instead, you can hide the device (see f3a8505656), and
> make it visible again when the slot is powered on. Thus, the guest
> will not be able to unplug the device and your problem will disappear.
>=20
> Best regards, Julia Suvorova.

I don't really understand how hidden a hidden device is;
will it still get it's migration data migrated?
  - if so what state is it in? What gets migrated?
is the behaviour after reset/reboot consistent with what we want
in the existing unplug behaviour?
Say it's a disk device; will it release the lock on the disk backend?

It feels like the semantics need to be tied down a bit.

Dave

> > Fix it by deferring unplugging until the migration is complete.
> >
> > Signed-off-by: Yury Kotov <yury-kotov@yandex-team.ru>
> > ---
> >  hw/pci-bridge/gen_pcie_root_port.c |  7 ++++
> >  hw/pci-bridge/ioh3420.c            |  7 ++++
> >  hw/pci-bridge/xio3130_downstream.c |  7 ++++
> >  hw/pci/pcie.c                      | 54 +++++++++++++++++++++++-------
> >  hw/pci/pcie_port.c                 | 47 ++++++++++++++++++++++++++
> >  include/hw/pci/pcie.h              |  1 +
> >  include/hw/pci/pcie_port.h         | 20 +++++++++++
> >  7 files changed, 130 insertions(+), 13 deletions(-)
> >
> > diff --git a/hw/pci-bridge/gen_pcie_root_port.c b/hw/pci-bridge/gen_pci=
e_root_port.c
> > index 9eaefebca8..5b3c202341 100644
> > --- a/hw/pci-bridge/gen_pcie_root_port.c
> > +++ b/hw/pci-bridge/gen_pcie_root_port.c
> > @@ -100,6 +100,9 @@ static void gen_rp_realize(DeviceState *dev, Error =
**errp)
> >      }
> >  }
> >
> > +static const VMStateDescription vmstate_rp_deffered_unplug =3D
> > +    VMSTATE_DEFFERED_UNPLUG("pcie-root-port");
> > +
> >  static const VMStateDescription vmstate_rp_dev =3D {
> >      .name =3D "pcie-root-port",
> >      .priority =3D MIG_PRI_PCI_BUS,
> > @@ -114,6 +117,10 @@ static const VMStateDescription vmstate_rp_dev =3D=
 {
> >                            GenPCIERootPort,
> >                            gen_rp_test_migrate_msix),
> >          VMSTATE_END_OF_LIST()
> > +    },
> > +    .subsections =3D (const VMStateDescription * []) {
> > +        &vmstate_rp_deffered_unplug,
> > +        NULL
> >      }
> >  };
> >
> > diff --git a/hw/pci-bridge/ioh3420.c b/hw/pci-bridge/ioh3420.c
> > index f1e16135a3..2399a9a87f 100644
> > --- a/hw/pci-bridge/ioh3420.c
> > +++ b/hw/pci-bridge/ioh3420.c
> > @@ -82,6 +82,9 @@ static void ioh3420_interrupts_uninit(PCIDevice *d)
> >      msi_uninit(d);
> >  }
> >
> > +static const VMStateDescription vmstate_ioh3420_deffered_unplug =3D
> > +    VMSTATE_DEFFERED_UNPLUG("ioh-3240-express-root-port");
> > +
> >  static const VMStateDescription vmstate_ioh3420 =3D {
> >      .name =3D "ioh-3240-express-root-port",
> >      .priority =3D MIG_PRI_PCI_BUS,
> > @@ -93,6 +96,10 @@ static const VMStateDescription vmstate_ioh3420 =3D =
{
> >          VMSTATE_STRUCT(parent_obj.parent_obj.parent_obj.exp.aer_log,
> >                         PCIESlot, 0, vmstate_pcie_aer_log, PCIEAERLog),
> >          VMSTATE_END_OF_LIST()
> > +    },
> > +    .subsections =3D (const VMStateDescription * []) {
> > +        &vmstate_ioh3420_deffered_unplug,
> > +        NULL
> >      }
> >  };
> >
> > diff --git a/hw/pci-bridge/xio3130_downstream.c b/hw/pci-bridge/xio3130=
_downstream.c
> > index a9f084b863..a5b4fe08ee 100644
> > --- a/hw/pci-bridge/xio3130_downstream.c
> > +++ b/hw/pci-bridge/xio3130_downstream.c
> > @@ -139,6 +139,9 @@ static Property xio3130_downstream_props[] =3D {
> >      DEFINE_PROP_END_OF_LIST()
> >  };
> >
> > +static const VMStateDescription vmstate_xio3130_downstream_deffered_un=
plug =3D
> > +    VMSTATE_DEFFERED_UNPLUG("xio3130-express-downstream-port");
> > +
> >  static const VMStateDescription vmstate_xio3130_downstream =3D {
> >      .name =3D "xio3130-express-downstream-port",
> >      .priority =3D MIG_PRI_PCI_BUS,
> > @@ -150,6 +153,10 @@ static const VMStateDescription vmstate_xio3130_do=
wnstream =3D {
> >          VMSTATE_STRUCT(parent_obj.parent_obj.parent_obj.exp.aer_log,
> >                         PCIESlot, 0, vmstate_pcie_aer_log, PCIEAERLog),
> >          VMSTATE_END_OF_LIST()
> > +    },
> > +    .subsections =3D (const VMStateDescription * []) {
> > +        &vmstate_xio3130_downstream_deffered_unplug,
> > +        NULL
> >      }
> >  };
> >
> > diff --git a/hw/pci/pcie.c b/hw/pci/pcie.c
> > index 08718188bb..29f0e5c05b 100644
> > --- a/hw/pci/pcie.c
> > +++ b/hw/pci/pcie.c
> > @@ -28,6 +28,8 @@
> >  #include "hw/pci/pcie_regs.h"
> >  #include "hw/pci/pcie_port.h"
> >  #include "qemu/range.h"
> > +#include "sysemu/sysemu.h"
> > +#include "migration/misc.h"
> >
> >  //#define DEBUG_PCIE
> >  #ifdef DEBUG_PCIE
> > @@ -575,6 +577,7 @@ void pcie_cap_slot_reset(PCIDevice *dev)
> >
> >      if (dev->cap_present & QEMU_PCIE_SLTCAP_PCP) {
> >          /* Downstream ports enforce device number 0. */
> > +        PCIESlot *slot =3D PCIE_SLOT(dev);
> >          bool populated =3D pci_bridge_get_sec_bus(PCI_BRIDGE(dev))->de=
vices[0];
> >          uint16_t pic;
> >
> > @@ -588,6 +591,7 @@ void pcie_cap_slot_reset(PCIDevice *dev)
> >
> >          pic =3D populated ? PCI_EXP_SLTCTL_PIC_ON : PCI_EXP_SLTCTL_PIC=
_OFF;
> >          pci_word_test_and_set_mask(exp_cap + PCI_EXP_SLTCTL, pic);
> > +        slot->unplug_is_deferred =3D false;
> >      }
> >
> >      pci_word_test_and_clear_mask(exp_cap + PCI_EXP_SLTSTA,
> > @@ -608,13 +612,42 @@ void pcie_cap_slot_get(PCIDevice *dev, uint16_t *=
slt_ctl, uint16_t *slt_sta)
> >      *slt_sta =3D pci_get_word(exp_cap + PCI_EXP_SLTSTA);
> >  }
> >
> > +static void pcie_cap_slot_unplug(PCIDevice *dev)
> > +{
> > +    uint32_t pos =3D dev->exp.exp_cap;
> > +    uint8_t *exp_cap =3D dev->config + pos;
> > +    PCIBus *sec_bus =3D pci_bridge_get_sec_bus(PCI_BRIDGE(dev));
> > +
> > +    pci_for_each_device(sec_bus, pci_bus_num(sec_bus),
> > +                        pcie_unplug_device, NULL);
> > +    pci_word_test_and_clear_mask(exp_cap + PCI_EXP_SLTSTA, PCI_EXP_SLT=
STA_PDS);
> > +    if (dev->cap_present & QEMU_PCIE_LNKSTA_DLLLA) {
> > +        pci_word_test_and_clear_mask(exp_cap + PCI_EXP_LNKSTA,
> > +                                     PCI_EXP_LNKSTA_DLLLA);
> > +    }
> > +    pci_word_test_and_set_mask(exp_cap + PCI_EXP_SLTSTA, PCI_EXP_SLTST=
A_PDC);
> > +    hotplug_event_notify(dev);
> > +}
> > +
> > +void pcie_cap_slot_deferred_unplug(PCIDevice *dev)
> > +{
> > +    PCIESlot *slot =3D PCIE_SLOT(dev);
> > +
> > +    if (migration_is_idle() && slot->unplug_is_deferred) {
> > +        pcie_cap_slot_unplug(dev);
> > +        slot->unplug_is_deferred =3D false;
> > +    }
> > +}
> > +
> >  void pcie_cap_slot_write_config(PCIDevice *dev,
> >                                  uint16_t old_slt_ctl, uint16_t old_slt=
_sta,
> >                                  uint32_t addr, uint32_t val, int len)
> >  {
> > +    PCIESlot *slot =3D PCIE_SLOT(dev);
> >      uint32_t pos =3D dev->exp.exp_cap;
> >      uint8_t *exp_cap =3D dev->config + pos;
> >      uint16_t sltsta =3D pci_get_word(exp_cap + PCI_EXP_SLTSTA);
> > +    bool may_unplug;
> >
> >      if (ranges_overlap(addr, len, pos + PCI_EXP_SLTSTA, 2)) {
> >          /*
> > @@ -660,22 +693,17 @@ void pcie_cap_slot_write_config(PCIDevice *dev,
> >       * this is a work around for guests that overwrite
> >       * control of powered off slots before powering them on.
> >       */
> > -    if ((sltsta & PCI_EXP_SLTSTA_PDS) && (val & PCI_EXP_SLTCTL_PCC) &&
> > -        (val & PCI_EXP_SLTCTL_PIC_OFF) =3D=3D PCI_EXP_SLTCTL_PIC_OFF &=
&
> > +    may_unplug =3D (val & PCI_EXP_SLTCTL_PCC) &&
> > +                 (val & PCI_EXP_SLTCTL_PIC_OFF) =3D=3D PCI_EXP_SLTCTL_=
PIC_OFF;
> > +    if (may_unplug && (sltsta & PCI_EXP_SLTSTA_PDS) &&
> >          (!(old_slt_ctl & PCI_EXP_SLTCTL_PCC) ||
> >          (old_slt_ctl & PCI_EXP_SLTCTL_PIC_OFF) !=3D PCI_EXP_SLTCTL_PIC=
_OFF)) {
> > -        PCIBus *sec_bus =3D pci_bridge_get_sec_bus(PCI_BRIDGE(dev));
> > -        pci_for_each_device(sec_bus, pci_bus_num(sec_bus),
> > -                            pcie_unplug_device, NULL);
> > -
> > -        pci_word_test_and_clear_mask(exp_cap + PCI_EXP_SLTSTA,
> > -                                     PCI_EXP_SLTSTA_PDS);
> > -        if (dev->cap_present & QEMU_PCIE_LNKSTA_DLLLA) {
> > -            pci_word_test_and_clear_mask(exp_cap + PCI_EXP_LNKSTA,
> > -                                         PCI_EXP_LNKSTA_DLLLA);
> > +        slot->unplug_is_deferred =3D !migration_is_idle();
> > +        if (!slot->unplug_is_deferred) {
> > +            pcie_cap_slot_unplug(dev);
> >          }
> > -        pci_word_test_and_set_mask(exp_cap + PCI_EXP_SLTSTA,
> > -                                       PCI_EXP_SLTSTA_PDC);
> > +    } else if (!may_unplug) {
> > +        slot->unplug_is_deferred =3D false;
> >      }
> >
> >      hotplug_event_notify(dev);
> > diff --git a/hw/pci/pcie_port.c b/hw/pci/pcie_port.c
> > index c19a9be592..bd5fbf6827 100644
> > --- a/hw/pci/pcie_port.c
> > +++ b/hw/pci/pcie_port.c
> > @@ -23,6 +23,9 @@
> >  #include "hw/qdev-properties.h"
> >  #include "qemu/module.h"
> >  #include "hw/hotplug.h"
> > +#include "sysemu/runstate.h"
> > +#include "migration/migration.h"
> > +#include "migration/misc.h"
> >
> >  void pcie_port_init_reg(PCIDevice *d)
> >  {
> > @@ -150,6 +153,48 @@ static Property pcie_slot_props[] =3D {
> >      DEFINE_PROP_END_OF_LIST()
> >  };
> >
> > +bool vmstate_deffered_unplug_needed(void *opaque)
> > +{
> > +    PCIESlot *slot =3D opaque;
> > +
> > +    return slot->unplug_is_deferred;
> > +}
> > +
> > +static void pcie_slot_migration_notifier_cb(Notifier *notifier, void *=
data)
> > +{
> > +    PCIESlot *slot =3D container_of(notifier, PCIESlot, migration_noti=
fier);
> > +
> > +    pcie_cap_slot_deferred_unplug(PCI_DEVICE(slot));
> > +}
> > +
> > +static void pcie_slot_vm_state_change(void *opaque, int running, RunSt=
ate state)
> > +{
> > +    PCIESlot *slot =3D opaque;
> > +
> > +    pcie_cap_slot_deferred_unplug(PCI_DEVICE(slot));
> > +}
> > +
> > +static void pcie_slot_init(Object *obj)
> > +{
> > +    PCIESlot *slot =3D PCIE_SLOT(obj);
> > +
> > +    slot->unplug_is_deferred =3D false;
> > +    slot->migration_notifier =3D (Notifier) {
> > +        .notify =3D pcie_slot_migration_notifier_cb
> > +    };
> > +    add_migration_state_change_notifier(&slot->migration_notifier);
> > +    slot->vmstate_change =3D
> > +        qemu_add_vm_change_state_handler(pcie_slot_vm_state_change, sl=
ot);
> > +}
> > +
> > +static void pcie_slot_finalize(Object *obj)
> > +{
> > +    PCIESlot *slot =3D PCIE_SLOT(obj);
> > +
> > +    remove_migration_state_change_notifier(&slot->migration_notifier);
> > +    qemu_del_vm_change_state_handler(slot->vmstate_change);
> > +}
> > +
> >  static void pcie_slot_class_init(ObjectClass *oc, void *data)
> >  {
> >      DeviceClass *dc =3D DEVICE_CLASS(oc);
> > @@ -166,6 +211,8 @@ static const TypeInfo pcie_slot_type_info =3D {
> >      .name =3D TYPE_PCIE_SLOT,
> >      .parent =3D TYPE_PCIE_PORT,
> >      .instance_size =3D sizeof(PCIESlot),
> > +    .instance_init =3D pcie_slot_init,
> > +    .instance_finalize =3D pcie_slot_finalize,
> >      .abstract =3D true,
> >      .class_init =3D pcie_slot_class_init,
> >      .interfaces =3D (InterfaceInfo[]) {
> > diff --git a/include/hw/pci/pcie.h b/include/hw/pci/pcie.h
> > index 7064875835..128f26199e 100644
> > --- a/include/hw/pci/pcie.h
> > +++ b/include/hw/pci/pcie.h
> > @@ -110,6 +110,7 @@ void pcie_cap_slot_get(PCIDevice *dev, uint16_t *sl=
t_ctl, uint16_t *slt_sta);
> >  void pcie_cap_slot_write_config(PCIDevice *dev,
> >                                  uint16_t old_slt_ctl, uint16_t old_slt=
_sta,
> >                                  uint32_t addr, uint32_t val, int len);
> > +void pcie_cap_slot_deferred_unplug(PCIDevice *dev);
> >  int pcie_cap_slot_post_load(void *opaque, int version_id);
> >  void pcie_cap_slot_push_attention_button(PCIDevice *dev);
> >
> > diff --git a/include/hw/pci/pcie_port.h b/include/hw/pci/pcie_port.h
> > index 7515430087..32e45f0c89 100644
> > --- a/include/hw/pci/pcie_port.h
> > +++ b/include/hw/pci/pcie_port.h
> > @@ -23,6 +23,9 @@
> >
> >  #include "hw/pci/pci_bridge.h"
> >  #include "hw/pci/pci_bus.h"
> > +#include "qemu/notify.h"
> > +#include "sysemu/sysemu.h"
> > +#include "migration/vmstate.h"
> >
> >  #define TYPE_PCIE_PORT "pcie-port"
> >  #define PCIE_PORT(obj) OBJECT_CHECK(PCIEPort, (obj), TYPE_PCIE_PORT)
> > @@ -44,6 +47,10 @@ void pcie_port_init_reg(PCIDevice *d);
> >  struct PCIESlot {
> >      /*< private >*/
> >      PCIEPort    parent_obj;
> > +    bool        unplug_is_deferred;
> > +    Notifier    migration_notifier;
> > +    VMChangeStateEntry *vmstate_change;
> > +
> >      /*< public >*/
> >
> >      /* pci express switch port with slot */
> > @@ -58,6 +65,19 @@ struct PCIESlot {
> >      QLIST_ENTRY(PCIESlot) next;
> >  };
> >
> > +bool vmstate_deffered_unplug_needed(void *opaque);
> > +
> > +#define VMSTATE_DEFFERED_UNPLUG(parent_section_name) {            \
> > +    .name =3D parent_section_name "/deffered-unplug",               \
> > +    .version_id =3D 1,                                              \
> > +    .minimum_version_id =3D 1,                                      \
> > +    .needed =3D vmstate_deffered_unplug_needed,                     \
> > +    .fields =3D (VMStateField[]) {                                  \
> > +        VMSTATE_BOOL(unplug_is_deferred, PCIESlot),               \
> > +        VMSTATE_END_OF_LIST()                                     \
> > +    }                                                             \
> > +}
> > +
> >  void pcie_chassis_create(uint8_t chassis_number);
> >  PCIESlot *pcie_chassis_find_slot(uint8_t chassis, uint16_t slot);
> >  int pcie_chassis_add_slot(struct PCIESlot *slot);
> > --
> > 2.24.1
> >
> >
>=20
--
Dr. David Alan Gilbert / dgilbert@redhat.com / Manchester, UK


