{
    "_comment": [
        "Copyright: Copyright (C) 2012-2016 Netronome Systems, Inc.  All rights reserved.",
        "Changeset Desc: 587d39ed6b9b",
        "Changeset Path: b01c6c1b8bae"
    ],
    "maps": {
        "pcie_rc_reg.pcie_RC_addrmap": {
            "0x00000000": {
                "altname": "I_RC_PCIE_BASE",
                "name": "i_rc_pcie_base",
                "ptr": "pcie_rc_reg.regf_rc_pcie_base",
                "type": "regmap"
            }
        },
        "pcie_rc_reg.regf_rc_pcie_base": {
            "0x00000000": {
                "altname": "I_VENDOR_ID_DEVICE_ID",
                "name": "i_vendor_id_device_id",
                "ptr": "pcie_rc_reg.vendor_id_device_id",
                "type": "reg"
            },
            "0x00000004": {
                "altname": "I_COMMAND_STATUS",
                "name": "i_command_status",
                "ptr": "pcie_rc_reg.command_status",
                "type": "reg"
            },
            "0x00000008": {
                "altname": "I_REVISION_ID_CLASS_CODE",
                "name": "i_revision_id_class_code",
                "ptr": "pcie_rc_reg.revision_id_class_code",
                "type": "reg"
            },
            "0x0000000c": {
                "altname": "I_BIST_HEADER_LATENCY_CACHE_LINE",
                "name": "i_bist_header_latency_cache_line",
                "ptr": "pcie_rc_reg.bist_header_latency_cache_line",
                "type": "reg"
            },
            "0x00000010": {
                "altname": "I_RC_BAR_0",
                "name": "i_RC_BAR_0",
                "ptr": "pcie_rc_reg.RC_BAR_0",
                "type": "reg"
            },
            "0x00000014": {
                "altname": "I_RC_BAR_1",
                "name": "i_RC_BAR_1",
                "ptr": "pcie_rc_reg.RC_BAR_1",
                "type": "reg"
            },
            "0x00000018": {
                "altname": "I_RC_BAR_2",
                "name": "i_RC_BAR_2",
                "ptr": "pcie_rc_reg.RC_BAR_2",
                "type": "reg"
            },
            "0x0000001c": {
                "altname": "I_RC_BAR_3",
                "name": "i_RC_BAR_3",
                "ptr": "pcie_rc_reg.RC_BAR_3",
                "type": "reg"
            },
            "0x00000020": {
                "altname": "I_RC_BAR_4",
                "name": "i_RC_BAR_4",
                "ptr": "pcie_rc_reg.RC_BAR_4",
                "type": "reg"
            },
            "0x00000024": {
                "altname": "I_RC_BAR_5",
                "name": "i_RC_BAR_5",
                "ptr": "pcie_rc_reg.RC_BAR_5",
                "type": "reg"
            },
            "0x00000028": {
                "altname": "I_PCIE_PREFETCH_BASE_UPPER",
                "name": "i_pcie_prefetch_base_upper",
                "ptr": "pcie_rc_reg.pcie_prefetch_base_upper_reg",
                "type": "reg"
            },
            "0x0000002c": {
                "altname": "I_PCIE_PREFETCH_LIMIT_UPPER",
                "name": "i_pcie_prefetch_limit_upper",
                "ptr": "pcie_rc_reg.pcie_prefetch_limit_upper_reg",
                "type": "reg"
            },
            "0x00000030": {
                "altname": "I_PCIE_IO_BASE_LIMIT_UPPER",
                "name": "i_pcie_io_base_limit_upper",
                "ptr": "pcie_rc_reg.pcie_io_base_limit_upper_reg",
                "type": "reg"
            },
            "0x00000034": {
                "altname": "I_CAPABILITIES_POINTER",
                "name": "i_capabilities_pointer",
                "ptr": "pcie_rc_reg.capabilities_pointer",
                "type": "reg"
            },
            "0x00000038": {
                "altname": "I_EXPAN_ROM_BASE_ADDR",
                "name": "i_expan_rom_base_addr",
                "ptr": "pcie_rc_reg.expan_rom_base_addr",
                "type": "reg"
            },
            "0x0000003c": {
                "altname": "I_INTRPT_LINE_INTRPT_PIN",
                "name": "i_intrpt_line_intrpt_pin",
                "ptr": "pcie_rc_reg.intrpt_line_intrpt_pin",
                "type": "reg"
            },
            "0x00000040": {
                "altname": "RSVD_010_01F%d",
                "name": "rsvd_010_01F_%d",
                "offinc1": "0x00000004",
                "ptr": "pcie_rc_reg.RC_generic_reserved_reg",
                "repeat1": 16,
                "type": "reg"
            },
            "0x00000080": {
                "altname": "I_PWR_MGMT_CAP",
                "name": "i_pwr_mgmt_cap",
                "ptr": "pcie_rc_reg.pwr_mgmt_cap",
                "type": "reg"
            },
            "0x00000084": {
                "altname": "I_PWR_MGMT_CTRL_STAT_REP",
                "name": "i_pwr_mgmt_ctrl_stat_rep",
                "ptr": "pcie_rc_reg.pwr_mgmt_ctrl_stat_rep",
                "type": "reg"
            },
            "0x00000088": {
                "altname": "RSVD_22_30%d",
                "name": "rsvd_22_30_%d",
                "offinc1": "0x00000004",
                "ptr": "pcie_rc_reg.RC_generic_reserved_reg",
                "repeat1": 15,
                "type": "reg"
            },
            "0x000000c4": {
                "altname": "I_PCIE_CAP",
                "name": "i_pcie_cap",
                "ptr": "pcie_rc_reg.pcie_cap_reg",
                "type": "reg"
            },
            "0x000000c8": {
                "altname": "I_PCIE_DEV_CTL_STAT",
                "name": "i_pcie_dev_ctl_stat",
                "ptr": "pcie_rc_reg.pcie_dev_ctl_stat_reg",
                "type": "reg"
            },
            "0x000000cc": {
                "altname": "I_LINK_CAP",
                "name": "i_link_cap",
                "ptr": "pcie_rc_reg.link_cap_reg",
                "type": "reg"
            },
            "0x000000d0": {
                "altname": "I_LINK_CTL_STAT",
                "name": "i_link_ctl_stat",
                "ptr": "pcie_rc_reg.link_ctl_stat_reg",
                "type": "reg"
            },
            "0x000000d4": {
                "altname": "RSVD_35_38%d",
                "name": "rsvd_35_38_%d",
                "offinc1": "0x00000004",
                "ptr": "pcie_rc_reg.RC_generic_reserved_reg",
                "repeat1": 4,
                "type": "reg"
            },
            "0x000000e4": {
                "altname": "I_PCIE_CAP_2",
                "name": "i_pcie_cap_2",
                "ptr": "pcie_rc_reg.pcie_cap_2_reg",
                "type": "reg"
            },
            "0x000000e8": {
                "altname": "I_PCIE_CTL_STAT_2",
                "name": "i_pcie_ctl_stat_2",
                "ptr": "pcie_rc_reg.pcie_ctl_stat_2_reg",
                "type": "reg"
            },
            "0x000000ec": {
                "altname": "I_LINK_CAP_2",
                "name": "i_link_cap_2",
                "ptr": "pcie_rc_reg.link_cap_2_reg",
                "type": "reg"
            },
            "0x000000f0": {
                "altname": "I_LINK_CTL_STAT_2",
                "name": "i_link_ctl_stat_2",
                "ptr": "pcie_rc_reg.link_ctl_stat_2_reg",
                "type": "reg"
            },
            "0x000000f4": {
                "altname": "RSVD_3D_3F%d",
                "name": "rsvd_3D_3F_%d",
                "offinc1": "0x00000004",
                "ptr": "pcie_rc_reg.RC_generic_reserved_reg",
                "repeat1": 3,
                "type": "reg"
            },
            "0x00000100": {
                "altname": "I_AER_ENHNCD_CAP",
                "name": "i_AER_enhncd_cap",
                "ptr": "pcie_rc_reg.AER_enhncd_cap_reg",
                "type": "reg"
            },
            "0x00000104": {
                "altname": "I_UNCORR_ERR_STAT",
                "name": "i_uncorr_err_stat",
                "ptr": "pcie_rc_reg.uncorr_err_stat_reg",
                "type": "reg"
            },
            "0x00000108": {
                "altname": "I_UNCORR_ERR_MASK",
                "name": "i_uncorr_err_mask",
                "ptr": "pcie_rc_reg.uncorr_err_mask_reg",
                "type": "reg"
            },
            "0x0000010c": {
                "altname": "I_UNCORR_ERR_SVRTY",
                "name": "i_uncorr_err_svrty",
                "ptr": "pcie_rc_reg.uncorr_err_svrty_reg",
                "type": "reg"
            },
            "0x00000110": {
                "altname": "I_CORR_ERR_STAT",
                "name": "i_corr_err_stat",
                "ptr": "pcie_rc_reg.corr_err_stat_reg",
                "type": "reg"
            },
            "0x00000114": {
                "altname": "I_CORR_ERR_MASK",
                "name": "i_corr_err_mask",
                "ptr": "pcie_rc_reg.corr_err_mask_reg",
                "type": "reg"
            },
            "0x00000118": {
                "altname": "I_ADV_ERR_CAP_CTL",
                "name": "i_adv_err_cap_ctl",
                "ptr": "pcie_rc_reg.adv_err_cap_ctl_reg",
                "type": "reg"
            },
            "0x0000011c": {
                "altname": "I_HDR_LOG_0",
                "name": "i_hdr_log_0",
                "ptr": "pcie_rc_reg.hdr_log_0_reg",
                "type": "reg"
            },
            "0x00000120": {
                "altname": "I_HDR_LOG_1",
                "name": "i_hdr_log_1",
                "ptr": "pcie_rc_reg.hdr_log_1_reg",
                "type": "reg"
            },
            "0x00000124": {
                "altname": "I_HDR_LOG_2",
                "name": "i_hdr_log_2",
                "ptr": "pcie_rc_reg.hdr_log_2_reg",
                "type": "reg"
            },
            "0x00000128": {
                "altname": "I_HDR_LOG_3",
                "name": "i_hdr_log_3",
                "ptr": "pcie_rc_reg.hdr_log_3_reg",
                "type": "reg"
            },
            "0x0000012c": {
                "altname": "I_ROOT_ERR_CMD",
                "name": "i_root_err_cmd",
                "ptr": "pcie_rc_reg.root_err_cmd_reg",
                "type": "reg"
            },
            "0x00000130": {
                "altname": "I_ROOT_ERR_STAT",
                "name": "i_root_err_stat",
                "ptr": "pcie_rc_reg.root_err_stat_reg",
                "type": "reg"
            },
            "0x00000134": {
                "altname": "I_ERR_SRC_ID",
                "name": "i_err_src_id",
                "ptr": "pcie_rc_reg.err_src_id_reg",
                "type": "reg"
            },
            "0x00000138": {
                "altname": "RSVD_4E_53%d",
                "name": "rsvd_4E_53_%d",
                "offinc1": "0x00000004",
                "ptr": "pcie_rc_reg.RC_generic_reserved_reg",
                "repeat1": 6,
                "type": "reg"
            },
            "0x00000150": {
                "altname": "I_DEV_SER_NUM_CAP_HDR",
                "name": "i_dev_ser_num_cap_hdr",
                "ptr": "pcie_rc_reg.dev_ser_num_cap_hdr",
                "type": "reg"
            },
            "0x00000154": {
                "altname": "I_DEV_SER_NUM_0",
                "name": "i_dev_ser_num_0",
                "ptr": "pcie_rc_reg.dev_ser_num_0",
                "type": "reg"
            },
            "0x00000158": {
                "altname": "I_DEV_SER_NUM_1",
                "name": "i_dev_ser_num_1",
                "ptr": "pcie_rc_reg.dev_ser_num_1",
                "type": "reg"
            },
            "0x0000015c": {
                "altname": "RSVD_57_C0%d",
                "name": "rsvd_57_C0_%d",
                "offinc1": "0x00000004",
                "ptr": "pcie_rc_reg.RC_generic_reserved_reg",
                "repeat1": 106,
                "type": "reg"
            },
            "0x00000304": {
                "altname": "I_LINK_CONTROL3",
                "name": "i_link_control3",
                "ptr": "pcie_rc_reg.link_control3_reg",
                "type": "reg"
            },
            "0x00000308": {
                "altname": "I_LANE_ERROR_STATUS",
                "name": "i_lane_error_status",
                "ptr": "pcie_rc_reg.lane_error_status_reg",
                "type": "reg"
            },
            "0x0000030c": {
                "altname": "I_LANE_EQUALIZATION_CONTROL_0",
                "name": "i_lane_equalization_control_0",
                "ptr": "pcie_rc_reg.lane_equalization_control_rc_reg0",
                "type": "reg"
            },
            "0x00000310": {
                "altname": "I_LANE_EQUALIZATION_CONTROL_1",
                "name": "i_lane_equalization_control_1",
                "ptr": "pcie_rc_reg.lane_equalization_control_rc_reg1",
                "type": "reg"
            },
            "0x00000314": {
                "altname": "I_LANE_EQUALIZATION_CONTROL_2",
                "name": "i_lane_equalization_control_2",
                "ptr": "pcie_rc_reg.lane_equalization_control_rc_reg2",
                "type": "reg"
            },
            "0x00000318": {
                "altname": "I_LANE_EQUALIZATION_CONTROL_3",
                "name": "i_lane_equalization_control_3",
                "ptr": "pcie_rc_reg.lane_equalization_control_rc_reg3",
                "type": "reg"
            }
        }
    },
    "regs": {
        "pcie_rc_reg.AER_enhncd_cap_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "Next Capability Offset: Indicates offset to the next PCI Express capability structure.",
                    "mode": "RW",
                    "name": "NCO"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Capability Version: Specifies the SIG assigned value for the version of the capability structure. This field is set by default to 1.",
                    "mode": "RW",
                    "name": "CV"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "PCI Express Extended Capability ID: This field is hardwired to the Capability ID assigned by PCI SIG to the PCI Express AER Extended Capability Structure (0001 hex).",
                    "mode": "RO",
                    "name": "PECID"
                }
            ]
        },
        "pcie_rc_reg.RC_BAR_0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 12,
                    "bit_msb": 31,
                    "description": "Base Address: This field defines the base address of the memory address range. The number of implemented bits in this field determines the size of the range (BAR aperture). The aperture for the BAR 0/1 pair is configurable in the range 4M bytes 128 G bytes. All other bits are not writable, and are read as 0s.",
                    "mode": "RW",
                    "name": "BA"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 11,
                    "description": "Reserved: These bits are hardwired to 0.",
                    "mode": "RO",
                    "name": "R0"
                }
            ]
        },
        "pcie_rc_reg.RC_BAR_1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Base Address High: This field defines the upper 32 bits of the base address. The aperture for the BAR 0/1 pair is configurable in the range 4M bytes - 128G bytes. All other bits are not writable, and are read as 0's.",
                    "mode": "RW",
                    "name": "BAH"
                }
            ]
        },
        "pcie_rc_reg.RC_BAR_2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 12,
                    "bit_msb": 31,
                    "description": "Base Address: This field defines the base address of the memory address range. The number of implemented bits in this field determines the size of the range (BAR aperture). The aperture for the BAR 2/3 pair is configurable in the range 4M bytes 128 G bytes. All other bits are not writable, and are read as 0s.",
                    "mode": "RW",
                    "name": "BA"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 11,
                    "description": "Reserved: These bits are hardwired to 0.",
                    "mode": "RO",
                    "name": "R1"
                }
            ]
        },
        "pcie_rc_reg.RC_BAR_3": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Base Address High: This field defines the upper 32 bits of the base address. All the bits are implemented.",
                    "mode": "RW",
                    "name": "BAH"
                }
            ]
        },
        "pcie_rc_reg.RC_BAR_4": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 12,
                    "bit_msb": 31,
                    "description": "Base Address: This field defines the base address of the memory address range. The number of implemented bits in this field determines the size of the range (BAR aperture). The aperture for the BAR 4/5 pair is configurable in the range 4M bytes 128 G bytes. All other bits are not writable, and are read as 0s.",
                    "mode": "RW",
                    "name": "BA"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 11,
                    "description": "Reserved: These bits are hardwired to 0.",
                    "mode": "RO",
                    "name": "R2"
                }
            ]
        },
        "pcie_rc_reg.RC_BAR_5": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Base Address High: This field defines the upper 32 bits of the base address. The aperture for the BAR 4/5 pair is configurable in the range 4M bytes - 128G bytes. All other bits are not writable, and are read as 0's.",
                    "mode": "RW",
                    "name": "BAH"
                }
            ]
        },
        "pcie_rc_reg.RC_generic_reserved_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "altname": "RSVD",
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "NA",
                    "mode": "RO",
                    "name": "rsvd"
                }
            ]
        },
        "pcie_rc_reg.adv_err_cap_ctl_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 11,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R43"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Multiple Header Recording Enable: Setting this bit enables the RC to log multiple error headers in its Header Log Registers. It is hardwired to 0.",
                    "mode": "RO",
                    "name": "MHRE"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Multiple Header Recording Capable: This bit is set when the RC has the capability to log more than one error header in its Header Log Registers. It is hardwired to 0.",
                    "mode": "RO",
                    "name": "MHRC"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Enable ECRC Check: Setting this bit enables ECRC checking on the receive side of the core. This bit is writable from the local management bus.",
                    "mode": "RW",
                    "name": "EEC"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "ECRC Check Capability: This read-only bit indicates to the software that the device is capable of checking ECRC in packets received from the link.",
                    "mode": "RW",
                    "name": "ECC"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Enable ECRC Generation: Setting this bit enables the ECRC generation on the transmit side of the core. This bit is writable from the local management bus.",
                    "mode": "RW",
                    "name": "EEG"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "ECRC Generation Capability: This read-only bit indicates to the software that the device is capable of generating ECRC in packets transmitted on the link.",
                    "mode": "RW",
                    "name": "EGC"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 4,
                    "description": "First Error Pointer: This is a 5-bit pointer to the bit position in the Uncorrectable Error Status Register corresponding to the error that was detected first. When there are multiple bits set in the Uncorrectable Error Status Register, this field informs the software which error was observed first. To prevent the field from being overwritten before the software is able to read it, this field is not updated while the status bit it points to in the Uncorrectable Error Status Register remains set. After the software clears this status bit, a subsequent error condition that sets any bit in the Uncorrectable Error Status Register will update the First Error Pointer. Any uncorrectable error type, including the special cases where the error is reported using an ERR_COR message, will set the First Error Pointer (assuming the software has reset the error pointed by it in the Uncorrectable Error Status Register).",
                    "mode": "RO",
                    "name": "FEP"
                }
            ]
        },
        "pcie_rc_reg.bist_header_latency_cache_line": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "BIST Register: BIST control register. BIST is not currently supported by the core, and this field is hardwired to 0.",
                    "mode": "RO",
                    "name": "BR"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Device Type:  Identifies whether the device supports a single Function or multiple Functions. hardwired to zero",
                    "mode": "RO",
                    "name": "DT"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 22,
                    "description": "Header Type: Identifies format of header. This field is hardwired to .",
                    "mode": "RO",
                    "name": "HT"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Latency Timer: This is an unused field and is hardwired to 0.",
                    "mode": "RO",
                    "name": "LT"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Cache Line Size: Cache Line Size Register defined in PCI Specifications 3.0. This field can be read or written, both from the link and from the local management bus, but its value is not used.",
                    "mode": "RW",
                    "name": "CLS"
                }
            ]
        },
        "pcie_rc_reg.capabilities_pointer": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 8,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R15"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Capabilities Pointer: Contains pointer to the first PCI Capability Structure. It can be re-written independently for every Function from the local management bus.",
                    "mode": "RO",
                    "name": "CP"
                }
            ]
        },
        "pcie_rc_reg.command_status": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Detected Parity Error: This bit is set when the core has received a poisoned TLP. The Parity Error Response enable bit (bit 6) has no effect on the setting of this bit. This field can also be cleared from the local management bus by writing a 1 into this bit position.",
                    "mode": "W1C",
                    "name": "DPE"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Signaled System Error: If the SERR enable bit is 1, this bit is set when the core has sent out a fatal or non-fatal error message on the link to the Root Complex. If the SERR enable bit is 0, this bit remains 0. This field can also be cleared from the local management bus by writing a 1 into this bit position.",
                    "mode": "W1C",
                    "name": "SSE"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "Received Master Abort:  This bit is set when the core has received a completion from the link with the Unsupported Request status. This field can also be cleared from the local management bus by writing a 1 into this bit position",
                    "mode": "W1C",
                    "name": "RMA"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Received Target Abort: This bit is set when the core has received a completion from the link with the Completer Abort status. This field can also be cleared from the local management bus by writing a 1 into this bit position",
                    "mode": "W1C",
                    "name": "RTA"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "Signaled Target Abort: This bit is set when the core has sent a completion to the link with the Completer Abort status. This field can also be cleared from the local management bus by writing a 1 into this bit position.",
                    "mode": "W1C",
                    "name": "STA"
                },
                {
                    "bit_lsb": 25,
                    "bit_msb": 26,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R6"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 24,
                    "description": "Master Data Parity Error: When the Parity Error Response enable bit is 1, the core sets this bit when it detects the following error conditions: (i) The core receives a poisoned completion from the link in response to a request. (ii) The core sends out a poisoned write request on the link (this may be because an underflow occurred during the packet transfer at the host interface of the core.). This bit remains 0 when the Parity Error Response enable bit is 0. This field can also be cleared from the local management bus by writing a 1 into this bit position.",
                    "mode": "W1C",
                    "name": "MDPE"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 23,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R5"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Capabilities List: Indicates the presence of PCI Extended Capabilities registers. This bit is hardwired to 1.",
                    "mode": "RO",
                    "name": "CL"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Interrupt Status: This bit is valid only when the core is configured to support legacy interrupts. Indicates that the core has a pending interrupt, that is, the core has sent an Assert_INTx message but has not transmitted a corresponding Deassert_INTx message.",
                    "mode": "RO",
                    "name": "IS"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 18,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R4"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 15,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "INTx Message Disabled: Enables or disables the transmission of INTx Assert and De-assert messages from the core. Setting this bit to 1 disables generation of INTx assert/de-assert messages in the core. This field can be written from the local management bus.",
                    "mode": "RW",
                    "name": "IMD"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "SERR Enable: Enables the reporting of fatal and non-fatal errors detected by the core to the Root Complex. This field can be written from the local management bus.",
                    "mode": "RW",
                    "name": "SE"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Parity Error Response Enable: When this bit is 1, the core sets the Master Data Parity Error status bit when it detects the following error conditions: (i) The core receives a poisoned completion from the link in response to a request. (ii) The core sends out a poisoned write request on the link (this may be because an underflow occurred during the packet transfer at the host interface of the core.). When this bit is 0, the Master Data Parity Error status bit is never set. This field can be written from the local management bus.",
                    "mode": "RW",
                    "name": "PERE"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 5,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Bus-Master Enable: Enables the device to issue memory and I/O requests from this Function. This field can be written from the local management bus.",
                    "mode": "RW",
                    "name": "BE"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Mem-Space Enable: Enables memory accesses through the core for this PCI Function. This field can be written from the local management bus.",
                    "mode": "RW",
                    "name": "MSE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "IO-Space Enable: Enables IO accesses through the core for this PCI Function. This field can be written from the local management bus.",
                    "mode": "RW",
                    "name": "ISE"
                }
            ]
        },
        "pcie_rc_reg.corr_err_mask_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R42"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Header Log Overflow Mask: This bit, when set, masks the reporting of an error in response to a Header Log register overflow.",
                    "mode": "RW",
                    "name": "HLOM"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Corrected Internal Error Mask: This bit, when set, masks the reporting of an error in response to a corrected internal error condition.",
                    "mode": "RW",
                    "name": "CIEM"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Advisory Non-Fatal Error Mask: This bit, when set, masks the reporting of an error in response to an uncorrectable error occurrence, which is determined to belong to one of the special cases in the PCI Express Base Specification 2.0.",
                    "mode": "RW",
                    "name": "ANEM"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Replay Timer Timeout Mask: This bit, when set, masks the reporting of an error in response to a Replay Timer timeout event.",
                    "mode": "RW",
                    "name": "RTTM"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R41"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Replay Number Rollover Mask: This bit, when set, masks the reporting of an error in response to a Replay Number Rollover event.",
                    "mode": "RW",
                    "name": "RNRM"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Bad DLLP Mask: This bit, when set, masks the reporting of an error in response to a 'Bad DLLP' received.",
                    "mode": "RW",
                    "name": "BDM"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Bad TP Mask:  This bit,when set, masks the reporting of an error in response to a 'Bad TLP' received.",
                    "mode": "RW",
                    "name": "BTM"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 5,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R40"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Receiver Error Mask: This bit, when set, masks the reporting of Physical Layer errors.",
                    "mode": "RW",
                    "name": "REM"
                }
            ]
        },
        "pcie_rc_reg.corr_err_stat_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R39"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Header Log Overflow Status: This bit is set on a Header Log Register overflow, that is, when the header could not be logged in the Header Log Register because it is occupied by a previous header.",
                    "mode": "RW",
                    "name": "HLOS"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Corrected Internal Error Status: This bit is set when the core has detected an internal correctable error condition (a correctable ECC error while reading from any of the RAMs). This bit is also set in response to the client signaling an internal error through the input CORRECTABLE_ERROR_IN.",
                    "mode": "RW",
                    "name": "CIES"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Advisory Non-Fatal Error Status: This bit is set when an uncorrectable error occurs, which is determined to belong to one of the special cases described in the PCI Express Base Specification 2.0. This causes the core to assert the CORRECTABLE_ERROR_OUT output in place of NON_FATAL_ERROR_OUT.",
                    "mode": "RW",
                    "name": "ANES"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Replay Timer Timeout Status: This bit is set when the replay timer in the Data Link Layer of the core times out, causing the core to re-transmit a TLP.",
                    "mode": "RW",
                    "name": "RTTS"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R38"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Replay Number Rollover Status: This bit is set when the replay count rolls over after three re-transmissions of a TLP at the Data Link Layer of the core.",
                    "mode": "RW",
                    "name": "RNRS"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Bad DLLP Status: This bit is set when an LCRC error is detected in a received DLLP, and no errors were detected by the Physical Layer.",
                    "mode": "RW",
                    "name": "BDS"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Bad TP Status:  This bit is set when an error is detected in a received TLP by the Data Link Layer of the core the conditions causing this error are (1) an LCRC error, (2) the packet terminates with EDB symbol, but its LCRC field does not equal the inverted value of the calculated CRC.",
                    "mode": "RW",
                    "name": "BTS"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 5,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R37"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Receiver Error Status: This bit is set when an error is detected in the receive side of the Physical Layer of the core (e.g. an 8b10b decode error).",
                    "mode": "RW",
                    "name": "RES"
                }
            ]
        },
        "pcie_rc_reg.dev_ser_num_0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Device Serial Number, Doubleword 0: This field contains the first 32 bits of the device's serial number.",
                    "mode": "RO",
                    "name": "DSND0"
                }
            ]
        },
        "pcie_rc_reg.dev_ser_num_1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Device Serial Number, Doubleword 1: This field contains the last 32 bits of the device's serial number.",
                    "mode": "RO",
                    "name": "DSND1"
                }
            ]
        },
        "pcie_rc_reg.dev_ser_num_cap_hdr": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "Next Capability Offset: Indicates offset to the next PCI Express capability structure. Its default value points to the Power Budgeting Capability Structure. It can be written from local management bus independently for each PF.",
                    "mode": "RO",
                    "name": "SNNCO"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Capability Version: Specifies the SIG assigned value for the version of the capability structure. This field is set by default to 1, but can be modified from the local management bus by writing into Function 0 from the local management bus.",
                    "mode": "RO",
                    "name": "DSNCV"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "PCI Express Extended Capability ID: This field is hardwired to the Capability ID assigned by PCI SIG to the PCI Express Device Serial Number Capability (0001 hex).",
                    "mode": "RO",
                    "name": "PECID"
                }
            ]
        },
        "pcie_rc_reg.err_src_id_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "ERR_FATAL or ERR_NONFATAL Source ID: This field captures and stores the Requester ID from an ERR_FATAL or ERROR_NONFATAL message received by the RC, if the ERR_FATAL or NONFATAL Received bit was not set at the time the message was received.",
                    "mode": "RO",
                    "name": "EFNSI"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "ERR_COR Source ID: This field captures and stores the Requester ID from an ERR_COR message received by the RC, if the ERR_COR bit was not set at the time the message was received.",
                    "mode": "RO",
                    "name": "ECSI"
                }
            ]
        },
        "pcie_rc_reg.expan_rom_base_addr": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 8,
                    "bit_msb": 31,
                    "description": "ROM Base Address: Defines the base address and range of the expansion ROM address space. The number of writable bits in this field determines the size of the range (BAR aperture). All other bits are not writable, and are read as 0s. These bits can be written from the local management bus.",
                    "mode": "RW",
                    "name": "RBA"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 7,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R14"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Address Decode Enable: This bit must be set to 1 by the configuration software to enable the expansion ROM. This bit can also be written from the local management bus.",
                    "mode": "RW",
                    "name": "ADE"
                }
            ]
        },
        "pcie_rc_reg.hdr_log_0_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Header Dword 0: First Dword of captured TLP header.",
                    "mode": "RO",
                    "name": "HD0"
                }
            ]
        },
        "pcie_rc_reg.hdr_log_1_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Header Dword 1: Second Dword of captured TLP header.",
                    "mode": "RO",
                    "name": "HD1"
                }
            ]
        },
        "pcie_rc_reg.hdr_log_2_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Header Dword 2: Third Dword of captured TLP header.",
                    "mode": "RO",
                    "name": "HD2"
                }
            ]
        },
        "pcie_rc_reg.hdr_log_3_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "Header Dword 3: Fourth Dword of captured TLP header.",
                    "mode": "RO",
                    "name": "HD3"
                }
            ]
        },
        "pcie_rc_reg.intrpt_line_intrpt_pin": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 11,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R16"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 10,
                    "description": "Interrupt Pin Register: Identifies the interrupt input (A, B, C, D) to which this Functions interrupt output is connected to (01 = INTA, 02 = INTB, 03 = INTC, 04 = INTD). The assignment of interrupt inputs to Functions is fixed when the core is configured. This field can be re-written independently for each Function from the local management bus. Default values - PF0: 01 (INTA), PF1: 02 (INTB).",
                    "mode": "RO",
                    "name": "IPR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Interrupt Line Register: Identifies the IRQx input of the interrupt controller at the Root Complex that is activated by this Functions interrupt (00 = IRQ0, ... , 0F = IRQ15, FF = unknown or not connected). This field is writable from the local management bus.",
                    "mode": "RW",
                    "name": "ILR"
                }
            ]
        },
        "pcie_rc_reg.lane_equalization_control_rc_reg0": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Upstream Port Receiver Preset Hint: Lane 1 Receiver Preset Hint value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPRPH1"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Upstream Port Transmitter Preset: Lane 1 Transmitter Preset value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPTP1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R2_1"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Downstream Port Receiver Preset Hint: Lane 1 Receiver Preset Hint value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNRPH1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Downstream Port Transmitter Preset: Lane 1 Transmitter Preset value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNTP1"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Upstream Port Receiver Preset Hint: Lane 0 Receiver Preset Hint value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPRPH0"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Upstream Port Transmitter Preset: Lane 0 Transmitter Preset value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPTP0"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R0_1"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 6,
                    "description": "Upstream Port Receiver Preset Hint: Lane 0 Receiver Preset Hint value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNRPH0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Downstream Port Transmitter Preset: Lane 0 Transmitter Preset value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNTP0"
                }
            ]
        },
        "pcie_rc_reg.lane_equalization_control_rc_reg1": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Upstream Port Receiver Preset Hint: Lane 2 Receiver Preset Hint value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPRPH1"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Upstream Port Transmitter Preset: Lane 2 Transmitter Preset value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPTP1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R2_1"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Downstream Port Receiver Preset Hint: Lane 2 Receiver Preset Hint value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNRPH1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Downstream Port Transmitter Preset: Lane 2 Transmitter Preset value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNTP1"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Upstream Port Receiver Preset Hint: Lane 1 Receiver Preset Hint value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPRPH0"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Upstream Port Transmitter Preset: Lane 1 Transmitter Preset value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPTP0"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R0_1"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 6,
                    "description": "Upstream Port Receiver Preset Hint: Lane 1 Receiver Preset Hint value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNRPH0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Downstream Port Transmitter Preset: Lane 1 Transmitter Preset value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNTP0"
                }
            ]
        },
        "pcie_rc_reg.lane_equalization_control_rc_reg2": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Upstream Port Receiver Preset Hint: Lane 3 Receiver Preset Hint value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPRPH1"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Upstream Port Transmitter Preset: Lane 3 Transmitter Preset value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPTP1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R2_1"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Downstream Port Receiver Preset Hint: Lane 3 Receiver Preset Hint value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNRPH1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Downstream Port Transmitter Preset: Lane 3 Transmitter Preset value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNTP1"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Upstream Port Receiver Preset Hint: Lane 2 Receiver Preset Hint value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPRPH0"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Upstream Port Transmitter Preset: Lane 2 Transmitter Preset value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPTP0"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R0_1"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 6,
                    "description": "Upstream Port Receiver Preset Hint: Lane 2 Receiver Preset Hint value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNRPH0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Downstream Port Transmitter Preset: Lane 2 Transmitter Preset value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNTP0"
                }
            ]
        },
        "pcie_rc_reg.lane_equalization_control_rc_reg3": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 30,
                    "description": "Upstream Port Receiver Preset Hint: Lane 4 Receiver Preset Hint value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPRPH1"
                },
                {
                    "bit_lsb": 24,
                    "bit_msb": 27,
                    "description": "Upstream Port Transmitter Preset: Lane 4 Transmitter Preset value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPTP1"
                },
                {
                    "bit_lsb": 23,
                    "bit_msb": 23,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R2_1"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 22,
                    "description": "Downstream Port Receiver Preset Hint: Lane 4 Receiver Preset Hint value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNRPH1"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Downstream Port Transmitter Preset: Lane 4 Transmitter Preset value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNTP1"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Upstream Port Receiver Preset Hint: Lane 3 Receiver Preset Hint value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPRPH0"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 11,
                    "description": "Upstream Port Transmitter Preset: Lane 3 Transmitter Preset value received from the upstream device.",
                    "mode": "RW",
                    "name": "UPTP0"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R0_1"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 6,
                    "description": "Upstream Port Receiver Preset Hint: Lane 3 Receiver Preset Hint value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNRPH0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Downstream Port Transmitter Preset: Lane 3 Transmitter Preset value used by the downstream port.",
                    "mode": "RW",
                    "name": "DNTP0"
                }
            ]
        },
        "pcie_rc_reg.lane_error_status_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 8,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Lane Error Status: Each of these bits indicates the error status for the corresponding lane. STICKY.",
                    "mode": "W1C",
                    "name": "LES"
                }
            ]
        },
        "pcie_rc_reg.link_cap_2_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 4,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R22"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 3,
                    "description": "Supported Link Speeds Vector: This field indicates the supported link speeds of the core. For each bit a value of 1 indicates that the corresponding link speed is supported, while a value of 0 indicates the corresponding speed is not supported. The bits corresponding to various link speeds are: Bit 1 = 2.5 GT/s, Bit 2 = 5 GT/s, Bit 3 = 8 GT/s. This field is hardwired to 001 (2.5 GT/s) when PCI_GENERATION_SEL[1:0] strap pins of the core are set to 00, 011 (2.5 and 5 GT/s) when the strap is set to 01, and 111 (2.5, 5, and 8 GT/s) when the strap pin is set to 10.",
                    "mode": "RO",
                    "name": "SLSV"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R21"
                }
            ]
        },
        "pcie_rc_reg.link_cap_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Port Number: Specifies the port number assigned to the PCI Express link connected to this device. This field is hardwired to 0.",
                    "mode": "RO",
                    "name": "PN"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 23,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R9"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Link Bandwidth Notification Capability: A value of 1b indicates support for the Link Bandwidth Notification status and interrupt mechanisms.",
                    "mode": "RO",
                    "name": "LBNC"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Data Link Layer Active Reporting Capability: Set to 1 if the device is capable of reporting that the DL Control and Management State Machine has reached the DL_Active state. This bit is hardwired to 0, as this version of the core does not support the feature.",
                    "mode": "RO",
                    "name": "DARC"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Surprise Down Error Reporting Capability: Indicates the capability of the device to report a Surprise Down error condition. This bit is hardwired to 0, as this version of the core does not support the feature.",
                    "mode": "RO",
                    "name": "SERC"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Clock Power Management: Indicates that the device supports removal of reference clocks. Not supported in this version of the core. Hardwired to 0.",
                    "mode": "RO",
                    "name": "CPM"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 17,
                    "description": "L1 Exit Latency: Specifies the exit latency from L1 state. This parameter is dependent on the Physical Layer implementation.",
                    "mode": "RW",
                    "name": "L1EL"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "L0S Exit Latency: Specifies the time required for the device to transition from L0S to L0. This parameter is dependent on the Physical Layer implementation.",
                    "mode": "RW",
                    "name": "L0EL"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 11,
                    "description": "Active State Power Management: Indicates the level of ASPM support provided by the device.",
                    "mode": "RW",
                    "name": "ASPM"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 9,
                    "description": "Max Link Width: Indicates the maximum number of lanes supported by the device. This field is hardwired based on the setting of the LANE_COUNT_IN strap input.",
                    "mode": "RO",
                    "name": "MLW"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Max Link Speed: Indicates the speeds supported by the link (2.5 GT/s, 5 GT/s, and 8 GT/s per lane). This field is hardwired to 0001 (2.5 GT/s) when the strap input PCIE_GENERATION_SEL is set to 00, to 0010 (5 GT/s) when the strap is set to 01, and to 0011 (8 GT/s) when the strap input is set to 10.",
                    "mode": "RO",
                    "name": "MLS"
                }
            ]
        },
        "pcie_rc_reg.link_control3_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 2,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Link Equalization Request Interrupt Enable: ",
                    "mode": "RW",
                    "name": "LERIE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Perform Equaliztion: ",
                    "mode": "RW",
                    "name": "PE"
                }
            ]
        },
        "pcie_rc_reg.link_ctl_stat_2_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 17,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R24"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Current De-Emphasis Level: This status bit indicates the current operating de-emphasis level of the transmitter (0 = -6dB, 1 = -3.5dB).",
                    "mode": "RO",
                    "name": "CDEL"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 15,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R23"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Compliance De-Emphasis: This bit sets the de-emphasis level when the LTSSM enters the Polling.Compliance state because of software setting the Enter Compliance bit in this register (0 = -6dB, 1 = -3.5dB).",
                    "mode": "RW",
                    "name": "CD"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Compliance SOS: When this bit is set to 1, the device will transmit SKP ordered sets between compliance patterns.",
                    "mode": "RW",
                    "name": "CS"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Enter Modified Compliance: This field is intended for debug and compliance testing purposes only. If this bit is set to 1, the device will transmit the Modified Compliance Pattern when the LTSSM enters the Polling.Compliance substate.",
                    "mode": "RW",
                    "name": "EMC"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 9,
                    "description": "Transmit Margin: This field is intended for debug and compliance testing purposes only. It controls the non-deemphasized voltage level at the transmitter outputs. Its encodings are: 000 = Normal operating range, 001 = 800 - 1200 mV for full swing and 400 - 700 mV for half swing, 010 - 111 = See PCI Express Base Specification 2.0. This field is reset to 0 when th LTSSM enters the Polling.Configuration substate during link training.",
                    "mode": "RW",
                    "name": "TM"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Selectable De-Emphasis: This field is reserved for Endpoints, and is hardwired to 0.",
                    "mode": "RO",
                    "name": "SD"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Hardware Autonomous Speed Disable: When this bit is set, the LTSSM is prevented from changing the operating speed of the link, other than reducing the speed to correct unreliable operation of the link.",
                    "mode": "RW",
                    "name": "HASD"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Enter Compliance: This bit is used to force the Endpoint device to enter the Compliance mode. Software sets this bit to 1 and initiates a hot reset to force the device into the Compliance mode. The target speed for the Compliance mode is determined by the Target Link Speed field of this register.",
                    "mode": "RW",
                    "name": "EC"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Target Link Speed: This field sets the target speed when the software forces the link into Compliance mode by setting the Enter Compliance bit in this register (0001 = 2.5 GT/s, 0010 = 5 GT/s, 0011 = 8 GT/s). The default value of this field is 0001 (2.5 GT/s) when the PCI_GENERATION_SEL[1:0] strap pins of the core are set to 00, 0010 (5 GT/s) when the strap is set to 01, and 0011 (8 GT/s) when the strap pin is set to 10.",
                    "mode": "RW",
                    "name": "TLS"
                }
            ]
        },
        "pcie_rc_reg.link_ctl_stat_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "Link Autonomous Bandwidth Status: The core sets this bit to indicate a change in the link speed or width under some conditions. This bit is not implemented.",
                    "mode": "RO",
                    "name": "LABS"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "Link Bandwidth Management Status: The core sets this bit to indicate a change in the link speed or width under some conditions. This bit is not implemented.",
                    "mode": "RO",
                    "name": "LBMS"
                },
                {
                    "bit_lsb": 29,
                    "bit_msb": 29,
                    "description": "Data Link Layer Active: Indicates the status of the Data Link Layer. Set to 1 when the DL Control and Management State Machine has reached the DL_Active state. This bit is hardwired to 0 in this version of the core.",
                    "mode": "RO",
                    "name": "DA"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "Slot Clock Configuration: Indicates that the device uses the reference clock provided by the connector. This bit is hardwired to 0.",
                    "mode": "RO",
                    "name": "SCC"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "Link Training Status: This bit is set to 1 when the LTSSM is in the Recovery of Configuration states, or if a 1 has been written to the Retrain Link bit but the link training has not yet begun.",
                    "mode": "RO",
                    "name": "LTS"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 26,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R12"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 25,
                    "description": "Negotiated Link Width: Set at the end of link training to the actual link width negotiated between the two sides (0000001 = 1, 000010 = 2, 000100 = 4, 001000 = 8).",
                    "mode": "RO",
                    "name": "NLW"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 19,
                    "description": "Negotiated Link Speed: Negotiated link speed of the device. The supported speeds are 2.5 GT/s per lane (0001), 5 GT/s per lane (0010), and 8 GT/s per lane (0011).",
                    "mode": "RO",
                    "name": "NLS"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 15,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R11"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Link Autonomous Bandwidth Interrupt Enable: This bit enables the generation of a local interrupt when the Link Autonomous Bandwidth Status bit has been set. This bit is not implemented.",
                    "mode": "RO",
                    "name": "LABIE"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 10,
                    "description": "Link Bandwidth Management Interrupt Enable: This bit enables the generation of a local interrupt when the Link Bandwidth Management Status bit has been set. This bit is not implemented.",
                    "mode": "RO",
                    "name": "LBMIE"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "Hardware Autonomous Width Disable: This bit, when set, prevents the LTSSM from changing the width of the link, other than reducing the link width to correct unreliable operation.",
                    "mode": "RW",
                    "name": "HAWD"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "Enable Clock Power Management: This field is hardwired to 0.",
                    "mode": "RO",
                    "name": "ECPM"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Extended Synch: ",
                    "mode": "RW",
                    "name": "ES"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Common Clock Configuration: A value of 0 indicates that the reference clock of this device is asynchronous to that of the upstream device. A value of 1 indicates that the reference clock is common.",
                    "mode": "RW",
                    "name": "CCC"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Retrain Link: Setting this bit to 1 causes the LTSSM to initiate link training. This bit always reads as 0.",
                    "mode": "RW",
                    "name": "RL"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Link Disable: Writing a 1 to this bit position causes the LTSSM to go to the Disable Link state. The LTSSM stays in the Disable Link state while this bit is set.",
                    "mode": "RW",
                    "name": "LD"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Read Completion Boundary: Indicates the Read Completion Boundary of the Root Port (0 = 64 bytes, 1 = 128 bytes).",
                    "mode": "RW",
                    "name": "RCB"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R10"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Active State Power Management Control: Controls the level of ASPM support on the PCI Express link associated with the function. The allowed values are 00 (ASPM disabled) and 01 (L0S entry enabled).",
                    "mode": "RW",
                    "name": "ASPMC"
                }
            ]
        },
        "pcie_rc_reg.pcie_cap_2_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 20,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R16"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 19,
                    "description": "OBFF Supported: A 1 in this bit position indicates that the Function supports the Optimized Buffer Flush/Fill (OBFF) capability using message signaling.",
                    "mode": "RO",
                    "name": "OBFF"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 17,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R15"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "TPH Completer Supported: This bit when set, indicates that the Function is capable of serving as a completer for requests with Transaction Processing Hints (TPH). This bit is set to 1 by default.",
                    "mode": "RO",
                    "name": "TPHC"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 11,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R14"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "128-bit CAS Atomic Op Completer Supported: A 1 in this bit position indicates that the Function supports completer capability for the Compare-and-Swap (CAS) Atomic Operation with 128 bit operands.",
                    "mode": "RO",
                    "name": "ACS128"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "64-bit Atomic Op Completer Supported: A 1 in this bit position indicates that the Function supports completer capability for 64-bit Atomic Operations.",
                    "mode": "RO",
                    "name": "ACS64"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "32-Bit Atomic Op Completer Supported: A 1 in this bit position indicates that the Function supports completer capability for 32-bit Atomic Operations.",
                    "mode": "RO",
                    "name": "ACS32"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 6,
                    "description": "Automic routing supported: ",
                    "mode": "RW",
                    "name": "ACRS"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Completion Timeout Disable Supported: A 1 in this field indicates that the associated Function supports the capability to turn off its Completion timeout.",
                    "mode": "RO",
                    "name": "CTDS"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Completion Timeout Ranges: Specifies the Completion Timeout values supported by the device. This field is set by default to 0010 (10 ms - 250 ms), but can be modified from the local management bus. The actual timeout values are in two programmable local management registers, which allow the timeout settings of the two sub-ranges within Range B to be programmed independently.",
                    "mode": "RO",
                    "name": "CTR"
                }
            ]
        },
        "pcie_rc_reg.pcie_cap_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 28,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R4"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 27,
                    "description": "Captured Power Limit Scale: Specifies the scale used by Slot Power Limit Value",
                    "mode": "RW",
                    "name": "CPLS"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 25,
                    "description": "Captured Slot Power Limit Value: Specifies upper limit on power supplied by slot.",
                    "mode": "RW",
                    "name": "CSP"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Role-Based Error Reporting: Enables role-based errer reporting. It is set by default to 1.",
                    "mode": "RW",
                    "name": "RER"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 11,
                    "description": "Acceptable L1 Latency: Specifies acceptable latency that the Endpoint can tolerate while transitioning from L1 to L0.",
                    "mode": "RW",
                    "name": "AL1L"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 8,
                    "description": "Acceptable L0S Latency: Specifies acceptable latency that the Endpoint can tolerate while transitioning from L0S to L0.",
                    "mode": "RW",
                    "name": "AL0L"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Extended Tag Field Supported: Set when device allows the tag field to be extended from 5 to 8 bits. It is hardwired to 1.",
                    "mode": "RO",
                    "name": "ETFS"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 4,
                    "description": "Phantom Functions Supported: This field is used to extend the tag field by combining unused Function bits with the tag bits. This field is hardwired to 00 to disable this feature.",
                    "mode": "RO",
                    "name": "PFS"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 2,
                    "description": "Max Payload Size: Specifies maximum payload size supported by the device",
                    "mode": "RW",
                    "name": "MP"
                }
            ]
        },
        "pcie_rc_reg.pcie_ctl_stat_2_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 15,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R20"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 14,
                    "description": "OBFF Enable: Enables the Optimized Buffer Flush/Fill (OBFF) capability in the device. Valid settings are 00 (disabled), 01 (Variation A), and 10 (Variation B). ",
                    "mode": "RW",
                    "name": "OBFFE"
                },
                {
                    "bit_lsb": 10,
                    "bit_msb": 12,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R19"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 9,
                    "description": "IDO Completion Enable: When this bit is 1, the RC is allowed to set the ID-based Ordering (IDO) Attribute bit in the Completions it generates.",
                    "mode": "RW",
                    "name": "ICE"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "IDO Request Enable: When this bit is 1, the RC is allowed to set the ID-based Ordering (IDO) Attribute bit in the requests it generates.",
                    "mode": "RW",
                    "name": "IRE"
                },
                {
                    "bit_lsb": 7,
                    "bit_msb": 7,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R18"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Atomic Op Requester Enable: This bit must be set to enable the generation of Atomic Op Requests. If the client logic attempts to send an Atomic Op when this bit is not set, logic in the core will nullify the TLP on its way to the link.",
                    "mode": "RW",
                    "name": "AORE"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "ARI Forwarding Enable: A 1 in this filed indicates that the port treats fields 7:0 of the ID  as function number while converting a Type 1 config packet to type 0 config packet.",
                    "mode": "RO",
                    "name": "AFE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Completion Timeout Disable: Setting this bit disables the Completion Timeout in the device.",
                    "mode": "RW",
                    "name": "CTD"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Completion Timeout Value: Specifies the Completion Timeout value for the device. Allowable values are 0101 (sub-range 1) and 0110 (sub-range 2). The corresponding timeout values are stored in the local management register's Completion Timeout Interval Registers 0 and 1, respectively.",
                    "mode": "RW",
                    "name": "CTV"
                }
            ]
        },
        "pcie_rc_reg.pcie_dev_ctl_stat_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 22,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R8"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Transaction Pending: Indicates if any of the Non-Posted requests issued by the RC are still pending.",
                    "mode": "RO",
                    "name": "TP"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Aux Power Detected: Set when auxiliary power is detected by the device. This is an unused field.",
                    "mode": "RO",
                    "name": "APD"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "Unsupported Request Detected: Set to 1 by the core when it receives an unsupported request.",
                    "mode": "RW",
                    "name": "URD"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Fatal Error Detected: Set to 1 by the core when it detects a fatal error, regardless of whether the error is masked.",
                    "mode": "RW",
                    "name": "FED"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Non-Fatal Error Detected: Set to 1 by the core when it detects a non-fatal error, regardless of whether the error is masked.",
                    "mode": "RW",
                    "name": "NFED"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Correctable Error Detected: Set to 1 by the core when it detects a correctable error, regardless of whether the error is masked.",
                    "mode": "RW",
                    "name": "CED"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Reserved: Hardwired to 0.",
                    "mode": "RO",
                    "name": "R7"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 14,
                    "description": "Max Read Request Size: Specifies the maximum size allowed in read requests generated by the device.",
                    "mode": "RW",
                    "name": "MRR"
                },
                {
                    "bit_lsb": 11,
                    "bit_msb": 11,
                    "description": "Enable No Snoop: When set to 1, the device is allowed to set the No Snoop bit in initiated transactions in which cache coherency is not needed.",
                    "mode": "RW",
                    "name": "ENS"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 10,
                    "description": "Reserved: Hardwired to 0",
                    "mode": "RO",
                    "name": "R6"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 7,
                    "description": "Max Payload Size: Specifies the maximum TLP payload size configured. The device must be able to receive a TLP of this maximum size, and should not generate TLP's larger than this value. Software must set this field based on the maximum payload size in the Device Capabilities Register, and the capability of the other side.",
                    "mode": "RW",
                    "name": "MP"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Enable Relaxed Ordering: When set, this bit indicates that the device is allowed to set the Relaxed Ordering bit in the Attributes field of transactions initiated from it., when the transactions do not require Strong Ordering.",
                    "mode": "RW",
                    "name": "ERO"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: Hardwired to 0.",
                    "mode": "RO",
                    "name": "R5"
                }
            ]
        },
        "pcie_rc_reg.pcie_io_base_limit_upper_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "altname": "VALUE",
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "value: ",
                    "mode": "RO",
                    "name": "value"
                }
            ]
        },
        "pcie_rc_reg.pcie_prefetch_base_upper_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "altname": "VALUE",
                    "bit_lsb": 0,
                    "bit_msb": 31,
                    "description": "value: ",
                    "mode": "RO",
                    "name": "value"
                }
            ]
        },
        "pcie_rc_reg.pcie_prefetch_limit_upper_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "altname": "VALUE2",
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "value: ",
                    "mode": "RW",
                    "name": "value2"
                },
                {
                    "altname": "VALUE",
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "value: ",
                    "mode": "RO",
                    "name": "value"
                }
            ]
        },
        "pcie_rc_reg.pwr_mgmt_cap": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 31,
                    "bit_msb": 31,
                    "description": "PME Support for D3(cold) State: Indicates whether the Function is capable of sending PME messages when in the D3cold state. Because the device does not have aux power, this bit is hardwired to 0.",
                    "mode": "RO",
                    "name": "PSDCS"
                },
                {
                    "bit_lsb": 30,
                    "bit_msb": 30,
                    "description": "PME Support for D3(hot) Statue: Indicates whether the Function is capable of sending PME messages when in the D3hot state. This bit is set to 1 by default, but can be modified from the local management bus by writing into Function 0. All other Functions assume the value set in Function 0s Power Management Capabilities Register.",
                    "mode": "RO",
                    "name": "PSDHS"
                },
                {
                    "bit_lsb": 28,
                    "bit_msb": 28,
                    "description": "PME Support for D1 State: Indicates whether the Function is capable of sending PME messages when in the D1 state. This bit is set to 1 by default, but can be modified from the local management bus by writing into Function 0. All other Functions assume the value set in Function 0s Power Management Capabilities Register.",
                    "mode": "RO",
                    "name": "PSD1S"
                },
                {
                    "bit_lsb": 27,
                    "bit_msb": 27,
                    "description": "PME Support for D0 State: Indicates whether the Function is capable of sending PME messages when in the D0 state. This bit is set to 1 by default, but can be modified from the local management bus by writing into Function 0. All other Functions assume the value set in Function 0s Power Management Capabilities Register.",
                    "mode": "RO",
                    "name": "PSD0S"
                },
                {
                    "bit_lsb": 26,
                    "bit_msb": 26,
                    "description": "D2 Support: Set if the Function supports the D2 power state. Currently hardwired to 0.",
                    "mode": "RO",
                    "name": "D2S"
                },
                {
                    "bit_lsb": 25,
                    "bit_msb": 25,
                    "description": "D1 Support: Set if the Function supports the D1 power state. This bit is set to 1 by default, but can be modified from the local management bus by writing into Function 0. All other Functions assume the value set in Function 0s Power Management Capabilities Register.",
                    "mode": "RO",
                    "name": "D1S"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 24,
                    "description": "Max Current Required from Aux Power Supply: Specifies the maximum current drawn by the device from the aux power source in the D3cold state. This field is not implemented in devices not supporting PME notification when in the D3cold state, and is therefore hardwired to 0.",
                    "mode": "RO",
                    "name": "MCRAPS"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Device Specific Initialization Bit: This bit, when set, indicates that the device requires additional configuration steps beyond setting up its PCI configuration space, to bring it to the D0 active state from the D0 uninitialized state. This bit is hardwired to 0.",
                    "mode": "RO",
                    "name": "DSI"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R0"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "PME Clock: Not applicable to PCI Express. This bit is hardwired to 0.",
                    "mode": "RO",
                    "name": "PC"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 18,
                    "description": "Version ID: Indicates the version of the PCI Bus Power Management Specifications that the Function implements. This field is set by default to 011 (Version 1.2). It can be re-written independently for each Function from the local management bus.",
                    "mode": "RO",
                    "name": "VID"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Capabilities Pointer: Contains pointer to the next PCI Capability Structure. By default, this points to the MSI Capability Structure. This field can be re-written independently for each Function from the local management bus.",
                    "mode": "RO",
                    "name": "CP"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Capability ID: Identifies that the capability structure is for Power Management. This field is set by default to 01 hex. It can be re-written independently for each Function from the local management bus.",
                    "mode": "RO",
                    "name": "CID"
                }
            ]
        },
        "pcie_rc_reg.pwr_mgmt_ctrl_stat_rep": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Data Register: This optional register is not implemented in the Databahn PCIe core. This field is hardwired to 0.",
                    "mode": "RO",
                    "name": "DR"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R1"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "PME Status: When PME notification is enabled, writing a 1 into this bit position from the local management bus sets this bit and causes the core to send a PME message from the associated Function. When the Root Complex processes this message, it will turn off this bit by writing a 1 into this bit position though a Config Write. This bit can be set or cleared from the local management bus, by writing a 1 or 0, respectively. It can only be cleared from the configuration path (by writing a 1).",
                    "mode": "W1C",
                    "name": "PMES"
                },
                {
                    "bit_lsb": 9,
                    "bit_msb": 14,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R2"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 8,
                    "description": "PME Enable: Setting this bit enables the notification of PME events from the associated Function. This bit can be set also by writing into this register from the local management bus.",
                    "mode": "RW",
                    "name": "PE"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 7,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R3"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "No Soft Reset: When this bit is set to 1, the Function will maintain all its state in the PM state D3hot. The software is not required to re-initialize the Function registers on the transition back to D0. This bit is set to 1 by default, but can be modified independently for each PF from the local management bus.",
                    "mode": "RO",
                    "name": "NSR"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R4"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 1,
                    "description": "Power State: Indicates the power state this Function is currently in. This field can be read by the software to monitor the current power state, or can be written to cause a transition to a new state. The valid settings are 00 (state D0), 01 (state D1) and 11 (state D3hot). The software should not write any other value into this field. This field can also be written from the local management bus independently for each Function.",
                    "mode": "RW",
                    "name": "PS"
                }
            ]
        },
        "pcie_rc_reg.revision_id_class_code": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 24,
                    "bit_msb": 31,
                    "description": "Class Code: Identifies the function of the device. This field can be rewritten independently for each Function from the local management bus",
                    "mode": "RO",
                    "name": "CC"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 23,
                    "description": "Sub-Class Code: Identifies a sub-category within the selected function. This field can be re-written independently for each Function from the local management bus.",
                    "mode": "RO",
                    "name": "SCC"
                },
                {
                    "bit_lsb": 8,
                    "bit_msb": 15,
                    "description": "Programming Interface Byte: Identifies the register set layout of the device. This field can be re-written independently for each Function from the local management bus.",
                    "mode": "RO",
                    "name": "PIB"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 7,
                    "description": "Revision ID: Assigned by the manufacturer of the device to identify the revision number of the device. This field can be re-written independently for each Function from the local management bus.",
                    "mode": "RO",
                    "name": "RID"
                }
            ]
        },
        "pcie_rc_reg.root_err_cmd_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 3,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R44"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "Fatal Error Reporting Enable: If this bit is set, the core will active its FATAL_ERROR_OUT output in response to an error message received from the link.",
                    "mode": "RW",
                    "name": "FERE"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Non-Fatal Error Reporting Enable: If this bit is set, the core will active its NON_FATAL_ERROR_OUT output in response to an error message received from the link.",
                    "mode": "RW",
                    "name": "NFERE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "Correctable Error Reporting Enable: If this bit is set, the core will active its CORRECTABLE_ERROR_OUT output in response to an error message received from the link.",
                    "mode": "RW",
                    "name": "CERE"
                }
            ]
        },
        "pcie_rc_reg.root_err_stat_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 7,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R45"
                },
                {
                    "bit_lsb": 6,
                    "bit_msb": 6,
                    "description": "Fatal Error Messages Received: This bit, when set, indicates that the RC has received one or more Fatal error messages from the link.",
                    "mode": "W1C",
                    "name": "FEMR"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 5,
                    "description": "Non-Fatal Error Messages Received: This bit, when set, indicates that the RC has received one or more Non-Fatal error messages from the link.",
                    "mode": "W1C",
                    "name": "NEMR"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "First Uncorrectable Fatal: This bit, when set, indicates that the first Uncorrectable error message received was for a Fatal error.",
                    "mode": "W1C",
                    "name": "FUF"
                },
                {
                    "bit_lsb": 3,
                    "bit_msb": 3,
                    "description": "Multiple ERR_FATAL or NONFATAL Received: This bit is set when the RC receives either a Fatal or Non-Fatal error message from the link, and the ERR_FATAL/NONFATAL Received bit is already set.",
                    "mode": "W1C",
                    "name": "MEFNR"
                },
                {
                    "bit_lsb": 2,
                    "bit_msb": 2,
                    "description": "ERR_FATAL or NONFATAL Received: This bit is set when the RC receives either a Fatal or Non-Fatal error message from the link.",
                    "mode": "W1C",
                    "name": "EFNR"
                },
                {
                    "bit_lsb": 1,
                    "bit_msb": 1,
                    "description": "Multiple ERR_COR Received: This bit is set when the RC receives a Correctable error message from the link, if the ERR_COR received bit is already set.",
                    "mode": "W1C",
                    "name": "MECR"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 0,
                    "description": "ERR_COR Received: This bit is set when the RC receives a Correctable error message from the link.",
                    "mode": "W1C",
                    "name": "ECR"
                }
            ]
        },
        "pcie_rc_reg.uncorr_err_mask_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 23,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R32"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Uncorrectable Internal Error Mask: This bit is set to mask the reporting of internal errors.",
                    "mode": "RW",
                    "name": "UIEM"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R31"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Unsupported Request Error Mask: This bit is set to mask the reporting of unexpected requests received from the link.",
                    "mode": "RW",
                    "name": "UREM"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "ECRC Error Mask: This bit is set to mask the reporting of ECRC errors.",
                    "mode": "RW",
                    "name": "EEM"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Malformed TLP Mask: This bit is set to mask the reporting of malformed TLPs received from the link.",
                    "mode": "RW",
                    "name": "MTM"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Receiver Overflow Mask: This bit is set to mask the reporting of violations of receive credit.",
                    "mode": "RW",
                    "name": "ROM"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Unexpected Completion Mask: This bit is set to mask the reporting of unexpected Completions received by the core.",
                    "mode": "RW",
                    "name": "UCM"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Completer Abort Mask: This bit is set to mask the reporting of the core sending a Completer Abort.",
                    "mode": "RW",
                    "name": "CAM"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Completion Timeout Mask: This bit is set to mask the reporting of Completion Timeouts.",
                    "mode": "RW",
                    "name": "CTM"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Flow Control Protocol Error Mask: This bit is set to mask the reporting of Flow Control Protocol Errors.",
                    "mode": "RW",
                    "name": "FCPER"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Poisoned TLP Mask: This bit is set to mask the reporting of a Poisoned TLP.",
                    "mode": "RW",
                    "name": "PTM"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 11,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R30"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Link Protocol Error Mask: This bit is set to mask the reporting of Data Link Protocol Errors.",
                    "mode": "RW",
                    "name": "DLPER"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R29"
                }
            ]
        },
        "pcie_rc_reg.uncorr_err_stat_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 23,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "W1C",
                    "name": "R28"
                },
                {
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Uncorrectable Internal Error Status: This bit is set when the core has detected an internal uncorrectable error (HAL parity error or an uncorrectable ECC error while reading from any of the RAMs). This bit is also set in response to the client signaling an internal error through the input UNCORRECTABLE_ERROR_IN. This error is considered fatal by default.",
                    "mode": "W1C",
                    "name": "UIE"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Reserved: ",
                    "mode": "W1C",
                    "name": "R27"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Unsupported Request Error Status: This bit is set when the core has received a request from the link that it does not support. This error is not Function-specific. This error is considered non-fatal by default, except for the special case outlined in PCI Express Base Specification 2.0. The header of the received request that caused the error is logged in the Header Log Registers.",
                    "mode": "W1C",
                    "name": "URE"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "ECRC Error Status: This bit is set when the core has detected an ECRC error in a received TLP.",
                    "mode": "W1C",
                    "name": "EE"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Malformed TLP Status: This bit is set when the core receives a malformed TLP from the link. This error is considered fatal by default. The header of the received TLP with error is logged in the Header Log Registers.",
                    "mode": "W1C",
                    "name": "MT"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Receiver Overflow Status: This bit is set when the core receives a TLP in violation of the receive credit currently available.",
                    "mode": "W1C",
                    "name": "RO"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Unexpected Completion Status: This bit is set when the core has received an unexpected Completion packet from the link.",
                    "mode": "W1C",
                    "name": "UC"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Completer Abort Status: This bit is set when the core has returned the Completer Abort (CA) status to a request received from the link. This error is considered non-fatal by default, except for the special cases outlined in PCI Express Base Specification 2.0. The header of the received request that caused the error is logged in the Header Log Registers.",
                    "mode": "W1C",
                    "name": "CA"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Completion Timeout Status: This bit is set when the completion timer associated with an outstanding request times out. This error is considered non-fatal by default.",
                    "mode": "W1C",
                    "name": "CT"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Flow Control Protocol Error Status: This bit is set when certain violations of the flow control protocol are detected by the core.",
                    "mode": "W1C",
                    "name": "FCPE"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Poisoned TLP Status: This bit is set when the core receives a poisoned TLP from the link. This error is considered non-fatal by default. The header of the received TLP with error is logged in the Header Log Registers.",
                    "mode": "W1C",
                    "name": "PT"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 11,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R26"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Link Protocol Error Status: This bit is set when the core receives an Ack or Nak DLLP whose sequence does not correspond to that of an unacknowledged TLP or that of the last acknowledged TLP (for details, refer to the PCI Express Base Specifications).",
                    "mode": "W1C",
                    "name": "DLPE"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R25"
                }
            ]
        },
        "pcie_rc_reg.uncorr_err_svrty_reg": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 23,
                    "bit_msb": 31,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R36"
                },
                {
                    "altname": "UNCORR_INTRNL_ERR_SVRTY",
                    "bit_lsb": 22,
                    "bit_msb": 22,
                    "description": "Uncorrectable Internal Error Severity: Severity of internal errors (0 = Non-Fatal, 1 = Fatal).",
                    "mode": "RW",
                    "name": "Uncorr_Intrnl_Err_Svrty"
                },
                {
                    "bit_lsb": 21,
                    "bit_msb": 21,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R35"
                },
                {
                    "bit_lsb": 20,
                    "bit_msb": 20,
                    "description": "Unsupported Request Error Severity: Severity of unexpected requests received from the link (0 = Non-Fatal, 1 = Fatal).",
                    "mode": "RW",
                    "name": "URES"
                },
                {
                    "bit_lsb": 19,
                    "bit_msb": 19,
                    "description": "ECRC Error Severity: Severity of ECRC errors (0 = Non-Fatal, 1 = Fatal).",
                    "mode": "RW",
                    "name": "EES"
                },
                {
                    "bit_lsb": 18,
                    "bit_msb": 18,
                    "description": "Malformed TLP Severity: Severity of malformed TLPs received from the link (0 = Non-Fatal, 1 = Fatal).",
                    "mode": "RW",
                    "name": "MTS"
                },
                {
                    "bit_lsb": 17,
                    "bit_msb": 17,
                    "description": "Receiver Overflow Severity: Severity of receive credit violations (0 = Non-Fatal, 1 = Fatal).",
                    "mode": "RW",
                    "name": "ROS"
                },
                {
                    "bit_lsb": 16,
                    "bit_msb": 16,
                    "description": "Unexpected Completion Severity: Severity of unexpected Completions received by the core (0 = Non-Fatal, 1 = Fatal).",
                    "mode": "RW",
                    "name": "UCS"
                },
                {
                    "bit_lsb": 15,
                    "bit_msb": 15,
                    "description": "Completer Abort Severity: Severity of sending a Completer Abort (0 = Non-Fatal, 1 = Fatal).",
                    "mode": "RW",
                    "name": "CAS"
                },
                {
                    "bit_lsb": 14,
                    "bit_msb": 14,
                    "description": "Completion Timeout Severity: Severity of Completion Timeouts (0 = Non-Fatal, 1 = Fatal).",
                    "mode": "RW",
                    "name": "CTS"
                },
                {
                    "bit_lsb": 13,
                    "bit_msb": 13,
                    "description": "Flow Control Protocol Error Severity: Severity of a Flow Control Protocol Error (0 = Non-Fatal, 1 = Fatal).",
                    "mode": "RW",
                    "name": "FCPES"
                },
                {
                    "bit_lsb": 12,
                    "bit_msb": 12,
                    "description": "Poisoned TLP Severity: Severity of a Poisoned TLP error (0 = Non-Fatal, 1 = Fatal).",
                    "mode": "RW",
                    "name": "PTS"
                },
                {
                    "bit_lsb": 5,
                    "bit_msb": 11,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R34"
                },
                {
                    "bit_lsb": 4,
                    "bit_msb": 4,
                    "description": "Data Link Protocol Error Severity: Severity of Data Link Protocol Errors (0 = Non-Fatal, 1 = Fatal).",
                    "mode": "RW",
                    "name": "DLPES"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 3,
                    "description": "Reserved: ",
                    "mode": "RO",
                    "name": "R33"
                }
            ]
        },
        "pcie_rc_reg.vendor_id_device_id": {
            "bit_length": 32,
            "fields": [
                {
                    "bit_lsb": 16,
                    "bit_msb": 31,
                    "description": "Device ID: Device ID assigned by the manufacturer of the device. This field can be rewritten independently for each Function from the local management bus.",
                    "mode": "RW",
                    "name": "DID"
                },
                {
                    "bit_lsb": 0,
                    "bit_msb": 15,
                    "description": "Vendor ID: This is the Vendor ID assigned by PCI SIG to the manufacturer of the device. The Vendor ID is set in the Vendor ID Register within the local management register block.",
                    "mode": "RO",
                    "name": "VID"
                }
            ]
        }
    }
}