// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Tue Jun 13 15:27:28 2023
// Host        : LAPTOP-G371VGHV running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/robotCourse-master/hw_design/arch/Car/Car.srcs/sources_1/bd/design_1/ip/design_1_Canny_accel_0_0/design_1_Canny_accel_0_0_sim_netlist.v
// Design      : design_1_Canny_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_Canny_accel_0_0,Canny_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "Canny_accel,Vivado 2018.3" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_Canny_accel_0_0
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    in_strm_TVALID,
    in_strm_TREADY,
    in_strm_TDATA,
    in_strm_TKEEP,
    in_strm_TSTRB,
    in_strm_TUSER,
    in_strm_TLAST,
    in_strm_TID,
    in_strm_TDEST,
    out_strm_TVALID,
    out_strm_TREADY,
    out_strm_TDATA,
    out_strm_TKEEP,
    out_strm_TSTRB,
    out_strm_TUSER,
    out_strm_TLAST,
    out_strm_TID,
    out_strm_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:in_strm:out_strm, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_strm TVALID" *) input in_strm_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_strm TREADY" *) output in_strm_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_strm TDATA" *) input [7:0]in_strm_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_strm TKEEP" *) input [0:0]in_strm_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_strm TSTRB" *) input [0:0]in_strm_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_strm TUSER" *) input [0:0]in_strm_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_strm TLAST" *) input [0:0]in_strm_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_strm TID" *) input [0:0]in_strm_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_strm TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_strm, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]in_strm_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_strm TVALID" *) output out_strm_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_strm TREADY" *) input out_strm_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_strm TDATA" *) output [7:0]out_strm_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_strm TKEEP" *) output [0:0]out_strm_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_strm TSTRB" *) output [0:0]out_strm_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_strm TUSER" *) output [0:0]out_strm_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_strm TLAST" *) output [0:0]out_strm_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_strm TID" *) output [0:0]out_strm_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_strm TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_strm, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]out_strm_TDEST;

  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]in_strm_TDATA;
  wire [0:0]in_strm_TDEST;
  wire [0:0]in_strm_TID;
  wire [0:0]in_strm_TKEEP;
  wire [0:0]in_strm_TLAST;
  wire in_strm_TREADY;
  wire [0:0]in_strm_TSTRB;
  wire [0:0]in_strm_TUSER;
  wire in_strm_TVALID;
  wire interrupt;
  wire [7:0]out_strm_TDATA;
  wire [0:0]out_strm_TDEST;
  wire [0:0]out_strm_TID;
  wire [0:0]out_strm_TKEEP;
  wire [0:0]out_strm_TLAST;
  wire out_strm_TREADY;
  wire [0:0]out_strm_TSTRB;
  wire [0:0]out_strm_TUSER;
  wire out_strm_TVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  design_1_Canny_accel_0_0_Canny_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in_strm_TDATA(in_strm_TDATA),
        .in_strm_TDEST(in_strm_TDEST),
        .in_strm_TID(in_strm_TID),
        .in_strm_TKEEP(in_strm_TKEEP),
        .in_strm_TLAST(in_strm_TLAST),
        .in_strm_TREADY(in_strm_TREADY),
        .in_strm_TSTRB(in_strm_TSTRB),
        .in_strm_TUSER(in_strm_TUSER),
        .in_strm_TVALID(in_strm_TVALID),
        .interrupt(interrupt),
        .out_strm_TDATA(out_strm_TDATA),
        .out_strm_TDEST(out_strm_TDEST),
        .out_strm_TID(out_strm_TID),
        .out_strm_TKEEP(out_strm_TKEEP),
        .out_strm_TLAST(out_strm_TLAST),
        .out_strm_TREADY(out_strm_TREADY),
        .out_strm_TSTRB(out_strm_TSTRB),
        .out_strm_TUSER(out_strm_TUSER),
        .out_strm_TVALID(out_strm_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
(* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* ORIG_REF_NAME = "Canny_accel" *) (* hls_module = "yes" *) 
module design_1_Canny_accel_0_0_Canny_accel
   (s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    in_strm_TDATA,
    in_strm_TKEEP,
    in_strm_TSTRB,
    in_strm_TUSER,
    in_strm_TLAST,
    in_strm_TID,
    in_strm_TDEST,
    out_strm_TDATA,
    out_strm_TKEEP,
    out_strm_TSTRB,
    out_strm_TUSER,
    out_strm_TLAST,
    out_strm_TID,
    out_strm_TDEST,
    in_strm_TVALID,
    in_strm_TREADY,
    out_strm_TVALID,
    out_strm_TREADY);
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [7:0]in_strm_TDATA;
  input [0:0]in_strm_TKEEP;
  input [0:0]in_strm_TSTRB;
  input [0:0]in_strm_TUSER;
  input [0:0]in_strm_TLAST;
  input [0:0]in_strm_TID;
  input [0:0]in_strm_TDEST;
  output [7:0]out_strm_TDATA;
  output [0:0]out_strm_TKEEP;
  output [0:0]out_strm_TSTRB;
  output [0:0]out_strm_TUSER;
  output [0:0]out_strm_TLAST;
  output [0:0]out_strm_TID;
  output [0:0]out_strm_TDEST;
  input in_strm_TVALID;
  output in_strm_TREADY;
  output out_strm_TVALID;
  input out_strm_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire Canny_accel_AXILiteS_s_axi_U_n_24;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire exitcond_flatten_reg_2700;
  wire grp_xFCannyKernel_fu_80_p_src_mat_V_V_read;
  wire [7:0]high_threshold;
  wire high_threshold_c_U_n_10;
  wire high_threshold_c_U_n_11;
  wire high_threshold_c_U_n_4;
  wire high_threshold_c_U_n_5;
  wire high_threshold_c_U_n_6;
  wire high_threshold_c_U_n_7;
  wire high_threshold_c_U_n_8;
  wire high_threshold_c_U_n_9;
  wire high_threshold_c_empty_n;
  wire high_threshold_c_full_n;
  wire [7:0]in_strm_TDATA;
  wire in_strm_TREADY;
  wire in_strm_TVALID;
  wire interrupt;
  wire [7:0]low_threshold;
  wire low_threshold_c_U_n_10;
  wire low_threshold_c_U_n_11;
  wire low_threshold_c_U_n_4;
  wire low_threshold_c_U_n_5;
  wire low_threshold_c_U_n_6;
  wire low_threshold_c_U_n_7;
  wire low_threshold_c_U_n_8;
  wire low_threshold_c_U_n_9;
  wire low_threshold_c_empty_n;
  wire low_threshold_c_full_n;
  wire [7:6]\^out_strm_TDATA ;
  wire [0:0]out_strm_TLAST;
  wire out_strm_TREADY;
  wire out_strm_TVALID;
  wire post_process_U0_ap_ready;
  wire post_process_U0_ap_start;
  wire post_process_U0_n_2;
  wire post_process_U0_n_3;
  wire post_process_U0_n_5;
  wire post_process_U0_n_7;
  wire pre_process211_U0_ap_ready;
  wire pre_process211_U0_ap_start;
  wire pre_process211_U0_high_threshold_out_write;
  wire pre_process211_U0_n_11;
  wire pre_process211_U0_n_12;
  wire pre_process211_U0_n_13;
  wire pre_process211_U0_n_14;
  wire pre_process211_U0_n_15;
  wire pre_process211_U0_n_16;
  wire pre_process211_U0_n_17;
  wire pre_process211_U0_n_18;
  wire pre_process211_U0_n_19;
  wire pre_process211_U0_n_5;
  wire pre_process211_U0_n_7;
  wire pre_process211_U0_n_9;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [7:0]\^s_axi_AXILiteS_RDATA ;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire start_for_post_process_U0_full_n;
  wire start_for_xFCannyEdgeDetector_U0_full_n;
  wire start_for_xFCannysc4_U_n_4;
  wire start_once_reg;
  wire strm_dst_V_V_U_n_4;
  wire strm_dst_V_V_U_n_5;
  wire strm_dst_V_V_U_n_6;
  wire strm_dst_V_V_U_n_7;
  wire strm_dst_V_V_U_n_8;
  wire strm_dst_V_V_U_n_9;
  wire strm_dst_V_V_empty_n;
  wire strm_dst_V_V_full_n;
  wire [7:0]strm_src_V_V_dout;
  wire strm_src_V_V_empty_n;
  wire strm_src_V_V_full_n;
  wire xFCannyEdgeDetector_U0_ap_ready;
  wire xFCannyEdgeDetector_U0_ap_start;
  wire xFCannyEdgeDetector_U0_n_10;
  wire xFCannyEdgeDetector_U0_n_2;
  wire xFCannyEdgeDetector_U0_n_6;
  wire xFCannyEdgeDetector_U0_n_8;
  wire [1:0]xFCannyEdgeDetector_U0_out_strm_V_V_din;
  wire xFCannyEdgeDetector_U0_p_highthreshold_read;

  assign out_strm_TDATA[7:6] = \^out_strm_TDATA [7:6];
  assign out_strm_TDATA[5] = \^out_strm_TDATA [6];
  assign out_strm_TDATA[4] = \^out_strm_TDATA [6];
  assign out_strm_TDATA[3] = \^out_strm_TDATA [6];
  assign out_strm_TDATA[2] = \^out_strm_TDATA [6];
  assign out_strm_TDATA[1] = \^out_strm_TDATA [6];
  assign out_strm_TDATA[0] = \^out_strm_TDATA [6];
  assign out_strm_TDEST[0] = \<const0> ;
  assign out_strm_TID[0] = \<const0> ;
  assign out_strm_TKEEP[0] = \<const1> ;
  assign out_strm_TSTRB[0] = \<const0> ;
  assign out_strm_TUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[31] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[30] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[29] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[28] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[27] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[26] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[25] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[24] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[23] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[22] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[21] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[20] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[19] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[18] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[17] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[16] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[15] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[14] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[13] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[12] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[11] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[10] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[9] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[8] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[7:0] = \^s_axi_AXILiteS_RDATA [7:0];
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  design_1_Canny_accel_0_0_Canny_accel_AXILiteS_s_axi Canny_accel_AXILiteS_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q(pre_process211_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .int_ap_start_reg_0(Canny_accel_AXILiteS_s_axi_U_n_24),
        .\int_high_threshold_reg[7]_0 (high_threshold),
        .\int_low_threshold_reg[7]_0 (low_threshold),
        .interrupt(interrupt),
        .post_process_U0_ap_ready(post_process_U0_ap_ready),
        .pre_process211_U0_ap_start(pre_process211_U0_ap_start),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(\^s_axi_AXILiteS_RDATA ),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA[7:0]),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB[0]),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .start_for_xFCannyEdgeDetector_U0_full_n(start_for_xFCannyEdgeDetector_U0_full_n),
        .start_once_reg(start_once_reg));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  design_1_Canny_accel_0_0_fifo_w8_d2_A_x high_threshold_c_U
       (.D({high_threshold_c_U_n_4,high_threshold_c_U_n_5,high_threshold_c_U_n_6,high_threshold_c_U_n_7,high_threshold_c_U_n_8,high_threshold_c_U_n_9,high_threshold_c_U_n_10,high_threshold_c_U_n_11}),
        .E(pre_process211_U0_high_threshold_out_write),
        .\SRL_SIG_reg[0][7] (high_threshold),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .high_threshold_c_empty_n(high_threshold_c_empty_n),
        .high_threshold_c_full_n(high_threshold_c_full_n),
        .internal_empty_n_reg_0(pre_process211_U0_n_9),
        .xFCannyEdgeDetector_U0_p_highthreshold_read(xFCannyEdgeDetector_U0_p_highthreshold_read));
  design_1_Canny_accel_0_0_fifo_w8_d2_A_x_0 low_threshold_c_U
       (.D({low_threshold_c_U_n_4,low_threshold_c_U_n_5,low_threshold_c_U_n_6,low_threshold_c_U_n_7,low_threshold_c_U_n_8,low_threshold_c_U_n_9,low_threshold_c_U_n_10,low_threshold_c_U_n_11}),
        .E(pre_process211_U0_high_threshold_out_write),
        .\SRL_SIG_reg[0][7] (low_threshold),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(pre_process211_U0_n_5),
        .low_threshold_c_empty_n(low_threshold_c_empty_n),
        .low_threshold_c_full_n(low_threshold_c_full_n),
        .xFCannyEdgeDetector_U0_p_highthreshold_read(xFCannyEdgeDetector_U0_p_highthreshold_read));
  design_1_Canny_accel_0_0_post_process post_process_U0
       (.Q(post_process_U0_n_5),
        .\ap_CS_fsm_reg[1]_0 (post_process_U0_n_7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(post_process_U0_n_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .exitcond_flatten_reg_2700(exitcond_flatten_reg_2700),
        .\exitcond_flatten_reg_270_reg[0]_0 (post_process_U0_n_3),
        .out_strm_TDATA(\^out_strm_TDATA ),
        .out_strm_TLAST(out_strm_TLAST),
        .out_strm_TREADY(out_strm_TREADY),
        .out_strm_TVALID(out_strm_TVALID),
        .post_process_U0_ap_ready(post_process_U0_ap_ready),
        .post_process_U0_ap_start(post_process_U0_ap_start),
        .strm_dst_V_V_empty_n(strm_dst_V_V_empty_n),
        .\tmp_V_reg_309_reg[1]_0 ({strm_dst_V_V_U_n_8,strm_dst_V_V_U_n_9}),
        .\tmp_V_reg_309_reg[1]_1 (strm_dst_V_V_U_n_5),
        .\tmp_V_reg_309_reg[1]_2 (strm_dst_V_V_U_n_4),
        .\tmp_V_reg_309_reg[1]_3 ({strm_dst_V_V_U_n_6,strm_dst_V_V_U_n_7}));
  design_1_Canny_accel_0_0_pre_process211 pre_process211_U0
       (.E(pre_process211_U0_high_threshold_out_write),
        .Q({pre_process211_U0_ap_ready,pre_process211_U0_n_7}),
        .\ap_CS_fsm_reg[1]_0 (shiftReg_ce),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(pre_process211_U0_n_11),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .high_threshold_c_full_n(high_threshold_c_full_n),
        .in_strm_TDATA(in_strm_TDATA),
        .in_strm_TREADY(in_strm_TREADY),
        .in_strm_TVALID(in_strm_TVALID),
        .internal_full_n_reg(pre_process211_U0_n_5),
        .internal_full_n_reg_0(shiftReg_ce_0),
        .internal_full_n_reg_1(pre_process211_U0_n_9),
        .low_threshold_c_full_n(low_threshold_c_full_n),
        .pre_process211_U0_ap_start(pre_process211_U0_ap_start),
        .start_for_xFCannyEdgeDetector_U0_full_n(start_for_xFCannyEdgeDetector_U0_full_n),
        .start_once_reg(start_once_reg),
        .strm_src_V_V_full_n(strm_src_V_V_full_n),
        .\tmp_data_V_reg_189_reg[7]_0 ({pre_process211_U0_n_12,pre_process211_U0_n_13,pre_process211_U0_n_14,pre_process211_U0_n_15,pre_process211_U0_n_16,pre_process211_U0_n_17,pre_process211_U0_n_18,pre_process211_U0_n_19}));
  design_1_Canny_accel_0_0_start_for_post_prtde start_for_post_prtde_U
       (.Q(post_process_U0_n_5),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .int_ap_idle_reg(start_for_xFCannysc4_U_n_4),
        .int_ap_idle_reg_0(pre_process211_U0_n_7),
        .int_ap_idle_reg_1(xFCannyEdgeDetector_U0_n_6),
        .\mOutPtr_reg[1]_0 (xFCannyEdgeDetector_U0_n_2),
        .post_process_U0_ap_ready(post_process_U0_ap_ready),
        .post_process_U0_ap_start(post_process_U0_ap_start),
        .start_for_post_process_U0_full_n(start_for_post_process_U0_full_n),
        .xFCannyEdgeDetector_U0_ap_start(xFCannyEdgeDetector_U0_ap_start));
  design_1_Canny_accel_0_0_start_for_xFCannysc4 start_for_xFCannysc4_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(start_for_xFCannysc4_U_n_4),
        .\mOutPtr_reg[1]_0 (Canny_accel_AXILiteS_s_axi_U_n_24),
        .pre_process211_U0_ap_start(pre_process211_U0_ap_start),
        .start_for_xFCannyEdgeDetector_U0_full_n(start_for_xFCannyEdgeDetector_U0_full_n),
        .start_once_reg(start_once_reg),
        .xFCannyEdgeDetector_U0_ap_ready(xFCannyEdgeDetector_U0_ap_ready),
        .xFCannyEdgeDetector_U0_ap_start(xFCannyEdgeDetector_U0_ap_start));
  design_1_Canny_accel_0_0_fifo_w2_d2_A strm_dst_V_V_U
       (.D(xFCannyEdgeDetector_U0_out_strm_V_V_din),
        .E(shiftReg_ce_1),
        .Q({strm_dst_V_V_U_n_6,strm_dst_V_V_U_n_7}),
        .\SRL_SIG_reg[1][1] ({strm_dst_V_V_U_n_8,strm_dst_V_V_U_n_9}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .exitcond_flatten_reg_2700(exitcond_flatten_reg_2700),
        .\mOutPtr_reg[0]_0 (strm_dst_V_V_U_n_5),
        .\mOutPtr_reg[0]_1 (post_process_U0_n_3),
        .\mOutPtr_reg[0]_2 (post_process_U0_n_2),
        .\mOutPtr_reg[1]_0 (strm_dst_V_V_U_n_4),
        .\mOutPtr_reg[1]_1 (post_process_U0_n_7),
        .\mOutPtr_reg[1]_2 (xFCannyEdgeDetector_U0_n_10),
        .strm_dst_V_V_empty_n(strm_dst_V_V_empty_n),
        .strm_dst_V_V_full_n(strm_dst_V_V_full_n));
  design_1_Canny_accel_0_0_fifo_w8_d2_A_x_1 strm_src_V_V_U
       (.D(strm_src_V_V_dout),
        .E(shiftReg_ce),
        .Q(ap_CS_fsm_state2),
        .\SRL_SIG_reg[0][7] ({pre_process211_U0_n_12,pre_process211_U0_n_13,pre_process211_U0_n_14,pre_process211_U0_n_15,pre_process211_U0_n_16,pre_process211_U0_n_17,pre_process211_U0_n_18,pre_process211_U0_n_19}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_xFCannyKernel_fu_80_p_src_mat_V_V_read(grp_xFCannyKernel_fu_80_p_src_mat_V_V_read),
        .internal_empty_n_reg_0(pre_process211_U0_n_11),
        .internal_full_n_reg_0(xFCannyEdgeDetector_U0_n_8),
        .strm_src_V_V_empty_n(strm_src_V_V_empty_n),
        .strm_src_V_V_full_n(strm_src_V_V_full_n));
  design_1_Canny_accel_0_0_xFCannyEdgeDetector xFCannyEdgeDetector_U0
       (.D({low_threshold_c_U_n_4,low_threshold_c_U_n_5,low_threshold_c_U_n_6,low_threshold_c_U_n_7,low_threshold_c_U_n_8,low_threshold_c_U_n_9,low_threshold_c_U_n_10,low_threshold_c_U_n_11}),
        .E(shiftReg_ce_1),
        .Q({ap_CS_fsm_state2,xFCannyEdgeDetector_U0_n_6}),
        .\ap_CS_fsm_reg[1]_0 (xFCannyEdgeDetector_U0_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(grp_xFCannyKernel_fu_80_p_src_mat_V_V_read),
        .ap_enable_reg_pp1_iter7_reg(xFCannyEdgeDetector_U0_n_10),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .high_threshold_c_empty_n(high_threshold_c_empty_n),
        .low_threshold_c_empty_n(low_threshold_c_empty_n),
        .\p_highthreshold_read_reg_97_reg[7]_0 ({high_threshold_c_U_n_4,high_threshold_c_U_n_5,high_threshold_c_U_n_6,high_threshold_c_U_n_7,high_threshold_c_U_n_8,high_threshold_c_U_n_9,high_threshold_c_U_n_10,high_threshold_c_U_n_11}),
        .p_src_mat_V_V_dout(strm_src_V_V_dout),
        .start_for_post_process_U0_full_n(start_for_post_process_U0_full_n),
        .start_once_reg_reg_0(xFCannyEdgeDetector_U0_n_2),
        .strm_dst_V_V_full_n(strm_dst_V_V_full_n),
        .strm_src_V_V_empty_n(strm_src_V_V_empty_n),
        .\tmp_56_i_reg_1524_reg[0] (xFCannyEdgeDetector_U0_out_strm_V_V_din),
        .xFCannyEdgeDetector_U0_ap_ready(xFCannyEdgeDetector_U0_ap_ready),
        .xFCannyEdgeDetector_U0_ap_start(xFCannyEdgeDetector_U0_ap_start),
        .xFCannyEdgeDetector_U0_p_highthreshold_read(xFCannyEdgeDetector_U0_p_highthreshold_read));
endmodule

(* ORIG_REF_NAME = "Canny_accel_AXILiteS_s_axi" *) 
module design_1_Canny_accel_0_0_Canny_accel_AXILiteS_s_axi
   (\FSM_onehot_wstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_AXILiteS_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    \int_high_threshold_reg[7]_0 ,
    \int_low_threshold_reg[7]_0 ,
    pre_process211_U0_ap_start,
    interrupt,
    int_ap_start_reg_0,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_RDATA,
    ap_rst_n_inv,
    ap_idle,
    ap_clk,
    Q,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARADDR,
    start_once_reg,
    start_for_xFCannyEdgeDetector_U0_full_n,
    s_axi_AXILiteS_BREADY,
    post_process_U0_ap_ready,
    s_axi_AXILiteS_AWADDR);
  output \FSM_onehot_wstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_AXILiteS_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [7:0]\int_high_threshold_reg[7]_0 ;
  output [7:0]\int_low_threshold_reg[7]_0 ;
  output pre_process211_U0_ap_start;
  output interrupt;
  output int_ap_start_reg_0;
  output s_axi_AXILiteS_BVALID;
  output [7:0]s_axi_AXILiteS_RDATA;
  input ap_rst_n_inv;
  input ap_idle;
  input ap_clk;
  input [0:0]Q;
  input s_axi_AXILiteS_AWVALID;
  input [0:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_WVALID;
  input [7:0]s_axi_AXILiteS_WDATA;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_ARVALID;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input start_once_reg;
  input start_for_xFCannyEdgeDetector_U0_full_n;
  input s_axi_AXILiteS_BREADY;
  input post_process_U0_ap_ready;
  input [4:0]s_axi_AXILiteS_AWADDR;

  wire \FSM_onehot_rstate[1]_i_1_n_2 ;
  wire \FSM_onehot_rstate[2]_i_1_n_2 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_2 ;
  wire \FSM_onehot_wstate[2]_i_1_n_2 ;
  wire \FSM_onehot_wstate[3]_i_1_n_2 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ar_hs;
  wire int_ap_done;
  wire int_ap_done_i_1_n_2;
  wire int_ap_done_i_2_n_2;
  wire int_ap_done_i_3_n_2;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_2;
  wire int_ap_start_reg_0;
  wire int_auto_restart;
  wire int_auto_restart_i_1_n_2;
  wire int_gie_i_1_n_2;
  wire int_gie_i_2_n_2;
  wire int_gie_reg_n_2;
  wire [7:0]int_high_threshold0;
  wire \int_high_threshold[7]_i_1_n_2 ;
  wire [7:0]\int_high_threshold_reg[7]_0 ;
  wire \int_ier[0]_i_1_n_2 ;
  wire \int_ier[1]_i_1_n_2 ;
  wire \int_ier[1]_i_2_n_2 ;
  wire \int_ier_reg_n_2_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_2 ;
  wire \int_isr[1]_i_1_n_2 ;
  wire \int_isr_reg_n_2_[0] ;
  wire [7:0]int_low_threshold0;
  wire \int_low_threshold[7]_i_1_n_2 ;
  wire \int_low_threshold[7]_i_3_n_2 ;
  wire [7:0]\int_low_threshold_reg[7]_0 ;
  wire interrupt;
  wire p_0_in;
  wire p_1_in;
  wire post_process_U0_ap_ready;
  wire pre_process211_U0_ap_start;
  wire [6:4]rdata;
  wire \rdata[0]_i_1_n_2 ;
  wire \rdata[0]_i_2_n_2 ;
  wire \rdata[1]_i_1_n_2 ;
  wire \rdata[1]_i_2_n_2 ;
  wire \rdata[2]_i_1_n_2 ;
  wire \rdata[3]_i_1_n_2 ;
  wire \rdata[4]_i_1_n_2 ;
  wire \rdata[5]_i_1_n_2 ;
  wire \rdata[6]_i_1_n_2 ;
  wire \rdata[7]_i_1_n_2 ;
  wire \rdata[7]_i_3_n_2 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [7:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [7:0]s_axi_AXILiteS_WDATA;
  wire [0:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire start_for_xFCannyEdgeDetector_U0_full_n;
  wire start_once_reg;
  wire waddr;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RVALID),
        .I3(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_AXILiteS_RVALID),
        .I1(s_axi_AXILiteS_RREADY),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_2 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(s_axi_AXILiteS_BREADY),
        .I4(s_axi_AXILiteS_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_2 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_2 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFF0000)) 
    int_ap_done_i_1
       (.I0(ar_hs),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(int_ap_done_i_2_n_2),
        .I3(int_ap_done_i_3_n_2),
        .I4(post_process_U0_ap_ready),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .O(int_ap_done_i_2_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_done_i_3
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .O(int_ap_done_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_2),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(int_auto_restart),
        .I1(Q),
        .I2(int_ap_start3_out),
        .I3(pre_process211_U0_ap_start),
        .O(int_ap_start_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_2_[4] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\int_low_threshold[7]_i_3_n_2 ),
        .I4(s_axi_AXILiteS_WSTRB),
        .I5(\waddr_reg_n_2_[3] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_2),
        .Q(pre_process211_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(s_axi_AXILiteS_WSTRB),
        .I3(\int_ier[1]_i_2_n_2 ),
        .I4(int_auto_restart),
        .O(int_auto_restart_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_2),
        .Q(int_auto_restart),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(s_axi_AXILiteS_WSTRB),
        .I3(int_gie_i_2_n_2),
        .I4(int_gie_reg_n_2),
        .O(int_gie_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_2_[4] ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_2_[0] ),
        .I5(\waddr_reg_n_2_[1] ),
        .O(int_gie_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_2),
        .Q(int_gie_reg_n_2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_high_threshold_reg[7]_0 [0]),
        .O(int_high_threshold0[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_high_threshold_reg[7]_0 [1]),
        .O(int_high_threshold0[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_high_threshold_reg[7]_0 [2]),
        .O(int_high_threshold0[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_high_threshold_reg[7]_0 [3]),
        .O(int_high_threshold0[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_high_threshold_reg[7]_0 [4]),
        .O(int_high_threshold0[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_high_threshold_reg[7]_0 [5]),
        .O(int_high_threshold0[5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_high_threshold_reg[7]_0 [6]),
        .O(int_high_threshold0[6]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_high_threshold[7]_i_1 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\int_low_threshold[7]_i_3_n_2 ),
        .I2(\waddr_reg_n_2_[4] ),
        .I3(\waddr_reg_n_2_[2] ),
        .O(\int_high_threshold[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_high_threshold_reg[7]_0 [7]),
        .O(int_high_threshold0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[0] 
       (.C(ap_clk),
        .CE(\int_high_threshold[7]_i_1_n_2 ),
        .D(int_high_threshold0[0]),
        .Q(\int_high_threshold_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[1] 
       (.C(ap_clk),
        .CE(\int_high_threshold[7]_i_1_n_2 ),
        .D(int_high_threshold0[1]),
        .Q(\int_high_threshold_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[2] 
       (.C(ap_clk),
        .CE(\int_high_threshold[7]_i_1_n_2 ),
        .D(int_high_threshold0[2]),
        .Q(\int_high_threshold_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[3] 
       (.C(ap_clk),
        .CE(\int_high_threshold[7]_i_1_n_2 ),
        .D(int_high_threshold0[3]),
        .Q(\int_high_threshold_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[4] 
       (.C(ap_clk),
        .CE(\int_high_threshold[7]_i_1_n_2 ),
        .D(int_high_threshold0[4]),
        .Q(\int_high_threshold_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[5] 
       (.C(ap_clk),
        .CE(\int_high_threshold[7]_i_1_n_2 ),
        .D(int_high_threshold0[5]),
        .Q(\int_high_threshold_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[6] 
       (.C(ap_clk),
        .CE(\int_high_threshold[7]_i_1_n_2 ),
        .D(int_high_threshold0[6]),
        .Q(\int_high_threshold_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[7] 
       (.C(ap_clk),
        .CE(\int_high_threshold[7]_i_1_n_2 ),
        .D(int_high_threshold0[7]),
        .Q(\int_high_threshold_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(\int_ier[1]_i_2_n_2 ),
        .I4(\int_ier_reg_n_2_[0] ),
        .O(\int_ier[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(\int_ier[1]_i_2_n_2 ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_2_[4] ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_2_[0] ),
        .I5(\waddr_reg_n_2_[1] ),
        .O(\int_ier[1]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_2 ),
        .Q(\int_ier_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_2 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_2_[0] ),
        .I3(post_process_U0_ap_ready),
        .I4(\int_isr_reg_n_2_[0] ),
        .O(\int_isr[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\int_low_threshold[7]_i_3_n_2 ),
        .I3(\waddr_reg_n_2_[2] ),
        .I4(\waddr_reg_n_2_[4] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(Q),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_2 ),
        .Q(\int_isr_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_2 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_low_threshold_reg[7]_0 [0]),
        .O(int_low_threshold0[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_low_threshold_reg[7]_0 [1]),
        .O(int_low_threshold0[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_low_threshold_reg[7]_0 [2]),
        .O(int_low_threshold0[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_low_threshold_reg[7]_0 [3]),
        .O(int_low_threshold0[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_low_threshold_reg[7]_0 [4]),
        .O(int_low_threshold0[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_low_threshold_reg[7]_0 [5]),
        .O(int_low_threshold0[5]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_low_threshold_reg[7]_0 [6]),
        .O(int_low_threshold0[6]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_low_threshold[7]_i_1 
       (.I0(\int_low_threshold[7]_i_3_n_2 ),
        .I1(\waddr_reg_n_2_[4] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[3] ),
        .O(\int_low_threshold[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(\int_low_threshold_reg[7]_0 [7]),
        .O(int_low_threshold0[7]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_low_threshold[7]_i_3 
       (.I0(\waddr_reg_n_2_[1] ),
        .I1(\waddr_reg_n_2_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\int_low_threshold[7]_i_3_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[0] 
       (.C(ap_clk),
        .CE(\int_low_threshold[7]_i_1_n_2 ),
        .D(int_low_threshold0[0]),
        .Q(\int_low_threshold_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[1] 
       (.C(ap_clk),
        .CE(\int_low_threshold[7]_i_1_n_2 ),
        .D(int_low_threshold0[1]),
        .Q(\int_low_threshold_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[2] 
       (.C(ap_clk),
        .CE(\int_low_threshold[7]_i_1_n_2 ),
        .D(int_low_threshold0[2]),
        .Q(\int_low_threshold_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[3] 
       (.C(ap_clk),
        .CE(\int_low_threshold[7]_i_1_n_2 ),
        .D(int_low_threshold0[3]),
        .Q(\int_low_threshold_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[4] 
       (.C(ap_clk),
        .CE(\int_low_threshold[7]_i_1_n_2 ),
        .D(int_low_threshold0[4]),
        .Q(\int_low_threshold_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[5] 
       (.C(ap_clk),
        .CE(\int_low_threshold[7]_i_1_n_2 ),
        .D(int_low_threshold0[5]),
        .Q(\int_low_threshold_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[6] 
       (.C(ap_clk),
        .CE(\int_low_threshold[7]_i_1_n_2 ),
        .D(int_low_threshold0[6]),
        .Q(\int_low_threshold_reg[7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[7] 
       (.C(ap_clk),
        .CE(\int_low_threshold[7]_i_1_n_2 ),
        .D(int_low_threshold0[7]),
        .Q(\int_low_threshold_reg[7]_0 [7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_2_[0] ),
        .I1(p_1_in),
        .I2(int_gie_reg_n_2),
        .O(interrupt));
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2__11 
       (.I0(pre_process211_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_xFCannyEdgeDetector_U0_full_n),
        .O(int_ap_start_reg_0));
  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \rdata[0]_i_1 
       (.I0(\int_low_threshold_reg[7]_0 [0]),
        .I1(\int_high_threshold_reg[7]_0 [0]),
        .I2(\rdata[0]_i_2_n_2 ),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_2 
       (.I0(\int_ier_reg_n_2_[0] ),
        .I1(\int_isr_reg_n_2_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(pre_process211_U0_ap_start),
        .I5(int_gie_reg_n_2),
        .O(\rdata[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF50401000)) 
    \rdata[1]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(\int_low_threshold_reg[7]_0 [1]),
        .I4(\int_high_threshold_reg[7]_0 [1]),
        .I5(\rdata[1]_i_2_n_2 ),
        .O(\rdata[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h4055400540504000)) 
    \rdata[1]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(p_1_in),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(p_0_in),
        .I5(int_ap_done),
        .O(\rdata[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000C0AF0000C0A0)) 
    \rdata[2]_i_1 
       (.I0(\int_low_threshold_reg[7]_0 [2]),
        .I1(\int_high_threshold_reg[7]_0 [2]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(int_ap_idle),
        .O(\rdata[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000C0AF0000C0A0)) 
    \rdata[3]_i_1 
       (.I0(\int_low_threshold_reg[7]_0 [3]),
        .I1(\int_high_threshold_reg[7]_0 [3]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(int_ap_ready),
        .O(\rdata[3]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rdata[4]_i_1 
       (.I0(rdata[4]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(s_axi_AXILiteS_RDATA[4]),
        .O(\rdata[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h008C000000800000)) 
    \rdata[4]_i_2 
       (.I0(\int_high_threshold_reg[7]_0 [4]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(int_ap_done_i_3_n_2),
        .I5(\int_low_threshold_reg[7]_0 [4]),
        .O(rdata[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rdata[5]_i_1 
       (.I0(rdata[5]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(s_axi_AXILiteS_RDATA[5]),
        .O(\rdata[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h008C000000800000)) 
    \rdata[5]_i_2 
       (.I0(\int_high_threshold_reg[7]_0 [5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(int_ap_done_i_3_n_2),
        .I5(\int_low_threshold_reg[7]_0 [5]),
        .O(rdata[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rdata[6]_i_1 
       (.I0(rdata[6]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(s_axi_AXILiteS_RDATA[6]),
        .O(\rdata[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h008C000000800000)) 
    \rdata[6]_i_2 
       (.I0(\int_high_threshold_reg[7]_0 [6]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(int_ap_done_i_3_n_2),
        .I5(\int_low_threshold_reg[7]_0 [6]),
        .O(rdata[6]));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[7]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .O(\rdata[7]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000C0AF0000C0A0)) 
    \rdata[7]_i_3 
       (.I0(\int_low_threshold_reg[7]_0 [7]),
        .I1(\int_high_threshold_reg[7]_0 [7]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(int_auto_restart),
        .O(\rdata[7]_i_3_n_2 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(\rdata[7]_i_1_n_2 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(\rdata[7]_i_1_n_2 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[7]_i_1_n_2 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[7]_i_1_n_2 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[4]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[5]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[6]_i_1_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_3_n_2 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[7]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1__0 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module design_1_Canny_accel_0_0_fifo_w16_d2_A
   (gradx1_mat_V_V_full_n,
    gradx1_mat_V_V_empty_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    D,
    Q,
    \SRL_SIG_reg[0][15] ,
    p_src1_V_V_dout,
    ap_clk,
    ap_rst_n,
    xFMagnitudeKernel_U0_p_src2_V_V_read,
    xFDuplicate_rows_U0_p_src_mat1_V_V_read,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_1 ,
    \SRL_SIG_reg[0][15]_0 );
  output gradx1_mat_V_V_full_n;
  output gradx1_mat_V_V_empty_n;
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output [10:0]D;
  output [9:0]Q;
  output [9:0]\SRL_SIG_reg[0][15] ;
  output [0:0]p_src1_V_V_dout;
  input ap_clk;
  input ap_rst_n;
  input xFMagnitudeKernel_U0_p_src2_V_V_read;
  input xFDuplicate_rows_U0_p_src_mat1_V_V_read;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_1 ;
  input [10:0]\SRL_SIG_reg[0][15]_0 ;

  wire [10:0]D;
  wire [9:0]Q;
  wire [9:0]\SRL_SIG_reg[0][15] ;
  wire [10:0]\SRL_SIG_reg[0][15]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire gradx1_mat_V_V_empty_n;
  wire gradx1_mat_V_V_full_n;
  wire internal_empty_n_i_1__4_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__4_n_2;
  wire \mOutPtr[0]_i_1__4_n_2 ;
  wire \mOutPtr[1]_i_1__2_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire [0:0]p_src1_V_V_dout;
  wire xFDuplicate_rows_U0_p_src_mat1_V_V_read;
  wire xFMagnitudeKernel_U0_p_src2_V_V_read;

  design_1_Canny_accel_0_0_fifo_w16_d2_A_shiftReg_30 U_fifo_w16_d2_A_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[1][0]_0 (gradx1_mat_V_V_full_n),
        .ap_clk(ap_clk),
        .p_src1_V_V_dout(p_src1_V_V_dout),
        .\tmp_V_12_reg_226_reg[15] (\mOutPtr_reg[0]_0 ),
        .\tmp_V_12_reg_226_reg[15]_0 (\mOutPtr_reg[1]_0 ),
        .xFDuplicate_rows_U0_p_src_mat1_V_V_read(xFDuplicate_rows_U0_p_src_mat1_V_V_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(gradx1_mat_V_V_empty_n),
        .I3(xFMagnitudeKernel_U0_p_src2_V_V_read),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__4_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_2),
        .Q(gradx1_mat_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFMagnitudeKernel_U0_p_src2_V_V_read),
        .I3(gradx1_mat_V_V_empty_n),
        .I4(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I5(gradx1_mat_V_V_full_n),
        .O(internal_full_n_i_1__4_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__4
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_2),
        .Q(gradx1_mat_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__4 
       (.I0(gradx1_mat_V_V_empty_n),
        .I1(xFMagnitudeKernel_U0_p_src2_V_V_read),
        .I2(gradx1_mat_V_V_full_n),
        .I3(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[0]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I2(gradx1_mat_V_V_full_n),
        .I3(xFMagnitudeKernel_U0_p_src2_V_V_read),
        .I4(gradx1_mat_V_V_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1__2_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_2 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(\mOutPtr_reg[1]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_2 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(\mOutPtr_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module design_1_Canny_accel_0_0_fifo_w16_d2_A_2
   (gradx2_mat_V_V_full_n,
    gradx2_mat_V_V_empty_n,
    gradx2_mat_V_V_dout,
    ap_clk,
    ap_rst_n,
    xFAngleKernel_U0_p_src1_V_V_read,
    xFDuplicate_rows_U0_p_src_mat1_V_V_read,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    if_din);
  output gradx2_mat_V_V_full_n;
  output gradx2_mat_V_V_empty_n;
  output [10:0]gradx2_mat_V_V_dout;
  input ap_clk;
  input ap_rst_n;
  input xFAngleKernel_U0_p_src1_V_V_read;
  input xFDuplicate_rows_U0_p_src_mat1_V_V_read;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input [10:0]if_din;

  wire ap_clk;
  wire ap_rst_n;
  wire [10:0]gradx2_mat_V_V_dout;
  wire gradx2_mat_V_V_empty_n;
  wire gradx2_mat_V_V_full_n;
  wire [10:0]if_din;
  wire internal_empty_n_i_1__5_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__5_n_2;
  wire \mOutPtr[0]_i_1__5_n_2 ;
  wire \mOutPtr[1]_i_1__3_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire xFAngleKernel_U0_p_src1_V_V_read;
  wire xFDuplicate_rows_U0_p_src_mat1_V_V_read;

  design_1_Canny_accel_0_0_fifo_w16_d2_A_shiftReg_29 U_fifo_w16_d2_A_ram
       (.\SRL_SIG_reg[1][0]_0 (gradx2_mat_V_V_full_n),
        .ap_clk(ap_clk),
        .gradx2_mat_V_V_dout(gradx2_mat_V_V_dout),
        .if_din(if_din),
        .\tmp_V_18_reg_357_reg[0] (\mOutPtr_reg_n_2_[0] ),
        .\tmp_V_18_reg_357_reg[0]_0 (\mOutPtr_reg_n_2_[1] ),
        .xFDuplicate_rows_U0_p_src_mat1_V_V_read(xFDuplicate_rows_U0_p_src_mat1_V_V_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(gradx2_mat_V_V_empty_n),
        .I3(xFAngleKernel_U0_p_src1_V_V_read),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1__5_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_2),
        .Q(gradx2_mat_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFAngleKernel_U0_p_src1_V_V_read),
        .I3(gradx2_mat_V_V_empty_n),
        .I4(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I5(gradx2_mat_V_V_full_n),
        .O(internal_full_n_i_1__5_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__5
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_2),
        .Q(gradx2_mat_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__5 
       (.I0(gradx2_mat_V_V_empty_n),
        .I1(xFAngleKernel_U0_p_src1_V_V_read),
        .I2(gradx2_mat_V_V_full_n),
        .I3(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_2 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I2(gradx2_mat_V_V_full_n),
        .I3(xFAngleKernel_U0_p_src1_V_V_read),
        .I4(gradx2_mat_V_V_empty_n),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module design_1_Canny_accel_0_0_fifo_w16_d2_A_3
   (gradx_mat_V_V_full_n,
    gradx_mat_V_V_empty_n,
    if_din,
    ap_clk,
    ap_rst_n,
    xFDuplicate_rows_U0_p_src_mat1_V_V_read,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[1]_0 ,
    E,
    Q);
  output gradx_mat_V_V_full_n;
  output gradx_mat_V_V_empty_n;
  output [10:0]if_din;
  input ap_clk;
  input ap_rst_n;
  input xFDuplicate_rows_U0_p_src_mat1_V_V_read;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]E;
  input [10:0]Q;

  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire gradx_mat_V_V_empty_n;
  wire gradx_mat_V_V_full_n;
  wire [10:0]if_din;
  wire internal_empty_n_i_1__2_n_2;
  wire internal_full_n;
  wire internal_full_n_i_1__2_n_2;
  wire \mOutPtr[0]_i_1__2_n_2 ;
  wire \mOutPtr[1]_i_1__0_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire xFDuplicate_rows_U0_p_src_mat1_V_V_read;

  design_1_Canny_accel_0_0_fifo_w16_d2_A_shiftReg_28 U_fifo_w16_d2_A_ram
       (.E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_2_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_2_[1] ),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gradx_mat_V_V_empty_n),
        .I3(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_2),
        .Q(gradx_mat_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n),
        .I1(gradx_mat_V_V_full_n),
        .I2(ap_rst_n),
        .I3(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I4(gradx_mat_V_V_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__2_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__2
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_2),
        .Q(gradx_mat_V_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__2 
       (.I0(gradx_mat_V_V_empty_n),
        .I1(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I3(gradx_mat_V_V_empty_n),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module design_1_Canny_accel_0_0_fifo_w16_d2_A_4
   (grady1_mat_V_V_full_n,
    grady1_mat_V_V_empty_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    D,
    Q,
    \SRL_SIG_reg[0][15] ,
    p_src2_V_V_dout,
    ap_clk,
    ap_rst_n,
    xFMagnitudeKernel_U0_p_src2_V_V_read,
    xFDuplicate_rows_U0_p_src_mat1_V_V_read,
    internal_empty_n_reg_0,
    \mOutPtr_reg[1]_1 ,
    \SRL_SIG_reg[0][15]_0 );
  output grady1_mat_V_V_full_n;
  output grady1_mat_V_V_empty_n;
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output [10:0]D;
  output [9:0]Q;
  output [9:0]\SRL_SIG_reg[0][15] ;
  output [0:0]p_src2_V_V_dout;
  input ap_clk;
  input ap_rst_n;
  input xFMagnitudeKernel_U0_p_src2_V_V_read;
  input xFDuplicate_rows_U0_p_src_mat1_V_V_read;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[1]_1 ;
  input [10:0]\SRL_SIG_reg[0][15]_0 ;

  wire [10:0]D;
  wire [9:0]Q;
  wire [9:0]\SRL_SIG_reg[0][15] ;
  wire [10:0]\SRL_SIG_reg[0][15]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire grady1_mat_V_V_empty_n;
  wire grady1_mat_V_V_full_n;
  wire internal_empty_n_i_1__6_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__6_n_2;
  wire \mOutPtr[0]_i_1__6_n_2 ;
  wire \mOutPtr[1]_i_1__4_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire [0:0]p_src2_V_V_dout;
  wire xFDuplicate_rows_U0_p_src_mat1_V_V_read;
  wire xFMagnitudeKernel_U0_p_src2_V_V_read;

  design_1_Canny_accel_0_0_fifo_w16_d2_A_shiftReg_27 U_fifo_w16_d2_A_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[1][0]_0 (grady1_mat_V_V_full_n),
        .ap_clk(ap_clk),
        .p_src2_V_V_dout(p_src2_V_V_dout),
        .\tmp_V_13_reg_232_reg[15] (\mOutPtr_reg[0]_0 ),
        .\tmp_V_13_reg_232_reg[15]_0 (\mOutPtr_reg[1]_0 ),
        .xFDuplicate_rows_U0_p_src_mat1_V_V_read(xFDuplicate_rows_U0_p_src_mat1_V_V_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(grady1_mat_V_V_empty_n),
        .I3(xFMagnitudeKernel_U0_p_src2_V_V_read),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__6_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_2),
        .Q(grady1_mat_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFMagnitudeKernel_U0_p_src2_V_V_read),
        .I3(grady1_mat_V_V_empty_n),
        .I4(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I5(grady1_mat_V_V_full_n),
        .O(internal_full_n_i_1__6_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__6
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_2),
        .Q(grady1_mat_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__6 
       (.I0(grady1_mat_V_V_empty_n),
        .I1(xFMagnitudeKernel_U0_p_src2_V_V_read),
        .I2(grady1_mat_V_V_full_n),
        .I3(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[0]_i_1__6_n_2 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I2(grady1_mat_V_V_full_n),
        .I3(xFMagnitudeKernel_U0_p_src2_V_V_read),
        .I4(grady1_mat_V_V_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1__4_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(\mOutPtr_reg[1]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_2 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(\mOutPtr_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module design_1_Canny_accel_0_0_fifo_w16_d2_A_5
   (grady2_mat_V_V_full_n,
    grady2_mat_V_V_empty_n,
    grady2_mat_V_V_dout,
    ap_clk,
    ap_rst_n,
    xFAngleKernel_U0_p_src1_V_V_read,
    xFDuplicate_rows_U0_p_src_mat1_V_V_read,
    internal_empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    if_din);
  output grady2_mat_V_V_full_n;
  output grady2_mat_V_V_empty_n;
  output [10:0]grady2_mat_V_V_dout;
  input ap_clk;
  input ap_rst_n;
  input xFAngleKernel_U0_p_src1_V_V_read;
  input xFDuplicate_rows_U0_p_src_mat1_V_V_read;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input [10:0]if_din;

  wire ap_clk;
  wire ap_rst_n;
  wire [10:0]grady2_mat_V_V_dout;
  wire grady2_mat_V_V_empty_n;
  wire grady2_mat_V_V_full_n;
  wire [10:0]if_din;
  wire internal_empty_n_i_1__7_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__7_n_2;
  wire \mOutPtr[0]_i_1__7_n_2 ;
  wire \mOutPtr[1]_i_1__5_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire xFAngleKernel_U0_p_src1_V_V_read;
  wire xFDuplicate_rows_U0_p_src_mat1_V_V_read;

  design_1_Canny_accel_0_0_fifo_w16_d2_A_shiftReg_26 U_fifo_w16_d2_A_ram
       (.\SRL_SIG_reg[1][0]_0 (grady2_mat_V_V_full_n),
        .ap_clk(ap_clk),
        .grady2_mat_V_V_dout(grady2_mat_V_V_dout),
        .if_din(if_din),
        .\tmp_V_19_reg_364_reg[0] (\mOutPtr_reg_n_2_[0] ),
        .\tmp_V_19_reg_364_reg[0]_0 (\mOutPtr_reg_n_2_[1] ),
        .xFDuplicate_rows_U0_p_src_mat1_V_V_read(xFDuplicate_rows_U0_p_src_mat1_V_V_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(grady2_mat_V_V_empty_n),
        .I3(xFAngleKernel_U0_p_src1_V_V_read),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1__7_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_2),
        .Q(grady2_mat_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFAngleKernel_U0_p_src1_V_V_read),
        .I3(grady2_mat_V_V_empty_n),
        .I4(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I5(grady2_mat_V_V_full_n),
        .O(internal_full_n_i_1__7_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__7
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_2),
        .Q(grady2_mat_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__7 
       (.I0(grady2_mat_V_V_empty_n),
        .I1(xFAngleKernel_U0_p_src1_V_V_read),
        .I2(grady2_mat_V_V_full_n),
        .I3(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_2 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I2(grady2_mat_V_V_full_n),
        .I3(xFAngleKernel_U0_p_src1_V_V_read),
        .I4(grady2_mat_V_V_empty_n),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module design_1_Canny_accel_0_0_fifo_w16_d2_A_6
   (grady_mat_V_V_full_n,
    internal_empty_n_reg_0,
    if_din,
    ap_clk,
    gradx_mat_V_V_empty_n,
    grady1_mat_V_V_full_n,
    grady2_mat_V_V_full_n,
    gradx2_mat_V_V_full_n,
    gradx1_mat_V_V_full_n,
    ap_rst_n,
    xFDuplicate_rows_U0_p_src_mat1_V_V_read,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    E,
    Q);
  output grady_mat_V_V_full_n;
  output internal_empty_n_reg_0;
  output [10:0]if_din;
  input ap_clk;
  input gradx_mat_V_V_empty_n;
  input grady1_mat_V_V_full_n;
  input grady2_mat_V_V_full_n;
  input gradx2_mat_V_V_full_n;
  input gradx1_mat_V_V_full_n;
  input ap_rst_n;
  input xFDuplicate_rows_U0_p_src_mat1_V_V_read;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]E;
  input [10:0]Q;

  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire gradx1_mat_V_V_full_n;
  wire gradx2_mat_V_V_full_n;
  wire gradx_mat_V_V_empty_n;
  wire grady1_mat_V_V_full_n;
  wire grady2_mat_V_V_full_n;
  wire grady_mat_V_V_empty_n;
  wire grady_mat_V_V_full_n;
  wire [10:0]if_din;
  wire internal_empty_n_i_1__3_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__3_n_2;
  wire \mOutPtr[0]_i_1__3_n_2 ;
  wire \mOutPtr[1]_i_1__1_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire xFDuplicate_rows_U0_p_src_mat1_V_V_read;

  design_1_Canny_accel_0_0_fifo_w16_d2_A_shiftReg U_fifo_w16_d2_A_ram
       (.E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_2_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_2_[1] ),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[3]_i_4__0 
       (.I0(grady_mat_V_V_empty_n),
        .I1(gradx_mat_V_V_empty_n),
        .I2(grady1_mat_V_V_full_n),
        .I3(grady2_mat_V_V_full_n),
        .I4(gradx2_mat_V_V_full_n),
        .I5(gradx1_mat_V_V_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(grady_mat_V_V_empty_n),
        .I3(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1__3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_2),
        .Q(grady_mat_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n),
        .I1(grady_mat_V_V_full_n),
        .I2(ap_rst_n),
        .I3(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I4(grady_mat_V_V_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__3
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_2),
        .Q(grady_mat_V_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__3 
       (.I0(grady_mat_V_V_empty_n),
        .I1(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .I3(grady_mat_V_V_empty_n),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module design_1_Canny_accel_0_0_fifo_w16_d2_A_shiftReg
   (if_din,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    E,
    Q,
    ap_clk);
  output [10:0]if_din;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [0:0]E;
  input [10:0]Q;
  input ap_clk;

  wire [0:0]E;
  wire [10:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [15:0]\SRL_SIG_reg[0]_4 ;
  wire [10:0]\SRL_SIG_reg[1]_5 ;
  wire ap_clk;
  wire [10:0]if_din;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_5 [0]),
        .I1(\SRL_SIG_reg[0]_4 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_5 [10]),
        .I1(\SRL_SIG_reg[0]_4 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_5 [1]),
        .I1(\SRL_SIG_reg[0]_4 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_5 [2]),
        .I1(\SRL_SIG_reg[0]_4 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_5 [3]),
        .I1(\SRL_SIG_reg[0]_4 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [4]),
        .I1(\SRL_SIG_reg[0]_4 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_5 [5]),
        .I1(\SRL_SIG_reg[0]_4 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [6]),
        .I1(\SRL_SIG_reg[0]_4 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_5 [7]),
        .I1(\SRL_SIG_reg[0]_4 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_5 [8]),
        .I1(\SRL_SIG_reg[0]_4 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_5 [9]),
        .I1(\SRL_SIG_reg[0]_4 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_4 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_4 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_4 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [0]),
        .Q(\SRL_SIG_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [15]),
        .Q(\SRL_SIG_reg[1]_5 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [1]),
        .Q(\SRL_SIG_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [2]),
        .Q(\SRL_SIG_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [3]),
        .Q(\SRL_SIG_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [5]),
        .Q(\SRL_SIG_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [8]),
        .Q(\SRL_SIG_reg[1]_5 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_4 [9]),
        .Q(\SRL_SIG_reg[1]_5 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module design_1_Canny_accel_0_0_fifo_w16_d2_A_shiftReg_26
   (grady2_mat_V_V_dout,
    \SRL_SIG_reg[1][0]_0 ,
    xFDuplicate_rows_U0_p_src_mat1_V_V_read,
    \tmp_V_19_reg_364_reg[0] ,
    \tmp_V_19_reg_364_reg[0]_0 ,
    if_din,
    ap_clk);
  output [10:0]grady2_mat_V_V_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFDuplicate_rows_U0_p_src_mat1_V_V_read;
  input \tmp_V_19_reg_364_reg[0] ;
  input \tmp_V_19_reg_364_reg[0]_0 ;
  input [10:0]if_din;
  input ap_clk;

  wire [14:0]\SRL_SIG_reg[0]_12 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_13 ;
  wire ap_clk;
  wire [10:0]grady2_mat_V_V_dout;
  wire [10:0]if_din;
  wire shiftReg_ce;
  wire \tmp_V_19_reg_364_reg[0] ;
  wire \tmp_V_19_reg_364_reg[0]_0 ;
  wire xFDuplicate_rows_U0_p_src_mat1_V_V_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_12 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_12 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_12 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_12 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_12 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_12 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_12 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_12 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_12 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_12 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_12 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [0]),
        .Q(\SRL_SIG_reg[1]_13 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [14]),
        .Q(\SRL_SIG_reg[1]_13 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [1]),
        .Q(\SRL_SIG_reg[1]_13 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [2]),
        .Q(\SRL_SIG_reg[1]_13 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [3]),
        .Q(\SRL_SIG_reg[1]_13 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [4]),
        .Q(\SRL_SIG_reg[1]_13 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [5]),
        .Q(\SRL_SIG_reg[1]_13 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [6]),
        .Q(\SRL_SIG_reg[1]_13 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [7]),
        .Q(\SRL_SIG_reg[1]_13 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [8]),
        .Q(\SRL_SIG_reg[1]_13 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [9]),
        .Q(\SRL_SIG_reg[1]_13 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_19_reg_364[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [0]),
        .I1(\SRL_SIG_reg[0]_12 [0]),
        .I2(\tmp_V_19_reg_364_reg[0] ),
        .I3(\tmp_V_19_reg_364_reg[0]_0 ),
        .O(grady2_mat_V_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_19_reg_364[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [10]),
        .I1(\SRL_SIG_reg[0]_12 [14]),
        .I2(\tmp_V_19_reg_364_reg[0] ),
        .I3(\tmp_V_19_reg_364_reg[0]_0 ),
        .O(grady2_mat_V_V_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_19_reg_364[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [1]),
        .I1(\SRL_SIG_reg[0]_12 [1]),
        .I2(\tmp_V_19_reg_364_reg[0] ),
        .I3(\tmp_V_19_reg_364_reg[0]_0 ),
        .O(grady2_mat_V_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_19_reg_364[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [2]),
        .I1(\SRL_SIG_reg[0]_12 [2]),
        .I2(\tmp_V_19_reg_364_reg[0] ),
        .I3(\tmp_V_19_reg_364_reg[0]_0 ),
        .O(grady2_mat_V_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_19_reg_364[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [3]),
        .I1(\SRL_SIG_reg[0]_12 [3]),
        .I2(\tmp_V_19_reg_364_reg[0] ),
        .I3(\tmp_V_19_reg_364_reg[0]_0 ),
        .O(grady2_mat_V_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_19_reg_364[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [4]),
        .I1(\SRL_SIG_reg[0]_12 [4]),
        .I2(\tmp_V_19_reg_364_reg[0] ),
        .I3(\tmp_V_19_reg_364_reg[0]_0 ),
        .O(grady2_mat_V_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_19_reg_364[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [5]),
        .I1(\SRL_SIG_reg[0]_12 [5]),
        .I2(\tmp_V_19_reg_364_reg[0] ),
        .I3(\tmp_V_19_reg_364_reg[0]_0 ),
        .O(grady2_mat_V_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_19_reg_364[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [6]),
        .I1(\SRL_SIG_reg[0]_12 [6]),
        .I2(\tmp_V_19_reg_364_reg[0] ),
        .I3(\tmp_V_19_reg_364_reg[0]_0 ),
        .O(grady2_mat_V_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_19_reg_364[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [7]),
        .I1(\SRL_SIG_reg[0]_12 [7]),
        .I2(\tmp_V_19_reg_364_reg[0] ),
        .I3(\tmp_V_19_reg_364_reg[0]_0 ),
        .O(grady2_mat_V_V_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_19_reg_364[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [8]),
        .I1(\SRL_SIG_reg[0]_12 [8]),
        .I2(\tmp_V_19_reg_364_reg[0] ),
        .I3(\tmp_V_19_reg_364_reg[0]_0 ),
        .O(grady2_mat_V_V_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_19_reg_364[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [9]),
        .I1(\SRL_SIG_reg[0]_12 [9]),
        .I2(\tmp_V_19_reg_364_reg[0] ),
        .I3(\tmp_V_19_reg_364_reg[0]_0 ),
        .O(grady2_mat_V_V_dout[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module design_1_Canny_accel_0_0_fifo_w16_d2_A_shiftReg_27
   (D,
    Q,
    \SRL_SIG_reg[0][15]_0 ,
    p_src2_V_V_dout,
    \SRL_SIG_reg[1][0]_0 ,
    xFDuplicate_rows_U0_p_src_mat1_V_V_read,
    \tmp_V_13_reg_232_reg[15] ,
    \tmp_V_13_reg_232_reg[15]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    ap_clk);
  output [10:0]D;
  output [9:0]Q;
  output [9:0]\SRL_SIG_reg[0][15]_0 ;
  output [0:0]p_src2_V_V_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFDuplicate_rows_U0_p_src_mat1_V_V_read;
  input \tmp_V_13_reg_232_reg[15] ;
  input \tmp_V_13_reg_232_reg[15]_0 ;
  input [10:0]\SRL_SIG_reg[0][15]_1 ;
  input ap_clk;

  wire [10:0]D;
  wire [9:0]Q;
  wire [9:0]\SRL_SIG_reg[0][15]_0 ;
  wire [10:0]\SRL_SIG_reg[0][15]_1 ;
  wire [0:0]\SRL_SIG_reg[0]_10 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_11 ;
  wire ap_clk;
  wire [0:0]p_src2_V_V_dout;
  wire shiftReg_ce;
  wire \tmp_V_13_reg_232_reg[15] ;
  wire \tmp_V_13_reg_232_reg[15]_0 ;
  wire xFDuplicate_rows_U0_p_src_mat1_V_V_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [0]),
        .Q(\SRL_SIG_reg[0]_10 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [10]),
        .Q(\SRL_SIG_reg[0][15]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [1]),
        .Q(\SRL_SIG_reg[0][15]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [2]),
        .Q(\SRL_SIG_reg[0][15]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [3]),
        .Q(\SRL_SIG_reg[0][15]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [4]),
        .Q(\SRL_SIG_reg[0][15]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [5]),
        .Q(\SRL_SIG_reg[0][15]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [6]),
        .Q(\SRL_SIG_reg[0][15]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [7]),
        .Q(\SRL_SIG_reg[0][15]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [8]),
        .Q(\SRL_SIG_reg[0][15]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [9]),
        .Q(\SRL_SIG_reg[0][15]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 ),
        .Q(\SRL_SIG_reg[1]_11 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_13_reg_232[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_11 ),
        .I1(\SRL_SIG_reg[0]_10 ),
        .I2(\tmp_V_13_reg_232_reg[15] ),
        .I3(\tmp_V_13_reg_232_reg[15]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_13_reg_232[15]_i_1 
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[0][15]_0 [9]),
        .I2(\tmp_V_13_reg_232_reg[15] ),
        .I3(\tmp_V_13_reg_232_reg[15]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_13_reg_232[1]_i_1 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][15]_0 [0]),
        .I2(\tmp_V_13_reg_232_reg[15] ),
        .I3(\tmp_V_13_reg_232_reg[15]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_13_reg_232[2]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][15]_0 [1]),
        .I2(\tmp_V_13_reg_232_reg[15] ),
        .I3(\tmp_V_13_reg_232_reg[15]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_13_reg_232[3]_i_1 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][15]_0 [2]),
        .I2(\tmp_V_13_reg_232_reg[15] ),
        .I3(\tmp_V_13_reg_232_reg[15]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_13_reg_232[4]_i_1 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][15]_0 [3]),
        .I2(\tmp_V_13_reg_232_reg[15] ),
        .I3(\tmp_V_13_reg_232_reg[15]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_13_reg_232[5]_i_1 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][15]_0 [4]),
        .I2(\tmp_V_13_reg_232_reg[15] ),
        .I3(\tmp_V_13_reg_232_reg[15]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_13_reg_232[6]_i_1 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][15]_0 [5]),
        .I2(\tmp_V_13_reg_232_reg[15] ),
        .I3(\tmp_V_13_reg_232_reg[15]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_13_reg_232[7]_i_1 
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[0][15]_0 [6]),
        .I2(\tmp_V_13_reg_232_reg[15] ),
        .I3(\tmp_V_13_reg_232_reg[15]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_13_reg_232[8]_i_1 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[0][15]_0 [7]),
        .I2(\tmp_V_13_reg_232_reg[15] ),
        .I3(\tmp_V_13_reg_232_reg[15]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_13_reg_232[9]_i_1 
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[0][15]_0 [8]),
        .I2(\tmp_V_13_reg_232_reg[15] ),
        .I3(\tmp_V_13_reg_232_reg[15]_0 ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_s_reg_243[3]_i_5 
       (.I0(\SRL_SIG_reg[1]_11 ),
        .I1(\SRL_SIG_reg[0]_10 ),
        .I2(\tmp_V_13_reg_232_reg[15] ),
        .I3(\tmp_V_13_reg_232_reg[15]_0 ),
        .O(p_src2_V_V_dout));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module design_1_Canny_accel_0_0_fifo_w16_d2_A_shiftReg_28
   (if_din,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    E,
    Q,
    ap_clk);
  output [10:0]if_din;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [0:0]E;
  input [10:0]Q;
  input ap_clk;

  wire [0:0]E;
  wire [10:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [15:0]\SRL_SIG_reg[0]_2 ;
  wire [10:0]\SRL_SIG_reg[1]_3 ;
  wire ap_clk;
  wire [10:0]if_din;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_3 [0]),
        .I1(\SRL_SIG_reg[0]_2 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(\SRL_SIG_reg[1]_3 [10]),
        .I1(\SRL_SIG_reg[0]_2 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_3 [1]),
        .I1(\SRL_SIG_reg[0]_2 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_3 [2]),
        .I1(\SRL_SIG_reg[0]_2 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_3 [3]),
        .I1(\SRL_SIG_reg[0]_2 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [4]),
        .I1(\SRL_SIG_reg[0]_2 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_3 [5]),
        .I1(\SRL_SIG_reg[0]_2 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [6]),
        .I1(\SRL_SIG_reg[0]_2 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_3 [7]),
        .I1(\SRL_SIG_reg[0]_2 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [8]),
        .I1(\SRL_SIG_reg[0]_2 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [9]),
        .I1(\SRL_SIG_reg[0]_2 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_2 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [15]),
        .Q(\SRL_SIG_reg[1]_3 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [8]),
        .Q(\SRL_SIG_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_2 [9]),
        .Q(\SRL_SIG_reg[1]_3 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module design_1_Canny_accel_0_0_fifo_w16_d2_A_shiftReg_29
   (gradx2_mat_V_V_dout,
    \SRL_SIG_reg[1][0]_0 ,
    xFDuplicate_rows_U0_p_src_mat1_V_V_read,
    \tmp_V_18_reg_357_reg[0] ,
    \tmp_V_18_reg_357_reg[0]_0 ,
    if_din,
    ap_clk);
  output [10:0]gradx2_mat_V_V_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFDuplicate_rows_U0_p_src_mat1_V_V_read;
  input \tmp_V_18_reg_357_reg[0] ;
  input \tmp_V_18_reg_357_reg[0]_0 ;
  input [10:0]if_din;
  input ap_clk;

  wire [14:0]\SRL_SIG_reg[0]_8 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_9 ;
  wire ap_clk;
  wire [10:0]gradx2_mat_V_V_dout;
  wire [10:0]if_din;
  wire shiftReg_ce;
  wire \tmp_V_18_reg_357_reg[0] ;
  wire \tmp_V_18_reg_357_reg[0]_0 ;
  wire xFDuplicate_rows_U0_p_src_mat1_V_V_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_8 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_8 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_8 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_8 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_8 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_8 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_8 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_8 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_8 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_8 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_8 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [0]),
        .Q(\SRL_SIG_reg[1]_9 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [14]),
        .Q(\SRL_SIG_reg[1]_9 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [1]),
        .Q(\SRL_SIG_reg[1]_9 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [2]),
        .Q(\SRL_SIG_reg[1]_9 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [3]),
        .Q(\SRL_SIG_reg[1]_9 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [4]),
        .Q(\SRL_SIG_reg[1]_9 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [5]),
        .Q(\SRL_SIG_reg[1]_9 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [6]),
        .Q(\SRL_SIG_reg[1]_9 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [7]),
        .Q(\SRL_SIG_reg[1]_9 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [8]),
        .Q(\SRL_SIG_reg[1]_9 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [9]),
        .Q(\SRL_SIG_reg[1]_9 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_18_reg_357[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_9 [0]),
        .I1(\SRL_SIG_reg[0]_8 [0]),
        .I2(\tmp_V_18_reg_357_reg[0] ),
        .I3(\tmp_V_18_reg_357_reg[0]_0 ),
        .O(gradx2_mat_V_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_18_reg_357[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_9 [10]),
        .I1(\SRL_SIG_reg[0]_8 [14]),
        .I2(\tmp_V_18_reg_357_reg[0] ),
        .I3(\tmp_V_18_reg_357_reg[0]_0 ),
        .O(gradx2_mat_V_V_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_18_reg_357[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_9 [1]),
        .I1(\SRL_SIG_reg[0]_8 [1]),
        .I2(\tmp_V_18_reg_357_reg[0] ),
        .I3(\tmp_V_18_reg_357_reg[0]_0 ),
        .O(gradx2_mat_V_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_18_reg_357[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_9 [2]),
        .I1(\SRL_SIG_reg[0]_8 [2]),
        .I2(\tmp_V_18_reg_357_reg[0] ),
        .I3(\tmp_V_18_reg_357_reg[0]_0 ),
        .O(gradx2_mat_V_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_18_reg_357[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_9 [3]),
        .I1(\SRL_SIG_reg[0]_8 [3]),
        .I2(\tmp_V_18_reg_357_reg[0] ),
        .I3(\tmp_V_18_reg_357_reg[0]_0 ),
        .O(gradx2_mat_V_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_18_reg_357[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_9 [4]),
        .I1(\SRL_SIG_reg[0]_8 [4]),
        .I2(\tmp_V_18_reg_357_reg[0] ),
        .I3(\tmp_V_18_reg_357_reg[0]_0 ),
        .O(gradx2_mat_V_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_18_reg_357[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_9 [5]),
        .I1(\SRL_SIG_reg[0]_8 [5]),
        .I2(\tmp_V_18_reg_357_reg[0] ),
        .I3(\tmp_V_18_reg_357_reg[0]_0 ),
        .O(gradx2_mat_V_V_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_18_reg_357[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_9 [6]),
        .I1(\SRL_SIG_reg[0]_8 [6]),
        .I2(\tmp_V_18_reg_357_reg[0] ),
        .I3(\tmp_V_18_reg_357_reg[0]_0 ),
        .O(gradx2_mat_V_V_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_18_reg_357[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_9 [7]),
        .I1(\SRL_SIG_reg[0]_8 [7]),
        .I2(\tmp_V_18_reg_357_reg[0] ),
        .I3(\tmp_V_18_reg_357_reg[0]_0 ),
        .O(gradx2_mat_V_V_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_18_reg_357[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_9 [8]),
        .I1(\SRL_SIG_reg[0]_8 [8]),
        .I2(\tmp_V_18_reg_357_reg[0] ),
        .I3(\tmp_V_18_reg_357_reg[0]_0 ),
        .O(gradx2_mat_V_V_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_18_reg_357[9]_i_2 
       (.I0(\SRL_SIG_reg[1]_9 [9]),
        .I1(\SRL_SIG_reg[0]_8 [9]),
        .I2(\tmp_V_18_reg_357_reg[0] ),
        .I3(\tmp_V_18_reg_357_reg[0]_0 ),
        .O(gradx2_mat_V_V_dout[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module design_1_Canny_accel_0_0_fifo_w16_d2_A_shiftReg_30
   (D,
    Q,
    \SRL_SIG_reg[0][15]_0 ,
    p_src1_V_V_dout,
    \SRL_SIG_reg[1][0]_0 ,
    xFDuplicate_rows_U0_p_src_mat1_V_V_read,
    \tmp_V_12_reg_226_reg[15] ,
    \tmp_V_12_reg_226_reg[15]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    ap_clk);
  output [10:0]D;
  output [9:0]Q;
  output [9:0]\SRL_SIG_reg[0][15]_0 ;
  output [0:0]p_src1_V_V_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFDuplicate_rows_U0_p_src_mat1_V_V_read;
  input \tmp_V_12_reg_226_reg[15] ;
  input \tmp_V_12_reg_226_reg[15]_0 ;
  input [10:0]\SRL_SIG_reg[0][15]_1 ;
  input ap_clk;

  wire [10:0]D;
  wire [9:0]Q;
  wire [9:0]\SRL_SIG_reg[0][15]_0 ;
  wire [10:0]\SRL_SIG_reg[0][15]_1 ;
  wire [0:0]\SRL_SIG_reg[0]_6 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1]_7 ;
  wire ap_clk;
  wire [0:0]p_src1_V_V_dout;
  wire shiftReg_ce;
  wire \tmp_V_12_reg_226_reg[15] ;
  wire \tmp_V_12_reg_226_reg[15]_0 ;
  wire xFDuplicate_rows_U0_p_src_mat1_V_V_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [0]),
        .Q(\SRL_SIG_reg[0]_6 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [10]),
        .Q(\SRL_SIG_reg[0][15]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [1]),
        .Q(\SRL_SIG_reg[0][15]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [2]),
        .Q(\SRL_SIG_reg[0][15]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [3]),
        .Q(\SRL_SIG_reg[0][15]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [4]),
        .Q(\SRL_SIG_reg[0][15]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [5]),
        .Q(\SRL_SIG_reg[0][15]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [6]),
        .Q(\SRL_SIG_reg[0][15]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [7]),
        .Q(\SRL_SIG_reg[0][15]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [8]),
        .Q(\SRL_SIG_reg[0][15]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_1 [9]),
        .Q(\SRL_SIG_reg[0][15]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 ),
        .Q(\SRL_SIG_reg[1]_7 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_22_reg_238[3]_i_5 
       (.I0(\SRL_SIG_reg[1]_7 ),
        .I1(\SRL_SIG_reg[0]_6 ),
        .I2(\tmp_V_12_reg_226_reg[15] ),
        .I3(\tmp_V_12_reg_226_reg[15]_0 ),
        .O(p_src1_V_V_dout));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_12_reg_226[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_7 ),
        .I1(\SRL_SIG_reg[0]_6 ),
        .I2(\tmp_V_12_reg_226_reg[15] ),
        .I3(\tmp_V_12_reg_226_reg[15]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_12_reg_226[15]_i_2 
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[0][15]_0 [9]),
        .I2(\tmp_V_12_reg_226_reg[15] ),
        .I3(\tmp_V_12_reg_226_reg[15]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_12_reg_226[1]_i_1 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][15]_0 [0]),
        .I2(\tmp_V_12_reg_226_reg[15] ),
        .I3(\tmp_V_12_reg_226_reg[15]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_12_reg_226[2]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][15]_0 [1]),
        .I2(\tmp_V_12_reg_226_reg[15] ),
        .I3(\tmp_V_12_reg_226_reg[15]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_12_reg_226[3]_i_1 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][15]_0 [2]),
        .I2(\tmp_V_12_reg_226_reg[15] ),
        .I3(\tmp_V_12_reg_226_reg[15]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_12_reg_226[4]_i_1 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][15]_0 [3]),
        .I2(\tmp_V_12_reg_226_reg[15] ),
        .I3(\tmp_V_12_reg_226_reg[15]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_12_reg_226[5]_i_1 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][15]_0 [4]),
        .I2(\tmp_V_12_reg_226_reg[15] ),
        .I3(\tmp_V_12_reg_226_reg[15]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_12_reg_226[6]_i_1 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][15]_0 [5]),
        .I2(\tmp_V_12_reg_226_reg[15] ),
        .I3(\tmp_V_12_reg_226_reg[15]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_12_reg_226[7]_i_1 
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[0][15]_0 [6]),
        .I2(\tmp_V_12_reg_226_reg[15] ),
        .I3(\tmp_V_12_reg_226_reg[15]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_12_reg_226[8]_i_1 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[0][15]_0 [7]),
        .I2(\tmp_V_12_reg_226_reg[15] ),
        .I3(\tmp_V_12_reg_226_reg[15]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_12_reg_226[9]_i_1 
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[0][15]_0 [8]),
        .I2(\tmp_V_12_reg_226_reg[15] ),
        .I3(\tmp_V_12_reg_226_reg[15]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d3840_A" *) 
module design_1_Canny_accel_0_0_fifo_w16_d3840_A
   (ap_rst_n_0,
    magnitude_mat_V_V_empty_n,
    magnitude_mat_V_V_full_n,
    CO,
    Q,
    show_ahead0,
    ap_clk,
    ap_rst_n,
    xFSuppression3x3_U0_p_phase_mat_V_V_read,
    push,
    full_n_reg_0,
    p_dst_V_V_din,
    WEA);
  output ap_rst_n_0;
  output magnitude_mat_V_V_empty_n;
  output magnitude_mat_V_V_full_n;
  output [0:0]CO;
  output [15:0]Q;
  input show_ahead0;
  input ap_clk;
  input ap_rst_n;
  input xFSuppression3x3_U0_p_phase_mat_V_V_read;
  input push;
  input full_n_reg_0;
  input [15:0]p_dst_V_V_din;
  input [0:0]WEA;

  wire [0:0]CO;
  wire [15:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:1]data0;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1_n_2;
  wire empty_n;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2_n_2;
  wire empty_n_i_3_n_2;
  wire full_n_i_1_n_2;
  wire full_n_i_4_n_2;
  wire full_n_i_5_n_2;
  wire full_n_reg_0;
  wire magnitude_mat_V_V_empty_n;
  wire magnitude_mat_V_V_full_n;
  wire mem_reg_0_i_17_n_4;
  wire mem_reg_0_i_17_n_5;
  wire mem_reg_0_i_18_n_2;
  wire mem_reg_0_i_19_n_2;
  wire mem_reg_0_i_19_n_3;
  wire mem_reg_0_i_19_n_4;
  wire mem_reg_0_i_19_n_5;
  wire mem_reg_0_i_20_n_2;
  wire mem_reg_0_i_20_n_3;
  wire mem_reg_0_i_20_n_4;
  wire mem_reg_0_i_20_n_5;
  wire mem_reg_0_i_45_n_2;
  wire mem_reg_0_i_46_n_2;
  wire p_1_in;
  wire [15:0]p_dst_V_V_din;
  wire pop;
  wire push;
  wire [15:0]q_buf;
  wire [15:0]q_tmp;
  wire [11:0]raddr;
  wire \raddr[0]_i_1_n_2 ;
  wire \raddr[10]_i_1_n_2 ;
  wire \raddr[11]_i_2_n_2 ;
  wire \raddr[1]_i_1_n_2 ;
  wire \raddr[2]_i_1_n_2 ;
  wire \raddr[3]_i_1_n_2 ;
  wire \raddr[4]_i_1_n_2 ;
  wire \raddr[5]_i_1_n_2 ;
  wire \raddr[6]_i_1_n_2 ;
  wire \raddr[7]_i_1_n_2 ;
  wire \raddr[8]_i_1_n_2 ;
  wire \raddr[9]_i_1_n_2 ;
  wire [11:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_3_n_2;
  wire show_ahead_i_4_n_2;
  wire show_ahead_i_5_n_2;
  wire show_ahead_i_6_n_2;
  wire show_ahead_reg_i_2_n_3;
  wire show_ahead_reg_i_2_n_4;
  wire show_ahead_reg_i_2_n_5;
  wire \usedw[0]_i_1_n_2 ;
  wire \usedw[0]_i_3_n_2 ;
  wire \usedw[0]_i_4_n_2 ;
  wire \usedw[0]_i_5_n_2 ;
  wire \usedw[0]_i_6_n_2 ;
  wire \usedw[0]_i_7_n_2 ;
  wire \usedw[4]_i_2_n_2 ;
  wire \usedw[4]_i_3_n_2 ;
  wire \usedw[4]_i_4_n_2 ;
  wire \usedw[4]_i_5_n_2 ;
  wire \usedw[8]_i_2_n_2 ;
  wire \usedw[8]_i_3_n_2 ;
  wire \usedw[8]_i_4_n_2 ;
  wire \usedw[8]_i_5_n_2 ;
  wire [11:0]usedw_reg;
  wire \usedw_reg[0]_i_2_n_2 ;
  wire \usedw_reg[0]_i_2_n_3 ;
  wire \usedw_reg[0]_i_2_n_4 ;
  wire \usedw_reg[0]_i_2_n_5 ;
  wire \usedw_reg[0]_i_2_n_6 ;
  wire \usedw_reg[0]_i_2_n_7 ;
  wire \usedw_reg[0]_i_2_n_8 ;
  wire \usedw_reg[0]_i_2_n_9 ;
  wire \usedw_reg[4]_i_1_n_2 ;
  wire \usedw_reg[4]_i_1_n_3 ;
  wire \usedw_reg[4]_i_1_n_4 ;
  wire \usedw_reg[4]_i_1_n_5 ;
  wire \usedw_reg[4]_i_1_n_6 ;
  wire \usedw_reg[4]_i_1_n_7 ;
  wire \usedw_reg[4]_i_1_n_8 ;
  wire \usedw_reg[4]_i_1_n_9 ;
  wire \usedw_reg[8]_i_1_n_3 ;
  wire \usedw_reg[8]_i_1_n_4 ;
  wire \usedw_reg[8]_i_1_n_5 ;
  wire \usedw_reg[8]_i_1_n_6 ;
  wire \usedw_reg[8]_i_1_n_7 ;
  wire \usedw_reg[8]_i_1_n_8 ;
  wire \usedw_reg[8]_i_1_n_9 ;
  wire [11:0]waddr;
  wire \waddr[0]_i_1_n_2 ;
  wire \waddr[10]_i_1_n_2 ;
  wire \waddr[11]_i_2_n_2 ;
  wire \waddr[11]_i_4_n_2 ;
  wire \waddr[11]_i_5_n_2 ;
  wire \waddr[11]_i_6_n_2 ;
  wire \waddr[1]_i_1_n_2 ;
  wire \waddr[2]_i_1_n_2 ;
  wire \waddr[3]_i_1_n_2 ;
  wire \waddr[4]_i_1_n_2 ;
  wire \waddr[5]_i_1_n_2 ;
  wire \waddr[6]_i_1_n_2 ;
  wire \waddr[7]_i_1_n_2 ;
  wire \waddr[8]_i_1_n_2 ;
  wire \waddr[9]_i_1_n_2 ;
  wire \waddr_reg[11]_i_3_n_4 ;
  wire \waddr_reg[11]_i_3_n_5 ;
  wire \waddr_reg[11]_i_3_n_7 ;
  wire \waddr_reg[11]_i_3_n_8 ;
  wire \waddr_reg[11]_i_3_n_9 ;
  wire \waddr_reg[4]_i_2_n_2 ;
  wire \waddr_reg[4]_i_2_n_3 ;
  wire \waddr_reg[4]_i_2_n_4 ;
  wire \waddr_reg[4]_i_2_n_5 ;
  wire \waddr_reg[4]_i_2_n_6 ;
  wire \waddr_reg[4]_i_2_n_7 ;
  wire \waddr_reg[4]_i_2_n_8 ;
  wire \waddr_reg[4]_i_2_n_9 ;
  wire \waddr_reg[8]_i_2_n_2 ;
  wire \waddr_reg[8]_i_2_n_3 ;
  wire \waddr_reg[8]_i_2_n_4 ;
  wire \waddr_reg[8]_i_2_n_5 ;
  wire \waddr_reg[8]_i_2_n_6 ;
  wire \waddr_reg[8]_i_2_n_7 ;
  wire \waddr_reg[8]_i_2_n_8 ;
  wire \waddr_reg[8]_i_2_n_9 ;
  wire xFSuppression3x3_U0_p_phase_mat_V_V_read;
  wire NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_mem_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_mem_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_RDADDRECC_UNCONNECTED;
  wire [3:2]NLW_mem_reg_0_i_17_CO_UNCONNECTED;
  wire [3:3]NLW_mem_reg_0_i_17_O_UNCONNECTED;
  wire NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_1_DOADO_UNCONNECTED;
  wire [31:7]NLW_mem_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_1_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_show_ahead_reg_i_2_O_UNCONNECTED;
  wire [3:3]\NLW_usedw_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_waddr_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_waddr_reg[11]_i_3_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(Q[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(Q[11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(Q[12]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(Q[13]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(Q[14]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(Q[15]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(Q[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(Q[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(Q[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(Q[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(Q[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(Q[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(Q[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(Q[8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(Q[9]),
        .R(ap_rst_n_0));
  LUT3 #(
    .INIT(8'hCE)) 
    dout_valid_i_1
       (.I0(magnitude_mat_V_V_empty_n),
        .I1(empty_n),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .O(dout_valid_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_2),
        .Q(magnitude_mat_V_V_empty_n),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7070F070)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_2),
        .I1(empty_n_i_3_n_2),
        .I2(empty_n),
        .I3(magnitude_mat_V_V_empty_n),
        .I4(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I5(push),
        .O(empty_n_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    empty_n_i_2
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[11]),
        .I3(usedw_reg[6]),
        .I4(usedw_reg[7]),
        .I5(usedw_reg[8]),
        .O(empty_n_i_2_n_2));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_3
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[0]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(empty_n_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hAFCFCFCFFFAFAFAF)) 
    full_n_i_1
       (.I0(magnitude_mat_V_V_full_n),
        .I1(p_1_in),
        .I2(ap_rst_n),
        .I3(empty_n),
        .I4(full_n_reg_0),
        .I5(push),
        .O(full_n_i_1_n_2));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(full_n_i_4_n_2),
        .I1(full_n_i_5_n_2),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    full_n_i_4
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[2]),
        .I4(usedw_reg[0]),
        .I5(usedw_reg[1]),
        .O(full_n_i_4_n_2));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    full_n_i_5
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[11]),
        .I2(usedw_reg[10]),
        .I3(usedw_reg[9]),
        .I4(usedw_reg[6]),
        .I5(usedw_reg[7]),
        .O(full_n_i_5_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(magnitude_mat_V_V_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "61440" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_0
       (.ADDRARDADDR({1'b1,waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rnext,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_dst_V_V_din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,p_dst_V_V_din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_mem_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_0_DOBDO_UNCONNECTED[31:8],q_buf[7:0]}),
        .DOPADOP(NLW_mem_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_mem_reg_0_DOPBDOP_UNCONNECTED[3:1],q_buf[8]}),
        .ECCPARITY(NLW_mem_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(magnitude_mat_V_V_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h88F088F0F0F088F0)) 
    mem_reg_0_i_1
       (.I0(data0[11]),
        .I1(mem_reg_0_i_18_n_2),
        .I2(raddr[11]),
        .I3(empty_n),
        .I4(magnitude_mat_V_V_empty_n),
        .I5(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .O(rnext[11]));
  LUT6 #(
    .INIT(64'h88F088F0F0F088F0)) 
    mem_reg_0_i_10
       (.I0(data0[2]),
        .I1(mem_reg_0_i_18_n_2),
        .I2(raddr[2]),
        .I3(empty_n),
        .I4(magnitude_mat_V_V_empty_n),
        .I5(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h88F088F0F0F088F0)) 
    mem_reg_0_i_11
       (.I0(data0[1]),
        .I1(mem_reg_0_i_18_n_2),
        .I2(raddr[1]),
        .I3(empty_n),
        .I4(magnitude_mat_V_V_empty_n),
        .I5(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h2C2CCC2C)) 
    mem_reg_0_i_12
       (.I0(mem_reg_0_i_18_n_2),
        .I1(raddr[0]),
        .I2(empty_n),
        .I3(magnitude_mat_V_V_empty_n),
        .I4(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .O(rnext[0]));
  CARRY4 mem_reg_0_i_17
       (.CI(mem_reg_0_i_19_n_2),
        .CO({NLW_mem_reg_0_i_17_CO_UNCONNECTED[3:2],mem_reg_0_i_17_n_4,mem_reg_0_i_17_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_mem_reg_0_i_17_O_UNCONNECTED[3],data0[11:9]}),
        .S({1'b0,raddr[11:9]}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    mem_reg_0_i_18
       (.I0(raddr[9]),
        .I1(raddr[0]),
        .I2(raddr[10]),
        .I3(raddr[11]),
        .I4(mem_reg_0_i_45_n_2),
        .I5(mem_reg_0_i_46_n_2),
        .O(mem_reg_0_i_18_n_2));
  CARRY4 mem_reg_0_i_19
       (.CI(mem_reg_0_i_20_n_2),
        .CO({mem_reg_0_i_19_n_2,mem_reg_0_i_19_n_3,mem_reg_0_i_19_n_4,mem_reg_0_i_19_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(raddr[8:5]));
  LUT6 #(
    .INIT(64'h88F088F0F0F088F0)) 
    mem_reg_0_i_2
       (.I0(data0[10]),
        .I1(mem_reg_0_i_18_n_2),
        .I2(raddr[10]),
        .I3(empty_n),
        .I4(magnitude_mat_V_V_empty_n),
        .I5(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .O(rnext[10]));
  CARRY4 mem_reg_0_i_20
       (.CI(1'b0),
        .CO({mem_reg_0_i_20_n_2,mem_reg_0_i_20_n_3,mem_reg_0_i_20_n_4,mem_reg_0_i_20_n_5}),
        .CYINIT(raddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(raddr[4:1]));
  LUT6 #(
    .INIT(64'h88F088F0F0F088F0)) 
    mem_reg_0_i_3
       (.I0(data0[9]),
        .I1(mem_reg_0_i_18_n_2),
        .I2(raddr[9]),
        .I3(empty_n),
        .I4(magnitude_mat_V_V_empty_n),
        .I5(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'h88F088F0F0F088F0)) 
    mem_reg_0_i_4
       (.I0(data0[8]),
        .I1(mem_reg_0_i_18_n_2),
        .I2(raddr[8]),
        .I3(empty_n),
        .I4(magnitude_mat_V_V_empty_n),
        .I5(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .O(rnext[8]));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_0_i_45
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[8]),
        .O(mem_reg_0_i_45_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_0_i_46
       (.I0(raddr[6]),
        .I1(raddr[7]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(mem_reg_0_i_46_n_2));
  LUT6 #(
    .INIT(64'h88F088F0F0F088F0)) 
    mem_reg_0_i_5
       (.I0(data0[7]),
        .I1(mem_reg_0_i_18_n_2),
        .I2(raddr[7]),
        .I3(empty_n),
        .I4(magnitude_mat_V_V_empty_n),
        .I5(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h88F088F0F0F088F0)) 
    mem_reg_0_i_6
       (.I0(data0[6]),
        .I1(mem_reg_0_i_18_n_2),
        .I2(raddr[6]),
        .I3(empty_n),
        .I4(magnitude_mat_V_V_empty_n),
        .I5(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'h88F088F0F0F088F0)) 
    mem_reg_0_i_7
       (.I0(data0[5]),
        .I1(mem_reg_0_i_18_n_2),
        .I2(raddr[5]),
        .I3(empty_n),
        .I4(magnitude_mat_V_V_empty_n),
        .I5(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h88F088F0F0F088F0)) 
    mem_reg_0_i_8
       (.I0(data0[4]),
        .I1(mem_reg_0_i_18_n_2),
        .I2(raddr[4]),
        .I3(empty_n),
        .I4(magnitude_mat_V_V_empty_n),
        .I5(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h88F088F0F0F088F0)) 
    mem_reg_0_i_9
       (.I0(data0[3]),
        .I1(mem_reg_0_i_18_n_2),
        .I2(raddr[3]),
        .I3(empty_n),
        .I4(magnitude_mat_V_V_empty_n),
        .I5(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .O(rnext[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "61440" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_1
       (.ADDRARDADDR({1'b1,waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rnext,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_dst_V_V_din[15:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_mem_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_mem_reg_1_DOBDO_UNCONNECTED[31:7],q_buf[15:9]}),
        .DOPADOP(NLW_mem_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(magnitude_mat_V_V_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(p_dst_V_V_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1 
       (.I0(mem_reg_0_i_18_n_2),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[10]_i_1 
       (.I0(data0[10]),
        .I1(mem_reg_0_i_18_n_2),
        .O(\raddr[10]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \raddr[11]_i_1 
       (.I0(empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[11]_i_2 
       (.I0(data0[11]),
        .I1(mem_reg_0_i_18_n_2),
        .O(\raddr[11]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[1]_i_1 
       (.I0(data0[1]),
        .I1(mem_reg_0_i_18_n_2),
        .O(\raddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[2]_i_1 
       (.I0(data0[2]),
        .I1(mem_reg_0_i_18_n_2),
        .O(\raddr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_1 
       (.I0(data0[3]),
        .I1(mem_reg_0_i_18_n_2),
        .O(\raddr[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[4]_i_1 
       (.I0(data0[4]),
        .I1(mem_reg_0_i_18_n_2),
        .O(\raddr[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[5]_i_1 
       (.I0(data0[5]),
        .I1(mem_reg_0_i_18_n_2),
        .O(\raddr[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[6]_i_1 
       (.I0(data0[6]),
        .I1(mem_reg_0_i_18_n_2),
        .O(\raddr[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[7]_i_1 
       (.I0(data0[7]),
        .I1(mem_reg_0_i_18_n_2),
        .O(\raddr[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[8]_i_1 
       (.I0(data0[8]),
        .I1(mem_reg_0_i_18_n_2),
        .O(\raddr[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[9]_i_1 
       (.I0(data0[9]),
        .I1(mem_reg_0_i_18_n_2),
        .O(\raddr[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1_n_2 ),
        .Q(raddr[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[10]_i_1_n_2 ),
        .Q(raddr[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[11]_i_2_n_2 ),
        .Q(raddr[11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_2 ),
        .Q(raddr[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_2 ),
        .Q(raddr[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_2 ),
        .Q(raddr[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_2 ),
        .Q(raddr[4]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_2 ),
        .Q(raddr[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_2 ),
        .Q(raddr[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1_n_2 ),
        .Q(raddr[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1_n_2 ),
        .Q(raddr[8]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[9]_i_1_n_2 ),
        .Q(raddr[9]),
        .R(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_3
       (.I0(usedw_reg[11]),
        .I1(usedw_reg[10]),
        .I2(usedw_reg[9]),
        .O(show_ahead_i_3_n_2));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_4
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[6]),
        .O(show_ahead_i_4_n_2));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_5
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[3]),
        .O(show_ahead_i_5_n_2));
  LUT6 #(
    .INIT(64'h0000000000009959)) 
    show_ahead_i_6
       (.I0(usedw_reg[0]),
        .I1(empty_n),
        .I2(magnitude_mat_V_V_empty_n),
        .I3(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I4(usedw_reg[2]),
        .I5(usedw_reg[1]),
        .O(show_ahead_i_6_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_0));
  CARRY4 show_ahead_reg_i_2
       (.CI(1'b0),
        .CO({CO,show_ahead_reg_i_2_n_3,show_ahead_reg_i_2_n_4,show_ahead_reg_i_2_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead_reg_i_2_O_UNCONNECTED[3:0]),
        .S({show_ahead_i_3_n_2,show_ahead_i_4_n_2,show_ahead_i_5_n_2,show_ahead_i_6_n_2}));
  LUT4 #(
    .INIT(16'h66A6)) 
    \usedw[0]_i_1 
       (.I0(push),
        .I1(empty_n),
        .I2(magnitude_mat_V_V_empty_n),
        .I3(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .O(\usedw[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hA2FF)) 
    \usedw[0]_i_3 
       (.I0(empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I3(push),
        .O(\usedw[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h5D00A2FF)) 
    \usedw[0]_i_4 
       (.I0(empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I3(push),
        .I4(usedw_reg[3]),
        .O(\usedw[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h5D00A2FF)) 
    \usedw[0]_i_5 
       (.I0(empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I3(push),
        .I4(usedw_reg[2]),
        .O(\usedw[0]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h5D00A2FF)) 
    \usedw[0]_i_6 
       (.I0(empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I3(push),
        .I4(usedw_reg[1]),
        .O(\usedw[0]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hA2FF5D00)) 
    \usedw[0]_i_7 
       (.I0(empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I3(push),
        .I4(usedw_reg[0]),
        .O(\usedw[0]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'h5D00A2FF)) 
    \usedw[4]_i_2 
       (.I0(empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I3(push),
        .I4(usedw_reg[7]),
        .O(\usedw[4]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h5D00A2FF)) 
    \usedw[4]_i_3 
       (.I0(empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I3(push),
        .I4(usedw_reg[6]),
        .O(\usedw[4]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h5D00A2FF)) 
    \usedw[4]_i_4 
       (.I0(empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I3(push),
        .I4(usedw_reg[5]),
        .O(\usedw[4]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h5D00A2FF)) 
    \usedw[4]_i_5 
       (.I0(empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I3(push),
        .I4(usedw_reg[4]),
        .O(\usedw[4]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h5D00A2FF)) 
    \usedw[8]_i_2 
       (.I0(empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I3(push),
        .I4(usedw_reg[11]),
        .O(\usedw[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h5D00A2FF)) 
    \usedw[8]_i_3 
       (.I0(empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I3(push),
        .I4(usedw_reg[10]),
        .O(\usedw[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h5D00A2FF)) 
    \usedw[8]_i_4 
       (.I0(empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I3(push),
        .I4(usedw_reg[9]),
        .O(\usedw[8]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h5D00A2FF)) 
    \usedw[8]_i_5 
       (.I0(empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I3(push),
        .I4(usedw_reg[8]),
        .O(\usedw[8]_i_5_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_2 ),
        .D(\usedw_reg[0]_i_2_n_9 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_0));
  CARRY4 \usedw_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\usedw_reg[0]_i_2_n_2 ,\usedw_reg[0]_i_2_n_3 ,\usedw_reg[0]_i_2_n_4 ,\usedw_reg[0]_i_2_n_5 }),
        .CYINIT(\usedw[0]_i_3_n_2 ),
        .DI(usedw_reg[3:0]),
        .O({\usedw_reg[0]_i_2_n_6 ,\usedw_reg[0]_i_2_n_7 ,\usedw_reg[0]_i_2_n_8 ,\usedw_reg[0]_i_2_n_9 }),
        .S({\usedw[0]_i_4_n_2 ,\usedw[0]_i_5_n_2 ,\usedw[0]_i_6_n_2 ,\usedw[0]_i_7_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_2 ),
        .D(\usedw_reg[8]_i_1_n_7 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[11] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_2 ),
        .D(\usedw_reg[8]_i_1_n_6 ),
        .Q(usedw_reg[11]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_2 ),
        .D(\usedw_reg[0]_i_2_n_8 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_2 ),
        .D(\usedw_reg[0]_i_2_n_7 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_2 ),
        .D(\usedw_reg[0]_i_2_n_6 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_2 ),
        .D(\usedw_reg[4]_i_1_n_9 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_0));
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(\usedw_reg[0]_i_2_n_2 ),
        .CO({\usedw_reg[4]_i_1_n_2 ,\usedw_reg[4]_i_1_n_3 ,\usedw_reg[4]_i_1_n_4 ,\usedw_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(usedw_reg[7:4]),
        .O({\usedw_reg[4]_i_1_n_6 ,\usedw_reg[4]_i_1_n_7 ,\usedw_reg[4]_i_1_n_8 ,\usedw_reg[4]_i_1_n_9 }),
        .S({\usedw[4]_i_2_n_2 ,\usedw[4]_i_3_n_2 ,\usedw[4]_i_4_n_2 ,\usedw[4]_i_5_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_2 ),
        .D(\usedw_reg[4]_i_1_n_8 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_2 ),
        .D(\usedw_reg[4]_i_1_n_7 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_2 ),
        .D(\usedw_reg[4]_i_1_n_6 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_2 ),
        .D(\usedw_reg[8]_i_1_n_9 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_0));
  CARRY4 \usedw_reg[8]_i_1 
       (.CI(\usedw_reg[4]_i_1_n_2 ),
        .CO({\NLW_usedw_reg[8]_i_1_CO_UNCONNECTED [3],\usedw_reg[8]_i_1_n_3 ,\usedw_reg[8]_i_1_n_4 ,\usedw_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,usedw_reg[10:8]}),
        .O({\usedw_reg[8]_i_1_n_6 ,\usedw_reg[8]_i_1_n_7 ,\usedw_reg[8]_i_1_n_8 ,\usedw_reg[8]_i_1_n_9 }),
        .S({\usedw[8]_i_2_n_2 ,\usedw[8]_i_3_n_2 ,\usedw[8]_i_4_n_2 ,\usedw[8]_i_5_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw[0]_i_1_n_2 ),
        .D(\usedw_reg[8]_i_1_n_8 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \waddr[0]_i_1 
       (.I0(\waddr[11]_i_4_n_2 ),
        .I1(waddr[0]),
        .O(\waddr[0]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[10]_i_1 
       (.I0(\waddr_reg[11]_i_3_n_8 ),
        .I1(\waddr[11]_i_4_n_2 ),
        .O(\waddr[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[11]_i_2 
       (.I0(\waddr_reg[11]_i_3_n_7 ),
        .I1(\waddr[11]_i_4_n_2 ),
        .O(\waddr[11]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \waddr[11]_i_4 
       (.I0(waddr[9]),
        .I1(waddr[0]),
        .I2(waddr[10]),
        .I3(waddr[11]),
        .I4(\waddr[11]_i_5_n_2 ),
        .I5(\waddr[11]_i_6_n_2 ),
        .O(\waddr[11]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \waddr[11]_i_5 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[8]),
        .O(\waddr[11]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[11]_i_6 
       (.I0(waddr[6]),
        .I1(waddr[7]),
        .I2(waddr[4]),
        .I3(waddr[5]),
        .O(\waddr[11]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg[4]_i_2_n_9 ),
        .I1(\waddr[11]_i_4_n_2 ),
        .O(\waddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg[4]_i_2_n_8 ),
        .I1(\waddr[11]_i_4_n_2 ),
        .O(\waddr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg[4]_i_2_n_7 ),
        .I1(\waddr[11]_i_4_n_2 ),
        .O(\waddr[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg[4]_i_2_n_6 ),
        .I1(\waddr[11]_i_4_n_2 ),
        .O(\waddr[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\waddr_reg[8]_i_2_n_9 ),
        .I1(\waddr[11]_i_4_n_2 ),
        .O(\waddr[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg[8]_i_2_n_8 ),
        .I1(\waddr[11]_i_4_n_2 ),
        .O(\waddr[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg[8]_i_2_n_7 ),
        .I1(\waddr[11]_i_4_n_2 ),
        .O(\waddr[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[8]_i_1 
       (.I0(\waddr_reg[8]_i_2_n_6 ),
        .I1(\waddr[11]_i_4_n_2 ),
        .O(\waddr[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[9]_i_1 
       (.I0(\waddr_reg[11]_i_3_n_9 ),
        .I1(\waddr[11]_i_4_n_2 ),
        .O(\waddr[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_1_n_2 ),
        .Q(waddr[10]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[11]_i_2_n_2 ),
        .Q(waddr[11]),
        .R(ap_rst_n_0));
  CARRY4 \waddr_reg[11]_i_3 
       (.CI(\waddr_reg[8]_i_2_n_2 ),
        .CO({\NLW_waddr_reg[11]_i_3_CO_UNCONNECTED [3:2],\waddr_reg[11]_i_3_n_4 ,\waddr_reg[11]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_waddr_reg[11]_i_3_O_UNCONNECTED [3],\waddr_reg[11]_i_3_n_7 ,\waddr_reg[11]_i_3_n_8 ,\waddr_reg[11]_i_3_n_9 }),
        .S({1'b0,waddr[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_0));
  CARRY4 \waddr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\waddr_reg[4]_i_2_n_2 ,\waddr_reg[4]_i_2_n_3 ,\waddr_reg[4]_i_2_n_4 ,\waddr_reg[4]_i_2_n_5 }),
        .CYINIT(waddr[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\waddr_reg[4]_i_2_n_6 ,\waddr_reg[4]_i_2_n_7 ,\waddr_reg[4]_i_2_n_8 ,\waddr_reg[4]_i_2_n_9 }),
        .S(waddr[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1_n_2 ),
        .Q(waddr[8]),
        .R(ap_rst_n_0));
  CARRY4 \waddr_reg[8]_i_2 
       (.CI(\waddr_reg[4]_i_2_n_2 ),
        .CO({\waddr_reg[8]_i_2_n_2 ,\waddr_reg[8]_i_2_n_3 ,\waddr_reg[8]_i_2_n_4 ,\waddr_reg[8]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\waddr_reg[8]_i_2_n_6 ,\waddr_reg[8]_i_2_n_7 ,\waddr_reg[8]_i_2_n_8 ,\waddr_reg[8]_i_2_n_9 }),
        .S(waddr[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1_n_2 ),
        .Q(waddr[9]),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "fifo_w2_d2_A" *) 
module design_1_Canny_accel_0_0_fifo_w2_d2_A
   (strm_dst_V_V_full_n,
    strm_dst_V_V_empty_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    Q,
    \SRL_SIG_reg[1][1] ,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[1]_2 ,
    E,
    D,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    exitcond_flatten_reg_2700,
    ap_rst_n_inv);
  output strm_dst_V_V_full_n;
  output strm_dst_V_V_empty_n;
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output [1:0]Q;
  output [1:0]\SRL_SIG_reg[1][1] ;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_1 ;
  input \mOutPtr_reg[1]_2 ;
  input [0:0]E;
  input [1:0]D;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input exitcond_flatten_reg_2700;
  input ap_rst_n_inv;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]\SRL_SIG_reg[1][1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire exitcond_flatten_reg_2700;
  wire internal_empty_n_i_1__16_n_2;
  wire internal_full_n_i_1__16_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg[1]_2 ;
  wire strm_dst_V_V_empty_n;
  wire strm_dst_V_V_full_n;

  design_1_Canny_accel_0_0_fifo_w2_d2_A_shiftReg U_fifo_w2_d2_A_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][1] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'h88888880CCCC8888)) 
    internal_empty_n_i_1__16
       (.I0(strm_dst_V_V_empty_n),
        .I1(ap_rst_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_1 ),
        .I5(\mOutPtr_reg[1]_2 ),
        .O(internal_empty_n_i_1__16_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_2),
        .Q(strm_dst_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__16
       (.I0(ap_rst_n),
        .I1(strm_dst_V_V_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg[1]_1 ),
        .I5(\mOutPtr_reg[1]_2 ),
        .O(internal_full_n_i_1__16_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_2),
        .Q(strm_dst_V_V_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFFF20002000DFFF)) 
    \mOutPtr[0]_i_1 
       (.I0(strm_dst_V_V_empty_n),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(exitcond_flatten_reg_2700),
        .I4(\mOutPtr_reg[1]_2 ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_2 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w2_d2_A_shiftReg" *) 
module design_1_Canny_accel_0_0_fifo_w2_d2_A_shiftReg
   (Q,
    \SRL_SIG_reg[1][1]_0 ,
    E,
    D,
    ap_clk);
  output [1:0]Q;
  output [1:0]\SRL_SIG_reg[1][1]_0 ;
  input [0:0]E;
  input [1:0]D;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]\SRL_SIG_reg[1][1]_0 ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[1][1]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[1][1]_0 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_1_Canny_accel_0_0_fifo_w8_d2_A
   (gaussian_mat_V_V_full_n,
    gaussian_mat_V_V_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    xFSobel_U0_p_src_V_V_read,
    \mOutPtr_reg[0]_0 ,
    Q,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    E,
    \SRL_SIG_reg[0][7] );
  output gaussian_mat_V_V_full_n;
  output gaussian_mat_V_V_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input xFSobel_U0_p_src_V_V_read;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]Q;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire gaussian_mat_V_V_empty_n;
  wire gaussian_mat_V_V_full_n;
  wire internal_empty_n_i_1_n_2;
  wire internal_full_n;
  wire internal_full_n_i_1_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire xFSobel_U0_p_src_V_V_read;

  design_1_Canny_accel_0_0_fifo_w8_d2_A_shiftReg_31 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .\reg_474_reg[0] (\mOutPtr_reg_n_2_[0] ),
        .\reg_474_reg[0]_0 (\mOutPtr_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gaussian_mat_V_V_empty_n),
        .I3(xFSobel_U0_p_src_V_V_read),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_2),
        .Q(gaussian_mat_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1
       (.I0(internal_full_n),
        .I1(gaussian_mat_V_V_full_n),
        .I2(ap_rst_n),
        .I3(xFSobel_U0_p_src_V_V_read),
        .I4(gaussian_mat_V_V_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_2),
        .Q(gaussian_mat_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \mOutPtr[0]_i_1 
       (.I0(gaussian_mat_V_V_empty_n),
        .I1(Q),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(Q),
        .I4(gaussian_mat_V_V_empty_n),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(\mOutPtr_reg[0]_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(\mOutPtr_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_1_Canny_accel_0_0_fifo_w8_d2_A_8
   (phase_mat_V_V_full_n,
    phase_mat_V_V_empty_n,
    p_phase_mat_V_V_dout,
    ap_clk,
    ap_rst_n,
    xFSuppression3x3_U0_p_phase_mat_V_V_read,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    E,
    D);
  output phase_mat_V_V_full_n;
  output phase_mat_V_V_empty_n;
  output [5:0]p_phase_mat_V_V_dout;
  input ap_clk;
  input ap_rst_n;
  input xFSuppression3x3_U0_p_phase_mat_V_V_read;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]E;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__8_n_2;
  wire internal_full_n;
  wire internal_full_n_i_1__8_n_2;
  wire \mOutPtr[0]_i_1__8_n_2 ;
  wire \mOutPtr[1]_i_1__6_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire [5:0]p_phase_mat_V_V_dout;
  wire phase_mat_V_V_empty_n;
  wire phase_mat_V_V_full_n;
  wire xFSuppression3x3_U0_p_phase_mat_V_V_read;

  design_1_Canny_accel_0_0_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .p_phase_mat_V_V_dout(p_phase_mat_V_V_dout),
        .\reg_659_reg[1] (\mOutPtr_reg_n_2_[0] ),
        .\reg_659_reg[1]_0 (\mOutPtr_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(phase_mat_V_V_empty_n),
        .I3(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1__8_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_2),
        .Q(phase_mat_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n),
        .I1(phase_mat_V_V_full_n),
        .I2(ap_rst_n),
        .I3(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I4(phase_mat_V_V_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__8_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__8
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_2),
        .Q(phase_mat_V_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__8 
       (.I0(phase_mat_V_V_empty_n),
        .I1(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .I3(phase_mat_V_V_empty_n),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_1_Canny_accel_0_0_fifo_w8_d2_A_shiftReg
   (p_phase_mat_V_V_dout,
    \reg_659_reg[1] ,
    \reg_659_reg[1]_0 ,
    E,
    D,
    ap_clk);
  output [5:0]p_phase_mat_V_V_dout;
  input \reg_659_reg[1] ;
  input \reg_659_reg[1]_0 ;
  input [0:0]E;
  input [5:0]D;
  input ap_clk;

  wire [5:0]D;
  wire [0:0]E;
  wire [7:1]\SRL_SIG_reg[0]_14 ;
  wire [7:0]\SRL_SIG_reg[1]_15 ;
  wire ap_clk;
  wire [5:0]p_phase_mat_V_V_dout;
  wire \reg_659_reg[1] ;
  wire \reg_659_reg[1]_0 ;

  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_14 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_14 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_14 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_14 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_14 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_14 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [2]),
        .Q(\SRL_SIG_reg[1]_15 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [1]),
        .Q(\SRL_SIG_reg[1]_15 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [3]),
        .Q(\SRL_SIG_reg[1]_15 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [6]),
        .Q(\SRL_SIG_reg[1]_15 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [5]),
        .Q(\SRL_SIG_reg[1]_15 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [7]),
        .Q(\SRL_SIG_reg[1]_15 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_659[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [1]),
        .I1(\SRL_SIG_reg[0]_14 [1]),
        .I2(\reg_659_reg[1] ),
        .I3(\reg_659_reg[1]_0 ),
        .O(p_phase_mat_V_V_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_659[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [0]),
        .I1(\SRL_SIG_reg[0]_14 [2]),
        .I2(\reg_659_reg[1] ),
        .I3(\reg_659_reg[1]_0 ),
        .O(p_phase_mat_V_V_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_659[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [3]),
        .I1(\SRL_SIG_reg[0]_14 [3]),
        .I2(\reg_659_reg[1] ),
        .I3(\reg_659_reg[1]_0 ),
        .O(p_phase_mat_V_V_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_659[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [5]),
        .I1(\SRL_SIG_reg[0]_14 [5]),
        .I2(\reg_659_reg[1] ),
        .I3(\reg_659_reg[1]_0 ),
        .O(p_phase_mat_V_V_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_659[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [4]),
        .I1(\SRL_SIG_reg[0]_14 [6]),
        .I2(\reg_659_reg[1] ),
        .I3(\reg_659_reg[1]_0 ),
        .O(p_phase_mat_V_V_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_659[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_15 [7]),
        .I1(\SRL_SIG_reg[0]_14 [7]),
        .I2(\reg_659_reg[1] ),
        .I3(\reg_659_reg[1]_0 ),
        .O(p_phase_mat_V_V_dout[5]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_1_Canny_accel_0_0_fifo_w8_d2_A_shiftReg_31
   (D,
    \reg_474_reg[0] ,
    \reg_474_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \reg_474_reg[0] ;
  input \reg_474_reg[0]_0 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \reg_474_reg[0] ;
  wire \reg_474_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_474[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\reg_474_reg[0] ),
        .I3(\reg_474_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_474[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\reg_474_reg[0] ),
        .I3(\reg_474_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_474[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\reg_474_reg[0] ),
        .I3(\reg_474_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_474[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\reg_474_reg[0] ),
        .I3(\reg_474_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_474[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\reg_474_reg[0] ),
        .I3(\reg_474_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_474[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\reg_474_reg[0] ),
        .I3(\reg_474_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_474[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\reg_474_reg[0] ),
        .I3(\reg_474_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_474[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\reg_474_reg[0] ),
        .I3(\reg_474_reg[0]_0 ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_x" *) 
module design_1_Canny_accel_0_0_fifo_w8_d2_A_x
   (high_threshold_c_full_n,
    high_threshold_c_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    xFCannyEdgeDetector_U0_p_highthreshold_read,
    internal_empty_n_reg_0,
    E,
    ap_rst_n_inv,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][7] );
  output high_threshold_c_full_n;
  output high_threshold_c_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input xFCannyEdgeDetector_U0_p_highthreshold_read;
  input internal_empty_n_reg_0;
  input [0:0]E;
  input ap_rst_n_inv;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire high_threshold_c_empty_n;
  wire high_threshold_c_full_n;
  wire internal_empty_n_i_1__19_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__19_n_2;
  wire mOutPtr0__4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire xFCannyEdgeDetector_U0_p_highthreshold_read;

  design_1_Canny_accel_0_0_fifo_w8_d2_A_x_shiftReg_33 U_fifo_w8_d2_A_x_ram
       (.D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .\p_highthreshold_read_reg_97_reg[0] (\mOutPtr_reg_n_2_[0] ),
        .\p_highthreshold_read_reg_97_reg[0]_0 (\mOutPtr_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'hA8AA0000AAAAAAAA)) 
    internal_empty_n_i_1__19
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .I4(high_threshold_c_empty_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_empty_n_i_1__19_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_2),
        .Q(high_threshold_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDD5D)) 
    internal_full_n_i_1__19
       (.I0(ap_rst_n),
        .I1(high_threshold_c_full_n),
        .I2(mOutPtr0__4),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__19_n_2));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__13
       (.I0(high_threshold_c_empty_n),
        .I1(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .I2(high_threshold_c_full_n),
        .I3(E),
        .O(mOutPtr0__4));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_3__4
       (.I0(high_threshold_c_full_n),
        .I1(E),
        .I2(high_threshold_c_empty_n),
        .I3(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_2),
        .Q(high_threshold_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(high_threshold_c_empty_n),
        .I1(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .I2(high_threshold_c_full_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(E),
        .I2(high_threshold_c_full_n),
        .I3(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .I4(high_threshold_c_empty_n),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_x" *) 
module design_1_Canny_accel_0_0_fifo_w8_d2_A_x_0
   (low_threshold_c_full_n,
    low_threshold_c_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    xFCannyEdgeDetector_U0_p_highthreshold_read,
    internal_empty_n_reg_0,
    E,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][7] );
  output low_threshold_c_full_n;
  output low_threshold_c_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input xFCannyEdgeDetector_U0_p_highthreshold_read;
  input internal_empty_n_reg_0;
  input [0:0]E;
  input ap_rst_n_inv;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__18_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__18_n_2;
  wire low_threshold_c_empty_n;
  wire low_threshold_c_full_n;
  wire mOutPtr0__4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire xFCannyEdgeDetector_U0_p_highthreshold_read;

  design_1_Canny_accel_0_0_fifo_w8_d2_A_x_shiftReg_32 U_fifo_w8_d2_A_x_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .\p_lowthreshold_read_reg_92_reg[0] (\mOutPtr_reg_n_2_[0] ),
        .\p_lowthreshold_read_reg_92_reg[0]_0 (\mOutPtr_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'hA8AA0000AAAAAAAA)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .I4(low_threshold_c_empty_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_empty_n_i_1__18_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_2),
        .Q(low_threshold_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDD5D)) 
    internal_full_n_i_1__18
       (.I0(ap_rst_n),
        .I1(low_threshold_c_full_n),
        .I2(mOutPtr0__4),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__18_n_2));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__12
       (.I0(low_threshold_c_empty_n),
        .I1(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .I2(low_threshold_c_full_n),
        .I3(E),
        .O(mOutPtr0__4));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_3__3
       (.I0(low_threshold_c_full_n),
        .I1(E),
        .I2(low_threshold_c_empty_n),
        .I3(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_2),
        .Q(low_threshold_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(low_threshold_c_empty_n),
        .I1(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .I2(low_threshold_c_full_n),
        .I3(E),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(E),
        .I2(low_threshold_c_full_n),
        .I3(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .I4(low_threshold_c_empty_n),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_x" *) 
module design_1_Canny_accel_0_0_fifo_w8_d2_A_x_1
   (strm_src_V_V_full_n,
    strm_src_V_V_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    Q,
    grp_xFCannyKernel_fu_80_p_src_mat_V_V_read,
    internal_full_n_reg_0,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][7] );
  output strm_src_V_V_full_n;
  output strm_src_V_V_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]Q;
  input grp_xFCannyKernel_fu_80_p_src_mat_V_V_read;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_xFCannyKernel_fu_80_p_src_mat_V_V_read;
  wire internal_empty_n_i_1__15_n_2;
  wire internal_empty_n_i_2__8_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__15_n_2;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire strm_src_V_V_empty_n;
  wire strm_src_V_V_full_n;

  design_1_Canny_accel_0_0_fifo_w8_d2_A_x_shiftReg U_fifo_w8_d2_A_x_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .\reg_465_reg[0] (\mOutPtr_reg_n_2_[0] ),
        .\reg_465_reg[0]_0 (\mOutPtr_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'h2AAAAAAA0A0A0A0A)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(internal_empty_n_i_2__8_n_2),
        .I2(internal_empty_n_reg_0),
        .I3(Q),
        .I4(grp_xFCannyKernel_fu_80_p_src_mat_V_V_read),
        .I5(strm_src_V_V_empty_n),
        .O(internal_empty_n_i_1__15_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(internal_empty_n_i_2__8_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_2),
        .Q(strm_src_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFDDDDDDDDDDD5)) 
    internal_full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(strm_src_V_V_full_n),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(internal_empty_n_reg_0),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__15_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_2),
        .Q(strm_src_V_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(grp_xFCannyKernel_fu_80_p_src_mat_V_V_read),
        .I2(strm_src_V_V_empty_n),
        .I3(internal_empty_n_reg_0),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(internal_empty_n_reg_0),
        .I2(strm_src_V_V_empty_n),
        .I3(grp_xFCannyKernel_fu_80_p_src_mat_V_V_read),
        .I4(Q),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_x_shiftReg" *) 
module design_1_Canny_accel_0_0_fifo_w8_d2_A_x_shiftReg
   (D,
    \reg_465_reg[0] ,
    \reg_465_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \reg_465_reg[0] ;
  input \reg_465_reg[0]_0 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_2_[0][0] ;
  wire \SRL_SIG_reg_n_2_[0][1] ;
  wire \SRL_SIG_reg_n_2_[0][2] ;
  wire \SRL_SIG_reg_n_2_[0][3] ;
  wire \SRL_SIG_reg_n_2_[0][4] ;
  wire \SRL_SIG_reg_n_2_[0][5] ;
  wire \SRL_SIG_reg_n_2_[0][6] ;
  wire \SRL_SIG_reg_n_2_[0][7] ;
  wire \SRL_SIG_reg_n_2_[1][0] ;
  wire \SRL_SIG_reg_n_2_[1][1] ;
  wire \SRL_SIG_reg_n_2_[1][2] ;
  wire \SRL_SIG_reg_n_2_[1][3] ;
  wire \SRL_SIG_reg_n_2_[1][4] ;
  wire \SRL_SIG_reg_n_2_[1][5] ;
  wire \SRL_SIG_reg_n_2_[1][6] ;
  wire \SRL_SIG_reg_n_2_[1][7] ;
  wire ap_clk;
  wire \reg_465_reg[0] ;
  wire \reg_465_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg_n_2_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg_n_2_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg_n_2_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg_n_2_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg_n_2_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg_n_2_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg_n_2_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg_n_2_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][0] ),
        .Q(\SRL_SIG_reg_n_2_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][1] ),
        .Q(\SRL_SIG_reg_n_2_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][2] ),
        .Q(\SRL_SIG_reg_n_2_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][3] ),
        .Q(\SRL_SIG_reg_n_2_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][4] ),
        .Q(\SRL_SIG_reg_n_2_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][5] ),
        .Q(\SRL_SIG_reg_n_2_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][6] ),
        .Q(\SRL_SIG_reg_n_2_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][7] ),
        .Q(\SRL_SIG_reg_n_2_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \reg_465[0]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][0] ),
        .I1(\reg_465_reg[0] ),
        .I2(\reg_465_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \reg_465[1]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][1] ),
        .I1(\reg_465_reg[0] ),
        .I2(\reg_465_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \reg_465[2]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][2] ),
        .I1(\reg_465_reg[0] ),
        .I2(\reg_465_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \reg_465[3]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][3] ),
        .I1(\reg_465_reg[0] ),
        .I2(\reg_465_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \reg_465[4]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][4] ),
        .I1(\reg_465_reg[0] ),
        .I2(\reg_465_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \reg_465[5]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][5] ),
        .I1(\reg_465_reg[0] ),
        .I2(\reg_465_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \reg_465[6]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][6] ),
        .I1(\reg_465_reg[0] ),
        .I2(\reg_465_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \reg_465[7]_i_2 
       (.I0(\SRL_SIG_reg_n_2_[1][7] ),
        .I1(\reg_465_reg[0] ),
        .I2(\reg_465_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][7] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_x_shiftReg" *) 
module design_1_Canny_accel_0_0_fifo_w8_d2_A_x_shiftReg_32
   (D,
    \p_lowthreshold_read_reg_92_reg[0] ,
    \p_lowthreshold_read_reg_92_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \p_lowthreshold_read_reg_92_reg[0] ;
  input \p_lowthreshold_read_reg_92_reg[0]_0 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_2_[0][0] ;
  wire \SRL_SIG_reg_n_2_[0][1] ;
  wire \SRL_SIG_reg_n_2_[0][2] ;
  wire \SRL_SIG_reg_n_2_[0][3] ;
  wire \SRL_SIG_reg_n_2_[0][4] ;
  wire \SRL_SIG_reg_n_2_[0][5] ;
  wire \SRL_SIG_reg_n_2_[0][6] ;
  wire \SRL_SIG_reg_n_2_[0][7] ;
  wire \SRL_SIG_reg_n_2_[1][0] ;
  wire \SRL_SIG_reg_n_2_[1][1] ;
  wire \SRL_SIG_reg_n_2_[1][2] ;
  wire \SRL_SIG_reg_n_2_[1][3] ;
  wire \SRL_SIG_reg_n_2_[1][4] ;
  wire \SRL_SIG_reg_n_2_[1][5] ;
  wire \SRL_SIG_reg_n_2_[1][6] ;
  wire \SRL_SIG_reg_n_2_[1][7] ;
  wire ap_clk;
  wire \p_lowthreshold_read_reg_92_reg[0] ;
  wire \p_lowthreshold_read_reg_92_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg_n_2_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg_n_2_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg_n_2_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg_n_2_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg_n_2_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg_n_2_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg_n_2_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg_n_2_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][0] ),
        .Q(\SRL_SIG_reg_n_2_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][1] ),
        .Q(\SRL_SIG_reg_n_2_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][2] ),
        .Q(\SRL_SIG_reg_n_2_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][3] ),
        .Q(\SRL_SIG_reg_n_2_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][4] ),
        .Q(\SRL_SIG_reg_n_2_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][5] ),
        .Q(\SRL_SIG_reg_n_2_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][6] ),
        .Q(\SRL_SIG_reg_n_2_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_2_[0][7] ),
        .Q(\SRL_SIG_reg_n_2_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_lowthreshold_read_reg_92[0]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][0] ),
        .I1(\p_lowthreshold_read_reg_92_reg[0] ),
        .I2(\p_lowthreshold_read_reg_92_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_lowthreshold_read_reg_92[1]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][1] ),
        .I1(\p_lowthreshold_read_reg_92_reg[0] ),
        .I2(\p_lowthreshold_read_reg_92_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_lowthreshold_read_reg_92[2]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][2] ),
        .I1(\p_lowthreshold_read_reg_92_reg[0] ),
        .I2(\p_lowthreshold_read_reg_92_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_lowthreshold_read_reg_92[3]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][3] ),
        .I1(\p_lowthreshold_read_reg_92_reg[0] ),
        .I2(\p_lowthreshold_read_reg_92_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_lowthreshold_read_reg_92[4]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][4] ),
        .I1(\p_lowthreshold_read_reg_92_reg[0] ),
        .I2(\p_lowthreshold_read_reg_92_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_lowthreshold_read_reg_92[5]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][5] ),
        .I1(\p_lowthreshold_read_reg_92_reg[0] ),
        .I2(\p_lowthreshold_read_reg_92_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_lowthreshold_read_reg_92[6]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][6] ),
        .I1(\p_lowthreshold_read_reg_92_reg[0] ),
        .I2(\p_lowthreshold_read_reg_92_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_lowthreshold_read_reg_92[7]_i_2 
       (.I0(\SRL_SIG_reg_n_2_[1][7] ),
        .I1(\p_lowthreshold_read_reg_92_reg[0] ),
        .I2(\p_lowthreshold_read_reg_92_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][7] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_x_shiftReg" *) 
module design_1_Canny_accel_0_0_fifo_w8_d2_A_x_shiftReg_33
   (D,
    \p_highthreshold_read_reg_97_reg[0] ,
    \p_highthreshold_read_reg_97_reg[0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \p_highthreshold_read_reg_97_reg[0] ;
  input \p_highthreshold_read_reg_97_reg[0]_0 ;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg_n_2_[0][0] ;
  wire \SRL_SIG_reg_n_2_[0][1] ;
  wire \SRL_SIG_reg_n_2_[0][2] ;
  wire \SRL_SIG_reg_n_2_[0][3] ;
  wire \SRL_SIG_reg_n_2_[0][4] ;
  wire \SRL_SIG_reg_n_2_[0][5] ;
  wire \SRL_SIG_reg_n_2_[0][6] ;
  wire \SRL_SIG_reg_n_2_[0][7] ;
  wire \SRL_SIG_reg_n_2_[1][0] ;
  wire \SRL_SIG_reg_n_2_[1][1] ;
  wire \SRL_SIG_reg_n_2_[1][2] ;
  wire \SRL_SIG_reg_n_2_[1][3] ;
  wire \SRL_SIG_reg_n_2_[1][4] ;
  wire \SRL_SIG_reg_n_2_[1][5] ;
  wire \SRL_SIG_reg_n_2_[1][6] ;
  wire \SRL_SIG_reg_n_2_[1][7] ;
  wire ap_clk;
  wire \p_highthreshold_read_reg_97_reg[0] ;
  wire \p_highthreshold_read_reg_97_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg_n_2_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg_n_2_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg_n_2_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg_n_2_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg_n_2_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg_n_2_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg_n_2_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg_n_2_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg_n_2_[0][0] ),
        .Q(\SRL_SIG_reg_n_2_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg_n_2_[0][1] ),
        .Q(\SRL_SIG_reg_n_2_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg_n_2_[0][2] ),
        .Q(\SRL_SIG_reg_n_2_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg_n_2_[0][3] ),
        .Q(\SRL_SIG_reg_n_2_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg_n_2_[0][4] ),
        .Q(\SRL_SIG_reg_n_2_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg_n_2_[0][5] ),
        .Q(\SRL_SIG_reg_n_2_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg_n_2_[0][6] ),
        .Q(\SRL_SIG_reg_n_2_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg_n_2_[0][7] ),
        .Q(\SRL_SIG_reg_n_2_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_highthreshold_read_reg_97[0]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][0] ),
        .I1(\p_highthreshold_read_reg_97_reg[0] ),
        .I2(\p_highthreshold_read_reg_97_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_highthreshold_read_reg_97[1]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][1] ),
        .I1(\p_highthreshold_read_reg_97_reg[0] ),
        .I2(\p_highthreshold_read_reg_97_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_highthreshold_read_reg_97[2]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][2] ),
        .I1(\p_highthreshold_read_reg_97_reg[0] ),
        .I2(\p_highthreshold_read_reg_97_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_highthreshold_read_reg_97[3]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][3] ),
        .I1(\p_highthreshold_read_reg_97_reg[0] ),
        .I2(\p_highthreshold_read_reg_97_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_highthreshold_read_reg_97[4]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][4] ),
        .I1(\p_highthreshold_read_reg_97_reg[0] ),
        .I2(\p_highthreshold_read_reg_97_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_highthreshold_read_reg_97[5]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][5] ),
        .I1(\p_highthreshold_read_reg_97_reg[0] ),
        .I2(\p_highthreshold_read_reg_97_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_highthreshold_read_reg_97[6]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][6] ),
        .I1(\p_highthreshold_read_reg_97_reg[0] ),
        .I2(\p_highthreshold_read_reg_97_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_highthreshold_read_reg_97[7]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][7] ),
        .I1(\p_highthreshold_read_reg_97_reg[0] ),
        .I2(\p_highthreshold_read_reg_97_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][7] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d5_A" *) 
module design_1_Canny_accel_0_0_fifo_w8_d5_A
   (out,
    p_highthreshold_c_full_n,
    p_highthreshold_c_empty_n,
    \high_threshold_read_reg_1279_reg[7] ,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    xFAverageGaussianMas_U0_p_lowthreshold_out_write,
    xFSuppression3x3_U0_low_threshold_read,
    ap_rst_n);
  output [7:0]out;
  output p_highthreshold_c_full_n;
  output p_highthreshold_c_empty_n;
  input [7:0]\high_threshold_read_reg_1279_reg[7] ;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input xFAverageGaussianMas_U0_p_lowthreshold_out_write;
  input xFSuppression3x3_U0_low_threshold_read;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]\high_threshold_read_reg_1279_reg[7] ;
  wire internal_empty_n;
  wire internal_empty_n_i_1__1_n_2;
  wire internal_full_n;
  wire internal_full_n_i_1__1_n_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_2 ;
  wire \mOutPtr[1]_i_1__8_n_2 ;
  wire \mOutPtr[2]_i_1__0_n_2 ;
  wire \mOutPtr[3]_i_1__0_n_2 ;
  wire \mOutPtr[3]_i_2__0_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [7:0]out;
  wire p_highthreshold_c_empty_n;
  wire p_highthreshold_c_full_n;
  wire xFAverageGaussianMas_U0_p_lowthreshold_out_write;
  wire xFSuppression3x3_U0_low_threshold_read;

  design_1_Canny_accel_0_0_fifo_w8_d5_A_shiftReg_25 U_fifo_w8_d5_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\high_threshold_read_reg_1279_reg[0] (p_highthreshold_c_full_n),
        .\high_threshold_read_reg_1279_reg[7] (\high_threshold_read_reg_1279_reg[7] ),
        .out(out),
        .xFAverageGaussianMas_U0_p_lowthreshold_out_write(xFAverageGaussianMas_U0_p_lowthreshold_out_write));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(p_highthreshold_c_full_n),
        .I2(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .I3(p_highthreshold_c_empty_n),
        .I4(xFSuppression3x3_U0_low_threshold_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_2),
        .Q(p_highthreshold_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFSuppression3x3_U0_low_threshold_read),
        .I3(p_highthreshold_c_empty_n),
        .I4(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .I5(p_highthreshold_c_full_n),
        .O(internal_full_n_i_1__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_2),
        .Q(p_highthreshold_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__0 
       (.I0(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .I1(p_highthreshold_c_full_n),
        .I2(xFSuppression3x3_U0_low_threshold_read),
        .I3(p_highthreshold_c_empty_n),
        .O(\mOutPtr[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__0_n_2 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__0 
       (.I0(xFSuppression3x3_U0_low_threshold_read),
        .I1(p_highthreshold_c_empty_n),
        .I2(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .I3(p_highthreshold_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_2 ),
        .D(\mOutPtr[0]_i_1__1_n_2 ),
        .Q(mOutPtr_reg__0[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_2 ),
        .D(\mOutPtr[1]_i_1__8_n_2 ),
        .Q(mOutPtr_reg__0[1]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_2 ),
        .D(\mOutPtr[2]_i_1__0_n_2 ),
        .Q(mOutPtr_reg__0[2]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_2 ),
        .D(\mOutPtr[3]_i_2__0_n_2 ),
        .Q(mOutPtr_reg__0[3]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d5_A" *) 
module design_1_Canny_accel_0_0_fifo_w8_d5_A_7
   (out,
    p_lowthreshold_c_full_n,
    p_lowthreshold_c_empty_n,
    \low_threshold_read_reg_1274_reg[7] ,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    xFAverageGaussianMas_U0_p_lowthreshold_out_write,
    xFSuppression3x3_U0_low_threshold_read,
    ap_rst_n);
  output [7:0]out;
  output p_lowthreshold_c_full_n;
  output p_lowthreshold_c_empty_n;
  input [7:0]\low_threshold_read_reg_1274_reg[7] ;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input xFAverageGaussianMas_U0_p_lowthreshold_out_write;
  input xFSuppression3x3_U0_low_threshold_read;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__0_n_2;
  wire internal_full_n;
  wire internal_full_n_i_1__0_n_2;
  wire [7:0]\low_threshold_read_reg_1274_reg[7] ;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_2 ;
  wire \mOutPtr[1]_i_1__9_n_2 ;
  wire \mOutPtr[2]_i_1_n_2 ;
  wire \mOutPtr[3]_i_1_n_2 ;
  wire \mOutPtr[3]_i_2_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0__0;
  wire [7:0]out;
  wire p_lowthreshold_c_empty_n;
  wire p_lowthreshold_c_full_n;
  wire xFAverageGaussianMas_U0_p_lowthreshold_out_write;
  wire xFSuppression3x3_U0_low_threshold_read;

  design_1_Canny_accel_0_0_fifo_w8_d5_A_shiftReg U_fifo_w8_d5_A_ram
       (.Q(mOutPtr_reg__0__0),
        .ap_clk(ap_clk),
        .\low_threshold_read_reg_1274_reg[0] (p_lowthreshold_c_full_n),
        .\low_threshold_read_reg_1274_reg[7] (\low_threshold_read_reg_1274_reg[7] ),
        .out(out),
        .xFAverageGaussianMas_U0_p_lowthreshold_out_write(xFAverageGaussianMas_U0_p_lowthreshold_out_write));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(p_lowthreshold_c_full_n),
        .I2(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .I3(p_lowthreshold_c_empty_n),
        .I4(xFSuppression3x3_U0_low_threshold_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2
       (.I0(mOutPtr_reg__0__0[3]),
        .I1(mOutPtr_reg__0__0[2]),
        .I2(mOutPtr_reg__0__0[0]),
        .I3(mOutPtr_reg__0__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_2),
        .Q(p_lowthreshold_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFSuppression3x3_U0_low_threshold_read),
        .I3(p_lowthreshold_c_empty_n),
        .I4(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .I5(p_lowthreshold_c_full_n),
        .O(internal_full_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr_reg__0__0[3]),
        .I1(mOutPtr_reg__0__0[2]),
        .I2(mOutPtr_reg__0__0[0]),
        .I3(mOutPtr_reg__0__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_2),
        .Q(p_lowthreshold_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg__0__0[0]),
        .O(\mOutPtr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr_reg__0__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0__0[1]),
        .O(\mOutPtr[1]_i_1__9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg__0__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0__0[2]),
        .I3(mOutPtr_reg__0__0[1]),
        .O(\mOutPtr[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1 
       (.I0(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .I1(p_lowthreshold_c_full_n),
        .I2(xFSuppression3x3_U0_low_threshold_read),
        .I3(p_lowthreshold_c_empty_n),
        .O(\mOutPtr[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0__0[0]),
        .I2(mOutPtr_reg__0__0[1]),
        .I3(mOutPtr_reg__0__0[3]),
        .I4(mOutPtr_reg__0__0[2]),
        .O(\mOutPtr[3]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3 
       (.I0(xFSuppression3x3_U0_low_threshold_read),
        .I1(p_lowthreshold_c_empty_n),
        .I2(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .I3(p_lowthreshold_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_2 ),
        .D(\mOutPtr[0]_i_1__0_n_2 ),
        .Q(mOutPtr_reg__0__0[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_2 ),
        .D(\mOutPtr[1]_i_1__9_n_2 ),
        .Q(mOutPtr_reg__0__0[1]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_2 ),
        .D(\mOutPtr[2]_i_1_n_2 ),
        .Q(mOutPtr_reg__0__0[2]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_2 ),
        .D(\mOutPtr[3]_i_2_n_2 ),
        .Q(mOutPtr_reg__0__0[3]),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d5_A_shiftReg" *) 
module design_1_Canny_accel_0_0_fifo_w8_d5_A_shiftReg
   (out,
    \low_threshold_read_reg_1274_reg[0] ,
    xFAverageGaussianMas_U0_p_lowthreshold_out_write,
    Q,
    \low_threshold_read_reg_1274_reg[7] ,
    ap_clk);
  output [7:0]out;
  input \low_threshold_read_reg_1274_reg[0] ;
  input xFAverageGaussianMas_U0_p_lowthreshold_out_write;
  input [3:0]Q;
  input [7:0]\low_threshold_read_reg_1274_reg[7] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire \low_threshold_read_reg_1274_reg[0] ;
  wire [7:0]\low_threshold_read_reg_1274_reg[7] ;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire xFAverageGaussianMas_U0_p_lowthreshold_out_write;

  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_1274_reg[7] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(\low_threshold_read_reg_1274_reg[0] ),
        .I1(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_1274_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_1274_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_1274_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_1274_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_1274_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_1274_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\low_threshold_read_reg_1274_reg[7] [7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d5_A_shiftReg" *) 
module design_1_Canny_accel_0_0_fifo_w8_d5_A_shiftReg_25
   (out,
    \high_threshold_read_reg_1279_reg[0] ,
    xFAverageGaussianMas_U0_p_lowthreshold_out_write,
    Q,
    \high_threshold_read_reg_1279_reg[7] ,
    ap_clk);
  output [7:0]out;
  input \high_threshold_read_reg_1279_reg[0] ;
  input xFAverageGaussianMas_U0_p_lowthreshold_out_write;
  input [3:0]Q;
  input [7:0]\high_threshold_read_reg_1279_reg[7] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire \high_threshold_read_reg_1279_reg[0] ;
  wire [7:0]\high_threshold_read_reg_1279_reg[7] ;
  wire [7:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire xFAverageGaussianMas_U0_p_lowthreshold_out_write;

  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\high_threshold_read_reg_1279_reg[7] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(\high_threshold_read_reg_1279_reg[0] ),
        .I1(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\high_threshold_read_reg_1279_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\high_threshold_read_reg_1279_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\high_threshold_read_reg_1279_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\high_threshold_read_reg_1279_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\high_threshold_read_reg_1279_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\high_threshold_read_reg_1279_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\high_threshold_read_reg_1279_reg[7] [7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "post_process" *) 
module design_1_Canny_accel_0_0_post_process
   (ap_enable_reg_pp0_iter1_reg_0,
    \exitcond_flatten_reg_270_reg[0]_0 ,
    out_strm_TVALID,
    Q,
    post_process_U0_ap_ready,
    \ap_CS_fsm_reg[1]_0 ,
    exitcond_flatten_reg_2700,
    out_strm_TLAST,
    out_strm_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    post_process_U0_ap_start,
    out_strm_TREADY,
    strm_dst_V_V_empty_n,
    \tmp_V_reg_309_reg[1]_0 ,
    \tmp_V_reg_309_reg[1]_1 ,
    \tmp_V_reg_309_reg[1]_2 ,
    \tmp_V_reg_309_reg[1]_3 );
  output ap_enable_reg_pp0_iter1_reg_0;
  output \exitcond_flatten_reg_270_reg[0]_0 ;
  output out_strm_TVALID;
  output [0:0]Q;
  output post_process_U0_ap_ready;
  output \ap_CS_fsm_reg[1]_0 ;
  output exitcond_flatten_reg_2700;
  output [0:0]out_strm_TLAST;
  output [1:0]out_strm_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input post_process_U0_ap_start;
  input out_strm_TREADY;
  input strm_dst_V_V_empty_n;
  input [1:0]\tmp_V_reg_309_reg[1]_0 ;
  input \tmp_V_reg_309_reg[1]_1 ;
  input \tmp_V_reg_309_reg[1]_2 ;
  input [1:0]\tmp_V_reg_309_reg[1]_3 ;

  wire [0:0]Q;
  wire \ap_CS_fsm[0]_i_1__7_n_2 ;
  wire \ap_CS_fsm[1]_i_1__7_n_2 ;
  wire \ap_CS_fsm[2]_i_1__4_n_2 ;
  wire \ap_CS_fsm[2]_i_2__3_n_2 ;
  wire \ap_CS_fsm[2]_i_3__3_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state6;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_2;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_2;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__4_n_2;
  wire ap_enable_reg_pp0_iter3_i_1_n_2;
  wire ap_enable_reg_pp0_iter3_reg_n_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire exitcond7_fu_175_p2;
  wire exitcond7_reg_2790;
  wire \exitcond7_reg_279[0]_i_2_n_2 ;
  wire \exitcond7_reg_279[0]_i_3_n_2 ;
  wire exitcond_flatten_fu_163_p2;
  wire exitcond_flatten_reg_2700;
  wire \exitcond_flatten_reg_270[0]_i_1_n_2 ;
  wire \exitcond_flatten_reg_270_pp0_iter1_reg[0]_i_1_n_2 ;
  wire \exitcond_flatten_reg_270_pp0_iter1_reg_reg_n_2_[0] ;
  wire exitcond_flatten_reg_270_pp0_iter2_reg;
  wire \exitcond_flatten_reg_270_pp0_iter2_reg[0]_i_1_n_2 ;
  wire \exitcond_flatten_reg_270_reg[0]_0 ;
  wire i_reg_141;
  wire i_reg_1411;
  wire \i_reg_141[9]_i_1_n_2 ;
  wire [9:0]i_reg_141_reg__0;
  wire [9:0]i_s_fu_189_p2;
  wire \i_s_reg_289[9]_i_3_n_2 ;
  wire \indvar_flatten_reg_130[0]_i_2_n_2 ;
  wire [19:0]indvar_flatten_reg_130_reg;
  wire \indvar_flatten_reg_130_reg[0]_i_1_n_2 ;
  wire \indvar_flatten_reg_130_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_reg_130_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_reg_130_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_130_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_reg_130_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_130_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_130_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_130_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_reg_130_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_reg_130_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_130_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_130_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_130_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_130_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_130_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_130_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_reg_130_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_reg_130_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_reg_130_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_130_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_130_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_130_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_130_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_reg_130_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_reg_130_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_130_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_130_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_130_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_130_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_130_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_130_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_reg_130_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_130_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_130_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_130_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_130_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_130_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_130_reg[8]_i_1_n_9 ;
  wire \int_isr[0]_i_4_n_2 ;
  wire [10:0]j_2_fu_209_p2;
  wire [10:3]j_mid2_fu_181_p3;
  wire [10:0]j_mid2_reg_284;
  wire [10:0]j_reg_152;
  wire \j_reg_152[10]_i_10_n_2 ;
  wire \j_reg_152[10]_i_11_n_2 ;
  wire \j_reg_152[10]_i_12_n_2 ;
  wire \j_reg_152[10]_i_13_n_2 ;
  wire \j_reg_152[10]_i_6_n_2 ;
  wire \j_reg_152[10]_i_7_n_2 ;
  wire \j_reg_152[10]_i_8_n_2 ;
  wire \j_reg_152[10]_i_9_n_2 ;
  wire \j_reg_152[8]_i_2_n_2 ;
  wire [1:0]out_strm_TDATA;
  wire [0:0]out_strm_TLAST;
  wire out_strm_TREADY;
  wire out_strm_TVALID;
  wire out_strm_V_data_V_1_ack_in;
  wire [7:6]out_strm_V_data_V_1_payload_A;
  wire \out_strm_V_data_V_1_payload_A[6]_i_1_n_2 ;
  wire \out_strm_V_data_V_1_payload_A[7]_i_1_n_2 ;
  wire [7:6]out_strm_V_data_V_1_payload_B;
  wire \out_strm_V_data_V_1_payload_B[6]_i_1_n_2 ;
  wire \out_strm_V_data_V_1_payload_B[7]_i_1_n_2 ;
  wire out_strm_V_data_V_1_sel;
  wire out_strm_V_data_V_1_sel_rd_i_1_n_2;
  wire out_strm_V_data_V_1_sel_wr;
  wire out_strm_V_data_V_1_sel_wr_i_1_n_2;
  wire [1:1]out_strm_V_data_V_1_state;
  wire \out_strm_V_data_V_1_state[0]_i_1_n_2 ;
  wire \out_strm_V_data_V_1_state_reg_n_2_[0] ;
  wire [1:1]out_strm_V_dest_V_1_state;
  wire \out_strm_V_dest_V_1_state[0]_i_1_n_2 ;
  wire \out_strm_V_dest_V_1_state[1]_i_1_n_2 ;
  wire [1:0]out_strm_V_id_V_1_state;
  wire \out_strm_V_id_V_1_state[0]_i_1_n_2 ;
  wire \out_strm_V_id_V_1_state[1]_i_1_n_2 ;
  wire [1:0]out_strm_V_keep_V_1_state;
  wire \out_strm_V_keep_V_1_state[0]_i_1_n_2 ;
  wire \out_strm_V_keep_V_1_state[1]_i_1_n_2 ;
  wire out_strm_V_last_V_1_ack_in;
  wire out_strm_V_last_V_1_payload_A;
  wire \out_strm_V_last_V_1_payload_A[0]_i_1_n_2 ;
  wire out_strm_V_last_V_1_payload_B;
  wire \out_strm_V_last_V_1_payload_B[0]_i_1_n_2 ;
  wire out_strm_V_last_V_1_sel;
  wire out_strm_V_last_V_1_sel_rd_i_1_n_2;
  wire out_strm_V_last_V_1_sel_wr;
  wire out_strm_V_last_V_1_sel_wr_i_1_n_2;
  wire \out_strm_V_last_V_1_state[0]_i_1_n_2 ;
  wire \out_strm_V_last_V_1_state[1]_i_1_n_2 ;
  wire \out_strm_V_last_V_1_state_reg_n_2_[0] ;
  wire [1:0]out_strm_V_strb_V_1_state;
  wire \out_strm_V_strb_V_1_state[0]_i_1_n_2 ;
  wire \out_strm_V_strb_V_1_state[1]_i_1_n_2 ;
  wire [1:0]out_strm_V_user_V_1_state;
  wire \out_strm_V_user_V_1_state[0]_i_1_n_2 ;
  wire \out_strm_V_user_V_1_state[1]_i_1_n_2 ;
  wire p_34_in;
  wire p_93_in;
  wire post_process_U0_ap_ready;
  wire post_process_U0_ap_start;
  wire [10:0]sel0;
  wire strm_dst_V_V_empty_n;
  wire \tmp4_reg_294[0]_i_1_n_2 ;
  wire \tmp4_reg_294[0]_i_2_n_2 ;
  wire \tmp4_reg_294[0]_i_3_n_2 ;
  wire \tmp4_reg_294_reg_n_2_[0] ;
  wire [1:0]tmp_V_reg_309;
  wire tmp_V_reg_3090;
  wire \tmp_V_reg_309[0]_i_1_n_2 ;
  wire \tmp_V_reg_309[1]_i_1_n_2 ;
  wire [1:0]\tmp_V_reg_309_reg[1]_0 ;
  wire \tmp_V_reg_309_reg[1]_1 ;
  wire \tmp_V_reg_309_reg[1]_2 ;
  wire [1:0]\tmp_V_reg_309_reg[1]_3 ;
  wire tmp_last_V_reg_315;
  wire \tmp_last_V_reg_315[0]_i_1_n_2 ;
  wire \tmp_last_V_reg_315[0]_i_2_n_2 ;
  wire \tmp_last_V_reg_315[0]_i_3_n_2 ;
  wire \tmp_last_V_reg_315[0]_i_4_n_2 ;
  wire \tmp_last_V_reg_315[0]_i_5_n_2 ;
  wire \tmp_last_V_reg_315[0]_i_6_n_2 ;
  wire [3:3]\NLW_indvar_flatten_reg_130_reg[16]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h005C)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(post_process_U0_ap_start),
        .I1(post_process_U0_ap_ready),
        .I2(Q),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[0]_i_1__7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(\ap_CS_fsm[2]_i_2__3_n_2 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(post_process_U0_ap_start),
        .I3(Q),
        .O(\ap_CS_fsm[1]_i_1__7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h5053)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(\ap_CS_fsm[2]_i_2__3_n_2 ),
        .I1(post_process_U0_ap_ready),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(Q),
        .O(\ap_CS_fsm[2]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'hFBFFFAFAFBFFFBFF)) 
    \ap_CS_fsm[2]_i_2__3 
       (.I0(Q),
        .I1(\ap_CS_fsm[2]_i_3__3_n_2 ),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(exitcond_flatten_fu_163_p2),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_enable_reg_pp0_iter3_reg_n_2),
        .O(\ap_CS_fsm[2]_i_2__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_3__3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .O(\ap_CS_fsm[2]_i_3__3_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__7_n_2 ),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__7_n_2 ),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__4_n_2 ),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q),
        .I2(post_process_U0_ap_start),
        .I3(ap_rst_n),
        .I4(p_34_in),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(exitcond_flatten_fu_163_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .O(p_34_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(p_34_in),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__4
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__4_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__4_n_2),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00C0C0C0A0A0A0A0)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_2),
        .I2(ap_rst_n),
        .I3(post_process_U0_ap_start),
        .I4(Q),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter3_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter3_reg_n_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \exitcond7_reg_279[0]_i_1 
       (.I0(\exitcond7_reg_279[0]_i_2_n_2 ),
        .I1(\exitcond7_reg_279[0]_i_3_n_2 ),
        .I2(j_reg_152[0]),
        .I3(j_reg_152[1]),
        .I4(j_reg_152[2]),
        .O(exitcond7_fu_175_p2));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond7_reg_279[0]_i_2 
       (.I0(j_reg_152[6]),
        .I1(j_reg_152[5]),
        .I2(j_reg_152[4]),
        .I3(j_reg_152[3]),
        .O(\exitcond7_reg_279[0]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \exitcond7_reg_279[0]_i_3 
       (.I0(j_reg_152[9]),
        .I1(j_reg_152[10]),
        .I2(j_reg_152[7]),
        .I3(j_reg_152[8]),
        .O(\exitcond7_reg_279[0]_i_3_n_2 ));
  FDRE \exitcond7_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(exitcond7_fu_175_p2),
        .Q(sel0[10]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_flatten_reg_270[0]_i_1 
       (.I0(exitcond_flatten_fu_163_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\exitcond_flatten_reg_270_reg[0]_0 ),
        .O(\exitcond_flatten_reg_270[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_flatten_reg_270_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_flatten_reg_270_reg[0]_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\exitcond_flatten_reg_270_pp0_iter1_reg_reg_n_2_[0] ),
        .O(\exitcond_flatten_reg_270_pp0_iter1_reg[0]_i_1_n_2 ));
  FDRE \exitcond_flatten_reg_270_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_270_pp0_iter1_reg[0]_i_1_n_2 ),
        .Q(\exitcond_flatten_reg_270_pp0_iter1_reg_reg_n_2_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \exitcond_flatten_reg_270_pp0_iter2_reg[0]_i_1 
       (.I0(\exitcond_flatten_reg_270_pp0_iter1_reg_reg_n_2_[0] ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_flatten_reg_270_pp0_iter2_reg),
        .O(\exitcond_flatten_reg_270_pp0_iter2_reg[0]_i_1_n_2 ));
  FDRE \exitcond_flatten_reg_270_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_270_pp0_iter2_reg[0]_i_1_n_2 ),
        .Q(exitcond_flatten_reg_270_pp0_iter2_reg),
        .R(1'b0));
  FDRE \exitcond_flatten_reg_270_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_270[0]_i_1_n_2 ),
        .Q(\exitcond_flatten_reg_270_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \i_reg_141[9]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_flatten_fu_163_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(exitcond7_fu_175_p2),
        .O(\i_reg_141[9]_i_1_n_2 ));
  FDRE \i_reg_141_reg[0] 
       (.C(ap_clk),
        .CE(\i_reg_141[9]_i_1_n_2 ),
        .D(i_s_fu_189_p2[0]),
        .Q(i_reg_141_reg__0[0]),
        .R(i_reg_141));
  FDRE \i_reg_141_reg[1] 
       (.C(ap_clk),
        .CE(\i_reg_141[9]_i_1_n_2 ),
        .D(i_s_fu_189_p2[1]),
        .Q(i_reg_141_reg__0[1]),
        .R(i_reg_141));
  FDRE \i_reg_141_reg[2] 
       (.C(ap_clk),
        .CE(\i_reg_141[9]_i_1_n_2 ),
        .D(i_s_fu_189_p2[2]),
        .Q(i_reg_141_reg__0[2]),
        .R(i_reg_141));
  FDRE \i_reg_141_reg[3] 
       (.C(ap_clk),
        .CE(\i_reg_141[9]_i_1_n_2 ),
        .D(i_s_fu_189_p2[3]),
        .Q(i_reg_141_reg__0[3]),
        .R(i_reg_141));
  FDRE \i_reg_141_reg[4] 
       (.C(ap_clk),
        .CE(\i_reg_141[9]_i_1_n_2 ),
        .D(i_s_fu_189_p2[4]),
        .Q(i_reg_141_reg__0[4]),
        .R(i_reg_141));
  FDRE \i_reg_141_reg[5] 
       (.C(ap_clk),
        .CE(\i_reg_141[9]_i_1_n_2 ),
        .D(i_s_fu_189_p2[5]),
        .Q(i_reg_141_reg__0[5]),
        .R(i_reg_141));
  FDRE \i_reg_141_reg[6] 
       (.C(ap_clk),
        .CE(\i_reg_141[9]_i_1_n_2 ),
        .D(i_s_fu_189_p2[6]),
        .Q(i_reg_141_reg__0[6]),
        .R(i_reg_141));
  FDRE \i_reg_141_reg[7] 
       (.C(ap_clk),
        .CE(\i_reg_141[9]_i_1_n_2 ),
        .D(i_s_fu_189_p2[7]),
        .Q(i_reg_141_reg__0[7]),
        .R(i_reg_141));
  FDRE \i_reg_141_reg[8] 
       (.C(ap_clk),
        .CE(\i_reg_141[9]_i_1_n_2 ),
        .D(i_s_fu_189_p2[8]),
        .Q(i_reg_141_reg__0[8]),
        .R(i_reg_141));
  FDRE \i_reg_141_reg[9] 
       (.C(ap_clk),
        .CE(\i_reg_141[9]_i_1_n_2 ),
        .D(i_s_fu_189_p2[9]),
        .Q(i_reg_141_reg__0[9]),
        .R(i_reg_141));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_s_reg_289[0]_i_1 
       (.I0(i_reg_141_reg__0[0]),
        .O(i_s_fu_189_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_s_reg_289[1]_i_1 
       (.I0(i_reg_141_reg__0[0]),
        .I1(i_reg_141_reg__0[1]),
        .O(i_s_fu_189_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_s_reg_289[2]_i_1 
       (.I0(i_reg_141_reg__0[0]),
        .I1(i_reg_141_reg__0[1]),
        .I2(i_reg_141_reg__0[2]),
        .O(i_s_fu_189_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_s_reg_289[3]_i_1 
       (.I0(i_reg_141_reg__0[1]),
        .I1(i_reg_141_reg__0[0]),
        .I2(i_reg_141_reg__0[2]),
        .I3(i_reg_141_reg__0[3]),
        .O(i_s_fu_189_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_s_reg_289[4]_i_1 
       (.I0(i_reg_141_reg__0[2]),
        .I1(i_reg_141_reg__0[0]),
        .I2(i_reg_141_reg__0[1]),
        .I3(i_reg_141_reg__0[3]),
        .I4(i_reg_141_reg__0[4]),
        .O(i_s_fu_189_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_s_reg_289[5]_i_1 
       (.I0(i_reg_141_reg__0[3]),
        .I1(i_reg_141_reg__0[1]),
        .I2(i_reg_141_reg__0[0]),
        .I3(i_reg_141_reg__0[2]),
        .I4(i_reg_141_reg__0[4]),
        .I5(i_reg_141_reg__0[5]),
        .O(i_s_fu_189_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_s_reg_289[6]_i_1 
       (.I0(\i_s_reg_289[9]_i_3_n_2 ),
        .I1(i_reg_141_reg__0[6]),
        .O(i_s_fu_189_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_s_reg_289[7]_i_1 
       (.I0(\i_s_reg_289[9]_i_3_n_2 ),
        .I1(i_reg_141_reg__0[6]),
        .I2(i_reg_141_reg__0[7]),
        .O(i_s_fu_189_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_s_reg_289[8]_i_1 
       (.I0(i_reg_141_reg__0[6]),
        .I1(\i_s_reg_289[9]_i_3_n_2 ),
        .I2(i_reg_141_reg__0[7]),
        .I3(i_reg_141_reg__0[8]),
        .O(i_s_fu_189_p2[8]));
  LUT3 #(
    .INIT(8'h04)) 
    \i_s_reg_289[9]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_flatten_fu_163_p2),
        .O(exitcond7_reg_2790));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_s_reg_289[9]_i_2 
       (.I0(i_reg_141_reg__0[7]),
        .I1(\i_s_reg_289[9]_i_3_n_2 ),
        .I2(i_reg_141_reg__0[6]),
        .I3(i_reg_141_reg__0[8]),
        .I4(i_reg_141_reg__0[9]),
        .O(i_s_fu_189_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_s_reg_289[9]_i_3 
       (.I0(i_reg_141_reg__0[5]),
        .I1(i_reg_141_reg__0[3]),
        .I2(i_reg_141_reg__0[1]),
        .I3(i_reg_141_reg__0[0]),
        .I4(i_reg_141_reg__0[2]),
        .I5(i_reg_141_reg__0[4]),
        .O(\i_s_reg_289[9]_i_3_n_2 ));
  FDRE \i_s_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(i_s_fu_189_p2[0]),
        .Q(sel0[0]),
        .R(1'b0));
  FDRE \i_s_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(i_s_fu_189_p2[1]),
        .Q(sel0[1]),
        .R(1'b0));
  FDRE \i_s_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(i_s_fu_189_p2[2]),
        .Q(sel0[2]),
        .R(1'b0));
  FDRE \i_s_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(i_s_fu_189_p2[3]),
        .Q(sel0[3]),
        .R(1'b0));
  FDRE \i_s_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(i_s_fu_189_p2[4]),
        .Q(sel0[4]),
        .R(1'b0));
  FDRE \i_s_reg_289_reg[5] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(i_s_fu_189_p2[5]),
        .Q(sel0[5]),
        .R(1'b0));
  FDRE \i_s_reg_289_reg[6] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(i_s_fu_189_p2[6]),
        .Q(sel0[6]),
        .R(1'b0));
  FDRE \i_s_reg_289_reg[7] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(i_s_fu_189_p2[7]),
        .Q(sel0[7]),
        .R(1'b0));
  FDRE \i_s_reg_289_reg[8] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(i_s_fu_189_p2[8]),
        .Q(sel0[8]),
        .R(1'b0));
  FDRE \i_s_reg_289_reg[9] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(i_s_fu_189_p2[9]),
        .Q(sel0[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_130[0]_i_2 
       (.I0(indvar_flatten_reg_130_reg[0]),
        .O(\indvar_flatten_reg_130[0]_i_2_n_2 ));
  FDRE \indvar_flatten_reg_130_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten_reg_130_reg[0]),
        .R(i_reg_141));
  CARRY4 \indvar_flatten_reg_130_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_130_reg[0]_i_1_n_2 ,\indvar_flatten_reg_130_reg[0]_i_1_n_3 ,\indvar_flatten_reg_130_reg[0]_i_1_n_4 ,\indvar_flatten_reg_130_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_130_reg[0]_i_1_n_6 ,\indvar_flatten_reg_130_reg[0]_i_1_n_7 ,\indvar_flatten_reg_130_reg[0]_i_1_n_8 ,\indvar_flatten_reg_130_reg[0]_i_1_n_9 }),
        .S({indvar_flatten_reg_130_reg[3:1],\indvar_flatten_reg_130[0]_i_2_n_2 }));
  FDRE \indvar_flatten_reg_130_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_reg_130_reg[10]),
        .R(i_reg_141));
  FDRE \indvar_flatten_reg_130_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten_reg_130_reg[11]),
        .R(i_reg_141));
  FDRE \indvar_flatten_reg_130_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_130_reg[12]),
        .R(i_reg_141));
  CARRY4 \indvar_flatten_reg_130_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_130_reg[8]_i_1_n_2 ),
        .CO({\indvar_flatten_reg_130_reg[12]_i_1_n_2 ,\indvar_flatten_reg_130_reg[12]_i_1_n_3 ,\indvar_flatten_reg_130_reg[12]_i_1_n_4 ,\indvar_flatten_reg_130_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_130_reg[12]_i_1_n_6 ,\indvar_flatten_reg_130_reg[12]_i_1_n_7 ,\indvar_flatten_reg_130_reg[12]_i_1_n_8 ,\indvar_flatten_reg_130_reg[12]_i_1_n_9 }),
        .S(indvar_flatten_reg_130_reg[15:12]));
  FDRE \indvar_flatten_reg_130_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_130_reg[13]),
        .R(i_reg_141));
  FDRE \indvar_flatten_reg_130_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_reg_130_reg[14]),
        .R(i_reg_141));
  FDRE \indvar_flatten_reg_130_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten_reg_130_reg[15]),
        .R(i_reg_141));
  FDRE \indvar_flatten_reg_130_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten_reg_130_reg[16]),
        .R(i_reg_141));
  CARRY4 \indvar_flatten_reg_130_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_130_reg[12]_i_1_n_2 ),
        .CO({\NLW_indvar_flatten_reg_130_reg[16]_i_1_CO_UNCONNECTED [3],\indvar_flatten_reg_130_reg[16]_i_1_n_3 ,\indvar_flatten_reg_130_reg[16]_i_1_n_4 ,\indvar_flatten_reg_130_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_130_reg[16]_i_1_n_6 ,\indvar_flatten_reg_130_reg[16]_i_1_n_7 ,\indvar_flatten_reg_130_reg[16]_i_1_n_8 ,\indvar_flatten_reg_130_reg[16]_i_1_n_9 }),
        .S(indvar_flatten_reg_130_reg[19:16]));
  FDRE \indvar_flatten_reg_130_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten_reg_130_reg[17]),
        .R(i_reg_141));
  FDRE \indvar_flatten_reg_130_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_reg_130_reg[18]),
        .R(i_reg_141));
  FDRE \indvar_flatten_reg_130_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[16]_i_1_n_6 ),
        .Q(indvar_flatten_reg_130_reg[19]),
        .R(i_reg_141));
  FDRE \indvar_flatten_reg_130_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten_reg_130_reg[1]),
        .R(i_reg_141));
  FDRE \indvar_flatten_reg_130_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten_reg_130_reg[2]),
        .R(i_reg_141));
  FDRE \indvar_flatten_reg_130_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[0]_i_1_n_6 ),
        .Q(indvar_flatten_reg_130_reg[3]),
        .R(i_reg_141));
  FDRE \indvar_flatten_reg_130_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_130_reg[4]),
        .R(i_reg_141));
  CARRY4 \indvar_flatten_reg_130_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_130_reg[0]_i_1_n_2 ),
        .CO({\indvar_flatten_reg_130_reg[4]_i_1_n_2 ,\indvar_flatten_reg_130_reg[4]_i_1_n_3 ,\indvar_flatten_reg_130_reg[4]_i_1_n_4 ,\indvar_flatten_reg_130_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_130_reg[4]_i_1_n_6 ,\indvar_flatten_reg_130_reg[4]_i_1_n_7 ,\indvar_flatten_reg_130_reg[4]_i_1_n_8 ,\indvar_flatten_reg_130_reg[4]_i_1_n_9 }),
        .S(indvar_flatten_reg_130_reg[7:4]));
  FDRE \indvar_flatten_reg_130_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_130_reg[5]),
        .R(i_reg_141));
  FDRE \indvar_flatten_reg_130_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_reg_130_reg[6]),
        .R(i_reg_141));
  FDRE \indvar_flatten_reg_130_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten_reg_130_reg[7]),
        .R(i_reg_141));
  FDRE \indvar_flatten_reg_130_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_130_reg[8]),
        .R(i_reg_141));
  CARRY4 \indvar_flatten_reg_130_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_130_reg[4]_i_1_n_2 ),
        .CO({\indvar_flatten_reg_130_reg[8]_i_1_n_2 ,\indvar_flatten_reg_130_reg[8]_i_1_n_3 ,\indvar_flatten_reg_130_reg[8]_i_1_n_4 ,\indvar_flatten_reg_130_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_130_reg[8]_i_1_n_6 ,\indvar_flatten_reg_130_reg[8]_i_1_n_7 ,\indvar_flatten_reg_130_reg[8]_i_1_n_8 ,\indvar_flatten_reg_130_reg[8]_i_1_n_9 }),
        .S(indvar_flatten_reg_130_reg[11:8]));
  FDRE \indvar_flatten_reg_130_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(\indvar_flatten_reg_130_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_130_reg[9]),
        .R(i_reg_141));
  LUT5 #(
    .INIT(32'h80000000)) 
    \int_isr[0]_i_3 
       (.I0(out_strm_V_last_V_1_ack_in),
        .I1(out_strm_V_id_V_1_state[1]),
        .I2(out_strm_V_data_V_1_ack_in),
        .I3(ap_CS_fsm_state6),
        .I4(\int_isr[0]_i_4_n_2 ),
        .O(post_process_U0_ap_ready));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_4 
       (.I0(out_strm_V_keep_V_1_state[1]),
        .I1(out_strm_V_dest_V_1_state),
        .I2(out_strm_V_user_V_1_state[1]),
        .I3(out_strm_V_strb_V_1_state[1]),
        .O(\int_isr[0]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_mid2_reg_284[10]_i_1 
       (.I0(j_reg_152[10]),
        .I1(exitcond7_fu_175_p2),
        .O(j_mid2_fu_181_p3[10]));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    \j_mid2_reg_284[3]_i_1 
       (.I0(j_reg_152[3]),
        .I1(j_reg_152[2]),
        .I2(j_reg_152[1]),
        .I3(j_reg_152[0]),
        .I4(\exitcond7_reg_279[0]_i_3_n_2 ),
        .I5(\exitcond7_reg_279[0]_i_2_n_2 ),
        .O(j_mid2_fu_181_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_mid2_reg_284[4]_i_1 
       (.I0(j_reg_152[4]),
        .I1(exitcond7_fu_175_p2),
        .O(j_mid2_fu_181_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_mid2_reg_284[5]_i_1 
       (.I0(j_reg_152[5]),
        .I1(exitcond7_fu_175_p2),
        .O(j_mid2_fu_181_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_mid2_reg_284[6]_i_1 
       (.I0(j_reg_152[6]),
        .I1(exitcond7_fu_175_p2),
        .O(j_mid2_fu_181_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_mid2_reg_284[7]_i_1 
       (.I0(j_reg_152[7]),
        .I1(exitcond7_fu_175_p2),
        .O(j_mid2_fu_181_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_mid2_reg_284[8]_i_1 
       (.I0(j_reg_152[8]),
        .I1(exitcond7_fu_175_p2),
        .O(j_mid2_fu_181_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_mid2_reg_284[9]_i_1 
       (.I0(j_reg_152[9]),
        .I1(exitcond7_fu_175_p2),
        .O(j_mid2_fu_181_p3[9]));
  FDRE \j_mid2_reg_284_reg[0] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(j_reg_152[0]),
        .Q(j_mid2_reg_284[0]),
        .R(1'b0));
  FDRE \j_mid2_reg_284_reg[10] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(j_mid2_fu_181_p3[10]),
        .Q(j_mid2_reg_284[10]),
        .R(1'b0));
  FDRE \j_mid2_reg_284_reg[1] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(j_reg_152[1]),
        .Q(j_mid2_reg_284[1]),
        .R(1'b0));
  FDRE \j_mid2_reg_284_reg[2] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(j_reg_152[2]),
        .Q(j_mid2_reg_284[2]),
        .R(1'b0));
  FDRE \j_mid2_reg_284_reg[3] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(j_mid2_fu_181_p3[3]),
        .Q(j_mid2_reg_284[3]),
        .R(1'b0));
  FDRE \j_mid2_reg_284_reg[4] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(j_mid2_fu_181_p3[4]),
        .Q(j_mid2_reg_284[4]),
        .R(1'b0));
  FDRE \j_mid2_reg_284_reg[5] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(j_mid2_fu_181_p3[5]),
        .Q(j_mid2_reg_284[5]),
        .R(1'b0));
  FDRE \j_mid2_reg_284_reg[6] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(j_mid2_fu_181_p3[6]),
        .Q(j_mid2_reg_284[6]),
        .R(1'b0));
  FDRE \j_mid2_reg_284_reg[7] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(j_mid2_fu_181_p3[7]),
        .Q(j_mid2_reg_284[7]),
        .R(1'b0));
  FDRE \j_mid2_reg_284_reg[8] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(j_mid2_fu_181_p3[8]),
        .Q(j_mid2_reg_284[8]),
        .R(1'b0));
  FDRE \j_mid2_reg_284_reg[9] 
       (.C(ap_clk),
        .CE(exitcond7_reg_2790),
        .D(j_mid2_fu_181_p3[9]),
        .Q(j_mid2_reg_284[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_reg_152[0]_i_1 
       (.I0(exitcond7_fu_175_p2),
        .I1(j_reg_152[0]),
        .O(j_2_fu_209_p2[0]));
  LUT6 #(
    .INIT(64'hFB000000FF000000)) 
    \j_reg_152[10]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_flatten_fu_163_p2),
        .I3(post_process_U0_ap_start),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter0),
        .O(i_reg_141));
  LUT4 #(
    .INIT(16'h0001)) 
    \j_reg_152[10]_i_10 
       (.I0(indvar_flatten_reg_130_reg[10]),
        .I1(indvar_flatten_reg_130_reg[9]),
        .I2(indvar_flatten_reg_130_reg[8]),
        .I3(indvar_flatten_reg_130_reg[7]),
        .O(\j_reg_152[10]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \j_reg_152[10]_i_11 
       (.I0(indvar_flatten_reg_130_reg[14]),
        .I1(indvar_flatten_reg_130_reg[13]),
        .I2(indvar_flatten_reg_130_reg[11]),
        .I3(indvar_flatten_reg_130_reg[12]),
        .O(\j_reg_152[10]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \j_reg_152[10]_i_12 
       (.I0(indvar_flatten_reg_130_reg[19]),
        .I1(indvar_flatten_reg_130_reg[18]),
        .I2(indvar_flatten_reg_130_reg[15]),
        .I3(indvar_flatten_reg_130_reg[17]),
        .O(\j_reg_152[10]_i_12_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \j_reg_152[10]_i_13 
       (.I0(j_reg_152[3]),
        .I1(j_reg_152[0]),
        .I2(j_reg_152[1]),
        .I3(j_reg_152[2]),
        .O(\j_reg_152[10]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \j_reg_152[10]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_flatten_fu_163_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(i_reg_1411));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_reg_152[10]_i_3 
       (.I0(j_reg_152[8]),
        .I1(\j_reg_152[10]_i_6_n_2 ),
        .I2(j_reg_152[9]),
        .I3(exitcond7_fu_175_p2),
        .I4(j_reg_152[10]),
        .O(j_2_fu_209_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \j_reg_152[10]_i_4 
       (.I0(\j_reg_152[10]_i_7_n_2 ),
        .I1(out_strm_V_data_V_1_ack_in),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\exitcond_flatten_reg_270_pp0_iter1_reg_reg_n_2_[0] ),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'h40000000)) 
    \j_reg_152[10]_i_5 
       (.I0(\j_reg_152[10]_i_8_n_2 ),
        .I1(\j_reg_152[10]_i_9_n_2 ),
        .I2(\j_reg_152[10]_i_10_n_2 ),
        .I3(\j_reg_152[10]_i_11_n_2 ),
        .I4(\j_reg_152[10]_i_12_n_2 ),
        .O(exitcond_flatten_fu_163_p2));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \j_reg_152[10]_i_6 
       (.I0(j_reg_152[7]),
        .I1(j_reg_152[5]),
        .I2(\j_reg_152[10]_i_13_n_2 ),
        .I3(j_reg_152[4]),
        .I4(exitcond7_fu_175_p2),
        .I5(j_reg_152[6]),
        .O(\j_reg_152[10]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \j_reg_152[10]_i_7 
       (.I0(strm_dst_V_V_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\exitcond_flatten_reg_270_reg[0]_0 ),
        .I3(out_strm_V_data_V_1_ack_in),
        .I4(ap_enable_reg_pp0_iter3_reg_n_2),
        .I5(exitcond_flatten_reg_270_pp0_iter2_reg),
        .O(\j_reg_152[10]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \j_reg_152[10]_i_8 
       (.I0(indvar_flatten_reg_130_reg[16]),
        .I1(indvar_flatten_reg_130_reg[1]),
        .I2(indvar_flatten_reg_130_reg[0]),
        .I3(indvar_flatten_reg_130_reg[3]),
        .O(\j_reg_152[10]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \j_reg_152[10]_i_9 
       (.I0(indvar_flatten_reg_130_reg[4]),
        .I1(indvar_flatten_reg_130_reg[2]),
        .I2(indvar_flatten_reg_130_reg[6]),
        .I3(indvar_flatten_reg_130_reg[5]),
        .O(\j_reg_152[10]_i_9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_reg_152[1]_i_1 
       (.I0(j_reg_152[0]),
        .I1(exitcond7_fu_175_p2),
        .I2(j_reg_152[1]),
        .O(j_2_fu_209_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_reg_152[2]_i_1 
       (.I0(j_reg_152[0]),
        .I1(j_reg_152[1]),
        .I2(exitcond7_fu_175_p2),
        .I3(j_reg_152[2]),
        .O(j_2_fu_209_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_reg_152[3]_i_1 
       (.I0(j_reg_152[1]),
        .I1(j_reg_152[0]),
        .I2(j_reg_152[2]),
        .I3(exitcond7_fu_175_p2),
        .I4(j_reg_152[3]),
        .O(j_2_fu_209_p2[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_reg_152[4]_i_1 
       (.I0(j_reg_152[2]),
        .I1(j_reg_152[0]),
        .I2(j_reg_152[1]),
        .I3(j_reg_152[3]),
        .I4(exitcond7_fu_175_p2),
        .I5(j_reg_152[4]),
        .O(j_2_fu_209_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \j_reg_152[5]_i_1 
       (.I0(\j_reg_152[8]_i_2_n_2 ),
        .I1(exitcond7_fu_175_p2),
        .I2(j_reg_152[5]),
        .O(j_2_fu_209_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_reg_152[6]_i_1 
       (.I0(\j_reg_152[8]_i_2_n_2 ),
        .I1(j_reg_152[5]),
        .I2(exitcond7_fu_175_p2),
        .I3(j_reg_152[6]),
        .O(j_2_fu_209_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_reg_152[7]_i_1 
       (.I0(j_reg_152[5]),
        .I1(\j_reg_152[8]_i_2_n_2 ),
        .I2(j_reg_152[6]),
        .I3(exitcond7_fu_175_p2),
        .I4(j_reg_152[7]),
        .O(j_2_fu_209_p2[7]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_reg_152[8]_i_1 
       (.I0(j_reg_152[6]),
        .I1(\j_reg_152[8]_i_2_n_2 ),
        .I2(j_reg_152[5]),
        .I3(j_reg_152[7]),
        .I4(exitcond7_fu_175_p2),
        .I5(j_reg_152[8]),
        .O(j_2_fu_209_p2[8]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j_reg_152[8]_i_2 
       (.I0(j_reg_152[4]),
        .I1(j_reg_152[2]),
        .I2(j_reg_152[0]),
        .I3(exitcond7_fu_175_p2),
        .I4(j_reg_152[1]),
        .I5(j_reg_152[3]),
        .O(\j_reg_152[8]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_reg_152[9]_i_1 
       (.I0(\j_reg_152[10]_i_6_n_2 ),
        .I1(j_reg_152[8]),
        .I2(exitcond7_fu_175_p2),
        .I3(j_reg_152[9]),
        .O(j_2_fu_209_p2[9]));
  FDRE \j_reg_152_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(j_2_fu_209_p2[0]),
        .Q(j_reg_152[0]),
        .R(i_reg_141));
  FDRE \j_reg_152_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(j_2_fu_209_p2[10]),
        .Q(j_reg_152[10]),
        .R(i_reg_141));
  FDRE \j_reg_152_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(j_2_fu_209_p2[1]),
        .Q(j_reg_152[1]),
        .R(i_reg_141));
  FDRE \j_reg_152_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(j_2_fu_209_p2[2]),
        .Q(j_reg_152[2]),
        .R(i_reg_141));
  FDRE \j_reg_152_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(j_2_fu_209_p2[3]),
        .Q(j_reg_152[3]),
        .R(i_reg_141));
  FDRE \j_reg_152_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(j_2_fu_209_p2[4]),
        .Q(j_reg_152[4]),
        .R(i_reg_141));
  FDRE \j_reg_152_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(j_2_fu_209_p2[5]),
        .Q(j_reg_152[5]),
        .R(i_reg_141));
  FDRE \j_reg_152_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(j_2_fu_209_p2[6]),
        .Q(j_reg_152[6]),
        .R(i_reg_141));
  FDRE \j_reg_152_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(j_2_fu_209_p2[7]),
        .Q(j_reg_152[7]),
        .R(i_reg_141));
  FDRE \j_reg_152_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(j_2_fu_209_p2[8]),
        .Q(j_reg_152[8]),
        .R(i_reg_141));
  FDRE \j_reg_152_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1411),
        .D(j_2_fu_209_p2[9]),
        .Q(j_reg_152[9]),
        .R(i_reg_141));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[0]_i_2__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_flatten_reg_2700));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \mOutPtr[1]_i_3__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\exitcond_flatten_reg_270_reg[0]_0 ),
        .I4(strm_dst_V_V_empty_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \out_strm_TDATA[0]_INST_0 
       (.I0(out_strm_V_data_V_1_payload_B[6]),
        .I1(out_strm_V_data_V_1_payload_A[6]),
        .I2(out_strm_V_data_V_1_sel),
        .O(out_strm_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_strm_TDATA[7]_INST_0 
       (.I0(out_strm_V_data_V_1_payload_B[7]),
        .I1(out_strm_V_data_V_1_payload_A[7]),
        .I2(out_strm_V_data_V_1_sel),
        .O(out_strm_TDATA[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_strm_TLAST[0]_INST_0 
       (.I0(out_strm_V_last_V_1_payload_B),
        .I1(out_strm_V_last_V_1_sel),
        .I2(out_strm_V_last_V_1_payload_A),
        .O(out_strm_TLAST));
  LUT6 #(
    .INIT(64'hFFFFEEFE0000EE0E)) 
    \out_strm_V_data_V_1_payload_A[6]_i_1 
       (.I0(tmp_V_reg_309[0]),
        .I1(tmp_V_reg_309[1]),
        .I2(\out_strm_V_data_V_1_state_reg_n_2_[0] ),
        .I3(out_strm_V_data_V_1_ack_in),
        .I4(out_strm_V_data_V_1_sel_wr),
        .I5(out_strm_V_data_V_1_payload_A[6]),
        .O(\out_strm_V_data_V_1_payload_A[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \out_strm_V_data_V_1_payload_A[7]_i_1 
       (.I0(tmp_V_reg_309[1]),
        .I1(\out_strm_V_data_V_1_state_reg_n_2_[0] ),
        .I2(out_strm_V_data_V_1_ack_in),
        .I3(out_strm_V_data_V_1_sel_wr),
        .I4(out_strm_V_data_V_1_payload_A[7]),
        .O(\out_strm_V_data_V_1_payload_A[7]_i_1_n_2 ));
  FDRE \out_strm_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_data_V_1_payload_A[6]_i_1_n_2 ),
        .Q(out_strm_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \out_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_data_V_1_payload_A[7]_i_1_n_2 ),
        .Q(out_strm_V_data_V_1_payload_A[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFEFFFEFE0E000E0)) 
    \out_strm_V_data_V_1_payload_B[6]_i_1 
       (.I0(tmp_V_reg_309[0]),
        .I1(tmp_V_reg_309[1]),
        .I2(out_strm_V_data_V_1_sel_wr),
        .I3(\out_strm_V_data_V_1_state_reg_n_2_[0] ),
        .I4(out_strm_V_data_V_1_ack_in),
        .I5(out_strm_V_data_V_1_payload_B[6]),
        .O(\out_strm_V_data_V_1_payload_B[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \out_strm_V_data_V_1_payload_B[7]_i_1 
       (.I0(tmp_V_reg_309[1]),
        .I1(out_strm_V_data_V_1_sel_wr),
        .I2(\out_strm_V_data_V_1_state_reg_n_2_[0] ),
        .I3(out_strm_V_data_V_1_ack_in),
        .I4(out_strm_V_data_V_1_payload_B[7]),
        .O(\out_strm_V_data_V_1_payload_B[7]_i_1_n_2 ));
  FDRE \out_strm_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_data_V_1_payload_B[6]_i_1_n_2 ),
        .Q(out_strm_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \out_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_data_V_1_payload_B[7]_i_1_n_2 ),
        .Q(out_strm_V_data_V_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_strm_V_data_V_1_sel_rd_i_1
       (.I0(out_strm_TREADY),
        .I1(\out_strm_V_data_V_1_state_reg_n_2_[0] ),
        .I2(out_strm_V_data_V_1_sel),
        .O(out_strm_V_data_V_1_sel_rd_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    out_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_strm_V_data_V_1_sel_rd_i_1_n_2),
        .Q(out_strm_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_strm_V_data_V_1_sel_wr_i_1
       (.I0(out_strm_V_data_V_1_ack_in),
        .I1(p_93_in),
        .I2(out_strm_V_data_V_1_sel_wr),
        .O(out_strm_V_data_V_1_sel_wr_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    out_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_strm_V_data_V_1_sel_wr_i_1_n_2),
        .Q(out_strm_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \out_strm_V_data_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(out_strm_TREADY),
        .I2(p_93_in),
        .I3(out_strm_V_data_V_1_ack_in),
        .I4(\out_strm_V_data_V_1_state_reg_n_2_[0] ),
        .O(\out_strm_V_data_V_1_state[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \out_strm_V_data_V_1_state[1]_i_1 
       (.I0(out_strm_TREADY),
        .I1(p_93_in),
        .I2(out_strm_V_data_V_1_ack_in),
        .I3(\out_strm_V_data_V_1_state_reg_n_2_[0] ),
        .O(out_strm_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \out_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_data_V_1_state[0]_i_1_n_2 ),
        .Q(\out_strm_V_data_V_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_strm_V_data_V_1_state),
        .Q(out_strm_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAA02A00)) 
    \out_strm_V_dest_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(out_strm_TREADY),
        .I2(out_strm_V_dest_V_1_state),
        .I3(out_strm_TVALID),
        .I4(p_93_in),
        .O(\out_strm_V_dest_V_1_state[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \out_strm_V_dest_V_1_state[0]_i_2 
       (.I0(\exitcond_flatten_reg_270_pp0_iter1_reg_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_block_pp0_stage0_subdone),
        .O(p_93_in));
  LUT4 #(
    .INIT(16'hAFEF)) 
    \out_strm_V_dest_V_1_state[1]_i_1 
       (.I0(out_strm_TREADY),
        .I1(out_strm_V_dest_V_1_state),
        .I2(out_strm_TVALID),
        .I3(p_93_in),
        .O(\out_strm_V_dest_V_1_state[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_dest_V_1_state[0]_i_1_n_2 ),
        .Q(out_strm_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_dest_V_1_state[1]_i_1_n_2 ),
        .Q(out_strm_V_dest_V_1_state),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAA02A00)) 
    \out_strm_V_id_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(out_strm_TREADY),
        .I2(out_strm_V_id_V_1_state[1]),
        .I3(out_strm_V_id_V_1_state[0]),
        .I4(p_93_in),
        .O(\out_strm_V_id_V_1_state[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hAFEF)) 
    \out_strm_V_id_V_1_state[1]_i_1 
       (.I0(out_strm_TREADY),
        .I1(out_strm_V_id_V_1_state[1]),
        .I2(out_strm_V_id_V_1_state[0]),
        .I3(p_93_in),
        .O(\out_strm_V_id_V_1_state[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_id_V_1_state[0]_i_1_n_2 ),
        .Q(out_strm_V_id_V_1_state[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_id_V_1_state[1]_i_1_n_2 ),
        .Q(out_strm_V_id_V_1_state[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAA02A00)) 
    \out_strm_V_keep_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(out_strm_TREADY),
        .I2(out_strm_V_keep_V_1_state[1]),
        .I3(out_strm_V_keep_V_1_state[0]),
        .I4(p_93_in),
        .O(\out_strm_V_keep_V_1_state[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hAFEF)) 
    \out_strm_V_keep_V_1_state[1]_i_1 
       (.I0(out_strm_TREADY),
        .I1(out_strm_V_keep_V_1_state[1]),
        .I2(out_strm_V_keep_V_1_state[0]),
        .I3(p_93_in),
        .O(\out_strm_V_keep_V_1_state[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_keep_V_1_state[0]_i_1_n_2 ),
        .Q(out_strm_V_keep_V_1_state[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_keep_V_1_state[1]_i_1_n_2 ),
        .Q(out_strm_V_keep_V_1_state[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \out_strm_V_last_V_1_payload_A[0]_i_1 
       (.I0(tmp_last_V_reg_315),
        .I1(\out_strm_V_last_V_1_state_reg_n_2_[0] ),
        .I2(out_strm_V_last_V_1_ack_in),
        .I3(out_strm_V_last_V_1_sel_wr),
        .I4(out_strm_V_last_V_1_payload_A),
        .O(\out_strm_V_last_V_1_payload_A[0]_i_1_n_2 ));
  FDRE \out_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_last_V_1_payload_A[0]_i_1_n_2 ),
        .Q(out_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \out_strm_V_last_V_1_payload_B[0]_i_1 
       (.I0(tmp_last_V_reg_315),
        .I1(out_strm_V_last_V_1_sel_wr),
        .I2(\out_strm_V_last_V_1_state_reg_n_2_[0] ),
        .I3(out_strm_V_last_V_1_ack_in),
        .I4(out_strm_V_last_V_1_payload_B),
        .O(\out_strm_V_last_V_1_payload_B[0]_i_1_n_2 ));
  FDRE \out_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_last_V_1_payload_B[0]_i_1_n_2 ),
        .Q(out_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    out_strm_V_last_V_1_sel_rd_i_1
       (.I0(out_strm_TREADY),
        .I1(\out_strm_V_last_V_1_state_reg_n_2_[0] ),
        .I2(out_strm_V_last_V_1_sel),
        .O(out_strm_V_last_V_1_sel_rd_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    out_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_strm_V_last_V_1_sel_rd_i_1_n_2),
        .Q(out_strm_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    out_strm_V_last_V_1_sel_wr_i_1
       (.I0(out_strm_V_last_V_1_ack_in),
        .I1(p_93_in),
        .I2(out_strm_V_last_V_1_sel_wr),
        .O(out_strm_V_last_V_1_sel_wr_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    out_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_strm_V_last_V_1_sel_wr_i_1_n_2),
        .Q(out_strm_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \out_strm_V_last_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\out_strm_V_last_V_1_state_reg_n_2_[0] ),
        .I2(out_strm_V_last_V_1_ack_in),
        .I3(out_strm_TREADY),
        .I4(p_93_in),
        .O(\out_strm_V_last_V_1_state[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \out_strm_V_last_V_1_state[1]_i_1 
       (.I0(\out_strm_V_last_V_1_state_reg_n_2_[0] ),
        .I1(out_strm_V_last_V_1_ack_in),
        .I2(out_strm_TREADY),
        .I3(p_93_in),
        .O(\out_strm_V_last_V_1_state[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_last_V_1_state[0]_i_1_n_2 ),
        .Q(\out_strm_V_last_V_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_last_V_1_state[1]_i_1_n_2 ),
        .Q(out_strm_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAA02A00)) 
    \out_strm_V_strb_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(out_strm_TREADY),
        .I2(out_strm_V_strb_V_1_state[1]),
        .I3(out_strm_V_strb_V_1_state[0]),
        .I4(p_93_in),
        .O(\out_strm_V_strb_V_1_state[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hAFEF)) 
    \out_strm_V_strb_V_1_state[1]_i_1 
       (.I0(out_strm_TREADY),
        .I1(out_strm_V_strb_V_1_state[1]),
        .I2(out_strm_V_strb_V_1_state[0]),
        .I3(p_93_in),
        .O(\out_strm_V_strb_V_1_state[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_strb_V_1_state[0]_i_1_n_2 ),
        .Q(out_strm_V_strb_V_1_state[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_strb_V_1_state[1]_i_1_n_2 ),
        .Q(out_strm_V_strb_V_1_state[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAA02A00)) 
    \out_strm_V_user_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(out_strm_TREADY),
        .I2(out_strm_V_user_V_1_state[1]),
        .I3(out_strm_V_user_V_1_state[0]),
        .I4(p_93_in),
        .O(\out_strm_V_user_V_1_state[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hAFEF)) 
    \out_strm_V_user_V_1_state[1]_i_1 
       (.I0(out_strm_TREADY),
        .I1(out_strm_V_user_V_1_state[1]),
        .I2(out_strm_V_user_V_1_state[0]),
        .I3(p_93_in),
        .O(\out_strm_V_user_V_1_state[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \out_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_user_V_1_state[0]_i_1_n_2 ),
        .Q(out_strm_V_user_V_1_state[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \out_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_strm_V_user_V_1_state[1]_i_1_n_2 ),
        .Q(out_strm_V_user_V_1_state[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \tmp4_reg_294[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_flatten_fu_163_p2),
        .I3(\tmp4_reg_294[0]_i_2_n_2 ),
        .I4(\tmp4_reg_294_reg_n_2_[0] ),
        .O(\tmp4_reg_294[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp4_reg_294[0]_i_2 
       (.I0(\tmp4_reg_294[0]_i_3_n_2 ),
        .I1(i_reg_141_reg__0[2]),
        .I2(i_reg_141_reg__0[3]),
        .I3(i_reg_141_reg__0[0]),
        .I4(i_reg_141_reg__0[1]),
        .O(\tmp4_reg_294[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \tmp4_reg_294[0]_i_3 
       (.I0(i_reg_141_reg__0[4]),
        .I1(i_reg_141_reg__0[5]),
        .I2(i_reg_141_reg__0[6]),
        .I3(i_reg_141_reg__0[7]),
        .I4(i_reg_141_reg__0[8]),
        .I5(i_reg_141_reg__0[9]),
        .O(\tmp4_reg_294[0]_i_3_n_2 ));
  FDRE \tmp4_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp4_reg_294[0]_i_1_n_2 ),
        .Q(\tmp4_reg_294_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \tmp_V_reg_309[0]_i_1 
       (.I0(\tmp_V_reg_309_reg[1]_0 [0]),
        .I1(\tmp_V_reg_309_reg[1]_1 ),
        .I2(\tmp_V_reg_309_reg[1]_2 ),
        .I3(\tmp_V_reg_309_reg[1]_3 [0]),
        .I4(tmp_V_reg_3090),
        .I5(tmp_V_reg_309[0]),
        .O(\tmp_V_reg_309[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \tmp_V_reg_309[1]_i_1 
       (.I0(\tmp_V_reg_309_reg[1]_0 [1]),
        .I1(\tmp_V_reg_309_reg[1]_1 ),
        .I2(\tmp_V_reg_309_reg[1]_2 ),
        .I3(\tmp_V_reg_309_reg[1]_3 [1]),
        .I4(tmp_V_reg_3090),
        .I5(tmp_V_reg_309[1]),
        .O(\tmp_V_reg_309[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_V_reg_309[1]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_flatten_reg_270_reg[0]_0 ),
        .O(tmp_V_reg_3090));
  FDRE \tmp_V_reg_309_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_V_reg_309[0]_i_1_n_2 ),
        .Q(tmp_V_reg_309[0]),
        .R(1'b0));
  FDRE \tmp_V_reg_309_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_V_reg_309[1]_i_1_n_2 ),
        .Q(tmp_V_reg_309[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \tmp_last_V_reg_315[0]_i_1 
       (.I0(\tmp_last_V_reg_315[0]_i_2_n_2 ),
        .I1(\tmp_last_V_reg_315[0]_i_3_n_2 ),
        .I2(exitcond_flatten_reg_2700),
        .I3(\exitcond_flatten_reg_270_reg[0]_0 ),
        .I4(tmp_last_V_reg_315),
        .O(\tmp_last_V_reg_315[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tmp_last_V_reg_315[0]_i_2 
       (.I0(j_mid2_reg_284[3]),
        .I1(j_mid2_reg_284[4]),
        .I2(j_mid2_reg_284[2]),
        .I3(j_mid2_reg_284[1]),
        .I4(j_mid2_reg_284[0]),
        .I5(\tmp_last_V_reg_315[0]_i_4_n_2 ),
        .O(\tmp_last_V_reg_315[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \tmp_last_V_reg_315[0]_i_3 
       (.I0(j_mid2_reg_284[7]),
        .I1(j_mid2_reg_284[8]),
        .I2(j_mid2_reg_284[5]),
        .I3(j_mid2_reg_284[6]),
        .I4(j_mid2_reg_284[9]),
        .I5(j_mid2_reg_284[10]),
        .O(\tmp_last_V_reg_315[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \tmp_last_V_reg_315[0]_i_4 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(\tmp_last_V_reg_315[0]_i_5_n_2 ),
        .I3(\tmp_last_V_reg_315[0]_i_6_n_2 ),
        .I4(sel0[10]),
        .I5(\tmp4_reg_294_reg_n_2_[0] ),
        .O(\tmp_last_V_reg_315[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \tmp_last_V_reg_315[0]_i_5 
       (.I0(sel0[8]),
        .I1(sel0[9]),
        .I2(sel0[7]),
        .I3(sel0[6]),
        .O(\tmp_last_V_reg_315[0]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \tmp_last_V_reg_315[0]_i_6 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .O(\tmp_last_V_reg_315[0]_i_6_n_2 ));
  FDRE \tmp_last_V_reg_315_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_last_V_reg_315[0]_i_1_n_2 ),
        .Q(tmp_last_V_reg_315),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pre_process211" *) 
module design_1_Canny_accel_0_0_pre_process211
   (in_strm_TREADY,
    start_once_reg,
    E,
    internal_full_n_reg,
    Q,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    \ap_CS_fsm_reg[1]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    \tmp_data_V_reg_189_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    start_for_xFCannyEdgeDetector_U0_full_n,
    pre_process211_U0_ap_start,
    high_threshold_c_full_n,
    low_threshold_c_full_n,
    strm_src_V_V_full_n,
    in_strm_TVALID,
    in_strm_TDATA);
  output in_strm_TREADY;
  output start_once_reg;
  output [0:0]E;
  output internal_full_n_reg;
  output [1:0]Q;
  output [0:0]internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [7:0]\tmp_data_V_reg_189_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input start_for_xFCannyEdgeDetector_U0_full_n;
  input pre_process211_U0_ap_start;
  input high_threshold_c_full_n;
  input low_threshold_c_full_n;
  input strm_src_V_V_full_n;
  input in_strm_TVALID;
  input [7:0]in_strm_TDATA;

  wire [0:0]E;
  wire [1:0]Q;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [2:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_2;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_2;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire exitcond_flatten_fu_164_p2;
  wire exitcond_flatten_reg_180;
  wire \exitcond_flatten_reg_180[0]_i_1_n_2 ;
  wire high_threshold_c_full_n;
  wire [7:0]in_strm_TDATA;
  wire in_strm_TREADY;
  wire in_strm_TVALID;
  wire in_strm_V_data_V_0_ack_in;
  wire [7:0]in_strm_V_data_V_0_data_out;
  wire in_strm_V_data_V_0_load_A;
  wire in_strm_V_data_V_0_load_B;
  wire [7:0]in_strm_V_data_V_0_payload_A;
  wire [7:0]in_strm_V_data_V_0_payload_B;
  wire in_strm_V_data_V_0_sel;
  wire in_strm_V_data_V_0_sel_rd_i_1_n_2;
  wire in_strm_V_data_V_0_sel_wr;
  wire in_strm_V_data_V_0_sel_wr_i_1_n_2;
  wire [1:1]in_strm_V_data_V_0_state;
  wire \in_strm_V_data_V_0_state[0]_i_1_n_2 ;
  wire \in_strm_V_data_V_0_state_reg_n_2_[0] ;
  wire [1:1]in_strm_V_dest_V_0_state;
  wire \in_strm_V_dest_V_0_state[0]_i_1_n_2 ;
  wire \in_strm_V_dest_V_0_state_reg_n_2_[0] ;
  wire indvar_flatten_reg_153;
  wire \indvar_flatten_reg_153[0]_i_4_n_2 ;
  wire \indvar_flatten_reg_153[0]_i_5_n_2 ;
  wire [19:0]indvar_flatten_reg_153_reg;
  wire \indvar_flatten_reg_153_reg[0]_i_3_n_2 ;
  wire \indvar_flatten_reg_153_reg[0]_i_3_n_3 ;
  wire \indvar_flatten_reg_153_reg[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_153_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_153_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_153_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_153_reg[0]_i_3_n_8 ;
  wire \indvar_flatten_reg_153_reg[0]_i_3_n_9 ;
  wire \indvar_flatten_reg_153_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_reg_153_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_reg_153_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_153_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_153_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_153_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_153_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_reg_153_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_reg_153_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_reg_153_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_reg_153_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_reg_153_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_153_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_153_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_153_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_153_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_reg_153_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_reg_153_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_153_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_153_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_153_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_153_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_reg_153_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_reg_153_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_reg_153_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_153_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_153_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_153_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_153_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_153_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_153_reg[8]_i_1_n_9 ;
  wire internal_full_n_reg;
  wire [0:0]internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire low_threshold_c_full_n;
  wire \mOutPtr[1]_i_3__1_n_2 ;
  wire p_21_in;
  wire p_41_in;
  wire pre_process211_U0_ap_start;
  wire start_for_xFCannyEdgeDetector_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__3_n_2;
  wire strm_src_V_V_full_n;
  wire tmp_data_V_reg_1890;
  wire \tmp_data_V_reg_189[7]_i_5_n_2 ;
  wire \tmp_data_V_reg_189[7]_i_6_n_2 ;
  wire \tmp_data_V_reg_189[7]_i_7_n_2 ;
  wire \tmp_data_V_reg_189[7]_i_8_n_2 ;
  wire \tmp_data_V_reg_189[7]_i_9_n_2 ;
  wire [7:0]\tmp_data_V_reg_189_reg[7]_0 ;
  wire [3:3]\NLW_indvar_flatten_reg_153_reg[16]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(high_threshold_c_full_n),
        .I1(low_threshold_c_full_n),
        .I2(Q[0]),
        .I3(pre_process211_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_xFCannyEdgeDetector_U0_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(low_threshold_c_full_n),
        .I1(high_threshold_c_full_n),
        .I2(Q[0]),
        .I3(pre_process211_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_xFCannyEdgeDetector_U0_full_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(exitcond_flatten_reg_180),
        .I4(strm_src_V_V_full_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h0B)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(Q[1]),
        .I1(E),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hEE0CEECC)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(E),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[0]),
        .I4(p_21_in),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(p_21_in),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hFB00)) 
    \ap_CS_fsm[2]_i_2__4 
       (.I0(exitcond_flatten_reg_180),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(strm_src_V_V_full_n),
        .I3(exitcond_flatten_fu_164_p2),
        .O(p_21_in));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(E),
        .I2(ap_rst_n),
        .I3(p_21_in),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A0A000C000C0)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(exitcond_flatten_fu_164_p2),
        .I4(E),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \exitcond_flatten_reg_180[0]_i_1 
       (.I0(exitcond_flatten_reg_180),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(exitcond_flatten_fu_164_p2),
        .O(\exitcond_flatten_reg_180[0]_i_1_n_2 ));
  FDRE \exitcond_flatten_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_180[0]_i_1_n_2 ),
        .Q(exitcond_flatten_reg_180),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0D)) 
    \in_strm_V_data_V_0_payload_A[7]_i_1 
       (.I0(\in_strm_V_data_V_0_state_reg_n_2_[0] ),
        .I1(in_strm_V_data_V_0_ack_in),
        .I2(in_strm_V_data_V_0_sel_wr),
        .O(in_strm_V_data_V_0_load_A));
  FDRE \in_strm_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_A),
        .D(in_strm_TDATA[0]),
        .Q(in_strm_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \in_strm_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_A),
        .D(in_strm_TDATA[1]),
        .Q(in_strm_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \in_strm_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_A),
        .D(in_strm_TDATA[2]),
        .Q(in_strm_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \in_strm_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_A),
        .D(in_strm_TDATA[3]),
        .Q(in_strm_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \in_strm_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_A),
        .D(in_strm_TDATA[4]),
        .Q(in_strm_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \in_strm_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_A),
        .D(in_strm_TDATA[5]),
        .Q(in_strm_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \in_strm_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_A),
        .D(in_strm_TDATA[6]),
        .Q(in_strm_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \in_strm_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_A),
        .D(in_strm_TDATA[7]),
        .Q(in_strm_V_data_V_0_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \in_strm_V_data_V_0_payload_B[7]_i_1 
       (.I0(\in_strm_V_data_V_0_state_reg_n_2_[0] ),
        .I1(in_strm_V_data_V_0_ack_in),
        .I2(in_strm_V_data_V_0_sel_wr),
        .O(in_strm_V_data_V_0_load_B));
  FDRE \in_strm_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_B),
        .D(in_strm_TDATA[0]),
        .Q(in_strm_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \in_strm_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_B),
        .D(in_strm_TDATA[1]),
        .Q(in_strm_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \in_strm_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_B),
        .D(in_strm_TDATA[2]),
        .Q(in_strm_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \in_strm_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_B),
        .D(in_strm_TDATA[3]),
        .Q(in_strm_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \in_strm_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_B),
        .D(in_strm_TDATA[4]),
        .Q(in_strm_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \in_strm_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_B),
        .D(in_strm_TDATA[5]),
        .Q(in_strm_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \in_strm_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_B),
        .D(in_strm_TDATA[6]),
        .Q(in_strm_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \in_strm_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(in_strm_V_data_V_0_load_B),
        .D(in_strm_TDATA[7]),
        .Q(in_strm_V_data_V_0_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    in_strm_V_data_V_0_sel_rd_i_1
       (.I0(\in_strm_V_data_V_0_state_reg_n_2_[0] ),
        .I1(p_41_in),
        .I2(in_strm_V_data_V_0_sel),
        .O(in_strm_V_data_V_0_sel_rd_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    in_strm_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_strm_V_data_V_0_sel_rd_i_1_n_2),
        .Q(in_strm_V_data_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h78)) 
    in_strm_V_data_V_0_sel_wr_i_1
       (.I0(in_strm_TVALID),
        .I1(in_strm_V_data_V_0_ack_in),
        .I2(in_strm_V_data_V_0_sel_wr),
        .O(in_strm_V_data_V_0_sel_wr_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    in_strm_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_strm_V_data_V_0_sel_wr_i_1_n_2),
        .Q(in_strm_V_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \in_strm_V_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(p_41_in),
        .I2(in_strm_TVALID),
        .I3(in_strm_V_data_V_0_ack_in),
        .I4(\in_strm_V_data_V_0_state_reg_n_2_[0] ),
        .O(\in_strm_V_data_V_0_state[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \in_strm_V_data_V_0_state[1]_i_1 
       (.I0(p_41_in),
        .I1(in_strm_TVALID),
        .I2(in_strm_V_data_V_0_ack_in),
        .I3(\in_strm_V_data_V_0_state_reg_n_2_[0] ),
        .O(in_strm_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \in_strm_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_strm_V_data_V_0_state[0]_i_1_n_2 ),
        .Q(\in_strm_V_data_V_0_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \in_strm_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_strm_V_data_V_0_state),
        .Q(in_strm_V_data_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \in_strm_V_dest_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(p_41_in),
        .I2(in_strm_TVALID),
        .I3(in_strm_TREADY),
        .I4(\in_strm_V_dest_V_0_state_reg_n_2_[0] ),
        .O(\in_strm_V_dest_V_0_state[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \in_strm_V_dest_V_0_state[1]_i_1 
       (.I0(p_41_in),
        .I1(in_strm_TVALID),
        .I2(in_strm_TREADY),
        .I3(\in_strm_V_dest_V_0_state_reg_n_2_[0] ),
        .O(in_strm_V_dest_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \in_strm_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_strm_V_dest_V_0_state[0]_i_1_n_2 ),
        .Q(\in_strm_V_dest_V_0_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \in_strm_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_strm_V_dest_V_0_state),
        .Q(in_strm_TREADY),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_153[0]_i_1 
       (.I0(E),
        .I1(p_41_in),
        .O(indvar_flatten_reg_153));
  LUT5 #(
    .INIT(32'h00004000)) 
    \indvar_flatten_reg_153[0]_i_2 
       (.I0(\indvar_flatten_reg_153[0]_i_4_n_2 ),
        .I1(\in_strm_V_data_V_0_state_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(exitcond_flatten_fu_164_p2),
        .O(p_41_in));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \indvar_flatten_reg_153[0]_i_4 
       (.I0(exitcond_flatten_reg_180),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(strm_src_V_V_full_n),
        .O(\indvar_flatten_reg_153[0]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_153[0]_i_5 
       (.I0(indvar_flatten_reg_153_reg[0]),
        .O(\indvar_flatten_reg_153[0]_i_5_n_2 ));
  FDRE \indvar_flatten_reg_153_reg[0] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[0]_i_3_n_9 ),
        .Q(indvar_flatten_reg_153_reg[0]),
        .R(indvar_flatten_reg_153));
  CARRY4 \indvar_flatten_reg_153_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_153_reg[0]_i_3_n_2 ,\indvar_flatten_reg_153_reg[0]_i_3_n_3 ,\indvar_flatten_reg_153_reg[0]_i_3_n_4 ,\indvar_flatten_reg_153_reg[0]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_153_reg[0]_i_3_n_6 ,\indvar_flatten_reg_153_reg[0]_i_3_n_7 ,\indvar_flatten_reg_153_reg[0]_i_3_n_8 ,\indvar_flatten_reg_153_reg[0]_i_3_n_9 }),
        .S({indvar_flatten_reg_153_reg[3:1],\indvar_flatten_reg_153[0]_i_5_n_2 }));
  FDRE \indvar_flatten_reg_153_reg[10] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_reg_153_reg[10]),
        .R(indvar_flatten_reg_153));
  FDRE \indvar_flatten_reg_153_reg[11] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten_reg_153_reg[11]),
        .R(indvar_flatten_reg_153));
  FDRE \indvar_flatten_reg_153_reg[12] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_reg_153_reg[12]),
        .R(indvar_flatten_reg_153));
  CARRY4 \indvar_flatten_reg_153_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_153_reg[8]_i_1_n_2 ),
        .CO({\indvar_flatten_reg_153_reg[12]_i_1_n_2 ,\indvar_flatten_reg_153_reg[12]_i_1_n_3 ,\indvar_flatten_reg_153_reg[12]_i_1_n_4 ,\indvar_flatten_reg_153_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_153_reg[12]_i_1_n_6 ,\indvar_flatten_reg_153_reg[12]_i_1_n_7 ,\indvar_flatten_reg_153_reg[12]_i_1_n_8 ,\indvar_flatten_reg_153_reg[12]_i_1_n_9 }),
        .S(indvar_flatten_reg_153_reg[15:12]));
  FDRE \indvar_flatten_reg_153_reg[13] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_reg_153_reg[13]),
        .R(indvar_flatten_reg_153));
  FDRE \indvar_flatten_reg_153_reg[14] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_reg_153_reg[14]),
        .R(indvar_flatten_reg_153));
  FDRE \indvar_flatten_reg_153_reg[15] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten_reg_153_reg[15]),
        .R(indvar_flatten_reg_153));
  FDRE \indvar_flatten_reg_153_reg[16] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten_reg_153_reg[16]),
        .R(indvar_flatten_reg_153));
  CARRY4 \indvar_flatten_reg_153_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_153_reg[12]_i_1_n_2 ),
        .CO({\NLW_indvar_flatten_reg_153_reg[16]_i_1_CO_UNCONNECTED [3],\indvar_flatten_reg_153_reg[16]_i_1_n_3 ,\indvar_flatten_reg_153_reg[16]_i_1_n_4 ,\indvar_flatten_reg_153_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_153_reg[16]_i_1_n_6 ,\indvar_flatten_reg_153_reg[16]_i_1_n_7 ,\indvar_flatten_reg_153_reg[16]_i_1_n_8 ,\indvar_flatten_reg_153_reg[16]_i_1_n_9 }),
        .S(indvar_flatten_reg_153_reg[19:16]));
  FDRE \indvar_flatten_reg_153_reg[17] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten_reg_153_reg[17]),
        .R(indvar_flatten_reg_153));
  FDRE \indvar_flatten_reg_153_reg[18] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_reg_153_reg[18]),
        .R(indvar_flatten_reg_153));
  FDRE \indvar_flatten_reg_153_reg[19] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[16]_i_1_n_6 ),
        .Q(indvar_flatten_reg_153_reg[19]),
        .R(indvar_flatten_reg_153));
  FDRE \indvar_flatten_reg_153_reg[1] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[0]_i_3_n_8 ),
        .Q(indvar_flatten_reg_153_reg[1]),
        .R(indvar_flatten_reg_153));
  FDRE \indvar_flatten_reg_153_reg[2] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[0]_i_3_n_7 ),
        .Q(indvar_flatten_reg_153_reg[2]),
        .R(indvar_flatten_reg_153));
  FDRE \indvar_flatten_reg_153_reg[3] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[0]_i_3_n_6 ),
        .Q(indvar_flatten_reg_153_reg[3]),
        .R(indvar_flatten_reg_153));
  FDRE \indvar_flatten_reg_153_reg[4] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_reg_153_reg[4]),
        .R(indvar_flatten_reg_153));
  CARRY4 \indvar_flatten_reg_153_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_153_reg[0]_i_3_n_2 ),
        .CO({\indvar_flatten_reg_153_reg[4]_i_1_n_2 ,\indvar_flatten_reg_153_reg[4]_i_1_n_3 ,\indvar_flatten_reg_153_reg[4]_i_1_n_4 ,\indvar_flatten_reg_153_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_153_reg[4]_i_1_n_6 ,\indvar_flatten_reg_153_reg[4]_i_1_n_7 ,\indvar_flatten_reg_153_reg[4]_i_1_n_8 ,\indvar_flatten_reg_153_reg[4]_i_1_n_9 }),
        .S(indvar_flatten_reg_153_reg[7:4]));
  FDRE \indvar_flatten_reg_153_reg[5] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_reg_153_reg[5]),
        .R(indvar_flatten_reg_153));
  FDRE \indvar_flatten_reg_153_reg[6] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_reg_153_reg[6]),
        .R(indvar_flatten_reg_153));
  FDRE \indvar_flatten_reg_153_reg[7] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten_reg_153_reg[7]),
        .R(indvar_flatten_reg_153));
  FDRE \indvar_flatten_reg_153_reg[8] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_reg_153_reg[8]),
        .R(indvar_flatten_reg_153));
  CARRY4 \indvar_flatten_reg_153_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_153_reg[4]_i_1_n_2 ),
        .CO({\indvar_flatten_reg_153_reg[8]_i_1_n_2 ,\indvar_flatten_reg_153_reg[8]_i_1_n_3 ,\indvar_flatten_reg_153_reg[8]_i_1_n_4 ,\indvar_flatten_reg_153_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_153_reg[8]_i_1_n_6 ,\indvar_flatten_reg_153_reg[8]_i_1_n_7 ,\indvar_flatten_reg_153_reg[8]_i_1_n_8 ,\indvar_flatten_reg_153_reg[8]_i_1_n_9 }),
        .S(indvar_flatten_reg_153_reg[11:8]));
  FDRE \indvar_flatten_reg_153_reg[9] 
       (.C(ap_clk),
        .CE(p_41_in),
        .D(\indvar_flatten_reg_153_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_reg_153_reg[9]),
        .R(indvar_flatten_reg_153));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__6
       (.I0(start_for_xFCannyEdgeDetector_U0_full_n),
        .I1(start_once_reg),
        .I2(pre_process211_U0_ap_start),
        .I3(Q[0]),
        .I4(high_threshold_c_full_n),
        .I5(low_threshold_c_full_n),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__7
       (.I0(start_for_xFCannyEdgeDetector_U0_full_n),
        .I1(start_once_reg),
        .I2(pre_process211_U0_ap_start),
        .I3(Q[0]),
        .I4(low_threshold_c_full_n),
        .I5(high_threshold_c_full_n),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'hDFDFFFDFFFFFFFFF)) 
    \mOutPtr[1]_i_2__12 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(exitcond_flatten_reg_180),
        .I2(strm_src_V_V_full_n),
        .I3(\mOutPtr[1]_i_3__1_n_2 ),
        .I4(exitcond_flatten_fu_164_p2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_3__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\in_strm_V_data_V_0_state_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_3__1_n_2 ));
  LUT4 #(
    .INIT(16'h5450)) 
    start_once_reg_i_1__3
       (.I0(Q[1]),
        .I1(pre_process211_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_xFCannyEdgeDetector_U0_full_n),
        .O(start_once_reg_i_1__3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__3_n_2),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_189[0]_i_1 
       (.I0(in_strm_V_data_V_0_payload_B[0]),
        .I1(in_strm_V_data_V_0_payload_A[0]),
        .I2(in_strm_V_data_V_0_sel),
        .O(in_strm_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_189[1]_i_1 
       (.I0(in_strm_V_data_V_0_payload_B[1]),
        .I1(in_strm_V_data_V_0_payload_A[1]),
        .I2(in_strm_V_data_V_0_sel),
        .O(in_strm_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_189[2]_i_1 
       (.I0(in_strm_V_data_V_0_payload_B[2]),
        .I1(in_strm_V_data_V_0_payload_A[2]),
        .I2(in_strm_V_data_V_0_sel),
        .O(in_strm_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_189[3]_i_1 
       (.I0(in_strm_V_data_V_0_payload_B[3]),
        .I1(in_strm_V_data_V_0_payload_A[3]),
        .I2(in_strm_V_data_V_0_sel),
        .O(in_strm_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_189[4]_i_1 
       (.I0(in_strm_V_data_V_0_payload_B[4]),
        .I1(in_strm_V_data_V_0_payload_A[4]),
        .I2(in_strm_V_data_V_0_sel),
        .O(in_strm_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_189[5]_i_1 
       (.I0(in_strm_V_data_V_0_payload_B[5]),
        .I1(in_strm_V_data_V_0_payload_A[5]),
        .I2(in_strm_V_data_V_0_sel),
        .O(in_strm_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_189[6]_i_1 
       (.I0(in_strm_V_data_V_0_payload_B[6]),
        .I1(in_strm_V_data_V_0_payload_A[6]),
        .I2(in_strm_V_data_V_0_sel),
        .O(in_strm_V_data_V_0_data_out[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_data_V_reg_189[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(exitcond_flatten_fu_164_p2),
        .O(tmp_data_V_reg_1890));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_189[7]_i_2 
       (.I0(in_strm_V_data_V_0_payload_B[7]),
        .I1(in_strm_V_data_V_0_payload_A[7]),
        .I2(in_strm_V_data_V_0_sel),
        .O(in_strm_V_data_V_0_data_out[7]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \tmp_data_V_reg_189[7]_i_3 
       (.I0(exitcond_flatten_fu_164_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\in_strm_V_data_V_0_state_reg_n_2_[0] ),
        .I3(strm_src_V_V_full_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_2),
        .I5(exitcond_flatten_reg_180),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'h40000000)) 
    \tmp_data_V_reg_189[7]_i_4 
       (.I0(\tmp_data_V_reg_189[7]_i_5_n_2 ),
        .I1(\tmp_data_V_reg_189[7]_i_6_n_2 ),
        .I2(\tmp_data_V_reg_189[7]_i_7_n_2 ),
        .I3(\tmp_data_V_reg_189[7]_i_8_n_2 ),
        .I4(\tmp_data_V_reg_189[7]_i_9_n_2 ),
        .O(exitcond_flatten_fu_164_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_data_V_reg_189[7]_i_5 
       (.I0(indvar_flatten_reg_153_reg[16]),
        .I1(indvar_flatten_reg_153_reg[1]),
        .I2(indvar_flatten_reg_153_reg[0]),
        .I3(indvar_flatten_reg_153_reg[3]),
        .O(\tmp_data_V_reg_189[7]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_data_V_reg_189[7]_i_6 
       (.I0(indvar_flatten_reg_153_reg[4]),
        .I1(indvar_flatten_reg_153_reg[2]),
        .I2(indvar_flatten_reg_153_reg[6]),
        .I3(indvar_flatten_reg_153_reg[5]),
        .O(\tmp_data_V_reg_189[7]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_data_V_reg_189[7]_i_7 
       (.I0(indvar_flatten_reg_153_reg[10]),
        .I1(indvar_flatten_reg_153_reg[9]),
        .I2(indvar_flatten_reg_153_reg[8]),
        .I3(indvar_flatten_reg_153_reg[7]),
        .O(\tmp_data_V_reg_189[7]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \tmp_data_V_reg_189[7]_i_8 
       (.I0(indvar_flatten_reg_153_reg[14]),
        .I1(indvar_flatten_reg_153_reg[13]),
        .I2(indvar_flatten_reg_153_reg[11]),
        .I3(indvar_flatten_reg_153_reg[12]),
        .O(\tmp_data_V_reg_189[7]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \tmp_data_V_reg_189[7]_i_9 
       (.I0(indvar_flatten_reg_153_reg[19]),
        .I1(indvar_flatten_reg_153_reg[18]),
        .I2(indvar_flatten_reg_153_reg[15]),
        .I3(indvar_flatten_reg_153_reg[17]),
        .O(\tmp_data_V_reg_189[7]_i_9_n_2 ));
  FDRE \tmp_data_V_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_1890),
        .D(in_strm_V_data_V_0_data_out[0]),
        .Q(\tmp_data_V_reg_189_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_1890),
        .D(in_strm_V_data_V_0_data_out[1]),
        .Q(\tmp_data_V_reg_189_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_1890),
        .D(in_strm_V_data_V_0_data_out[2]),
        .Q(\tmp_data_V_reg_189_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_1890),
        .D(in_strm_V_data_V_0_data_out[3]),
        .Q(\tmp_data_V_reg_189_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_1890),
        .D(in_strm_V_data_V_0_data_out[4]),
        .Q(\tmp_data_V_reg_189_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_1890),
        .D(in_strm_V_data_V_0_data_out[5]),
        .Q(\tmp_data_V_reg_189_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_1890),
        .D(in_strm_V_data_V_0_data_out[6]),
        .Q(\tmp_data_V_reg_189_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(tmp_data_V_reg_1890),
        .D(in_strm_V_data_V_0_data_out[7]),
        .Q(\tmp_data_V_reg_189_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "start_for_post_prtde" *) 
module design_1_Canny_accel_0_0_start_for_post_prtde
   (start_for_post_process_U0_full_n,
    post_process_U0_ap_start,
    ap_idle,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    xFCannyEdgeDetector_U0_ap_start,
    post_process_U0_ap_ready,
    int_ap_idle_reg,
    Q,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    ap_rst_n_inv);
  output start_for_post_process_U0_full_n;
  output post_process_U0_ap_start;
  output ap_idle;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input xFCannyEdgeDetector_U0_ap_start;
  input post_process_U0_ap_ready;
  input int_ap_idle_reg;
  input [0:0]Q;
  input [0:0]int_ap_idle_reg_0;
  input [0:0]int_ap_idle_reg_1;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire int_ap_idle_i_3_n_2;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire [0:0]int_ap_idle_reg_1;
  wire internal_empty_n_i_1__17_n_2;
  wire internal_full_n_i_1__17_n_2;
  wire mOutPtr0__4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr[1]_i_2__10_n_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire post_process_U0_ap_ready;
  wire post_process_U0_ap_start;
  wire start_for_post_process_U0_full_n;
  wire xFCannyEdgeDetector_U0_ap_start;

  LUT6 #(
    .INIT(64'h0000000010000000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_reg),
        .I1(post_process_U0_ap_start),
        .I2(Q),
        .I3(int_ap_idle_reg_0),
        .I4(int_ap_idle_reg_1),
        .I5(int_ap_idle_i_3_n_2),
        .O(ap_idle));
  LUT3 #(
    .INIT(8'hE0)) 
    int_ap_idle_i_3
       (.I0(start_for_post_process_U0_full_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(xFCannyEdgeDetector_U0_ap_start),
        .O(int_ap_idle_i_3_n_2));
  LUT6 #(
    .INIT(64'hA0A0A000E0E0E0E0)) 
    internal_empty_n_i_1__17
       (.I0(post_process_U0_ap_start),
        .I1(mOutPtr0__4),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(mOutPtr110_out),
        .O(internal_empty_n_i_1__17_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_2),
        .Q(post_process_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDD5D)) 
    internal_full_n_i_1__17
       (.I0(ap_rst_n),
        .I1(start_for_post_process_U0_full_n),
        .I2(mOutPtr0__4),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__17_n_2));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h00700000)) 
    internal_full_n_i_2__11
       (.I0(post_process_U0_ap_ready),
        .I1(post_process_U0_ap_start),
        .I2(start_for_post_process_U0_full_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(xFCannyEdgeDetector_U0_ap_start),
        .O(mOutPtr0__4));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hDF000000)) 
    internal_full_n_i_3__2
       (.I0(start_for_post_process_U0_full_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(xFCannyEdgeDetector_U0_ap_start),
        .I3(post_process_U0_ap_ready),
        .I4(post_process_U0_ap_start),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_2),
        .Q(start_for_post_process_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(post_process_U0_ap_ready),
        .I1(post_process_U0_ap_start),
        .I2(start_for_post_process_U0_full_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(xFCannyEdgeDetector_U0_ap_start),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF7FFAEAA08005155)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(xFCannyEdgeDetector_U0_ap_start),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(start_for_post_process_U0_full_n),
        .I4(\mOutPtr[1]_i_2__10_n_2 ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[1]_i_2__10 
       (.I0(post_process_U0_ap_start),
        .I1(post_process_U0_ap_ready),
        .O(\mOutPtr[1]_i_2__10_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "start_for_xFAnglercU" *) 
module design_1_Canny_accel_0_0_start_for_xFAnglercU
   (start_for_xFAngleKernel_U0_full_n,
    xFAngleKernel_U0_ap_start,
    ap_clk,
    xFAngleKernel_U0_ap_ready,
    start_once_reg,
    start_for_xFMagnitudeKernel_U0_full_n,
    xFDuplicate_rows_U0_ap_start,
    ap_rst_n,
    \mOutPtr_reg[1]_0 );
  output start_for_xFAngleKernel_U0_full_n;
  output xFAngleKernel_U0_ap_start;
  input ap_clk;
  input xFAngleKernel_U0_ap_ready;
  input start_once_reg;
  input start_for_xFMagnitudeKernel_U0_full_n;
  input xFDuplicate_rows_U0_ap_start;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;

  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__12_n_2;
  wire internal_full_n_i_1__12_n_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[0]_i_2__0_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr[1]_i_3__4_n_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire start_for_xFAngleKernel_U0_full_n;
  wire start_for_xFMagnitudeKernel_U0_full_n;
  wire start_once_reg;
  wire xFAngleKernel_U0_ap_ready;
  wire xFAngleKernel_U0_ap_start;
  wire xFDuplicate_rows_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__12
       (.I0(xFAngleKernel_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__4_n_2 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1__12_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_2),
        .Q(xFAngleKernel_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__12
       (.I0(\mOutPtr[1]_i_3__4_n_2 ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(start_for_xFAngleKernel_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__12_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_2),
        .Q(start_for_xFAngleKernel_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[0]_i_2__0_n_2 ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF7FF080008000800)) 
    \mOutPtr[0]_i_2__0 
       (.I0(xFDuplicate_rows_U0_ap_start),
        .I1(start_for_xFMagnitudeKernel_U0_full_n),
        .I2(start_once_reg),
        .I3(start_for_xFAngleKernel_U0_full_n),
        .I4(xFAngleKernel_U0_ap_ready),
        .I5(xFAngleKernel_U0_ap_start),
        .O(\mOutPtr[0]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__4_n_2 ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h8888088888888888)) 
    \mOutPtr[1]_i_2__7 
       (.I0(xFAngleKernel_U0_ap_ready),
        .I1(xFAngleKernel_U0_ap_start),
        .I2(xFDuplicate_rows_U0_ap_start),
        .I3(start_for_xFMagnitudeKernel_U0_full_n),
        .I4(start_once_reg),
        .I5(start_for_xFAngleKernel_U0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0070000000000000)) 
    \mOutPtr[1]_i_3__4 
       (.I0(xFAngleKernel_U0_ap_start),
        .I1(xFAngleKernel_U0_ap_ready),
        .I2(start_for_xFAngleKernel_U0_full_n),
        .I3(start_once_reg),
        .I4(start_for_xFMagnitudeKernel_U0_full_n),
        .I5(xFDuplicate_rows_U0_ap_start),
        .O(\mOutPtr[1]_i_3__4_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "start_for_xFCannysc4" *) 
module design_1_Canny_accel_0_0_start_for_xFCannysc4
   (start_for_xFCannyEdgeDetector_U0_full_n,
    xFCannyEdgeDetector_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    xFCannyEdgeDetector_U0_ap_ready,
    \mOutPtr_reg[1]_0 ,
    start_once_reg,
    pre_process211_U0_ap_start,
    ap_rst_n_inv);
  output start_for_xFCannyEdgeDetector_U0_full_n;
  output xFCannyEdgeDetector_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input xFCannyEdgeDetector_U0_ap_ready;
  input \mOutPtr_reg[1]_0 ;
  input start_once_reg;
  input pre_process211_U0_ap_start;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__14_n_2;
  wire internal_full_n_i_1__14_n_2;
  wire internal_full_n_i_2__14_n_2;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire pre_process211_U0_ap_start;
  wire start_for_xFCannyEdgeDetector_U0_full_n;
  wire start_once_reg;
  wire xFCannyEdgeDetector_U0_ap_ready;
  wire xFCannyEdgeDetector_U0_ap_start;

  LUT3 #(
    .INIT(8'hE0)) 
    int_ap_idle_i_2
       (.I0(start_for_xFCannyEdgeDetector_U0_full_n),
        .I1(start_once_reg),
        .I2(pre_process211_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA800AA00AAAAAAAA)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(xFCannyEdgeDetector_U0_ap_start),
        .I4(xFCannyEdgeDetector_U0_ap_ready),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_i_1__14_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_2),
        .Q(xFCannyEdgeDetector_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDDDDDDDD5D5D5D)) 
    internal_full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(start_for_xFCannyEdgeDetector_U0_full_n),
        .I2(internal_full_n_i_2__14_n_2),
        .I3(xFCannyEdgeDetector_U0_ap_start),
        .I4(xFCannyEdgeDetector_U0_ap_ready),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__14_n_2));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__14
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(internal_full_n_i_2__14_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_2),
        .Q(start_for_xFCannyEdgeDetector_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(xFCannyEdgeDetector_U0_ap_ready),
        .I1(xFCannyEdgeDetector_U0_ap_start),
        .I2(start_for_xFCannyEdgeDetector_U0_full_n),
        .I3(start_once_reg),
        .I4(pre_process211_U0_ap_start),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(xFCannyEdgeDetector_U0_ap_start),
        .I3(xFCannyEdgeDetector_U0_ap_ready),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "start_for_xFDuplipcA" *) 
module design_1_Canny_accel_0_0_start_for_xFDuplipcA
   (start_for_xFDuplicate_rows_U0_full_n,
    xFDuplicate_rows_U0_ap_start,
    ap_clk,
    xFDuplicate_rows_U0_ap_ready,
    xFSobel_U0_ap_start,
    start_once_reg,
    ap_rst_n,
    \mOutPtr_reg[1]_0 );
  output start_for_xFDuplicate_rows_U0_full_n;
  output xFDuplicate_rows_U0_ap_start;
  input ap_clk;
  input xFDuplicate_rows_U0_ap_ready;
  input xFSobel_U0_ap_start;
  input start_once_reg;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;

  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__11_n_2;
  wire internal_full_n_i_1__11_n_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr[1]_i_3__3_n_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire start_for_xFDuplicate_rows_U0_full_n;
  wire start_once_reg;
  wire xFDuplicate_rows_U0_ap_ready;
  wire xFDuplicate_rows_U0_ap_start;
  wire xFSobel_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__11
       (.I0(xFDuplicate_rows_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__3_n_2 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1__11_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_2),
        .Q(xFDuplicate_rows_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__11
       (.I0(\mOutPtr[1]_i_3__3_n_2 ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(start_for_xFDuplicate_rows_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__11_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_2),
        .Q(start_for_xFDuplicate_rows_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(xFDuplicate_rows_U0_ap_start),
        .I1(xFDuplicate_rows_U0_ap_ready),
        .I2(start_for_xFDuplicate_rows_U0_full_n),
        .I3(xFSobel_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__3_n_2 ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[1]_i_2__6 
       (.I0(xFDuplicate_rows_U0_ap_ready),
        .I1(xFDuplicate_rows_U0_ap_start),
        .I2(start_once_reg),
        .I3(xFSobel_U0_ap_start),
        .I4(start_for_xFDuplicate_rows_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    \mOutPtr[1]_i_3__3 
       (.I0(xFDuplicate_rows_U0_ap_start),
        .I1(xFDuplicate_rows_U0_ap_ready),
        .I2(start_for_xFDuplicate_rows_U0_full_n),
        .I3(xFSobel_U0_ap_start),
        .I4(start_once_reg),
        .O(\mOutPtr[1]_i_3__3_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(\mOutPtr_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "start_for_xFMagniqcK" *) 
module design_1_Canny_accel_0_0_start_for_xFMagniqcK
   (start_for_xFMagnitudeKernel_U0_full_n,
    xFMagnitudeKernel_U0_ap_start,
    ap_clk,
    xFMagnitudeKernel_U0_ap_ready,
    start_once_reg,
    start_for_xFAngleKernel_U0_full_n,
    xFDuplicate_rows_U0_ap_start,
    ap_rst_n,
    \mOutPtr_reg[0]_0 );
  output start_for_xFMagnitudeKernel_U0_full_n;
  output xFMagnitudeKernel_U0_ap_start;
  input ap_clk;
  input xFMagnitudeKernel_U0_ap_ready;
  input start_once_reg;
  input start_for_xFAngleKernel_U0_full_n;
  input xFDuplicate_rows_U0_ap_start;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;

  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__13_n_2;
  wire internal_full_n_i_1__13_n_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[0]_i_2__1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr[1]_i_3__5_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire start_for_xFAngleKernel_U0_full_n;
  wire start_for_xFMagnitudeKernel_U0_full_n;
  wire start_once_reg;
  wire xFDuplicate_rows_U0_ap_start;
  wire xFMagnitudeKernel_U0_ap_ready;
  wire xFMagnitudeKernel_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__13
       (.I0(xFMagnitudeKernel_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__5_n_2 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1__13_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_2),
        .Q(xFMagnitudeKernel_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__13
       (.I0(\mOutPtr[1]_i_3__5_n_2 ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(start_for_xFMagnitudeKernel_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__13_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_2),
        .Q(start_for_xFMagnitudeKernel_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[0]_i_2__1_n_2 ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF7FF080008000800)) 
    \mOutPtr[0]_i_2__1 
       (.I0(xFDuplicate_rows_U0_ap_start),
        .I1(start_for_xFAngleKernel_U0_full_n),
        .I2(start_once_reg),
        .I3(start_for_xFMagnitudeKernel_U0_full_n),
        .I4(xFMagnitudeKernel_U0_ap_ready),
        .I5(xFMagnitudeKernel_U0_ap_start),
        .O(\mOutPtr[0]_i_2__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__5_n_2 ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h8888088888888888)) 
    \mOutPtr[1]_i_2__8 
       (.I0(xFMagnitudeKernel_U0_ap_ready),
        .I1(xFMagnitudeKernel_U0_ap_start),
        .I2(xFDuplicate_rows_U0_ap_start),
        .I3(start_for_xFAngleKernel_U0_full_n),
        .I4(start_once_reg),
        .I5(start_for_xFMagnitudeKernel_U0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0070000000000000)) 
    \mOutPtr[1]_i_3__5 
       (.I0(xFMagnitudeKernel_U0_ap_start),
        .I1(xFMagnitudeKernel_U0_ap_ready),
        .I2(start_for_xFMagnitudeKernel_U0_full_n),
        .I3(start_once_reg),
        .I4(start_for_xFAngleKernel_U0_full_n),
        .I5(xFDuplicate_rows_U0_ap_start),
        .O(\mOutPtr[1]_i_3__5_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "start_for_xFSobelncg" *) 
module design_1_Canny_accel_0_0_start_for_xFSobelncg
   (start_for_xFSobel_U0_full_n,
    xFSobel_U0_ap_start,
    ap_clk,
    ap_rst_n,
    xFSobel_U0_ap_ready,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    \mOutPtr_reg[0]_1 );
  output start_for_xFSobel_U0_full_n;
  output xFSobel_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input xFSobel_U0_ap_ready;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input \mOutPtr_reg[0]_1 ;

  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__10_n_2;
  wire internal_full_n__0;
  wire internal_full_n_i_1__10_n_2;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire start_for_xFSobel_U0_full_n;
  wire start_once_reg;
  wire xFSobel_U0_ap_ready;
  wire xFSobel_U0_ap_start;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(xFSobel_U0_ap_start),
        .I3(xFSobel_U0_ap_ready),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1__10_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_2),
        .Q(xFSobel_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n__0),
        .I1(start_for_xFSobel_U0_full_n),
        .I2(ap_rst_n),
        .I3(xFSobel_U0_ap_ready),
        .I4(xFSobel_U0_ap_start),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__10_n_2));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__9
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_2),
        .Q(start_for_xFSobel_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(xFSobel_U0_ap_start),
        .I1(xFSobel_U0_ap_ready),
        .I2(start_for_xFSobel_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(xFSobel_U0_ap_ready),
        .I3(xFSobel_U0_ap_start),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(\mOutPtr_reg[0]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(\mOutPtr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "start_for_xFSupprocq" *) 
module design_1_Canny_accel_0_0_start_for_xFSupprocq
   (xFSuppression3x3_U0_ap_start,
    start_for_xFSuppression3x3_U0_full_n,
    SR,
    xFAverageGaussianMas_U0_p_lowthreshold_out_write,
    grp_xFCannyKernel_fu_80_ap_start_reg_reg,
    xFSuppression3x3_U0_ap_ready,
    start_for_xFSobel_U0_full_n,
    grp_xFCannyKernel_fu_80_ap_start_reg,
    start_once_reg,
    E,
    p_lowthreshold_c_full_n,
    p_highthreshold_c_full_n,
    Q,
    \mOutPtr_reg[0]_0 ,
    ap_clk,
    ap_rst_n);
  output xFSuppression3x3_U0_ap_start;
  output start_for_xFSuppression3x3_U0_full_n;
  output [0:0]SR;
  output xFAverageGaussianMas_U0_p_lowthreshold_out_write;
  output grp_xFCannyKernel_fu_80_ap_start_reg_reg;
  input xFSuppression3x3_U0_ap_ready;
  input start_for_xFSobel_U0_full_n;
  input grp_xFCannyKernel_fu_80_ap_start_reg;
  input start_once_reg;
  input [0:0]E;
  input p_lowthreshold_c_full_n;
  input p_highthreshold_c_full_n;
  input [0:0]Q;
  input \mOutPtr_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_xFCannyKernel_fu_80_ap_start_reg;
  wire grp_xFCannyKernel_fu_80_ap_start_reg_reg;
  wire internal_empty_n;
  wire internal_empty_n_i_1__9_n_2;
  wire internal_full_n;
  wire internal_full_n_i_1__9_n_2;
  wire internal_full_n_i_2__15_n_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__9_n_2 ;
  wire \mOutPtr[1]_i_1__7_n_2 ;
  wire \mOutPtr[2]_i_1__1_n_2 ;
  wire \mOutPtr[3]_i_1__1_n_2 ;
  wire \mOutPtr[3]_i_2__1_n_2 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire p_highthreshold_c_full_n;
  wire p_lowthreshold_c_full_n;
  wire start_for_xFSobel_U0_full_n;
  wire start_for_xFSuppression3x3_U0_full_n;
  wire start_once_reg;
  wire xFAverageGaussianMas_U0_p_lowthreshold_out_write;
  wire xFSuppression3x3_U0_ap_ready;
  wire xFSuppression3x3_U0_ap_start;

  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(grp_xFCannyKernel_fu_80_ap_start_reg_reg),
        .I1(p_lowthreshold_c_full_n),
        .I2(p_highthreshold_c_full_n),
        .I3(Q),
        .O(xFAverageGaussianMas_U0_p_lowthreshold_out_write));
  LUT5 #(
    .INIT(32'h00E0A0E0)) 
    internal_empty_n_i_1__9
       (.I0(xFSuppression3x3_U0_ap_start),
        .I1(internal_full_n_i_2__15_n_2),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__9_n_2));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_2),
        .Q(xFSuppression3x3_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n_i_2__15_n_2),
        .I1(internal_full_n),
        .I2(start_for_xFSuppression3x3_U0_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__9_n_2));
  LUT6 #(
    .INIT(64'h0000000070000000)) 
    internal_full_n_i_2__15
       (.I0(xFSuppression3x3_U0_ap_start),
        .I1(xFSuppression3x3_U0_ap_ready),
        .I2(start_for_xFSuppression3x3_U0_full_n),
        .I3(start_for_xFSobel_U0_full_n),
        .I4(grp_xFCannyKernel_fu_80_ap_start_reg),
        .I5(start_once_reg),
        .O(internal_full_n_i_2__15_n_2));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_3__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_2),
        .Q(start_for_xFSuppression3x3_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__9_n_2 ));
  LUT4 #(
    .INIT(16'hAA80)) 
    \mOutPtr[0]_i_2 
       (.I0(grp_xFCannyKernel_fu_80_ap_start_reg),
        .I1(start_for_xFSuppression3x3_U0_full_n),
        .I2(start_for_xFSobel_U0_full_n),
        .I3(start_once_reg),
        .O(grp_xFCannyKernel_fu_80_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hBFFF400040004000)) 
    \mOutPtr[3]_i_1__1 
       (.I0(start_once_reg),
        .I1(grp_xFCannyKernel_fu_80_ap_start_reg),
        .I2(start_for_xFSobel_U0_full_n),
        .I3(start_for_xFSuppression3x3_U0_full_n),
        .I4(xFSuppression3x3_U0_ap_ready),
        .I5(xFSuppression3x3_U0_ap_start),
        .O(\mOutPtr[3]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__1_n_2 ));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \mOutPtr[3]_i_3__1 
       (.I0(xFSuppression3x3_U0_ap_ready),
        .I1(xFSuppression3x3_U0_ap_start),
        .I2(start_once_reg),
        .I3(grp_xFCannyKernel_fu_80_ap_start_reg),
        .I4(start_for_xFSobel_U0_full_n),
        .I5(start_for_xFSuppression3x3_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_2 ),
        .D(\mOutPtr[0]_i_1__9_n_2 ),
        .Q(mOutPtr_reg[0]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_2 ),
        .D(\mOutPtr[1]_i_1__7_n_2 ),
        .Q(mOutPtr_reg[1]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_2 ),
        .D(\mOutPtr[2]_i_1__1_n_2 ),
        .Q(mOutPtr_reg[2]),
        .S(\mOutPtr_reg[0]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_2 ),
        .D(\mOutPtr[3]_i_2__1_n_2 ),
        .Q(mOutPtr_reg[3]),
        .S(\mOutPtr_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_reg_328[10]_i_1 
       (.I0(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .I1(E),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "xFAngleKernel" *) 
module design_1_Canny_accel_0_0_xFAngleKernel
   (E,
    \exitcond_reg_348_pp0_iter7_reg_reg[0]_0 ,
    xFAngleKernel_U0_ap_ready,
    xFAngleKernel_U0_p_src1_V_V_read,
    D,
    ap_clk,
    phase_mat_V_V_full_n,
    \ap_CS_fsm_reg[1]_0 ,
    p_src1_V_V_dout,
    p_src2_V_V_dout,
    ap_rst_n,
    xFAngleKernel_U0_ap_start,
    gradx2_mat_V_V_empty_n,
    grady2_mat_V_V_empty_n);
  output [0:0]E;
  output \exitcond_reg_348_pp0_iter7_reg_reg[0]_0 ;
  output xFAngleKernel_U0_ap_ready;
  output xFAngleKernel_U0_p_src1_V_V_read;
  output [5:0]D;
  input ap_clk;
  input phase_mat_V_V_full_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input [10:0]p_src1_V_V_dout;
  input [10:0]p_src2_V_V_dout;
  input ap_rst_n;
  input xFAngleKernel_U0_ap_start;
  input gradx2_mat_V_V_empty_n;
  input grady2_mat_V_V_empty_n;

  wire [5:0]D;
  wire [0:0]E;
  wire \ap_CS_fsm[2]_i_3__2_n_2 ;
  wire \ap_CS_fsm[3]_i_2__2_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state2;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_2;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_2;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_2_n_2;
  wire ap_enable_reg_pp0_iter2_i_3_n_2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8_i_1_n_2;
  wire ap_enable_reg_pp0_iter8_reg_n_2;
  wire ap_rst_n;
  wire \exitcond_reg_348[0]_i_1_n_2 ;
  wire exitcond_reg_348_pp0_iter1_reg;
  wire \exitcond_reg_348_pp0_iter1_reg[0]_i_1_n_2 ;
  wire \exitcond_reg_348_pp0_iter3_reg_reg[0]_srl2_n_2 ;
  wire exitcond_reg_348_pp0_iter4_reg;
  wire exitcond_reg_348_pp0_iter5_reg;
  wire exitcond_reg_348_pp0_iter6_reg;
  wire exitcond_reg_348_pp0_iter7_reg;
  wire \exitcond_reg_348_pp0_iter7_reg_reg[0]_0 ;
  wire \exitcond_reg_348_reg_n_2_[0] ;
  wire gradx2_mat_V_V_empty_n;
  wire grady2_mat_V_V_empty_n;
  wire grp_fu_327_ce;
  wire [9:0]i_V_fu_175_p2;
  wire [9:0]i_V_reg_343;
  wire \i_V_reg_343[9]_i_2_n_2 ;
  wire [10:0]j_V_fu_187_p2;
  wire [10:0]p_0_in;
  wire [10:0]p_Val2_3_reg_381;
  wire p_Val2_3_reg_3810;
  wire \p_Val2_3_reg_381_pp0_iter4_reg_reg[0]_srl2_n_2 ;
  wire \p_Val2_3_reg_381_pp0_iter4_reg_reg[10]_srl2_n_2 ;
  wire \p_Val2_3_reg_381_pp0_iter4_reg_reg[1]_srl2_n_2 ;
  wire \p_Val2_3_reg_381_pp0_iter4_reg_reg[2]_srl2_n_2 ;
  wire \p_Val2_3_reg_381_pp0_iter4_reg_reg[3]_srl2_n_2 ;
  wire \p_Val2_3_reg_381_pp0_iter4_reg_reg[4]_srl2_n_2 ;
  wire \p_Val2_3_reg_381_pp0_iter4_reg_reg[5]_srl2_n_2 ;
  wire \p_Val2_3_reg_381_pp0_iter4_reg_reg[6]_srl2_n_2 ;
  wire \p_Val2_3_reg_381_pp0_iter4_reg_reg[7]_srl2_n_2 ;
  wire \p_Val2_3_reg_381_pp0_iter4_reg_reg[8]_srl2_n_2 ;
  wire \p_Val2_3_reg_381_pp0_iter4_reg_reg[9]_srl2_n_2 ;
  wire [10:0]p_src1_V_V_dout;
  wire [10:0]p_src2_V_V_dout;
  wire phase_mat_V_V_full_n;
  wire \sel_tmp2_reg_413[0]_i_10_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_11_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_12_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_13_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_15_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_16_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_17_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_18_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_19_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_1_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_20_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_22_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_23_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_24_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_25_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_26_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_27_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_28_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_29_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_30_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_31_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_32_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_33_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_34_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_35_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_36_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_37_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_39_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_40_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_41_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_42_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_43_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_44_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_45_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_46_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_47_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_48_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_49_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_50_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_51_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_52_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_53_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_54_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_5_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_7_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_8_n_2 ;
  wire \sel_tmp2_reg_413[0]_i_9_n_2 ;
  wire \sel_tmp2_reg_413_reg[0]_i_14_n_2 ;
  wire \sel_tmp2_reg_413_reg[0]_i_14_n_3 ;
  wire \sel_tmp2_reg_413_reg[0]_i_14_n_4 ;
  wire \sel_tmp2_reg_413_reg[0]_i_14_n_5 ;
  wire \sel_tmp2_reg_413_reg[0]_i_21_n_2 ;
  wire \sel_tmp2_reg_413_reg[0]_i_21_n_3 ;
  wire \sel_tmp2_reg_413_reg[0]_i_21_n_4 ;
  wire \sel_tmp2_reg_413_reg[0]_i_21_n_5 ;
  wire \sel_tmp2_reg_413_reg[0]_i_38_n_2 ;
  wire \sel_tmp2_reg_413_reg[0]_i_38_n_3 ;
  wire \sel_tmp2_reg_413_reg[0]_i_38_n_4 ;
  wire \sel_tmp2_reg_413_reg[0]_i_38_n_5 ;
  wire \sel_tmp2_reg_413_reg[0]_i_3_n_3 ;
  wire \sel_tmp2_reg_413_reg[0]_i_3_n_4 ;
  wire \sel_tmp2_reg_413_reg[0]_i_3_n_5 ;
  wire \sel_tmp2_reg_413_reg[0]_i_4_n_2 ;
  wire \sel_tmp2_reg_413_reg[0]_i_4_n_3 ;
  wire \sel_tmp2_reg_413_reg[0]_i_4_n_4 ;
  wire \sel_tmp2_reg_413_reg[0]_i_4_n_5 ;
  wire \sel_tmp2_reg_413_reg[0]_i_6_n_2 ;
  wire \sel_tmp2_reg_413_reg[0]_i_6_n_3 ;
  wire \sel_tmp2_reg_413_reg[0]_i_6_n_4 ;
  wire \sel_tmp2_reg_413_reg[0]_i_6_n_5 ;
  wire t_V_10_reg_158;
  wire t_V_10_reg_1580;
  wire \t_V_10_reg_158[10]_i_4_n_2 ;
  wire \t_V_10_reg_158[10]_i_5_n_2 ;
  wire \t_V_10_reg_158[10]_i_6_n_2 ;
  wire \t_V_10_reg_158[10]_i_7_n_2 ;
  wire [10:0]t_V_10_reg_158_reg__0;
  wire t_V_reg_147;
  wire \t_V_reg_147_reg_n_2_[0] ;
  wire \t_V_reg_147_reg_n_2_[1] ;
  wire \t_V_reg_147_reg_n_2_[2] ;
  wire \t_V_reg_147_reg_n_2_[3] ;
  wire \t_V_reg_147_reg_n_2_[4] ;
  wire \t_V_reg_147_reg_n_2_[5] ;
  wire \t_V_reg_147_reg_n_2_[6] ;
  wire \t_V_reg_147_reg_n_2_[7] ;
  wire \t_V_reg_147_reg_n_2_[8] ;
  wire \t_V_reg_147_reg_n_2_[9] ;
  wire tg22x_1_reg_3920;
  wire [30:0]tg22x_1_reg_392_pp0_iter6_reg;
  wire tg22x_1_reg_392_reg_i_10_n_2;
  wire tg22x_1_reg_392_reg_i_11_n_2;
  wire tg22x_1_reg_392_reg_i_12_n_2;
  wire tg22x_1_reg_392_reg_i_13_n_2;
  wire tg22x_1_reg_392_reg_i_14_n_2;
  wire tg22x_1_reg_392_reg_i_15_n_2;
  wire tg22x_1_reg_392_reg_i_16_n_2;
  wire tg22x_1_reg_392_reg_i_4_n_5;
  wire tg22x_1_reg_392_reg_i_5_n_2;
  wire tg22x_1_reg_392_reg_i_5_n_3;
  wire tg22x_1_reg_392_reg_i_5_n_4;
  wire tg22x_1_reg_392_reg_i_5_n_5;
  wire tg22x_1_reg_392_reg_i_6_n_2;
  wire tg22x_1_reg_392_reg_i_6_n_3;
  wire tg22x_1_reg_392_reg_i_6_n_4;
  wire tg22x_1_reg_392_reg_i_6_n_5;
  wire tg22x_1_reg_392_reg_i_7_n_2;
  wire tg22x_1_reg_392_reg_i_8_n_2;
  wire tg22x_1_reg_392_reg_i_9_n_2;
  wire tg22x_1_reg_392_reg_n_100;
  wire tg22x_1_reg_392_reg_n_101;
  wire tg22x_1_reg_392_reg_n_102;
  wire tg22x_1_reg_392_reg_n_103;
  wire tg22x_1_reg_392_reg_n_104;
  wire tg22x_1_reg_392_reg_n_105;
  wire tg22x_1_reg_392_reg_n_106;
  wire tg22x_1_reg_392_reg_n_107;
  wire tg22x_1_reg_392_reg_n_77;
  wire tg22x_1_reg_392_reg_n_78;
  wire tg22x_1_reg_392_reg_n_79;
  wire tg22x_1_reg_392_reg_n_80;
  wire tg22x_1_reg_392_reg_n_81;
  wire tg22x_1_reg_392_reg_n_82;
  wire tg22x_1_reg_392_reg_n_83;
  wire tg22x_1_reg_392_reg_n_84;
  wire tg22x_1_reg_392_reg_n_85;
  wire tg22x_1_reg_392_reg_n_86;
  wire tg22x_1_reg_392_reg_n_87;
  wire tg22x_1_reg_392_reg_n_88;
  wire tg22x_1_reg_392_reg_n_89;
  wire tg22x_1_reg_392_reg_n_90;
  wire tg22x_1_reg_392_reg_n_91;
  wire tg22x_1_reg_392_reg_n_92;
  wire tg22x_1_reg_392_reg_n_93;
  wire tg22x_1_reg_392_reg_n_94;
  wire tg22x_1_reg_392_reg_n_95;
  wire tg22x_1_reg_392_reg_n_96;
  wire tg22x_1_reg_392_reg_n_97;
  wire tg22x_1_reg_392_reg_n_98;
  wire tg22x_1_reg_392_reg_n_99;
  wire [31:15]tg67x_fu_248_p2;
  wire [31:14]tg67x_reg_403;
  wire tg67x_reg_4030;
  wire \tg67x_reg_403[18]_i_2_n_2 ;
  wire \tg67x_reg_403[18]_i_3_n_2 ;
  wire \tg67x_reg_403[18]_i_4_n_2 ;
  wire \tg67x_reg_403[22]_i_2_n_2 ;
  wire \tg67x_reg_403[22]_i_3_n_2 ;
  wire \tg67x_reg_403[22]_i_4_n_2 ;
  wire \tg67x_reg_403[22]_i_5_n_2 ;
  wire \tg67x_reg_403[26]_i_2_n_2 ;
  wire \tg67x_reg_403[26]_i_3_n_2 ;
  wire \tg67x_reg_403[26]_i_4_n_2 ;
  wire \tg67x_reg_403[26]_i_5_n_2 ;
  wire \tg67x_reg_403_reg[18]_i_1_n_2 ;
  wire \tg67x_reg_403_reg[18]_i_1_n_3 ;
  wire \tg67x_reg_403_reg[18]_i_1_n_4 ;
  wire \tg67x_reg_403_reg[18]_i_1_n_5 ;
  wire \tg67x_reg_403_reg[22]_i_1_n_2 ;
  wire \tg67x_reg_403_reg[22]_i_1_n_3 ;
  wire \tg67x_reg_403_reg[22]_i_1_n_4 ;
  wire \tg67x_reg_403_reg[22]_i_1_n_5 ;
  wire \tg67x_reg_403_reg[26]_i_1_n_2 ;
  wire \tg67x_reg_403_reg[26]_i_1_n_3 ;
  wire \tg67x_reg_403_reg[26]_i_1_n_4 ;
  wire \tg67x_reg_403_reg[26]_i_1_n_5 ;
  wire \tg67x_reg_403_reg[30]_i_1_n_2 ;
  wire \tg67x_reg_403_reg[30]_i_1_n_3 ;
  wire \tg67x_reg_403_reg[30]_i_1_n_4 ;
  wire \tg67x_reg_403_reg[30]_i_1_n_5 ;
  wire tmp_29_fu_265_p2;
  wire tmp_29_reg_408;
  wire \tmp_29_reg_408[0]_i_1_n_2 ;
  wire [26:16]tmp_30_fu_241_p3;
  wire tmp_31_fu_270_p2;
  wire tmp_36_reg_3760;
  wire \tmp_5_reg_398[10]_i_3_n_2 ;
  wire \tmp_5_reg_398[10]_i_4_n_2 ;
  wire \tmp_5_reg_398[3]_i_2_n_2 ;
  wire \tmp_5_reg_398[3]_i_3_n_2 ;
  wire \tmp_5_reg_398[3]_i_4_n_2 ;
  wire \tmp_5_reg_398[3]_i_5_n_2 ;
  wire \tmp_5_reg_398[7]_i_2_n_2 ;
  wire \tmp_5_reg_398[7]_i_3_n_2 ;
  wire \tmp_5_reg_398[7]_i_4_n_2 ;
  wire \tmp_5_reg_398[7]_i_5_n_2 ;
  wire \tmp_5_reg_398_reg[10]_i_2_n_3 ;
  wire \tmp_5_reg_398_reg[10]_i_2_n_5 ;
  wire \tmp_5_reg_398_reg[10]_i_2_n_8 ;
  wire \tmp_5_reg_398_reg[10]_i_2_n_9 ;
  wire \tmp_5_reg_398_reg[3]_i_1_n_2 ;
  wire \tmp_5_reg_398_reg[3]_i_1_n_3 ;
  wire \tmp_5_reg_398_reg[3]_i_1_n_4 ;
  wire \tmp_5_reg_398_reg[3]_i_1_n_5 ;
  wire \tmp_5_reg_398_reg[3]_i_1_n_6 ;
  wire \tmp_5_reg_398_reg[3]_i_1_n_7 ;
  wire \tmp_5_reg_398_reg[3]_i_1_n_8 ;
  wire \tmp_5_reg_398_reg[3]_i_1_n_9 ;
  wire \tmp_5_reg_398_reg[7]_i_1_n_2 ;
  wire \tmp_5_reg_398_reg[7]_i_1_n_3 ;
  wire \tmp_5_reg_398_reg[7]_i_1_n_4 ;
  wire \tmp_5_reg_398_reg[7]_i_1_n_5 ;
  wire \tmp_5_reg_398_reg[7]_i_1_n_6 ;
  wire \tmp_5_reg_398_reg[7]_i_1_n_7 ;
  wire \tmp_5_reg_398_reg[7]_i_1_n_8 ;
  wire \tmp_5_reg_398_reg[7]_i_1_n_9 ;
  wire [14:0]tmp_V_18_reg_357;
  wire \tmp_V_18_reg_357_pp0_iter6_reg_reg[15]_srl5_n_2 ;
  wire [15:15]tmp_V_18_reg_357_pp0_iter7_reg;
  wire [14:0]tmp_V_19_reg_364;
  wire \tmp_V_19_reg_364_pp0_iter4_reg_reg[0]_srl3_n_2 ;
  wire \tmp_V_19_reg_364_pp0_iter4_reg_reg[14]_srl3_n_2 ;
  wire \tmp_V_19_reg_364_pp0_iter4_reg_reg[1]_srl3_n_2 ;
  wire \tmp_V_19_reg_364_pp0_iter4_reg_reg[2]_srl3_n_2 ;
  wire \tmp_V_19_reg_364_pp0_iter4_reg_reg[3]_srl3_n_2 ;
  wire \tmp_V_19_reg_364_pp0_iter4_reg_reg[4]_srl3_n_2 ;
  wire \tmp_V_19_reg_364_pp0_iter4_reg_reg[5]_srl3_n_2 ;
  wire \tmp_V_19_reg_364_pp0_iter4_reg_reg[6]_srl3_n_2 ;
  wire \tmp_V_19_reg_364_pp0_iter4_reg_reg[7]_srl3_n_2 ;
  wire \tmp_V_19_reg_364_pp0_iter4_reg_reg[8]_srl3_n_2 ;
  wire \tmp_V_19_reg_364_pp0_iter4_reg_reg[9]_srl3_n_2 ;
  wire [14:0]tmp_V_19_reg_364_pp0_iter5_reg;
  wire [15:15]tmp_V_19_reg_364_pp0_iter6_reg;
  wire [15:15]tmp_V_19_reg_364_pp0_iter7_reg;
  wire xFAngleKernel_U0_ap_ready;
  wire xFAngleKernel_U0_ap_start;
  wire xFAngleKernel_U0_p_src1_V_V_read;
  wire [25:15]ya_cast_fu_261_p1;
  wire [3:0]\NLW_sel_tmp2_reg_413_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:1]\NLW_sel_tmp2_reg_413_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp2_reg_413_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp2_reg_413_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp2_reg_413_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp2_reg_413_reg[0]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp2_reg_413_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp2_reg_413_reg[0]_i_6_O_UNCONNECTED ;
  wire NLW_tg22x_1_reg_392_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tg22x_1_reg_392_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tg22x_1_reg_392_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tg22x_1_reg_392_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tg22x_1_reg_392_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tg22x_1_reg_392_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tg22x_1_reg_392_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tg22x_1_reg_392_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tg22x_1_reg_392_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_tg22x_1_reg_392_reg_P_UNCONNECTED;
  wire [47:0]NLW_tg22x_1_reg_392_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_tg22x_1_reg_392_reg_i_4_CO_UNCONNECTED;
  wire [3:2]NLW_tg22x_1_reg_392_reg_i_4_O_UNCONNECTED;
  wire [3:1]\NLW_tg67x_reg_403_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tg67x_reg_403_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_5_reg_398_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_5_reg_398_reg[10]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hDCCD)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(tmp_29_reg_408),
        .I1(D[4]),
        .I2(tmp_V_19_reg_364_pp0_iter7_reg),
        .I3(tmp_V_18_reg_357_pp0_iter7_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(D[4]),
        .I1(tmp_29_reg_408),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hCDDC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(tmp_29_reg_408),
        .I1(D[4]),
        .I2(tmp_V_18_reg_357_pp0_iter7_reg),
        .I3(tmp_V_19_reg_364_pp0_iter7_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(tmp_V_19_reg_364_pp0_iter7_reg),
        .I1(tmp_V_18_reg_357_pp0_iter7_reg),
        .I2(D[4]),
        .I3(tmp_29_reg_408),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(phase_mat_V_V_full_n),
        .I1(ap_enable_reg_pp0_iter8_reg_n_2),
        .I2(exitcond_reg_348_pp0_iter7_reg),
        .I3(ap_enable_reg_pp0_iter2_i_2_n_2),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0009)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(tmp_V_19_reg_364_pp0_iter7_reg),
        .I1(tmp_V_18_reg_357_pp0_iter7_reg),
        .I2(D[4]),
        .I3(tmp_29_reg_408),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(xFAngleKernel_U0_ap_ready),
        .I1(xFAngleKernel_U0_ap_start),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ap_CS_fsm[0]_i_2__3 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_3__2_n_2 ),
        .I2(\t_V_reg_147_reg_n_2_[8] ),
        .I3(\t_V_reg_147_reg_n_2_[3] ),
        .I4(\t_V_reg_147_reg_n_2_[9] ),
        .I5(\t_V_reg_147_reg_n_2_[4] ),
        .O(xFAngleKernel_U0_ap_ready));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_CS_fsm_state12),
        .I1(xFAngleKernel_U0_ap_start),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(\ap_CS_fsm[3]_i_2__2_n_2 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_3__2_n_2 ),
        .I2(\t_V_reg_147_reg_n_2_[8] ),
        .I3(\t_V_reg_147_reg_n_2_[3] ),
        .I4(\t_V_reg_147_reg_n_2_[9] ),
        .I5(\t_V_reg_147_reg_n_2_[4] ),
        .O(ap_enable_reg_pp0_iter00));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \ap_CS_fsm[2]_i_3__2 
       (.I0(\t_V_reg_147_reg_n_2_[1] ),
        .I1(\t_V_reg_147_reg_n_2_[0] ),
        .I2(\t_V_reg_147_reg_n_2_[5] ),
        .I3(\t_V_reg_147_reg_n_2_[6] ),
        .I4(\t_V_reg_147_reg_n_2_[2] ),
        .I5(\t_V_reg_147_reg_n_2_[7] ),
        .O(\ap_CS_fsm[2]_i_3__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__2_n_2 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\t_V_10_reg_158[10]_i_4_n_2 ),
        .I3(ap_enable_reg_pp0_iter7),
        .I4(ap_enable_reg_pp0_iter8_reg_n_2),
        .I5(ap_enable_reg_pp0_iter2_i_2_n_2),
        .O(\ap_CS_fsm[3]_i_2__2_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state12),
        .R(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A800A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter00),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\t_V_10_reg_158[10]_i_4_n_2 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter2_i_2_n_2),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8888A000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\t_V_10_reg_158[10]_i_4_n_2 ),
        .I4(ap_enable_reg_pp0_iter2_i_2_n_2),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_enable_reg_pp0_iter2_i_2_n_2),
        .O(ap_block_pp0_stage0_subdone3_in));
  LUT6 #(
    .INIT(64'h040404FF04FF04FF)) 
    ap_enable_reg_pp0_iter2_i_2
       (.I0(exitcond_reg_348_pp0_iter7_reg),
        .I1(ap_enable_reg_pp0_iter8_reg_n_2),
        .I2(phase_mat_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter2_i_3_n_2),
        .I4(gradx2_mat_V_V_empty_n),
        .I5(grady2_mat_V_V_empty_n),
        .O(ap_enable_reg_pp0_iter2_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter2_i_3
       (.I0(\exitcond_reg_348_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .O(ap_enable_reg_pp0_iter2_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(ap_enable_reg_pp0_iter1_reg_n_2),
        .Q(ap_enable_reg_pp0_iter2),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(\ap_CS_fsm_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter8_i_1
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter8_reg_n_2),
        .I2(ap_enable_reg_pp0_iter2_i_2_n_2),
        .I3(ap_enable_reg_pp0_iter7),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter8_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter8_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter8_reg_n_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hF704)) 
    \exitcond_reg_348[0]_i_1 
       (.I0(\t_V_10_reg_158[10]_i_4_n_2 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_i_2_n_2),
        .I3(\exitcond_reg_348_reg_n_2_[0] ),
        .O(\exitcond_reg_348[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_reg_348_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_reg_348_reg_n_2_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_i_2_n_2),
        .I3(exitcond_reg_348_pp0_iter1_reg),
        .O(\exitcond_reg_348_pp0_iter1_reg[0]_i_1_n_2 ));
  FDRE \exitcond_reg_348_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_348_pp0_iter1_reg[0]_i_1_n_2 ),
        .Q(exitcond_reg_348_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/exitcond_reg_348_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/exitcond_reg_348_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \exitcond_reg_348_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(exitcond_reg_348_pp0_iter1_reg),
        .Q(\exitcond_reg_348_pp0_iter3_reg_reg[0]_srl2_n_2 ));
  FDRE \exitcond_reg_348_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\exitcond_reg_348_pp0_iter3_reg_reg[0]_srl2_n_2 ),
        .Q(exitcond_reg_348_pp0_iter4_reg),
        .R(1'b0));
  FDRE \exitcond_reg_348_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(exitcond_reg_348_pp0_iter4_reg),
        .Q(exitcond_reg_348_pp0_iter5_reg),
        .R(1'b0));
  FDRE \exitcond_reg_348_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(exitcond_reg_348_pp0_iter5_reg),
        .Q(exitcond_reg_348_pp0_iter6_reg),
        .R(1'b0));
  FDRE \exitcond_reg_348_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(exitcond_reg_348_pp0_iter6_reg),
        .Q(exitcond_reg_348_pp0_iter7_reg),
        .R(1'b0));
  FDRE \exitcond_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_348[0]_i_1_n_2 ),
        .Q(\exitcond_reg_348_reg_n_2_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_343[0]_i_1 
       (.I0(\t_V_reg_147_reg_n_2_[0] ),
        .O(i_V_fu_175_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_343[1]_i_1 
       (.I0(\t_V_reg_147_reg_n_2_[0] ),
        .I1(\t_V_reg_147_reg_n_2_[1] ),
        .O(i_V_fu_175_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_343[2]_i_1 
       (.I0(\t_V_reg_147_reg_n_2_[2] ),
        .I1(\t_V_reg_147_reg_n_2_[0] ),
        .I2(\t_V_reg_147_reg_n_2_[1] ),
        .O(i_V_fu_175_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_343[3]_i_1 
       (.I0(\t_V_reg_147_reg_n_2_[3] ),
        .I1(\t_V_reg_147_reg_n_2_[1] ),
        .I2(\t_V_reg_147_reg_n_2_[0] ),
        .I3(\t_V_reg_147_reg_n_2_[2] ),
        .O(i_V_fu_175_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_343[4]_i_1 
       (.I0(\t_V_reg_147_reg_n_2_[4] ),
        .I1(\t_V_reg_147_reg_n_2_[2] ),
        .I2(\t_V_reg_147_reg_n_2_[0] ),
        .I3(\t_V_reg_147_reg_n_2_[1] ),
        .I4(\t_V_reg_147_reg_n_2_[3] ),
        .O(i_V_fu_175_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_343[5]_i_1 
       (.I0(\t_V_reg_147_reg_n_2_[3] ),
        .I1(\t_V_reg_147_reg_n_2_[1] ),
        .I2(\t_V_reg_147_reg_n_2_[0] ),
        .I3(\t_V_reg_147_reg_n_2_[2] ),
        .I4(\t_V_reg_147_reg_n_2_[4] ),
        .I5(\t_V_reg_147_reg_n_2_[5] ),
        .O(i_V_fu_175_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_343[6]_i_1 
       (.I0(\t_V_reg_147_reg_n_2_[6] ),
        .I1(\i_V_reg_343[9]_i_2_n_2 ),
        .O(i_V_fu_175_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_343[7]_i_1 
       (.I0(\t_V_reg_147_reg_n_2_[7] ),
        .I1(\i_V_reg_343[9]_i_2_n_2 ),
        .I2(\t_V_reg_147_reg_n_2_[6] ),
        .O(i_V_fu_175_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_343[8]_i_1 
       (.I0(\t_V_reg_147_reg_n_2_[8] ),
        .I1(\t_V_reg_147_reg_n_2_[6] ),
        .I2(\i_V_reg_343[9]_i_2_n_2 ),
        .I3(\t_V_reg_147_reg_n_2_[7] ),
        .O(i_V_fu_175_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_343[9]_i_1 
       (.I0(\t_V_reg_147_reg_n_2_[9] ),
        .I1(\t_V_reg_147_reg_n_2_[7] ),
        .I2(\i_V_reg_343[9]_i_2_n_2 ),
        .I3(\t_V_reg_147_reg_n_2_[6] ),
        .I4(\t_V_reg_147_reg_n_2_[8] ),
        .O(i_V_fu_175_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_343[9]_i_2 
       (.I0(\t_V_reg_147_reg_n_2_[5] ),
        .I1(\t_V_reg_147_reg_n_2_[4] ),
        .I2(\t_V_reg_147_reg_n_2_[2] ),
        .I3(\t_V_reg_147_reg_n_2_[0] ),
        .I4(\t_V_reg_147_reg_n_2_[1] ),
        .I5(\t_V_reg_147_reg_n_2_[3] ),
        .O(\i_V_reg_343[9]_i_2_n_2 ));
  FDRE \i_V_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_175_p2[0]),
        .Q(i_V_reg_343[0]),
        .R(1'b0));
  FDRE \i_V_reg_343_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_175_p2[1]),
        .Q(i_V_reg_343[1]),
        .R(1'b0));
  FDRE \i_V_reg_343_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_175_p2[2]),
        .Q(i_V_reg_343[2]),
        .R(1'b0));
  FDRE \i_V_reg_343_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_175_p2[3]),
        .Q(i_V_reg_343[3]),
        .R(1'b0));
  FDRE \i_V_reg_343_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_175_p2[4]),
        .Q(i_V_reg_343[4]),
        .R(1'b0));
  FDRE \i_V_reg_343_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_175_p2[5]),
        .Q(i_V_reg_343[5]),
        .R(1'b0));
  FDRE \i_V_reg_343_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_175_p2[6]),
        .Q(i_V_reg_343[6]),
        .R(1'b0));
  FDRE \i_V_reg_343_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_175_p2[7]),
        .Q(i_V_reg_343[7]),
        .R(1'b0));
  FDRE \i_V_reg_343_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_175_p2[8]),
        .Q(i_V_reg_343[8]),
        .R(1'b0));
  FDRE \i_V_reg_343_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_175_p2[9]),
        .Q(i_V_reg_343[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter2_i_2_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(\exitcond_reg_348_reg_n_2_[0] ),
        .O(xFAngleKernel_U0_p_src1_V_V_read));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mOutPtr[1]_i_2__4 
       (.I0(ap_enable_reg_pp0_iter2_i_2_n_2),
        .I1(exitcond_reg_348_pp0_iter7_reg),
        .I2(ap_enable_reg_pp0_iter8_reg_n_2),
        .I3(phase_mat_V_V_full_n),
        .O(\exitcond_reg_348_pp0_iter7_reg_reg[0]_0 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \p_Val2_3_reg_381_pp0_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(p_Val2_3_reg_381[0]),
        .Q(\p_Val2_3_reg_381_pp0_iter4_reg_reg[0]_srl2_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[10]_srl2 " *) 
  SRL16E \p_Val2_3_reg_381_pp0_iter4_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(p_Val2_3_reg_381[10]),
        .Q(\p_Val2_3_reg_381_pp0_iter4_reg_reg[10]_srl2_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[1]_srl2 " *) 
  SRL16E \p_Val2_3_reg_381_pp0_iter4_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(p_Val2_3_reg_381[1]),
        .Q(\p_Val2_3_reg_381_pp0_iter4_reg_reg[1]_srl2_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[2]_srl2 " *) 
  SRL16E \p_Val2_3_reg_381_pp0_iter4_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(p_Val2_3_reg_381[2]),
        .Q(\p_Val2_3_reg_381_pp0_iter4_reg_reg[2]_srl2_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[3]_srl2 " *) 
  SRL16E \p_Val2_3_reg_381_pp0_iter4_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(p_Val2_3_reg_381[3]),
        .Q(\p_Val2_3_reg_381_pp0_iter4_reg_reg[3]_srl2_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[4]_srl2 " *) 
  SRL16E \p_Val2_3_reg_381_pp0_iter4_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(p_Val2_3_reg_381[4]),
        .Q(\p_Val2_3_reg_381_pp0_iter4_reg_reg[4]_srl2_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[5]_srl2 " *) 
  SRL16E \p_Val2_3_reg_381_pp0_iter4_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(p_Val2_3_reg_381[5]),
        .Q(\p_Val2_3_reg_381_pp0_iter4_reg_reg[5]_srl2_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[6]_srl2 " *) 
  SRL16E \p_Val2_3_reg_381_pp0_iter4_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(p_Val2_3_reg_381[6]),
        .Q(\p_Val2_3_reg_381_pp0_iter4_reg_reg[6]_srl2_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[7]_srl2 " *) 
  SRL16E \p_Val2_3_reg_381_pp0_iter4_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(p_Val2_3_reg_381[7]),
        .Q(\p_Val2_3_reg_381_pp0_iter4_reg_reg[7]_srl2_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[8]_srl2 " *) 
  SRL16E \p_Val2_3_reg_381_pp0_iter4_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(p_Val2_3_reg_381[8]),
        .Q(\p_Val2_3_reg_381_pp0_iter4_reg_reg[8]_srl2_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[9]_srl2 " *) 
  SRL16E \p_Val2_3_reg_381_pp0_iter4_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(p_Val2_3_reg_381[9]),
        .Q(\p_Val2_3_reg_381_pp0_iter4_reg_reg[9]_srl2_n_2 ));
  FDRE \p_Val2_3_reg_381_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\p_Val2_3_reg_381_pp0_iter4_reg_reg[0]_srl2_n_2 ),
        .Q(tmp_30_fu_241_p3[16]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_pp0_iter5_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\p_Val2_3_reg_381_pp0_iter4_reg_reg[10]_srl2_n_2 ),
        .Q(tmp_30_fu_241_p3[26]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_pp0_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\p_Val2_3_reg_381_pp0_iter4_reg_reg[1]_srl2_n_2 ),
        .Q(tmp_30_fu_241_p3[17]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\p_Val2_3_reg_381_pp0_iter4_reg_reg[2]_srl2_n_2 ),
        .Q(tmp_30_fu_241_p3[18]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_pp0_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\p_Val2_3_reg_381_pp0_iter4_reg_reg[3]_srl2_n_2 ),
        .Q(tmp_30_fu_241_p3[19]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\p_Val2_3_reg_381_pp0_iter4_reg_reg[4]_srl2_n_2 ),
        .Q(tmp_30_fu_241_p3[20]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_pp0_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\p_Val2_3_reg_381_pp0_iter4_reg_reg[5]_srl2_n_2 ),
        .Q(tmp_30_fu_241_p3[21]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\p_Val2_3_reg_381_pp0_iter4_reg_reg[6]_srl2_n_2 ),
        .Q(tmp_30_fu_241_p3[22]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_pp0_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\p_Val2_3_reg_381_pp0_iter4_reg_reg[7]_srl2_n_2 ),
        .Q(tmp_30_fu_241_p3[23]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_pp0_iter5_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\p_Val2_3_reg_381_pp0_iter4_reg_reg[8]_srl2_n_2 ),
        .Q(tmp_30_fu_241_p3[24]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_pp0_iter5_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\p_Val2_3_reg_381_pp0_iter4_reg_reg[9]_srl2_n_2 ),
        .Q(tmp_30_fu_241_p3[25]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3810),
        .D(p_0_in[0]),
        .Q(p_Val2_3_reg_381[0]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3810),
        .D(p_0_in[10]),
        .Q(p_Val2_3_reg_381[10]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3810),
        .D(p_0_in[1]),
        .Q(p_Val2_3_reg_381[1]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3810),
        .D(p_0_in[2]),
        .Q(p_Val2_3_reg_381[2]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3810),
        .D(p_0_in[3]),
        .Q(p_Val2_3_reg_381[3]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3810),
        .D(p_0_in[4]),
        .Q(p_Val2_3_reg_381[4]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3810),
        .D(p_0_in[5]),
        .Q(p_Val2_3_reg_381[5]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3810),
        .D(p_0_in[6]),
        .Q(p_Val2_3_reg_381[6]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3810),
        .D(p_0_in[7]),
        .Q(p_Val2_3_reg_381[7]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3810),
        .D(p_0_in[8]),
        .Q(p_Val2_3_reg_381[8]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_381_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_3810),
        .D(p_0_in[9]),
        .Q(p_Val2_3_reg_381[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF20002)) 
    \sel_tmp2_reg_413[0]_i_1 
       (.I0(tmp_31_fu_270_p2),
        .I1(tmp_29_fu_265_p2),
        .I2(exitcond_reg_348_pp0_iter6_reg),
        .I3(ap_enable_reg_pp0_iter2_i_2_n_2),
        .I4(D[4]),
        .O(\sel_tmp2_reg_413[0]_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sel_tmp2_reg_413[0]_i_10 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[30]),
        .O(\sel_tmp2_reg_413[0]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp2_reg_413[0]_i_11 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[28]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[29]),
        .O(\sel_tmp2_reg_413[0]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp2_reg_413[0]_i_12 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[26]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[27]),
        .O(\sel_tmp2_reg_413[0]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp2_reg_413[0]_i_13 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[24]),
        .I1(ya_cast_fu_261_p1[24]),
        .I2(tg22x_1_reg_392_pp0_iter6_reg[25]),
        .I3(ya_cast_fu_261_p1[25]),
        .O(\sel_tmp2_reg_413[0]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp2_reg_413[0]_i_15 
       (.I0(ya_cast_fu_261_p1[24]),
        .I1(tg67x_reg_403[24]),
        .I2(tg67x_reg_403[25]),
        .I3(ya_cast_fu_261_p1[25]),
        .O(\sel_tmp2_reg_413[0]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp2_reg_413[0]_i_16 
       (.I0(ya_cast_fu_261_p1[22]),
        .I1(tg67x_reg_403[22]),
        .I2(tg67x_reg_403[23]),
        .I3(ya_cast_fu_261_p1[23]),
        .O(\sel_tmp2_reg_413[0]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp2_reg_413[0]_i_17 
       (.I0(tg67x_reg_403[28]),
        .I1(tg67x_reg_403[29]),
        .O(\sel_tmp2_reg_413[0]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp2_reg_413[0]_i_18 
       (.I0(tg67x_reg_403[26]),
        .I1(tg67x_reg_403[27]),
        .O(\sel_tmp2_reg_413[0]_i_18_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp2_reg_413[0]_i_19 
       (.I0(ya_cast_fu_261_p1[24]),
        .I1(tg67x_reg_403[24]),
        .I2(ya_cast_fu_261_p1[25]),
        .I3(tg67x_reg_403[25]),
        .O(\sel_tmp2_reg_413[0]_i_19_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp2_reg_413[0]_i_20 
       (.I0(ya_cast_fu_261_p1[22]),
        .I1(tg67x_reg_403[22]),
        .I2(ya_cast_fu_261_p1[23]),
        .I3(tg67x_reg_403[23]),
        .O(\sel_tmp2_reg_413[0]_i_20_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp2_reg_413[0]_i_22 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[22]),
        .I1(ya_cast_fu_261_p1[22]),
        .I2(ya_cast_fu_261_p1[23]),
        .I3(tg22x_1_reg_392_pp0_iter6_reg[23]),
        .O(\sel_tmp2_reg_413[0]_i_22_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp2_reg_413[0]_i_23 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[20]),
        .I1(ya_cast_fu_261_p1[20]),
        .I2(ya_cast_fu_261_p1[21]),
        .I3(tg22x_1_reg_392_pp0_iter6_reg[21]),
        .O(\sel_tmp2_reg_413[0]_i_23_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp2_reg_413[0]_i_24 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[18]),
        .I1(ya_cast_fu_261_p1[18]),
        .I2(ya_cast_fu_261_p1[19]),
        .I3(tg22x_1_reg_392_pp0_iter6_reg[19]),
        .O(\sel_tmp2_reg_413[0]_i_24_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp2_reg_413[0]_i_25 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[16]),
        .I1(ya_cast_fu_261_p1[16]),
        .I2(ya_cast_fu_261_p1[17]),
        .I3(tg22x_1_reg_392_pp0_iter6_reg[17]),
        .O(\sel_tmp2_reg_413[0]_i_25_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp2_reg_413[0]_i_26 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[22]),
        .I1(ya_cast_fu_261_p1[22]),
        .I2(tg22x_1_reg_392_pp0_iter6_reg[23]),
        .I3(ya_cast_fu_261_p1[23]),
        .O(\sel_tmp2_reg_413[0]_i_26_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp2_reg_413[0]_i_27 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[20]),
        .I1(ya_cast_fu_261_p1[20]),
        .I2(tg22x_1_reg_392_pp0_iter6_reg[21]),
        .I3(ya_cast_fu_261_p1[21]),
        .O(\sel_tmp2_reg_413[0]_i_27_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp2_reg_413[0]_i_28 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[18]),
        .I1(ya_cast_fu_261_p1[18]),
        .I2(tg22x_1_reg_392_pp0_iter6_reg[19]),
        .I3(ya_cast_fu_261_p1[19]),
        .O(\sel_tmp2_reg_413[0]_i_28_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp2_reg_413[0]_i_29 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[16]),
        .I1(ya_cast_fu_261_p1[16]),
        .I2(tg22x_1_reg_392_pp0_iter6_reg[17]),
        .I3(ya_cast_fu_261_p1[17]),
        .O(\sel_tmp2_reg_413[0]_i_29_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp2_reg_413[0]_i_30 
       (.I0(ya_cast_fu_261_p1[20]),
        .I1(tg67x_reg_403[20]),
        .I2(tg67x_reg_403[21]),
        .I3(ya_cast_fu_261_p1[21]),
        .O(\sel_tmp2_reg_413[0]_i_30_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp2_reg_413[0]_i_31 
       (.I0(ya_cast_fu_261_p1[18]),
        .I1(tg67x_reg_403[18]),
        .I2(tg67x_reg_403[19]),
        .I3(ya_cast_fu_261_p1[19]),
        .O(\sel_tmp2_reg_413[0]_i_31_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp2_reg_413[0]_i_32 
       (.I0(ya_cast_fu_261_p1[16]),
        .I1(tg67x_reg_403[16]),
        .I2(tg67x_reg_403[17]),
        .I3(ya_cast_fu_261_p1[17]),
        .O(\sel_tmp2_reg_413[0]_i_32_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sel_tmp2_reg_413[0]_i_33 
       (.I0(ya_cast_fu_261_p1[15]),
        .I1(tg67x_reg_403[15]),
        .O(\sel_tmp2_reg_413[0]_i_33_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp2_reg_413[0]_i_34 
       (.I0(ya_cast_fu_261_p1[20]),
        .I1(tg67x_reg_403[20]),
        .I2(ya_cast_fu_261_p1[21]),
        .I3(tg67x_reg_403[21]),
        .O(\sel_tmp2_reg_413[0]_i_34_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp2_reg_413[0]_i_35 
       (.I0(ya_cast_fu_261_p1[18]),
        .I1(tg67x_reg_403[18]),
        .I2(ya_cast_fu_261_p1[19]),
        .I3(tg67x_reg_403[19]),
        .O(\sel_tmp2_reg_413[0]_i_35_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp2_reg_413[0]_i_36 
       (.I0(ya_cast_fu_261_p1[16]),
        .I1(tg67x_reg_403[16]),
        .I2(ya_cast_fu_261_p1[17]),
        .I3(tg67x_reg_403[17]),
        .O(\sel_tmp2_reg_413[0]_i_36_n_2 ));
  LUT3 #(
    .INIT(8'h09)) 
    \sel_tmp2_reg_413[0]_i_37 
       (.I0(ya_cast_fu_261_p1[15]),
        .I1(tg67x_reg_403[15]),
        .I2(tg67x_reg_403[14]),
        .O(\sel_tmp2_reg_413[0]_i_37_n_2 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \sel_tmp2_reg_413[0]_i_39 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[14]),
        .I1(ya_cast_fu_261_p1[15]),
        .I2(tg22x_1_reg_392_pp0_iter6_reg[15]),
        .O(\sel_tmp2_reg_413[0]_i_39_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sel_tmp2_reg_413[0]_i_40 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[12]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[13]),
        .O(\sel_tmp2_reg_413[0]_i_40_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sel_tmp2_reg_413[0]_i_41 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[10]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[11]),
        .O(\sel_tmp2_reg_413[0]_i_41_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sel_tmp2_reg_413[0]_i_42 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[8]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[9]),
        .O(\sel_tmp2_reg_413[0]_i_42_n_2 ));
  LUT3 #(
    .INIT(8'h09)) 
    \sel_tmp2_reg_413[0]_i_43 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[15]),
        .I1(ya_cast_fu_261_p1[15]),
        .I2(tg22x_1_reg_392_pp0_iter6_reg[14]),
        .O(\sel_tmp2_reg_413[0]_i_43_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp2_reg_413[0]_i_44 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[12]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[13]),
        .O(\sel_tmp2_reg_413[0]_i_44_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp2_reg_413[0]_i_45 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[10]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[11]),
        .O(\sel_tmp2_reg_413[0]_i_45_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp2_reg_413[0]_i_46 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[8]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[9]),
        .O(\sel_tmp2_reg_413[0]_i_46_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sel_tmp2_reg_413[0]_i_47 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[6]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[7]),
        .O(\sel_tmp2_reg_413[0]_i_47_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sel_tmp2_reg_413[0]_i_48 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[4]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[5]),
        .O(\sel_tmp2_reg_413[0]_i_48_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sel_tmp2_reg_413[0]_i_49 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[2]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[3]),
        .O(\sel_tmp2_reg_413[0]_i_49_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp2_reg_413[0]_i_5 
       (.I0(tg67x_reg_403[30]),
        .I1(tg67x_reg_403[31]),
        .O(\sel_tmp2_reg_413[0]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sel_tmp2_reg_413[0]_i_50 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[0]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[1]),
        .O(\sel_tmp2_reg_413[0]_i_50_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp2_reg_413[0]_i_51 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[6]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[7]),
        .O(\sel_tmp2_reg_413[0]_i_51_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp2_reg_413[0]_i_52 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[4]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[5]),
        .O(\sel_tmp2_reg_413[0]_i_52_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp2_reg_413[0]_i_53 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[2]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[3]),
        .O(\sel_tmp2_reg_413[0]_i_53_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp2_reg_413[0]_i_54 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[0]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[1]),
        .O(\sel_tmp2_reg_413[0]_i_54_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sel_tmp2_reg_413[0]_i_7 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[28]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[29]),
        .O(\sel_tmp2_reg_413[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sel_tmp2_reg_413[0]_i_8 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[26]),
        .I1(tg22x_1_reg_392_pp0_iter6_reg[27]),
        .O(\sel_tmp2_reg_413[0]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp2_reg_413[0]_i_9 
       (.I0(tg22x_1_reg_392_pp0_iter6_reg[24]),
        .I1(ya_cast_fu_261_p1[24]),
        .I2(ya_cast_fu_261_p1[25]),
        .I3(tg22x_1_reg_392_pp0_iter6_reg[25]),
        .O(\sel_tmp2_reg_413[0]_i_9_n_2 ));
  FDRE \sel_tmp2_reg_413_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sel_tmp2_reg_413[0]_i_1_n_2 ),
        .Q(D[4]),
        .R(1'b0));
  CARRY4 \sel_tmp2_reg_413_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\sel_tmp2_reg_413_reg[0]_i_14_n_2 ,\sel_tmp2_reg_413_reg[0]_i_14_n_3 ,\sel_tmp2_reg_413_reg[0]_i_14_n_4 ,\sel_tmp2_reg_413_reg[0]_i_14_n_5 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp2_reg_413[0]_i_30_n_2 ,\sel_tmp2_reg_413[0]_i_31_n_2 ,\sel_tmp2_reg_413[0]_i_32_n_2 ,\sel_tmp2_reg_413[0]_i_33_n_2 }),
        .O(\NLW_sel_tmp2_reg_413_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\sel_tmp2_reg_413[0]_i_34_n_2 ,\sel_tmp2_reg_413[0]_i_35_n_2 ,\sel_tmp2_reg_413[0]_i_36_n_2 ,\sel_tmp2_reg_413[0]_i_37_n_2 }));
  CARRY4 \sel_tmp2_reg_413_reg[0]_i_2 
       (.CI(\sel_tmp2_reg_413_reg[0]_i_4_n_2 ),
        .CO({\NLW_sel_tmp2_reg_413_reg[0]_i_2_CO_UNCONNECTED [3:1],tmp_31_fu_270_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tg67x_reg_403[31]}),
        .O(\NLW_sel_tmp2_reg_413_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\sel_tmp2_reg_413[0]_i_5_n_2 }));
  CARRY4 \sel_tmp2_reg_413_reg[0]_i_21 
       (.CI(\sel_tmp2_reg_413_reg[0]_i_38_n_2 ),
        .CO({\sel_tmp2_reg_413_reg[0]_i_21_n_2 ,\sel_tmp2_reg_413_reg[0]_i_21_n_3 ,\sel_tmp2_reg_413_reg[0]_i_21_n_4 ,\sel_tmp2_reg_413_reg[0]_i_21_n_5 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp2_reg_413[0]_i_39_n_2 ,\sel_tmp2_reg_413[0]_i_40_n_2 ,\sel_tmp2_reg_413[0]_i_41_n_2 ,\sel_tmp2_reg_413[0]_i_42_n_2 }),
        .O(\NLW_sel_tmp2_reg_413_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\sel_tmp2_reg_413[0]_i_43_n_2 ,\sel_tmp2_reg_413[0]_i_44_n_2 ,\sel_tmp2_reg_413[0]_i_45_n_2 ,\sel_tmp2_reg_413[0]_i_46_n_2 }));
  CARRY4 \sel_tmp2_reg_413_reg[0]_i_3 
       (.CI(\sel_tmp2_reg_413_reg[0]_i_6_n_2 ),
        .CO({tmp_29_fu_265_p2,\sel_tmp2_reg_413_reg[0]_i_3_n_3 ,\sel_tmp2_reg_413_reg[0]_i_3_n_4 ,\sel_tmp2_reg_413_reg[0]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({tg22x_1_reg_392_pp0_iter6_reg[30],\sel_tmp2_reg_413[0]_i_7_n_2 ,\sel_tmp2_reg_413[0]_i_8_n_2 ,\sel_tmp2_reg_413[0]_i_9_n_2 }),
        .O(\NLW_sel_tmp2_reg_413_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\sel_tmp2_reg_413[0]_i_10_n_2 ,\sel_tmp2_reg_413[0]_i_11_n_2 ,\sel_tmp2_reg_413[0]_i_12_n_2 ,\sel_tmp2_reg_413[0]_i_13_n_2 }));
  CARRY4 \sel_tmp2_reg_413_reg[0]_i_38 
       (.CI(1'b0),
        .CO({\sel_tmp2_reg_413_reg[0]_i_38_n_2 ,\sel_tmp2_reg_413_reg[0]_i_38_n_3 ,\sel_tmp2_reg_413_reg[0]_i_38_n_4 ,\sel_tmp2_reg_413_reg[0]_i_38_n_5 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp2_reg_413[0]_i_47_n_2 ,\sel_tmp2_reg_413[0]_i_48_n_2 ,\sel_tmp2_reg_413[0]_i_49_n_2 ,\sel_tmp2_reg_413[0]_i_50_n_2 }),
        .O(\NLW_sel_tmp2_reg_413_reg[0]_i_38_O_UNCONNECTED [3:0]),
        .S({\sel_tmp2_reg_413[0]_i_51_n_2 ,\sel_tmp2_reg_413[0]_i_52_n_2 ,\sel_tmp2_reg_413[0]_i_53_n_2 ,\sel_tmp2_reg_413[0]_i_54_n_2 }));
  CARRY4 \sel_tmp2_reg_413_reg[0]_i_4 
       (.CI(\sel_tmp2_reg_413_reg[0]_i_14_n_2 ),
        .CO({\sel_tmp2_reg_413_reg[0]_i_4_n_2 ,\sel_tmp2_reg_413_reg[0]_i_4_n_3 ,\sel_tmp2_reg_413_reg[0]_i_4_n_4 ,\sel_tmp2_reg_413_reg[0]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sel_tmp2_reg_413[0]_i_15_n_2 ,\sel_tmp2_reg_413[0]_i_16_n_2 }),
        .O(\NLW_sel_tmp2_reg_413_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\sel_tmp2_reg_413[0]_i_17_n_2 ,\sel_tmp2_reg_413[0]_i_18_n_2 ,\sel_tmp2_reg_413[0]_i_19_n_2 ,\sel_tmp2_reg_413[0]_i_20_n_2 }));
  CARRY4 \sel_tmp2_reg_413_reg[0]_i_6 
       (.CI(\sel_tmp2_reg_413_reg[0]_i_21_n_2 ),
        .CO({\sel_tmp2_reg_413_reg[0]_i_6_n_2 ,\sel_tmp2_reg_413_reg[0]_i_6_n_3 ,\sel_tmp2_reg_413_reg[0]_i_6_n_4 ,\sel_tmp2_reg_413_reg[0]_i_6_n_5 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp2_reg_413[0]_i_22_n_2 ,\sel_tmp2_reg_413[0]_i_23_n_2 ,\sel_tmp2_reg_413[0]_i_24_n_2 ,\sel_tmp2_reg_413[0]_i_25_n_2 }),
        .O(\NLW_sel_tmp2_reg_413_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\sel_tmp2_reg_413[0]_i_26_n_2 ,\sel_tmp2_reg_413[0]_i_27_n_2 ,\sel_tmp2_reg_413[0]_i_28_n_2 ,\sel_tmp2_reg_413[0]_i_29_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_10_reg_158[0]_i_1 
       (.I0(t_V_10_reg_158_reg__0[0]),
        .O(j_V_fu_187_p2[0]));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \t_V_10_reg_158[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_i_2_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\t_V_10_reg_158[10]_i_4_n_2 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter00),
        .O(t_V_10_reg_158));
  LUT4 #(
    .INIT(16'h4000)) 
    \t_V_10_reg_158[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_i_2_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\t_V_10_reg_158[10]_i_4_n_2 ),
        .I3(ap_enable_reg_pp0_iter0),
        .O(t_V_10_reg_1580));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_10_reg_158[10]_i_3 
       (.I0(t_V_10_reg_158_reg__0[10]),
        .I1(t_V_10_reg_158_reg__0[8]),
        .I2(t_V_10_reg_158_reg__0[6]),
        .I3(\t_V_10_reg_158[10]_i_5_n_2 ),
        .I4(t_V_10_reg_158_reg__0[7]),
        .I5(t_V_10_reg_158_reg__0[9]),
        .O(j_V_fu_187_p2[10]));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \t_V_10_reg_158[10]_i_4 
       (.I0(t_V_10_reg_158_reg__0[9]),
        .I1(t_V_10_reg_158_reg__0[8]),
        .I2(t_V_10_reg_158_reg__0[2]),
        .I3(\t_V_10_reg_158[10]_i_6_n_2 ),
        .I4(\t_V_10_reg_158[10]_i_7_n_2 ),
        .O(\t_V_10_reg_158[10]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_10_reg_158[10]_i_5 
       (.I0(t_V_10_reg_158_reg__0[5]),
        .I1(t_V_10_reg_158_reg__0[4]),
        .I2(t_V_10_reg_158_reg__0[2]),
        .I3(t_V_10_reg_158_reg__0[0]),
        .I4(t_V_10_reg_158_reg__0[1]),
        .I5(t_V_10_reg_158_reg__0[3]),
        .O(\t_V_10_reg_158[10]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \t_V_10_reg_158[10]_i_6 
       (.I0(t_V_10_reg_158_reg__0[10]),
        .I1(t_V_10_reg_158_reg__0[3]),
        .I2(t_V_10_reg_158_reg__0[4]),
        .I3(t_V_10_reg_158_reg__0[1]),
        .O(\t_V_10_reg_158[10]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \t_V_10_reg_158[10]_i_7 
       (.I0(t_V_10_reg_158_reg__0[6]),
        .I1(t_V_10_reg_158_reg__0[5]),
        .I2(t_V_10_reg_158_reg__0[7]),
        .I3(t_V_10_reg_158_reg__0[0]),
        .O(\t_V_10_reg_158[10]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_10_reg_158[1]_i_1 
       (.I0(t_V_10_reg_158_reg__0[0]),
        .I1(t_V_10_reg_158_reg__0[1]),
        .O(j_V_fu_187_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_10_reg_158[2]_i_1 
       (.I0(t_V_10_reg_158_reg__0[2]),
        .I1(t_V_10_reg_158_reg__0[0]),
        .I2(t_V_10_reg_158_reg__0[1]),
        .O(j_V_fu_187_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_10_reg_158[3]_i_1 
       (.I0(t_V_10_reg_158_reg__0[3]),
        .I1(t_V_10_reg_158_reg__0[1]),
        .I2(t_V_10_reg_158_reg__0[0]),
        .I3(t_V_10_reg_158_reg__0[2]),
        .O(j_V_fu_187_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_10_reg_158[4]_i_1 
       (.I0(t_V_10_reg_158_reg__0[4]),
        .I1(t_V_10_reg_158_reg__0[2]),
        .I2(t_V_10_reg_158_reg__0[0]),
        .I3(t_V_10_reg_158_reg__0[1]),
        .I4(t_V_10_reg_158_reg__0[3]),
        .O(j_V_fu_187_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_10_reg_158[5]_i_1 
       (.I0(t_V_10_reg_158_reg__0[3]),
        .I1(t_V_10_reg_158_reg__0[1]),
        .I2(t_V_10_reg_158_reg__0[0]),
        .I3(t_V_10_reg_158_reg__0[2]),
        .I4(t_V_10_reg_158_reg__0[4]),
        .I5(t_V_10_reg_158_reg__0[5]),
        .O(j_V_fu_187_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_10_reg_158[6]_i_1 
       (.I0(t_V_10_reg_158_reg__0[6]),
        .I1(\t_V_10_reg_158[10]_i_5_n_2 ),
        .O(j_V_fu_187_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_10_reg_158[7]_i_1 
       (.I0(t_V_10_reg_158_reg__0[7]),
        .I1(\t_V_10_reg_158[10]_i_5_n_2 ),
        .I2(t_V_10_reg_158_reg__0[6]),
        .O(j_V_fu_187_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_10_reg_158[8]_i_1 
       (.I0(t_V_10_reg_158_reg__0[8]),
        .I1(t_V_10_reg_158_reg__0[6]),
        .I2(\t_V_10_reg_158[10]_i_5_n_2 ),
        .I3(t_V_10_reg_158_reg__0[7]),
        .O(j_V_fu_187_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_10_reg_158[9]_i_1 
       (.I0(t_V_10_reg_158_reg__0[9]),
        .I1(t_V_10_reg_158_reg__0[7]),
        .I2(\t_V_10_reg_158[10]_i_5_n_2 ),
        .I3(t_V_10_reg_158_reg__0[6]),
        .I4(t_V_10_reg_158_reg__0[8]),
        .O(j_V_fu_187_p2[9]));
  FDRE \t_V_10_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(t_V_10_reg_1580),
        .D(j_V_fu_187_p2[0]),
        .Q(t_V_10_reg_158_reg__0[0]),
        .R(t_V_10_reg_158));
  FDRE \t_V_10_reg_158_reg[10] 
       (.C(ap_clk),
        .CE(t_V_10_reg_1580),
        .D(j_V_fu_187_p2[10]),
        .Q(t_V_10_reg_158_reg__0[10]),
        .R(t_V_10_reg_158));
  FDRE \t_V_10_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(t_V_10_reg_1580),
        .D(j_V_fu_187_p2[1]),
        .Q(t_V_10_reg_158_reg__0[1]),
        .R(t_V_10_reg_158));
  FDRE \t_V_10_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(t_V_10_reg_1580),
        .D(j_V_fu_187_p2[2]),
        .Q(t_V_10_reg_158_reg__0[2]),
        .R(t_V_10_reg_158));
  FDRE \t_V_10_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(t_V_10_reg_1580),
        .D(j_V_fu_187_p2[3]),
        .Q(t_V_10_reg_158_reg__0[3]),
        .R(t_V_10_reg_158));
  FDRE \t_V_10_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(t_V_10_reg_1580),
        .D(j_V_fu_187_p2[4]),
        .Q(t_V_10_reg_158_reg__0[4]),
        .R(t_V_10_reg_158));
  FDRE \t_V_10_reg_158_reg[5] 
       (.C(ap_clk),
        .CE(t_V_10_reg_1580),
        .D(j_V_fu_187_p2[5]),
        .Q(t_V_10_reg_158_reg__0[5]),
        .R(t_V_10_reg_158));
  FDRE \t_V_10_reg_158_reg[6] 
       (.C(ap_clk),
        .CE(t_V_10_reg_1580),
        .D(j_V_fu_187_p2[6]),
        .Q(t_V_10_reg_158_reg__0[6]),
        .R(t_V_10_reg_158));
  FDRE \t_V_10_reg_158_reg[7] 
       (.C(ap_clk),
        .CE(t_V_10_reg_1580),
        .D(j_V_fu_187_p2[7]),
        .Q(t_V_10_reg_158_reg__0[7]),
        .R(t_V_10_reg_158));
  FDRE \t_V_10_reg_158_reg[8] 
       (.C(ap_clk),
        .CE(t_V_10_reg_1580),
        .D(j_V_fu_187_p2[8]),
        .Q(t_V_10_reg_158_reg__0[8]),
        .R(t_V_10_reg_158));
  FDRE \t_V_10_reg_158_reg[9] 
       (.C(ap_clk),
        .CE(t_V_10_reg_1580),
        .D(j_V_fu_187_p2[9]),
        .Q(t_V_10_reg_158_reg__0[9]),
        .R(t_V_10_reg_158));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_147[9]_i_1 
       (.I0(xFAngleKernel_U0_ap_start),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(ap_CS_fsm_state12),
        .O(t_V_reg_147));
  FDRE \t_V_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_V_reg_343[0]),
        .Q(\t_V_reg_147_reg_n_2_[0] ),
        .R(t_V_reg_147));
  FDRE \t_V_reg_147_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_V_reg_343[1]),
        .Q(\t_V_reg_147_reg_n_2_[1] ),
        .R(t_V_reg_147));
  FDRE \t_V_reg_147_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_V_reg_343[2]),
        .Q(\t_V_reg_147_reg_n_2_[2] ),
        .R(t_V_reg_147));
  FDRE \t_V_reg_147_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_V_reg_343[3]),
        .Q(\t_V_reg_147_reg_n_2_[3] ),
        .R(t_V_reg_147));
  FDRE \t_V_reg_147_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_V_reg_343[4]),
        .Q(\t_V_reg_147_reg_n_2_[4] ),
        .R(t_V_reg_147));
  FDRE \t_V_reg_147_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_V_reg_343[5]),
        .Q(\t_V_reg_147_reg_n_2_[5] ),
        .R(t_V_reg_147));
  FDRE \t_V_reg_147_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_V_reg_343[6]),
        .Q(\t_V_reg_147_reg_n_2_[6] ),
        .R(t_V_reg_147));
  FDRE \t_V_reg_147_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_V_reg_343[7]),
        .Q(\t_V_reg_147_reg_n_2_[7] ),
        .R(t_V_reg_147));
  FDRE \t_V_reg_147_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_V_reg_343[8]),
        .Q(\t_V_reg_147_reg_n_2_[8] ),
        .R(t_V_reg_147));
  FDRE \t_V_reg_147_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_V_reg_343[9]),
        .Q(\t_V_reg_147_reg_n_2_[9] ),
        .R(t_V_reg_147));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_107),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_97),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[10]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_96),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[11]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_95),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[12]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_94),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[13]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_93),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[14]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_92),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[15]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_91),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[16]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_90),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[17]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_89),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[18]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_88),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[19]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_106),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_87),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[20]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_86),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[21]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_85),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[22]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_84),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[23]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_83),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[24]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_82),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[25]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_81),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[26]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_80),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[27]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_79),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[28]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_78),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[29]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_105),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_77),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[30]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_104),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_103),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_102),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_101),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_100),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[7]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_99),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[8]),
        .R(1'b0));
  FDRE \tg22x_1_reg_392_pp0_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tg22x_1_reg_392_reg_n_98),
        .Q(tg22x_1_reg_392_pp0_iter6_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tg22x_1_reg_392_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tg22x_1_reg_392_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tg22x_1_reg_392_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tg22x_1_reg_392_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tg22x_1_reg_392_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_Val2_3_reg_3810),
        .CEA2(grp_fu_327_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_327_ce),
        .CEP(tg22x_1_reg_3920),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tg22x_1_reg_392_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tg22x_1_reg_392_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tg22x_1_reg_392_reg_P_UNCONNECTED[47:31],tg22x_1_reg_392_reg_n_77,tg22x_1_reg_392_reg_n_78,tg22x_1_reg_392_reg_n_79,tg22x_1_reg_392_reg_n_80,tg22x_1_reg_392_reg_n_81,tg22x_1_reg_392_reg_n_82,tg22x_1_reg_392_reg_n_83,tg22x_1_reg_392_reg_n_84,tg22x_1_reg_392_reg_n_85,tg22x_1_reg_392_reg_n_86,tg22x_1_reg_392_reg_n_87,tg22x_1_reg_392_reg_n_88,tg22x_1_reg_392_reg_n_89,tg22x_1_reg_392_reg_n_90,tg22x_1_reg_392_reg_n_91,tg22x_1_reg_392_reg_n_92,tg22x_1_reg_392_reg_n_93,tg22x_1_reg_392_reg_n_94,tg22x_1_reg_392_reg_n_95,tg22x_1_reg_392_reg_n_96,tg22x_1_reg_392_reg_n_97,tg22x_1_reg_392_reg_n_98,tg22x_1_reg_392_reg_n_99,tg22x_1_reg_392_reg_n_100,tg22x_1_reg_392_reg_n_101,tg22x_1_reg_392_reg_n_102,tg22x_1_reg_392_reg_n_103,tg22x_1_reg_392_reg_n_104,tg22x_1_reg_392_reg_n_105,tg22x_1_reg_392_reg_n_106,tg22x_1_reg_392_reg_n_107}),
        .PATTERNBDETECT(NLW_tg22x_1_reg_392_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tg22x_1_reg_392_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tg22x_1_reg_392_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tg22x_1_reg_392_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    tg22x_1_reg_392_reg_i_1
       (.I0(exitcond_reg_348_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_i_2_n_2),
        .O(p_Val2_3_reg_3810));
  LUT2 #(
    .INIT(4'h6)) 
    tg22x_1_reg_392_reg_i_10
       (.I0(tmp_V_18_reg_357[14]),
        .I1(tmp_V_18_reg_357[6]),
        .O(tg22x_1_reg_392_reg_i_10_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tg22x_1_reg_392_reg_i_11
       (.I0(tmp_V_18_reg_357[14]),
        .I1(tmp_V_18_reg_357[5]),
        .O(tg22x_1_reg_392_reg_i_11_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tg22x_1_reg_392_reg_i_12
       (.I0(tmp_V_18_reg_357[14]),
        .I1(tmp_V_18_reg_357[4]),
        .O(tg22x_1_reg_392_reg_i_12_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tg22x_1_reg_392_reg_i_13
       (.I0(tmp_V_18_reg_357[14]),
        .I1(tmp_V_18_reg_357[3]),
        .O(tg22x_1_reg_392_reg_i_13_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tg22x_1_reg_392_reg_i_14
       (.I0(tmp_V_18_reg_357[14]),
        .I1(tmp_V_18_reg_357[2]),
        .O(tg22x_1_reg_392_reg_i_14_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tg22x_1_reg_392_reg_i_15
       (.I0(tmp_V_18_reg_357[14]),
        .I1(tmp_V_18_reg_357[1]),
        .O(tg22x_1_reg_392_reg_i_15_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    tg22x_1_reg_392_reg_i_16
       (.I0(tmp_V_18_reg_357[0]),
        .O(tg22x_1_reg_392_reg_i_16_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    tg22x_1_reg_392_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2_i_2_n_2),
        .O(grp_fu_327_ce));
  LUT2 #(
    .INIT(4'h1)) 
    tg22x_1_reg_392_reg_i_3
       (.I0(exitcond_reg_348_pp0_iter4_reg),
        .I1(ap_enable_reg_pp0_iter2_i_2_n_2),
        .O(tg22x_1_reg_3920));
  CARRY4 tg22x_1_reg_392_reg_i_4
       (.CI(tg22x_1_reg_392_reg_i_5_n_2),
        .CO({NLW_tg22x_1_reg_392_reg_i_4_CO_UNCONNECTED[3],p_0_in[10],NLW_tg22x_1_reg_392_reg_i_4_CO_UNCONNECTED[1],tg22x_1_reg_392_reg_i_4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tg22x_1_reg_392_reg_i_4_O_UNCONNECTED[3:2],p_0_in[9:8]}),
        .S({1'b0,1'b1,tg22x_1_reg_392_reg_i_7_n_2,tg22x_1_reg_392_reg_i_8_n_2}));
  CARRY4 tg22x_1_reg_392_reg_i_5
       (.CI(tg22x_1_reg_392_reg_i_6_n_2),
        .CO({tg22x_1_reg_392_reg_i_5_n_2,tg22x_1_reg_392_reg_i_5_n_3,tg22x_1_reg_392_reg_i_5_n_4,tg22x_1_reg_392_reg_i_5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[7:4]),
        .S({tg22x_1_reg_392_reg_i_9_n_2,tg22x_1_reg_392_reg_i_10_n_2,tg22x_1_reg_392_reg_i_11_n_2,tg22x_1_reg_392_reg_i_12_n_2}));
  CARRY4 tg22x_1_reg_392_reg_i_6
       (.CI(1'b0),
        .CO({tg22x_1_reg_392_reg_i_6_n_2,tg22x_1_reg_392_reg_i_6_n_3,tg22x_1_reg_392_reg_i_6_n_4,tg22x_1_reg_392_reg_i_6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_V_18_reg_357[14]}),
        .O(p_0_in[3:0]),
        .S({tg22x_1_reg_392_reg_i_13_n_2,tg22x_1_reg_392_reg_i_14_n_2,tg22x_1_reg_392_reg_i_15_n_2,tg22x_1_reg_392_reg_i_16_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    tg22x_1_reg_392_reg_i_7
       (.I0(tmp_V_18_reg_357[14]),
        .I1(tmp_V_18_reg_357[9]),
        .O(tg22x_1_reg_392_reg_i_7_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tg22x_1_reg_392_reg_i_8
       (.I0(tmp_V_18_reg_357[14]),
        .I1(tmp_V_18_reg_357[8]),
        .O(tg22x_1_reg_392_reg_i_8_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    tg22x_1_reg_392_reg_i_9
       (.I0(tmp_V_18_reg_357[14]),
        .I1(tmp_V_18_reg_357[7]),
        .O(tg22x_1_reg_392_reg_i_9_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    \tg67x_reg_403[18]_i_2 
       (.I0(tmp_30_fu_241_p3[18]),
        .I1(tg22x_1_reg_392_reg_n_89),
        .O(\tg67x_reg_403[18]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tg67x_reg_403[18]_i_3 
       (.I0(tmp_30_fu_241_p3[17]),
        .I1(tg22x_1_reg_392_reg_n_90),
        .O(\tg67x_reg_403[18]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tg67x_reg_403[18]_i_4 
       (.I0(tmp_30_fu_241_p3[16]),
        .I1(tg22x_1_reg_392_reg_n_91),
        .O(\tg67x_reg_403[18]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tg67x_reg_403[22]_i_2 
       (.I0(tmp_30_fu_241_p3[22]),
        .I1(tg22x_1_reg_392_reg_n_85),
        .O(\tg67x_reg_403[22]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tg67x_reg_403[22]_i_3 
       (.I0(tmp_30_fu_241_p3[21]),
        .I1(tg22x_1_reg_392_reg_n_86),
        .O(\tg67x_reg_403[22]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tg67x_reg_403[22]_i_4 
       (.I0(tmp_30_fu_241_p3[20]),
        .I1(tg22x_1_reg_392_reg_n_87),
        .O(\tg67x_reg_403[22]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tg67x_reg_403[22]_i_5 
       (.I0(tmp_30_fu_241_p3[19]),
        .I1(tg22x_1_reg_392_reg_n_88),
        .O(\tg67x_reg_403[22]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tg67x_reg_403[26]_i_2 
       (.I0(tmp_30_fu_241_p3[26]),
        .I1(tg22x_1_reg_392_reg_n_81),
        .O(\tg67x_reg_403[26]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tg67x_reg_403[26]_i_3 
       (.I0(tmp_30_fu_241_p3[25]),
        .I1(tg22x_1_reg_392_reg_n_82),
        .O(\tg67x_reg_403[26]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tg67x_reg_403[26]_i_4 
       (.I0(tmp_30_fu_241_p3[24]),
        .I1(tg22x_1_reg_392_reg_n_83),
        .O(\tg67x_reg_403[26]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tg67x_reg_403[26]_i_5 
       (.I0(tmp_30_fu_241_p3[23]),
        .I1(tg22x_1_reg_392_reg_n_84),
        .O(\tg67x_reg_403[26]_i_5_n_2 ));
  FDRE \tg67x_reg_403_reg[14] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg22x_1_reg_392_reg_n_93),
        .Q(tg67x_reg_403[14]),
        .R(1'b0));
  FDRE \tg67x_reg_403_reg[15] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[15]),
        .Q(tg67x_reg_403[15]),
        .R(1'b0));
  FDRE \tg67x_reg_403_reg[16] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[16]),
        .Q(tg67x_reg_403[16]),
        .R(1'b0));
  FDRE \tg67x_reg_403_reg[17] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[17]),
        .Q(tg67x_reg_403[17]),
        .R(1'b0));
  FDRE \tg67x_reg_403_reg[18] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[18]),
        .Q(tg67x_reg_403[18]),
        .R(1'b0));
  CARRY4 \tg67x_reg_403_reg[18]_i_1 
       (.CI(1'b0),
        .CO({\tg67x_reg_403_reg[18]_i_1_n_2 ,\tg67x_reg_403_reg[18]_i_1_n_3 ,\tg67x_reg_403_reg[18]_i_1_n_4 ,\tg67x_reg_403_reg[18]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_30_fu_241_p3[18:16],1'b0}),
        .O(tg67x_fu_248_p2[18:15]),
        .S({\tg67x_reg_403[18]_i_2_n_2 ,\tg67x_reg_403[18]_i_3_n_2 ,\tg67x_reg_403[18]_i_4_n_2 ,tg22x_1_reg_392_reg_n_92}));
  FDRE \tg67x_reg_403_reg[19] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[19]),
        .Q(tg67x_reg_403[19]),
        .R(1'b0));
  FDRE \tg67x_reg_403_reg[20] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[20]),
        .Q(tg67x_reg_403[20]),
        .R(1'b0));
  FDRE \tg67x_reg_403_reg[21] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[21]),
        .Q(tg67x_reg_403[21]),
        .R(1'b0));
  FDRE \tg67x_reg_403_reg[22] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[22]),
        .Q(tg67x_reg_403[22]),
        .R(1'b0));
  CARRY4 \tg67x_reg_403_reg[22]_i_1 
       (.CI(\tg67x_reg_403_reg[18]_i_1_n_2 ),
        .CO({\tg67x_reg_403_reg[22]_i_1_n_2 ,\tg67x_reg_403_reg[22]_i_1_n_3 ,\tg67x_reg_403_reg[22]_i_1_n_4 ,\tg67x_reg_403_reg[22]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_30_fu_241_p3[22:19]),
        .O(tg67x_fu_248_p2[22:19]),
        .S({\tg67x_reg_403[22]_i_2_n_2 ,\tg67x_reg_403[22]_i_3_n_2 ,\tg67x_reg_403[22]_i_4_n_2 ,\tg67x_reg_403[22]_i_5_n_2 }));
  FDRE \tg67x_reg_403_reg[23] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[23]),
        .Q(tg67x_reg_403[23]),
        .R(1'b0));
  FDRE \tg67x_reg_403_reg[24] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[24]),
        .Q(tg67x_reg_403[24]),
        .R(1'b0));
  FDRE \tg67x_reg_403_reg[25] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[25]),
        .Q(tg67x_reg_403[25]),
        .R(1'b0));
  FDRE \tg67x_reg_403_reg[26] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[26]),
        .Q(tg67x_reg_403[26]),
        .R(1'b0));
  CARRY4 \tg67x_reg_403_reg[26]_i_1 
       (.CI(\tg67x_reg_403_reg[22]_i_1_n_2 ),
        .CO({\tg67x_reg_403_reg[26]_i_1_n_2 ,\tg67x_reg_403_reg[26]_i_1_n_3 ,\tg67x_reg_403_reg[26]_i_1_n_4 ,\tg67x_reg_403_reg[26]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_30_fu_241_p3[26:23]),
        .O(tg67x_fu_248_p2[26:23]),
        .S({\tg67x_reg_403[26]_i_2_n_2 ,\tg67x_reg_403[26]_i_3_n_2 ,\tg67x_reg_403[26]_i_4_n_2 ,\tg67x_reg_403[26]_i_5_n_2 }));
  FDRE \tg67x_reg_403_reg[27] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[27]),
        .Q(tg67x_reg_403[27]),
        .R(1'b0));
  FDRE \tg67x_reg_403_reg[28] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[28]),
        .Q(tg67x_reg_403[28]),
        .R(1'b0));
  FDRE \tg67x_reg_403_reg[29] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[29]),
        .Q(tg67x_reg_403[29]),
        .R(1'b0));
  FDRE \tg67x_reg_403_reg[30] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[30]),
        .Q(tg67x_reg_403[30]),
        .R(1'b0));
  CARRY4 \tg67x_reg_403_reg[30]_i_1 
       (.CI(\tg67x_reg_403_reg[26]_i_1_n_2 ),
        .CO({\tg67x_reg_403_reg[30]_i_1_n_2 ,\tg67x_reg_403_reg[30]_i_1_n_3 ,\tg67x_reg_403_reg[30]_i_1_n_4 ,\tg67x_reg_403_reg[30]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tg67x_fu_248_p2[30:27]),
        .S({tg22x_1_reg_392_reg_n_77,tg22x_1_reg_392_reg_n_78,tg22x_1_reg_392_reg_n_79,tg22x_1_reg_392_reg_n_80}));
  FDRE \tg67x_reg_403_reg[31] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(tg67x_fu_248_p2[31]),
        .Q(tg67x_reg_403[31]),
        .R(1'b0));
  CARRY4 \tg67x_reg_403_reg[31]_i_1 
       (.CI(\tg67x_reg_403_reg[30]_i_1_n_2 ),
        .CO({\NLW_tg67x_reg_403_reg[31]_i_1_CO_UNCONNECTED [3:1],tg67x_fu_248_p2[31]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tg67x_reg_403_reg[31]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \tmp_29_reg_408[0]_i_1 
       (.I0(tmp_29_fu_265_p2),
        .I1(exitcond_reg_348_pp0_iter6_reg),
        .I2(ap_enable_reg_pp0_iter2_i_2_n_2),
        .I3(tmp_29_reg_408),
        .O(\tmp_29_reg_408[0]_i_1_n_2 ));
  FDRE \tmp_29_reg_408_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_29_reg_408[0]_i_1_n_2 ),
        .Q(tmp_29_reg_408),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_398[10]_i_1 
       (.I0(exitcond_reg_348_pp0_iter5_reg),
        .I1(ap_enable_reg_pp0_iter2_i_2_n_2),
        .O(tg67x_reg_4030));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_5_reg_398[10]_i_3 
       (.I0(tmp_V_19_reg_364_pp0_iter5_reg[14]),
        .I1(tmp_V_19_reg_364_pp0_iter5_reg[9]),
        .O(\tmp_5_reg_398[10]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_5_reg_398[10]_i_4 
       (.I0(tmp_V_19_reg_364_pp0_iter5_reg[14]),
        .I1(tmp_V_19_reg_364_pp0_iter5_reg[8]),
        .O(\tmp_5_reg_398[10]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_5_reg_398[3]_i_2 
       (.I0(tmp_V_19_reg_364_pp0_iter5_reg[14]),
        .I1(tmp_V_19_reg_364_pp0_iter5_reg[3]),
        .O(\tmp_5_reg_398[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_5_reg_398[3]_i_3 
       (.I0(tmp_V_19_reg_364_pp0_iter5_reg[14]),
        .I1(tmp_V_19_reg_364_pp0_iter5_reg[2]),
        .O(\tmp_5_reg_398[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_5_reg_398[3]_i_4 
       (.I0(tmp_V_19_reg_364_pp0_iter5_reg[14]),
        .I1(tmp_V_19_reg_364_pp0_iter5_reg[1]),
        .O(\tmp_5_reg_398[3]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_5_reg_398[3]_i_5 
       (.I0(tmp_V_19_reg_364_pp0_iter5_reg[0]),
        .O(\tmp_5_reg_398[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_5_reg_398[7]_i_2 
       (.I0(tmp_V_19_reg_364_pp0_iter5_reg[14]),
        .I1(tmp_V_19_reg_364_pp0_iter5_reg[7]),
        .O(\tmp_5_reg_398[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_5_reg_398[7]_i_3 
       (.I0(tmp_V_19_reg_364_pp0_iter5_reg[14]),
        .I1(tmp_V_19_reg_364_pp0_iter5_reg[6]),
        .O(\tmp_5_reg_398[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_5_reg_398[7]_i_4 
       (.I0(tmp_V_19_reg_364_pp0_iter5_reg[14]),
        .I1(tmp_V_19_reg_364_pp0_iter5_reg[5]),
        .O(\tmp_5_reg_398[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_5_reg_398[7]_i_5 
       (.I0(tmp_V_19_reg_364_pp0_iter5_reg[14]),
        .I1(tmp_V_19_reg_364_pp0_iter5_reg[4]),
        .O(\tmp_5_reg_398[7]_i_5_n_2 ));
  FDRE \tmp_5_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(\tmp_5_reg_398_reg[3]_i_1_n_9 ),
        .Q(ya_cast_fu_261_p1[15]),
        .R(1'b0));
  FDRE \tmp_5_reg_398_reg[10] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(\tmp_5_reg_398_reg[10]_i_2_n_3 ),
        .Q(ya_cast_fu_261_p1[25]),
        .R(1'b0));
  CARRY4 \tmp_5_reg_398_reg[10]_i_2 
       (.CI(\tmp_5_reg_398_reg[7]_i_1_n_2 ),
        .CO({\NLW_tmp_5_reg_398_reg[10]_i_2_CO_UNCONNECTED [3],\tmp_5_reg_398_reg[10]_i_2_n_3 ,\NLW_tmp_5_reg_398_reg[10]_i_2_CO_UNCONNECTED [1],\tmp_5_reg_398_reg[10]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_5_reg_398_reg[10]_i_2_O_UNCONNECTED [3:2],\tmp_5_reg_398_reg[10]_i_2_n_8 ,\tmp_5_reg_398_reg[10]_i_2_n_9 }),
        .S({1'b0,1'b1,\tmp_5_reg_398[10]_i_3_n_2 ,\tmp_5_reg_398[10]_i_4_n_2 }));
  FDRE \tmp_5_reg_398_reg[1] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(\tmp_5_reg_398_reg[3]_i_1_n_8 ),
        .Q(ya_cast_fu_261_p1[16]),
        .R(1'b0));
  FDRE \tmp_5_reg_398_reg[2] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(\tmp_5_reg_398_reg[3]_i_1_n_7 ),
        .Q(ya_cast_fu_261_p1[17]),
        .R(1'b0));
  FDRE \tmp_5_reg_398_reg[3] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(\tmp_5_reg_398_reg[3]_i_1_n_6 ),
        .Q(ya_cast_fu_261_p1[18]),
        .R(1'b0));
  CARRY4 \tmp_5_reg_398_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_5_reg_398_reg[3]_i_1_n_2 ,\tmp_5_reg_398_reg[3]_i_1_n_3 ,\tmp_5_reg_398_reg[3]_i_1_n_4 ,\tmp_5_reg_398_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_V_19_reg_364_pp0_iter5_reg[14]}),
        .O({\tmp_5_reg_398_reg[3]_i_1_n_6 ,\tmp_5_reg_398_reg[3]_i_1_n_7 ,\tmp_5_reg_398_reg[3]_i_1_n_8 ,\tmp_5_reg_398_reg[3]_i_1_n_9 }),
        .S({\tmp_5_reg_398[3]_i_2_n_2 ,\tmp_5_reg_398[3]_i_3_n_2 ,\tmp_5_reg_398[3]_i_4_n_2 ,\tmp_5_reg_398[3]_i_5_n_2 }));
  FDRE \tmp_5_reg_398_reg[4] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(\tmp_5_reg_398_reg[7]_i_1_n_9 ),
        .Q(ya_cast_fu_261_p1[19]),
        .R(1'b0));
  FDRE \tmp_5_reg_398_reg[5] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(\tmp_5_reg_398_reg[7]_i_1_n_8 ),
        .Q(ya_cast_fu_261_p1[20]),
        .R(1'b0));
  FDRE \tmp_5_reg_398_reg[6] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(\tmp_5_reg_398_reg[7]_i_1_n_7 ),
        .Q(ya_cast_fu_261_p1[21]),
        .R(1'b0));
  FDRE \tmp_5_reg_398_reg[7] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(\tmp_5_reg_398_reg[7]_i_1_n_6 ),
        .Q(ya_cast_fu_261_p1[22]),
        .R(1'b0));
  CARRY4 \tmp_5_reg_398_reg[7]_i_1 
       (.CI(\tmp_5_reg_398_reg[3]_i_1_n_2 ),
        .CO({\tmp_5_reg_398_reg[7]_i_1_n_2 ,\tmp_5_reg_398_reg[7]_i_1_n_3 ,\tmp_5_reg_398_reg[7]_i_1_n_4 ,\tmp_5_reg_398_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_5_reg_398_reg[7]_i_1_n_6 ,\tmp_5_reg_398_reg[7]_i_1_n_7 ,\tmp_5_reg_398_reg[7]_i_1_n_8 ,\tmp_5_reg_398_reg[7]_i_1_n_9 }),
        .S({\tmp_5_reg_398[7]_i_2_n_2 ,\tmp_5_reg_398[7]_i_3_n_2 ,\tmp_5_reg_398[7]_i_4_n_2 ,\tmp_5_reg_398[7]_i_5_n_2 }));
  FDRE \tmp_5_reg_398_reg[8] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(\tmp_5_reg_398_reg[10]_i_2_n_9 ),
        .Q(ya_cast_fu_261_p1[23]),
        .R(1'b0));
  FDRE \tmp_5_reg_398_reg[9] 
       (.C(ap_clk),
        .CE(tg67x_reg_4030),
        .D(\tmp_5_reg_398_reg[10]_i_2_n_8 ),
        .Q(ya_cast_fu_261_p1[24]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_V_18_reg_357[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_i_2_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_reg_348_reg_n_2_[0] ),
        .O(tmp_36_reg_3760));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_18_reg_357_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_18_reg_357_pp0_iter6_reg_reg[15]_srl5 " *) 
  SRL16E \tmp_V_18_reg_357_pp0_iter6_reg_reg[15]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(tmp_V_18_reg_357[14]),
        .Q(\tmp_V_18_reg_357_pp0_iter6_reg_reg[15]_srl5_n_2 ));
  FDRE \tmp_V_18_reg_357_pp0_iter7_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\tmp_V_18_reg_357_pp0_iter6_reg_reg[15]_srl5_n_2 ),
        .Q(tmp_V_18_reg_357_pp0_iter7_reg),
        .R(1'b0));
  FDRE \tmp_V_18_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src1_V_V_dout[0]),
        .Q(tmp_V_18_reg_357[0]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_357_reg[14] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src1_V_V_dout[10]),
        .Q(tmp_V_18_reg_357[14]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_357_reg[1] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src1_V_V_dout[1]),
        .Q(tmp_V_18_reg_357[1]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_357_reg[2] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src1_V_V_dout[2]),
        .Q(tmp_V_18_reg_357[2]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_357_reg[3] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src1_V_V_dout[3]),
        .Q(tmp_V_18_reg_357[3]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_357_reg[4] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src1_V_V_dout[4]),
        .Q(tmp_V_18_reg_357[4]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_357_reg[5] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src1_V_V_dout[5]),
        .Q(tmp_V_18_reg_357[5]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_357_reg[6] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src1_V_V_dout[6]),
        .Q(tmp_V_18_reg_357[6]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_357_reg[7] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src1_V_V_dout[7]),
        .Q(tmp_V_18_reg_357[7]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_357_reg[8] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src1_V_V_dout[8]),
        .Q(tmp_V_18_reg_357[8]),
        .R(1'b0));
  FDRE \tmp_V_18_reg_357_reg[9] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src1_V_V_dout[9]),
        .Q(tmp_V_18_reg_357[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_V_19_reg_364_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(tmp_V_19_reg_364[0]),
        .Q(\tmp_V_19_reg_364_pp0_iter4_reg_reg[0]_srl3_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \tmp_V_19_reg_364_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(tmp_V_19_reg_364[14]),
        .Q(\tmp_V_19_reg_364_pp0_iter4_reg_reg[14]_srl3_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \tmp_V_19_reg_364_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(tmp_V_19_reg_364[1]),
        .Q(\tmp_V_19_reg_364_pp0_iter4_reg_reg[1]_srl3_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \tmp_V_19_reg_364_pp0_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(tmp_V_19_reg_364[2]),
        .Q(\tmp_V_19_reg_364_pp0_iter4_reg_reg[2]_srl3_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \tmp_V_19_reg_364_pp0_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(tmp_V_19_reg_364[3]),
        .Q(\tmp_V_19_reg_364_pp0_iter4_reg_reg[3]_srl3_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \tmp_V_19_reg_364_pp0_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(tmp_V_19_reg_364[4]),
        .Q(\tmp_V_19_reg_364_pp0_iter4_reg_reg[4]_srl3_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \tmp_V_19_reg_364_pp0_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(tmp_V_19_reg_364[5]),
        .Q(\tmp_V_19_reg_364_pp0_iter4_reg_reg[5]_srl3_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \tmp_V_19_reg_364_pp0_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(tmp_V_19_reg_364[6]),
        .Q(\tmp_V_19_reg_364_pp0_iter4_reg_reg[6]_srl3_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \tmp_V_19_reg_364_pp0_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(tmp_V_19_reg_364[7]),
        .Q(\tmp_V_19_reg_364_pp0_iter4_reg_reg[7]_srl3_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \tmp_V_19_reg_364_pp0_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(tmp_V_19_reg_364[8]),
        .Q(\tmp_V_19_reg_364_pp0_iter4_reg_reg[8]_srl3_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \tmp_V_19_reg_364_pp0_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .CLK(ap_clk),
        .D(tmp_V_19_reg_364[9]),
        .Q(\tmp_V_19_reg_364_pp0_iter4_reg_reg[9]_srl3_n_2 ));
  FDRE \tmp_V_19_reg_364_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\tmp_V_19_reg_364_pp0_iter4_reg_reg[0]_srl3_n_2 ),
        .Q(tmp_V_19_reg_364_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_pp0_iter5_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\tmp_V_19_reg_364_pp0_iter4_reg_reg[14]_srl3_n_2 ),
        .Q(tmp_V_19_reg_364_pp0_iter5_reg[14]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_pp0_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\tmp_V_19_reg_364_pp0_iter4_reg_reg[1]_srl3_n_2 ),
        .Q(tmp_V_19_reg_364_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\tmp_V_19_reg_364_pp0_iter4_reg_reg[2]_srl3_n_2 ),
        .Q(tmp_V_19_reg_364_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_pp0_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\tmp_V_19_reg_364_pp0_iter4_reg_reg[3]_srl3_n_2 ),
        .Q(tmp_V_19_reg_364_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\tmp_V_19_reg_364_pp0_iter4_reg_reg[4]_srl3_n_2 ),
        .Q(tmp_V_19_reg_364_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_pp0_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\tmp_V_19_reg_364_pp0_iter4_reg_reg[5]_srl3_n_2 ),
        .Q(tmp_V_19_reg_364_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\tmp_V_19_reg_364_pp0_iter4_reg_reg[6]_srl3_n_2 ),
        .Q(tmp_V_19_reg_364_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_pp0_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\tmp_V_19_reg_364_pp0_iter4_reg_reg[7]_srl3_n_2 ),
        .Q(tmp_V_19_reg_364_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_pp0_iter5_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\tmp_V_19_reg_364_pp0_iter4_reg_reg[8]_srl3_n_2 ),
        .Q(tmp_V_19_reg_364_pp0_iter5_reg[8]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_pp0_iter5_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(\tmp_V_19_reg_364_pp0_iter4_reg_reg[9]_srl3_n_2 ),
        .Q(tmp_V_19_reg_364_pp0_iter5_reg[9]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_pp0_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tmp_V_19_reg_364_pp0_iter5_reg[14]),
        .Q(tmp_V_19_reg_364_pp0_iter6_reg),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_pp0_iter7_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(tmp_V_19_reg_364_pp0_iter6_reg),
        .Q(tmp_V_19_reg_364_pp0_iter7_reg),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_reg[0] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src2_V_V_dout[0]),
        .Q(tmp_V_19_reg_364[0]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_reg[14] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src2_V_V_dout[10]),
        .Q(tmp_V_19_reg_364[14]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_reg[1] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src2_V_V_dout[1]),
        .Q(tmp_V_19_reg_364[1]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_reg[2] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src2_V_V_dout[2]),
        .Q(tmp_V_19_reg_364[2]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_reg[3] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src2_V_V_dout[3]),
        .Q(tmp_V_19_reg_364[3]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_reg[4] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src2_V_V_dout[4]),
        .Q(tmp_V_19_reg_364[4]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_reg[5] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src2_V_V_dout[5]),
        .Q(tmp_V_19_reg_364[5]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_reg[6] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src2_V_V_dout[6]),
        .Q(tmp_V_19_reg_364[6]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_reg[7] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src2_V_V_dout[7]),
        .Q(tmp_V_19_reg_364[7]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_reg[8] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src2_V_V_dout[8]),
        .Q(tmp_V_19_reg_364[8]),
        .R(1'b0));
  FDRE \tmp_V_19_reg_364_reg[9] 
       (.C(ap_clk),
        .CE(tmp_36_reg_3760),
        .D(p_src2_V_V_dout[9]),
        .Q(tmp_V_19_reg_364[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xFAverageGaussianMas" *) 
module design_1_Canny_accel_0_0_xFAverageGaussianMas
   (start_once_reg,
    \ap_CS_fsm_reg[1]_0 ,
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg,
    grp_xFCannyKernel_fu_80_ap_ready,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[1]_2 ,
    ap_enable_reg_pp0_iter1_reg_0,
    \ap_CS_fsm_reg[7]_0 ,
    internal_full_n_reg,
    \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0 ,
    start_once_reg_reg_0,
    ap_clk,
    ap_enable_reg_pp1_iter5_reg_0,
    Q,
    strm_src_V_V_empty_n,
    grp_xFCannyKernel_fu_80_ap_start_reg_reg,
    ap_rst_n,
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg_0,
    E,
    grp_xFCannyKernel_fu_80_ap_start_reg,
    xFAverageGaussianMas_U0_p_lowthreshold_out_write,
    gaussian_mat_V_V_full_n,
    start_for_xFSobel_U0_full_n,
    start_for_xFSuppression3x3_U0_full_n,
    p_src_mat_V_V_dout,
    SR);
  output start_once_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  output ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg;
  output grp_xFCannyKernel_fu_80_ap_ready;
  output \ap_CS_fsm_reg[1]_1 ;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[1]_2 ;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output [7:0]\ap_CS_fsm_reg[7]_0 ;
  output [0:0]internal_full_n_reg;
  output \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0 ;
  output start_once_reg_reg_0;
  input ap_clk;
  input ap_enable_reg_pp1_iter5_reg_0;
  input [0:0]Q;
  input strm_src_V_V_empty_n;
  input grp_xFCannyKernel_fu_80_ap_start_reg_reg;
  input ap_rst_n;
  input ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg_0;
  input [0:0]E;
  input grp_xFCannyKernel_fu_80_ap_start_reg;
  input xFAverageGaussianMas_U0_p_lowthreshold_out_write;
  input gaussian_mat_V_V_full_n;
  input start_for_xFSobel_U0_full_n;
  input start_for_xFSuppression3x3_U0_full_n;
  input [7:0]p_src_mat_V_V_dout;
  input [0:0]SR;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG[0][3]_i_10_n_2 ;
  wire \SRL_SIG[0][3]_i_11_n_2 ;
  wire \SRL_SIG[0][3]_i_12_n_2 ;
  wire \SRL_SIG[0][3]_i_13_n_2 ;
  wire \SRL_SIG[0][3]_i_14_n_2 ;
  wire \SRL_SIG[0][3]_i_15_n_2 ;
  wire \SRL_SIG[0][3]_i_16_n_2 ;
  wire \SRL_SIG[0][3]_i_17_n_2 ;
  wire \SRL_SIG[0][3]_i_18_n_2 ;
  wire \SRL_SIG[0][3]_i_19_n_2 ;
  wire \SRL_SIG[0][3]_i_5_n_2 ;
  wire \SRL_SIG[0][3]_i_6_n_2 ;
  wire \SRL_SIG[0][3]_i_7_n_2 ;
  wire \SRL_SIG[0][3]_i_8_n_2 ;
  wire \SRL_SIG[0][7]_i_10_n_2 ;
  wire \SRL_SIG[0][7]_i_5_n_2 ;
  wire \SRL_SIG[0][7]_i_6_n_2 ;
  wire \SRL_SIG[0][7]_i_7_n_2 ;
  wire \SRL_SIG[0][7]_i_8_n_2 ;
  wire \SRL_SIG[0][7]_i_9_n_2 ;
  wire \SRL_SIG_reg[0][3]_i_2_n_2 ;
  wire \SRL_SIG_reg[0][3]_i_2_n_3 ;
  wire \SRL_SIG_reg[0][3]_i_2_n_4 ;
  wire \SRL_SIG_reg[0][3]_i_2_n_5 ;
  wire \SRL_SIG_reg[0][3]_i_3_n_2 ;
  wire \SRL_SIG_reg[0][3]_i_3_n_3 ;
  wire \SRL_SIG_reg[0][3]_i_3_n_4 ;
  wire \SRL_SIG_reg[0][3]_i_3_n_5 ;
  wire \SRL_SIG_reg[0][3]_i_4_n_2 ;
  wire \SRL_SIG_reg[0][3]_i_4_n_3 ;
  wire \SRL_SIG_reg[0][3]_i_4_n_4 ;
  wire \SRL_SIG_reg[0][3]_i_4_n_5 ;
  wire \SRL_SIG_reg[0][3]_i_9_n_2 ;
  wire \SRL_SIG_reg[0][3]_i_9_n_3 ;
  wire \SRL_SIG_reg[0][3]_i_9_n_4 ;
  wire \SRL_SIG_reg[0][3]_i_9_n_5 ;
  wire \SRL_SIG_reg[0][7]_i_3_n_4 ;
  wire \SRL_SIG_reg[0][7]_i_3_n_5 ;
  wire \SRL_SIG_reg[0][7]_i_4_n_4 ;
  wire \SRL_SIG_reg[0][7]_i_4_n_5 ;
  wire \ap_CS_fsm[4]_i_2_n_2 ;
  wire \ap_CS_fsm[5]_i_2_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[1]_2 ;
  wire [7:0]\ap_CS_fsm_reg[7]_0 ;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [7:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp1_stage0_subdone8_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_2;
  wire ap_enable_reg_pp0_iter1_i_1_n_2;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_enable_reg_pp0_iter2_i_1_n_2;
  wire ap_enable_reg_pp0_iter2_reg_n_2;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_2;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter5_reg_0;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter6_i_1_n_2;
  wire ap_enable_reg_pp1_iter7_i_1_n_2;
  wire ap_enable_reg_pp1_iter7_reg_n_2;
  wire ap_rst_n;
  wire ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg;
  wire ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg_0;
  wire buf_0_V_U_n_11;
  wire buf_0_V_ce0;
  wire [7:0]buf_0_V_load_reg_1034;
  wire buf_0_V_load_reg_10340;
  wire buf_1_V_U_n_10;
  wire buf_1_V_U_n_11;
  wire [7:0]buf_1_V_load_reg_1041;
  wire buf_2_V_U_n_5;
  wire [10:0]col_V_4_fu_632_p2;
  wire col_V_4_reg_10030;
  wire \col_V_4_reg_1003[10]_i_10_n_2 ;
  wire \col_V_4_reg_1003[10]_i_3_n_2 ;
  wire \col_V_4_reg_1003[10]_i_4_n_2 ;
  wire \col_V_4_reg_1003[10]_i_5_n_2 ;
  wire \col_V_4_reg_1003[10]_i_6_n_2 ;
  wire \col_V_4_reg_1003[10]_i_7_n_2 ;
  wire \col_V_4_reg_1003[10]_i_8_n_2 ;
  wire \col_V_4_reg_1003[10]_i_9_n_2 ;
  wire \col_V_4_reg_1003[4]_i_2_n_2 ;
  wire \col_V_4_reg_1003[6]_i_2_n_2 ;
  wire \col_V_4_reg_1003[8]_i_2_n_2 ;
  wire [10:0]col_V_4_reg_1003_reg__0;
  wire [10:0]col_V_fu_478_p2;
  wire exitcond1_i_i_fu_472_p2;
  wire exitcond1_i_i_reg_934_pp0_iter1_reg;
  wire \exitcond1_i_i_reg_934_reg_n_2_[0] ;
  wire exitcond_i_i_i_fu_626_p2;
  wire exitcond_i_i_i_reg_999;
  wire \exitcond_i_i_i_reg_999[0]_i_1_n_2 ;
  wire \exitcond_i_i_i_reg_999[0]_i_3_n_2 ;
  wire \exitcond_i_i_i_reg_999[0]_i_4_n_2 ;
  wire \exitcond_i_i_i_reg_999[0]_i_5_n_2 ;
  wire \exitcond_i_i_i_reg_999[0]_i_6_n_2 ;
  wire \exitcond_i_i_i_reg_999[0]_i_7_n_2 ;
  wire \exitcond_i_i_i_reg_999_pp1_iter1_reg_reg_n_2_[0] ;
  wire exitcond_i_i_i_reg_999_pp1_iter2_reg;
  wire exitcond_i_i_i_reg_999_pp1_iter3_reg;
  wire exitcond_i_i_i_reg_999_pp1_iter4_reg;
  wire \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0] ;
  wire exitcond_i_i_i_reg_999_pp1_iter6_reg;
  wire gaussian_mat_V_V_full_n;
  wire grp_xFCannyKernel_fu_80_ap_ready;
  wire grp_xFCannyKernel_fu_80_ap_start_reg;
  wire grp_xFCannyKernel_fu_80_ap_start_reg_reg;
  wire internal_full_n_i_3_n_2;
  wire [0:0]internal_full_n_reg;
  wire [1:0]p_0385_3_i_i_fu_565_p3;
  wire \p_0385_3_i_i_reg_980[0]_i_2_n_2 ;
  wire \p_0385_3_i_i_reg_980[1]_i_2_n_2 ;
  wire \p_0385_3_i_i_reg_980[1]_i_3_n_2 ;
  wire [1:0]p_0389_3_i_i_fu_581_p3;
  wire [1:0]p_0395_3_i_i_fu_597_p3;
  wire p_0_in0;
  wire p_40_in;
  wire [1:0]p_5_i_i_fu_176;
  wire [1:0]p_6_i_i_fu_172;
  wire [1:0]p_7_i_i_fu_168;
  wire [7:0]p_src_mat_V_V_dout;
  wire [7:0]reg_465;
  wire [9:0]row_V_fu_885_p2;
  wire [9:0]row_V_reg_1107;
  wire \row_V_reg_1107[9]_i_2_n_2 ;
  wire [12:0]row_ind_V_fu_879_p2;
  wire [12:0]row_ind_V_reg_1101;
  wire \row_ind_V_reg_1101_reg[12]_i_1_n_3 ;
  wire \row_ind_V_reg_1101_reg[12]_i_1_n_4 ;
  wire \row_ind_V_reg_1101_reg[12]_i_1_n_5 ;
  wire \row_ind_V_reg_1101_reg[4]_i_1_n_2 ;
  wire \row_ind_V_reg_1101_reg[4]_i_1_n_3 ;
  wire \row_ind_V_reg_1101_reg[4]_i_1_n_4 ;
  wire \row_ind_V_reg_1101_reg[4]_i_1_n_5 ;
  wire \row_ind_V_reg_1101_reg[8]_i_1_n_2 ;
  wire \row_ind_V_reg_1101_reg[8]_i_1_n_3 ;
  wire \row_ind_V_reg_1101_reg[8]_i_1_n_4 ;
  wire \row_ind_V_reg_1101_reg[8]_i_1_n_5 ;
  wire src_buf1_0_V_reg_425;
  wire src_buf1_0_V_reg_4250;
  wire \src_buf1_0_V_reg_425_reg_n_2_[0] ;
  wire \src_buf1_0_V_reg_425_reg_n_2_[1] ;
  wire \src_buf1_0_V_reg_425_reg_n_2_[2] ;
  wire \src_buf1_0_V_reg_425_reg_n_2_[3] ;
  wire \src_buf1_0_V_reg_425_reg_n_2_[4] ;
  wire \src_buf1_0_V_reg_425_reg_n_2_[5] ;
  wire \src_buf1_0_V_reg_425_reg_n_2_[6] ;
  wire \src_buf1_0_V_reg_425_reg_n_2_[7] ;
  wire [7:0]src_buf1_2_V_reg_1055;
  wire src_buf1_2_V_reg_10550;
  wire [7:0]src_buf1_V_0_i_i_reg_437;
  wire [7:0]src_buf2_0_V_reg_387_pp1_iter6_reg;
  wire [7:0]src_buf2_2_V_reg_1060;
  wire [7:0]src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return;
  wire src_buf2_V_0_i_i_reg_399;
  wire src_buf2_V_0_i_i_reg_3990;
  wire \src_buf2_V_0_i_i_reg_399_reg_n_2_[0] ;
  wire \src_buf2_V_0_i_i_reg_399_reg_n_2_[1] ;
  wire \src_buf2_V_0_i_i_reg_399_reg_n_2_[2] ;
  wire \src_buf2_V_0_i_i_reg_399_reg_n_2_[3] ;
  wire \src_buf2_V_0_i_i_reg_399_reg_n_2_[4] ;
  wire \src_buf2_V_0_i_i_reg_399_reg_n_2_[5] ;
  wire \src_buf2_V_0_i_i_reg_399_reg_n_2_[6] ;
  wire \src_buf2_V_0_i_i_reg_399_reg_n_2_[7] ;
  wire [7:0]src_buf3_0_V_reg_412;
  wire [7:0]src_buf3_1_V_reg_1066;
  wire [7:0]src_buf3_V_0_i_i_reg_375;
  wire start_for_xFSobel_U0_full_n;
  wire start_for_xFSuppression3x3_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_2;
  wire start_once_reg_reg_0;
  wire strm_src_V_V_empty_n;
  wire [9:0]t_V_1_reg_351;
  wire t_V_2_reg_363;
  wire t_V_2_reg_3630;
  wire [10:0]t_V_2_reg_363_pp1_iter1_reg;
  wire \t_V_2_reg_363_reg_n_2_[0] ;
  wire \t_V_2_reg_363_reg_n_2_[10] ;
  wire \t_V_2_reg_363_reg_n_2_[1] ;
  wire \t_V_2_reg_363_reg_n_2_[2] ;
  wire \t_V_2_reg_363_reg_n_2_[3] ;
  wire \t_V_2_reg_363_reg_n_2_[4] ;
  wire \t_V_2_reg_363_reg_n_2_[5] ;
  wire \t_V_2_reg_363_reg_n_2_[6] ;
  wire \t_V_2_reg_363_reg_n_2_[7] ;
  wire \t_V_2_reg_363_reg_n_2_[8] ;
  wire \t_V_2_reg_363_reg_n_2_[9] ;
  wire [12:0]t_V_9_reg_339;
  wire [2:2]t_V_9_reg_3390_in;
  wire \t_V_9_reg_339[12]_i_2_n_2 ;
  wire \t_V_9_reg_339[12]_i_3_n_2 ;
  wire \t_V_9_reg_339[12]_i_4_n_2 ;
  wire \t_V_9_reg_339[12]_i_5_n_2 ;
  wire \t_V_9_reg_339[1]_i_1_n_2 ;
  wire \t_V_reg_328[10]_i_4_n_2 ;
  wire \t_V_reg_328[2]_i_1_n_2 ;
  wire [10:0]t_V_reg_328_reg__0;
  wire [10:0]tmp4_fu_778_p2;
  wire [10:0]tmp4_reg_1086;
  wire tmp4_reg_10860;
  wire \tmp4_reg_1086[10]_i_3_n_2 ;
  wire \tmp4_reg_1086[10]_i_4_n_2 ;
  wire \tmp4_reg_1086[10]_i_5_n_2 ;
  wire \tmp4_reg_1086[3]_i_2_n_2 ;
  wire \tmp4_reg_1086[3]_i_3_n_2 ;
  wire \tmp4_reg_1086[3]_i_4_n_2 ;
  wire \tmp4_reg_1086[3]_i_5_n_2 ;
  wire \tmp4_reg_1086[3]_i_6_n_2 ;
  wire \tmp4_reg_1086[7]_i_2_n_2 ;
  wire \tmp4_reg_1086[7]_i_3_n_2 ;
  wire \tmp4_reg_1086[7]_i_4_n_2 ;
  wire \tmp4_reg_1086[7]_i_5_n_2 ;
  wire \tmp4_reg_1086[7]_i_6_n_2 ;
  wire \tmp4_reg_1086[7]_i_7_n_2 ;
  wire \tmp4_reg_1086[7]_i_8_n_2 ;
  wire \tmp4_reg_1086[7]_i_9_n_2 ;
  wire \tmp4_reg_1086_reg[10]_i_2_n_5 ;
  wire \tmp4_reg_1086_reg[3]_i_1_n_2 ;
  wire \tmp4_reg_1086_reg[3]_i_1_n_3 ;
  wire \tmp4_reg_1086_reg[3]_i_1_n_4 ;
  wire \tmp4_reg_1086_reg[3]_i_1_n_5 ;
  wire \tmp4_reg_1086_reg[7]_i_1_n_2 ;
  wire \tmp4_reg_1086_reg[7]_i_1_n_3 ;
  wire \tmp4_reg_1086_reg[7]_i_1_n_4 ;
  wire \tmp4_reg_1086_reg[7]_i_1_n_5 ;
  wire [7:0]tmp_101_cast_i_i_cas_fu_693_p1;
  wire [8:0]tmp_102_i_i_fu_697_p2;
  wire [8:0]tmp_102_i_i_reg_1071;
  wire tmp_102_i_i_reg_10710;
  wire [9:0]tmp_104_i_i_fu_756_p2;
  wire \tmp_104_i_i_reg_1081[3]_i_10_n_2 ;
  wire \tmp_104_i_i_reg_1081[3]_i_11_n_2 ;
  wire \tmp_104_i_i_reg_1081[3]_i_12_n_2 ;
  wire \tmp_104_i_i_reg_1081[3]_i_13_n_2 ;
  wire \tmp_104_i_i_reg_1081[3]_i_2_n_2 ;
  wire \tmp_104_i_i_reg_1081[3]_i_3_n_2 ;
  wire \tmp_104_i_i_reg_1081[3]_i_4_n_2 ;
  wire \tmp_104_i_i_reg_1081[3]_i_5_n_2 ;
  wire \tmp_104_i_i_reg_1081[3]_i_6_n_2 ;
  wire \tmp_104_i_i_reg_1081[3]_i_7_n_2 ;
  wire \tmp_104_i_i_reg_1081[3]_i_8_n_2 ;
  wire \tmp_104_i_i_reg_1081[3]_i_9_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_10_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_11_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_12_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_13_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_14_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_15_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_16_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_17_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_18_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_19_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_20_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_2_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_3_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_4_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_5_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_6_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_7_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_8_n_2 ;
  wire \tmp_104_i_i_reg_1081[7]_i_9_n_2 ;
  wire \tmp_104_i_i_reg_1081[9]_i_2_n_2 ;
  wire \tmp_104_i_i_reg_1081[9]_i_3_n_2 ;
  wire \tmp_104_i_i_reg_1081[9]_i_4_n_2 ;
  wire \tmp_104_i_i_reg_1081[9]_i_5_n_2 ;
  wire \tmp_104_i_i_reg_1081[9]_i_6_n_2 ;
  wire \tmp_104_i_i_reg_1081_reg[3]_i_1_n_2 ;
  wire \tmp_104_i_i_reg_1081_reg[3]_i_1_n_3 ;
  wire \tmp_104_i_i_reg_1081_reg[3]_i_1_n_4 ;
  wire \tmp_104_i_i_reg_1081_reg[3]_i_1_n_5 ;
  wire \tmp_104_i_i_reg_1081_reg[7]_i_1_n_2 ;
  wire \tmp_104_i_i_reg_1081_reg[7]_i_1_n_3 ;
  wire \tmp_104_i_i_reg_1081_reg[7]_i_1_n_4 ;
  wire \tmp_104_i_i_reg_1081_reg[7]_i_1_n_5 ;
  wire [10:1]tmp_108_cast_i_i_fu_791_p1;
  wire [9:2]tmp_109_cast_i_i_cas_fu_774_p1;
  wire [11:4]tmp_111_i_i_fu_798_p2;
  wire tmp_112_i_i_reg_10150;
  wire \tmp_112_i_i_reg_1015[0]_i_1_n_2 ;
  wire \tmp_112_i_i_reg_1015[0]_i_2_n_2 ;
  wire \tmp_112_i_i_reg_1015[0]_i_3_n_2 ;
  wire \tmp_112_i_i_reg_1015_pp1_iter5_reg_reg[0]_srl3_n_2 ;
  wire \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0 ;
  wire \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_n_2 ;
  wire \tmp_112_i_i_reg_1015_reg_n_2_[0] ;
  wire [1:1]tmp_73_cast_i_i_fu_721_p1;
  wire \tmp_83_i_i_reg_975[0]_i_1_n_2 ;
  wire \tmp_83_i_i_reg_975_reg_n_2_[0] ;
  wire tmp_85_i_i_fu_605_p2;
  wire \tmp_85_i_i_reg_995_reg_n_2_[0] ;
  wire [9:0]tmp_88_i_i_fu_851_p2;
  wire \tmp_88_i_i_reg_1091[3]_i_2_n_2 ;
  wire \tmp_88_i_i_reg_1091[3]_i_3_n_2 ;
  wire \tmp_88_i_i_reg_1091[3]_i_4_n_2 ;
  wire \tmp_88_i_i_reg_1091[3]_i_5_n_2 ;
  wire \tmp_88_i_i_reg_1091[3]_i_6_n_2 ;
  wire \tmp_88_i_i_reg_1091[3]_i_7_n_2 ;
  wire \tmp_88_i_i_reg_1091[3]_i_8_n_2 ;
  wire \tmp_88_i_i_reg_1091[7]_i_2_n_2 ;
  wire \tmp_88_i_i_reg_1091[7]_i_3_n_2 ;
  wire \tmp_88_i_i_reg_1091[7]_i_4_n_2 ;
  wire \tmp_88_i_i_reg_1091[7]_i_5_n_2 ;
  wire \tmp_88_i_i_reg_1091[7]_i_6_n_2 ;
  wire \tmp_88_i_i_reg_1091[7]_i_7_n_2 ;
  wire \tmp_88_i_i_reg_1091[7]_i_8_n_2 ;
  wire \tmp_88_i_i_reg_1091[7]_i_9_n_2 ;
  wire \tmp_88_i_i_reg_1091[9]_i_2_n_2 ;
  wire \tmp_88_i_i_reg_1091_reg[3]_i_1_n_2 ;
  wire \tmp_88_i_i_reg_1091_reg[3]_i_1_n_3 ;
  wire \tmp_88_i_i_reg_1091_reg[3]_i_1_n_4 ;
  wire \tmp_88_i_i_reg_1091_reg[3]_i_1_n_5 ;
  wire \tmp_88_i_i_reg_1091_reg[7]_i_1_n_2 ;
  wire \tmp_88_i_i_reg_1091_reg[7]_i_1_n_3 ;
  wire \tmp_88_i_i_reg_1091_reg[7]_i_1_n_4 ;
  wire \tmp_88_i_i_reg_1091_reg[7]_i_1_n_5 ;
  wire [10:1]tmp_92_cast_i_i_fu_898_p1;
  wire [10:0]tmp_94_i_i_fu_873_p2;
  wire [10:0]tmp_94_i_i_reg_1096;
  wire \tmp_94_i_i_reg_1096[10]_i_2_n_2 ;
  wire \tmp_94_i_i_reg_1096[3]_i_2_n_2 ;
  wire \tmp_94_i_i_reg_1096[3]_i_3_n_2 ;
  wire \tmp_94_i_i_reg_1096[3]_i_4_n_2 ;
  wire \tmp_94_i_i_reg_1096[3]_i_5_n_2 ;
  wire \tmp_94_i_i_reg_1096[3]_i_6_n_2 ;
  wire \tmp_94_i_i_reg_1096[7]_i_2_n_2 ;
  wire \tmp_94_i_i_reg_1096[7]_i_3_n_2 ;
  wire \tmp_94_i_i_reg_1096[7]_i_4_n_2 ;
  wire \tmp_94_i_i_reg_1096[7]_i_5_n_2 ;
  wire \tmp_94_i_i_reg_1096[7]_i_6_n_2 ;
  wire \tmp_94_i_i_reg_1096[7]_i_7_n_2 ;
  wire \tmp_94_i_i_reg_1096[7]_i_8_n_2 ;
  wire \tmp_94_i_i_reg_1096[7]_i_9_n_2 ;
  wire \tmp_94_i_i_reg_1096_reg[10]_i_1_n_5 ;
  wire \tmp_94_i_i_reg_1096_reg[3]_i_1_n_2 ;
  wire \tmp_94_i_i_reg_1096_reg[3]_i_1_n_3 ;
  wire \tmp_94_i_i_reg_1096_reg[3]_i_1_n_4 ;
  wire \tmp_94_i_i_reg_1096_reg[3]_i_1_n_5 ;
  wire \tmp_94_i_i_reg_1096_reg[7]_i_1_n_2 ;
  wire \tmp_94_i_i_reg_1096_reg[7]_i_1_n_3 ;
  wire \tmp_94_i_i_reg_1096_reg[7]_i_1_n_4 ;
  wire \tmp_94_i_i_reg_1096_reg[7]_i_1_n_5 ;
  wire [11:4]tmp_95_i_i_fu_905_p2;
  wire \tmp_97_i_i_reg_1008_reg_n_2_[0] ;
  wire \tmp_97_i_i_reg_1008_reg_n_2_[10] ;
  wire \tmp_97_i_i_reg_1008_reg_n_2_[1] ;
  wire \tmp_97_i_i_reg_1008_reg_n_2_[2] ;
  wire \tmp_97_i_i_reg_1008_reg_n_2_[3] ;
  wire \tmp_97_i_i_reg_1008_reg_n_2_[4] ;
  wire \tmp_97_i_i_reg_1008_reg_n_2_[5] ;
  wire \tmp_97_i_i_reg_1008_reg_n_2_[6] ;
  wire \tmp_97_i_i_reg_1008_reg_n_2_[7] ;
  wire \tmp_97_i_i_reg_1008_reg_n_2_[8] ;
  wire \tmp_97_i_i_reg_1008_reg_n_2_[9] ;
  wire [7:0]tmp_98_cast_i_i_fu_681_p1;
  wire [7:0]tmp_99_cast_i_i_fu_685_p1;
  wire [8:0]tmp_fu_703_p2;
  wire \tmp_i_i_31_reg_969[0]_i_1_n_2 ;
  wire \tmp_i_i_31_reg_969[0]_i_2_n_2 ;
  wire \tmp_i_i_31_reg_969[0]_i_3_n_2 ;
  wire \tmp_i_i_31_reg_969[0]_i_4_n_2 ;
  wire \tmp_i_i_31_reg_969_reg_n_2_[0] ;
  wire \tmp_i_i_reg_943[10]_i_1_n_2 ;
  wire [10:0]tmp_i_i_reg_943_pp0_iter1_reg_reg__0;
  wire [10:0]tmp_i_i_reg_943_reg__0;
  wire [8:0]tmp_reg_1076;
  wire xFAverageGaussianMas_U0_p_lowthreshold_out_write;
  wire [3:0]\NLW_SRL_SIG_reg[0][3]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_SRL_SIG_reg[0][3]_i_9_O_UNCONNECTED ;
  wire [2:2]\NLW_SRL_SIG_reg[0][7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED ;
  wire [2:2]\NLW_SRL_SIG_reg[0][7]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_SRL_SIG_reg[0][7]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_row_ind_V_reg_1101_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp4_reg_1086_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp4_reg_1086_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_104_i_i_reg_1081_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_104_i_i_reg_1081_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_88_i_i_reg_1091_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_88_i_i_reg_1091_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_94_i_i_reg_1096_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_94_i_i_reg_1096_reg[10]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(tmp_95_i_i_fu_905_p2[4]),
        .I1(ap_CS_fsm_state17),
        .I2(tmp_111_i_i_fu_798_p2[4]),
        .O(\ap_CS_fsm_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(tmp_95_i_i_fu_905_p2[5]),
        .I1(ap_CS_fsm_state17),
        .I2(tmp_111_i_i_fu_798_p2[5]),
        .O(\ap_CS_fsm_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(tmp_95_i_i_fu_905_p2[6]),
        .I1(ap_CS_fsm_state17),
        .I2(tmp_111_i_i_fu_798_p2[6]),
        .O(\ap_CS_fsm_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(tmp_95_i_i_fu_905_p2[7]),
        .I1(ap_CS_fsm_state17),
        .I2(tmp_111_i_i_fu_798_p2[7]),
        .O(\ap_CS_fsm_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_10 
       (.I0(tmp_108_cast_i_i_fu_791_p1[7]),
        .I1(tmp4_reg_1086[7]),
        .O(\SRL_SIG[0][3]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_11 
       (.I0(tmp_108_cast_i_i_fu_791_p1[6]),
        .I1(tmp4_reg_1086[6]),
        .O(\SRL_SIG[0][3]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_12 
       (.I0(tmp_108_cast_i_i_fu_791_p1[5]),
        .I1(tmp4_reg_1086[5]),
        .O(\SRL_SIG[0][3]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_13 
       (.I0(tmp_108_cast_i_i_fu_791_p1[4]),
        .I1(tmp4_reg_1086[4]),
        .O(\SRL_SIG[0][3]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_14 
       (.I0(tmp_94_i_i_reg_1096[3]),
        .I1(tmp_92_cast_i_i_fu_898_p1[3]),
        .O(\SRL_SIG[0][3]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_15 
       (.I0(tmp_94_i_i_reg_1096[2]),
        .I1(tmp_92_cast_i_i_fu_898_p1[2]),
        .O(\SRL_SIG[0][3]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_16 
       (.I0(tmp_94_i_i_reg_1096[1]),
        .I1(tmp_92_cast_i_i_fu_898_p1[1]),
        .O(\SRL_SIG[0][3]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_17 
       (.I0(tmp_108_cast_i_i_fu_791_p1[3]),
        .I1(tmp4_reg_1086[3]),
        .O(\SRL_SIG[0][3]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_18 
       (.I0(tmp_108_cast_i_i_fu_791_p1[2]),
        .I1(tmp4_reg_1086[2]),
        .O(\SRL_SIG[0][3]_i_18_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_19 
       (.I0(tmp_108_cast_i_i_fu_791_p1[1]),
        .I1(tmp4_reg_1086[1]),
        .O(\SRL_SIG[0][3]_i_19_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_5 
       (.I0(tmp_94_i_i_reg_1096[7]),
        .I1(tmp_92_cast_i_i_fu_898_p1[7]),
        .O(\SRL_SIG[0][3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_6 
       (.I0(tmp_94_i_i_reg_1096[6]),
        .I1(tmp_92_cast_i_i_fu_898_p1[6]),
        .O(\SRL_SIG[0][3]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_7 
       (.I0(tmp_94_i_i_reg_1096[5]),
        .I1(tmp_92_cast_i_i_fu_898_p1[5]),
        .O(\SRL_SIG[0][3]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][3]_i_8 
       (.I0(tmp_94_i_i_reg_1096[4]),
        .I1(tmp_92_cast_i_i_fu_898_p1[4]),
        .O(\SRL_SIG[0][3]_i_8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(tmp_95_i_i_fu_905_p2[8]),
        .I1(ap_CS_fsm_state17),
        .I2(tmp_111_i_i_fu_798_p2[8]),
        .O(\ap_CS_fsm_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(tmp_95_i_i_fu_905_p2[9]),
        .I1(ap_CS_fsm_state17),
        .I2(tmp_111_i_i_fu_798_p2[9]),
        .O(\ap_CS_fsm_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(tmp_95_i_i_fu_905_p2[10]),
        .I1(ap_CS_fsm_state17),
        .I2(tmp_111_i_i_fu_798_p2[10]),
        .O(\ap_CS_fsm_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h8888A888)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(gaussian_mat_V_V_full_n),
        .I1(ap_CS_fsm_state17),
        .I2(ap_block_pp1_stage0_subdone8_in),
        .I3(ap_enable_reg_pp1_iter7_reg_n_2),
        .I4(\tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_n_2 ),
        .O(internal_full_n_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][7]_i_10 
       (.I0(tmp_108_cast_i_i_fu_791_p1[8]),
        .I1(tmp4_reg_1086[8]),
        .O(\SRL_SIG[0][7]_i_10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(tmp_95_i_i_fu_905_p2[11]),
        .I1(ap_CS_fsm_state17),
        .I2(tmp_111_i_i_fu_798_p2[11]),
        .O(\ap_CS_fsm_reg[7]_0 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][7]_i_5 
       (.I0(tmp_94_i_i_reg_1096[10]),
        .I1(tmp_92_cast_i_i_fu_898_p1[10]),
        .O(\SRL_SIG[0][7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][7]_i_6 
       (.I0(tmp_94_i_i_reg_1096[9]),
        .I1(tmp_92_cast_i_i_fu_898_p1[9]),
        .O(\SRL_SIG[0][7]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][7]_i_7 
       (.I0(tmp_94_i_i_reg_1096[8]),
        .I1(tmp_92_cast_i_i_fu_898_p1[8]),
        .O(\SRL_SIG[0][7]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][7]_i_8 
       (.I0(tmp_108_cast_i_i_fu_791_p1[10]),
        .I1(tmp4_reg_1086[10]),
        .O(\SRL_SIG[0][7]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SRL_SIG[0][7]_i_9 
       (.I0(tmp_108_cast_i_i_fu_791_p1[9]),
        .I1(tmp4_reg_1086[9]),
        .O(\SRL_SIG[0][7]_i_9_n_2 ));
  CARRY4 \SRL_SIG_reg[0][3]_i_2 
       (.CI(\SRL_SIG_reg[0][3]_i_4_n_2 ),
        .CO({\SRL_SIG_reg[0][3]_i_2_n_2 ,\SRL_SIG_reg[0][3]_i_2_n_3 ,\SRL_SIG_reg[0][3]_i_2_n_4 ,\SRL_SIG_reg[0][3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_94_i_i_reg_1096[7:4]),
        .O(tmp_95_i_i_fu_905_p2[7:4]),
        .S({\SRL_SIG[0][3]_i_5_n_2 ,\SRL_SIG[0][3]_i_6_n_2 ,\SRL_SIG[0][3]_i_7_n_2 ,\SRL_SIG[0][3]_i_8_n_2 }));
  CARRY4 \SRL_SIG_reg[0][3]_i_3 
       (.CI(\SRL_SIG_reg[0][3]_i_9_n_2 ),
        .CO({\SRL_SIG_reg[0][3]_i_3_n_2 ,\SRL_SIG_reg[0][3]_i_3_n_3 ,\SRL_SIG_reg[0][3]_i_3_n_4 ,\SRL_SIG_reg[0][3]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_108_cast_i_i_fu_791_p1[7:4]),
        .O(tmp_111_i_i_fu_798_p2[7:4]),
        .S({\SRL_SIG[0][3]_i_10_n_2 ,\SRL_SIG[0][3]_i_11_n_2 ,\SRL_SIG[0][3]_i_12_n_2 ,\SRL_SIG[0][3]_i_13_n_2 }));
  CARRY4 \SRL_SIG_reg[0][3]_i_4 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][3]_i_4_n_2 ,\SRL_SIG_reg[0][3]_i_4_n_3 ,\SRL_SIG_reg[0][3]_i_4_n_4 ,\SRL_SIG_reg[0][3]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_94_i_i_reg_1096[3:1],1'b0}),
        .O(\NLW_SRL_SIG_reg[0][3]_i_4_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][3]_i_14_n_2 ,\SRL_SIG[0][3]_i_15_n_2 ,\SRL_SIG[0][3]_i_16_n_2 ,tmp_94_i_i_reg_1096[0]}));
  CARRY4 \SRL_SIG_reg[0][3]_i_9 
       (.CI(1'b0),
        .CO({\SRL_SIG_reg[0][3]_i_9_n_2 ,\SRL_SIG_reg[0][3]_i_9_n_3 ,\SRL_SIG_reg[0][3]_i_9_n_4 ,\SRL_SIG_reg[0][3]_i_9_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_108_cast_i_i_fu_791_p1[3:1],1'b0}),
        .O(\NLW_SRL_SIG_reg[0][3]_i_9_O_UNCONNECTED [3:0]),
        .S({\SRL_SIG[0][3]_i_17_n_2 ,\SRL_SIG[0][3]_i_18_n_2 ,\SRL_SIG[0][3]_i_19_n_2 ,tmp4_reg_1086[0]}));
  CARRY4 \SRL_SIG_reg[0][7]_i_3 
       (.CI(\SRL_SIG_reg[0][3]_i_2_n_2 ),
        .CO({tmp_95_i_i_fu_905_p2[11],\NLW_SRL_SIG_reg[0][7]_i_3_CO_UNCONNECTED [2],\SRL_SIG_reg[0][7]_i_3_n_4 ,\SRL_SIG_reg[0][7]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_94_i_i_reg_1096[10:8]}),
        .O({\NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED [3],tmp_95_i_i_fu_905_p2[10:8]}),
        .S({1'b1,\SRL_SIG[0][7]_i_5_n_2 ,\SRL_SIG[0][7]_i_6_n_2 ,\SRL_SIG[0][7]_i_7_n_2 }));
  CARRY4 \SRL_SIG_reg[0][7]_i_4 
       (.CI(\SRL_SIG_reg[0][3]_i_3_n_2 ),
        .CO({tmp_111_i_i_fu_798_p2[11],\NLW_SRL_SIG_reg[0][7]_i_4_CO_UNCONNECTED [2],\SRL_SIG_reg[0][7]_i_4_n_4 ,\SRL_SIG_reg[0][7]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_108_cast_i_i_fu_791_p1[10:8]}),
        .O({\NLW_SRL_SIG_reg[0][7]_i_4_O_UNCONNECTED [3],tmp_111_i_i_fu_798_p2[10:8]}),
        .S({1'b1,\SRL_SIG[0][7]_i_8_n_2 ,\SRL_SIG[0][7]_i_9_n_2 ,\SRL_SIG[0][7]_i_10_n_2 }));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_xFCannyKernel_fu_80_ap_ready),
        .I1(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm[4]_i_2_n_2 ),
        .I2(t_V_1_reg_351[2]),
        .I3(t_V_1_reg_351[1]),
        .I4(t_V_1_reg_351[9]),
        .I5(t_V_1_reg_351[3]),
        .O(grp_xFCannyKernel_fu_80_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFDCDDFFFF0000)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_2),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(buf_0_V_U_n_11),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h00000000AAAA0008)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(buf_0_V_U_n_11),
        .I3(buf_1_V_U_n_11),
        .I4(ap_enable_reg_pp0_iter2_reg_n_2),
        .I5(ap_enable_reg_pp0_iter1_reg_n_2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(p_0_in0),
        .I1(gaussian_mat_V_V_full_n),
        .I2(ap_CS_fsm_state17),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm[4]_i_2_n_2 ),
        .I2(t_V_1_reg_351[2]),
        .I3(t_V_1_reg_351[1]),
        .I4(t_V_1_reg_351[9]),
        .I5(t_V_1_reg_351[3]),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(t_V_1_reg_351[7]),
        .I1(t_V_1_reg_351[6]),
        .I2(t_V_1_reg_351[0]),
        .I3(t_V_1_reg_351[4]),
        .I4(t_V_1_reg_351[5]),
        .I5(t_V_1_reg_351[8]),
        .O(\ap_CS_fsm[4]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_block_pp1_stage0_subdone8_in),
        .I2(\ap_CS_fsm[5]_i_2_n_2 ),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hBABB)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_enable_reg_pp1_iter6),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(ap_enable_reg_pp1_iter5),
        .O(\ap_CS_fsm[5]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000088880080)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_subdone8_in),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(ap_enable_reg_pp1_iter4),
        .I4(ap_enable_reg_pp1_iter7_reg_n_2),
        .I5(ap_enable_reg_pp1_iter6),
        .O(ap_NS_fsm[6]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(gaussian_mat_V_V_full_n),
        .I2(ap_CS_fsm_state17),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_enable_reg_pp1_iter5_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_enable_reg_pp1_iter5_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(p_0_in0),
        .R(ap_enable_reg_pp1_iter5_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_enable_reg_pp1_iter5_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(ap_enable_reg_pp1_iter5_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_enable_reg_pp1_iter5_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state16),
        .R(ap_enable_reg_pp1_iter5_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state17),
        .R(ap_enable_reg_pp1_iter5_reg_0));
  LUT5 #(
    .INIT(32'hA800A8A8)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(buf_0_V_U_n_11),
        .I4(p_40_in),
        .O(ap_enable_reg_pp0_iter0_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAABA003000000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(buf_0_V_U_n_11),
        .I1(\exitcond1_i_i_reg_934_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(strm_src_V_V_empty_n),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00F40000000000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .I1(ap_enable_reg_pp0_iter2_reg_n_2),
        .I2(\exitcond1_i_i_reg_934_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(strm_src_V_V_empty_n),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter2_reg_n_2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F7F70000000000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_block_pp1_stage0_subdone8_in),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\exitcond_i_i_i_reg_999[0]_i_3_n_2 ),
        .I3(ap_CS_fsm_state7),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_enable_reg_pp1_iter5_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_enable_reg_pp1_iter5_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_enable_reg_pp1_iter5_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter4),
        .R(ap_enable_reg_pp1_iter5_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(ap_enable_reg_pp1_iter5_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter6_i_1
       (.I0(ap_enable_reg_pp1_iter4),
        .I1(ap_enable_reg_pp1_iter5),
        .O(ap_enable_reg_pp1_iter6_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(ap_enable_reg_pp1_iter6_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter6),
        .R(ap_enable_reg_pp1_iter5_reg_0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp1_iter7_i_1
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(ap_block_pp1_stage0_subdone8_in),
        .I3(ap_enable_reg_pp1_iter7_reg_n_2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter7_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter7_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter7_reg_n_2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_i_1
       (.I0(grp_xFCannyKernel_fu_80_ap_start_reg_reg),
        .I1(grp_xFCannyKernel_fu_80_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg_0),
        .O(ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg));
  design_1_Canny_accel_0_0_xFAverageGaussianbkb_19 buf_0_V_U
       (.DOBDO(buf_0_V_load_reg_1034),
        .E(\ap_CS_fsm_reg[1]_2 ),
        .Q({\tmp_97_i_i_reg_1008_reg_n_2_[10] ,\tmp_97_i_i_reg_1008_reg_n_2_[9] ,\tmp_97_i_i_reg_1008_reg_n_2_[8] ,\tmp_97_i_i_reg_1008_reg_n_2_[7] ,\tmp_97_i_i_reg_1008_reg_n_2_[6] ,\tmp_97_i_i_reg_1008_reg_n_2_[5] ,\tmp_97_i_i_reg_1008_reg_n_2_[4] ,\tmp_97_i_i_reg_1008_reg_n_2_[3] ,\tmp_97_i_i_reg_1008_reg_n_2_[2] ,\tmp_97_i_i_reg_1008_reg_n_2_[1] ,\tmp_97_i_i_reg_1008_reg_n_2_[0] }),
        .ap_block_pp1_stage0_subdone8_in(ap_block_pp1_stage0_subdone8_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .buf_0_V_ce0(buf_0_V_ce0),
        .buf_0_V_load_reg_10340(buf_0_V_load_reg_10340),
        .\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0] (ap_CS_fsm_pp0_stage0),
        .\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0 (ap_enable_reg_pp0_iter1_reg_n_2),
        .\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1 (\exitcond1_i_i_reg_934_reg_n_2_[0] ),
        .p_40_in(p_40_in),
        .ram_reg(\exitcond_i_i_i_reg_999_pp1_iter1_reg_reg_n_2_[0] ),
        .ram_reg_0(p_7_i_i_fu_168),
        .ram_reg_1(t_V_reg_328_reg__0),
        .ram_reg_2(buf_1_V_U_n_10),
        .ram_reg_3(reg_465),
        .ram_reg_4(\tmp_85_i_i_reg_995_reg_n_2_[0] ),
        .ram_reg_5(t_V_2_reg_363_pp1_iter1_reg),
        .strm_src_V_V_empty_n(strm_src_V_V_empty_n),
        .\t_V_reg_328_reg[9] (buf_0_V_U_n_11));
  design_1_Canny_accel_0_0_xFAverageGaussianbkb_20 buf_1_V_U
       (.DOBDO(buf_1_V_load_reg_1041),
        .Q({\tmp_97_i_i_reg_1008_reg_n_2_[10] ,\tmp_97_i_i_reg_1008_reg_n_2_[9] ,\tmp_97_i_i_reg_1008_reg_n_2_[8] ,\tmp_97_i_i_reg_1008_reg_n_2_[7] ,\tmp_97_i_i_reg_1008_reg_n_2_[6] ,\tmp_97_i_i_reg_1008_reg_n_2_[5] ,\tmp_97_i_i_reg_1008_reg_n_2_[4] ,\tmp_97_i_i_reg_1008_reg_n_2_[3] ,\tmp_97_i_i_reg_1008_reg_n_2_[2] ,\tmp_97_i_i_reg_1008_reg_n_2_[1] ,\tmp_97_i_i_reg_1008_reg_n_2_[0] }),
        .ap_block_pp1_stage0_subdone8_in(ap_block_pp1_stage0_subdone8_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter2_reg(buf_1_V_U_n_10),
        .buf_0_V_ce0(buf_0_V_ce0),
        .buf_0_V_load_reg_10340(buf_0_V_load_reg_10340),
        .exitcond1_i_i_reg_934_pp0_iter1_reg(exitcond1_i_i_reg_934_pp0_iter1_reg),
        .\exitcond1_i_i_reg_934_reg[0] (buf_1_V_U_n_11),
        .ram_reg(p_7_i_i_fu_168),
        .ram_reg_0(ap_enable_reg_pp0_iter2_reg_n_2),
        .ram_reg_1(\exitcond1_i_i_reg_934_reg_n_2_[0] ),
        .ram_reg_2(ap_enable_reg_pp0_iter1_reg_n_2),
        .ram_reg_3(\exitcond_i_i_i_reg_999_pp1_iter1_reg_reg_n_2_[0] ),
        .ram_reg_4(reg_465),
        .ram_reg_5(\tmp_85_i_i_reg_995_reg_n_2_[0] ),
        .ram_reg_6(t_V_2_reg_363_pp1_iter1_reg),
        .ram_reg_7(tmp_i_i_reg_943_pp0_iter1_reg_reg__0),
        .strm_src_V_V_empty_n(strm_src_V_V_empty_n));
  design_1_Canny_accel_0_0_xFAverageGaussianbkb_21 buf_2_V_U
       (.D(tmp_101_cast_i_i_cas_fu_693_p1),
        .DOBDO(buf_1_V_load_reg_1041),
        .Q(t_V_2_reg_363_pp1_iter1_reg),
        .ap_block_pp1_stage0_subdone8_in(ap_block_pp1_stage0_subdone8_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .buf_0_V_ce0(buf_0_V_ce0),
        .buf_0_V_load_reg_10340(buf_0_V_load_reg_10340),
        .exitcond_i_i_i_reg_999(exitcond_i_i_i_reg_999),
        .exitcond_i_i_i_reg_999_pp1_iter3_reg(exitcond_i_i_i_reg_999_pp1_iter3_reg),
        .gaussian_mat_V_V_full_n(gaussian_mat_V_V_full_n),
        .ram_reg(src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return),
        .ram_reg_0(tmp_99_cast_i_i_fu_685_p1),
        .ram_reg_1({\tmp_97_i_i_reg_1008_reg_n_2_[10] ,\tmp_97_i_i_reg_1008_reg_n_2_[9] ,\tmp_97_i_i_reg_1008_reg_n_2_[8] ,\tmp_97_i_i_reg_1008_reg_n_2_[7] ,\tmp_97_i_i_reg_1008_reg_n_2_[6] ,\tmp_97_i_i_reg_1008_reg_n_2_[5] ,\tmp_97_i_i_reg_1008_reg_n_2_[4] ,\tmp_97_i_i_reg_1008_reg_n_2_[3] ,\tmp_97_i_i_reg_1008_reg_n_2_[2] ,\tmp_97_i_i_reg_1008_reg_n_2_[1] ,\tmp_97_i_i_reg_1008_reg_n_2_[0] }),
        .ram_reg_2(\exitcond_i_i_i_reg_999_pp1_iter1_reg_reg_n_2_[0] ),
        .ram_reg_3(\tmp_85_i_i_reg_995_reg_n_2_[0] ),
        .ram_reg_4(reg_465),
        .\src_buf1_2_V_reg_1055_reg[0] (p_5_i_i_fu_176),
        .\src_buf1_2_V_reg_1055_reg[7] (buf_0_V_load_reg_1034),
        .\src_buf2_2_V_reg_1060_reg[0] (p_6_i_i_fu_172),
        .\src_buf3_1_V_reg_1066_reg[0] (p_7_i_i_fu_168),
        .strm_src_V_V_empty_n(strm_src_V_V_empty_n),
        .\tmp_102_i_i_reg_1071_reg[7] (\exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0] ),
        .\tmp_102_i_i_reg_1071_reg[7]_0 (src_buf1_V_0_i_i_reg_437),
        .\tmp_102_i_i_reg_1071_reg[7]_1 ({\src_buf1_0_V_reg_425_reg_n_2_[7] ,\src_buf1_0_V_reg_425_reg_n_2_[6] ,\src_buf1_0_V_reg_425_reg_n_2_[5] ,\src_buf1_0_V_reg_425_reg_n_2_[4] ,\src_buf1_0_V_reg_425_reg_n_2_[3] ,\src_buf1_0_V_reg_425_reg_n_2_[2] ,\src_buf1_0_V_reg_425_reg_n_2_[1] ,\src_buf1_0_V_reg_425_reg_n_2_[0] }),
        .\tmp_102_i_i_reg_1071_reg[7]_i_1 (tmp_102_i_i_fu_697_p2),
        .\tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0 (ap_enable_reg_pp1_iter7_reg_n_2),
        .\tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0 (\tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_n_2 ),
        .\tmp_85_i_i_reg_995_reg[0] (buf_2_V_U_n_5),
        .tmp_98_cast_i_i_fu_681_p1(tmp_98_cast_i_i_fu_681_p1),
        .\tmp_reg_1076_reg[7] (src_buf3_V_0_i_i_reg_375),
        .\tmp_reg_1076_reg[7]_0 (src_buf3_0_V_reg_412),
        .\tmp_reg_1076_reg[7]_i_1 (tmp_fu_703_p2));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_4_reg_1003[0]_i_1 
       (.I0(col_V_4_reg_1003_reg__0[0]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(exitcond_i_i_i_reg_999),
        .I4(\t_V_2_reg_363_reg_n_2_[0] ),
        .O(col_V_4_fu_632_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \col_V_4_reg_1003[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone8_in),
        .O(col_V_4_reg_10030));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_4_reg_1003[10]_i_10 
       (.I0(col_V_4_reg_1003_reg__0[3]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(exitcond_i_i_i_reg_999),
        .I4(\t_V_2_reg_363_reg_n_2_[3] ),
        .O(\col_V_4_reg_1003[10]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    \col_V_4_reg_1003[10]_i_2 
       (.I0(\col_V_4_reg_1003[10]_i_3_n_2 ),
        .I1(\col_V_4_reg_1003[10]_i_4_n_2 ),
        .I2(\col_V_4_reg_1003[10]_i_5_n_2 ),
        .I3(\col_V_4_reg_1003[10]_i_6_n_2 ),
        .I4(\col_V_4_reg_1003[10]_i_7_n_2 ),
        .I5(\col_V_4_reg_1003[10]_i_8_n_2 ),
        .O(col_V_4_fu_632_p2[10]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \col_V_4_reg_1003[10]_i_3 
       (.I0(col_V_4_reg_1003_reg__0[10]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(exitcond_i_i_i_reg_999),
        .I4(\t_V_2_reg_363_reg_n_2_[10] ),
        .O(\col_V_4_reg_1003[10]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_4_reg_1003[10]_i_4 
       (.I0(col_V_4_reg_1003_reg__0[8]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(exitcond_i_i_i_reg_999),
        .I4(\t_V_2_reg_363_reg_n_2_[8] ),
        .O(\col_V_4_reg_1003[10]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \col_V_4_reg_1003[10]_i_5 
       (.I0(col_V_4_reg_1003_reg__0[6]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(exitcond_i_i_i_reg_999),
        .I4(\t_V_2_reg_363_reg_n_2_[6] ),
        .O(\col_V_4_reg_1003[10]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \col_V_4_reg_1003[10]_i_6 
       (.I0(\t_V_2_reg_363_reg_n_2_[5] ),
        .I1(\col_V_4_reg_1003[8]_i_2_n_2 ),
        .I2(col_V_4_reg_1003_reg__0[5]),
        .I3(\col_V_4_reg_1003[10]_i_9_n_2 ),
        .I4(\col_V_4_reg_1003[10]_i_10_n_2 ),
        .I5(\col_V_4_reg_1003[4]_i_2_n_2 ),
        .O(\col_V_4_reg_1003[10]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \col_V_4_reg_1003[10]_i_7 
       (.I0(col_V_4_reg_1003_reg__0[7]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(exitcond_i_i_i_reg_999),
        .I4(\t_V_2_reg_363_reg_n_2_[7] ),
        .O(\col_V_4_reg_1003[10]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \col_V_4_reg_1003[10]_i_8 
       (.I0(col_V_4_reg_1003_reg__0[9]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(exitcond_i_i_i_reg_999),
        .I4(\t_V_2_reg_363_reg_n_2_[9] ),
        .O(\col_V_4_reg_1003[10]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \col_V_4_reg_1003[10]_i_9 
       (.I0(col_V_4_reg_1003_reg__0[4]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(exitcond_i_i_i_reg_999),
        .I4(\t_V_2_reg_363_reg_n_2_[4] ),
        .O(\col_V_4_reg_1003[10]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_V_4_reg_1003[1]_i_1 
       (.I0(\t_V_2_reg_363_reg_n_2_[0] ),
        .I1(col_V_4_reg_1003_reg__0[0]),
        .I2(\t_V_2_reg_363_reg_n_2_[1] ),
        .I3(\col_V_4_reg_1003[8]_i_2_n_2 ),
        .I4(col_V_4_reg_1003_reg__0[1]),
        .O(col_V_4_fu_632_p2[1]));
  LUT6 #(
    .INIT(64'hB847B874B88BB8B8)) 
    \col_V_4_reg_1003[2]_i_1 
       (.I0(col_V_4_reg_1003_reg__0[2]),
        .I1(\col_V_4_reg_1003[8]_i_2_n_2 ),
        .I2(\t_V_2_reg_363_reg_n_2_[2] ),
        .I3(col_V_4_fu_632_p2[0]),
        .I4(\t_V_2_reg_363_reg_n_2_[1] ),
        .I5(col_V_4_reg_1003_reg__0[1]),
        .O(col_V_4_fu_632_p2[2]));
  LUT5 #(
    .INIT(32'hBA8A4575)) 
    \col_V_4_reg_1003[3]_i_1 
       (.I0(\t_V_2_reg_363_reg_n_2_[3] ),
        .I1(exitcond_i_i_i_reg_999),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(col_V_4_reg_1003_reg__0[3]),
        .I4(\col_V_4_reg_1003[4]_i_2_n_2 ),
        .O(col_V_4_fu_632_p2[3]));
  LUT6 #(
    .INIT(64'hB8B8B8B847748BB8)) 
    \col_V_4_reg_1003[4]_i_1 
       (.I0(col_V_4_reg_1003_reg__0[4]),
        .I1(\col_V_4_reg_1003[8]_i_2_n_2 ),
        .I2(\t_V_2_reg_363_reg_n_2_[4] ),
        .I3(\t_V_2_reg_363_reg_n_2_[3] ),
        .I4(col_V_4_reg_1003_reg__0[3]),
        .I5(\col_V_4_reg_1003[4]_i_2_n_2 ),
        .O(col_V_4_fu_632_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_4_reg_1003[4]_i_2 
       (.I0(col_V_4_reg_1003_reg__0[1]),
        .I1(\t_V_2_reg_363_reg_n_2_[1] ),
        .I2(col_V_4_fu_632_p2[0]),
        .I3(\t_V_2_reg_363_reg_n_2_[2] ),
        .I4(\col_V_4_reg_1003[8]_i_2_n_2 ),
        .I5(col_V_4_reg_1003_reg__0[2]),
        .O(\col_V_4_reg_1003[4]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \col_V_4_reg_1003[5]_i_1 
       (.I0(\col_V_4_reg_1003[6]_i_2_n_2 ),
        .I1(col_V_4_reg_1003_reg__0[5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(exitcond_i_i_i_reg_999),
        .I4(\t_V_2_reg_363_reg_n_2_[5] ),
        .O(col_V_4_fu_632_p2[5]));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \col_V_4_reg_1003[6]_i_1 
       (.I0(\t_V_2_reg_363_reg_n_2_[6] ),
        .I1(col_V_4_reg_1003_reg__0[6]),
        .I2(\col_V_4_reg_1003[6]_i_2_n_2 ),
        .I3(col_V_4_reg_1003_reg__0[5]),
        .I4(\col_V_4_reg_1003[8]_i_2_n_2 ),
        .I5(\t_V_2_reg_363_reg_n_2_[5] ),
        .O(col_V_4_fu_632_p2[6]));
  LUT6 #(
    .INIT(64'hBBBBAFFFFFFFAFFF)) 
    \col_V_4_reg_1003[6]_i_2 
       (.I0(\col_V_4_reg_1003[4]_i_2_n_2 ),
        .I1(col_V_4_reg_1003_reg__0[3]),
        .I2(\t_V_2_reg_363_reg_n_2_[3] ),
        .I3(\t_V_2_reg_363_reg_n_2_[4] ),
        .I4(\col_V_4_reg_1003[8]_i_2_n_2 ),
        .I5(col_V_4_reg_1003_reg__0[4]),
        .O(\col_V_4_reg_1003[6]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \col_V_4_reg_1003[7]_i_1 
       (.I0(\t_V_2_reg_363_reg_n_2_[7] ),
        .I1(col_V_4_reg_1003_reg__0[7]),
        .I2(\col_V_4_reg_1003[10]_i_6_n_2 ),
        .I3(col_V_4_reg_1003_reg__0[6]),
        .I4(\col_V_4_reg_1003[8]_i_2_n_2 ),
        .I5(\t_V_2_reg_363_reg_n_2_[6] ),
        .O(col_V_4_fu_632_p2[7]));
  LUT6 #(
    .INIT(64'h1DE2E2E2E2E2E2E2)) 
    \col_V_4_reg_1003[8]_i_1 
       (.I0(\t_V_2_reg_363_reg_n_2_[8] ),
        .I1(\col_V_4_reg_1003[8]_i_2_n_2 ),
        .I2(col_V_4_reg_1003_reg__0[8]),
        .I3(\col_V_4_reg_1003[10]_i_5_n_2 ),
        .I4(\col_V_4_reg_1003[10]_i_6_n_2 ),
        .I5(\col_V_4_reg_1003[10]_i_7_n_2 ),
        .O(col_V_4_fu_632_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \col_V_4_reg_1003[8]_i_2 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond_i_i_i_reg_999),
        .O(\col_V_4_reg_1003[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \col_V_4_reg_1003[9]_i_1 
       (.I0(\col_V_4_reg_1003[10]_i_8_n_2 ),
        .I1(\col_V_4_reg_1003[10]_i_7_n_2 ),
        .I2(\col_V_4_reg_1003[10]_i_6_n_2 ),
        .I3(\col_V_4_reg_1003[10]_i_5_n_2 ),
        .I4(\col_V_4_reg_1003[10]_i_4_n_2 ),
        .O(col_V_4_fu_632_p2[9]));
  FDRE \col_V_4_reg_1003_reg[0] 
       (.C(ap_clk),
        .CE(col_V_4_reg_10030),
        .D(col_V_4_fu_632_p2[0]),
        .Q(col_V_4_reg_1003_reg__0[0]),
        .R(1'b0));
  FDRE \col_V_4_reg_1003_reg[10] 
       (.C(ap_clk),
        .CE(col_V_4_reg_10030),
        .D(col_V_4_fu_632_p2[10]),
        .Q(col_V_4_reg_1003_reg__0[10]),
        .R(1'b0));
  FDRE \col_V_4_reg_1003_reg[1] 
       (.C(ap_clk),
        .CE(col_V_4_reg_10030),
        .D(col_V_4_fu_632_p2[1]),
        .Q(col_V_4_reg_1003_reg__0[1]),
        .R(1'b0));
  FDRE \col_V_4_reg_1003_reg[2] 
       (.C(ap_clk),
        .CE(col_V_4_reg_10030),
        .D(col_V_4_fu_632_p2[2]),
        .Q(col_V_4_reg_1003_reg__0[2]),
        .R(1'b0));
  FDRE \col_V_4_reg_1003_reg[3] 
       (.C(ap_clk),
        .CE(col_V_4_reg_10030),
        .D(col_V_4_fu_632_p2[3]),
        .Q(col_V_4_reg_1003_reg__0[3]),
        .R(1'b0));
  FDRE \col_V_4_reg_1003_reg[4] 
       (.C(ap_clk),
        .CE(col_V_4_reg_10030),
        .D(col_V_4_fu_632_p2[4]),
        .Q(col_V_4_reg_1003_reg__0[4]),
        .R(1'b0));
  FDRE \col_V_4_reg_1003_reg[5] 
       (.C(ap_clk),
        .CE(col_V_4_reg_10030),
        .D(col_V_4_fu_632_p2[5]),
        .Q(col_V_4_reg_1003_reg__0[5]),
        .R(1'b0));
  FDRE \col_V_4_reg_1003_reg[6] 
       (.C(ap_clk),
        .CE(col_V_4_reg_10030),
        .D(col_V_4_fu_632_p2[6]),
        .Q(col_V_4_reg_1003_reg__0[6]),
        .R(1'b0));
  FDRE \col_V_4_reg_1003_reg[7] 
       (.C(ap_clk),
        .CE(col_V_4_reg_10030),
        .D(col_V_4_fu_632_p2[7]),
        .Q(col_V_4_reg_1003_reg__0[7]),
        .R(1'b0));
  FDRE \col_V_4_reg_1003_reg[8] 
       (.C(ap_clk),
        .CE(col_V_4_reg_10030),
        .D(col_V_4_fu_632_p2[8]),
        .Q(col_V_4_reg_1003_reg__0[8]),
        .R(1'b0));
  FDRE \col_V_4_reg_1003_reg[9] 
       (.C(ap_clk),
        .CE(col_V_4_reg_10030),
        .D(col_V_4_fu_632_p2[9]),
        .Q(col_V_4_reg_1003_reg__0[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \exitcond1_i_i_reg_934[0]_i_2 
       (.I0(buf_0_V_U_n_11),
        .O(exitcond1_i_i_fu_472_p2));
  FDRE \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(\exitcond1_i_i_reg_934_reg_n_2_[0] ),
        .Q(exitcond1_i_i_reg_934_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond1_i_i_reg_934_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(exitcond1_i_i_fu_472_p2),
        .Q(\exitcond1_i_i_reg_934_reg_n_2_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \exitcond_i_i_i_reg_999[0]_i_1 
       (.I0(ap_block_pp1_stage0_subdone8_in),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(\exitcond_i_i_i_reg_999[0]_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \exitcond_i_i_i_reg_999[0]_i_2 
       (.I0(\exitcond_i_i_i_reg_999[0]_i_3_n_2 ),
        .O(exitcond_i_i_i_fu_626_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \exitcond_i_i_i_reg_999[0]_i_3 
       (.I0(\exitcond_i_i_i_reg_999[0]_i_4_n_2 ),
        .I1(\col_V_4_reg_1003[10]_i_4_n_2 ),
        .I2(\exitcond_i_i_i_reg_999[0]_i_5_n_2 ),
        .I3(\col_V_4_reg_1003[10]_i_8_n_2 ),
        .I4(\col_V_4_reg_1003[10]_i_5_n_2 ),
        .I5(\exitcond_i_i_i_reg_999[0]_i_6_n_2 ),
        .O(\exitcond_i_i_i_reg_999[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB8FF)) 
    \exitcond_i_i_i_reg_999[0]_i_4 
       (.I0(col_V_4_reg_1003_reg__0[1]),
        .I1(\col_V_4_reg_1003[8]_i_2_n_2 ),
        .I2(\t_V_2_reg_363_reg_n_2_[1] ),
        .I3(col_V_4_fu_632_p2[0]),
        .I4(\exitcond_i_i_i_reg_999[0]_i_7_n_2 ),
        .I5(\col_V_4_reg_1003[10]_i_9_n_2 ),
        .O(\exitcond_i_i_i_reg_999[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \exitcond_i_i_i_reg_999[0]_i_5 
       (.I0(col_V_4_reg_1003_reg__0[5]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(exitcond_i_i_i_reg_999),
        .I4(\t_V_2_reg_363_reg_n_2_[5] ),
        .O(\exitcond_i_i_i_reg_999[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h3000505030000000)) 
    \exitcond_i_i_i_reg_999[0]_i_6 
       (.I0(\t_V_2_reg_363_reg_n_2_[7] ),
        .I1(col_V_4_reg_1003_reg__0[7]),
        .I2(\col_V_4_reg_1003[10]_i_10_n_2 ),
        .I3(col_V_4_reg_1003_reg__0[10]),
        .I4(\col_V_4_reg_1003[8]_i_2_n_2 ),
        .I5(\t_V_2_reg_363_reg_n_2_[10] ),
        .O(\exitcond_i_i_i_reg_999[0]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \exitcond_i_i_i_reg_999[0]_i_7 
       (.I0(col_V_4_reg_1003_reg__0[2]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(exitcond_i_i_i_reg_999),
        .I4(\t_V_2_reg_363_reg_n_2_[2] ),
        .O(\exitcond_i_i_i_reg_999[0]_i_7_n_2 ));
  FDRE \exitcond_i_i_i_reg_999_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\exitcond_i_i_i_reg_999[0]_i_1_n_2 ),
        .D(exitcond_i_i_i_reg_999),
        .Q(\exitcond_i_i_i_reg_999_pp1_iter1_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \exitcond_i_i_i_reg_999_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(\exitcond_i_i_i_reg_999_pp1_iter1_reg_reg_n_2_[0] ),
        .Q(exitcond_i_i_i_reg_999_pp1_iter2_reg),
        .R(1'b0));
  FDRE \exitcond_i_i_i_reg_999_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(exitcond_i_i_i_reg_999_pp1_iter2_reg),
        .Q(exitcond_i_i_i_reg_999_pp1_iter3_reg),
        .R(1'b0));
  FDRE \exitcond_i_i_i_reg_999_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(exitcond_i_i_i_reg_999_pp1_iter3_reg),
        .Q(exitcond_i_i_i_reg_999_pp1_iter4_reg),
        .R(1'b0));
  FDRE \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(exitcond_i_i_i_reg_999_pp1_iter4_reg),
        .Q(\exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \exitcond_i_i_i_reg_999_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(\exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0] ),
        .Q(exitcond_i_i_i_reg_999_pp1_iter6_reg),
        .R(1'b0));
  FDRE \exitcond_i_i_i_reg_999_reg[0] 
       (.C(ap_clk),
        .CE(\exitcond_i_i_i_reg_999[0]_i_1_n_2 ),
        .D(exitcond_i_i_i_fu_626_p2),
        .Q(exitcond_i_i_i_reg_999),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAFFAAAE)) 
    grp_xFCannyKernel_fu_80_ap_start_reg_i_1
       (.I0(E),
        .I1(Q),
        .I2(grp_xFCannyKernel_fu_80_ap_start_reg_reg),
        .I3(grp_xFCannyKernel_fu_80_ap_ready),
        .I4(grp_xFCannyKernel_fu_80_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hA888888800000000)) 
    internal_full_n_i_2__10
       (.I0(Q),
        .I1(internal_full_n_i_3_n_2),
        .I2(ap_block_pp1_stage0_subdone8_in),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(buf_2_V_U_n_5),
        .I5(strm_src_V_V_empty_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    internal_full_n_i_3
       (.I0(\exitcond1_i_i_reg_934_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(strm_src_V_V_empty_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(internal_full_n_i_3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h00BFFFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_n_2 ),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(ap_block_pp1_stage0_subdone8_in),
        .I3(ap_CS_fsm_state17),
        .I4(gaussian_mat_V_V_full_n),
        .O(\tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \mOutPtr[1]_i_2__5 
       (.I0(start_once_reg),
        .I1(grp_xFCannyKernel_fu_80_ap_start_reg),
        .I2(start_for_xFSuppression3x3_U0_full_n),
        .I3(start_for_xFSobel_U0_full_n),
        .O(start_once_reg_reg_0));
  LUT6 #(
    .INIT(64'h00000000FFFFF700)) 
    \p_0385_3_i_i_reg_980[0]_i_1 
       (.I0(\p_0385_3_i_i_reg_980[1]_i_3_n_2 ),
        .I1(t_V_9_reg_339[0]),
        .I2(\p_0385_3_i_i_reg_980[0]_i_2_n_2 ),
        .I3(p_5_i_i_fu_176[0]),
        .I4(\tmp_83_i_i_reg_975_reg_n_2_[0] ),
        .I5(\tmp_i_i_31_reg_969_reg_n_2_[0] ),
        .O(p_0385_3_i_i_fu_565_p3[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \p_0385_3_i_i_reg_980[0]_i_2 
       (.I0(t_V_9_reg_339[3]),
        .I1(t_V_9_reg_339[4]),
        .O(\p_0385_3_i_i_reg_980[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h5555555500000040)) 
    \p_0385_3_i_i_reg_980[1]_i_1 
       (.I0(\p_0385_3_i_i_reg_980[1]_i_2_n_2 ),
        .I1(\p_0385_3_i_i_reg_980[1]_i_3_n_2 ),
        .I2(t_V_9_reg_339[0]),
        .I3(t_V_9_reg_339[3]),
        .I4(t_V_9_reg_339[4]),
        .I5(p_5_i_i_fu_176[1]),
        .O(p_0385_3_i_i_fu_565_p3[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \p_0385_3_i_i_reg_980[1]_i_2 
       (.I0(\tmp_i_i_31_reg_969_reg_n_2_[0] ),
        .I1(\tmp_83_i_i_reg_975_reg_n_2_[0] ),
        .O(\p_0385_3_i_i_reg_980[1]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \p_0385_3_i_i_reg_980[1]_i_3 
       (.I0(\tmp_i_i_31_reg_969[0]_i_2_n_2 ),
        .I1(t_V_9_reg_339[6]),
        .I2(t_V_9_reg_339[7]),
        .I3(t_V_9_reg_339[1]),
        .O(\p_0385_3_i_i_reg_980[1]_i_3_n_2 ));
  FDRE \p_0385_3_i_i_reg_980_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(p_0385_3_i_i_fu_565_p3[0]),
        .Q(p_5_i_i_fu_176[0]),
        .R(1'b0));
  FDRE \p_0385_3_i_i_reg_980_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(p_0385_3_i_i_fu_565_p3[1]),
        .Q(p_5_i_i_fu_176[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F700)) 
    \p_0389_3_i_i_reg_985[0]_i_1 
       (.I0(\p_0385_3_i_i_reg_980[1]_i_3_n_2 ),
        .I1(t_V_9_reg_339[0]),
        .I2(\p_0385_3_i_i_reg_980[0]_i_2_n_2 ),
        .I3(p_6_i_i_fu_172[0]),
        .I4(\tmp_83_i_i_reg_975_reg_n_2_[0] ),
        .I5(\tmp_i_i_31_reg_969_reg_n_2_[0] ),
        .O(p_0389_3_i_i_fu_581_p3[0]));
  LUT6 #(
    .INIT(64'h00000000FFFFF700)) 
    \p_0389_3_i_i_reg_985[1]_i_1 
       (.I0(\p_0385_3_i_i_reg_980[1]_i_3_n_2 ),
        .I1(t_V_9_reg_339[0]),
        .I2(\p_0385_3_i_i_reg_980[0]_i_2_n_2 ),
        .I3(p_6_i_i_fu_172[1]),
        .I4(\tmp_83_i_i_reg_975_reg_n_2_[0] ),
        .I5(\tmp_i_i_31_reg_969_reg_n_2_[0] ),
        .O(p_0389_3_i_i_fu_581_p3[1]));
  FDRE \p_0389_3_i_i_reg_985_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(p_0389_3_i_i_fu_581_p3[0]),
        .Q(p_6_i_i_fu_172[0]),
        .R(1'b0));
  FDRE \p_0389_3_i_i_reg_985_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(p_0389_3_i_i_fu_581_p3[1]),
        .Q(p_6_i_i_fu_172[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555500000040)) 
    \p_0395_3_i_i_reg_990[0]_i_1 
       (.I0(\p_0385_3_i_i_reg_980[1]_i_2_n_2 ),
        .I1(\p_0385_3_i_i_reg_980[1]_i_3_n_2 ),
        .I2(t_V_9_reg_339[0]),
        .I3(t_V_9_reg_339[3]),
        .I4(t_V_9_reg_339[4]),
        .I5(p_7_i_i_fu_168[0]),
        .O(p_0395_3_i_i_fu_597_p3[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F700)) 
    \p_0395_3_i_i_reg_990[1]_i_1 
       (.I0(\p_0385_3_i_i_reg_980[1]_i_3_n_2 ),
        .I1(t_V_9_reg_339[0]),
        .I2(\p_0385_3_i_i_reg_980[0]_i_2_n_2 ),
        .I3(p_7_i_i_fu_168[1]),
        .I4(\tmp_83_i_i_reg_975_reg_n_2_[0] ),
        .I5(\tmp_i_i_31_reg_969_reg_n_2_[0] ),
        .O(p_0395_3_i_i_fu_597_p3[1]));
  FDRE \p_0395_3_i_i_reg_990_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(p_0395_3_i_i_fu_597_p3[0]),
        .Q(p_7_i_i_fu_168[0]),
        .R(1'b0));
  FDRE \p_0395_3_i_i_reg_990_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(p_0395_3_i_i_fu_597_p3[1]),
        .Q(p_7_i_i_fu_168[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF08080808080808)) 
    \reg_465[7]_i_1 
       (.I0(p_40_in),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond1_i_i_reg_934_reg_n_2_[0] ),
        .I3(ap_block_pp1_stage0_subdone8_in),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(buf_2_V_U_n_5),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  FDRE \reg_465_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(p_src_mat_V_V_dout[0]),
        .Q(reg_465[0]),
        .R(1'b0));
  FDRE \reg_465_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(p_src_mat_V_V_dout[1]),
        .Q(reg_465[1]),
        .R(1'b0));
  FDRE \reg_465_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(p_src_mat_V_V_dout[2]),
        .Q(reg_465[2]),
        .R(1'b0));
  FDRE \reg_465_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(p_src_mat_V_V_dout[3]),
        .Q(reg_465[3]),
        .R(1'b0));
  FDRE \reg_465_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(p_src_mat_V_V_dout[4]),
        .Q(reg_465[4]),
        .R(1'b0));
  FDRE \reg_465_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(p_src_mat_V_V_dout[5]),
        .Q(reg_465[5]),
        .R(1'b0));
  FDRE \reg_465_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(p_src_mat_V_V_dout[6]),
        .Q(reg_465[6]),
        .R(1'b0));
  FDRE \reg_465_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1_reg_0),
        .D(p_src_mat_V_V_dout[7]),
        .Q(reg_465[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_1107[0]_i_1 
       (.I0(t_V_1_reg_351[0]),
        .O(row_V_fu_885_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_reg_1107[1]_i_1 
       (.I0(t_V_1_reg_351[0]),
        .I1(t_V_1_reg_351[1]),
        .O(row_V_fu_885_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_V_reg_1107[2]_i_1 
       (.I0(t_V_1_reg_351[2]),
        .I1(t_V_1_reg_351[1]),
        .I2(t_V_1_reg_351[0]),
        .O(row_V_fu_885_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_V_reg_1107[3]_i_1 
       (.I0(t_V_1_reg_351[3]),
        .I1(t_V_1_reg_351[0]),
        .I2(t_V_1_reg_351[1]),
        .I3(t_V_1_reg_351[2]),
        .O(row_V_fu_885_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_V_reg_1107[4]_i_1 
       (.I0(t_V_1_reg_351[4]),
        .I1(t_V_1_reg_351[2]),
        .I2(t_V_1_reg_351[1]),
        .I3(t_V_1_reg_351[0]),
        .I4(t_V_1_reg_351[3]),
        .O(row_V_fu_885_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_V_reg_1107[5]_i_1 
       (.I0(t_V_1_reg_351[5]),
        .I1(t_V_1_reg_351[3]),
        .I2(t_V_1_reg_351[0]),
        .I3(t_V_1_reg_351[1]),
        .I4(t_V_1_reg_351[2]),
        .I5(t_V_1_reg_351[4]),
        .O(row_V_fu_885_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_reg_1107[6]_i_1 
       (.I0(t_V_1_reg_351[6]),
        .I1(\row_V_reg_1107[9]_i_2_n_2 ),
        .O(row_V_fu_885_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_V_reg_1107[7]_i_1 
       (.I0(t_V_1_reg_351[7]),
        .I1(\row_V_reg_1107[9]_i_2_n_2 ),
        .I2(t_V_1_reg_351[6]),
        .O(row_V_fu_885_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_V_reg_1107[8]_i_1 
       (.I0(t_V_1_reg_351[8]),
        .I1(\row_V_reg_1107[9]_i_2_n_2 ),
        .I2(t_V_1_reg_351[6]),
        .I3(t_V_1_reg_351[7]),
        .O(row_V_fu_885_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_V_reg_1107[9]_i_1 
       (.I0(t_V_1_reg_351[9]),
        .I1(t_V_1_reg_351[7]),
        .I2(t_V_1_reg_351[6]),
        .I3(\row_V_reg_1107[9]_i_2_n_2 ),
        .I4(t_V_1_reg_351[8]),
        .O(row_V_fu_885_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_V_reg_1107[9]_i_2 
       (.I0(t_V_1_reg_351[5]),
        .I1(t_V_1_reg_351[3]),
        .I2(t_V_1_reg_351[0]),
        .I3(t_V_1_reg_351[1]),
        .I4(t_V_1_reg_351[2]),
        .I5(t_V_1_reg_351[4]),
        .O(\row_V_reg_1107[9]_i_2_n_2 ));
  FDRE \row_V_reg_1107_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_885_p2[0]),
        .Q(row_V_reg_1107[0]),
        .R(1'b0));
  FDRE \row_V_reg_1107_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_885_p2[1]),
        .Q(row_V_reg_1107[1]),
        .R(1'b0));
  FDRE \row_V_reg_1107_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_885_p2[2]),
        .Q(row_V_reg_1107[2]),
        .R(1'b0));
  FDRE \row_V_reg_1107_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_885_p2[3]),
        .Q(row_V_reg_1107[3]),
        .R(1'b0));
  FDRE \row_V_reg_1107_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_885_p2[4]),
        .Q(row_V_reg_1107[4]),
        .R(1'b0));
  FDRE \row_V_reg_1107_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_885_p2[5]),
        .Q(row_V_reg_1107[5]),
        .R(1'b0));
  FDRE \row_V_reg_1107_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_885_p2[6]),
        .Q(row_V_reg_1107[6]),
        .R(1'b0));
  FDRE \row_V_reg_1107_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_885_p2[7]),
        .Q(row_V_reg_1107[7]),
        .R(1'b0));
  FDRE \row_V_reg_1107_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_885_p2[8]),
        .Q(row_V_reg_1107[8]),
        .R(1'b0));
  FDRE \row_V_reg_1107_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_885_p2[9]),
        .Q(row_V_reg_1107[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_ind_V_reg_1101[0]_i_1 
       (.I0(t_V_9_reg_339[0]),
        .O(row_ind_V_fu_879_p2[0]));
  FDRE \row_ind_V_reg_1101_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_879_p2[0]),
        .Q(row_ind_V_reg_1101[0]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1101_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_879_p2[10]),
        .Q(row_ind_V_reg_1101[10]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1101_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_879_p2[11]),
        .Q(row_ind_V_reg_1101[11]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1101_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_879_p2[12]),
        .Q(row_ind_V_reg_1101[12]),
        .R(1'b0));
  CARRY4 \row_ind_V_reg_1101_reg[12]_i_1 
       (.CI(\row_ind_V_reg_1101_reg[8]_i_1_n_2 ),
        .CO({\NLW_row_ind_V_reg_1101_reg[12]_i_1_CO_UNCONNECTED [3],\row_ind_V_reg_1101_reg[12]_i_1_n_3 ,\row_ind_V_reg_1101_reg[12]_i_1_n_4 ,\row_ind_V_reg_1101_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_fu_879_p2[12:9]),
        .S(t_V_9_reg_339[12:9]));
  FDRE \row_ind_V_reg_1101_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_879_p2[1]),
        .Q(row_ind_V_reg_1101[1]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1101_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_879_p2[2]),
        .Q(row_ind_V_reg_1101[2]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1101_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_879_p2[3]),
        .Q(row_ind_V_reg_1101[3]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1101_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_879_p2[4]),
        .Q(row_ind_V_reg_1101[4]),
        .R(1'b0));
  CARRY4 \row_ind_V_reg_1101_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\row_ind_V_reg_1101_reg[4]_i_1_n_2 ,\row_ind_V_reg_1101_reg[4]_i_1_n_3 ,\row_ind_V_reg_1101_reg[4]_i_1_n_4 ,\row_ind_V_reg_1101_reg[4]_i_1_n_5 }),
        .CYINIT(t_V_9_reg_339[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_fu_879_p2[4:1]),
        .S(t_V_9_reg_339[4:1]));
  FDRE \row_ind_V_reg_1101_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_879_p2[5]),
        .Q(row_ind_V_reg_1101[5]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1101_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_879_p2[6]),
        .Q(row_ind_V_reg_1101[6]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1101_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_879_p2[7]),
        .Q(row_ind_V_reg_1101[7]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1101_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_879_p2[8]),
        .Q(row_ind_V_reg_1101[8]),
        .R(1'b0));
  CARRY4 \row_ind_V_reg_1101_reg[8]_i_1 
       (.CI(\row_ind_V_reg_1101_reg[4]_i_1_n_2 ),
        .CO({\row_ind_V_reg_1101_reg[8]_i_1_n_2 ,\row_ind_V_reg_1101_reg[8]_i_1_n_3 ,\row_ind_V_reg_1101_reg[8]_i_1_n_4 ,\row_ind_V_reg_1101_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_fu_879_p2[8:5]),
        .S(t_V_9_reg_339[8:5]));
  FDRE \row_ind_V_reg_1101_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_879_p2[9]),
        .Q(row_ind_V_reg_1101[9]),
        .R(1'b0));
  FDRE \src_buf1_0_V_reg_425_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf1_2_V_reg_1055[0]),
        .Q(\src_buf1_0_V_reg_425_reg_n_2_[0] ),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf1_0_V_reg_425_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf1_2_V_reg_1055[1]),
        .Q(\src_buf1_0_V_reg_425_reg_n_2_[1] ),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf1_0_V_reg_425_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf1_2_V_reg_1055[2]),
        .Q(\src_buf1_0_V_reg_425_reg_n_2_[2] ),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf1_0_V_reg_425_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf1_2_V_reg_1055[3]),
        .Q(\src_buf1_0_V_reg_425_reg_n_2_[3] ),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf1_0_V_reg_425_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf1_2_V_reg_1055[4]),
        .Q(\src_buf1_0_V_reg_425_reg_n_2_[4] ),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf1_0_V_reg_425_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf1_2_V_reg_1055[5]),
        .Q(\src_buf1_0_V_reg_425_reg_n_2_[5] ),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf1_0_V_reg_425_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf1_2_V_reg_1055[6]),
        .Q(\src_buf1_0_V_reg_425_reg_n_2_[6] ),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf1_0_V_reg_425_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf1_2_V_reg_1055[7]),
        .Q(\src_buf1_0_V_reg_425_reg_n_2_[7] ),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf1_2_V_reg_1055_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_99_cast_i_i_fu_685_p1[0]),
        .Q(src_buf1_2_V_reg_1055[0]),
        .R(1'b0));
  FDRE \src_buf1_2_V_reg_1055_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_99_cast_i_i_fu_685_p1[1]),
        .Q(src_buf1_2_V_reg_1055[1]),
        .R(1'b0));
  FDRE \src_buf1_2_V_reg_1055_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_99_cast_i_i_fu_685_p1[2]),
        .Q(src_buf1_2_V_reg_1055[2]),
        .R(1'b0));
  FDRE \src_buf1_2_V_reg_1055_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_99_cast_i_i_fu_685_p1[3]),
        .Q(src_buf1_2_V_reg_1055[3]),
        .R(1'b0));
  FDRE \src_buf1_2_V_reg_1055_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_99_cast_i_i_fu_685_p1[4]),
        .Q(src_buf1_2_V_reg_1055[4]),
        .R(1'b0));
  FDRE \src_buf1_2_V_reg_1055_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_99_cast_i_i_fu_685_p1[5]),
        .Q(src_buf1_2_V_reg_1055[5]),
        .R(1'b0));
  FDRE \src_buf1_2_V_reg_1055_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_99_cast_i_i_fu_685_p1[6]),
        .Q(src_buf1_2_V_reg_1055[6]),
        .R(1'b0));
  FDRE \src_buf1_2_V_reg_1055_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_99_cast_i_i_fu_685_p1[7]),
        .Q(src_buf1_2_V_reg_1055[7]),
        .R(1'b0));
  FDRE \src_buf1_V_0_i_i_reg_437_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(\src_buf1_0_V_reg_425_reg_n_2_[0] ),
        .Q(src_buf1_V_0_i_i_reg_437[0]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf1_V_0_i_i_reg_437_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(\src_buf1_0_V_reg_425_reg_n_2_[1] ),
        .Q(src_buf1_V_0_i_i_reg_437[1]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf1_V_0_i_i_reg_437_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(\src_buf1_0_V_reg_425_reg_n_2_[2] ),
        .Q(src_buf1_V_0_i_i_reg_437[2]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf1_V_0_i_i_reg_437_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(\src_buf1_0_V_reg_425_reg_n_2_[3] ),
        .Q(src_buf1_V_0_i_i_reg_437[3]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf1_V_0_i_i_reg_437_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(\src_buf1_0_V_reg_425_reg_n_2_[4] ),
        .Q(src_buf1_V_0_i_i_reg_437[4]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf1_V_0_i_i_reg_437_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(\src_buf1_0_V_reg_425_reg_n_2_[5] ),
        .Q(src_buf1_V_0_i_i_reg_437[5]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf1_V_0_i_i_reg_437_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(\src_buf1_0_V_reg_425_reg_n_2_[6] ),
        .Q(src_buf1_V_0_i_i_reg_437[6]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf1_V_0_i_i_reg_437_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(\src_buf1_0_V_reg_425_reg_n_2_[7] ),
        .Q(src_buf1_V_0_i_i_reg_437[7]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf2_0_V_reg_387_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(tmp_109_cast_i_i_cas_fu_774_p1[2]),
        .Q(src_buf2_0_V_reg_387_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \src_buf2_0_V_reg_387_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(tmp_109_cast_i_i_cas_fu_774_p1[3]),
        .Q(src_buf2_0_V_reg_387_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \src_buf2_0_V_reg_387_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(tmp_109_cast_i_i_cas_fu_774_p1[4]),
        .Q(src_buf2_0_V_reg_387_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \src_buf2_0_V_reg_387_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(tmp_109_cast_i_i_cas_fu_774_p1[5]),
        .Q(src_buf2_0_V_reg_387_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \src_buf2_0_V_reg_387_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(tmp_109_cast_i_i_cas_fu_774_p1[6]),
        .Q(src_buf2_0_V_reg_387_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \src_buf2_0_V_reg_387_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(tmp_109_cast_i_i_cas_fu_774_p1[7]),
        .Q(src_buf2_0_V_reg_387_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \src_buf2_0_V_reg_387_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(tmp_109_cast_i_i_cas_fu_774_p1[8]),
        .Q(src_buf2_0_V_reg_387_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \src_buf2_0_V_reg_387_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(tmp_109_cast_i_i_cas_fu_774_p1[9]),
        .Q(src_buf2_0_V_reg_387_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \src_buf2_0_V_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf2_2_V_reg_1060[0]),
        .Q(tmp_109_cast_i_i_cas_fu_774_p1[2]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf2_0_V_reg_387_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf2_2_V_reg_1060[1]),
        .Q(tmp_109_cast_i_i_cas_fu_774_p1[3]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf2_0_V_reg_387_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf2_2_V_reg_1060[2]),
        .Q(tmp_109_cast_i_i_cas_fu_774_p1[4]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf2_0_V_reg_387_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf2_2_V_reg_1060[3]),
        .Q(tmp_109_cast_i_i_cas_fu_774_p1[5]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf2_0_V_reg_387_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf2_2_V_reg_1060[4]),
        .Q(tmp_109_cast_i_i_cas_fu_774_p1[6]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf2_0_V_reg_387_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf2_2_V_reg_1060[5]),
        .Q(tmp_109_cast_i_i_cas_fu_774_p1[7]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf2_0_V_reg_387_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf2_2_V_reg_1060[6]),
        .Q(tmp_109_cast_i_i_cas_fu_774_p1[8]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf2_0_V_reg_387_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf2_2_V_reg_1060[7]),
        .Q(tmp_109_cast_i_i_cas_fu_774_p1[9]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf2_2_V_reg_1060_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return[0]),
        .Q(src_buf2_2_V_reg_1060[0]),
        .R(1'b0));
  FDRE \src_buf2_2_V_reg_1060_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return[1]),
        .Q(src_buf2_2_V_reg_1060[1]),
        .R(1'b0));
  FDRE \src_buf2_2_V_reg_1060_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return[2]),
        .Q(src_buf2_2_V_reg_1060[2]),
        .R(1'b0));
  FDRE \src_buf2_2_V_reg_1060_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return[3]),
        .Q(src_buf2_2_V_reg_1060[3]),
        .R(1'b0));
  FDRE \src_buf2_2_V_reg_1060_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return[4]),
        .Q(src_buf2_2_V_reg_1060[4]),
        .R(1'b0));
  FDRE \src_buf2_2_V_reg_1060_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return[5]),
        .Q(src_buf2_2_V_reg_1060[5]),
        .R(1'b0));
  FDRE \src_buf2_2_V_reg_1060_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return[6]),
        .Q(src_buf2_2_V_reg_1060[6]),
        .R(1'b0));
  FDRE \src_buf2_2_V_reg_1060_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return[7]),
        .Q(src_buf2_2_V_reg_1060[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \src_buf2_V_0_i_i_reg_399[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(exitcond_i_i_i_reg_999_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7_reg_n_2),
        .I3(ap_block_pp1_stage0_subdone8_in),
        .O(src_buf2_V_0_i_i_reg_399));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf2_V_0_i_i_reg_399[7]_i_2 
       (.I0(ap_block_pp1_stage0_subdone8_in),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(exitcond_i_i_i_reg_999_pp1_iter6_reg),
        .O(src_buf2_V_0_i_i_reg_3990));
  FDRE \src_buf2_V_0_i_i_reg_399_reg[0] 
       (.C(ap_clk),
        .CE(src_buf2_V_0_i_i_reg_3990),
        .D(src_buf2_0_V_reg_387_pp1_iter6_reg[0]),
        .Q(\src_buf2_V_0_i_i_reg_399_reg_n_2_[0] ),
        .R(src_buf2_V_0_i_i_reg_399));
  FDRE \src_buf2_V_0_i_i_reg_399_reg[1] 
       (.C(ap_clk),
        .CE(src_buf2_V_0_i_i_reg_3990),
        .D(src_buf2_0_V_reg_387_pp1_iter6_reg[1]),
        .Q(\src_buf2_V_0_i_i_reg_399_reg_n_2_[1] ),
        .R(src_buf2_V_0_i_i_reg_399));
  FDRE \src_buf2_V_0_i_i_reg_399_reg[2] 
       (.C(ap_clk),
        .CE(src_buf2_V_0_i_i_reg_3990),
        .D(src_buf2_0_V_reg_387_pp1_iter6_reg[2]),
        .Q(\src_buf2_V_0_i_i_reg_399_reg_n_2_[2] ),
        .R(src_buf2_V_0_i_i_reg_399));
  FDRE \src_buf2_V_0_i_i_reg_399_reg[3] 
       (.C(ap_clk),
        .CE(src_buf2_V_0_i_i_reg_3990),
        .D(src_buf2_0_V_reg_387_pp1_iter6_reg[3]),
        .Q(\src_buf2_V_0_i_i_reg_399_reg_n_2_[3] ),
        .R(src_buf2_V_0_i_i_reg_399));
  FDRE \src_buf2_V_0_i_i_reg_399_reg[4] 
       (.C(ap_clk),
        .CE(src_buf2_V_0_i_i_reg_3990),
        .D(src_buf2_0_V_reg_387_pp1_iter6_reg[4]),
        .Q(\src_buf2_V_0_i_i_reg_399_reg_n_2_[4] ),
        .R(src_buf2_V_0_i_i_reg_399));
  FDRE \src_buf2_V_0_i_i_reg_399_reg[5] 
       (.C(ap_clk),
        .CE(src_buf2_V_0_i_i_reg_3990),
        .D(src_buf2_0_V_reg_387_pp1_iter6_reg[5]),
        .Q(\src_buf2_V_0_i_i_reg_399_reg_n_2_[5] ),
        .R(src_buf2_V_0_i_i_reg_399));
  FDRE \src_buf2_V_0_i_i_reg_399_reg[6] 
       (.C(ap_clk),
        .CE(src_buf2_V_0_i_i_reg_3990),
        .D(src_buf2_0_V_reg_387_pp1_iter6_reg[6]),
        .Q(\src_buf2_V_0_i_i_reg_399_reg_n_2_[6] ),
        .R(src_buf2_V_0_i_i_reg_399));
  FDRE \src_buf2_V_0_i_i_reg_399_reg[7] 
       (.C(ap_clk),
        .CE(src_buf2_V_0_i_i_reg_3990),
        .D(src_buf2_0_V_reg_387_pp1_iter6_reg[7]),
        .Q(\src_buf2_V_0_i_i_reg_399_reg_n_2_[7] ),
        .R(src_buf2_V_0_i_i_reg_399));
  LUT4 #(
    .INIT(16'hDF00)) 
    \src_buf3_0_V_reg_412[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone8_in),
        .I1(\exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(ap_CS_fsm_state7),
        .O(src_buf1_0_V_reg_425));
  LUT3 #(
    .INIT(8'h20)) 
    \src_buf3_0_V_reg_412[7]_i_2 
       (.I0(ap_block_pp1_stage0_subdone8_in),
        .I1(\exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter6),
        .O(src_buf1_0_V_reg_4250));
  FDRE \src_buf3_0_V_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_1_V_reg_1066[0]),
        .Q(src_buf3_0_V_reg_412[0]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf3_0_V_reg_412_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_1_V_reg_1066[1]),
        .Q(src_buf3_0_V_reg_412[1]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf3_0_V_reg_412_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_1_V_reg_1066[2]),
        .Q(src_buf3_0_V_reg_412[2]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf3_0_V_reg_412_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_1_V_reg_1066[3]),
        .Q(src_buf3_0_V_reg_412[3]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf3_0_V_reg_412_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_1_V_reg_1066[4]),
        .Q(src_buf3_0_V_reg_412[4]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf3_0_V_reg_412_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_1_V_reg_1066[5]),
        .Q(src_buf3_0_V_reg_412[5]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf3_0_V_reg_412_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_1_V_reg_1066[6]),
        .Q(src_buf3_0_V_reg_412[6]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf3_0_V_reg_412_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_1_V_reg_1066[7]),
        .Q(src_buf3_0_V_reg_412[7]),
        .R(src_buf1_0_V_reg_425));
  LUT3 #(
    .INIT(8'h20)) 
    \src_buf3_1_V_reg_1066[7]_i_1 
       (.I0(ap_enable_reg_pp1_iter5),
        .I1(exitcond_i_i_i_reg_999_pp1_iter4_reg),
        .I2(ap_block_pp1_stage0_subdone8_in),
        .O(src_buf1_2_V_reg_10550));
  FDRE \src_buf3_1_V_reg_1066_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_101_cast_i_i_cas_fu_693_p1[0]),
        .Q(src_buf3_1_V_reg_1066[0]),
        .R(1'b0));
  FDRE \src_buf3_1_V_reg_1066_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_101_cast_i_i_cas_fu_693_p1[1]),
        .Q(src_buf3_1_V_reg_1066[1]),
        .R(1'b0));
  FDRE \src_buf3_1_V_reg_1066_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_101_cast_i_i_cas_fu_693_p1[2]),
        .Q(src_buf3_1_V_reg_1066[2]),
        .R(1'b0));
  FDRE \src_buf3_1_V_reg_1066_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_101_cast_i_i_cas_fu_693_p1[3]),
        .Q(src_buf3_1_V_reg_1066[3]),
        .R(1'b0));
  FDRE \src_buf3_1_V_reg_1066_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_101_cast_i_i_cas_fu_693_p1[4]),
        .Q(src_buf3_1_V_reg_1066[4]),
        .R(1'b0));
  FDRE \src_buf3_1_V_reg_1066_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_101_cast_i_i_cas_fu_693_p1[5]),
        .Q(src_buf3_1_V_reg_1066[5]),
        .R(1'b0));
  FDRE \src_buf3_1_V_reg_1066_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_101_cast_i_i_cas_fu_693_p1[6]),
        .Q(src_buf3_1_V_reg_1066[6]),
        .R(1'b0));
  FDRE \src_buf3_1_V_reg_1066_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_2_V_reg_10550),
        .D(tmp_101_cast_i_i_cas_fu_693_p1[7]),
        .Q(src_buf3_1_V_reg_1066[7]),
        .R(1'b0));
  FDRE \src_buf3_V_0_i_i_reg_375_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_0_V_reg_412[0]),
        .Q(src_buf3_V_0_i_i_reg_375[0]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf3_V_0_i_i_reg_375_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_0_V_reg_412[1]),
        .Q(src_buf3_V_0_i_i_reg_375[1]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf3_V_0_i_i_reg_375_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_0_V_reg_412[2]),
        .Q(src_buf3_V_0_i_i_reg_375[2]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf3_V_0_i_i_reg_375_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_0_V_reg_412[3]),
        .Q(src_buf3_V_0_i_i_reg_375[3]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf3_V_0_i_i_reg_375_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_0_V_reg_412[4]),
        .Q(src_buf3_V_0_i_i_reg_375[4]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf3_V_0_i_i_reg_375_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_0_V_reg_412[5]),
        .Q(src_buf3_V_0_i_i_reg_375[5]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf3_V_0_i_i_reg_375_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_0_V_reg_412[6]),
        .Q(src_buf3_V_0_i_i_reg_375[6]),
        .R(src_buf1_0_V_reg_425));
  FDRE \src_buf3_V_0_i_i_reg_375_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_0_V_reg_4250),
        .D(src_buf3_0_V_reg_412[7]),
        .Q(src_buf3_V_0_i_i_reg_375[7]),
        .R(src_buf1_0_V_reg_425));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h54444444)) 
    start_once_reg_i_1
       (.I0(grp_xFCannyKernel_fu_80_ap_ready),
        .I1(start_once_reg),
        .I2(start_for_xFSobel_U0_full_n),
        .I3(start_for_xFSuppression3x3_U0_full_n),
        .I4(grp_xFCannyKernel_fu_80_ap_start_reg),
        .O(start_once_reg_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_2),
        .Q(start_once_reg),
        .R(ap_enable_reg_pp1_iter5_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \t_V_1_reg_351[9]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(gaussian_mat_V_V_full_n),
        .O(ap_NS_fsm1));
  FDSE \t_V_1_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1107[0]),
        .Q(t_V_1_reg_351[0]),
        .S(p_0_in0));
  FDRE \t_V_1_reg_351_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1107[1]),
        .Q(t_V_1_reg_351[1]),
        .R(p_0_in0));
  FDRE \t_V_1_reg_351_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1107[2]),
        .Q(t_V_1_reg_351[2]),
        .R(p_0_in0));
  FDRE \t_V_1_reg_351_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1107[3]),
        .Q(t_V_1_reg_351[3]),
        .R(p_0_in0));
  FDRE \t_V_1_reg_351_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1107[4]),
        .Q(t_V_1_reg_351[4]),
        .R(p_0_in0));
  FDRE \t_V_1_reg_351_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1107[5]),
        .Q(t_V_1_reg_351[5]),
        .R(p_0_in0));
  FDRE \t_V_1_reg_351_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1107[6]),
        .Q(t_V_1_reg_351[6]),
        .R(p_0_in0));
  FDRE \t_V_1_reg_351_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1107[7]),
        .Q(t_V_1_reg_351[7]),
        .R(p_0_in0));
  FDRE \t_V_1_reg_351_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1107[8]),
        .Q(t_V_1_reg_351[8]),
        .R(p_0_in0));
  FDRE \t_V_1_reg_351_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1107[9]),
        .Q(t_V_1_reg_351[9]),
        .R(p_0_in0));
  LUT5 #(
    .INIT(32'hAA2AAAAA)) 
    \t_V_2_reg_363[10]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(exitcond_i_i_i_reg_999),
        .I4(ap_block_pp1_stage0_subdone8_in),
        .O(t_V_2_reg_363));
  LUT4 #(
    .INIT(16'h2000)) 
    \t_V_2_reg_363[10]_i_2 
       (.I0(ap_block_pp1_stage0_subdone8_in),
        .I1(exitcond_i_i_i_reg_999),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(t_V_2_reg_3630));
  FDRE \t_V_2_reg_363_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\exitcond_i_i_i_reg_999[0]_i_1_n_2 ),
        .D(\t_V_2_reg_363_reg_n_2_[0] ),
        .Q(t_V_2_reg_363_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \t_V_2_reg_363_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(\exitcond_i_i_i_reg_999[0]_i_1_n_2 ),
        .D(\t_V_2_reg_363_reg_n_2_[10] ),
        .Q(t_V_2_reg_363_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \t_V_2_reg_363_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\exitcond_i_i_i_reg_999[0]_i_1_n_2 ),
        .D(\t_V_2_reg_363_reg_n_2_[1] ),
        .Q(t_V_2_reg_363_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \t_V_2_reg_363_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\exitcond_i_i_i_reg_999[0]_i_1_n_2 ),
        .D(\t_V_2_reg_363_reg_n_2_[2] ),
        .Q(t_V_2_reg_363_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \t_V_2_reg_363_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\exitcond_i_i_i_reg_999[0]_i_1_n_2 ),
        .D(\t_V_2_reg_363_reg_n_2_[3] ),
        .Q(t_V_2_reg_363_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \t_V_2_reg_363_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\exitcond_i_i_i_reg_999[0]_i_1_n_2 ),
        .D(\t_V_2_reg_363_reg_n_2_[4] ),
        .Q(t_V_2_reg_363_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \t_V_2_reg_363_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\exitcond_i_i_i_reg_999[0]_i_1_n_2 ),
        .D(\t_V_2_reg_363_reg_n_2_[5] ),
        .Q(t_V_2_reg_363_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \t_V_2_reg_363_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\exitcond_i_i_i_reg_999[0]_i_1_n_2 ),
        .D(\t_V_2_reg_363_reg_n_2_[6] ),
        .Q(t_V_2_reg_363_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \t_V_2_reg_363_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\exitcond_i_i_i_reg_999[0]_i_1_n_2 ),
        .D(\t_V_2_reg_363_reg_n_2_[7] ),
        .Q(t_V_2_reg_363_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \t_V_2_reg_363_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(\exitcond_i_i_i_reg_999[0]_i_1_n_2 ),
        .D(\t_V_2_reg_363_reg_n_2_[8] ),
        .Q(t_V_2_reg_363_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \t_V_2_reg_363_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(\exitcond_i_i_i_reg_999[0]_i_1_n_2 ),
        .D(\t_V_2_reg_363_reg_n_2_[9] ),
        .Q(t_V_2_reg_363_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \t_V_2_reg_363_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3630),
        .D(col_V_4_reg_1003_reg__0[0]),
        .Q(\t_V_2_reg_363_reg_n_2_[0] ),
        .R(t_V_2_reg_363));
  FDRE \t_V_2_reg_363_reg[10] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3630),
        .D(col_V_4_reg_1003_reg__0[10]),
        .Q(\t_V_2_reg_363_reg_n_2_[10] ),
        .R(t_V_2_reg_363));
  FDRE \t_V_2_reg_363_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3630),
        .D(col_V_4_reg_1003_reg__0[1]),
        .Q(\t_V_2_reg_363_reg_n_2_[1] ),
        .R(t_V_2_reg_363));
  FDRE \t_V_2_reg_363_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3630),
        .D(col_V_4_reg_1003_reg__0[2]),
        .Q(\t_V_2_reg_363_reg_n_2_[2] ),
        .R(t_V_2_reg_363));
  FDRE \t_V_2_reg_363_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3630),
        .D(col_V_4_reg_1003_reg__0[3]),
        .Q(\t_V_2_reg_363_reg_n_2_[3] ),
        .R(t_V_2_reg_363));
  FDRE \t_V_2_reg_363_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3630),
        .D(col_V_4_reg_1003_reg__0[4]),
        .Q(\t_V_2_reg_363_reg_n_2_[4] ),
        .R(t_V_2_reg_363));
  FDRE \t_V_2_reg_363_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3630),
        .D(col_V_4_reg_1003_reg__0[5]),
        .Q(\t_V_2_reg_363_reg_n_2_[5] ),
        .R(t_V_2_reg_363));
  FDRE \t_V_2_reg_363_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3630),
        .D(col_V_4_reg_1003_reg__0[6]),
        .Q(\t_V_2_reg_363_reg_n_2_[6] ),
        .R(t_V_2_reg_363));
  FDRE \t_V_2_reg_363_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3630),
        .D(col_V_4_reg_1003_reg__0[7]),
        .Q(\t_V_2_reg_363_reg_n_2_[7] ),
        .R(t_V_2_reg_363));
  FDRE \t_V_2_reg_363_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3630),
        .D(col_V_4_reg_1003_reg__0[8]),
        .Q(\t_V_2_reg_363_reg_n_2_[8] ),
        .R(t_V_2_reg_363));
  FDRE \t_V_2_reg_363_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3630),
        .D(col_V_4_reg_1003_reg__0[9]),
        .Q(\t_V_2_reg_363_reg_n_2_[9] ),
        .R(t_V_2_reg_363));
  LUT2 #(
    .INIT(4'hE)) 
    \t_V_9_reg_339[12]_i_1 
       (.I0(p_0_in0),
        .I1(\t_V_9_reg_339[12]_i_2_n_2 ),
        .O(t_V_9_reg_3390_in));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \t_V_9_reg_339[12]_i_2 
       (.I0(\t_V_9_reg_339[12]_i_3_n_2 ),
        .I1(\t_V_9_reg_339[12]_i_4_n_2 ),
        .I2(\t_V_9_reg_339[12]_i_5_n_2 ),
        .I3(row_ind_V_reg_1101[5]),
        .I4(row_ind_V_reg_1101[10]),
        .I5(row_ind_V_reg_1101[9]),
        .O(\t_V_9_reg_339[12]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \t_V_9_reg_339[12]_i_3 
       (.I0(gaussian_mat_V_V_full_n),
        .I1(ap_CS_fsm_state17),
        .I2(row_ind_V_reg_1101[4]),
        .I3(row_ind_V_reg_1101[2]),
        .O(\t_V_9_reg_339[12]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \t_V_9_reg_339[12]_i_4 
       (.I0(row_ind_V_reg_1101[8]),
        .I1(row_ind_V_reg_1101[6]),
        .I2(row_ind_V_reg_1101[0]),
        .I3(row_ind_V_reg_1101[12]),
        .O(\t_V_9_reg_339[12]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \t_V_9_reg_339[12]_i_5 
       (.I0(row_ind_V_reg_1101[1]),
        .I1(row_ind_V_reg_1101[3]),
        .I2(row_ind_V_reg_1101[11]),
        .I3(row_ind_V_reg_1101[7]),
        .O(\t_V_9_reg_339[12]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF32220222)) 
    \t_V_9_reg_339[1]_i_1 
       (.I0(t_V_9_reg_339[1]),
        .I1(\t_V_9_reg_339[12]_i_2_n_2 ),
        .I2(ap_CS_fsm_state17),
        .I3(gaussian_mat_V_V_full_n),
        .I4(row_ind_V_reg_1101[1]),
        .I5(p_0_in0),
        .O(\t_V_9_reg_339[1]_i_1_n_2 ));
  FDRE \t_V_9_reg_339_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_ind_V_reg_1101[0]),
        .Q(t_V_9_reg_339[0]),
        .R(t_V_9_reg_3390_in));
  FDRE \t_V_9_reg_339_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_ind_V_reg_1101[10]),
        .Q(t_V_9_reg_339[10]),
        .R(t_V_9_reg_3390_in));
  FDRE \t_V_9_reg_339_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_ind_V_reg_1101[11]),
        .Q(t_V_9_reg_339[11]),
        .R(t_V_9_reg_3390_in));
  FDRE \t_V_9_reg_339_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_ind_V_reg_1101[12]),
        .Q(t_V_9_reg_339[12]),
        .R(t_V_9_reg_3390_in));
  FDRE \t_V_9_reg_339_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\t_V_9_reg_339[1]_i_1_n_2 ),
        .Q(t_V_9_reg_339[1]),
        .R(1'b0));
  FDRE \t_V_9_reg_339_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_ind_V_reg_1101[2]),
        .Q(t_V_9_reg_339[2]),
        .R(t_V_9_reg_3390_in));
  FDRE \t_V_9_reg_339_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_ind_V_reg_1101[3]),
        .Q(t_V_9_reg_339[3]),
        .R(t_V_9_reg_3390_in));
  FDRE \t_V_9_reg_339_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_ind_V_reg_1101[4]),
        .Q(t_V_9_reg_339[4]),
        .R(t_V_9_reg_3390_in));
  FDRE \t_V_9_reg_339_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_ind_V_reg_1101[5]),
        .Q(t_V_9_reg_339[5]),
        .R(t_V_9_reg_3390_in));
  FDRE \t_V_9_reg_339_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_ind_V_reg_1101[6]),
        .Q(t_V_9_reg_339[6]),
        .R(t_V_9_reg_3390_in));
  FDRE \t_V_9_reg_339_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_ind_V_reg_1101[7]),
        .Q(t_V_9_reg_339[7]),
        .R(t_V_9_reg_3390_in));
  FDRE \t_V_9_reg_339_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_ind_V_reg_1101[8]),
        .Q(t_V_9_reg_339[8]),
        .R(t_V_9_reg_3390_in));
  FDRE \t_V_9_reg_339_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_ind_V_reg_1101[9]),
        .Q(t_V_9_reg_339[9]),
        .R(t_V_9_reg_3390_in));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_reg_328[0]_i_1 
       (.I0(t_V_reg_328_reg__0[0]),
        .O(col_V_fu_478_p2[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \t_V_reg_328[10]_i_3 
       (.I0(t_V_reg_328_reg__0[10]),
        .I1(t_V_reg_328_reg__0[7]),
        .I2(\t_V_reg_328[10]_i_4_n_2 ),
        .I3(t_V_reg_328_reg__0[6]),
        .I4(t_V_reg_328_reg__0[8]),
        .I5(t_V_reg_328_reg__0[9]),
        .O(col_V_fu_478_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_reg_328[10]_i_4 
       (.I0(t_V_reg_328_reg__0[4]),
        .I1(t_V_reg_328_reg__0[2]),
        .I2(t_V_reg_328_reg__0[0]),
        .I3(t_V_reg_328_reg__0[1]),
        .I4(t_V_reg_328_reg__0[3]),
        .I5(t_V_reg_328_reg__0[5]),
        .O(\t_V_reg_328[10]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_reg_328[1]_i_1 
       (.I0(t_V_reg_328_reg__0[0]),
        .I1(t_V_reg_328_reg__0[1]),
        .O(col_V_fu_478_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_reg_328[2]_i_1 
       (.I0(t_V_reg_328_reg__0[2]),
        .I1(t_V_reg_328_reg__0[1]),
        .I2(t_V_reg_328_reg__0[0]),
        .O(\t_V_reg_328[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_reg_328[3]_i_1 
       (.I0(t_V_reg_328_reg__0[3]),
        .I1(t_V_reg_328_reg__0[1]),
        .I2(t_V_reg_328_reg__0[0]),
        .I3(t_V_reg_328_reg__0[2]),
        .O(col_V_fu_478_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_reg_328[4]_i_1 
       (.I0(t_V_reg_328_reg__0[4]),
        .I1(t_V_reg_328_reg__0[2]),
        .I2(t_V_reg_328_reg__0[0]),
        .I3(t_V_reg_328_reg__0[1]),
        .I4(t_V_reg_328_reg__0[3]),
        .O(col_V_fu_478_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_reg_328[5]_i_1 
       (.I0(t_V_reg_328_reg__0[5]),
        .I1(t_V_reg_328_reg__0[3]),
        .I2(t_V_reg_328_reg__0[1]),
        .I3(t_V_reg_328_reg__0[0]),
        .I4(t_V_reg_328_reg__0[2]),
        .I5(t_V_reg_328_reg__0[4]),
        .O(col_V_fu_478_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_reg_328[6]_i_1 
       (.I0(t_V_reg_328_reg__0[6]),
        .I1(\t_V_reg_328[10]_i_4_n_2 ),
        .O(col_V_fu_478_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \t_V_reg_328[7]_i_1 
       (.I0(t_V_reg_328_reg__0[7]),
        .I1(\t_V_reg_328[10]_i_4_n_2 ),
        .I2(t_V_reg_328_reg__0[6]),
        .O(col_V_fu_478_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \t_V_reg_328[8]_i_1 
       (.I0(t_V_reg_328_reg__0[8]),
        .I1(t_V_reg_328_reg__0[6]),
        .I2(\t_V_reg_328[10]_i_4_n_2 ),
        .I3(t_V_reg_328_reg__0[7]),
        .O(col_V_fu_478_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \t_V_reg_328[9]_i_1 
       (.I0(t_V_reg_328_reg__0[7]),
        .I1(\t_V_reg_328[10]_i_4_n_2 ),
        .I2(t_V_reg_328_reg__0[6]),
        .I3(t_V_reg_328_reg__0[8]),
        .I4(t_V_reg_328_reg__0[9]),
        .O(col_V_fu_478_p2[9]));
  FDRE \t_V_reg_328_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_2 ),
        .D(col_V_fu_478_p2[0]),
        .Q(t_V_reg_328_reg__0[0]),
        .R(SR));
  FDRE \t_V_reg_328_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_2 ),
        .D(col_V_fu_478_p2[10]),
        .Q(t_V_reg_328_reg__0[10]),
        .R(SR));
  FDRE \t_V_reg_328_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_2 ),
        .D(col_V_fu_478_p2[1]),
        .Q(t_V_reg_328_reg__0[1]),
        .R(SR));
  FDRE \t_V_reg_328_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_2 ),
        .D(\t_V_reg_328[2]_i_1_n_2 ),
        .Q(t_V_reg_328_reg__0[2]),
        .R(SR));
  FDRE \t_V_reg_328_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_2 ),
        .D(col_V_fu_478_p2[3]),
        .Q(t_V_reg_328_reg__0[3]),
        .R(SR));
  FDRE \t_V_reg_328_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_2 ),
        .D(col_V_fu_478_p2[4]),
        .Q(t_V_reg_328_reg__0[4]),
        .R(SR));
  FDRE \t_V_reg_328_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_2 ),
        .D(col_V_fu_478_p2[5]),
        .Q(t_V_reg_328_reg__0[5]),
        .R(SR));
  FDRE \t_V_reg_328_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_2 ),
        .D(col_V_fu_478_p2[6]),
        .Q(t_V_reg_328_reg__0[6]),
        .R(SR));
  FDRE \t_V_reg_328_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_2 ),
        .D(col_V_fu_478_p2[7]),
        .Q(t_V_reg_328_reg__0[7]),
        .R(SR));
  FDRE \t_V_reg_328_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_2 ),
        .D(col_V_fu_478_p2[8]),
        .Q(t_V_reg_328_reg__0[8]),
        .R(SR));
  FDRE \t_V_reg_328_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_2 ),
        .D(col_V_fu_478_p2[9]),
        .Q(t_V_reg_328_reg__0[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp4_reg_1086[10]_i_1 
       (.I0(ap_block_pp1_stage0_subdone8_in),
        .I1(\exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0] ),
        .O(tmp4_reg_10860));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp4_reg_1086[10]_i_3 
       (.I0(tmp_reg_1076[7]),
        .I1(tmp_102_i_i_reg_1071[7]),
        .I2(tmp_109_cast_i_i_cas_fu_774_p1[7]),
        .O(\tmp4_reg_1086[10]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \tmp4_reg_1086[10]_i_4 
       (.I0(tmp_109_cast_i_i_cas_fu_774_p1[8]),
        .I1(tmp_102_i_i_reg_1071[8]),
        .I2(tmp_reg_1076[8]),
        .I3(tmp_109_cast_i_i_cas_fu_774_p1[9]),
        .O(\tmp4_reg_1086[10]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp4_reg_1086[10]_i_5 
       (.I0(\tmp4_reg_1086[10]_i_3_n_2 ),
        .I1(tmp_reg_1076[8]),
        .I2(tmp_102_i_i_reg_1071[8]),
        .I3(tmp_109_cast_i_i_cas_fu_774_p1[8]),
        .O(\tmp4_reg_1086[10]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp4_reg_1086[3]_i_2 
       (.I0(tmp_102_i_i_reg_1071[3]),
        .I1(tmp_109_cast_i_i_cas_fu_774_p1[3]),
        .I2(tmp_reg_1076[3]),
        .O(\tmp4_reg_1086[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \tmp4_reg_1086[3]_i_3 
       (.I0(tmp_102_i_i_reg_1071[3]),
        .I1(tmp_reg_1076[3]),
        .I2(tmp_109_cast_i_i_cas_fu_774_p1[3]),
        .I3(tmp_reg_1076[2]),
        .I4(tmp_109_cast_i_i_cas_fu_774_p1[2]),
        .O(\tmp4_reg_1086[3]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp4_reg_1086[3]_i_4 
       (.I0(tmp_reg_1076[2]),
        .I1(tmp_109_cast_i_i_cas_fu_774_p1[2]),
        .I2(tmp_102_i_i_reg_1071[2]),
        .O(\tmp4_reg_1086[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_1086[3]_i_5 
       (.I0(tmp_102_i_i_reg_1071[1]),
        .I1(tmp_reg_1076[1]),
        .O(\tmp4_reg_1086[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_reg_1086[3]_i_6 
       (.I0(tmp_102_i_i_reg_1071[0]),
        .I1(tmp_reg_1076[0]),
        .O(\tmp4_reg_1086[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp4_reg_1086[7]_i_2 
       (.I0(tmp_reg_1076[6]),
        .I1(tmp_102_i_i_reg_1071[6]),
        .I2(tmp_109_cast_i_i_cas_fu_774_p1[6]),
        .O(\tmp4_reg_1086[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp4_reg_1086[7]_i_3 
       (.I0(tmp_reg_1076[5]),
        .I1(tmp_102_i_i_reg_1071[5]),
        .I2(tmp_109_cast_i_i_cas_fu_774_p1[5]),
        .O(\tmp4_reg_1086[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp4_reg_1086[7]_i_4 
       (.I0(tmp_reg_1076[4]),
        .I1(tmp_102_i_i_reg_1071[4]),
        .I2(tmp_109_cast_i_i_cas_fu_774_p1[4]),
        .O(\tmp4_reg_1086[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp4_reg_1086[7]_i_5 
       (.I0(tmp_102_i_i_reg_1071[3]),
        .I1(tmp_reg_1076[3]),
        .I2(tmp_109_cast_i_i_cas_fu_774_p1[3]),
        .O(\tmp4_reg_1086[7]_i_5_n_2 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp4_reg_1086[7]_i_6 
       (.I0(tmp_reg_1076[7]),
        .I1(tmp_102_i_i_reg_1071[7]),
        .I2(tmp_109_cast_i_i_cas_fu_774_p1[7]),
        .I3(\tmp4_reg_1086[7]_i_2_n_2 ),
        .O(\tmp4_reg_1086[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp4_reg_1086[7]_i_7 
       (.I0(tmp_reg_1076[6]),
        .I1(tmp_102_i_i_reg_1071[6]),
        .I2(tmp_109_cast_i_i_cas_fu_774_p1[6]),
        .I3(\tmp4_reg_1086[7]_i_3_n_2 ),
        .O(\tmp4_reg_1086[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp4_reg_1086[7]_i_8 
       (.I0(tmp_reg_1076[5]),
        .I1(tmp_102_i_i_reg_1071[5]),
        .I2(tmp_109_cast_i_i_cas_fu_774_p1[5]),
        .I3(\tmp4_reg_1086[7]_i_4_n_2 ),
        .O(\tmp4_reg_1086[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp4_reg_1086[7]_i_9 
       (.I0(tmp_reg_1076[4]),
        .I1(tmp_102_i_i_reg_1071[4]),
        .I2(tmp_109_cast_i_i_cas_fu_774_p1[4]),
        .I3(\tmp4_reg_1086[7]_i_5_n_2 ),
        .O(\tmp4_reg_1086[7]_i_9_n_2 ));
  FDRE \tmp4_reg_1086_reg[0] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp4_fu_778_p2[0]),
        .Q(tmp4_reg_1086[0]),
        .R(1'b0));
  FDRE \tmp4_reg_1086_reg[10] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp4_fu_778_p2[10]),
        .Q(tmp4_reg_1086[10]),
        .R(1'b0));
  CARRY4 \tmp4_reg_1086_reg[10]_i_2 
       (.CI(\tmp4_reg_1086_reg[7]_i_1_n_2 ),
        .CO({\NLW_tmp4_reg_1086_reg[10]_i_2_CO_UNCONNECTED [3],tmp4_fu_778_p2[10],\NLW_tmp4_reg_1086_reg[10]_i_2_CO_UNCONNECTED [1],\tmp4_reg_1086_reg[10]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_109_cast_i_i_cas_fu_774_p1[9],\tmp4_reg_1086[10]_i_3_n_2 }),
        .O({\NLW_tmp4_reg_1086_reg[10]_i_2_O_UNCONNECTED [3:2],tmp4_fu_778_p2[9:8]}),
        .S({1'b0,1'b1,\tmp4_reg_1086[10]_i_4_n_2 ,\tmp4_reg_1086[10]_i_5_n_2 }));
  FDRE \tmp4_reg_1086_reg[1] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp4_fu_778_p2[1]),
        .Q(tmp4_reg_1086[1]),
        .R(1'b0));
  FDRE \tmp4_reg_1086_reg[2] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp4_fu_778_p2[2]),
        .Q(tmp4_reg_1086[2]),
        .R(1'b0));
  FDRE \tmp4_reg_1086_reg[3] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp4_fu_778_p2[3]),
        .Q(tmp4_reg_1086[3]),
        .R(1'b0));
  CARRY4 \tmp4_reg_1086_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp4_reg_1086_reg[3]_i_1_n_2 ,\tmp4_reg_1086_reg[3]_i_1_n_3 ,\tmp4_reg_1086_reg[3]_i_1_n_4 ,\tmp4_reg_1086_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp4_reg_1086[3]_i_2_n_2 ,tmp_102_i_i_reg_1071[2:0]}),
        .O(tmp4_fu_778_p2[3:0]),
        .S({\tmp4_reg_1086[3]_i_3_n_2 ,\tmp4_reg_1086[3]_i_4_n_2 ,\tmp4_reg_1086[3]_i_5_n_2 ,\tmp4_reg_1086[3]_i_6_n_2 }));
  FDRE \tmp4_reg_1086_reg[4] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp4_fu_778_p2[4]),
        .Q(tmp4_reg_1086[4]),
        .R(1'b0));
  FDRE \tmp4_reg_1086_reg[5] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp4_fu_778_p2[5]),
        .Q(tmp4_reg_1086[5]),
        .R(1'b0));
  FDRE \tmp4_reg_1086_reg[6] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp4_fu_778_p2[6]),
        .Q(tmp4_reg_1086[6]),
        .R(1'b0));
  FDRE \tmp4_reg_1086_reg[7] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp4_fu_778_p2[7]),
        .Q(tmp4_reg_1086[7]),
        .R(1'b0));
  CARRY4 \tmp4_reg_1086_reg[7]_i_1 
       (.CI(\tmp4_reg_1086_reg[3]_i_1_n_2 ),
        .CO({\tmp4_reg_1086_reg[7]_i_1_n_2 ,\tmp4_reg_1086_reg[7]_i_1_n_3 ,\tmp4_reg_1086_reg[7]_i_1_n_4 ,\tmp4_reg_1086_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp4_reg_1086[7]_i_2_n_2 ,\tmp4_reg_1086[7]_i_3_n_2 ,\tmp4_reg_1086[7]_i_4_n_2 ,\tmp4_reg_1086[7]_i_5_n_2 }),
        .O(tmp4_fu_778_p2[7:4]),
        .S({\tmp4_reg_1086[7]_i_6_n_2 ,\tmp4_reg_1086[7]_i_7_n_2 ,\tmp4_reg_1086[7]_i_8_n_2 ,\tmp4_reg_1086[7]_i_9_n_2 }));
  FDRE \tmp4_reg_1086_reg[8] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp4_fu_778_p2[8]),
        .Q(tmp4_reg_1086[8]),
        .R(1'b0));
  FDRE \tmp4_reg_1086_reg[9] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp4_fu_778_p2[9]),
        .Q(tmp4_reg_1086[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_102_i_i_reg_1071[3]_i_2 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[3] ),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf1_V_0_i_i_reg_437[3]),
        .O(tmp_98_cast_i_i_fu_681_p1[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_102_i_i_reg_1071[3]_i_3 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[2] ),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf1_V_0_i_i_reg_437[2]),
        .O(tmp_98_cast_i_i_fu_681_p1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_102_i_i_reg_1071[3]_i_4 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[1] ),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf1_V_0_i_i_reg_437[1]),
        .O(tmp_98_cast_i_i_fu_681_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_102_i_i_reg_1071[3]_i_5 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf1_V_0_i_i_reg_437[0]),
        .O(tmp_98_cast_i_i_fu_681_p1[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_102_i_i_reg_1071[7]_i_2 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[7] ),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf1_V_0_i_i_reg_437[7]),
        .O(tmp_98_cast_i_i_fu_681_p1[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_102_i_i_reg_1071[7]_i_3 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[6] ),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf1_V_0_i_i_reg_437[6]),
        .O(tmp_98_cast_i_i_fu_681_p1[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_102_i_i_reg_1071[7]_i_4 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[5] ),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf1_V_0_i_i_reg_437[5]),
        .O(tmp_98_cast_i_i_fu_681_p1[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_102_i_i_reg_1071[7]_i_5 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[4] ),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf1_V_0_i_i_reg_437[4]),
        .O(tmp_98_cast_i_i_fu_681_p1[4]));
  FDRE \tmp_102_i_i_reg_1071_reg[0] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_102_i_i_fu_697_p2[0]),
        .Q(tmp_102_i_i_reg_1071[0]),
        .R(1'b0));
  FDRE \tmp_102_i_i_reg_1071_reg[1] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_102_i_i_fu_697_p2[1]),
        .Q(tmp_102_i_i_reg_1071[1]),
        .R(1'b0));
  FDRE \tmp_102_i_i_reg_1071_reg[2] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_102_i_i_fu_697_p2[2]),
        .Q(tmp_102_i_i_reg_1071[2]),
        .R(1'b0));
  FDRE \tmp_102_i_i_reg_1071_reg[3] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_102_i_i_fu_697_p2[3]),
        .Q(tmp_102_i_i_reg_1071[3]),
        .R(1'b0));
  FDRE \tmp_102_i_i_reg_1071_reg[4] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_102_i_i_fu_697_p2[4]),
        .Q(tmp_102_i_i_reg_1071[4]),
        .R(1'b0));
  FDRE \tmp_102_i_i_reg_1071_reg[5] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_102_i_i_fu_697_p2[5]),
        .Q(tmp_102_i_i_reg_1071[5]),
        .R(1'b0));
  FDRE \tmp_102_i_i_reg_1071_reg[6] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_102_i_i_fu_697_p2[6]),
        .Q(tmp_102_i_i_reg_1071[6]),
        .R(1'b0));
  FDRE \tmp_102_i_i_reg_1071_reg[7] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_102_i_i_fu_697_p2[7]),
        .Q(tmp_102_i_i_reg_1071[7]),
        .R(1'b0));
  FDRE \tmp_102_i_i_reg_1071_reg[8] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_102_i_i_fu_697_p2[8]),
        .Q(tmp_102_i_i_reg_1071[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_104_i_i_reg_1081[3]_i_10 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[2] ),
        .I1(src_buf3_0_V_reg_412[2]),
        .I2(src_buf2_2_V_reg_1060[2]),
        .O(\tmp_104_i_i_reg_1081[3]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_104_i_i_reg_1081[3]_i_11 
       (.I0(\src_buf2_V_0_i_i_reg_399_reg_n_2_[2] ),
        .I1(exitcond_i_i_i_reg_999_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7_reg_n_2),
        .I3(src_buf2_0_V_reg_387_pp1_iter6_reg[2]),
        .O(\tmp_104_i_i_reg_1081[3]_i_11_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_104_i_i_reg_1081[3]_i_12 
       (.I0(exitcond_i_i_i_reg_999_pp1_iter6_reg),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .O(\tmp_104_i_i_reg_1081[3]_i_12_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \tmp_104_i_i_reg_1081[3]_i_13 
       (.I0(src_buf2_2_V_reg_1060[2]),
        .I1(src_buf3_0_V_reg_412[2]),
        .I2(\src_buf1_0_V_reg_425_reg_n_2_[2] ),
        .O(\tmp_104_i_i_reg_1081[3]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_104_i_i_reg_1081[3]_i_14 
       (.I0(\src_buf2_V_0_i_i_reg_399_reg_n_2_[1] ),
        .I1(exitcond_i_i_i_reg_999_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7_reg_n_2),
        .I3(src_buf2_0_V_reg_387_pp1_iter6_reg[1]),
        .O(tmp_73_cast_i_i_fu_721_p1));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \tmp_104_i_i_reg_1081[3]_i_2 
       (.I0(\tmp_104_i_i_reg_1081[3]_i_10_n_2 ),
        .I1(\tmp_104_i_i_reg_1081[3]_i_11_n_2 ),
        .I2(src_buf2_2_V_reg_1060[1]),
        .I3(src_buf3_0_V_reg_412[1]),
        .I4(\src_buf1_0_V_reg_425_reg_n_2_[1] ),
        .O(\tmp_104_i_i_reg_1081[3]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \tmp_104_i_i_reg_1081[3]_i_3 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[1] ),
        .I1(src_buf3_0_V_reg_412[1]),
        .I2(src_buf2_2_V_reg_1060[1]),
        .I3(\tmp_104_i_i_reg_1081[3]_i_11_n_2 ),
        .I4(\tmp_104_i_i_reg_1081[3]_i_10_n_2 ),
        .O(\tmp_104_i_i_reg_1081[3]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h6969699696966996)) 
    \tmp_104_i_i_reg_1081[3]_i_4 
       (.I0(src_buf2_2_V_reg_1060[1]),
        .I1(src_buf3_0_V_reg_412[1]),
        .I2(\src_buf1_0_V_reg_425_reg_n_2_[1] ),
        .I3(src_buf2_0_V_reg_387_pp1_iter6_reg[1]),
        .I4(\tmp_104_i_i_reg_1081[3]_i_12_n_2 ),
        .I5(\src_buf2_V_0_i_i_reg_399_reg_n_2_[1] ),
        .O(\tmp_104_i_i_reg_1081[3]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_104_i_i_reg_1081[3]_i_5 
       (.I0(src_buf3_0_V_reg_412[0]),
        .I1(\src_buf1_0_V_reg_425_reg_n_2_[0] ),
        .I2(src_buf2_2_V_reg_1060[0]),
        .O(\tmp_104_i_i_reg_1081[3]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \tmp_104_i_i_reg_1081[3]_i_6 
       (.I0(\tmp_104_i_i_reg_1081[3]_i_2_n_2 ),
        .I1(\tmp_104_i_i_reg_1081[3]_i_13_n_2 ),
        .I2(\tmp_104_i_i_reg_1081[7]_i_17_n_2 ),
        .I3(\src_buf1_0_V_reg_425_reg_n_2_[3] ),
        .I4(src_buf3_0_V_reg_412[3]),
        .I5(src_buf2_2_V_reg_1060[3]),
        .O(\tmp_104_i_i_reg_1081[3]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \tmp_104_i_i_reg_1081[3]_i_7 
       (.I0(\tmp_104_i_i_reg_1081[3]_i_10_n_2 ),
        .I1(\tmp_104_i_i_reg_1081[3]_i_11_n_2 ),
        .I2(tmp_73_cast_i_i_fu_721_p1),
        .I3(\src_buf1_0_V_reg_425_reg_n_2_[1] ),
        .I4(src_buf3_0_V_reg_412[1]),
        .I5(src_buf2_2_V_reg_1060[1]),
        .O(\tmp_104_i_i_reg_1081[3]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \tmp_104_i_i_reg_1081[3]_i_8 
       (.I0(\tmp_104_i_i_reg_1081[3]_i_4_n_2 ),
        .I1(src_buf3_0_V_reg_412[0]),
        .I2(\src_buf1_0_V_reg_425_reg_n_2_[0] ),
        .I3(src_buf2_2_V_reg_1060[0]),
        .O(\tmp_104_i_i_reg_1081[3]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h6969699696966996)) 
    \tmp_104_i_i_reg_1081[3]_i_9 
       (.I0(src_buf2_2_V_reg_1060[0]),
        .I1(\src_buf1_0_V_reg_425_reg_n_2_[0] ),
        .I2(src_buf3_0_V_reg_412[0]),
        .I3(src_buf2_0_V_reg_387_pp1_iter6_reg[0]),
        .I4(\tmp_104_i_i_reg_1081[3]_i_12_n_2 ),
        .I5(\src_buf2_V_0_i_i_reg_399_reg_n_2_[0] ),
        .O(\tmp_104_i_i_reg_1081[3]_i_9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_104_i_i_reg_1081[7]_i_10 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[6] ),
        .I1(src_buf3_0_V_reg_412[6]),
        .I2(src_buf2_2_V_reg_1060[6]),
        .O(\tmp_104_i_i_reg_1081[7]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_104_i_i_reg_1081[7]_i_11 
       (.I0(\src_buf2_V_0_i_i_reg_399_reg_n_2_[6] ),
        .I1(exitcond_i_i_i_reg_999_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7_reg_n_2),
        .I3(src_buf2_0_V_reg_387_pp1_iter6_reg[6]),
        .O(\tmp_104_i_i_reg_1081[7]_i_11_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_104_i_i_reg_1081[7]_i_12 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[5] ),
        .I1(src_buf3_0_V_reg_412[5]),
        .I2(src_buf2_2_V_reg_1060[5]),
        .O(\tmp_104_i_i_reg_1081[7]_i_12_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_104_i_i_reg_1081[7]_i_13 
       (.I0(\src_buf2_V_0_i_i_reg_399_reg_n_2_[5] ),
        .I1(exitcond_i_i_i_reg_999_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7_reg_n_2),
        .I3(src_buf2_0_V_reg_387_pp1_iter6_reg[5]),
        .O(\tmp_104_i_i_reg_1081[7]_i_13_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_104_i_i_reg_1081[7]_i_14 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[4] ),
        .I1(src_buf3_0_V_reg_412[4]),
        .I2(src_buf2_2_V_reg_1060[4]),
        .O(\tmp_104_i_i_reg_1081[7]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_104_i_i_reg_1081[7]_i_15 
       (.I0(\src_buf2_V_0_i_i_reg_399_reg_n_2_[4] ),
        .I1(exitcond_i_i_i_reg_999_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7_reg_n_2),
        .I3(src_buf2_0_V_reg_387_pp1_iter6_reg[4]),
        .O(\tmp_104_i_i_reg_1081[7]_i_15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_104_i_i_reg_1081[7]_i_16 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[3] ),
        .I1(src_buf3_0_V_reg_412[3]),
        .I2(src_buf2_2_V_reg_1060[3]),
        .O(\tmp_104_i_i_reg_1081[7]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_104_i_i_reg_1081[7]_i_17 
       (.I0(\src_buf2_V_0_i_i_reg_399_reg_n_2_[3] ),
        .I1(exitcond_i_i_i_reg_999_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7_reg_n_2),
        .I3(src_buf2_0_V_reg_387_pp1_iter6_reg[3]),
        .O(\tmp_104_i_i_reg_1081[7]_i_17_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \tmp_104_i_i_reg_1081[7]_i_18 
       (.I0(src_buf2_2_V_reg_1060[5]),
        .I1(src_buf3_0_V_reg_412[5]),
        .I2(\src_buf1_0_V_reg_425_reg_n_2_[5] ),
        .O(\tmp_104_i_i_reg_1081[7]_i_18_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \tmp_104_i_i_reg_1081[7]_i_19 
       (.I0(src_buf2_2_V_reg_1060[4]),
        .I1(src_buf3_0_V_reg_412[4]),
        .I2(\src_buf1_0_V_reg_425_reg_n_2_[4] ),
        .O(\tmp_104_i_i_reg_1081[7]_i_19_n_2 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \tmp_104_i_i_reg_1081[7]_i_2 
       (.I0(\tmp_104_i_i_reg_1081[7]_i_10_n_2 ),
        .I1(\tmp_104_i_i_reg_1081[7]_i_11_n_2 ),
        .I2(src_buf2_2_V_reg_1060[5]),
        .I3(src_buf3_0_V_reg_412[5]),
        .I4(\src_buf1_0_V_reg_425_reg_n_2_[5] ),
        .O(\tmp_104_i_i_reg_1081[7]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \tmp_104_i_i_reg_1081[7]_i_20 
       (.I0(src_buf2_2_V_reg_1060[3]),
        .I1(src_buf3_0_V_reg_412[3]),
        .I2(\src_buf1_0_V_reg_425_reg_n_2_[3] ),
        .O(\tmp_104_i_i_reg_1081[7]_i_20_n_2 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \tmp_104_i_i_reg_1081[7]_i_3 
       (.I0(\tmp_104_i_i_reg_1081[7]_i_12_n_2 ),
        .I1(\tmp_104_i_i_reg_1081[7]_i_13_n_2 ),
        .I2(src_buf2_2_V_reg_1060[4]),
        .I3(src_buf3_0_V_reg_412[4]),
        .I4(\src_buf1_0_V_reg_425_reg_n_2_[4] ),
        .O(\tmp_104_i_i_reg_1081[7]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \tmp_104_i_i_reg_1081[7]_i_4 
       (.I0(\tmp_104_i_i_reg_1081[7]_i_14_n_2 ),
        .I1(\tmp_104_i_i_reg_1081[7]_i_15_n_2 ),
        .I2(src_buf2_2_V_reg_1060[3]),
        .I3(src_buf3_0_V_reg_412[3]),
        .I4(\src_buf1_0_V_reg_425_reg_n_2_[3] ),
        .O(\tmp_104_i_i_reg_1081[7]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \tmp_104_i_i_reg_1081[7]_i_5 
       (.I0(\tmp_104_i_i_reg_1081[7]_i_16_n_2 ),
        .I1(\tmp_104_i_i_reg_1081[7]_i_17_n_2 ),
        .I2(src_buf2_2_V_reg_1060[2]),
        .I3(src_buf3_0_V_reg_412[2]),
        .I4(\src_buf1_0_V_reg_425_reg_n_2_[2] ),
        .O(\tmp_104_i_i_reg_1081[7]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp_104_i_i_reg_1081[7]_i_6 
       (.I0(\tmp_104_i_i_reg_1081[7]_i_2_n_2 ),
        .I1(\tmp_104_i_i_reg_1081[9]_i_4_n_2 ),
        .I2(\tmp_104_i_i_reg_1081[9]_i_5_n_2 ),
        .I3(src_buf2_2_V_reg_1060[6]),
        .I4(src_buf3_0_V_reg_412[6]),
        .I5(\src_buf1_0_V_reg_425_reg_n_2_[6] ),
        .O(\tmp_104_i_i_reg_1081[7]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \tmp_104_i_i_reg_1081[7]_i_7 
       (.I0(\tmp_104_i_i_reg_1081[7]_i_3_n_2 ),
        .I1(\tmp_104_i_i_reg_1081[7]_i_18_n_2 ),
        .I2(\tmp_104_i_i_reg_1081[7]_i_11_n_2 ),
        .I3(\src_buf1_0_V_reg_425_reg_n_2_[6] ),
        .I4(src_buf3_0_V_reg_412[6]),
        .I5(src_buf2_2_V_reg_1060[6]),
        .O(\tmp_104_i_i_reg_1081[7]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \tmp_104_i_i_reg_1081[7]_i_8 
       (.I0(\tmp_104_i_i_reg_1081[7]_i_4_n_2 ),
        .I1(\tmp_104_i_i_reg_1081[7]_i_19_n_2 ),
        .I2(\tmp_104_i_i_reg_1081[7]_i_13_n_2 ),
        .I3(\src_buf1_0_V_reg_425_reg_n_2_[5] ),
        .I4(src_buf3_0_V_reg_412[5]),
        .I5(src_buf2_2_V_reg_1060[5]),
        .O(\tmp_104_i_i_reg_1081[7]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \tmp_104_i_i_reg_1081[7]_i_9 
       (.I0(\tmp_104_i_i_reg_1081[7]_i_5_n_2 ),
        .I1(\tmp_104_i_i_reg_1081[7]_i_20_n_2 ),
        .I2(\tmp_104_i_i_reg_1081[7]_i_15_n_2 ),
        .I3(\src_buf1_0_V_reg_425_reg_n_2_[4] ),
        .I4(src_buf3_0_V_reg_412[4]),
        .I5(src_buf2_2_V_reg_1060[4]),
        .O(\tmp_104_i_i_reg_1081[7]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \tmp_104_i_i_reg_1081[9]_i_2 
       (.I0(\tmp_104_i_i_reg_1081[9]_i_4_n_2 ),
        .I1(\tmp_104_i_i_reg_1081[9]_i_5_n_2 ),
        .I2(src_buf2_2_V_reg_1060[6]),
        .I3(src_buf3_0_V_reg_412[6]),
        .I4(\src_buf1_0_V_reg_425_reg_n_2_[6] ),
        .O(\tmp_104_i_i_reg_1081[9]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \tmp_104_i_i_reg_1081[9]_i_3 
       (.I0(\tmp_104_i_i_reg_1081[9]_i_6_n_2 ),
        .I1(\tmp_104_i_i_reg_1081[9]_i_5_n_2 ),
        .I2(src_buf2_2_V_reg_1060[7]),
        .I3(src_buf3_0_V_reg_412[7]),
        .I4(\src_buf1_0_V_reg_425_reg_n_2_[7] ),
        .O(\tmp_104_i_i_reg_1081[9]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_104_i_i_reg_1081[9]_i_4 
       (.I0(src_buf2_2_V_reg_1060[7]),
        .I1(src_buf3_0_V_reg_412[7]),
        .I2(\src_buf1_0_V_reg_425_reg_n_2_[7] ),
        .O(\tmp_104_i_i_reg_1081[9]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_104_i_i_reg_1081[9]_i_5 
       (.I0(\src_buf2_V_0_i_i_reg_399_reg_n_2_[7] ),
        .I1(exitcond_i_i_i_reg_999_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7_reg_n_2),
        .I3(src_buf2_0_V_reg_387_pp1_iter6_reg[7]),
        .O(\tmp_104_i_i_reg_1081[9]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_104_i_i_reg_1081[9]_i_6 
       (.I0(src_buf2_2_V_reg_1060[6]),
        .I1(src_buf3_0_V_reg_412[6]),
        .I2(\src_buf1_0_V_reg_425_reg_n_2_[6] ),
        .O(\tmp_104_i_i_reg_1081[9]_i_6_n_2 ));
  FDRE \tmp_104_i_i_reg_1081_reg[0] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp_104_i_i_fu_756_p2[0]),
        .Q(tmp_108_cast_i_i_fu_791_p1[1]),
        .R(1'b0));
  FDRE \tmp_104_i_i_reg_1081_reg[1] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp_104_i_i_fu_756_p2[1]),
        .Q(tmp_108_cast_i_i_fu_791_p1[2]),
        .R(1'b0));
  FDRE \tmp_104_i_i_reg_1081_reg[2] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp_104_i_i_fu_756_p2[2]),
        .Q(tmp_108_cast_i_i_fu_791_p1[3]),
        .R(1'b0));
  FDRE \tmp_104_i_i_reg_1081_reg[3] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp_104_i_i_fu_756_p2[3]),
        .Q(tmp_108_cast_i_i_fu_791_p1[4]),
        .R(1'b0));
  CARRY4 \tmp_104_i_i_reg_1081_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_104_i_i_reg_1081_reg[3]_i_1_n_2 ,\tmp_104_i_i_reg_1081_reg[3]_i_1_n_3 ,\tmp_104_i_i_reg_1081_reg[3]_i_1_n_4 ,\tmp_104_i_i_reg_1081_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_104_i_i_reg_1081[3]_i_2_n_2 ,\tmp_104_i_i_reg_1081[3]_i_3_n_2 ,\tmp_104_i_i_reg_1081[3]_i_4_n_2 ,\tmp_104_i_i_reg_1081[3]_i_5_n_2 }),
        .O(tmp_104_i_i_fu_756_p2[3:0]),
        .S({\tmp_104_i_i_reg_1081[3]_i_6_n_2 ,\tmp_104_i_i_reg_1081[3]_i_7_n_2 ,\tmp_104_i_i_reg_1081[3]_i_8_n_2 ,\tmp_104_i_i_reg_1081[3]_i_9_n_2 }));
  FDRE \tmp_104_i_i_reg_1081_reg[4] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp_104_i_i_fu_756_p2[4]),
        .Q(tmp_108_cast_i_i_fu_791_p1[5]),
        .R(1'b0));
  FDRE \tmp_104_i_i_reg_1081_reg[5] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp_104_i_i_fu_756_p2[5]),
        .Q(tmp_108_cast_i_i_fu_791_p1[6]),
        .R(1'b0));
  FDRE \tmp_104_i_i_reg_1081_reg[6] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp_104_i_i_fu_756_p2[6]),
        .Q(tmp_108_cast_i_i_fu_791_p1[7]),
        .R(1'b0));
  FDRE \tmp_104_i_i_reg_1081_reg[7] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp_104_i_i_fu_756_p2[7]),
        .Q(tmp_108_cast_i_i_fu_791_p1[8]),
        .R(1'b0));
  CARRY4 \tmp_104_i_i_reg_1081_reg[7]_i_1 
       (.CI(\tmp_104_i_i_reg_1081_reg[3]_i_1_n_2 ),
        .CO({\tmp_104_i_i_reg_1081_reg[7]_i_1_n_2 ,\tmp_104_i_i_reg_1081_reg[7]_i_1_n_3 ,\tmp_104_i_i_reg_1081_reg[7]_i_1_n_4 ,\tmp_104_i_i_reg_1081_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_104_i_i_reg_1081[7]_i_2_n_2 ,\tmp_104_i_i_reg_1081[7]_i_3_n_2 ,\tmp_104_i_i_reg_1081[7]_i_4_n_2 ,\tmp_104_i_i_reg_1081[7]_i_5_n_2 }),
        .O(tmp_104_i_i_fu_756_p2[7:4]),
        .S({\tmp_104_i_i_reg_1081[7]_i_6_n_2 ,\tmp_104_i_i_reg_1081[7]_i_7_n_2 ,\tmp_104_i_i_reg_1081[7]_i_8_n_2 ,\tmp_104_i_i_reg_1081[7]_i_9_n_2 }));
  FDRE \tmp_104_i_i_reg_1081_reg[8] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp_104_i_i_fu_756_p2[8]),
        .Q(tmp_108_cast_i_i_fu_791_p1[9]),
        .R(1'b0));
  FDRE \tmp_104_i_i_reg_1081_reg[9] 
       (.C(ap_clk),
        .CE(tmp4_reg_10860),
        .D(tmp_104_i_i_fu_756_p2[9]),
        .Q(tmp_108_cast_i_i_fu_791_p1[10]),
        .R(1'b0));
  CARRY4 \tmp_104_i_i_reg_1081_reg[9]_i_1 
       (.CI(\tmp_104_i_i_reg_1081_reg[7]_i_1_n_2 ),
        .CO({\NLW_tmp_104_i_i_reg_1081_reg[9]_i_1_CO_UNCONNECTED [3:2],tmp_104_i_i_fu_756_p2[9],\NLW_tmp_104_i_i_reg_1081_reg[9]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_104_i_i_reg_1081[9]_i_2_n_2 }),
        .O({\NLW_tmp_104_i_i_reg_1081_reg[9]_i_1_O_UNCONNECTED [3:1],tmp_104_i_i_fu_756_p2[8]}),
        .S({1'b0,1'b0,1'b1,\tmp_104_i_i_reg_1081[9]_i_3_n_2 }));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \tmp_112_i_i_reg_1015[0]_i_1 
       (.I0(\tmp_112_i_i_reg_1015_reg_n_2_[0] ),
        .I1(\tmp_112_i_i_reg_1015[0]_i_2_n_2 ),
        .I2(t_V_2_reg_363_pp1_iter1_reg[8]),
        .I3(t_V_2_reg_363_pp1_iter1_reg[10]),
        .I4(t_V_2_reg_363_pp1_iter1_reg[9]),
        .I5(tmp_112_i_i_reg_10150),
        .O(\tmp_112_i_i_reg_1015[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_112_i_i_reg_1015[0]_i_2 
       (.I0(t_V_2_reg_363_pp1_iter1_reg[2]),
        .I1(t_V_2_reg_363_pp1_iter1_reg[3]),
        .I2(t_V_2_reg_363_pp1_iter1_reg[0]),
        .I3(t_V_2_reg_363_pp1_iter1_reg[1]),
        .I4(\tmp_112_i_i_reg_1015[0]_i_3_n_2 ),
        .O(\tmp_112_i_i_reg_1015[0]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_112_i_i_reg_1015[0]_i_3 
       (.I0(t_V_2_reg_363_pp1_iter1_reg[5]),
        .I1(t_V_2_reg_363_pp1_iter1_reg[4]),
        .I2(t_V_2_reg_363_pp1_iter1_reg[7]),
        .I3(t_V_2_reg_363_pp1_iter1_reg[6]),
        .O(\tmp_112_i_i_reg_1015[0]_i_3_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/tmp_112_i_i_reg_1015_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/tmp_112_i_i_reg_1015_pp1_iter5_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_112_i_i_reg_1015_pp1_iter5_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .CLK(ap_clk),
        .D(\tmp_112_i_i_reg_1015_reg_n_2_[0] ),
        .Q(\tmp_112_i_i_reg_1015_pp1_iter5_reg_reg[0]_srl3_n_2 ));
  FDRE \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone8_in),
        .D(\tmp_112_i_i_reg_1015_pp1_iter5_reg_reg[0]_srl3_n_2 ),
        .Q(\tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_112_i_i_reg_1015_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_112_i_i_reg_1015[0]_i_1_n_2 ),
        .Q(\tmp_112_i_i_reg_1015_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00AA00AA00AA30AA)) 
    \tmp_83_i_i_reg_975[0]_i_1 
       (.I0(\tmp_83_i_i_reg_975_reg_n_2_[0] ),
        .I1(t_V_9_reg_339[0]),
        .I2(\p_0385_3_i_i_reg_980[1]_i_3_n_2 ),
        .I3(ap_NS_fsm[4]),
        .I4(t_V_9_reg_339[4]),
        .I5(t_V_9_reg_339[3]),
        .O(\tmp_83_i_i_reg_975[0]_i_1_n_2 ));
  FDRE \tmp_83_i_i_reg_975_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_83_i_i_reg_975[0]_i_1_n_2 ),
        .Q(\tmp_83_i_i_reg_975_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555555557F7F7FFF)) 
    \tmp_85_i_i_reg_995[0]_i_1 
       (.I0(t_V_1_reg_351[9]),
        .I1(t_V_1_reg_351[7]),
        .I2(t_V_1_reg_351[6]),
        .I3(t_V_1_reg_351[5]),
        .I4(t_V_1_reg_351[4]),
        .I5(t_V_1_reg_351[8]),
        .O(tmp_85_i_i_fu_605_p2));
  FDRE \tmp_85_i_i_reg_995_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(tmp_85_i_i_fu_605_p2),
        .Q(\tmp_85_i_i_reg_995_reg_n_2_[0] ),
        .R(1'b0));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_88_i_i_reg_1091[3]_i_2 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[2] ),
        .I1(\src_buf2_V_0_i_i_reg_399_reg_n_2_[2] ),
        .I2(src_buf3_0_V_reg_412[2]),
        .O(\tmp_88_i_i_reg_1091[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_88_i_i_reg_1091[3]_i_3 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[1] ),
        .I1(\src_buf2_V_0_i_i_reg_399_reg_n_2_[1] ),
        .I2(src_buf3_0_V_reg_412[1]),
        .O(\tmp_88_i_i_reg_1091[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_88_i_i_reg_1091[3]_i_4 
       (.I0(src_buf3_0_V_reg_412[0]),
        .I1(\src_buf1_0_V_reg_425_reg_n_2_[0] ),
        .I2(\src_buf2_V_0_i_i_reg_399_reg_n_2_[0] ),
        .O(\tmp_88_i_i_reg_1091[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_88_i_i_reg_1091[3]_i_5 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[3] ),
        .I1(\src_buf2_V_0_i_i_reg_399_reg_n_2_[3] ),
        .I2(src_buf3_0_V_reg_412[3]),
        .I3(\tmp_88_i_i_reg_1091[3]_i_2_n_2 ),
        .O(\tmp_88_i_i_reg_1091[3]_i_5_n_2 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_88_i_i_reg_1091[3]_i_6 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[2] ),
        .I1(\src_buf2_V_0_i_i_reg_399_reg_n_2_[2] ),
        .I2(src_buf3_0_V_reg_412[2]),
        .I3(\tmp_88_i_i_reg_1091[3]_i_3_n_2 ),
        .O(\tmp_88_i_i_reg_1091[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_88_i_i_reg_1091[3]_i_7 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[1] ),
        .I1(\src_buf2_V_0_i_i_reg_399_reg_n_2_[1] ),
        .I2(src_buf3_0_V_reg_412[1]),
        .I3(\tmp_88_i_i_reg_1091[3]_i_4_n_2 ),
        .O(\tmp_88_i_i_reg_1091[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_88_i_i_reg_1091[3]_i_8 
       (.I0(src_buf3_0_V_reg_412[0]),
        .I1(\src_buf1_0_V_reg_425_reg_n_2_[0] ),
        .I2(\src_buf2_V_0_i_i_reg_399_reg_n_2_[0] ),
        .O(\tmp_88_i_i_reg_1091[3]_i_8_n_2 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_88_i_i_reg_1091[7]_i_2 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[6] ),
        .I1(\src_buf2_V_0_i_i_reg_399_reg_n_2_[6] ),
        .I2(src_buf3_0_V_reg_412[6]),
        .O(\tmp_88_i_i_reg_1091[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_88_i_i_reg_1091[7]_i_3 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[5] ),
        .I1(\src_buf2_V_0_i_i_reg_399_reg_n_2_[5] ),
        .I2(src_buf3_0_V_reg_412[5]),
        .O(\tmp_88_i_i_reg_1091[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_88_i_i_reg_1091[7]_i_4 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[4] ),
        .I1(\src_buf2_V_0_i_i_reg_399_reg_n_2_[4] ),
        .I2(src_buf3_0_V_reg_412[4]),
        .O(\tmp_88_i_i_reg_1091[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_88_i_i_reg_1091[7]_i_5 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[3] ),
        .I1(\src_buf2_V_0_i_i_reg_399_reg_n_2_[3] ),
        .I2(src_buf3_0_V_reg_412[3]),
        .O(\tmp_88_i_i_reg_1091[7]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_88_i_i_reg_1091[7]_i_6 
       (.I0(\tmp_88_i_i_reg_1091[7]_i_2_n_2 ),
        .I1(\src_buf1_0_V_reg_425_reg_n_2_[7] ),
        .I2(\src_buf2_V_0_i_i_reg_399_reg_n_2_[7] ),
        .I3(src_buf3_0_V_reg_412[7]),
        .O(\tmp_88_i_i_reg_1091[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_88_i_i_reg_1091[7]_i_7 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[6] ),
        .I1(\src_buf2_V_0_i_i_reg_399_reg_n_2_[6] ),
        .I2(src_buf3_0_V_reg_412[6]),
        .I3(\tmp_88_i_i_reg_1091[7]_i_3_n_2 ),
        .O(\tmp_88_i_i_reg_1091[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_88_i_i_reg_1091[7]_i_8 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[5] ),
        .I1(\src_buf2_V_0_i_i_reg_399_reg_n_2_[5] ),
        .I2(src_buf3_0_V_reg_412[5]),
        .I3(\tmp_88_i_i_reg_1091[7]_i_4_n_2 ),
        .O(\tmp_88_i_i_reg_1091[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_88_i_i_reg_1091[7]_i_9 
       (.I0(\src_buf1_0_V_reg_425_reg_n_2_[4] ),
        .I1(\src_buf2_V_0_i_i_reg_399_reg_n_2_[4] ),
        .I2(src_buf3_0_V_reg_412[4]),
        .I3(\tmp_88_i_i_reg_1091[7]_i_5_n_2 ),
        .O(\tmp_88_i_i_reg_1091[7]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_88_i_i_reg_1091[9]_i_2 
       (.I0(\src_buf2_V_0_i_i_reg_399_reg_n_2_[7] ),
        .I1(src_buf3_0_V_reg_412[7]),
        .I2(\src_buf1_0_V_reg_425_reg_n_2_[7] ),
        .O(\tmp_88_i_i_reg_1091[9]_i_2_n_2 ));
  FDRE \tmp_88_i_i_reg_1091_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_88_i_i_fu_851_p2[0]),
        .Q(tmp_92_cast_i_i_fu_898_p1[1]),
        .R(1'b0));
  FDRE \tmp_88_i_i_reg_1091_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_88_i_i_fu_851_p2[1]),
        .Q(tmp_92_cast_i_i_fu_898_p1[2]),
        .R(1'b0));
  FDRE \tmp_88_i_i_reg_1091_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_88_i_i_fu_851_p2[2]),
        .Q(tmp_92_cast_i_i_fu_898_p1[3]),
        .R(1'b0));
  FDRE \tmp_88_i_i_reg_1091_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_88_i_i_fu_851_p2[3]),
        .Q(tmp_92_cast_i_i_fu_898_p1[4]),
        .R(1'b0));
  CARRY4 \tmp_88_i_i_reg_1091_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_88_i_i_reg_1091_reg[3]_i_1_n_2 ,\tmp_88_i_i_reg_1091_reg[3]_i_1_n_3 ,\tmp_88_i_i_reg_1091_reg[3]_i_1_n_4 ,\tmp_88_i_i_reg_1091_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_88_i_i_reg_1091[3]_i_2_n_2 ,\tmp_88_i_i_reg_1091[3]_i_3_n_2 ,\tmp_88_i_i_reg_1091[3]_i_4_n_2 ,1'b0}),
        .O(tmp_88_i_i_fu_851_p2[3:0]),
        .S({\tmp_88_i_i_reg_1091[3]_i_5_n_2 ,\tmp_88_i_i_reg_1091[3]_i_6_n_2 ,\tmp_88_i_i_reg_1091[3]_i_7_n_2 ,\tmp_88_i_i_reg_1091[3]_i_8_n_2 }));
  FDRE \tmp_88_i_i_reg_1091_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_88_i_i_fu_851_p2[4]),
        .Q(tmp_92_cast_i_i_fu_898_p1[5]),
        .R(1'b0));
  FDRE \tmp_88_i_i_reg_1091_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_88_i_i_fu_851_p2[5]),
        .Q(tmp_92_cast_i_i_fu_898_p1[6]),
        .R(1'b0));
  FDRE \tmp_88_i_i_reg_1091_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_88_i_i_fu_851_p2[6]),
        .Q(tmp_92_cast_i_i_fu_898_p1[7]),
        .R(1'b0));
  FDRE \tmp_88_i_i_reg_1091_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_88_i_i_fu_851_p2[7]),
        .Q(tmp_92_cast_i_i_fu_898_p1[8]),
        .R(1'b0));
  CARRY4 \tmp_88_i_i_reg_1091_reg[7]_i_1 
       (.CI(\tmp_88_i_i_reg_1091_reg[3]_i_1_n_2 ),
        .CO({\tmp_88_i_i_reg_1091_reg[7]_i_1_n_2 ,\tmp_88_i_i_reg_1091_reg[7]_i_1_n_3 ,\tmp_88_i_i_reg_1091_reg[7]_i_1_n_4 ,\tmp_88_i_i_reg_1091_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_88_i_i_reg_1091[7]_i_2_n_2 ,\tmp_88_i_i_reg_1091[7]_i_3_n_2 ,\tmp_88_i_i_reg_1091[7]_i_4_n_2 ,\tmp_88_i_i_reg_1091[7]_i_5_n_2 }),
        .O(tmp_88_i_i_fu_851_p2[7:4]),
        .S({\tmp_88_i_i_reg_1091[7]_i_6_n_2 ,\tmp_88_i_i_reg_1091[7]_i_7_n_2 ,\tmp_88_i_i_reg_1091[7]_i_8_n_2 ,\tmp_88_i_i_reg_1091[7]_i_9_n_2 }));
  FDRE \tmp_88_i_i_reg_1091_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_88_i_i_fu_851_p2[8]),
        .Q(tmp_92_cast_i_i_fu_898_p1[9]),
        .R(1'b0));
  FDRE \tmp_88_i_i_reg_1091_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_88_i_i_fu_851_p2[9]),
        .Q(tmp_92_cast_i_i_fu_898_p1[10]),
        .R(1'b0));
  CARRY4 \tmp_88_i_i_reg_1091_reg[9]_i_1 
       (.CI(\tmp_88_i_i_reg_1091_reg[7]_i_1_n_2 ),
        .CO({\NLW_tmp_88_i_i_reg_1091_reg[9]_i_1_CO_UNCONNECTED [3:2],tmp_88_i_i_fu_851_p2[9],\NLW_tmp_88_i_i_reg_1091_reg[9]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_88_i_i_reg_1091_reg[9]_i_1_O_UNCONNECTED [3:1],tmp_88_i_i_fu_851_p2[8]}),
        .S({1'b0,1'b0,1'b1,\tmp_88_i_i_reg_1091[9]_i_2_n_2 }));
  LUT4 #(
    .INIT(16'h17E8)) 
    \tmp_94_i_i_reg_1096[10]_i_2 
       (.I0(src_buf3_V_0_i_i_reg_375[7]),
        .I1(tmp_109_cast_i_i_cas_fu_774_p1[7]),
        .I2(src_buf1_V_0_i_i_reg_437[7]),
        .I3(tmp_109_cast_i_i_cas_fu_774_p1[8]),
        .O(\tmp_94_i_i_reg_1096[10]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_94_i_i_reg_1096[3]_i_2 
       (.I0(src_buf3_V_0_i_i_reg_375[3]),
        .I1(src_buf1_V_0_i_i_reg_437[3]),
        .I2(tmp_109_cast_i_i_cas_fu_774_p1[3]),
        .O(\tmp_94_i_i_reg_1096[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair12" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \tmp_94_i_i_reg_1096[3]_i_3 
       (.I0(src_buf3_V_0_i_i_reg_375[3]),
        .I1(tmp_109_cast_i_i_cas_fu_774_p1[3]),
        .I2(src_buf1_V_0_i_i_reg_437[3]),
        .I3(src_buf1_V_0_i_i_reg_437[2]),
        .I4(tmp_109_cast_i_i_cas_fu_774_p1[2]),
        .O(\tmp_94_i_i_reg_1096[3]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_94_i_i_reg_1096[3]_i_4 
       (.I0(src_buf1_V_0_i_i_reg_437[2]),
        .I1(tmp_109_cast_i_i_cas_fu_774_p1[2]),
        .I2(src_buf3_V_0_i_i_reg_375[2]),
        .O(\tmp_94_i_i_reg_1096[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_94_i_i_reg_1096[3]_i_5 
       (.I0(src_buf3_V_0_i_i_reg_375[1]),
        .I1(src_buf1_V_0_i_i_reg_437[1]),
        .O(\tmp_94_i_i_reg_1096[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_94_i_i_reg_1096[3]_i_6 
       (.I0(src_buf3_V_0_i_i_reg_375[0]),
        .I1(src_buf1_V_0_i_i_reg_437[0]),
        .O(\tmp_94_i_i_reg_1096[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_94_i_i_reg_1096[7]_i_2 
       (.I0(src_buf1_V_0_i_i_reg_437[6]),
        .I1(tmp_109_cast_i_i_cas_fu_774_p1[6]),
        .I2(src_buf3_V_0_i_i_reg_375[6]),
        .O(\tmp_94_i_i_reg_1096[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_94_i_i_reg_1096[7]_i_3 
       (.I0(src_buf1_V_0_i_i_reg_437[5]),
        .I1(tmp_109_cast_i_i_cas_fu_774_p1[5]),
        .I2(src_buf3_V_0_i_i_reg_375[5]),
        .O(\tmp_94_i_i_reg_1096[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_94_i_i_reg_1096[7]_i_4 
       (.I0(src_buf1_V_0_i_i_reg_437[4]),
        .I1(tmp_109_cast_i_i_cas_fu_774_p1[4]),
        .I2(src_buf3_V_0_i_i_reg_375[4]),
        .O(\tmp_94_i_i_reg_1096[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_94_i_i_reg_1096[7]_i_5 
       (.I0(src_buf3_V_0_i_i_reg_375[3]),
        .I1(tmp_109_cast_i_i_cas_fu_774_p1[3]),
        .I2(src_buf1_V_0_i_i_reg_437[3]),
        .O(\tmp_94_i_i_reg_1096[7]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_94_i_i_reg_1096[7]_i_6 
       (.I0(\tmp_94_i_i_reg_1096[7]_i_2_n_2 ),
        .I1(tmp_109_cast_i_i_cas_fu_774_p1[7]),
        .I2(src_buf1_V_0_i_i_reg_437[7]),
        .I3(src_buf3_V_0_i_i_reg_375[7]),
        .O(\tmp_94_i_i_reg_1096[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_94_i_i_reg_1096[7]_i_7 
       (.I0(src_buf1_V_0_i_i_reg_437[6]),
        .I1(tmp_109_cast_i_i_cas_fu_774_p1[6]),
        .I2(src_buf3_V_0_i_i_reg_375[6]),
        .I3(\tmp_94_i_i_reg_1096[7]_i_3_n_2 ),
        .O(\tmp_94_i_i_reg_1096[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_94_i_i_reg_1096[7]_i_8 
       (.I0(src_buf1_V_0_i_i_reg_437[5]),
        .I1(tmp_109_cast_i_i_cas_fu_774_p1[5]),
        .I2(src_buf3_V_0_i_i_reg_375[5]),
        .I3(\tmp_94_i_i_reg_1096[7]_i_4_n_2 ),
        .O(\tmp_94_i_i_reg_1096[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_94_i_i_reg_1096[7]_i_9 
       (.I0(src_buf1_V_0_i_i_reg_437[4]),
        .I1(tmp_109_cast_i_i_cas_fu_774_p1[4]),
        .I2(src_buf3_V_0_i_i_reg_375[4]),
        .I3(\tmp_94_i_i_reg_1096[7]_i_5_n_2 ),
        .O(\tmp_94_i_i_reg_1096[7]_i_9_n_2 ));
  FDRE \tmp_94_i_i_reg_1096_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_94_i_i_fu_873_p2[0]),
        .Q(tmp_94_i_i_reg_1096[0]),
        .R(1'b0));
  FDRE \tmp_94_i_i_reg_1096_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_94_i_i_fu_873_p2[10]),
        .Q(tmp_94_i_i_reg_1096[10]),
        .R(1'b0));
  CARRY4 \tmp_94_i_i_reg_1096_reg[10]_i_1 
       (.CI(\tmp_94_i_i_reg_1096_reg[7]_i_1_n_2 ),
        .CO({\NLW_tmp_94_i_i_reg_1096_reg[10]_i_1_CO_UNCONNECTED [3],tmp_94_i_i_fu_873_p2[10],\NLW_tmp_94_i_i_reg_1096_reg[10]_i_1_CO_UNCONNECTED [1],\tmp_94_i_i_reg_1096_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_109_cast_i_i_cas_fu_774_p1[8]}),
        .O({\NLW_tmp_94_i_i_reg_1096_reg[10]_i_1_O_UNCONNECTED [3:2],tmp_94_i_i_fu_873_p2[9:8]}),
        .S({1'b0,1'b1,tmp_109_cast_i_i_cas_fu_774_p1[9],\tmp_94_i_i_reg_1096[10]_i_2_n_2 }));
  FDRE \tmp_94_i_i_reg_1096_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_94_i_i_fu_873_p2[1]),
        .Q(tmp_94_i_i_reg_1096[1]),
        .R(1'b0));
  FDRE \tmp_94_i_i_reg_1096_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_94_i_i_fu_873_p2[2]),
        .Q(tmp_94_i_i_reg_1096[2]),
        .R(1'b0));
  FDRE \tmp_94_i_i_reg_1096_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_94_i_i_fu_873_p2[3]),
        .Q(tmp_94_i_i_reg_1096[3]),
        .R(1'b0));
  CARRY4 \tmp_94_i_i_reg_1096_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_94_i_i_reg_1096_reg[3]_i_1_n_2 ,\tmp_94_i_i_reg_1096_reg[3]_i_1_n_3 ,\tmp_94_i_i_reg_1096_reg[3]_i_1_n_4 ,\tmp_94_i_i_reg_1096_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_94_i_i_reg_1096[3]_i_2_n_2 ,src_buf3_V_0_i_i_reg_375[2:0]}),
        .O(tmp_94_i_i_fu_873_p2[3:0]),
        .S({\tmp_94_i_i_reg_1096[3]_i_3_n_2 ,\tmp_94_i_i_reg_1096[3]_i_4_n_2 ,\tmp_94_i_i_reg_1096[3]_i_5_n_2 ,\tmp_94_i_i_reg_1096[3]_i_6_n_2 }));
  FDRE \tmp_94_i_i_reg_1096_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_94_i_i_fu_873_p2[4]),
        .Q(tmp_94_i_i_reg_1096[4]),
        .R(1'b0));
  FDRE \tmp_94_i_i_reg_1096_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_94_i_i_fu_873_p2[5]),
        .Q(tmp_94_i_i_reg_1096[5]),
        .R(1'b0));
  FDRE \tmp_94_i_i_reg_1096_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_94_i_i_fu_873_p2[6]),
        .Q(tmp_94_i_i_reg_1096[6]),
        .R(1'b0));
  FDRE \tmp_94_i_i_reg_1096_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_94_i_i_fu_873_p2[7]),
        .Q(tmp_94_i_i_reg_1096[7]),
        .R(1'b0));
  CARRY4 \tmp_94_i_i_reg_1096_reg[7]_i_1 
       (.CI(\tmp_94_i_i_reg_1096_reg[3]_i_1_n_2 ),
        .CO({\tmp_94_i_i_reg_1096_reg[7]_i_1_n_2 ,\tmp_94_i_i_reg_1096_reg[7]_i_1_n_3 ,\tmp_94_i_i_reg_1096_reg[7]_i_1_n_4 ,\tmp_94_i_i_reg_1096_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_94_i_i_reg_1096[7]_i_2_n_2 ,\tmp_94_i_i_reg_1096[7]_i_3_n_2 ,\tmp_94_i_i_reg_1096[7]_i_4_n_2 ,\tmp_94_i_i_reg_1096[7]_i_5_n_2 }),
        .O(tmp_94_i_i_fu_873_p2[7:4]),
        .S({\tmp_94_i_i_reg_1096[7]_i_6_n_2 ,\tmp_94_i_i_reg_1096[7]_i_7_n_2 ,\tmp_94_i_i_reg_1096[7]_i_8_n_2 ,\tmp_94_i_i_reg_1096[7]_i_9_n_2 }));
  FDRE \tmp_94_i_i_reg_1096_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_94_i_i_fu_873_p2[8]),
        .Q(tmp_94_i_i_reg_1096[8]),
        .R(1'b0));
  FDRE \tmp_94_i_i_reg_1096_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_94_i_i_fu_873_p2[9]),
        .Q(tmp_94_i_i_reg_1096[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_97_i_i_reg_1008[10]_i_1 
       (.I0(ap_block_pp1_stage0_subdone8_in),
        .I1(\exitcond_i_i_i_reg_999_pp1_iter1_reg_reg_n_2_[0] ),
        .O(tmp_112_i_i_reg_10150));
  FDRE \tmp_97_i_i_reg_1008_reg[0] 
       (.C(ap_clk),
        .CE(tmp_112_i_i_reg_10150),
        .D(t_V_2_reg_363_pp1_iter1_reg[0]),
        .Q(\tmp_97_i_i_reg_1008_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \tmp_97_i_i_reg_1008_reg[10] 
       (.C(ap_clk),
        .CE(tmp_112_i_i_reg_10150),
        .D(t_V_2_reg_363_pp1_iter1_reg[10]),
        .Q(\tmp_97_i_i_reg_1008_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \tmp_97_i_i_reg_1008_reg[1] 
       (.C(ap_clk),
        .CE(tmp_112_i_i_reg_10150),
        .D(t_V_2_reg_363_pp1_iter1_reg[1]),
        .Q(\tmp_97_i_i_reg_1008_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \tmp_97_i_i_reg_1008_reg[2] 
       (.C(ap_clk),
        .CE(tmp_112_i_i_reg_10150),
        .D(t_V_2_reg_363_pp1_iter1_reg[2]),
        .Q(\tmp_97_i_i_reg_1008_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \tmp_97_i_i_reg_1008_reg[3] 
       (.C(ap_clk),
        .CE(tmp_112_i_i_reg_10150),
        .D(t_V_2_reg_363_pp1_iter1_reg[3]),
        .Q(\tmp_97_i_i_reg_1008_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \tmp_97_i_i_reg_1008_reg[4] 
       (.C(ap_clk),
        .CE(tmp_112_i_i_reg_10150),
        .D(t_V_2_reg_363_pp1_iter1_reg[4]),
        .Q(\tmp_97_i_i_reg_1008_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \tmp_97_i_i_reg_1008_reg[5] 
       (.C(ap_clk),
        .CE(tmp_112_i_i_reg_10150),
        .D(t_V_2_reg_363_pp1_iter1_reg[5]),
        .Q(\tmp_97_i_i_reg_1008_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \tmp_97_i_i_reg_1008_reg[6] 
       (.C(ap_clk),
        .CE(tmp_112_i_i_reg_10150),
        .D(t_V_2_reg_363_pp1_iter1_reg[6]),
        .Q(\tmp_97_i_i_reg_1008_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \tmp_97_i_i_reg_1008_reg[7] 
       (.C(ap_clk),
        .CE(tmp_112_i_i_reg_10150),
        .D(t_V_2_reg_363_pp1_iter1_reg[7]),
        .Q(\tmp_97_i_i_reg_1008_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \tmp_97_i_i_reg_1008_reg[8] 
       (.C(ap_clk),
        .CE(tmp_112_i_i_reg_10150),
        .D(t_V_2_reg_363_pp1_iter1_reg[8]),
        .Q(\tmp_97_i_i_reg_1008_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \tmp_97_i_i_reg_1008_reg[9] 
       (.C(ap_clk),
        .CE(tmp_112_i_i_reg_10150),
        .D(t_V_2_reg_363_pp1_iter1_reg[9]),
        .Q(\tmp_97_i_i_reg_1008_reg_n_2_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00AA00AA00AAC0AA)) 
    \tmp_i_i_31_reg_969[0]_i_1 
       (.I0(\tmp_i_i_31_reg_969_reg_n_2_[0] ),
        .I1(\tmp_i_i_31_reg_969[0]_i_2_n_2 ),
        .I2(\tmp_i_i_31_reg_969[0]_i_3_n_2 ),
        .I3(ap_NS_fsm[4]),
        .I4(t_V_9_reg_339[4]),
        .I5(t_V_9_reg_339[3]),
        .O(\tmp_i_i_31_reg_969[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_i_i_31_reg_969[0]_i_2 
       (.I0(t_V_9_reg_339[5]),
        .I1(t_V_9_reg_339[9]),
        .I2(t_V_9_reg_339[8]),
        .I3(\tmp_i_i_31_reg_969[0]_i_4_n_2 ),
        .O(\tmp_i_i_31_reg_969[0]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \tmp_i_i_31_reg_969[0]_i_3 
       (.I0(t_V_9_reg_339[0]),
        .I1(t_V_9_reg_339[1]),
        .I2(t_V_9_reg_339[7]),
        .I3(t_V_9_reg_339[6]),
        .O(\tmp_i_i_31_reg_969[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_i_i_31_reg_969[0]_i_4 
       (.I0(t_V_9_reg_339[11]),
        .I1(t_V_9_reg_339[12]),
        .I2(t_V_9_reg_339[2]),
        .I3(t_V_9_reg_339[10]),
        .O(\tmp_i_i_31_reg_969[0]_i_4_n_2 ));
  FDRE \tmp_i_i_31_reg_969_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_i_i_31_reg_969[0]_i_1_n_2 ),
        .Q(\tmp_i_i_31_reg_969_reg_n_2_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \tmp_i_i_reg_943[10]_i_1 
       (.I0(buf_0_V_U_n_11),
        .I1(\exitcond1_i_i_reg_934_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(strm_src_V_V_empty_n),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\tmp_i_i_reg_943[10]_i_1_n_2 ));
  FDRE \tmp_i_i_reg_943_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(tmp_i_i_reg_943_reg__0[0]),
        .Q(tmp_i_i_reg_943_pp0_iter1_reg_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(tmp_i_i_reg_943_reg__0[10]),
        .Q(tmp_i_i_reg_943_pp0_iter1_reg_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(tmp_i_i_reg_943_reg__0[1]),
        .Q(tmp_i_i_reg_943_pp0_iter1_reg_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(tmp_i_i_reg_943_reg__0[2]),
        .Q(tmp_i_i_reg_943_pp0_iter1_reg_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(tmp_i_i_reg_943_reg__0[3]),
        .Q(tmp_i_i_reg_943_pp0_iter1_reg_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(tmp_i_i_reg_943_reg__0[4]),
        .Q(tmp_i_i_reg_943_pp0_iter1_reg_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(tmp_i_i_reg_943_reg__0[5]),
        .Q(tmp_i_i_reg_943_pp0_iter1_reg_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(tmp_i_i_reg_943_reg__0[6]),
        .Q(tmp_i_i_reg_943_pp0_iter1_reg_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(tmp_i_i_reg_943_reg__0[7]),
        .Q(tmp_i_i_reg_943_pp0_iter1_reg_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(tmp_i_i_reg_943_reg__0[8]),
        .Q(tmp_i_i_reg_943_pp0_iter1_reg_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_40_in),
        .D(tmp_i_i_reg_943_reg__0[9]),
        .Q(tmp_i_i_reg_943_pp0_iter1_reg_reg__0[9]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_943[10]_i_1_n_2 ),
        .D(t_V_reg_328_reg__0[0]),
        .Q(tmp_i_i_reg_943_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_reg[10] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_943[10]_i_1_n_2 ),
        .D(t_V_reg_328_reg__0[10]),
        .Q(tmp_i_i_reg_943_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_943[10]_i_1_n_2 ),
        .D(t_V_reg_328_reg__0[1]),
        .Q(tmp_i_i_reg_943_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_943[10]_i_1_n_2 ),
        .D(t_V_reg_328_reg__0[2]),
        .Q(tmp_i_i_reg_943_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_943[10]_i_1_n_2 ),
        .D(t_V_reg_328_reg__0[3]),
        .Q(tmp_i_i_reg_943_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_943[10]_i_1_n_2 ),
        .D(t_V_reg_328_reg__0[4]),
        .Q(tmp_i_i_reg_943_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_943[10]_i_1_n_2 ),
        .D(t_V_reg_328_reg__0[5]),
        .Q(tmp_i_i_reg_943_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_943[10]_i_1_n_2 ),
        .D(t_V_reg_328_reg__0[6]),
        .Q(tmp_i_i_reg_943_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_943[10]_i_1_n_2 ),
        .D(t_V_reg_328_reg__0[7]),
        .Q(tmp_i_i_reg_943_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_943[10]_i_1_n_2 ),
        .D(t_V_reg_328_reg__0[8]),
        .Q(tmp_i_i_reg_943_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_943_reg[9] 
       (.C(ap_clk),
        .CE(\tmp_i_i_reg_943[10]_i_1_n_2 ),
        .D(t_V_reg_328_reg__0[9]),
        .Q(tmp_i_i_reg_943_reg__0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_reg_1076[8]_i_1 
       (.I0(ap_block_pp1_stage0_subdone8_in),
        .I1(exitcond_i_i_i_reg_999_pp1_iter4_reg),
        .O(tmp_102_i_i_reg_10710));
  FDRE \tmp_reg_1076_reg[0] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_fu_703_p2[0]),
        .Q(tmp_reg_1076[0]),
        .R(1'b0));
  FDRE \tmp_reg_1076_reg[1] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_fu_703_p2[1]),
        .Q(tmp_reg_1076[1]),
        .R(1'b0));
  FDRE \tmp_reg_1076_reg[2] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_fu_703_p2[2]),
        .Q(tmp_reg_1076[2]),
        .R(1'b0));
  FDRE \tmp_reg_1076_reg[3] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_fu_703_p2[3]),
        .Q(tmp_reg_1076[3]),
        .R(1'b0));
  FDRE \tmp_reg_1076_reg[4] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_fu_703_p2[4]),
        .Q(tmp_reg_1076[4]),
        .R(1'b0));
  FDRE \tmp_reg_1076_reg[5] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_fu_703_p2[5]),
        .Q(tmp_reg_1076[5]),
        .R(1'b0));
  FDRE \tmp_reg_1076_reg[6] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_fu_703_p2[6]),
        .Q(tmp_reg_1076[6]),
        .R(1'b0));
  FDRE \tmp_reg_1076_reg[7] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_fu_703_p2[7]),
        .Q(tmp_reg_1076[7]),
        .R(1'b0));
  FDRE \tmp_reg_1076_reg[8] 
       (.C(ap_clk),
        .CE(tmp_102_i_i_reg_10710),
        .D(tmp_fu_703_p2[8]),
        .Q(tmp_reg_1076[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xFAverageGaussianbkb" *) 
module design_1_Canny_accel_0_0_xFAverageGaussianbkb
   (DOBDO,
    ap_enable_reg_pp0_iter1_reg,
    ap_clk,
    buf_0_V_ce0,
    reg_4810,
    ADDRBWRADDR,
    tmp_19_reg_1023,
    ram_reg,
    Q,
    gaussian_mat_V_V_empty_n,
    ram_reg_0,
    ap_enable_reg_pp1_iter2,
    ap_block_pp1_stage0_subdone4_in,
    ram_reg_1,
    exitcond1_i_reg_1113_pp1_iter1_reg,
    or_cond_i_reg_1129_pp1_iter1_reg,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6);
  output [7:0]DOBDO;
  output ap_enable_reg_pp0_iter1_reg;
  input ap_clk;
  input buf_0_V_ce0;
  input reg_4810;
  input [10:0]ADDRBWRADDR;
  input [1:0]tmp_19_reg_1023;
  input ram_reg;
  input [0:0]Q;
  input gaussian_mat_V_V_empty_n;
  input ram_reg_0;
  input ap_enable_reg_pp1_iter2;
  input ap_block_pp1_stage0_subdone4_in;
  input [1:0]ram_reg_1;
  input exitcond1_i_reg_1113_pp1_iter1_reg;
  input or_cond_i_reg_1129_pp1_iter1_reg;
  input [10:0]ram_reg_2;
  input [10:0]ram_reg_3;
  input [10:0]ram_reg_4;
  input [7:0]ram_reg_5;
  input [7:0]ram_reg_6;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire ap_block_pp1_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp1_iter2;
  wire buf_0_V_ce0;
  wire exitcond1_i_reg_1113_pp1_iter1_reg;
  wire gaussian_mat_V_V_empty_n;
  wire or_cond_i_reg_1129_pp1_iter1_reg;
  wire ram_reg;
  wire ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [10:0]ram_reg_2;
  wire [10:0]ram_reg_3;
  wire [10:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [7:0]ram_reg_6;
  wire reg_4810;
  wire [1:0]tmp_19_reg_1023;

  design_1_Canny_accel_0_0_xFAverageGaussianbkb_ram_18 xFAverageGaussianbkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_block_pp1_stage0_subdone4_in(ap_block_pp1_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .buf_0_V_ce0(buf_0_V_ce0),
        .exitcond1_i_reg_1113_pp1_iter1_reg(exitcond1_i_reg_1113_pp1_iter1_reg),
        .gaussian_mat_V_V_empty_n(gaussian_mat_V_V_empty_n),
        .or_cond_i_reg_1129_pp1_iter1_reg(or_cond_i_reg_1129_pp1_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .reg_4810(reg_4810),
        .tmp_19_reg_1023(tmp_19_reg_1023));
endmodule

(* ORIG_REF_NAME = "xFAverageGaussianbkb" *) 
module design_1_Canny_accel_0_0_xFAverageGaussianbkb_15
   (DOBDO,
    ap_clk,
    buf_0_V_ce0,
    reg_4810,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    WEA,
    tmp_19_reg_1023,
    ram_reg,
    gaussian_mat_V_V_empty_n,
    ram_reg_0,
    ap_block_pp1_stage0_subdone4_in,
    ap_enable_reg_pp1_iter2,
    ram_reg_1,
    exitcond1_i_reg_1113_pp1_iter1_reg,
    or_cond_i_reg_1129_pp1_iter1_reg);
  output [7:0]DOBDO;
  input ap_clk;
  input buf_0_V_ce0;
  input reg_4810;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]Q;
  input [0:0]WEA;
  input [1:0]tmp_19_reg_1023;
  input ram_reg;
  input gaussian_mat_V_V_empty_n;
  input ram_reg_0;
  input ap_block_pp1_stage0_subdone4_in;
  input ap_enable_reg_pp1_iter2;
  input [1:0]ram_reg_1;
  input exitcond1_i_reg_1113_pp1_iter1_reg;
  input or_cond_i_reg_1129_pp1_iter1_reg;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_block_pp1_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire buf_0_V_ce0;
  wire exitcond1_i_reg_1113_pp1_iter1_reg;
  wire gaussian_mat_V_V_empty_n;
  wire or_cond_i_reg_1129_pp1_iter1_reg;
  wire ram_reg;
  wire ram_reg_0;
  wire [1:0]ram_reg_1;
  wire reg_4810;
  wire [1:0]tmp_19_reg_1023;

  design_1_Canny_accel_0_0_xFAverageGaussianbkb_ram_17 xFAverageGaussianbkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_block_pp1_stage0_subdone4_in(ap_block_pp1_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .buf_0_V_ce0(buf_0_V_ce0),
        .exitcond1_i_reg_1113_pp1_iter1_reg(exitcond1_i_reg_1113_pp1_iter1_reg),
        .gaussian_mat_V_V_empty_n(gaussian_mat_V_V_empty_n),
        .or_cond_i_reg_1129_pp1_iter1_reg(or_cond_i_reg_1129_pp1_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .reg_4810(reg_4810),
        .tmp_19_reg_1023(tmp_19_reg_1023));
endmodule

(* ORIG_REF_NAME = "xFAverageGaussianbkb" *) 
module design_1_Canny_accel_0_0_xFAverageGaussianbkb_16
   (buf_0_V_ce0,
    reg_4810,
    ADDRARDADDR,
    ADDRBWRADDR,
    WEA,
    ap_enable_reg_pp0_iter2_reg,
    ap_block_pp1_stage0_subdone4_in,
    D,
    \or_cond_reg_1093_reg[0] ,
    ram_reg,
    ram_reg_0,
    ap_clk,
    Q,
    tmp_19_reg_1023,
    or_cond_i_reg_1129_pp1_iter1_reg,
    exitcond1_i_reg_1113_pp1_iter1_reg,
    ram_reg_1,
    ap_enable_reg_pp1_iter2,
    ram_reg_2,
    gaussian_mat_V_V_empty_n,
    ram_reg_3,
    ram_reg_4,
    exitcond1_i_reg_1113_pp1_iter3_reg,
    ap_enable_reg_pp1_iter4,
    ap_enable_reg_pp1_iter3,
    or_cond_i_reg_1129,
    ap_enable_reg_pp1_iter1,
    exitcond1_i_reg_1113,
    gradx_mat_V_V_full_n,
    grady_mat_V_V_full_n,
    tmp_20_reg_1153_pp1_iter7_reg,
    \tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0 ,
    exitcond1_i_reg_1113_pp1_iter7_reg,
    tmp_11_reg_1122_pp1_iter4_reg,
    \buf_cop_0_V_1_reg_1164_reg[7] ,
    \buf_cop_0_V_1_reg_1164_reg[7]_0 ,
    ap_enable_reg_pp1_iter6,
    \buf_cop_0_V_1_reg_1164_reg[7]_1 ,
    \buf_cop_0_V_1_reg_1164_reg[0] ,
    DOBDO,
    \tmp_17_reg_1070_reg[7] ,
    or_cond_reg_1093,
    \buf_cop_2_V_1_reg_1171_reg[7] ,
    tmp_29_reg_1133_pp1_iter4_reg,
    \buf_cop_1_V_reg_1159_reg[0] ,
    ram_reg_5,
    ram_reg_6,
    tmp_24_reg_1027,
    ram_reg_7,
    ram_reg_8);
  output buf_0_V_ce0;
  output reg_4810;
  output [10:0]ADDRARDADDR;
  output [10:0]ADDRBWRADDR;
  output [0:0]WEA;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_block_pp1_stage0_subdone4_in;
  output [7:0]D;
  output [7:0]\or_cond_reg_1093_reg[0] ;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  input ap_clk;
  input [7:0]Q;
  input [0:0]tmp_19_reg_1023;
  input or_cond_i_reg_1129_pp1_iter1_reg;
  input exitcond1_i_reg_1113_pp1_iter1_reg;
  input [1:0]ram_reg_1;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_2;
  input gaussian_mat_V_V_empty_n;
  input ram_reg_3;
  input [1:0]ram_reg_4;
  input exitcond1_i_reg_1113_pp1_iter3_reg;
  input ap_enable_reg_pp1_iter4;
  input ap_enable_reg_pp1_iter3;
  input or_cond_i_reg_1129;
  input ap_enable_reg_pp1_iter1;
  input exitcond1_i_reg_1113;
  input gradx_mat_V_V_full_n;
  input grady_mat_V_V_full_n;
  input tmp_20_reg_1153_pp1_iter7_reg;
  input \tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0 ;
  input exitcond1_i_reg_1113_pp1_iter7_reg;
  input tmp_11_reg_1122_pp1_iter4_reg;
  input [7:0]\buf_cop_0_V_1_reg_1164_reg[7] ;
  input \buf_cop_0_V_1_reg_1164_reg[7]_0 ;
  input ap_enable_reg_pp1_iter6;
  input [7:0]\buf_cop_0_V_1_reg_1164_reg[7]_1 ;
  input [1:0]\buf_cop_0_V_1_reg_1164_reg[0] ;
  input [7:0]DOBDO;
  input [7:0]\tmp_17_reg_1070_reg[7] ;
  input or_cond_reg_1093;
  input [7:0]\buf_cop_2_V_1_reg_1171_reg[7] ;
  input [1:0]tmp_29_reg_1133_pp1_iter4_reg;
  input [1:0]\buf_cop_1_V_reg_1159_reg[0] ;
  input [10:0]ram_reg_5;
  input [10:0]ram_reg_6;
  input [1:0]tmp_24_reg_1027;
  input [10:0]ram_reg_7;
  input [10:0]ram_reg_8;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_block_pp1_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter6;
  wire buf_0_V_ce0;
  wire [1:0]\buf_cop_0_V_1_reg_1164_reg[0] ;
  wire [7:0]\buf_cop_0_V_1_reg_1164_reg[7] ;
  wire \buf_cop_0_V_1_reg_1164_reg[7]_0 ;
  wire [7:0]\buf_cop_0_V_1_reg_1164_reg[7]_1 ;
  wire [1:0]\buf_cop_1_V_reg_1159_reg[0] ;
  wire [7:0]\buf_cop_2_V_1_reg_1171_reg[7] ;
  wire exitcond1_i_reg_1113;
  wire exitcond1_i_reg_1113_pp1_iter1_reg;
  wire exitcond1_i_reg_1113_pp1_iter3_reg;
  wire exitcond1_i_reg_1113_pp1_iter7_reg;
  wire gaussian_mat_V_V_empty_n;
  wire gradx_mat_V_V_full_n;
  wire grady_mat_V_V_full_n;
  wire or_cond_i_reg_1129;
  wire or_cond_i_reg_1129_pp1_iter1_reg;
  wire or_cond_reg_1093;
  wire [7:0]\or_cond_reg_1093_reg[0] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [1:0]ram_reg_4;
  wire [10:0]ram_reg_5;
  wire [10:0]ram_reg_6;
  wire [10:0]ram_reg_7;
  wire [10:0]ram_reg_8;
  wire reg_4810;
  wire tmp_11_reg_1122_pp1_iter4_reg;
  wire [7:0]\tmp_17_reg_1070_reg[7] ;
  wire [0:0]tmp_19_reg_1023;
  wire tmp_20_reg_1153_pp1_iter7_reg;
  wire [1:0]tmp_24_reg_1027;
  wire [1:0]tmp_29_reg_1133_pp1_iter4_reg;
  wire \tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0 ;

  design_1_Canny_accel_0_0_xFAverageGaussianbkb_ram xFAverageGaussianbkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .buf_0_V_ce0(buf_0_V_ce0),
        .\buf_cop_0_V_1_reg_1164_reg[0] (\buf_cop_0_V_1_reg_1164_reg[0] ),
        .\buf_cop_0_V_1_reg_1164_reg[7] (\buf_cop_0_V_1_reg_1164_reg[7] ),
        .\buf_cop_0_V_1_reg_1164_reg[7]_0 (\buf_cop_0_V_1_reg_1164_reg[7]_0 ),
        .\buf_cop_0_V_1_reg_1164_reg[7]_1 (\buf_cop_0_V_1_reg_1164_reg[7]_1 ),
        .\buf_cop_1_V_reg_1159_reg[0] (\buf_cop_1_V_reg_1159_reg[0] ),
        .\buf_cop_2_V_1_reg_1171_reg[7] (\buf_cop_2_V_1_reg_1171_reg[7] ),
        .exitcond1_i_reg_1113(exitcond1_i_reg_1113),
        .exitcond1_i_reg_1113_pp1_iter1_reg(exitcond1_i_reg_1113_pp1_iter1_reg),
        .exitcond1_i_reg_1113_pp1_iter3_reg(exitcond1_i_reg_1113_pp1_iter3_reg),
        .exitcond1_i_reg_1113_pp1_iter7_reg(exitcond1_i_reg_1113_pp1_iter7_reg),
        .gaussian_mat_V_V_empty_n(gaussian_mat_V_V_empty_n),
        .gradx_mat_V_V_full_n(gradx_mat_V_V_full_n),
        .grady_mat_V_V_full_n(grady_mat_V_V_full_n),
        .or_cond_i_reg_1129(or_cond_i_reg_1129),
        .or_cond_i_reg_1129_pp1_iter1_reg(or_cond_i_reg_1129_pp1_iter1_reg),
        .\or_cond_i_reg_1129_reg[0] (ap_block_pp1_stage0_subdone4_in),
        .or_cond_reg_1093(or_cond_reg_1093),
        .\or_cond_reg_1093_reg[0] (\or_cond_reg_1093_reg[0] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .reg_4810(reg_4810),
        .tmp_11_reg_1122_pp1_iter4_reg(tmp_11_reg_1122_pp1_iter4_reg),
        .\tmp_17_reg_1070_reg[7] (\tmp_17_reg_1070_reg[7] ),
        .tmp_19_reg_1023(tmp_19_reg_1023),
        .tmp_20_reg_1153_pp1_iter7_reg(tmp_20_reg_1153_pp1_iter7_reg),
        .tmp_24_reg_1027(tmp_24_reg_1027),
        .tmp_29_reg_1133_pp1_iter4_reg(tmp_29_reg_1133_pp1_iter4_reg),
        .\tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0 (\tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0 ));
endmodule

(* ORIG_REF_NAME = "xFAverageGaussianbkb" *) 
module design_1_Canny_accel_0_0_xFAverageGaussianbkb_19
   (DOBDO,
    E,
    \t_V_reg_328_reg[9] ,
    p_40_in,
    ap_clk,
    buf_0_V_ce0,
    buf_0_V_load_reg_10340,
    Q,
    ap_enable_reg_pp1_iter2,
    ram_reg,
    ap_block_pp1_stage0_subdone8_in,
    ram_reg_0,
    \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0] ,
    strm_src_V_V_empty_n,
    \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0 ,
    \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1 ,
    ap_enable_reg_pp0_iter0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5);
  output [7:0]DOBDO;
  output [0:0]E;
  output \t_V_reg_328_reg[9] ;
  output p_40_in;
  input ap_clk;
  input buf_0_V_ce0;
  input buf_0_V_load_reg_10340;
  input [10:0]Q;
  input ap_enable_reg_pp1_iter2;
  input ram_reg;
  input ap_block_pp1_stage0_subdone8_in;
  input [1:0]ram_reg_0;
  input [0:0]\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0] ;
  input strm_src_V_V_empty_n;
  input \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0 ;
  input \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1 ;
  input ap_enable_reg_pp0_iter0;
  input [10:0]ram_reg_1;
  input ram_reg_2;
  input [7:0]ram_reg_3;
  input ram_reg_4;
  input [10:0]ram_reg_5;

  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone8_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp1_iter2;
  wire buf_0_V_ce0;
  wire buf_0_V_load_reg_10340;
  wire [0:0]\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0] ;
  wire \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0 ;
  wire \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1 ;
  wire p_40_in;
  wire ram_reg;
  wire [1:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire [10:0]ram_reg_5;
  wire strm_src_V_V_empty_n;
  wire \t_V_reg_328_reg[9] ;

  design_1_Canny_accel_0_0_xFAverageGaussianbkb_ram_24 xFAverageGaussianbkb_ram_U
       (.DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .ap_block_pp1_stage0_subdone8_in(ap_block_pp1_stage0_subdone8_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .buf_0_V_ce0(buf_0_V_ce0),
        .buf_0_V_load_reg_10340(buf_0_V_load_reg_10340),
        .\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0] (\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0] ),
        .\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0 (\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0 ),
        .\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1 (\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1 ),
        .p_40_in(p_40_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .strm_src_V_V_empty_n(strm_src_V_V_empty_n),
        .\t_V_reg_328_reg[9] (\t_V_reg_328_reg[9] ));
endmodule

(* ORIG_REF_NAME = "xFAverageGaussianbkb" *) 
module design_1_Canny_accel_0_0_xFAverageGaussianbkb_20
   (DOBDO,
    ap_enable_reg_pp1_iter2_reg,
    \exitcond1_i_i_reg_934_reg[0] ,
    ap_clk,
    buf_0_V_ce0,
    buf_0_V_load_reg_10340,
    Q,
    ram_reg,
    exitcond1_i_i_reg_934_pp0_iter1_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    strm_src_V_V_empty_n,
    ap_enable_reg_pp1_iter2,
    ram_reg_3,
    ap_block_pp1_stage0_subdone8_in,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7);
  output [7:0]DOBDO;
  output ap_enable_reg_pp1_iter2_reg;
  output \exitcond1_i_i_reg_934_reg[0] ;
  input ap_clk;
  input buf_0_V_ce0;
  input buf_0_V_load_reg_10340;
  input [10:0]Q;
  input [1:0]ram_reg;
  input exitcond1_i_i_reg_934_pp0_iter1_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input strm_src_V_V_empty_n;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_3;
  input ap_block_pp1_stage0_subdone8_in;
  input [7:0]ram_reg_4;
  input ram_reg_5;
  input [10:0]ram_reg_6;
  input [10:0]ram_reg_7;

  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone8_in;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter2_reg;
  wire buf_0_V_ce0;
  wire buf_0_V_load_reg_10340;
  wire exitcond1_i_i_reg_934_pp0_iter1_reg;
  wire \exitcond1_i_i_reg_934_reg[0] ;
  wire [1:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [7:0]ram_reg_4;
  wire ram_reg_5;
  wire [10:0]ram_reg_6;
  wire [10:0]ram_reg_7;
  wire strm_src_V_V_empty_n;

  design_1_Canny_accel_0_0_xFAverageGaussianbkb_ram_23 xFAverageGaussianbkb_ram_U
       (.DOBDO(DOBDO),
        .Q(Q),
        .ap_block_pp1_stage0_subdone8_in(ap_block_pp1_stage0_subdone8_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter2_reg(ap_enable_reg_pp1_iter2_reg),
        .buf_0_V_ce0(buf_0_V_ce0),
        .buf_0_V_load_reg_10340(buf_0_V_load_reg_10340),
        .exitcond1_i_i_reg_934_pp0_iter1_reg(exitcond1_i_i_reg_934_pp0_iter1_reg),
        .\exitcond1_i_i_reg_934_reg[0] (\exitcond1_i_i_reg_934_reg[0] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .strm_src_V_V_empty_n(strm_src_V_V_empty_n));
endmodule

(* ORIG_REF_NAME = "xFAverageGaussianbkb" *) 
module design_1_Canny_accel_0_0_xFAverageGaussianbkb_21
   (buf_0_V_ce0,
    buf_0_V_load_reg_10340,
    ap_block_pp1_stage0_subdone8_in,
    \tmp_85_i_i_reg_995_reg[0] ,
    D,
    ram_reg,
    ram_reg_0,
    \tmp_reg_1076_reg[7]_i_1 ,
    \tmp_102_i_i_reg_1071_reg[7]_i_1 ,
    ap_clk,
    Q,
    ram_reg_1,
    ap_enable_reg_pp1_iter3,
    \src_buf3_1_V_reg_1066_reg[0] ,
    ram_reg_2,
    ap_enable_reg_pp1_iter2,
    ap_enable_reg_pp1_iter4,
    exitcond_i_i_i_reg_999_pp1_iter3_reg,
    strm_src_V_V_empty_n,
    gaussian_mat_V_V_full_n,
    \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0 ,
    \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0 ,
    ram_reg_3,
    ap_enable_reg_pp1_iter1,
    exitcond_i_i_i_reg_999,
    DOBDO,
    \src_buf1_2_V_reg_1055_reg[7] ,
    \src_buf2_2_V_reg_1060_reg[0] ,
    \src_buf1_2_V_reg_1055_reg[0] ,
    ram_reg_4,
    tmp_98_cast_i_i_fu_681_p1,
    \tmp_reg_1076_reg[7] ,
    \tmp_102_i_i_reg_1071_reg[7] ,
    ap_enable_reg_pp1_iter6,
    \tmp_reg_1076_reg[7]_0 ,
    \tmp_102_i_i_reg_1071_reg[7]_0 ,
    \tmp_102_i_i_reg_1071_reg[7]_1 );
  output buf_0_V_ce0;
  output buf_0_V_load_reg_10340;
  output ap_block_pp1_stage0_subdone8_in;
  output \tmp_85_i_i_reg_995_reg[0] ;
  output [7:0]D;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [8:0]\tmp_reg_1076_reg[7]_i_1 ;
  output [8:0]\tmp_102_i_i_reg_1071_reg[7]_i_1 ;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input ap_enable_reg_pp1_iter3;
  input [1:0]\src_buf3_1_V_reg_1066_reg[0] ;
  input ram_reg_2;
  input ap_enable_reg_pp1_iter2;
  input ap_enable_reg_pp1_iter4;
  input exitcond_i_i_i_reg_999_pp1_iter3_reg;
  input strm_src_V_V_empty_n;
  input gaussian_mat_V_V_full_n;
  input \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0 ;
  input \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0 ;
  input ram_reg_3;
  input ap_enable_reg_pp1_iter1;
  input exitcond_i_i_i_reg_999;
  input [7:0]DOBDO;
  input [7:0]\src_buf1_2_V_reg_1055_reg[7] ;
  input [1:0]\src_buf2_2_V_reg_1060_reg[0] ;
  input [1:0]\src_buf1_2_V_reg_1055_reg[0] ;
  input [7:0]ram_reg_4;
  input [7:0]tmp_98_cast_i_i_fu_681_p1;
  input [7:0]\tmp_reg_1076_reg[7] ;
  input \tmp_102_i_i_reg_1071_reg[7] ;
  input ap_enable_reg_pp1_iter6;
  input [7:0]\tmp_reg_1076_reg[7]_0 ;
  input [7:0]\tmp_102_i_i_reg_1071_reg[7]_0 ;
  input [7:0]\tmp_102_i_i_reg_1071_reg[7]_1 ;

  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone8_in;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter6;
  wire buf_0_V_ce0;
  wire buf_0_V_load_reg_10340;
  wire exitcond_i_i_i_reg_999;
  wire exitcond_i_i_i_reg_999_pp1_iter3_reg;
  wire gaussian_mat_V_V_full_n;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [1:0]\src_buf1_2_V_reg_1055_reg[0] ;
  wire [7:0]\src_buf1_2_V_reg_1055_reg[7] ;
  wire [1:0]\src_buf2_2_V_reg_1060_reg[0] ;
  wire [1:0]\src_buf3_1_V_reg_1066_reg[0] ;
  wire strm_src_V_V_empty_n;
  wire \tmp_102_i_i_reg_1071_reg[7] ;
  wire [7:0]\tmp_102_i_i_reg_1071_reg[7]_0 ;
  wire [7:0]\tmp_102_i_i_reg_1071_reg[7]_1 ;
  wire [8:0]\tmp_102_i_i_reg_1071_reg[7]_i_1 ;
  wire \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0 ;
  wire \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0 ;
  wire \tmp_85_i_i_reg_995_reg[0] ;
  wire [7:0]tmp_98_cast_i_i_fu_681_p1;
  wire [7:0]\tmp_reg_1076_reg[7] ;
  wire [7:0]\tmp_reg_1076_reg[7]_0 ;
  wire [8:0]\tmp_reg_1076_reg[7]_i_1 ;

  design_1_Canny_accel_0_0_xFAverageGaussianbkb_ram_22 xFAverageGaussianbkb_ram_U
       (.D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .buf_0_V_ce0(buf_0_V_ce0),
        .buf_0_V_load_reg_10340(buf_0_V_load_reg_10340),
        .exitcond_i_i_i_reg_999(exitcond_i_i_i_reg_999),
        .exitcond_i_i_i_reg_999_pp1_iter3_reg(exitcond_i_i_i_reg_999_pp1_iter3_reg),
        .gaussian_mat_V_V_full_n(gaussian_mat_V_V_full_n),
        .internal_empty_n_reg(ap_block_pp1_stage0_subdone8_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .\src_buf1_2_V_reg_1055_reg[0] (\src_buf1_2_V_reg_1055_reg[0] ),
        .\src_buf1_2_V_reg_1055_reg[7] (\src_buf1_2_V_reg_1055_reg[7] ),
        .\src_buf2_2_V_reg_1060_reg[0] (\src_buf2_2_V_reg_1060_reg[0] ),
        .\src_buf3_1_V_reg_1066_reg[0] (\src_buf3_1_V_reg_1066_reg[0] ),
        .strm_src_V_V_empty_n(strm_src_V_V_empty_n),
        .\tmp_102_i_i_reg_1071_reg[7] (\tmp_102_i_i_reg_1071_reg[7] ),
        .\tmp_102_i_i_reg_1071_reg[7]_0 (\tmp_102_i_i_reg_1071_reg[7]_0 ),
        .\tmp_102_i_i_reg_1071_reg[7]_1 (\tmp_102_i_i_reg_1071_reg[7]_1 ),
        .\tmp_102_i_i_reg_1071_reg[7]_i_1_0 (\tmp_102_i_i_reg_1071_reg[7]_i_1 ),
        .\tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0 (\tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0 ),
        .\tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0 (\tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0 ),
        .\tmp_85_i_i_reg_995_reg[0] (\tmp_85_i_i_reg_995_reg[0] ),
        .tmp_98_cast_i_i_fu_681_p1(tmp_98_cast_i_i_fu_681_p1),
        .\tmp_reg_1076_reg[7] (\tmp_reg_1076_reg[7] ),
        .\tmp_reg_1076_reg[7]_0 (\tmp_reg_1076_reg[7]_0 ),
        .\tmp_reg_1076_reg[7]_i_1_0 (\tmp_reg_1076_reg[7]_i_1 ));
endmodule

(* ORIG_REF_NAME = "xFAverageGaussianbkb_ram" *) 
module design_1_Canny_accel_0_0_xFAverageGaussianbkb_ram
   (buf_0_V_ce0,
    reg_4810,
    ADDRARDADDR,
    ADDRBWRADDR,
    WEA,
    ap_enable_reg_pp0_iter2_reg,
    \or_cond_i_reg_1129_reg[0] ,
    D,
    \or_cond_reg_1093_reg[0] ,
    ram_reg_0,
    ram_reg_1,
    ap_clk,
    Q,
    tmp_19_reg_1023,
    or_cond_i_reg_1129_pp1_iter1_reg,
    exitcond1_i_reg_1113_pp1_iter1_reg,
    ram_reg_2,
    ap_enable_reg_pp1_iter2,
    ram_reg_3,
    gaussian_mat_V_V_empty_n,
    ram_reg_4,
    ram_reg_5,
    exitcond1_i_reg_1113_pp1_iter3_reg,
    ap_enable_reg_pp1_iter4,
    ap_enable_reg_pp1_iter3,
    or_cond_i_reg_1129,
    ap_enable_reg_pp1_iter1,
    exitcond1_i_reg_1113,
    gradx_mat_V_V_full_n,
    grady_mat_V_V_full_n,
    tmp_20_reg_1153_pp1_iter7_reg,
    \tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0 ,
    exitcond1_i_reg_1113_pp1_iter7_reg,
    tmp_11_reg_1122_pp1_iter4_reg,
    \buf_cop_0_V_1_reg_1164_reg[7] ,
    \buf_cop_0_V_1_reg_1164_reg[7]_0 ,
    ap_enable_reg_pp1_iter6,
    \buf_cop_0_V_1_reg_1164_reg[7]_1 ,
    \buf_cop_0_V_1_reg_1164_reg[0] ,
    DOBDO,
    \tmp_17_reg_1070_reg[7] ,
    or_cond_reg_1093,
    \buf_cop_2_V_1_reg_1171_reg[7] ,
    tmp_29_reg_1133_pp1_iter4_reg,
    \buf_cop_1_V_reg_1159_reg[0] ,
    ram_reg_6,
    ram_reg_7,
    tmp_24_reg_1027,
    ram_reg_8,
    ram_reg_9);
  output buf_0_V_ce0;
  output reg_4810;
  output [10:0]ADDRARDADDR;
  output [10:0]ADDRBWRADDR;
  output [0:0]WEA;
  output ap_enable_reg_pp0_iter2_reg;
  output \or_cond_i_reg_1129_reg[0] ;
  output [7:0]D;
  output [7:0]\or_cond_reg_1093_reg[0] ;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  input ap_clk;
  input [7:0]Q;
  input [0:0]tmp_19_reg_1023;
  input or_cond_i_reg_1129_pp1_iter1_reg;
  input exitcond1_i_reg_1113_pp1_iter1_reg;
  input [1:0]ram_reg_2;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_3;
  input gaussian_mat_V_V_empty_n;
  input ram_reg_4;
  input [1:0]ram_reg_5;
  input exitcond1_i_reg_1113_pp1_iter3_reg;
  input ap_enable_reg_pp1_iter4;
  input ap_enable_reg_pp1_iter3;
  input or_cond_i_reg_1129;
  input ap_enable_reg_pp1_iter1;
  input exitcond1_i_reg_1113;
  input gradx_mat_V_V_full_n;
  input grady_mat_V_V_full_n;
  input tmp_20_reg_1153_pp1_iter7_reg;
  input \tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0 ;
  input exitcond1_i_reg_1113_pp1_iter7_reg;
  input tmp_11_reg_1122_pp1_iter4_reg;
  input [7:0]\buf_cop_0_V_1_reg_1164_reg[7] ;
  input \buf_cop_0_V_1_reg_1164_reg[7]_0 ;
  input ap_enable_reg_pp1_iter6;
  input [7:0]\buf_cop_0_V_1_reg_1164_reg[7]_1 ;
  input [1:0]\buf_cop_0_V_1_reg_1164_reg[0] ;
  input [7:0]DOBDO;
  input [7:0]\tmp_17_reg_1070_reg[7] ;
  input or_cond_reg_1093;
  input [7:0]\buf_cop_2_V_1_reg_1171_reg[7] ;
  input [1:0]tmp_29_reg_1133_pp1_iter4_reg;
  input [1:0]\buf_cop_1_V_reg_1159_reg[0] ;
  input [10:0]ram_reg_6;
  input [10:0]ram_reg_7;
  input [1:0]tmp_24_reg_1027;
  input [10:0]ram_reg_8;
  input [10:0]ram_reg_9;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_2__0_n_2;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter6;
  wire ap_phi_reg_pp1_iter3_storemerge_reg_4620;
  wire buf_0_V_ce0;
  wire buf_2_V_we1;
  wire \buf_cop_0_V_1_reg_1164[0]_i_2_n_2 ;
  wire \buf_cop_0_V_1_reg_1164[1]_i_2_n_2 ;
  wire \buf_cop_0_V_1_reg_1164[2]_i_2_n_2 ;
  wire \buf_cop_0_V_1_reg_1164[3]_i_2_n_2 ;
  wire \buf_cop_0_V_1_reg_1164[4]_i_2_n_2 ;
  wire \buf_cop_0_V_1_reg_1164[5]_i_2_n_2 ;
  wire \buf_cop_0_V_1_reg_1164[6]_i_2_n_2 ;
  wire \buf_cop_0_V_1_reg_1164[7]_i_3_n_2 ;
  wire [1:0]\buf_cop_0_V_1_reg_1164_reg[0] ;
  wire [7:0]\buf_cop_0_V_1_reg_1164_reg[7] ;
  wire \buf_cop_0_V_1_reg_1164_reg[7]_0 ;
  wire [7:0]\buf_cop_0_V_1_reg_1164_reg[7]_1 ;
  wire [1:0]\buf_cop_1_V_reg_1159_reg[0] ;
  wire \buf_cop_2_V_1_reg_1171[0]_i_2_n_2 ;
  wire \buf_cop_2_V_1_reg_1171[0]_i_3_n_2 ;
  wire \buf_cop_2_V_1_reg_1171[1]_i_2_n_2 ;
  wire \buf_cop_2_V_1_reg_1171[1]_i_3_n_2 ;
  wire \buf_cop_2_V_1_reg_1171[2]_i_2_n_2 ;
  wire \buf_cop_2_V_1_reg_1171[2]_i_3_n_2 ;
  wire \buf_cop_2_V_1_reg_1171[3]_i_2_n_2 ;
  wire \buf_cop_2_V_1_reg_1171[3]_i_3_n_2 ;
  wire \buf_cop_2_V_1_reg_1171[4]_i_2_n_2 ;
  wire \buf_cop_2_V_1_reg_1171[4]_i_3_n_2 ;
  wire \buf_cop_2_V_1_reg_1171[5]_i_2_n_2 ;
  wire \buf_cop_2_V_1_reg_1171[5]_i_3_n_2 ;
  wire \buf_cop_2_V_1_reg_1171[6]_i_2_n_2 ;
  wire \buf_cop_2_V_1_reg_1171[6]_i_3_n_2 ;
  wire \buf_cop_2_V_1_reg_1171[7]_i_3_n_2 ;
  wire \buf_cop_2_V_1_reg_1171[7]_i_4_n_2 ;
  wire [7:0]\buf_cop_2_V_1_reg_1171_reg[7] ;
  wire exitcond1_i_reg_1113;
  wire exitcond1_i_reg_1113_pp1_iter1_reg;
  wire exitcond1_i_reg_1113_pp1_iter3_reg;
  wire exitcond1_i_reg_1113_pp1_iter7_reg;
  wire gaussian_mat_V_V_empty_n;
  wire gradx_mat_V_V_full_n;
  wire grady_mat_V_V_full_n;
  wire or_cond_i_reg_1129;
  wire or_cond_i_reg_1129_pp1_iter1_reg;
  wire \or_cond_i_reg_1129_reg[0] ;
  wire or_cond_reg_1093;
  wire [7:0]\or_cond_reg_1093_reg[0] ;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [1:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [1:0]ram_reg_5;
  wire [10:0]ram_reg_6;
  wire [10:0]ram_reg_7;
  wire [10:0]ram_reg_8;
  wire [10:0]ram_reg_9;
  wire reg_4810;
  wire [7:0]reg_489;
  wire tmp_11_reg_1122_pp1_iter4_reg;
  wire [7:0]\tmp_17_reg_1070_reg[7] ;
  wire [0:0]tmp_19_reg_1023;
  wire tmp_20_reg_1153_pp1_iter7_reg;
  wire [1:0]tmp_24_reg_1027;
  wire [1:0]tmp_29_reg_1133_pp1_iter4_reg;
  wire \tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0 ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'h55555515)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_enable_reg_pp1_iter1_i_2__0_n_2),
        .I1(or_cond_i_reg_1129),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(gaussian_mat_V_V_empty_n),
        .I4(exitcond1_i_reg_1113),
        .O(\or_cond_i_reg_1129_reg[0] ));
  LUT5 #(
    .INIT(32'h00000700)) 
    ap_enable_reg_pp1_iter1_i_2__0
       (.I0(gradx_mat_V_V_full_n),
        .I1(grady_mat_V_V_full_n),
        .I2(tmp_20_reg_1153_pp1_iter7_reg),
        .I3(\tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0 ),
        .I4(exitcond1_i_reg_1113_pp1_iter7_reg),
        .O(ap_enable_reg_pp1_iter1_i_2__0_n_2));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buf_cop_0_V_1_reg_1164[0]_i_1 
       (.I0(\buf_cop_0_V_1_reg_1164[0]_i_2_n_2 ),
        .I1(tmp_11_reg_1122_pp1_iter4_reg),
        .I2(\buf_cop_0_V_1_reg_1164_reg[7] [0]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[7]_0 ),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\buf_cop_0_V_1_reg_1164_reg[7]_1 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_0_V_1_reg_1164[0]_i_2 
       (.I0(reg_489[0]),
        .I1(\buf_cop_0_V_1_reg_1164_reg[0] [1]),
        .I2(DOBDO[0]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [0]),
        .O(\buf_cop_0_V_1_reg_1164[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buf_cop_0_V_1_reg_1164[1]_i_1 
       (.I0(\buf_cop_0_V_1_reg_1164[1]_i_2_n_2 ),
        .I1(tmp_11_reg_1122_pp1_iter4_reg),
        .I2(\buf_cop_0_V_1_reg_1164_reg[7] [1]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[7]_0 ),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\buf_cop_0_V_1_reg_1164_reg[7]_1 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_0_V_1_reg_1164[1]_i_2 
       (.I0(reg_489[1]),
        .I1(\buf_cop_0_V_1_reg_1164_reg[0] [1]),
        .I2(DOBDO[1]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [1]),
        .O(\buf_cop_0_V_1_reg_1164[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buf_cop_0_V_1_reg_1164[2]_i_1 
       (.I0(\buf_cop_0_V_1_reg_1164[2]_i_2_n_2 ),
        .I1(tmp_11_reg_1122_pp1_iter4_reg),
        .I2(\buf_cop_0_V_1_reg_1164_reg[7] [2]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[7]_0 ),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\buf_cop_0_V_1_reg_1164_reg[7]_1 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_0_V_1_reg_1164[2]_i_2 
       (.I0(reg_489[2]),
        .I1(\buf_cop_0_V_1_reg_1164_reg[0] [1]),
        .I2(DOBDO[2]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [2]),
        .O(\buf_cop_0_V_1_reg_1164[2]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buf_cop_0_V_1_reg_1164[3]_i_1 
       (.I0(\buf_cop_0_V_1_reg_1164[3]_i_2_n_2 ),
        .I1(tmp_11_reg_1122_pp1_iter4_reg),
        .I2(\buf_cop_0_V_1_reg_1164_reg[7] [3]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[7]_0 ),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\buf_cop_0_V_1_reg_1164_reg[7]_1 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_0_V_1_reg_1164[3]_i_2 
       (.I0(reg_489[3]),
        .I1(\buf_cop_0_V_1_reg_1164_reg[0] [1]),
        .I2(DOBDO[3]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [3]),
        .O(\buf_cop_0_V_1_reg_1164[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buf_cop_0_V_1_reg_1164[4]_i_1 
       (.I0(\buf_cop_0_V_1_reg_1164[4]_i_2_n_2 ),
        .I1(tmp_11_reg_1122_pp1_iter4_reg),
        .I2(\buf_cop_0_V_1_reg_1164_reg[7] [4]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[7]_0 ),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\buf_cop_0_V_1_reg_1164_reg[7]_1 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_0_V_1_reg_1164[4]_i_2 
       (.I0(reg_489[4]),
        .I1(\buf_cop_0_V_1_reg_1164_reg[0] [1]),
        .I2(DOBDO[4]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [4]),
        .O(\buf_cop_0_V_1_reg_1164[4]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buf_cop_0_V_1_reg_1164[5]_i_1 
       (.I0(\buf_cop_0_V_1_reg_1164[5]_i_2_n_2 ),
        .I1(tmp_11_reg_1122_pp1_iter4_reg),
        .I2(\buf_cop_0_V_1_reg_1164_reg[7] [5]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[7]_0 ),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\buf_cop_0_V_1_reg_1164_reg[7]_1 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_0_V_1_reg_1164[5]_i_2 
       (.I0(reg_489[5]),
        .I1(\buf_cop_0_V_1_reg_1164_reg[0] [1]),
        .I2(DOBDO[5]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [5]),
        .O(\buf_cop_0_V_1_reg_1164[5]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buf_cop_0_V_1_reg_1164[6]_i_1 
       (.I0(\buf_cop_0_V_1_reg_1164[6]_i_2_n_2 ),
        .I1(tmp_11_reg_1122_pp1_iter4_reg),
        .I2(\buf_cop_0_V_1_reg_1164_reg[7] [6]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[7]_0 ),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\buf_cop_0_V_1_reg_1164_reg[7]_1 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_0_V_1_reg_1164[6]_i_2 
       (.I0(reg_489[6]),
        .I1(\buf_cop_0_V_1_reg_1164_reg[0] [1]),
        .I2(DOBDO[6]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [6]),
        .O(\buf_cop_0_V_1_reg_1164[6]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buf_cop_0_V_1_reg_1164[7]_i_2 
       (.I0(\buf_cop_0_V_1_reg_1164[7]_i_3_n_2 ),
        .I1(tmp_11_reg_1122_pp1_iter4_reg),
        .I2(\buf_cop_0_V_1_reg_1164_reg[7] [7]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[7]_0 ),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\buf_cop_0_V_1_reg_1164_reg[7]_1 [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_0_V_1_reg_1164[7]_i_3 
       (.I0(reg_489[7]),
        .I1(\buf_cop_0_V_1_reg_1164_reg[0] [1]),
        .I2(DOBDO[7]),
        .I3(\buf_cop_0_V_1_reg_1164_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [7]),
        .O(\buf_cop_0_V_1_reg_1164[7]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_1_V_reg_1159[0]_i_1 
       (.I0(reg_489[0]),
        .I1(\buf_cop_1_V_reg_1159_reg[0] [1]),
        .I2(DOBDO[0]),
        .I3(\buf_cop_1_V_reg_1159_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [0]),
        .O(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_1_V_reg_1159[1]_i_1 
       (.I0(reg_489[1]),
        .I1(\buf_cop_1_V_reg_1159_reg[0] [1]),
        .I2(DOBDO[1]),
        .I3(\buf_cop_1_V_reg_1159_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [1]),
        .O(ram_reg_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_1_V_reg_1159[2]_i_1 
       (.I0(reg_489[2]),
        .I1(\buf_cop_1_V_reg_1159_reg[0] [1]),
        .I2(DOBDO[2]),
        .I3(\buf_cop_1_V_reg_1159_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [2]),
        .O(ram_reg_0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_1_V_reg_1159[3]_i_1 
       (.I0(reg_489[3]),
        .I1(\buf_cop_1_V_reg_1159_reg[0] [1]),
        .I2(DOBDO[3]),
        .I3(\buf_cop_1_V_reg_1159_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [3]),
        .O(ram_reg_0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_1_V_reg_1159[4]_i_1 
       (.I0(reg_489[4]),
        .I1(\buf_cop_1_V_reg_1159_reg[0] [1]),
        .I2(DOBDO[4]),
        .I3(\buf_cop_1_V_reg_1159_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [4]),
        .O(ram_reg_0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_1_V_reg_1159[5]_i_1 
       (.I0(reg_489[5]),
        .I1(\buf_cop_1_V_reg_1159_reg[0] [1]),
        .I2(DOBDO[5]),
        .I3(\buf_cop_1_V_reg_1159_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [5]),
        .O(ram_reg_0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_1_V_reg_1159[6]_i_1 
       (.I0(reg_489[6]),
        .I1(\buf_cop_1_V_reg_1159_reg[0] [1]),
        .I2(DOBDO[6]),
        .I3(\buf_cop_1_V_reg_1159_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [6]),
        .O(ram_reg_0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_1_V_reg_1159[7]_i_2 
       (.I0(reg_489[7]),
        .I1(\buf_cop_1_V_reg_1159_reg[0] [1]),
        .I2(DOBDO[7]),
        .I3(\buf_cop_1_V_reg_1159_reg[0] [0]),
        .I4(\tmp_17_reg_1070_reg[7] [7]),
        .O(ram_reg_0[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \buf_cop_2_V_1_reg_1171[0]_i_1 
       (.I0(\buf_cop_2_V_1_reg_1171[0]_i_2_n_2 ),
        .I1(or_cond_reg_1093),
        .I2(\buf_cop_2_V_1_reg_1171[0]_i_3_n_2 ),
        .I3(tmp_11_reg_1122_pp1_iter4_reg),
        .I4(\buf_cop_2_V_1_reg_1171_reg[7] [0]),
        .O(\or_cond_reg_1093_reg[0] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[0]_i_2 
       (.I0(reg_489[0]),
        .I1(tmp_29_reg_1133_pp1_iter4_reg[1]),
        .I2(DOBDO[0]),
        .I3(tmp_29_reg_1133_pp1_iter4_reg[0]),
        .I4(\tmp_17_reg_1070_reg[7] [0]),
        .O(\buf_cop_2_V_1_reg_1171[0]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[0]_i_3 
       (.I0(reg_489[0]),
        .I1(ram_reg_2[1]),
        .I2(DOBDO[0]),
        .I3(ram_reg_2[0]),
        .I4(\tmp_17_reg_1070_reg[7] [0]),
        .O(\buf_cop_2_V_1_reg_1171[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \buf_cop_2_V_1_reg_1171[1]_i_1 
       (.I0(\buf_cop_2_V_1_reg_1171[1]_i_2_n_2 ),
        .I1(or_cond_reg_1093),
        .I2(\buf_cop_2_V_1_reg_1171[1]_i_3_n_2 ),
        .I3(tmp_11_reg_1122_pp1_iter4_reg),
        .I4(\buf_cop_2_V_1_reg_1171_reg[7] [1]),
        .O(\or_cond_reg_1093_reg[0] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[1]_i_2 
       (.I0(reg_489[1]),
        .I1(tmp_29_reg_1133_pp1_iter4_reg[1]),
        .I2(DOBDO[1]),
        .I3(tmp_29_reg_1133_pp1_iter4_reg[0]),
        .I4(\tmp_17_reg_1070_reg[7] [1]),
        .O(\buf_cop_2_V_1_reg_1171[1]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[1]_i_3 
       (.I0(reg_489[1]),
        .I1(ram_reg_2[1]),
        .I2(DOBDO[1]),
        .I3(ram_reg_2[0]),
        .I4(\tmp_17_reg_1070_reg[7] [1]),
        .O(\buf_cop_2_V_1_reg_1171[1]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \buf_cop_2_V_1_reg_1171[2]_i_1 
       (.I0(\buf_cop_2_V_1_reg_1171[2]_i_2_n_2 ),
        .I1(or_cond_reg_1093),
        .I2(\buf_cop_2_V_1_reg_1171[2]_i_3_n_2 ),
        .I3(tmp_11_reg_1122_pp1_iter4_reg),
        .I4(\buf_cop_2_V_1_reg_1171_reg[7] [2]),
        .O(\or_cond_reg_1093_reg[0] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[2]_i_2 
       (.I0(reg_489[2]),
        .I1(tmp_29_reg_1133_pp1_iter4_reg[1]),
        .I2(DOBDO[2]),
        .I3(tmp_29_reg_1133_pp1_iter4_reg[0]),
        .I4(\tmp_17_reg_1070_reg[7] [2]),
        .O(\buf_cop_2_V_1_reg_1171[2]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[2]_i_3 
       (.I0(reg_489[2]),
        .I1(ram_reg_2[1]),
        .I2(DOBDO[2]),
        .I3(ram_reg_2[0]),
        .I4(\tmp_17_reg_1070_reg[7] [2]),
        .O(\buf_cop_2_V_1_reg_1171[2]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \buf_cop_2_V_1_reg_1171[3]_i_1 
       (.I0(\buf_cop_2_V_1_reg_1171[3]_i_2_n_2 ),
        .I1(or_cond_reg_1093),
        .I2(\buf_cop_2_V_1_reg_1171[3]_i_3_n_2 ),
        .I3(tmp_11_reg_1122_pp1_iter4_reg),
        .I4(\buf_cop_2_V_1_reg_1171_reg[7] [3]),
        .O(\or_cond_reg_1093_reg[0] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[3]_i_2 
       (.I0(reg_489[3]),
        .I1(tmp_29_reg_1133_pp1_iter4_reg[1]),
        .I2(DOBDO[3]),
        .I3(tmp_29_reg_1133_pp1_iter4_reg[0]),
        .I4(\tmp_17_reg_1070_reg[7] [3]),
        .O(\buf_cop_2_V_1_reg_1171[3]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[3]_i_3 
       (.I0(reg_489[3]),
        .I1(ram_reg_2[1]),
        .I2(DOBDO[3]),
        .I3(ram_reg_2[0]),
        .I4(\tmp_17_reg_1070_reg[7] [3]),
        .O(\buf_cop_2_V_1_reg_1171[3]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \buf_cop_2_V_1_reg_1171[4]_i_1 
       (.I0(\buf_cop_2_V_1_reg_1171[4]_i_2_n_2 ),
        .I1(or_cond_reg_1093),
        .I2(\buf_cop_2_V_1_reg_1171[4]_i_3_n_2 ),
        .I3(tmp_11_reg_1122_pp1_iter4_reg),
        .I4(\buf_cop_2_V_1_reg_1171_reg[7] [4]),
        .O(\or_cond_reg_1093_reg[0] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[4]_i_2 
       (.I0(reg_489[4]),
        .I1(tmp_29_reg_1133_pp1_iter4_reg[1]),
        .I2(DOBDO[4]),
        .I3(tmp_29_reg_1133_pp1_iter4_reg[0]),
        .I4(\tmp_17_reg_1070_reg[7] [4]),
        .O(\buf_cop_2_V_1_reg_1171[4]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[4]_i_3 
       (.I0(reg_489[4]),
        .I1(ram_reg_2[1]),
        .I2(DOBDO[4]),
        .I3(ram_reg_2[0]),
        .I4(\tmp_17_reg_1070_reg[7] [4]),
        .O(\buf_cop_2_V_1_reg_1171[4]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \buf_cop_2_V_1_reg_1171[5]_i_1 
       (.I0(\buf_cop_2_V_1_reg_1171[5]_i_2_n_2 ),
        .I1(or_cond_reg_1093),
        .I2(\buf_cop_2_V_1_reg_1171[5]_i_3_n_2 ),
        .I3(tmp_11_reg_1122_pp1_iter4_reg),
        .I4(\buf_cop_2_V_1_reg_1171_reg[7] [5]),
        .O(\or_cond_reg_1093_reg[0] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[5]_i_2 
       (.I0(reg_489[5]),
        .I1(tmp_29_reg_1133_pp1_iter4_reg[1]),
        .I2(DOBDO[5]),
        .I3(tmp_29_reg_1133_pp1_iter4_reg[0]),
        .I4(\tmp_17_reg_1070_reg[7] [5]),
        .O(\buf_cop_2_V_1_reg_1171[5]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[5]_i_3 
       (.I0(reg_489[5]),
        .I1(ram_reg_2[1]),
        .I2(DOBDO[5]),
        .I3(ram_reg_2[0]),
        .I4(\tmp_17_reg_1070_reg[7] [5]),
        .O(\buf_cop_2_V_1_reg_1171[5]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \buf_cop_2_V_1_reg_1171[6]_i_1 
       (.I0(\buf_cop_2_V_1_reg_1171[6]_i_2_n_2 ),
        .I1(or_cond_reg_1093),
        .I2(\buf_cop_2_V_1_reg_1171[6]_i_3_n_2 ),
        .I3(tmp_11_reg_1122_pp1_iter4_reg),
        .I4(\buf_cop_2_V_1_reg_1171_reg[7] [6]),
        .O(\or_cond_reg_1093_reg[0] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[6]_i_2 
       (.I0(reg_489[6]),
        .I1(tmp_29_reg_1133_pp1_iter4_reg[1]),
        .I2(DOBDO[6]),
        .I3(tmp_29_reg_1133_pp1_iter4_reg[0]),
        .I4(\tmp_17_reg_1070_reg[7] [6]),
        .O(\buf_cop_2_V_1_reg_1171[6]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[6]_i_3 
       (.I0(reg_489[6]),
        .I1(ram_reg_2[1]),
        .I2(DOBDO[6]),
        .I3(ram_reg_2[0]),
        .I4(\tmp_17_reg_1070_reg[7] [6]),
        .O(\buf_cop_2_V_1_reg_1171[6]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \buf_cop_2_V_1_reg_1171[7]_i_2 
       (.I0(\buf_cop_2_V_1_reg_1171[7]_i_3_n_2 ),
        .I1(or_cond_reg_1093),
        .I2(\buf_cop_2_V_1_reg_1171[7]_i_4_n_2 ),
        .I3(tmp_11_reg_1122_pp1_iter4_reg),
        .I4(\buf_cop_2_V_1_reg_1171_reg[7] [7]),
        .O(\or_cond_reg_1093_reg[0] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[7]_i_3 
       (.I0(reg_489[7]),
        .I1(tmp_29_reg_1133_pp1_iter4_reg[1]),
        .I2(DOBDO[7]),
        .I3(tmp_29_reg_1133_pp1_iter4_reg[0]),
        .I4(\tmp_17_reg_1070_reg[7] [7]),
        .O(\buf_cop_2_V_1_reg_1171[7]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf_cop_2_V_1_reg_1171[7]_i_4 
       (.I0(reg_489[7]),
        .I1(ram_reg_2[1]),
        .I2(DOBDO[7]),
        .I3(ram_reg_2[0]),
        .I4(\tmp_17_reg_1070_reg[7] [7]),
        .O(\buf_cop_2_V_1_reg_1171[7]_i_4_n_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],reg_489}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_2_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(reg_4810),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__2
       (.I0(ram_reg_8[2]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_9[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__2
       (.I0(ram_reg_8[1]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_9[1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__2
       (.I0(ram_reg_8[0]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_9[0]),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    ram_reg_i_13__1
       (.I0(\or_cond_i_reg_1129_reg[0] ),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(gaussian_mat_V_V_empty_n),
        .I4(ram_reg_4),
        .O(WEA));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15__1
       (.I0(ram_reg_6[10]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_7[10]),
        .O(ADDRBWRADDR[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16__1
       (.I0(ram_reg_6[9]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_7[9]),
        .O(ADDRBWRADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17__1
       (.I0(ram_reg_6[8]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_7[8]),
        .O(ADDRBWRADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18__1
       (.I0(ram_reg_6[7]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_7[7]),
        .O(ADDRBWRADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19__1
       (.I0(ram_reg_6[6]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_7[6]),
        .O(ADDRBWRADDR[6]));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    ram_reg_i_1__2
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(tmp_19_reg_1023),
        .I2(or_cond_i_reg_1129_pp1_iter1_reg),
        .I3(exitcond1_i_reg_1113_pp1_iter1_reg),
        .I4(ram_reg_2[1]),
        .I5(ap_phi_reg_pp1_iter3_storemerge_reg_4620),
        .O(buf_2_V_we1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20__1
       (.I0(ram_reg_6[5]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_7[5]),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21__1
       (.I0(ram_reg_6[4]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_7[4]),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22__1
       (.I0(ram_reg_6[3]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_7[3]),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23__0
       (.I0(ram_reg_6[2]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_7[2]),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24__0
       (.I0(ram_reg_6[1]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_7[1]),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25
       (.I0(ram_reg_6[0]),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ram_reg_7[0]),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_2__2
       (.I0(ram_reg_4),
        .I1(gaussian_mat_V_V_empty_n),
        .I2(ram_reg_3),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_i_2__3
       (.I0(ram_reg_5[0]),
        .I1(\or_cond_i_reg_1129_reg[0] ),
        .I2(ap_enable_reg_pp1_iter3),
        .O(buf_0_V_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__4
       (.I0(ram_reg_8[10]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_9[10]),
        .O(ADDRARDADDR[10]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    ram_reg_i_3__2
       (.I0(ram_reg_5[1]),
        .I1(exitcond1_i_reg_1113_pp1_iter3_reg),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(\or_cond_i_reg_1129_reg[0] ),
        .O(reg_4810));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__3
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(\or_cond_i_reg_1129_reg[0] ),
        .O(ap_phi_reg_pp1_iter3_storemerge_reg_4620));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__4
       (.I0(ram_reg_8[9]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_9[9]),
        .O(ADDRARDADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__3
       (.I0(ram_reg_8[8]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_9[8]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__3
       (.I0(ram_reg_8[7]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_9[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__3
       (.I0(ram_reg_8[6]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_9[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__3
       (.I0(ram_reg_8[5]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_9[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__3
       (.I0(ram_reg_8[4]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_9[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__3
       (.I0(ram_reg_8[3]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_9[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_17_reg_1070[0]_i_1 
       (.I0(reg_489[0]),
        .I1(tmp_24_reg_1027[1]),
        .I2(DOBDO[0]),
        .I3(tmp_24_reg_1027[0]),
        .I4(\tmp_17_reg_1070_reg[7] [0]),
        .O(ram_reg_1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_17_reg_1070[1]_i_1 
       (.I0(reg_489[1]),
        .I1(tmp_24_reg_1027[1]),
        .I2(DOBDO[1]),
        .I3(tmp_24_reg_1027[0]),
        .I4(\tmp_17_reg_1070_reg[7] [1]),
        .O(ram_reg_1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_17_reg_1070[2]_i_1 
       (.I0(reg_489[2]),
        .I1(tmp_24_reg_1027[1]),
        .I2(DOBDO[2]),
        .I3(tmp_24_reg_1027[0]),
        .I4(\tmp_17_reg_1070_reg[7] [2]),
        .O(ram_reg_1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_17_reg_1070[3]_i_1 
       (.I0(reg_489[3]),
        .I1(tmp_24_reg_1027[1]),
        .I2(DOBDO[3]),
        .I3(tmp_24_reg_1027[0]),
        .I4(\tmp_17_reg_1070_reg[7] [3]),
        .O(ram_reg_1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_17_reg_1070[4]_i_1 
       (.I0(reg_489[4]),
        .I1(tmp_24_reg_1027[1]),
        .I2(DOBDO[4]),
        .I3(tmp_24_reg_1027[0]),
        .I4(\tmp_17_reg_1070_reg[7] [4]),
        .O(ram_reg_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_17_reg_1070[5]_i_1 
       (.I0(reg_489[5]),
        .I1(tmp_24_reg_1027[1]),
        .I2(DOBDO[5]),
        .I3(tmp_24_reg_1027[0]),
        .I4(\tmp_17_reg_1070_reg[7] [5]),
        .O(ram_reg_1[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_17_reg_1070[6]_i_1 
       (.I0(reg_489[6]),
        .I1(tmp_24_reg_1027[1]),
        .I2(DOBDO[6]),
        .I3(tmp_24_reg_1027[0]),
        .I4(\tmp_17_reg_1070_reg[7] [6]),
        .O(ram_reg_1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_17_reg_1070[7]_i_1 
       (.I0(reg_489[7]),
        .I1(tmp_24_reg_1027[1]),
        .I2(DOBDO[7]),
        .I3(tmp_24_reg_1027[0]),
        .I4(\tmp_17_reg_1070_reg[7] [7]),
        .O(ram_reg_1[7]));
endmodule

(* ORIG_REF_NAME = "xFAverageGaussianbkb_ram" *) 
module design_1_Canny_accel_0_0_xFAverageGaussianbkb_ram_17
   (DOBDO,
    ap_clk,
    buf_0_V_ce0,
    reg_4810,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    WEA,
    tmp_19_reg_1023,
    ram_reg_0,
    gaussian_mat_V_V_empty_n,
    ram_reg_1,
    ap_block_pp1_stage0_subdone4_in,
    ap_enable_reg_pp1_iter2,
    ram_reg_2,
    exitcond1_i_reg_1113_pp1_iter1_reg,
    or_cond_i_reg_1129_pp1_iter1_reg);
  output [7:0]DOBDO;
  input ap_clk;
  input buf_0_V_ce0;
  input reg_4810;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]Q;
  input [0:0]WEA;
  input [1:0]tmp_19_reg_1023;
  input ram_reg_0;
  input gaussian_mat_V_V_empty_n;
  input ram_reg_1;
  input ap_block_pp1_stage0_subdone4_in;
  input ap_enable_reg_pp1_iter2;
  input [1:0]ram_reg_2;
  input exitcond1_i_reg_1113_pp1_iter1_reg;
  input or_cond_i_reg_1129_pp1_iter1_reg;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_block_pp1_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire buf_0_V_ce0;
  wire buf_1_V_we1;
  wire exitcond1_i_reg_1113_pp1_iter1_reg;
  wire gaussian_mat_V_V_empty_n;
  wire or_cond_i_reg_1129_pp1_iter1_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [1:0]ram_reg_2;
  wire ram_reg_i_14__1_n_2;
  wire reg_4810;
  wire [1:0]tmp_19_reg_1023;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_1_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(reg_4810),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_i_14__1
       (.I0(ap_block_pp1_stage0_subdone4_in),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_2[1]),
        .I3(ram_reg_2[0]),
        .I4(exitcond1_i_reg_1113_pp1_iter1_reg),
        .I5(or_cond_i_reg_1129_pp1_iter1_reg),
        .O(ram_reg_i_14__1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF51000000)) 
    ram_reg_i_1__3
       (.I0(tmp_19_reg_1023[1]),
        .I1(ram_reg_0),
        .I2(gaussian_mat_V_V_empty_n),
        .I3(ram_reg_1),
        .I4(tmp_19_reg_1023[0]),
        .I5(ram_reg_i_14__1_n_2),
        .O(buf_1_V_we1));
endmodule

(* ORIG_REF_NAME = "xFAverageGaussianbkb_ram" *) 
module design_1_Canny_accel_0_0_xFAverageGaussianbkb_ram_18
   (DOBDO,
    ap_enable_reg_pp0_iter1_reg,
    ap_clk,
    buf_0_V_ce0,
    reg_4810,
    ADDRBWRADDR,
    tmp_19_reg_1023,
    ram_reg_0,
    Q,
    gaussian_mat_V_V_empty_n,
    ram_reg_1,
    ap_enable_reg_pp1_iter2,
    ap_block_pp1_stage0_subdone4_in,
    ram_reg_2,
    exitcond1_i_reg_1113_pp1_iter1_reg,
    or_cond_i_reg_1129_pp1_iter1_reg,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7);
  output [7:0]DOBDO;
  output ap_enable_reg_pp0_iter1_reg;
  input ap_clk;
  input buf_0_V_ce0;
  input reg_4810;
  input [10:0]ADDRBWRADDR;
  input [1:0]tmp_19_reg_1023;
  input ram_reg_0;
  input [0:0]Q;
  input gaussian_mat_V_V_empty_n;
  input ram_reg_1;
  input ap_enable_reg_pp1_iter2;
  input ap_block_pp1_stage0_subdone4_in;
  input [1:0]ram_reg_2;
  input exitcond1_i_reg_1113_pp1_iter1_reg;
  input or_cond_i_reg_1129_pp1_iter1_reg;
  input [10:0]ram_reg_3;
  input [10:0]ram_reg_4;
  input [10:0]ram_reg_5;
  input [7:0]ram_reg_6;
  input [7:0]ram_reg_7;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire ap_block_pp1_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp1_iter2;
  wire [10:0]buf_0_V_address1;
  wire buf_0_V_ce0;
  wire buf_0_V_ce1;
  wire [7:0]buf_0_V_d1;
  wire buf_0_V_we1;
  wire exitcond1_i_reg_1113_pp1_iter1_reg;
  wire gaussian_mat_V_V_empty_n;
  wire or_cond_i_reg_1129_pp1_iter1_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [1:0]ram_reg_2;
  wire [10:0]ram_reg_3;
  wire [10:0]ram_reg_4;
  wire [10:0]ram_reg_5;
  wire [7:0]ram_reg_6;
  wire [7:0]ram_reg_7;
  wire ram_reg_i_35_n_2;
  wire reg_4810;
  wire [1:0]tmp_19_reg_1023;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({buf_0_V_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_0_V_d1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_0_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(reg_4810),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_0_V_ce1,buf_0_V_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_10__1
       (.I0(ram_reg_3[4]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4[4]),
        .I3(Q),
        .I4(ram_reg_5[4]),
        .O(buf_0_V_address1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_11__1
       (.I0(ram_reg_3[3]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4[3]),
        .I3(Q),
        .I4(ram_reg_5[3]),
        .O(buf_0_V_address1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_12__1
       (.I0(ram_reg_3[2]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4[2]),
        .I3(Q),
        .I4(ram_reg_5[2]),
        .O(buf_0_V_address1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_13__2
       (.I0(ram_reg_3[1]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4[1]),
        .I3(Q),
        .I4(ram_reg_5[1]),
        .O(buf_0_V_address1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_14__2
       (.I0(ram_reg_3[0]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4[0]),
        .I3(Q),
        .I4(ram_reg_5[0]),
        .O(buf_0_V_address1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAABA)) 
    ram_reg_i_1__4
       (.I0(ram_reg_i_35_n_2),
        .I1(tmp_19_reg_1023[0]),
        .I2(ram_reg_0),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(tmp_19_reg_1023[1]),
        .I5(Q),
        .O(buf_0_V_we1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26
       (.I0(ram_reg_6[7]),
        .I1(Q),
        .I2(ram_reg_7[7]),
        .O(buf_0_V_d1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27
       (.I0(ram_reg_6[6]),
        .I1(Q),
        .I2(ram_reg_7[6]),
        .O(buf_0_V_d1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28
       (.I0(ram_reg_6[5]),
        .I1(Q),
        .I2(ram_reg_7[5]),
        .O(buf_0_V_d1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29
       (.I0(ram_reg_6[4]),
        .I1(Q),
        .I2(ram_reg_7[4]),
        .O(buf_0_V_d1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30
       (.I0(ram_reg_6[3]),
        .I1(Q),
        .I2(ram_reg_7[3]),
        .O(buf_0_V_d1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31
       (.I0(ram_reg_6[2]),
        .I1(Q),
        .I2(ram_reg_7[2]),
        .O(buf_0_V_d1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32
       (.I0(ram_reg_6[1]),
        .I1(Q),
        .I2(ram_reg_7[1]),
        .O(buf_0_V_d1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_33
       (.I0(ram_reg_6[0]),
        .I1(Q),
        .I2(ram_reg_7[0]),
        .O(buf_0_V_d1[0]));
  LUT6 #(
    .INIT(64'hFFFFEAEEEAEEEAEE)) 
    ram_reg_i_34
       (.I0(Q),
        .I1(ram_reg_0),
        .I2(gaussian_mat_V_V_empty_n),
        .I3(ram_reg_1),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ap_block_pp1_stage0_subdone4_in),
        .O(buf_0_V_ce1));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_35
       (.I0(ap_block_pp1_stage0_subdone4_in),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_2[0]),
        .I3(ram_reg_2[1]),
        .I4(exitcond1_i_reg_1113_pp1_iter1_reg),
        .I5(or_cond_i_reg_1129_pp1_iter1_reg),
        .O(ram_reg_i_35_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_36
       (.I0(ram_reg_1),
        .I1(gaussian_mat_V_V_empty_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_4__2
       (.I0(ram_reg_3[10]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4[10]),
        .I3(Q),
        .I4(ram_reg_5[10]),
        .O(buf_0_V_address1[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_5__2
       (.I0(ram_reg_3[9]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4[9]),
        .I3(Q),
        .I4(ram_reg_5[9]),
        .O(buf_0_V_address1[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_6__2
       (.I0(ram_reg_3[8]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4[8]),
        .I3(Q),
        .I4(ram_reg_5[8]),
        .O(buf_0_V_address1[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_7__2
       (.I0(ram_reg_3[7]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4[7]),
        .I3(Q),
        .I4(ram_reg_5[7]),
        .O(buf_0_V_address1[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_8__2
       (.I0(ram_reg_3[6]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4[6]),
        .I3(Q),
        .I4(ram_reg_5[6]),
        .O(buf_0_V_address1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_9__2
       (.I0(ram_reg_3[5]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4[5]),
        .I3(Q),
        .I4(ram_reg_5[5]),
        .O(buf_0_V_address1[5]));
endmodule

(* ORIG_REF_NAME = "xFAverageGaussianbkb_ram" *) 
module design_1_Canny_accel_0_0_xFAverageGaussianbkb_ram_22
   (buf_0_V_ce0,
    buf_0_V_load_reg_10340,
    internal_empty_n_reg,
    \tmp_85_i_i_reg_995_reg[0] ,
    D,
    ram_reg_0,
    ram_reg_1,
    \tmp_reg_1076_reg[7]_i_1_0 ,
    \tmp_102_i_i_reg_1071_reg[7]_i_1_0 ,
    ap_clk,
    Q,
    ram_reg_2,
    ap_enable_reg_pp1_iter3,
    \src_buf3_1_V_reg_1066_reg[0] ,
    ram_reg_3,
    ap_enable_reg_pp1_iter2,
    ap_enable_reg_pp1_iter4,
    exitcond_i_i_i_reg_999_pp1_iter3_reg,
    strm_src_V_V_empty_n,
    gaussian_mat_V_V_full_n,
    \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0 ,
    \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0 ,
    ram_reg_4,
    ap_enable_reg_pp1_iter1,
    exitcond_i_i_i_reg_999,
    DOBDO,
    \src_buf1_2_V_reg_1055_reg[7] ,
    \src_buf2_2_V_reg_1060_reg[0] ,
    \src_buf1_2_V_reg_1055_reg[0] ,
    ram_reg_5,
    tmp_98_cast_i_i_fu_681_p1,
    \tmp_reg_1076_reg[7] ,
    \tmp_102_i_i_reg_1071_reg[7] ,
    ap_enable_reg_pp1_iter6,
    \tmp_reg_1076_reg[7]_0 ,
    \tmp_102_i_i_reg_1071_reg[7]_0 ,
    \tmp_102_i_i_reg_1071_reg[7]_1 );
  output buf_0_V_ce0;
  output buf_0_V_load_reg_10340;
  output internal_empty_n_reg;
  output \tmp_85_i_i_reg_995_reg[0] ;
  output [7:0]D;
  output [7:0]ram_reg_0;
  output [7:0]ram_reg_1;
  output [8:0]\tmp_reg_1076_reg[7]_i_1_0 ;
  output [8:0]\tmp_102_i_i_reg_1071_reg[7]_i_1_0 ;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_2;
  input ap_enable_reg_pp1_iter3;
  input [1:0]\src_buf3_1_V_reg_1066_reg[0] ;
  input ram_reg_3;
  input ap_enable_reg_pp1_iter2;
  input ap_enable_reg_pp1_iter4;
  input exitcond_i_i_i_reg_999_pp1_iter3_reg;
  input strm_src_V_V_empty_n;
  input gaussian_mat_V_V_full_n;
  input \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0 ;
  input \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0 ;
  input ram_reg_4;
  input ap_enable_reg_pp1_iter1;
  input exitcond_i_i_i_reg_999;
  input [7:0]DOBDO;
  input [7:0]\src_buf1_2_V_reg_1055_reg[7] ;
  input [1:0]\src_buf2_2_V_reg_1060_reg[0] ;
  input [1:0]\src_buf1_2_V_reg_1055_reg[0] ;
  input [7:0]ram_reg_5;
  input [7:0]tmp_98_cast_i_i_fu_681_p1;
  input [7:0]\tmp_reg_1076_reg[7] ;
  input \tmp_102_i_i_reg_1071_reg[7] ;
  input ap_enable_reg_pp1_iter6;
  input [7:0]\tmp_reg_1076_reg[7]_0 ;
  input [7:0]\tmp_102_i_i_reg_1071_reg[7]_0 ;
  input [7:0]\tmp_102_i_i_reg_1071_reg[7]_1 ;

  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter6;
  wire buf_0_V_ce0;
  wire buf_0_V_load_reg_10340;
  wire buf_2_V_ce1;
  wire [7:0]buf_2_V_load_reg_1048;
  wire exitcond_i_i_i_reg_999;
  wire exitcond_i_i_i_reg_999_pp1_iter3_reg;
  wire gaussian_mat_V_V_full_n;
  wire internal_empty_n_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [10:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [7:0]ram_reg_5;
  wire ram_reg_i_2__1_n_2;
  wire ram_reg_i_3__1_n_2;
  wire ram_reg_i_4__1_n_2;
  wire ram_reg_i_5__1_n_2;
  wire ram_reg_i_6__1_n_2;
  wire ram_reg_i_7__1_n_2;
  wire ram_reg_i_8__1_n_2;
  wire ram_reg_i_9__1_n_2;
  wire [1:0]\src_buf1_2_V_reg_1055_reg[0] ;
  wire [7:0]\src_buf1_2_V_reg_1055_reg[7] ;
  wire [1:0]\src_buf2_2_V_reg_1060_reg[0] ;
  wire [1:0]\src_buf3_1_V_reg_1066_reg[0] ;
  wire strm_src_V_V_empty_n;
  wire \tmp_102_i_i_reg_1071[3]_i_6_n_2 ;
  wire \tmp_102_i_i_reg_1071[3]_i_7_n_2 ;
  wire \tmp_102_i_i_reg_1071[3]_i_8_n_2 ;
  wire \tmp_102_i_i_reg_1071[3]_i_9_n_2 ;
  wire \tmp_102_i_i_reg_1071[7]_i_6_n_2 ;
  wire \tmp_102_i_i_reg_1071[7]_i_7_n_2 ;
  wire \tmp_102_i_i_reg_1071[7]_i_8_n_2 ;
  wire \tmp_102_i_i_reg_1071[7]_i_9_n_2 ;
  wire \tmp_102_i_i_reg_1071_reg[3]_i_1_n_2 ;
  wire \tmp_102_i_i_reg_1071_reg[3]_i_1_n_3 ;
  wire \tmp_102_i_i_reg_1071_reg[3]_i_1_n_4 ;
  wire \tmp_102_i_i_reg_1071_reg[3]_i_1_n_5 ;
  wire \tmp_102_i_i_reg_1071_reg[7] ;
  wire [7:0]\tmp_102_i_i_reg_1071_reg[7]_0 ;
  wire [7:0]\tmp_102_i_i_reg_1071_reg[7]_1 ;
  wire [8:0]\tmp_102_i_i_reg_1071_reg[7]_i_1_0 ;
  wire \tmp_102_i_i_reg_1071_reg[7]_i_1_n_2 ;
  wire \tmp_102_i_i_reg_1071_reg[7]_i_1_n_3 ;
  wire \tmp_102_i_i_reg_1071_reg[7]_i_1_n_4 ;
  wire \tmp_102_i_i_reg_1071_reg[7]_i_1_n_5 ;
  wire \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0 ;
  wire \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0 ;
  wire \tmp_85_i_i_reg_995_reg[0] ;
  wire [7:0]tmp_98_cast_i_i_fu_681_p1;
  wire \tmp_reg_1076[3]_i_2_n_2 ;
  wire \tmp_reg_1076[3]_i_3_n_2 ;
  wire \tmp_reg_1076[3]_i_4_n_2 ;
  wire \tmp_reg_1076[3]_i_5_n_2 ;
  wire \tmp_reg_1076[7]_i_2_n_2 ;
  wire \tmp_reg_1076[7]_i_3_n_2 ;
  wire \tmp_reg_1076[7]_i_4_n_2 ;
  wire \tmp_reg_1076[7]_i_5_n_2 ;
  wire \tmp_reg_1076_reg[3]_i_1_n_2 ;
  wire \tmp_reg_1076_reg[3]_i_1_n_3 ;
  wire \tmp_reg_1076_reg[3]_i_1_n_4 ;
  wire \tmp_reg_1076_reg[3]_i_1_n_5 ;
  wire [7:0]\tmp_reg_1076_reg[7] ;
  wire [7:0]\tmp_reg_1076_reg[7]_0 ;
  wire [8:0]\tmp_reg_1076_reg[7]_i_1_0 ;
  wire \tmp_reg_1076_reg[7]_i_1_n_2 ;
  wire \tmp_reg_1076_reg[7]_i_1_n_3 ;
  wire \tmp_reg_1076_reg[7]_i_1_n_4 ;
  wire \tmp_reg_1076_reg[7]_i_1_n_5 ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]\NLW_tmp_102_i_i_reg_1071_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_102_i_i_reg_1071_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_reg_1076_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_1076_reg[8]_i_2_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hBBBBB0BB)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(strm_src_V_V_empty_n),
        .I1(\tmp_85_i_i_reg_995_reg[0] ),
        .I2(gaussian_mat_V_V_full_n),
        .I3(\tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0 ),
        .I4(\tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0 ),
        .O(internal_empty_n_reg));
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp1_iter1_i_2
       (.I0(ram_reg_4),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond_i_i_i_reg_999),
        .O(\tmp_85_i_i_reg_995_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_2,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_2__1_n_2,ram_reg_i_3__1_n_2,ram_reg_i_4__1_n_2,ram_reg_i_5__1_n_2,ram_reg_i_6__1_n_2,ram_reg_i_7__1_n_2,ram_reg_i_8__1_n_2,ram_reg_i_9__1_n_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],buf_2_V_load_reg_1048}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_2_V_ce1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_0_V_load_reg_10340),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_2_V_ce1,buf_2_V_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_1__1
       (.I0(\src_buf3_1_V_reg_1066_reg[0] [1]),
        .I1(internal_empty_n_reg),
        .I2(ram_reg_3),
        .I3(ap_enable_reg_pp1_iter2),
        .O(buf_2_V_ce1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(internal_empty_n_reg),
        .O(buf_0_V_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__1
       (.I0(ram_reg_4),
        .I1(ram_reg_5[7]),
        .O(ram_reg_i_2__1_n_2));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_3
       (.I0(internal_empty_n_reg),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(exitcond_i_i_i_reg_999_pp1_iter3_reg),
        .O(buf_0_V_load_reg_10340));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__1
       (.I0(ram_reg_4),
        .I1(ram_reg_5[6]),
        .O(ram_reg_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_4__1
       (.I0(ram_reg_4),
        .I1(ram_reg_5[5]),
        .O(ram_reg_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_5__1
       (.I0(ram_reg_4),
        .I1(ram_reg_5[4]),
        .O(ram_reg_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_6__1
       (.I0(ram_reg_4),
        .I1(ram_reg_5[3]),
        .O(ram_reg_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_7__1
       (.I0(ram_reg_4),
        .I1(ram_reg_5[2]),
        .O(ram_reg_i_7__1_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_8__1
       (.I0(ram_reg_4),
        .I1(ram_reg_5[1]),
        .O(ram_reg_i_8__1_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_9__1
       (.I0(ram_reg_4),
        .I1(ram_reg_5[0]),
        .O(ram_reg_i_9__1_n_2));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_2_V_reg_1055[0]_i_1 
       (.I0(buf_2_V_load_reg_1048[0]),
        .I1(\src_buf1_2_V_reg_1055_reg[0] [1]),
        .I2(DOBDO[0]),
        .I3(\src_buf1_2_V_reg_1055_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [0]),
        .O(ram_reg_1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_2_V_reg_1055[1]_i_1 
       (.I0(buf_2_V_load_reg_1048[1]),
        .I1(\src_buf1_2_V_reg_1055_reg[0] [1]),
        .I2(DOBDO[1]),
        .I3(\src_buf1_2_V_reg_1055_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [1]),
        .O(ram_reg_1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_2_V_reg_1055[2]_i_1 
       (.I0(buf_2_V_load_reg_1048[2]),
        .I1(\src_buf1_2_V_reg_1055_reg[0] [1]),
        .I2(DOBDO[2]),
        .I3(\src_buf1_2_V_reg_1055_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [2]),
        .O(ram_reg_1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_2_V_reg_1055[3]_i_1 
       (.I0(buf_2_V_load_reg_1048[3]),
        .I1(\src_buf1_2_V_reg_1055_reg[0] [1]),
        .I2(DOBDO[3]),
        .I3(\src_buf1_2_V_reg_1055_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [3]),
        .O(ram_reg_1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_2_V_reg_1055[4]_i_1 
       (.I0(buf_2_V_load_reg_1048[4]),
        .I1(\src_buf1_2_V_reg_1055_reg[0] [1]),
        .I2(DOBDO[4]),
        .I3(\src_buf1_2_V_reg_1055_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [4]),
        .O(ram_reg_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_2_V_reg_1055[5]_i_1 
       (.I0(buf_2_V_load_reg_1048[5]),
        .I1(\src_buf1_2_V_reg_1055_reg[0] [1]),
        .I2(DOBDO[5]),
        .I3(\src_buf1_2_V_reg_1055_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [5]),
        .O(ram_reg_1[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_2_V_reg_1055[6]_i_1 
       (.I0(buf_2_V_load_reg_1048[6]),
        .I1(\src_buf1_2_V_reg_1055_reg[0] [1]),
        .I2(DOBDO[6]),
        .I3(\src_buf1_2_V_reg_1055_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [6]),
        .O(ram_reg_1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf1_2_V_reg_1055[7]_i_1 
       (.I0(buf_2_V_load_reg_1048[7]),
        .I1(\src_buf1_2_V_reg_1055_reg[0] [1]),
        .I2(DOBDO[7]),
        .I3(\src_buf1_2_V_reg_1055_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [7]),
        .O(ram_reg_1[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf2_2_V_reg_1060[0]_i_1 
       (.I0(buf_2_V_load_reg_1048[0]),
        .I1(\src_buf2_2_V_reg_1060_reg[0] [1]),
        .I2(DOBDO[0]),
        .I3(\src_buf2_2_V_reg_1060_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [0]),
        .O(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf2_2_V_reg_1060[1]_i_1 
       (.I0(buf_2_V_load_reg_1048[1]),
        .I1(\src_buf2_2_V_reg_1060_reg[0] [1]),
        .I2(DOBDO[1]),
        .I3(\src_buf2_2_V_reg_1060_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [1]),
        .O(ram_reg_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf2_2_V_reg_1060[2]_i_1 
       (.I0(buf_2_V_load_reg_1048[2]),
        .I1(\src_buf2_2_V_reg_1060_reg[0] [1]),
        .I2(DOBDO[2]),
        .I3(\src_buf2_2_V_reg_1060_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [2]),
        .O(ram_reg_0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf2_2_V_reg_1060[3]_i_1 
       (.I0(buf_2_V_load_reg_1048[3]),
        .I1(\src_buf2_2_V_reg_1060_reg[0] [1]),
        .I2(DOBDO[3]),
        .I3(\src_buf2_2_V_reg_1060_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [3]),
        .O(ram_reg_0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf2_2_V_reg_1060[4]_i_1 
       (.I0(buf_2_V_load_reg_1048[4]),
        .I1(\src_buf2_2_V_reg_1060_reg[0] [1]),
        .I2(DOBDO[4]),
        .I3(\src_buf2_2_V_reg_1060_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [4]),
        .O(ram_reg_0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf2_2_V_reg_1060[5]_i_1 
       (.I0(buf_2_V_load_reg_1048[5]),
        .I1(\src_buf2_2_V_reg_1060_reg[0] [1]),
        .I2(DOBDO[5]),
        .I3(\src_buf2_2_V_reg_1060_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [5]),
        .O(ram_reg_0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf2_2_V_reg_1060[6]_i_1 
       (.I0(buf_2_V_load_reg_1048[6]),
        .I1(\src_buf2_2_V_reg_1060_reg[0] [1]),
        .I2(DOBDO[6]),
        .I3(\src_buf2_2_V_reg_1060_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [6]),
        .O(ram_reg_0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf2_2_V_reg_1060[7]_i_1 
       (.I0(buf_2_V_load_reg_1048[7]),
        .I1(\src_buf2_2_V_reg_1060_reg[0] [1]),
        .I2(DOBDO[7]),
        .I3(\src_buf2_2_V_reg_1060_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [7]),
        .O(ram_reg_0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf3_1_V_reg_1066[0]_i_1 
       (.I0(buf_2_V_load_reg_1048[0]),
        .I1(\src_buf3_1_V_reg_1066_reg[0] [1]),
        .I2(DOBDO[0]),
        .I3(\src_buf3_1_V_reg_1066_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf3_1_V_reg_1066[1]_i_1 
       (.I0(buf_2_V_load_reg_1048[1]),
        .I1(\src_buf3_1_V_reg_1066_reg[0] [1]),
        .I2(DOBDO[1]),
        .I3(\src_buf3_1_V_reg_1066_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf3_1_V_reg_1066[2]_i_1 
       (.I0(buf_2_V_load_reg_1048[2]),
        .I1(\src_buf3_1_V_reg_1066_reg[0] [1]),
        .I2(DOBDO[2]),
        .I3(\src_buf3_1_V_reg_1066_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf3_1_V_reg_1066[3]_i_1 
       (.I0(buf_2_V_load_reg_1048[3]),
        .I1(\src_buf3_1_V_reg_1066_reg[0] [1]),
        .I2(DOBDO[3]),
        .I3(\src_buf3_1_V_reg_1066_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf3_1_V_reg_1066[4]_i_1 
       (.I0(buf_2_V_load_reg_1048[4]),
        .I1(\src_buf3_1_V_reg_1066_reg[0] [1]),
        .I2(DOBDO[4]),
        .I3(\src_buf3_1_V_reg_1066_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf3_1_V_reg_1066[5]_i_1 
       (.I0(buf_2_V_load_reg_1048[5]),
        .I1(\src_buf3_1_V_reg_1066_reg[0] [1]),
        .I2(DOBDO[5]),
        .I3(\src_buf3_1_V_reg_1066_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf3_1_V_reg_1066[6]_i_1 
       (.I0(buf_2_V_load_reg_1048[6]),
        .I1(\src_buf3_1_V_reg_1066_reg[0] [1]),
        .I2(DOBDO[6]),
        .I3(\src_buf3_1_V_reg_1066_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf3_1_V_reg_1066[7]_i_2 
       (.I0(buf_2_V_load_reg_1048[7]),
        .I1(\src_buf3_1_V_reg_1066_reg[0] [1]),
        .I2(DOBDO[7]),
        .I3(\src_buf3_1_V_reg_1066_reg[0] [0]),
        .I4(\src_buf1_2_V_reg_1055_reg[7] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \tmp_102_i_i_reg_1071[3]_i_6 
       (.I0(\tmp_102_i_i_reg_1071_reg[7]_0 [3]),
        .I1(\tmp_102_i_i_reg_1071_reg[7] ),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\tmp_102_i_i_reg_1071_reg[7]_1 [3]),
        .I4(ram_reg_1[3]),
        .O(\tmp_102_i_i_reg_1071[3]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \tmp_102_i_i_reg_1071[3]_i_7 
       (.I0(\tmp_102_i_i_reg_1071_reg[7]_0 [2]),
        .I1(\tmp_102_i_i_reg_1071_reg[7] ),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\tmp_102_i_i_reg_1071_reg[7]_1 [2]),
        .I4(ram_reg_1[2]),
        .O(\tmp_102_i_i_reg_1071[3]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \tmp_102_i_i_reg_1071[3]_i_8 
       (.I0(\tmp_102_i_i_reg_1071_reg[7]_0 [1]),
        .I1(\tmp_102_i_i_reg_1071_reg[7] ),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\tmp_102_i_i_reg_1071_reg[7]_1 [1]),
        .I4(ram_reg_1[1]),
        .O(\tmp_102_i_i_reg_1071[3]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \tmp_102_i_i_reg_1071[3]_i_9 
       (.I0(\tmp_102_i_i_reg_1071_reg[7]_0 [0]),
        .I1(\tmp_102_i_i_reg_1071_reg[7] ),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\tmp_102_i_i_reg_1071_reg[7]_1 [0]),
        .I4(ram_reg_1[0]),
        .O(\tmp_102_i_i_reg_1071[3]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \tmp_102_i_i_reg_1071[7]_i_6 
       (.I0(\tmp_102_i_i_reg_1071_reg[7]_0 [7]),
        .I1(\tmp_102_i_i_reg_1071_reg[7] ),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\tmp_102_i_i_reg_1071_reg[7]_1 [7]),
        .I4(ram_reg_1[7]),
        .O(\tmp_102_i_i_reg_1071[7]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \tmp_102_i_i_reg_1071[7]_i_7 
       (.I0(\tmp_102_i_i_reg_1071_reg[7]_0 [6]),
        .I1(\tmp_102_i_i_reg_1071_reg[7] ),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\tmp_102_i_i_reg_1071_reg[7]_1 [6]),
        .I4(ram_reg_1[6]),
        .O(\tmp_102_i_i_reg_1071[7]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \tmp_102_i_i_reg_1071[7]_i_8 
       (.I0(\tmp_102_i_i_reg_1071_reg[7]_0 [5]),
        .I1(\tmp_102_i_i_reg_1071_reg[7] ),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\tmp_102_i_i_reg_1071_reg[7]_1 [5]),
        .I4(ram_reg_1[5]),
        .O(\tmp_102_i_i_reg_1071[7]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \tmp_102_i_i_reg_1071[7]_i_9 
       (.I0(\tmp_102_i_i_reg_1071_reg[7]_0 [4]),
        .I1(\tmp_102_i_i_reg_1071_reg[7] ),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\tmp_102_i_i_reg_1071_reg[7]_1 [4]),
        .I4(ram_reg_1[4]),
        .O(\tmp_102_i_i_reg_1071[7]_i_9_n_2 ));
  CARRY4 \tmp_102_i_i_reg_1071_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_102_i_i_reg_1071_reg[3]_i_1_n_2 ,\tmp_102_i_i_reg_1071_reg[3]_i_1_n_3 ,\tmp_102_i_i_reg_1071_reg[3]_i_1_n_4 ,\tmp_102_i_i_reg_1071_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_98_cast_i_i_fu_681_p1[3:0]),
        .O(\tmp_102_i_i_reg_1071_reg[7]_i_1_0 [3:0]),
        .S({\tmp_102_i_i_reg_1071[3]_i_6_n_2 ,\tmp_102_i_i_reg_1071[3]_i_7_n_2 ,\tmp_102_i_i_reg_1071[3]_i_8_n_2 ,\tmp_102_i_i_reg_1071[3]_i_9_n_2 }));
  CARRY4 \tmp_102_i_i_reg_1071_reg[7]_i_1 
       (.CI(\tmp_102_i_i_reg_1071_reg[3]_i_1_n_2 ),
        .CO({\tmp_102_i_i_reg_1071_reg[7]_i_1_n_2 ,\tmp_102_i_i_reg_1071_reg[7]_i_1_n_3 ,\tmp_102_i_i_reg_1071_reg[7]_i_1_n_4 ,\tmp_102_i_i_reg_1071_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_98_cast_i_i_fu_681_p1[7:4]),
        .O(\tmp_102_i_i_reg_1071_reg[7]_i_1_0 [7:4]),
        .S({\tmp_102_i_i_reg_1071[7]_i_6_n_2 ,\tmp_102_i_i_reg_1071[7]_i_7_n_2 ,\tmp_102_i_i_reg_1071[7]_i_8_n_2 ,\tmp_102_i_i_reg_1071[7]_i_9_n_2 }));
  CARRY4 \tmp_102_i_i_reg_1071_reg[8]_i_1 
       (.CI(\tmp_102_i_i_reg_1071_reg[7]_i_1_n_2 ),
        .CO({\NLW_tmp_102_i_i_reg_1071_reg[8]_i_1_CO_UNCONNECTED [3:1],\tmp_102_i_i_reg_1071_reg[7]_i_1_0 [8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_102_i_i_reg_1071_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \tmp_reg_1076[3]_i_2 
       (.I0(D[3]),
        .I1(\tmp_reg_1076_reg[7] [3]),
        .I2(\tmp_102_i_i_reg_1071_reg[7] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\tmp_reg_1076_reg[7]_0 [3]),
        .O(\tmp_reg_1076[3]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \tmp_reg_1076[3]_i_3 
       (.I0(D[2]),
        .I1(\tmp_reg_1076_reg[7] [2]),
        .I2(\tmp_102_i_i_reg_1071_reg[7] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\tmp_reg_1076_reg[7]_0 [2]),
        .O(\tmp_reg_1076[3]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \tmp_reg_1076[3]_i_4 
       (.I0(D[1]),
        .I1(\tmp_reg_1076_reg[7] [1]),
        .I2(\tmp_102_i_i_reg_1071_reg[7] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\tmp_reg_1076_reg[7]_0 [1]),
        .O(\tmp_reg_1076[3]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \tmp_reg_1076[3]_i_5 
       (.I0(D[0]),
        .I1(\tmp_reg_1076_reg[7] [0]),
        .I2(\tmp_102_i_i_reg_1071_reg[7] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\tmp_reg_1076_reg[7]_0 [0]),
        .O(\tmp_reg_1076[3]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \tmp_reg_1076[7]_i_2 
       (.I0(D[7]),
        .I1(\tmp_reg_1076_reg[7] [7]),
        .I2(\tmp_102_i_i_reg_1071_reg[7] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\tmp_reg_1076_reg[7]_0 [7]),
        .O(\tmp_reg_1076[7]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \tmp_reg_1076[7]_i_3 
       (.I0(D[6]),
        .I1(\tmp_reg_1076_reg[7] [6]),
        .I2(\tmp_102_i_i_reg_1071_reg[7] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\tmp_reg_1076_reg[7]_0 [6]),
        .O(\tmp_reg_1076[7]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \tmp_reg_1076[7]_i_4 
       (.I0(D[5]),
        .I1(\tmp_reg_1076_reg[7] [5]),
        .I2(\tmp_102_i_i_reg_1071_reg[7] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\tmp_reg_1076_reg[7]_0 [5]),
        .O(\tmp_reg_1076[7]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \tmp_reg_1076[7]_i_5 
       (.I0(D[4]),
        .I1(\tmp_reg_1076_reg[7] [4]),
        .I2(\tmp_102_i_i_reg_1071_reg[7] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\tmp_reg_1076_reg[7]_0 [4]),
        .O(\tmp_reg_1076[7]_i_5_n_2 ));
  CARRY4 \tmp_reg_1076_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_reg_1076_reg[3]_i_1_n_2 ,\tmp_reg_1076_reg[3]_i_1_n_3 ,\tmp_reg_1076_reg[3]_i_1_n_4 ,\tmp_reg_1076_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(D[3:0]),
        .O(\tmp_reg_1076_reg[7]_i_1_0 [3:0]),
        .S({\tmp_reg_1076[3]_i_2_n_2 ,\tmp_reg_1076[3]_i_3_n_2 ,\tmp_reg_1076[3]_i_4_n_2 ,\tmp_reg_1076[3]_i_5_n_2 }));
  CARRY4 \tmp_reg_1076_reg[7]_i_1 
       (.CI(\tmp_reg_1076_reg[3]_i_1_n_2 ),
        .CO({\tmp_reg_1076_reg[7]_i_1_n_2 ,\tmp_reg_1076_reg[7]_i_1_n_3 ,\tmp_reg_1076_reg[7]_i_1_n_4 ,\tmp_reg_1076_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(D[7:4]),
        .O(\tmp_reg_1076_reg[7]_i_1_0 [7:4]),
        .S({\tmp_reg_1076[7]_i_2_n_2 ,\tmp_reg_1076[7]_i_3_n_2 ,\tmp_reg_1076[7]_i_4_n_2 ,\tmp_reg_1076[7]_i_5_n_2 }));
  CARRY4 \tmp_reg_1076_reg[8]_i_2 
       (.CI(\tmp_reg_1076_reg[7]_i_1_n_2 ),
        .CO({\NLW_tmp_reg_1076_reg[8]_i_2_CO_UNCONNECTED [3:1],\tmp_reg_1076_reg[7]_i_1_0 [8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_reg_1076_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule

(* ORIG_REF_NAME = "xFAverageGaussianbkb_ram" *) 
module design_1_Canny_accel_0_0_xFAverageGaussianbkb_ram_23
   (DOBDO,
    ap_enable_reg_pp1_iter2_reg,
    \exitcond1_i_i_reg_934_reg[0] ,
    ap_clk,
    buf_0_V_ce0,
    buf_0_V_load_reg_10340,
    Q,
    ram_reg_0,
    exitcond1_i_i_reg_934_pp0_iter1_reg,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    strm_src_V_V_empty_n,
    ap_enable_reg_pp1_iter2,
    ram_reg_4,
    ap_block_pp1_stage0_subdone8_in,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8);
  output [7:0]DOBDO;
  output ap_enable_reg_pp1_iter2_reg;
  output \exitcond1_i_i_reg_934_reg[0] ;
  input ap_clk;
  input buf_0_V_ce0;
  input buf_0_V_load_reg_10340;
  input [10:0]Q;
  input [1:0]ram_reg_0;
  input exitcond1_i_i_reg_934_pp0_iter1_reg;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input strm_src_V_V_empty_n;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_4;
  input ap_block_pp1_stage0_subdone8_in;
  input [7:0]ram_reg_5;
  input ram_reg_6;
  input [10:0]ram_reg_7;
  input [10:0]ram_reg_8;

  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone8_in;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter2_reg;
  wire buf_0_V_ce0;
  wire buf_0_V_load_reg_10340;
  wire [10:0]buf_1_V_address1;
  wire buf_1_V_ce1;
  wire [7:0]buf_1_V_d1;
  wire buf_1_V_we1;
  wire exitcond1_i_i_reg_934_pp0_iter1_reg;
  wire \exitcond1_i_i_reg_934_reg[0] ;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [7:0]ram_reg_5;
  wire ram_reg_6;
  wire [10:0]ram_reg_7;
  wire [10:0]ram_reg_8;
  wire strm_src_V_V_empty_n;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({buf_1_V_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_1_V_d1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_1_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_0_V_load_reg_10340),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_1_V_ce1,buf_1_V_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    ram_reg_i_10
       (.I0(ram_reg_7[2]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_8[2]),
        .O(buf_1_V_address1[2]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    ram_reg_i_11
       (.I0(ram_reg_7[1]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_8[1]),
        .O(buf_1_V_address1[1]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    ram_reg_i_12
       (.I0(ram_reg_7[0]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_8[0]),
        .O(buf_1_V_address1[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_13
       (.I0(ram_reg_5[7]),
        .I1(ram_reg_6),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_4),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_0[1]),
        .O(buf_1_V_d1[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_14
       (.I0(ram_reg_5[6]),
        .I1(ram_reg_6),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_4),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_0[1]),
        .O(buf_1_V_d1[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_15
       (.I0(ram_reg_5[5]),
        .I1(ram_reg_6),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_4),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_0[1]),
        .O(buf_1_V_d1[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_16
       (.I0(ram_reg_5[4]),
        .I1(ram_reg_6),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_4),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_0[1]),
        .O(buf_1_V_d1[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_17
       (.I0(ram_reg_5[3]),
        .I1(ram_reg_6),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_4),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_0[1]),
        .O(buf_1_V_d1[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_18
       (.I0(ram_reg_5[2]),
        .I1(ram_reg_6),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_4),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_0[1]),
        .O(buf_1_V_d1[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_19
       (.I0(ram_reg_5[1]),
        .I1(ram_reg_6),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_4),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_0[1]),
        .O(buf_1_V_d1[1]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    ram_reg_i_1__0
       (.I0(ram_reg_0[1]),
        .I1(ram_reg_0[0]),
        .I2(ap_enable_reg_pp1_iter2_reg),
        .I3(exitcond1_i_i_reg_934_pp0_iter1_reg),
        .I4(ram_reg_1),
        .I5(\exitcond1_i_i_reg_934_reg[0] ),
        .O(buf_1_V_we1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_20
       (.I0(ram_reg_5[0]),
        .I1(ram_reg_6),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_4),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_0[1]),
        .O(buf_1_V_d1[0]));
  LUT5 #(
    .INIT(32'h44444F44)) 
    ram_reg_i_21
       (.I0(\exitcond1_i_i_reg_934_reg[0] ),
        .I1(ram_reg_1),
        .I2(ram_reg_0[1]),
        .I3(ram_reg_0[0]),
        .I4(ap_enable_reg_pp1_iter2_reg),
        .O(buf_1_V_ce1));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_22
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(strm_src_V_V_empty_n),
        .O(\exitcond1_i_i_reg_934_reg[0] ));
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_i_24
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ram_reg_4),
        .I2(ap_block_pp1_stage0_subdone8_in),
        .O(ap_enable_reg_pp1_iter2_reg));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    ram_reg_i_2__0
       (.I0(ram_reg_7[10]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_8[10]),
        .O(buf_1_V_address1[10]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    ram_reg_i_3__0
       (.I0(ram_reg_7[9]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_8[9]),
        .O(buf_1_V_address1[9]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    ram_reg_i_4
       (.I0(ram_reg_7[8]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_8[8]),
        .O(buf_1_V_address1[8]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    ram_reg_i_5
       (.I0(ram_reg_7[7]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_8[7]),
        .O(buf_1_V_address1[7]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    ram_reg_i_6
       (.I0(ram_reg_7[6]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_8[6]),
        .O(buf_1_V_address1[6]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    ram_reg_i_7
       (.I0(ram_reg_7[5]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_8[5]),
        .O(buf_1_V_address1[5]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    ram_reg_i_8
       (.I0(ram_reg_7[4]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_8[4]),
        .O(buf_1_V_address1[4]));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    ram_reg_i_9
       (.I0(ram_reg_7[3]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_4),
        .I3(ram_reg_0[0]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_8[3]),
        .O(buf_1_V_address1[3]));
endmodule

(* ORIG_REF_NAME = "xFAverageGaussianbkb_ram" *) 
module design_1_Canny_accel_0_0_xFAverageGaussianbkb_ram_24
   (DOBDO,
    E,
    \t_V_reg_328_reg[9] ,
    p_40_in,
    ap_clk,
    buf_0_V_ce0,
    buf_0_V_load_reg_10340,
    Q,
    ap_enable_reg_pp1_iter2,
    ram_reg_0,
    ap_block_pp1_stage0_subdone8_in,
    ram_reg_1,
    \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0] ,
    strm_src_V_V_empty_n,
    \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0 ,
    \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1 ,
    ap_enable_reg_pp0_iter0,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6);
  output [7:0]DOBDO;
  output [0:0]E;
  output \t_V_reg_328_reg[9] ;
  output p_40_in;
  input ap_clk;
  input buf_0_V_ce0;
  input buf_0_V_load_reg_10340;
  input [10:0]Q;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_0;
  input ap_block_pp1_stage0_subdone8_in;
  input [1:0]ram_reg_1;
  input [0:0]\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0] ;
  input strm_src_V_V_empty_n;
  input \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0 ;
  input \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1 ;
  input ap_enable_reg_pp0_iter0;
  input [10:0]ram_reg_2;
  input ram_reg_3;
  input [7:0]ram_reg_4;
  input ram_reg_5;
  input [10:0]ram_reg_6;

  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [10:0]Q;
  wire \ap_CS_fsm[2]_i_3_n_2 ;
  wire \ap_CS_fsm[2]_i_4_n_2 ;
  wire ap_block_pp1_stage0_subdone8_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp1_iter2;
  wire [10:0]buf_0_V_address1;
  wire buf_0_V_ce0;
  wire buf_0_V_ce1;
  wire [7:0]buf_0_V_d1;
  wire buf_0_V_load_reg_10340;
  wire buf_0_V_we1;
  wire [0:0]\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0] ;
  wire \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0 ;
  wire \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1 ;
  wire p_40_in;
  wire ram_reg_0;
  wire [1:0]ram_reg_1;
  wire [10:0]ram_reg_2;
  wire ram_reg_3;
  wire [7:0]ram_reg_4;
  wire ram_reg_5;
  wire [10:0]ram_reg_6;
  wire strm_src_V_V_empty_n;
  wire \t_V_reg_328_reg[9] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3_n_2 ),
        .I1(\ap_CS_fsm[2]_i_4_n_2 ),
        .I2(ram_reg_2[9]),
        .I3(ram_reg_2[8]),
        .I4(ram_reg_2[2]),
        .O(\t_V_reg_328_reg[9] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ram_reg_2[10]),
        .I1(ram_reg_2[3]),
        .I2(ram_reg_2[4]),
        .I3(ram_reg_2[1]),
        .O(\ap_CS_fsm[2]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(ram_reg_2[6]),
        .I1(ram_reg_2[5]),
        .I2(ram_reg_2[7]),
        .I3(ram_reg_2[0]),
        .O(\ap_CS_fsm[2]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \exitcond1_i_i_reg_934[0]_i_1 
       (.I0(\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0] ),
        .I1(strm_src_V_V_empty_n),
        .I2(\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0 ),
        .I3(\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1 ),
        .O(p_40_in));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({buf_0_V_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_0_V_d1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_0_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_0_V_load_reg_10340),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_0_V_ce1,buf_0_V_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
    ram_reg_i_1
       (.I0(E),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0),
        .I3(ap_block_pp1_stage0_subdone8_in),
        .I4(ram_reg_1[0]),
        .I5(ram_reg_1[1]),
        .O(buf_0_V_we1));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAA2)) 
    ram_reg_i_10__0
       (.I0(ram_reg_2[4]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_1[0]),
        .I5(ram_reg_6[4]),
        .O(buf_0_V_address1[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAA2)) 
    ram_reg_i_11__0
       (.I0(ram_reg_2[3]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_1[0]),
        .I5(ram_reg_6[3]),
        .O(buf_0_V_address1[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAA2)) 
    ram_reg_i_12__0
       (.I0(ram_reg_2[2]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_1[0]),
        .I5(ram_reg_6[2]),
        .O(buf_0_V_address1[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAA2)) 
    ram_reg_i_13__0
       (.I0(ram_reg_2[1]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_1[0]),
        .I5(ram_reg_6[1]),
        .O(buf_0_V_address1[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAA2)) 
    ram_reg_i_14__0
       (.I0(ram_reg_2[0]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_1[0]),
        .I5(ram_reg_6[0]),
        .O(buf_0_V_address1[0]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_15__0
       (.I0(ram_reg_4[7]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_0),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_0_V_d1[7]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_16__0
       (.I0(ram_reg_4[6]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_0),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_0_V_d1[6]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_17__0
       (.I0(ram_reg_4[5]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_0),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_0_V_d1[5]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_18__0
       (.I0(ram_reg_4[4]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_0),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_0_V_d1[4]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_19__0
       (.I0(ram_reg_4[3]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_0),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_0_V_d1[3]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_20__0
       (.I0(ram_reg_4[2]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_0),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_0_V_d1[2]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_21__0
       (.I0(ram_reg_4[1]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_0),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_0_V_d1[1]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_22__0
       (.I0(ram_reg_4[0]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[0]),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_0),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_0_V_d1[0]));
  LUT5 #(
    .INIT(32'h8888888F)) 
    ram_reg_i_23
       (.I0(p_40_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ram_reg_3),
        .I3(ram_reg_1[0]),
        .I4(ram_reg_1[1]),
        .O(buf_0_V_ce1));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAA2)) 
    ram_reg_i_4__0
       (.I0(ram_reg_2[10]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_1[0]),
        .I5(ram_reg_6[10]),
        .O(buf_0_V_address1[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAA2)) 
    ram_reg_i_5__0
       (.I0(ram_reg_2[9]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_1[0]),
        .I5(ram_reg_6[9]),
        .O(buf_0_V_address1[9]));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAA2)) 
    ram_reg_i_6__0
       (.I0(ram_reg_2[8]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_1[0]),
        .I5(ram_reg_6[8]),
        .O(buf_0_V_address1[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAA2)) 
    ram_reg_i_7__0
       (.I0(ram_reg_2[7]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_1[0]),
        .I5(ram_reg_6[7]),
        .O(buf_0_V_address1[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAA2)) 
    ram_reg_i_8__0
       (.I0(ram_reg_2[6]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_1[0]),
        .I5(ram_reg_6[6]),
        .O(buf_0_V_address1[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAA2)) 
    ram_reg_i_9__0
       (.I0(ram_reg_2[5]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_0),
        .I3(ram_reg_1[1]),
        .I4(ram_reg_1[0]),
        .I5(ram_reg_6[5]),
        .O(buf_0_V_address1[5]));
  LUT6 #(
    .INIT(64'h8888808800000000)) 
    \t_V_reg_328[10]_i_2 
       (.I0(\t_V_reg_328_reg[9] ),
        .I1(\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0] ),
        .I2(strm_src_V_V_empty_n),
        .I3(\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0 ),
        .I4(\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xFCannyEdgeDetector" *) 
module design_1_Canny_accel_0_0_xFCannyEdgeDetector
   (start_once_reg_reg_0,
    ap_rst_n_inv,
    xFCannyEdgeDetector_U0_p_highthreshold_read,
    Q,
    xFCannyEdgeDetector_U0_ap_ready,
    \ap_CS_fsm_reg[1]_0 ,
    E,
    ap_enable_reg_pp1_iter7_reg,
    ap_enable_reg_pp0_iter1_reg,
    \tmp_56_i_reg_1524_reg[0] ,
    ap_clk,
    strm_src_V_V_empty_n,
    strm_dst_V_V_full_n,
    ap_rst_n,
    low_threshold_c_empty_n,
    high_threshold_c_empty_n,
    xFCannyEdgeDetector_U0_ap_start,
    start_for_post_process_U0_full_n,
    D,
    \p_highthreshold_read_reg_97_reg[7]_0 ,
    p_src_mat_V_V_dout);
  output start_once_reg_reg_0;
  output ap_rst_n_inv;
  output xFCannyEdgeDetector_U0_p_highthreshold_read;
  output [1:0]Q;
  output xFCannyEdgeDetector_U0_ap_ready;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]E;
  output ap_enable_reg_pp1_iter7_reg;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [1:0]\tmp_56_i_reg_1524_reg[0] ;
  input ap_clk;
  input strm_src_V_V_empty_n;
  input strm_dst_V_V_full_n;
  input ap_rst_n;
  input low_threshold_c_empty_n;
  input high_threshold_c_empty_n;
  input xFCannyEdgeDetector_U0_ap_start;
  input start_for_post_process_U0_full_n;
  input [7:0]D;
  input [7:0]\p_highthreshold_read_reg_97_reg[7]_0 ;
  input [7:0]p_src_mat_V_V_dout;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp1_iter7_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done;
  wire ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg_n_2;
  wire grp_xFCannyKernel_fu_80_ap_start_reg;
  wire grp_xFCannyKernel_fu_80_n_10;
  wire grp_xFCannyKernel_fu_80_n_11;
  wire grp_xFCannyKernel_fu_80_n_12;
  wire grp_xFCannyKernel_fu_80_n_2;
  wire grp_xFCannyKernel_fu_80_n_3;
  wire grp_xFCannyKernel_fu_80_n_9;
  wire high_threshold_c_empty_n;
  wire low_threshold_c_empty_n;
  wire [7:0]p_highthreshold_read_reg_97;
  wire [7:0]\p_highthreshold_read_reg_97_reg[7]_0 ;
  wire [7:0]p_lowthreshold_read_reg_92;
  wire [7:0]p_src_mat_V_V_dout;
  wire start_for_post_process_U0_full_n;
  wire start_once_reg_reg_0;
  wire strm_dst_V_V_full_n;
  wire strm_src_V_V_empty_n;
  wire [1:0]\tmp_56_i_reg_1524_reg[0] ;
  wire xFCannyEdgeDetector_U0_ap_ready;
  wire xFCannyEdgeDetector_U0_ap_start;
  wire xFCannyEdgeDetector_U0_p_highthreshold_read;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFCannyKernel_fu_80_n_3),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFCannyKernel_fu_80_n_2),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFCannyKernel_fu_80_n_11),
        .Q(ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFCannyKernel_fu_80_n_9),
        .Q(ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg_n_2),
        .R(1'b0));
  design_1_Canny_accel_0_0_xFCannyKernel grp_xFCannyKernel_fu_80
       (.D({grp_xFCannyKernel_fu_80_n_2,grp_xFCannyKernel_fu_80_n_3}),
        .E(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .Q(Q),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (xFCannyEdgeDetector_U0_ap_ready),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (grp_xFCannyKernel_fu_80_n_10),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp1_iter7_reg(ap_enable_reg_pp1_iter7_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done(ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done),
        .ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg(grp_xFCannyKernel_fu_80_n_11),
        .ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg(grp_xFCannyKernel_fu_80_n_9),
        .grp_xFCannyKernel_fu_80_ap_start_reg(grp_xFCannyKernel_fu_80_ap_start_reg),
        .grp_xFCannyKernel_fu_80_ap_start_reg_reg(ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg_n_2),
        .\high_threshold_read_reg_1279_reg[7] (p_highthreshold_read_reg_97),
        .internal_empty_n_reg(grp_xFCannyKernel_fu_80_n_12),
        .internal_full_n_reg(E),
        .\low_threshold_read_reg_1274_reg[7] (p_lowthreshold_read_reg_92),
        .p_src_mat_V_V_dout(p_src_mat_V_V_dout),
        .start_for_post_process_U0_full_n(start_for_post_process_U0_full_n),
        .start_once_reg_reg(start_once_reg_reg_0),
        .strm_dst_V_V_full_n(strm_dst_V_V_full_n),
        .strm_src_V_V_empty_n(strm_src_V_V_empty_n),
        .\tmp_56_i_reg_1524_reg[0] (\tmp_56_i_reg_1524_reg[0] ),
        .xFCannyEdgeDetector_U0_ap_start(xFCannyEdgeDetector_U0_ap_start));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFCannyKernel_fu_80_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFCannyKernel_fu_80_n_10),
        .Q(grp_xFCannyKernel_fu_80_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \p_highthreshold_read_reg_97_reg[0] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(\p_highthreshold_read_reg_97_reg[7]_0 [0]),
        .Q(p_highthreshold_read_reg_97[0]),
        .R(1'b0));
  FDRE \p_highthreshold_read_reg_97_reg[1] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(\p_highthreshold_read_reg_97_reg[7]_0 [1]),
        .Q(p_highthreshold_read_reg_97[1]),
        .R(1'b0));
  FDRE \p_highthreshold_read_reg_97_reg[2] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(\p_highthreshold_read_reg_97_reg[7]_0 [2]),
        .Q(p_highthreshold_read_reg_97[2]),
        .R(1'b0));
  FDRE \p_highthreshold_read_reg_97_reg[3] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(\p_highthreshold_read_reg_97_reg[7]_0 [3]),
        .Q(p_highthreshold_read_reg_97[3]),
        .R(1'b0));
  FDRE \p_highthreshold_read_reg_97_reg[4] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(\p_highthreshold_read_reg_97_reg[7]_0 [4]),
        .Q(p_highthreshold_read_reg_97[4]),
        .R(1'b0));
  FDRE \p_highthreshold_read_reg_97_reg[5] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(\p_highthreshold_read_reg_97_reg[7]_0 [5]),
        .Q(p_highthreshold_read_reg_97[5]),
        .R(1'b0));
  FDRE \p_highthreshold_read_reg_97_reg[6] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(\p_highthreshold_read_reg_97_reg[7]_0 [6]),
        .Q(p_highthreshold_read_reg_97[6]),
        .R(1'b0));
  FDRE \p_highthreshold_read_reg_97_reg[7] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(\p_highthreshold_read_reg_97_reg[7]_0 [7]),
        .Q(p_highthreshold_read_reg_97[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \p_lowthreshold_read_reg_92[7]_i_1 
       (.I0(Q[0]),
        .I1(low_threshold_c_empty_n),
        .I2(high_threshold_c_empty_n),
        .I3(xFCannyEdgeDetector_U0_ap_start),
        .I4(start_once_reg_reg_0),
        .I5(start_for_post_process_U0_full_n),
        .O(xFCannyEdgeDetector_U0_p_highthreshold_read));
  FDRE \p_lowthreshold_read_reg_92_reg[0] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(D[0]),
        .Q(p_lowthreshold_read_reg_92[0]),
        .R(1'b0));
  FDRE \p_lowthreshold_read_reg_92_reg[1] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(D[1]),
        .Q(p_lowthreshold_read_reg_92[1]),
        .R(1'b0));
  FDRE \p_lowthreshold_read_reg_92_reg[2] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(D[2]),
        .Q(p_lowthreshold_read_reg_92[2]),
        .R(1'b0));
  FDRE \p_lowthreshold_read_reg_92_reg[3] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(D[3]),
        .Q(p_lowthreshold_read_reg_92[3]),
        .R(1'b0));
  FDRE \p_lowthreshold_read_reg_92_reg[4] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(D[4]),
        .Q(p_lowthreshold_read_reg_92[4]),
        .R(1'b0));
  FDRE \p_lowthreshold_read_reg_92_reg[5] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(D[5]),
        .Q(p_lowthreshold_read_reg_92[5]),
        .R(1'b0));
  FDRE \p_lowthreshold_read_reg_92_reg[6] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(D[6]),
        .Q(p_lowthreshold_read_reg_92[6]),
        .R(1'b0));
  FDRE \p_lowthreshold_read_reg_92_reg[7] 
       (.C(ap_clk),
        .CE(xFCannyEdgeDetector_U0_p_highthreshold_read),
        .D(D[7]),
        .Q(p_lowthreshold_read_reg_92[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFCannyKernel_fu_80_n_12),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "xFCannyKernel" *) 
module design_1_Canny_accel_0_0_xFCannyKernel
   (D,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    internal_full_n_reg,
    ap_enable_reg_pp1_iter7_reg,
    SS,
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg,
    \ap_CS_fsm_reg[1]_1 ,
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg,
    internal_empty_n_reg,
    ap_enable_reg_pp0_iter1_reg,
    \tmp_56_i_reg_1524_reg[0] ,
    ap_clk,
    E,
    Q,
    grp_xFCannyKernel_fu_80_ap_start_reg_reg,
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done,
    strm_src_V_V_empty_n,
    strm_dst_V_V_full_n,
    ap_rst_n,
    grp_xFCannyKernel_fu_80_ap_start_reg,
    xFCannyEdgeDetector_U0_ap_start,
    start_once_reg_reg,
    start_for_post_process_U0_full_n,
    p_src_mat_V_V_dout,
    \low_threshold_read_reg_1274_reg[7] ,
    \high_threshold_read_reg_1279_reg[7] );
  output [1:0]D;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]internal_full_n_reg;
  output ap_enable_reg_pp1_iter7_reg;
  output [0:0]SS;
  output ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg;
  output \ap_CS_fsm_reg[1]_1 ;
  output ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg;
  output internal_empty_n_reg;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [1:0]\tmp_56_i_reg_1524_reg[0] ;
  input ap_clk;
  input [0:0]E;
  input [1:0]Q;
  input grp_xFCannyKernel_fu_80_ap_start_reg_reg;
  input ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done;
  input strm_src_V_V_empty_n;
  input strm_dst_V_V_full_n;
  input ap_rst_n;
  input grp_xFCannyKernel_fu_80_ap_start_reg;
  input xFCannyEdgeDetector_U0_ap_start;
  input start_once_reg_reg;
  input start_for_post_process_U0_full_n;
  input [7:0]p_src_mat_V_V_dout;
  input [7:0]\low_threshold_read_reg_1274_reg[7] ;
  input [7:0]\high_threshold_read_reg_1279_reg[7] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [15:1]\SRL_SIG_reg[0]_10 ;
  wire [15:1]\SRL_SIG_reg[0]_6 ;
  wire [10:1]\SRL_SIG_reg[1]_11 ;
  wire [10:1]\SRL_SIG_reg[1]_7 ;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp1_iter7_reg;
  wire ap_rst_n;
  wire ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done;
  wire ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg;
  wire ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg;
  wire [7:0]gaussian_mat_V_V_dout;
  wire gaussian_mat_V_V_empty_n;
  wire gaussian_mat_V_V_full_n;
  wire gradx1_mat_V_V_U_n_37;
  wire gradx1_mat_V_V_U_n_4;
  wire gradx1_mat_V_V_U_n_5;
  wire [15:0]gradx1_mat_V_V_dout;
  wire gradx1_mat_V_V_empty_n;
  wire gradx1_mat_V_V_full_n;
  wire [14:0]gradx2_mat_V_V_dout;
  wire gradx2_mat_V_V_empty_n;
  wire gradx2_mat_V_V_full_n;
  wire [15:0]gradx_mat_V_V_dout;
  wire gradx_mat_V_V_empty_n;
  wire gradx_mat_V_V_full_n;
  wire grady1_mat_V_V_U_n_37;
  wire grady1_mat_V_V_U_n_4;
  wire grady1_mat_V_V_U_n_5;
  wire [15:0]grady1_mat_V_V_dout;
  wire grady1_mat_V_V_empty_n;
  wire grady1_mat_V_V_full_n;
  wire [14:0]grady2_mat_V_V_dout;
  wire grady2_mat_V_V_empty_n;
  wire grady2_mat_V_V_full_n;
  wire grady_mat_V_V_U_n_3;
  wire [15:0]grady_mat_V_V_dout;
  wire grady_mat_V_V_full_n;
  wire grp_xFCannyKernel_fu_80_ap_ready;
  wire grp_xFCannyKernel_fu_80_ap_start_reg;
  wire grp_xFCannyKernel_fu_80_ap_start_reg_reg;
  wire [7:0]\high_threshold_read_reg_1279_reg[7] ;
  wire internal_empty_n_reg;
  wire [0:0]internal_full_n_reg;
  wire [7:0]\low_threshold_read_reg_1274_reg[7] ;
  wire [15:0]magnitude_mat_V_V_dout;
  wire magnitude_mat_V_V_empty_n;
  wire magnitude_mat_V_V_full_n;
  wire [7:0]p_highthreshold_c_dout;
  wire p_highthreshold_c_empty_n;
  wire p_highthreshold_c_full_n;
  wire [7:0]p_lowthreshold_c_dout;
  wire p_lowthreshold_c_empty_n;
  wire p_lowthreshold_c_full_n;
  wire [7:0]p_src_mat_V_V_dout;
  wire [7:1]phase_mat_V_V_dout;
  wire phase_mat_V_V_empty_n;
  wire phase_mat_V_V_full_n;
  wire push;
  wire sel_tmp2_reg_413;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_3;
  wire shiftReg_ce_4;
  wire show_ahead0;
  wire show_ahead1;
  wire start_for_post_process_U0_full_n;
  wire start_for_xFAngleKernel_U0_full_n;
  wire start_for_xFDuplicate_rows_U0_full_n;
  wire start_for_xFMagnitudeKernel_U0_full_n;
  wire start_for_xFSobel_U0_full_n;
  wire start_for_xFSuppression3x3_U0_full_n;
  wire start_for_xFSupprocq_U_n_6;
  wire start_once_reg;
  wire start_once_reg_1;
  wire start_once_reg_2;
  wire start_once_reg_reg;
  wire strm_dst_V_V_full_n;
  wire strm_src_V_V_empty_n;
  wire t_V_reg_328;
  wire t_V_reg_3280;
  wire [1:0]\tmp_56_i_reg_1524_reg[0] ;
  wire xFAngleKernel_U0_ap_ready;
  wire xFAngleKernel_U0_ap_start;
  wire xFAngleKernel_U0_n_3;
  wire [7:1]xFAngleKernel_U0_p_dst_V_V_din;
  wire xFAngleKernel_U0_p_src1_V_V_read;
  wire xFAverageGaussianMas_U0_n_19;
  wire xFAverageGaussianMas_U0_n_20;
  wire xFAverageGaussianMas_U0_n_7;
  wire xFAverageGaussianMas_U0_p_lowthreshold_out_write;
  wire [7:0]xFAverageGaussianMas_U0_p_out_mat_V_V_din;
  wire xFCannyEdgeDetector_U0_ap_start;
  wire xFDuplicate_rows_U0_ap_ready;
  wire xFDuplicate_rows_U0_ap_start;
  wire xFDuplicate_rows_U0_n_5;
  wire xFDuplicate_rows_U0_n_6;
  wire xFDuplicate_rows_U0_n_7;
  wire xFDuplicate_rows_U0_n_8;
  wire xFDuplicate_rows_U0_p_src_mat1_V_V_read;
  wire xFMagnitudeKernel_U0_ap_ready;
  wire xFMagnitudeKernel_U0_ap_start;
  wire [15:0]xFMagnitudeKernel_U0_p_dst_V_V_din;
  wire xFMagnitudeKernel_U0_p_dst_V_V_write;
  wire xFMagnitudeKernel_U0_p_src2_V_V_read;
  wire xFSobel_U0_ap_ready;
  wire xFSobel_U0_ap_start;
  wire xFSobel_U0_n_30;
  wire xFSobel_U0_n_4;
  wire xFSobel_U0_n_6;
  wire [15:0]xFSobel_U0_p_dst1_V_V_din;
  wire [15:0]xFSobel_U0_p_dst_V_V_din;
  wire xFSobel_U0_p_src_V_V_read;
  wire xFSuppression3x3_U0_ap_ready;
  wire xFSuppression3x3_U0_ap_start;
  wire xFSuppression3x3_U0_low_threshold_read;
  wire xFSuppression3x3_U0_n_10;
  wire xFSuppression3x3_U0_p_phase_mat_V_V_read;

  design_1_Canny_accel_0_0_fifo_w8_d2_A gaussian_mat_V_V_U
       (.D(gaussian_mat_V_V_dout),
        .E(shiftReg_ce_0),
        .Q(ap_CS_fsm_state2),
        .\SRL_SIG_reg[0][7] (xFAverageGaussianMas_U0_p_out_mat_V_V_din),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gaussian_mat_V_V_empty_n(gaussian_mat_V_V_empty_n),
        .gaussian_mat_V_V_full_n(gaussian_mat_V_V_full_n),
        .\mOutPtr_reg[0]_0 (xFAverageGaussianMas_U0_n_19),
        .\mOutPtr_reg[0]_1 (xFSobel_U0_n_30),
        .\mOutPtr_reg[0]_2 (SS),
        .xFSobel_U0_p_src_V_V_read(xFSobel_U0_p_src_V_V_read));
  design_1_Canny_accel_0_0_fifo_w16_d2_A gradx1_mat_V_V_U
       (.D({gradx1_mat_V_V_dout[15],gradx1_mat_V_V_dout[9:0]}),
        .Q(\SRL_SIG_reg[1]_7 ),
        .\SRL_SIG_reg[0][15] ({\SRL_SIG_reg[0]_6 [15],\SRL_SIG_reg[0]_6 [9:1]}),
        .\SRL_SIG_reg[0][15]_0 ({gradx_mat_V_V_dout[15],gradx_mat_V_V_dout[9:0]}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx1_mat_V_V_empty_n(gradx1_mat_V_V_empty_n),
        .gradx1_mat_V_V_full_n(gradx1_mat_V_V_full_n),
        .internal_empty_n_reg_0(xFDuplicate_rows_U0_n_5),
        .\mOutPtr_reg[0]_0 (gradx1_mat_V_V_U_n_5),
        .\mOutPtr_reg[1]_0 (gradx1_mat_V_V_U_n_4),
        .\mOutPtr_reg[1]_1 (SS),
        .p_src1_V_V_dout(gradx1_mat_V_V_U_n_37),
        .xFDuplicate_rows_U0_p_src_mat1_V_V_read(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .xFMagnitudeKernel_U0_p_src2_V_V_read(xFMagnitudeKernel_U0_p_src2_V_V_read));
  design_1_Canny_accel_0_0_fifo_w16_d2_A_2 gradx2_mat_V_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx2_mat_V_V_dout({gradx2_mat_V_V_dout[14],gradx2_mat_V_V_dout[9:0]}),
        .gradx2_mat_V_V_empty_n(gradx2_mat_V_V_empty_n),
        .gradx2_mat_V_V_full_n(gradx2_mat_V_V_full_n),
        .if_din({gradx_mat_V_V_dout[15],gradx_mat_V_V_dout[9:0]}),
        .internal_empty_n_reg_0(xFDuplicate_rows_U0_n_6),
        .\mOutPtr_reg[0]_0 (SS),
        .xFAngleKernel_U0_p_src1_V_V_read(xFAngleKernel_U0_p_src1_V_V_read),
        .xFDuplicate_rows_U0_p_src_mat1_V_V_read(xFDuplicate_rows_U0_p_src_mat1_V_V_read));
  design_1_Canny_accel_0_0_fifo_w16_d2_A_3 gradx_mat_V_V_U
       (.E(shiftReg_ce_4),
        .Q({xFSobel_U0_p_dst_V_V_din[15],xFSobel_U0_p_dst_V_V_din[9:0]}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx_mat_V_V_empty_n(gradx_mat_V_V_empty_n),
        .gradx_mat_V_V_full_n(gradx_mat_V_V_full_n),
        .if_din({gradx_mat_V_V_dout[15],gradx_mat_V_V_dout[9:0]}),
        .\mOutPtr_reg[0]_0 (xFSobel_U0_n_4),
        .\mOutPtr_reg[1]_0 (SS),
        .xFDuplicate_rows_U0_p_src_mat1_V_V_read(xFDuplicate_rows_U0_p_src_mat1_V_V_read));
  design_1_Canny_accel_0_0_fifo_w16_d2_A_4 grady1_mat_V_V_U
       (.D({grady1_mat_V_V_dout[15],grady1_mat_V_V_dout[9:0]}),
        .Q(\SRL_SIG_reg[1]_11 ),
        .\SRL_SIG_reg[0][15] ({\SRL_SIG_reg[0]_10 [15],\SRL_SIG_reg[0]_10 [9:1]}),
        .\SRL_SIG_reg[0][15]_0 ({grady_mat_V_V_dout[15],grady_mat_V_V_dout[9:0]}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grady1_mat_V_V_empty_n(grady1_mat_V_V_empty_n),
        .grady1_mat_V_V_full_n(grady1_mat_V_V_full_n),
        .internal_empty_n_reg_0(xFDuplicate_rows_U0_n_7),
        .\mOutPtr_reg[0]_0 (grady1_mat_V_V_U_n_5),
        .\mOutPtr_reg[1]_0 (grady1_mat_V_V_U_n_4),
        .\mOutPtr_reg[1]_1 (SS),
        .p_src2_V_V_dout(grady1_mat_V_V_U_n_37),
        .xFDuplicate_rows_U0_p_src_mat1_V_V_read(xFDuplicate_rows_U0_p_src_mat1_V_V_read),
        .xFMagnitudeKernel_U0_p_src2_V_V_read(xFMagnitudeKernel_U0_p_src2_V_V_read));
  design_1_Canny_accel_0_0_fifo_w16_d2_A_5 grady2_mat_V_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grady2_mat_V_V_dout({grady2_mat_V_V_dout[14],grady2_mat_V_V_dout[9:0]}),
        .grady2_mat_V_V_empty_n(grady2_mat_V_V_empty_n),
        .grady2_mat_V_V_full_n(grady2_mat_V_V_full_n),
        .if_din({grady_mat_V_V_dout[15],grady_mat_V_V_dout[9:0]}),
        .internal_empty_n_reg_0(xFDuplicate_rows_U0_n_8),
        .\mOutPtr_reg[0]_0 (SS),
        .xFAngleKernel_U0_p_src1_V_V_read(xFAngleKernel_U0_p_src1_V_V_read),
        .xFDuplicate_rows_U0_p_src_mat1_V_V_read(xFDuplicate_rows_U0_p_src_mat1_V_V_read));
  design_1_Canny_accel_0_0_fifo_w16_d2_A_6 grady_mat_V_V_U
       (.E(shiftReg_ce_3),
        .Q({xFSobel_U0_p_dst1_V_V_din[15],xFSobel_U0_p_dst1_V_V_din[9:0]}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx1_mat_V_V_full_n(gradx1_mat_V_V_full_n),
        .gradx2_mat_V_V_full_n(gradx2_mat_V_V_full_n),
        .gradx_mat_V_V_empty_n(gradx_mat_V_V_empty_n),
        .grady1_mat_V_V_full_n(grady1_mat_V_V_full_n),
        .grady2_mat_V_V_full_n(grady2_mat_V_V_full_n),
        .grady_mat_V_V_full_n(grady_mat_V_V_full_n),
        .if_din({grady_mat_V_V_dout[15],grady_mat_V_V_dout[9:0]}),
        .internal_empty_n_reg_0(grady_mat_V_V_U_n_3),
        .\mOutPtr_reg[0]_0 (xFSobel_U0_n_6),
        .\mOutPtr_reg[0]_1 (SS),
        .xFDuplicate_rows_U0_p_src_mat1_V_V_read(xFDuplicate_rows_U0_p_src_mat1_V_V_read));
  design_1_Canny_accel_0_0_fifo_w16_d3840_A magnitude_mat_V_V_U
       (.CO(show_ahead1),
        .Q(magnitude_mat_V_V_dout),
        .WEA(xFMagnitudeKernel_U0_p_dst_V_V_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SS),
        .full_n_reg_0(xFSuppression3x3_U0_n_10),
        .magnitude_mat_V_V_empty_n(magnitude_mat_V_V_empty_n),
        .magnitude_mat_V_V_full_n(magnitude_mat_V_V_full_n),
        .p_dst_V_V_din(xFMagnitudeKernel_U0_p_dst_V_V_din),
        .push(push),
        .show_ahead0(show_ahead0),
        .xFSuppression3x3_U0_p_phase_mat_V_V_read(xFSuppression3x3_U0_p_phase_mat_V_V_read));
  design_1_Canny_accel_0_0_fifo_w8_d5_A p_highthreshold_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\high_threshold_read_reg_1279_reg[7] (\high_threshold_read_reg_1279_reg[7] ),
        .\mOutPtr_reg[0]_0 (SS),
        .out(p_highthreshold_c_dout),
        .p_highthreshold_c_empty_n(p_highthreshold_c_empty_n),
        .p_highthreshold_c_full_n(p_highthreshold_c_full_n),
        .xFAverageGaussianMas_U0_p_lowthreshold_out_write(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .xFSuppression3x3_U0_low_threshold_read(xFSuppression3x3_U0_low_threshold_read));
  design_1_Canny_accel_0_0_fifo_w8_d5_A_7 p_lowthreshold_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\low_threshold_read_reg_1274_reg[7] (\low_threshold_read_reg_1274_reg[7] ),
        .\mOutPtr_reg[0]_0 (SS),
        .out(p_lowthreshold_c_dout),
        .p_lowthreshold_c_empty_n(p_lowthreshold_c_empty_n),
        .p_lowthreshold_c_full_n(p_lowthreshold_c_full_n),
        .xFAverageGaussianMas_U0_p_lowthreshold_out_write(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .xFSuppression3x3_U0_low_threshold_read(xFSuppression3x3_U0_low_threshold_read));
  design_1_Canny_accel_0_0_fifo_w8_d2_A_8 phase_mat_V_V_U
       (.D({xFAngleKernel_U0_p_dst_V_V_din[7],sel_tmp2_reg_413,xFAngleKernel_U0_p_dst_V_V_din[5],xFAngleKernel_U0_p_dst_V_V_din[3:1]}),
        .E(shiftReg_ce),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[0]_0 (xFAngleKernel_U0_n_3),
        .\mOutPtr_reg[0]_1 (SS),
        .p_phase_mat_V_V_dout({phase_mat_V_V_dout[7:5],phase_mat_V_V_dout[3:1]}),
        .phase_mat_V_V_empty_n(phase_mat_V_V_empty_n),
        .phase_mat_V_V_full_n(phase_mat_V_V_full_n),
        .xFSuppression3x3_U0_p_phase_mat_V_V_read(xFSuppression3x3_U0_p_phase_mat_V_V_read));
  design_1_Canny_accel_0_0_start_for_xFAnglercU start_for_xFAnglercU_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[1]_0 (SS),
        .start_for_xFAngleKernel_U0_full_n(start_for_xFAngleKernel_U0_full_n),
        .start_for_xFMagnitudeKernel_U0_full_n(start_for_xFMagnitudeKernel_U0_full_n),
        .start_once_reg(start_once_reg_1),
        .xFAngleKernel_U0_ap_ready(xFAngleKernel_U0_ap_ready),
        .xFAngleKernel_U0_ap_start(xFAngleKernel_U0_ap_start),
        .xFDuplicate_rows_U0_ap_start(xFDuplicate_rows_U0_ap_start));
  design_1_Canny_accel_0_0_start_for_xFDuplipcA start_for_xFDuplipcA_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[1]_0 (SS),
        .start_for_xFDuplicate_rows_U0_full_n(start_for_xFDuplicate_rows_U0_full_n),
        .start_once_reg(start_once_reg_2),
        .xFDuplicate_rows_U0_ap_ready(xFDuplicate_rows_U0_ap_ready),
        .xFDuplicate_rows_U0_ap_start(xFDuplicate_rows_U0_ap_start),
        .xFSobel_U0_ap_start(xFSobel_U0_ap_start));
  design_1_Canny_accel_0_0_start_for_xFMagniqcK start_for_xFMagniqcK_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[0]_0 (SS),
        .start_for_xFAngleKernel_U0_full_n(start_for_xFAngleKernel_U0_full_n),
        .start_for_xFMagnitudeKernel_U0_full_n(start_for_xFMagnitudeKernel_U0_full_n),
        .start_once_reg(start_once_reg_1),
        .xFDuplicate_rows_U0_ap_start(xFDuplicate_rows_U0_ap_start),
        .xFMagnitudeKernel_U0_ap_ready(xFMagnitudeKernel_U0_ap_ready),
        .xFMagnitudeKernel_U0_ap_start(xFMagnitudeKernel_U0_ap_start));
  design_1_Canny_accel_0_0_start_for_xFSobelncg start_for_xFSobelncg_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[0]_0 (start_for_xFSupprocq_U_n_6),
        .\mOutPtr_reg[0]_1 (SS),
        .\mOutPtr_reg[1]_0 (xFAverageGaussianMas_U0_n_20),
        .start_for_xFSobel_U0_full_n(start_for_xFSobel_U0_full_n),
        .start_once_reg(start_once_reg),
        .xFSobel_U0_ap_ready(xFSobel_U0_ap_ready),
        .xFSobel_U0_ap_start(xFSobel_U0_ap_start));
  design_1_Canny_accel_0_0_start_for_xFSupprocq start_for_xFSupprocq_U
       (.E(t_V_reg_3280),
        .Q(xFAverageGaussianMas_U0_n_7),
        .SR(t_V_reg_328),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_xFCannyKernel_fu_80_ap_start_reg(grp_xFCannyKernel_fu_80_ap_start_reg),
        .grp_xFCannyKernel_fu_80_ap_start_reg_reg(start_for_xFSupprocq_U_n_6),
        .\mOutPtr_reg[0]_0 (SS),
        .p_highthreshold_c_full_n(p_highthreshold_c_full_n),
        .p_lowthreshold_c_full_n(p_lowthreshold_c_full_n),
        .start_for_xFSobel_U0_full_n(start_for_xFSobel_U0_full_n),
        .start_for_xFSuppression3x3_U0_full_n(start_for_xFSuppression3x3_U0_full_n),
        .start_once_reg(start_once_reg),
        .xFAverageGaussianMas_U0_p_lowthreshold_out_write(xFAverageGaussianMas_U0_p_lowthreshold_out_write),
        .xFSuppression3x3_U0_ap_ready(xFSuppression3x3_U0_ap_ready),
        .xFSuppression3x3_U0_ap_start(xFSuppression3x3_U0_ap_start));
  design_1_Canny_accel_0_0_xFAngleKernel xFAngleKernel_U0
       (.D({xFAngleKernel_U0_p_dst_V_V_din[7],sel_tmp2_reg_413,xFAngleKernel_U0_p_dst_V_V_din[5],xFAngleKernel_U0_p_dst_V_V_din[3:1]}),
        .E(shiftReg_ce),
        .\ap_CS_fsm_reg[1]_0 (SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\exitcond_reg_348_pp0_iter7_reg_reg[0]_0 (xFAngleKernel_U0_n_3),
        .gradx2_mat_V_V_empty_n(gradx2_mat_V_V_empty_n),
        .grady2_mat_V_V_empty_n(grady2_mat_V_V_empty_n),
        .p_src1_V_V_dout({gradx2_mat_V_V_dout[14],gradx2_mat_V_V_dout[9:0]}),
        .p_src2_V_V_dout({grady2_mat_V_V_dout[14],grady2_mat_V_V_dout[9:0]}),
        .phase_mat_V_V_full_n(phase_mat_V_V_full_n),
        .xFAngleKernel_U0_ap_ready(xFAngleKernel_U0_ap_ready),
        .xFAngleKernel_U0_ap_start(xFAngleKernel_U0_ap_start),
        .xFAngleKernel_U0_p_src1_V_V_read(xFAngleKernel_U0_p_src1_V_V_read));
  design_1_Canny_accel_0_0_xFAverageGaussianMas xFAverageGaussianMas_U0
       (.E(E),
        .Q(Q[1]),
        .SR(t_V_reg_328),
        .\ap_CS_fsm_reg[0]_0 (xFAverageGaussianMas_U0_n_7),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[1]_2 (t_V_reg_3280),
        .\ap_CS_fsm_reg[7]_0 (xFAverageGaussianMas_U0_p_out_mat_V_V_din),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp1_iter5_reg_0(SS),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg(ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg),
        .ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg_0(\ap_CS_fsm_reg[1] ),
        .gaussian_mat_V_V_full_n(gaussian_mat_V_V_full_n),
        .grp_xFCannyKernel_fu_80_ap_ready(grp_xFCannyKernel_fu_80_ap_ready),
        .grp_xFCannyKernel_fu_80_ap_start_reg(grp_xFCannyKernel_fu_80_ap_start_reg),
        .grp_xFCannyKernel_fu_80_ap_start_reg_reg(grp_xFCannyKernel_fu_80_ap_start_reg_reg),
        .internal_full_n_reg(shiftReg_ce_0),
        .p_src_mat_V_V_dout(p_src_mat_V_V_dout),
        .start_for_xFSobel_U0_full_n(start_for_xFSobel_U0_full_n),
        .start_for_xFSuppression3x3_U0_full_n(start_for_xFSuppression3x3_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(xFAverageGaussianMas_U0_n_20),
        .strm_src_V_V_empty_n(strm_src_V_V_empty_n),
        .\tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0 (xFAverageGaussianMas_U0_n_19),
        .xFAverageGaussianMas_U0_p_lowthreshold_out_write(xFAverageGaussianMas_U0_p_lowthreshold_out_write));
  design_1_Canny_accel_0_0_xFDuplicate_rows xFDuplicate_rows_U0
       (.\ap_CS_fsm_reg[1]_0 (SS),
        .\ap_CS_fsm_reg[2]_0 (xFDuplicate_rows_U0_n_5),
        .\ap_CS_fsm_reg[2]_1 (xFDuplicate_rows_U0_n_6),
        .\ap_CS_fsm_reg[2]_2 (xFDuplicate_rows_U0_n_7),
        .\ap_CS_fsm_reg[2]_3 (xFDuplicate_rows_U0_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grady_mat_V_V_U_n_3),
        .ap_rst_n(ap_rst_n),
        .gradx1_mat_V_V_full_n(gradx1_mat_V_V_full_n),
        .gradx2_mat_V_V_full_n(gradx2_mat_V_V_full_n),
        .grady1_mat_V_V_full_n(grady1_mat_V_V_full_n),
        .grady2_mat_V_V_full_n(grady2_mat_V_V_full_n),
        .start_for_xFAngleKernel_U0_full_n(start_for_xFAngleKernel_U0_full_n),
        .start_for_xFMagnitudeKernel_U0_full_n(start_for_xFMagnitudeKernel_U0_full_n),
        .start_once_reg(start_once_reg_1),
        .xFDuplicate_rows_U0_ap_ready(xFDuplicate_rows_U0_ap_ready),
        .xFDuplicate_rows_U0_ap_start(xFDuplicate_rows_U0_ap_start),
        .xFDuplicate_rows_U0_p_src_mat1_V_V_read(xFDuplicate_rows_U0_p_src_mat1_V_V_read));
  design_1_Canny_accel_0_0_xFMagnitudeKernel xFMagnitudeKernel_U0
       (.CO(show_ahead1),
        .D({gradx1_mat_V_V_dout[15],gradx1_mat_V_V_dout[9:0]}),
        .Q(\SRL_SIG_reg[1]_7 ),
        .WEA(xFMagnitudeKernel_U0_p_dst_V_V_write),
        .\ap_CS_fsm_reg[0]_0 (SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx1_mat_V_V_empty_n(gradx1_mat_V_V_empty_n),
        .grady1_mat_V_V_empty_n(grady1_mat_V_V_empty_n),
        .magnitude_mat_V_V_full_n(magnitude_mat_V_V_full_n),
        .p_dst_V_V_din(xFMagnitudeKernel_U0_p_dst_V_V_din),
        .p_src1_V_V_dout(gradx1_mat_V_V_U_n_37),
        .p_src2_V_V_dout(grady1_mat_V_V_U_n_37),
        .push(push),
        .show_ahead0(show_ahead0),
        .\tmp_22_reg_238_reg[15]_0 ({\SRL_SIG_reg[0]_6 [15],\SRL_SIG_reg[0]_6 [9:1]}),
        .\tmp_22_reg_238_reg[3]_0 (gradx1_mat_V_V_U_n_4),
        .\tmp_22_reg_238_reg[3]_1 (gradx1_mat_V_V_U_n_5),
        .\tmp_V_13_reg_232_reg[15]_0 ({grady1_mat_V_V_dout[15],grady1_mat_V_V_dout[9:0]}),
        .\tmp_s_reg_243_reg[15]_0 ({\SRL_SIG_reg[0]_10 [15],\SRL_SIG_reg[0]_10 [9:1]}),
        .\tmp_s_reg_243_reg[15]_1 (\SRL_SIG_reg[1]_11 ),
        .\tmp_s_reg_243_reg[3]_0 (grady1_mat_V_V_U_n_4),
        .\tmp_s_reg_243_reg[3]_1 (grady1_mat_V_V_U_n_5),
        .xFMagnitudeKernel_U0_ap_ready(xFMagnitudeKernel_U0_ap_ready),
        .xFMagnitudeKernel_U0_ap_start(xFMagnitudeKernel_U0_ap_start),
        .xFMagnitudeKernel_U0_p_src2_V_V_read(xFMagnitudeKernel_U0_p_src2_V_V_read));
  design_1_Canny_accel_0_0_xFSobel xFSobel_U0
       (.E(shiftReg_ce_4),
        .Q(ap_CS_fsm_state2),
        .\ap_CS_fsm_reg[3] (xFSobel_U0_n_30),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter4_reg(SS),
        .ap_rst_n(ap_rst_n),
        .gaussian_mat_V_V_empty_n(gaussian_mat_V_V_empty_n),
        .gradx_mat_V_V_full_n(gradx_mat_V_V_full_n),
        .grady_mat_V_V_full_n(grady_mat_V_V_full_n),
        .internal_full_n_reg(shiftReg_ce_3),
        .p_dst1_V_V_din({xFSobel_U0_p_dst1_V_V_din[15],xFSobel_U0_p_dst1_V_V_din[9:0]}),
        .p_dst_V_V_din({xFSobel_U0_p_dst_V_V_din[15],xFSobel_U0_p_dst_V_V_din[9:0]}),
        .p_src_V_V_dout(gaussian_mat_V_V_dout),
        .start_for_xFDuplicate_rows_U0_full_n(start_for_xFDuplicate_rows_U0_full_n),
        .start_once_reg(start_once_reg_2),
        .\tmp_20_reg_1153_pp1_iter7_reg_reg[0] (xFSobel_U0_n_4),
        .\tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0 (xFSobel_U0_n_6),
        .xFSobel_U0_ap_ready(xFSobel_U0_ap_ready),
        .xFSobel_U0_ap_start(xFSobel_U0_ap_start),
        .xFSobel_U0_p_src_V_V_read(xFSobel_U0_p_src_V_V_read));
  design_1_Canny_accel_0_0_xFSuppression3x3 xFSuppression3x3_U0
       (.D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[5]_0 (xFSuppression3x3_U0_n_10),
        .\ap_CS_fsm_reg[5]_1 (xFSuppression3x3_U0_p_phase_mat_V_V_read),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(grp_xFCannyKernel_fu_80_ap_start_reg_reg),
        .ap_enable_reg_pp1_iter4_reg_0(SS),
        .ap_enable_reg_pp1_iter7_reg_0(ap_enable_reg_pp1_iter7_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done(ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done),
        .ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg(ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg),
        .grp_xFCannyKernel_fu_80_ap_ready(grp_xFCannyKernel_fu_80_ap_ready),
        .high_threshold_dout(p_highthreshold_c_dout),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n_reg(internal_full_n_reg),
        .low_threshold_dout(p_lowthreshold_c_dout),
        .magnitude_mat_V_V_empty_n(magnitude_mat_V_V_empty_n),
        .p_highthreshold_c_empty_n(p_highthreshold_c_empty_n),
        .p_lowthreshold_c_empty_n(p_lowthreshold_c_empty_n),
        .p_magnitude_mat_V_V_dout(magnitude_mat_V_V_dout),
        .p_phase_mat_V_V_dout({phase_mat_V_V_dout[7:5],phase_mat_V_V_dout[3:1]}),
        .phase_mat_V_V_empty_n(phase_mat_V_V_empty_n),
        .start_for_post_process_U0_full_n(start_for_post_process_U0_full_n),
        .start_once_reg_reg(start_once_reg_reg),
        .strm_dst_V_V_full_n(strm_dst_V_V_full_n),
        .\tmp_56_i_reg_1524_reg[0]_0 (\tmp_56_i_reg_1524_reg[0] ),
        .xFCannyEdgeDetector_U0_ap_start(xFCannyEdgeDetector_U0_ap_start),
        .xFSuppression3x3_U0_ap_ready(xFSuppression3x3_U0_ap_ready),
        .xFSuppression3x3_U0_ap_start(xFSuppression3x3_U0_ap_start),
        .xFSuppression3x3_U0_low_threshold_read(xFSuppression3x3_U0_low_threshold_read));
endmodule

(* ORIG_REF_NAME = "xFDuplicate_rows" *) 
module design_1_Canny_accel_0_0_xFDuplicate_rows
   (start_once_reg,
    xFDuplicate_rows_U0_ap_ready,
    xFDuplicate_rows_U0_p_src_mat1_V_V_read,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm_reg[2]_3 ,
    \ap_CS_fsm_reg[1]_0 ,
    ap_clk,
    ap_rst_n,
    xFDuplicate_rows_U0_ap_start,
    start_for_xFMagnitudeKernel_U0_full_n,
    start_for_xFAngleKernel_U0_full_n,
    ap_enable_reg_pp0_iter1_reg_0,
    gradx1_mat_V_V_full_n,
    gradx2_mat_V_V_full_n,
    grady1_mat_V_V_full_n,
    grady2_mat_V_V_full_n);
  output start_once_reg;
  output xFDuplicate_rows_U0_ap_ready;
  output xFDuplicate_rows_U0_p_src_mat1_V_V_read;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output \ap_CS_fsm_reg[2]_2 ;
  output \ap_CS_fsm_reg[2]_3 ;
  input \ap_CS_fsm_reg[1]_0 ;
  input ap_clk;
  input ap_rst_n;
  input xFDuplicate_rows_U0_ap_start;
  input start_for_xFMagnitudeKernel_U0_full_n;
  input start_for_xFAngleKernel_U0_full_n;
  input ap_enable_reg_pp0_iter1_reg_0;
  input gradx1_mat_V_V_full_n;
  input gradx2_mat_V_V_full_n;
  input grady1_mat_V_V_full_n;
  input grady2_mat_V_V_full_n;

  wire \ap_CS_fsm[2]_i_3__0_n_2 ;
  wire \ap_CS_fsm[3]_i_2__0_n_2 ;
  wire \ap_CS_fsm[3]_i_3__0_n_2 ;
  wire \ap_CS_fsm[3]_i_5_n_2 ;
  wire \ap_CS_fsm[3]_i_6_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg[2]_3 ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__5_n_2;
  wire ap_enable_reg_pp0_iter1_i_1__6_n_2;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_rst_n;
  wire [10:0]col_V_fu_218_p2;
  wire \exitcond_reg_233[0]_i_1_n_2 ;
  wire \exitcond_reg_233_reg_n_2_[0] ;
  wire gradx1_mat_V_V_full_n;
  wire gradx2_mat_V_V_full_n;
  wire grady1_mat_V_V_full_n;
  wire grady2_mat_V_V_full_n;
  wire [9:0]row_V_fu_206_p2;
  wire [9:0]row_V_reg_228;
  wire \row_V_reg_228[9]_i_2_n_2 ;
  wire start_for_xFAngleKernel_U0_full_n;
  wire start_for_xFMagnitudeKernel_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_2;
  wire t_V_1_reg_189;
  wire t_V_1_reg_1890;
  wire \t_V_1_reg_189[10]_i_4_n_2 ;
  wire [10:0]t_V_1_reg_189_reg__0;
  wire t_V_reg_178;
  wire \t_V_reg_178_reg_n_2_[0] ;
  wire \t_V_reg_178_reg_n_2_[1] ;
  wire \t_V_reg_178_reg_n_2_[2] ;
  wire \t_V_reg_178_reg_n_2_[3] ;
  wire \t_V_reg_178_reg_n_2_[4] ;
  wire \t_V_reg_178_reg_n_2_[5] ;
  wire \t_V_reg_178_reg_n_2_[6] ;
  wire \t_V_reg_178_reg_n_2_[7] ;
  wire \t_V_reg_178_reg_n_2_[8] ;
  wire \t_V_reg_178_reg_n_2_[9] ;
  wire xFDuplicate_rows_U0_ap_ready;
  wire xFDuplicate_rows_U0_ap_start;
  wire xFDuplicate_rows_U0_p_src_mat1_V_V_read;

  LUT6 #(
    .INIT(64'hBBBBBFFFAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(xFDuplicate_rows_U0_ap_ready),
        .I1(xFDuplicate_rows_U0_ap_start),
        .I2(start_for_xFMagnitudeKernel_U0_full_n),
        .I3(start_for_xFAngleKernel_U0_full_n),
        .I4(start_once_reg),
        .I5(\ap_CS_fsm_reg_n_2_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_3__0_n_2 ),
        .I2(\t_V_reg_178_reg_n_2_[9] ),
        .I3(\t_V_reg_178_reg_n_2_[4] ),
        .I4(\t_V_reg_178_reg_n_2_[6] ),
        .I5(\t_V_reg_178_reg_n_2_[2] ),
        .O(xFDuplicate_rows_U0_ap_ready));
  LUT6 #(
    .INIT(64'hEEEEEAAAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state5),
        .I1(xFDuplicate_rows_U0_ap_start),
        .I2(start_for_xFMagnitudeKernel_U0_full_n),
        .I3(start_for_xFAngleKernel_U0_full_n),
        .I4(start_once_reg),
        .I5(\ap_CS_fsm_reg_n_2_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hFEFFF0F0)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_2 ),
        .I1(\ap_CS_fsm[3]_i_3__0_n_2 ),
        .I2(ap_enable_reg_pp0_iter00),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAAAAAA)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_3__0_n_2 ),
        .I2(\t_V_reg_178_reg_n_2_[9] ),
        .I3(\t_V_reg_178_reg_n_2_[4] ),
        .I4(\t_V_reg_178_reg_n_2_[6] ),
        .I5(\t_V_reg_178_reg_n_2_[2] ),
        .O(ap_enable_reg_pp0_iter00));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(\t_V_reg_178_reg_n_2_[1] ),
        .I1(\t_V_reg_178_reg_n_2_[0] ),
        .I2(\t_V_reg_178_reg_n_2_[5] ),
        .I3(\t_V_reg_178_reg_n_2_[7] ),
        .I4(\t_V_reg_178_reg_n_2_[3] ),
        .I5(\t_V_reg_178_reg_n_2_[8] ),
        .O(\ap_CS_fsm[2]_i_3__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_2 ),
        .I1(\ap_CS_fsm[3]_i_3__0_n_2 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(\exitcond_reg_233_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(\ap_CS_fsm[3]_i_2__0_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(t_V_1_reg_189_reg__0[1]),
        .I1(t_V_1_reg_189_reg__0[8]),
        .I2(t_V_1_reg_189_reg__0[2]),
        .I3(\ap_CS_fsm[3]_i_5_n_2 ),
        .I4(\ap_CS_fsm[3]_i_6_n_2 ),
        .O(\ap_CS_fsm[3]_i_3__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(t_V_1_reg_189_reg__0[9]),
        .I1(t_V_1_reg_189_reg__0[0]),
        .I2(t_V_1_reg_189_reg__0[4]),
        .I3(t_V_1_reg_189_reg__0[3]),
        .O(\ap_CS_fsm[3]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(t_V_1_reg_189_reg__0[7]),
        .I1(t_V_1_reg_189_reg__0[6]),
        .I2(t_V_1_reg_189_reg__0[10]),
        .I3(t_V_1_reg_189_reg__0[5]),
        .O(\ap_CS_fsm[3]_i_6_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEFEFEF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(\ap_CS_fsm[3]_i_2__0_n_2 ),
        .I1(\ap_CS_fsm[3]_i_3__0_n_2 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__5_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__5_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4E440A0000000000)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(\ap_CS_fsm[3]_i_2__0_n_2 ),
        .I1(\ap_CS_fsm[3]_i_3__0_n_2 ),
        .I2(ap_enable_reg_pp0_iter00),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__6_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__6_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8ABA)) 
    \exitcond_reg_233[0]_i_1 
       (.I0(\exitcond_reg_233_reg_n_2_[0] ),
        .I1(\ap_CS_fsm[3]_i_2__0_n_2 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_3__0_n_2 ),
        .O(\exitcond_reg_233[0]_i_1_n_2 ));
  FDRE \exitcond_reg_233_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_233[0]_i_1_n_2 ),
        .Q(\exitcond_reg_233_reg_n_2_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    internal_empty_n_i_2__1
       (.I0(\ap_CS_fsm[3]_i_2__0_n_2 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(\exitcond_reg_233_reg_n_2_[0] ),
        .I4(gradx1_mat_V_V_full_n),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    internal_empty_n_i_2__2
       (.I0(\ap_CS_fsm[3]_i_2__0_n_2 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(\exitcond_reg_233_reg_n_2_[0] ),
        .I4(gradx2_mat_V_V_full_n),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    internal_empty_n_i_2__3
       (.I0(\ap_CS_fsm[3]_i_2__0_n_2 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(\exitcond_reg_233_reg_n_2_[0] ),
        .I4(grady1_mat_V_V_full_n),
        .O(\ap_CS_fsm_reg[2]_2 ));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    internal_empty_n_i_2__4
       (.I0(\ap_CS_fsm[3]_i_2__0_n_2 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(\exitcond_reg_233_reg_n_2_[0] ),
        .I4(grady2_mat_V_V_full_n),
        .O(\ap_CS_fsm_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mOutPtr[1]_i_3__0 
       (.I0(\exitcond_reg_233_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2__0_n_2 ),
        .O(xFDuplicate_rows_U0_p_src_mat1_V_V_read));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_228[0]_i_1 
       (.I0(\t_V_reg_178_reg_n_2_[0] ),
        .O(row_V_fu_206_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_reg_228[1]_i_1 
       (.I0(\t_V_reg_178_reg_n_2_[0] ),
        .I1(\t_V_reg_178_reg_n_2_[1] ),
        .O(row_V_fu_206_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_V_reg_228[2]_i_1 
       (.I0(\t_V_reg_178_reg_n_2_[2] ),
        .I1(\t_V_reg_178_reg_n_2_[0] ),
        .I2(\t_V_reg_178_reg_n_2_[1] ),
        .O(row_V_fu_206_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_V_reg_228[3]_i_1 
       (.I0(\t_V_reg_178_reg_n_2_[3] ),
        .I1(\t_V_reg_178_reg_n_2_[1] ),
        .I2(\t_V_reg_178_reg_n_2_[0] ),
        .I3(\t_V_reg_178_reg_n_2_[2] ),
        .O(row_V_fu_206_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_V_reg_228[4]_i_1 
       (.I0(\t_V_reg_178_reg_n_2_[4] ),
        .I1(\t_V_reg_178_reg_n_2_[2] ),
        .I2(\t_V_reg_178_reg_n_2_[0] ),
        .I3(\t_V_reg_178_reg_n_2_[1] ),
        .I4(\t_V_reg_178_reg_n_2_[3] ),
        .O(row_V_fu_206_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_reg_228[5]_i_1 
       (.I0(\t_V_reg_178_reg_n_2_[3] ),
        .I1(\t_V_reg_178_reg_n_2_[1] ),
        .I2(\t_V_reg_178_reg_n_2_[0] ),
        .I3(\t_V_reg_178_reg_n_2_[2] ),
        .I4(\t_V_reg_178_reg_n_2_[4] ),
        .I5(\t_V_reg_178_reg_n_2_[5] ),
        .O(row_V_fu_206_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_reg_228[6]_i_1 
       (.I0(\t_V_reg_178_reg_n_2_[6] ),
        .I1(\row_V_reg_228[9]_i_2_n_2 ),
        .O(row_V_fu_206_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_V_reg_228[7]_i_1 
       (.I0(\t_V_reg_178_reg_n_2_[7] ),
        .I1(\row_V_reg_228[9]_i_2_n_2 ),
        .I2(\t_V_reg_178_reg_n_2_[6] ),
        .O(row_V_fu_206_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_V_reg_228[8]_i_1 
       (.I0(\t_V_reg_178_reg_n_2_[8] ),
        .I1(\t_V_reg_178_reg_n_2_[6] ),
        .I2(\row_V_reg_228[9]_i_2_n_2 ),
        .I3(\t_V_reg_178_reg_n_2_[7] ),
        .O(row_V_fu_206_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_V_reg_228[9]_i_1 
       (.I0(\t_V_reg_178_reg_n_2_[9] ),
        .I1(\t_V_reg_178_reg_n_2_[7] ),
        .I2(\row_V_reg_228[9]_i_2_n_2 ),
        .I3(\t_V_reg_178_reg_n_2_[6] ),
        .I4(\t_V_reg_178_reg_n_2_[8] ),
        .O(row_V_fu_206_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_V_reg_228[9]_i_2 
       (.I0(\t_V_reg_178_reg_n_2_[5] ),
        .I1(\t_V_reg_178_reg_n_2_[4] ),
        .I2(\t_V_reg_178_reg_n_2_[2] ),
        .I3(\t_V_reg_178_reg_n_2_[0] ),
        .I4(\t_V_reg_178_reg_n_2_[1] ),
        .I5(\t_V_reg_178_reg_n_2_[3] ),
        .O(\row_V_reg_228[9]_i_2_n_2 ));
  FDRE \row_V_reg_228_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_206_p2[0]),
        .Q(row_V_reg_228[0]),
        .R(1'b0));
  FDRE \row_V_reg_228_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_206_p2[1]),
        .Q(row_V_reg_228[1]),
        .R(1'b0));
  FDRE \row_V_reg_228_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_206_p2[2]),
        .Q(row_V_reg_228[2]),
        .R(1'b0));
  FDRE \row_V_reg_228_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_206_p2[3]),
        .Q(row_V_reg_228[3]),
        .R(1'b0));
  FDRE \row_V_reg_228_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_206_p2[4]),
        .Q(row_V_reg_228[4]),
        .R(1'b0));
  FDRE \row_V_reg_228_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_206_p2[5]),
        .Q(row_V_reg_228[5]),
        .R(1'b0));
  FDRE \row_V_reg_228_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_206_p2[6]),
        .Q(row_V_reg_228[6]),
        .R(1'b0));
  FDRE \row_V_reg_228_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_206_p2[7]),
        .Q(row_V_reg_228[7]),
        .R(1'b0));
  FDRE \row_V_reg_228_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_206_p2[8]),
        .Q(row_V_reg_228[8]),
        .R(1'b0));
  FDRE \row_V_reg_228_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_206_p2[9]),
        .Q(row_V_reg_228[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54444444)) 
    start_once_reg_i_1__1
       (.I0(xFDuplicate_rows_U0_ap_ready),
        .I1(start_once_reg),
        .I2(start_for_xFAngleKernel_U0_full_n),
        .I3(start_for_xFMagnitudeKernel_U0_full_n),
        .I4(xFDuplicate_rows_U0_ap_start),
        .O(start_once_reg_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_2),
        .Q(start_once_reg),
        .R(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_189[0]_i_1 
       (.I0(t_V_1_reg_189_reg__0[0]),
        .O(col_V_fu_218_p2[0]));
  LUT5 #(
    .INIT(32'hFF7F0000)) 
    \t_V_1_reg_189[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_3__0_n_2 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2__0_n_2 ),
        .I4(ap_enable_reg_pp0_iter00),
        .O(t_V_1_reg_189));
  LUT4 #(
    .INIT(16'h0080)) 
    \t_V_1_reg_189[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_3__0_n_2 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2__0_n_2 ),
        .O(t_V_1_reg_1890));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_1_reg_189[10]_i_3 
       (.I0(t_V_1_reg_189_reg__0[10]),
        .I1(t_V_1_reg_189_reg__0[8]),
        .I2(t_V_1_reg_189_reg__0[6]),
        .I3(\t_V_1_reg_189[10]_i_4_n_2 ),
        .I4(t_V_1_reg_189_reg__0[7]),
        .I5(t_V_1_reg_189_reg__0[9]),
        .O(col_V_fu_218_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_1_reg_189[10]_i_4 
       (.I0(t_V_1_reg_189_reg__0[5]),
        .I1(t_V_1_reg_189_reg__0[4]),
        .I2(t_V_1_reg_189_reg__0[2]),
        .I3(t_V_1_reg_189_reg__0[0]),
        .I4(t_V_1_reg_189_reg__0[1]),
        .I5(t_V_1_reg_189_reg__0[3]),
        .O(\t_V_1_reg_189[10]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_189[1]_i_1 
       (.I0(t_V_1_reg_189_reg__0[0]),
        .I1(t_V_1_reg_189_reg__0[1]),
        .O(col_V_fu_218_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_1_reg_189[2]_i_1 
       (.I0(t_V_1_reg_189_reg__0[2]),
        .I1(t_V_1_reg_189_reg__0[0]),
        .I2(t_V_1_reg_189_reg__0[1]),
        .O(col_V_fu_218_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_1_reg_189[3]_i_1 
       (.I0(t_V_1_reg_189_reg__0[3]),
        .I1(t_V_1_reg_189_reg__0[1]),
        .I2(t_V_1_reg_189_reg__0[0]),
        .I3(t_V_1_reg_189_reg__0[2]),
        .O(col_V_fu_218_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_1_reg_189[4]_i_1 
       (.I0(t_V_1_reg_189_reg__0[4]),
        .I1(t_V_1_reg_189_reg__0[2]),
        .I2(t_V_1_reg_189_reg__0[0]),
        .I3(t_V_1_reg_189_reg__0[1]),
        .I4(t_V_1_reg_189_reg__0[3]),
        .O(col_V_fu_218_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_1_reg_189[5]_i_1 
       (.I0(t_V_1_reg_189_reg__0[3]),
        .I1(t_V_1_reg_189_reg__0[1]),
        .I2(t_V_1_reg_189_reg__0[0]),
        .I3(t_V_1_reg_189_reg__0[2]),
        .I4(t_V_1_reg_189_reg__0[4]),
        .I5(t_V_1_reg_189_reg__0[5]),
        .O(col_V_fu_218_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_189[6]_i_1 
       (.I0(t_V_1_reg_189_reg__0[6]),
        .I1(\t_V_1_reg_189[10]_i_4_n_2 ),
        .O(col_V_fu_218_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_1_reg_189[7]_i_1 
       (.I0(t_V_1_reg_189_reg__0[7]),
        .I1(\t_V_1_reg_189[10]_i_4_n_2 ),
        .I2(t_V_1_reg_189_reg__0[6]),
        .O(col_V_fu_218_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_1_reg_189[8]_i_1 
       (.I0(t_V_1_reg_189_reg__0[8]),
        .I1(t_V_1_reg_189_reg__0[6]),
        .I2(\t_V_1_reg_189[10]_i_4_n_2 ),
        .I3(t_V_1_reg_189_reg__0[7]),
        .O(col_V_fu_218_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_1_reg_189[9]_i_1 
       (.I0(t_V_1_reg_189_reg__0[9]),
        .I1(t_V_1_reg_189_reg__0[7]),
        .I2(\t_V_1_reg_189[10]_i_4_n_2 ),
        .I3(t_V_1_reg_189_reg__0[6]),
        .I4(t_V_1_reg_189_reg__0[8]),
        .O(col_V_fu_218_p2[9]));
  FDRE \t_V_1_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1890),
        .D(col_V_fu_218_p2[0]),
        .Q(t_V_1_reg_189_reg__0[0]),
        .R(t_V_1_reg_189));
  FDRE \t_V_1_reg_189_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1890),
        .D(col_V_fu_218_p2[10]),
        .Q(t_V_1_reg_189_reg__0[10]),
        .R(t_V_1_reg_189));
  FDRE \t_V_1_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1890),
        .D(col_V_fu_218_p2[1]),
        .Q(t_V_1_reg_189_reg__0[1]),
        .R(t_V_1_reg_189));
  FDRE \t_V_1_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1890),
        .D(col_V_fu_218_p2[2]),
        .Q(t_V_1_reg_189_reg__0[2]),
        .R(t_V_1_reg_189));
  FDRE \t_V_1_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1890),
        .D(col_V_fu_218_p2[3]),
        .Q(t_V_1_reg_189_reg__0[3]),
        .R(t_V_1_reg_189));
  FDRE \t_V_1_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1890),
        .D(col_V_fu_218_p2[4]),
        .Q(t_V_1_reg_189_reg__0[4]),
        .R(t_V_1_reg_189));
  FDRE \t_V_1_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1890),
        .D(col_V_fu_218_p2[5]),
        .Q(t_V_1_reg_189_reg__0[5]),
        .R(t_V_1_reg_189));
  FDRE \t_V_1_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1890),
        .D(col_V_fu_218_p2[6]),
        .Q(t_V_1_reg_189_reg__0[6]),
        .R(t_V_1_reg_189));
  FDRE \t_V_1_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1890),
        .D(col_V_fu_218_p2[7]),
        .Q(t_V_1_reg_189_reg__0[7]),
        .R(t_V_1_reg_189));
  FDRE \t_V_1_reg_189_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1890),
        .D(col_V_fu_218_p2[8]),
        .Q(t_V_1_reg_189_reg__0[8]),
        .R(t_V_1_reg_189));
  FDRE \t_V_1_reg_189_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1890),
        .D(col_V_fu_218_p2[9]),
        .Q(t_V_1_reg_189_reg__0[9]),
        .R(t_V_1_reg_189));
  LUT6 #(
    .INIT(64'h00000000AA800000)) 
    \t_V_reg_178[9]_i_1 
       (.I0(xFDuplicate_rows_U0_ap_start),
        .I1(start_for_xFMagnitudeKernel_U0_full_n),
        .I2(start_for_xFAngleKernel_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .I5(ap_CS_fsm_state5),
        .O(t_V_reg_178));
  FDRE \t_V_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_reg_228[0]),
        .Q(\t_V_reg_178_reg_n_2_[0] ),
        .R(t_V_reg_178));
  FDRE \t_V_reg_178_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_reg_228[1]),
        .Q(\t_V_reg_178_reg_n_2_[1] ),
        .R(t_V_reg_178));
  FDRE \t_V_reg_178_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_reg_228[2]),
        .Q(\t_V_reg_178_reg_n_2_[2] ),
        .R(t_V_reg_178));
  FDRE \t_V_reg_178_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_reg_228[3]),
        .Q(\t_V_reg_178_reg_n_2_[3] ),
        .R(t_V_reg_178));
  FDRE \t_V_reg_178_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_reg_228[4]),
        .Q(\t_V_reg_178_reg_n_2_[4] ),
        .R(t_V_reg_178));
  FDRE \t_V_reg_178_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_reg_228[5]),
        .Q(\t_V_reg_178_reg_n_2_[5] ),
        .R(t_V_reg_178));
  FDRE \t_V_reg_178_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_reg_228[6]),
        .Q(\t_V_reg_178_reg_n_2_[6] ),
        .R(t_V_reg_178));
  FDRE \t_V_reg_178_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_reg_228[7]),
        .Q(\t_V_reg_178_reg_n_2_[7] ),
        .R(t_V_reg_178));
  FDRE \t_V_reg_178_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_reg_228[8]),
        .Q(\t_V_reg_178_reg_n_2_[8] ),
        .R(t_V_reg_178));
  FDRE \t_V_reg_178_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_reg_228[9]),
        .Q(\t_V_reg_178_reg_n_2_[9] ),
        .R(t_V_reg_178));
endmodule

(* ORIG_REF_NAME = "xFMagnitudeKernel" *) 
module design_1_Canny_accel_0_0_xFMagnitudeKernel
   (show_ahead0,
    push,
    xFMagnitudeKernel_U0_ap_ready,
    WEA,
    xFMagnitudeKernel_U0_p_src2_V_V_read,
    p_dst_V_V_din,
    ap_rst_n,
    CO,
    magnitude_mat_V_V_full_n,
    \ap_CS_fsm_reg[0]_0 ,
    ap_clk,
    D,
    p_src1_V_V_dout,
    \tmp_22_reg_238_reg[3]_0 ,
    \tmp_22_reg_238_reg[3]_1 ,
    \tmp_22_reg_238_reg[15]_0 ,
    Q,
    \tmp_V_13_reg_232_reg[15]_0 ,
    p_src2_V_V_dout,
    \tmp_s_reg_243_reg[3]_0 ,
    \tmp_s_reg_243_reg[3]_1 ,
    \tmp_s_reg_243_reg[15]_0 ,
    \tmp_s_reg_243_reg[15]_1 ,
    xFMagnitudeKernel_U0_ap_start,
    gradx1_mat_V_V_empty_n,
    grady1_mat_V_V_empty_n);
  output show_ahead0;
  output push;
  output xFMagnitudeKernel_U0_ap_ready;
  output [0:0]WEA;
  output xFMagnitudeKernel_U0_p_src2_V_V_read;
  output [15:0]p_dst_V_V_din;
  input ap_rst_n;
  input [0:0]CO;
  input magnitude_mat_V_V_full_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input ap_clk;
  input [10:0]D;
  input [0:0]p_src1_V_V_dout;
  input \tmp_22_reg_238_reg[3]_0 ;
  input \tmp_22_reg_238_reg[3]_1 ;
  input [9:0]\tmp_22_reg_238_reg[15]_0 ;
  input [9:0]Q;
  input [10:0]\tmp_V_13_reg_232_reg[15]_0 ;
  input [0:0]p_src2_V_V_dout;
  input \tmp_s_reg_243_reg[3]_0 ;
  input \tmp_s_reg_243_reg[3]_1 ;
  input [9:0]\tmp_s_reg_243_reg[15]_0 ;
  input [9:0]\tmp_s_reg_243_reg[15]_1 ;
  input xFMagnitudeKernel_U0_ap_start;
  input gradx1_mat_V_V_empty_n;
  input grady1_mat_V_V_empty_n;

  wire [0:0]CO;
  wire [10:0]D;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_3__1_n_2 ;
  wire \ap_CS_fsm[2]_i_4__0_n_2 ;
  wire \ap_CS_fsm[3]_i_4__1_n_2 ;
  wire \ap_CS_fsm[3]_i_5__0_n_2 ;
  wire \ap_CS_fsm[3]_i_6__0_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm37_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__6_n_2;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_2;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_2;
  wire ap_enable_reg_pp0_iter2_reg_n_2;
  wire ap_rst_n;
  wire exitcond_fu_151_p2;
  wire \exitcond_reg_217[0]_i_1_n_2 ;
  wire exitcond_reg_217_pp0_iter1_reg;
  wire \exitcond_reg_217_pp0_iter1_reg[0]_i_1_n_2 ;
  wire \exitcond_reg_217_reg_n_2_[0] ;
  wire gradx1_mat_V_V_empty_n;
  wire grady1_mat_V_V_empty_n;
  wire [9:0]i_1_fu_145_p2;
  wire [9:0]i_1_reg_212;
  wire \i_1_reg_212[9]_i_2_n_2 ;
  wire i_reg_117;
  wire \i_reg_117_reg_n_2_[0] ;
  wire \i_reg_117_reg_n_2_[1] ;
  wire \i_reg_117_reg_n_2_[2] ;
  wire \i_reg_117_reg_n_2_[3] ;
  wire \i_reg_117_reg_n_2_[4] ;
  wire \i_reg_117_reg_n_2_[5] ;
  wire \i_reg_117_reg_n_2_[6] ;
  wire \i_reg_117_reg_n_2_[7] ;
  wire \i_reg_117_reg_n_2_[8] ;
  wire \i_reg_117_reg_n_2_[9] ;
  wire [10:0]j_1_fu_157_p2;
  wire j_reg_128;
  wire j_reg_1280;
  wire \j_reg_128[10]_i_4_n_2 ;
  wire [10:0]j_reg_128_reg__0;
  wire magnitude_mat_V_V_full_n;
  wire mem_reg_0_i_13_n_2;
  wire mem_reg_0_i_13_n_3;
  wire mem_reg_0_i_13_n_4;
  wire mem_reg_0_i_13_n_5;
  wire mem_reg_0_i_14_n_2;
  wire mem_reg_0_i_14_n_3;
  wire mem_reg_0_i_14_n_4;
  wire mem_reg_0_i_14_n_5;
  wire mem_reg_0_i_15_n_2;
  wire mem_reg_0_i_15_n_3;
  wire mem_reg_0_i_15_n_4;
  wire mem_reg_0_i_15_n_5;
  wire mem_reg_0_i_25_n_2;
  wire mem_reg_0_i_26_n_2;
  wire mem_reg_0_i_27_n_2;
  wire mem_reg_0_i_28_n_2;
  wire mem_reg_0_i_33_n_2;
  wire mem_reg_0_i_34_n_2;
  wire mem_reg_0_i_35_n_2;
  wire mem_reg_0_i_36_n_2;
  wire mem_reg_0_i_41_n_2;
  wire mem_reg_0_i_42_n_2;
  wire mem_reg_0_i_43_n_2;
  wire mem_reg_0_i_44_n_2;
  wire mem_reg_1_i_1_n_3;
  wire mem_reg_1_i_1_n_4;
  wire mem_reg_1_i_1_n_5;
  wire mem_reg_1_i_5_n_2;
  wire mem_reg_1_i_6_n_2;
  wire mem_reg_1_i_7_n_2;
  wire mem_reg_1_i_8_n_2;
  wire [15:0]p_0_in;
  wire [15:0]p_dst_V_V_din;
  wire [0:0]p_src1_V_V_dout;
  wire [0:0]p_src2_V_V_dout;
  wire push;
  wire show_ahead0;
  wire [15:0]tmp_22_reg_238;
  wire tmp_22_reg_2380;
  wire \tmp_22_reg_238[11]_i_2_n_2 ;
  wire \tmp_22_reg_238[11]_i_3_n_2 ;
  wire \tmp_22_reg_238[11]_i_4_n_2 ;
  wire \tmp_22_reg_238[11]_i_5_n_2 ;
  wire \tmp_22_reg_238[15]_i_2_n_2 ;
  wire \tmp_22_reg_238[15]_i_3_n_2 ;
  wire \tmp_22_reg_238[15]_i_4_n_2 ;
  wire \tmp_22_reg_238[15]_i_5_n_2 ;
  wire \tmp_22_reg_238[3]_i_2_n_2 ;
  wire \tmp_22_reg_238[3]_i_3_n_2 ;
  wire \tmp_22_reg_238[3]_i_4_n_2 ;
  wire \tmp_22_reg_238[7]_i_2_n_2 ;
  wire \tmp_22_reg_238[7]_i_3_n_2 ;
  wire \tmp_22_reg_238[7]_i_4_n_2 ;
  wire \tmp_22_reg_238[7]_i_5_n_2 ;
  wire \tmp_22_reg_238_reg[11]_i_1_n_2 ;
  wire \tmp_22_reg_238_reg[11]_i_1_n_3 ;
  wire \tmp_22_reg_238_reg[11]_i_1_n_4 ;
  wire \tmp_22_reg_238_reg[11]_i_1_n_5 ;
  wire [9:0]\tmp_22_reg_238_reg[15]_0 ;
  wire \tmp_22_reg_238_reg[15]_i_1_n_3 ;
  wire \tmp_22_reg_238_reg[15]_i_1_n_4 ;
  wire \tmp_22_reg_238_reg[15]_i_1_n_5 ;
  wire \tmp_22_reg_238_reg[3]_0 ;
  wire \tmp_22_reg_238_reg[3]_1 ;
  wire \tmp_22_reg_238_reg[3]_i_1_n_2 ;
  wire \tmp_22_reg_238_reg[3]_i_1_n_3 ;
  wire \tmp_22_reg_238_reg[3]_i_1_n_4 ;
  wire \tmp_22_reg_238_reg[3]_i_1_n_5 ;
  wire \tmp_22_reg_238_reg[7]_i_1_n_2 ;
  wire \tmp_22_reg_238_reg[7]_i_1_n_3 ;
  wire \tmp_22_reg_238_reg[7]_i_1_n_4 ;
  wire \tmp_22_reg_238_reg[7]_i_1_n_5 ;
  wire [14:0]tmp_24_fu_195_p3;
  wire [15:0]tmp_V_12_reg_226;
  wire [15:0]tmp_V_13_reg_232;
  wire [10:0]\tmp_V_13_reg_232_reg[15]_0 ;
  wire [15:0]tmp_s_reg_243;
  wire \tmp_s_reg_243[11]_i_2_n_2 ;
  wire \tmp_s_reg_243[11]_i_3_n_2 ;
  wire \tmp_s_reg_243[11]_i_4_n_2 ;
  wire \tmp_s_reg_243[11]_i_5_n_2 ;
  wire \tmp_s_reg_243[15]_i_2_n_2 ;
  wire \tmp_s_reg_243[15]_i_3_n_2 ;
  wire \tmp_s_reg_243[15]_i_4_n_2 ;
  wire \tmp_s_reg_243[15]_i_5_n_2 ;
  wire \tmp_s_reg_243[3]_i_2_n_2 ;
  wire \tmp_s_reg_243[3]_i_3_n_2 ;
  wire \tmp_s_reg_243[3]_i_4_n_2 ;
  wire \tmp_s_reg_243[7]_i_2_n_2 ;
  wire \tmp_s_reg_243[7]_i_3_n_2 ;
  wire \tmp_s_reg_243[7]_i_4_n_2 ;
  wire \tmp_s_reg_243[7]_i_5_n_2 ;
  wire \tmp_s_reg_243_reg[11]_i_1_n_2 ;
  wire \tmp_s_reg_243_reg[11]_i_1_n_3 ;
  wire \tmp_s_reg_243_reg[11]_i_1_n_4 ;
  wire \tmp_s_reg_243_reg[11]_i_1_n_5 ;
  wire \tmp_s_reg_243_reg[11]_i_1_n_6 ;
  wire \tmp_s_reg_243_reg[11]_i_1_n_7 ;
  wire \tmp_s_reg_243_reg[11]_i_1_n_8 ;
  wire \tmp_s_reg_243_reg[11]_i_1_n_9 ;
  wire [9:0]\tmp_s_reg_243_reg[15]_0 ;
  wire [9:0]\tmp_s_reg_243_reg[15]_1 ;
  wire \tmp_s_reg_243_reg[15]_i_1_n_3 ;
  wire \tmp_s_reg_243_reg[15]_i_1_n_4 ;
  wire \tmp_s_reg_243_reg[15]_i_1_n_5 ;
  wire \tmp_s_reg_243_reg[15]_i_1_n_6 ;
  wire \tmp_s_reg_243_reg[15]_i_1_n_7 ;
  wire \tmp_s_reg_243_reg[15]_i_1_n_8 ;
  wire \tmp_s_reg_243_reg[15]_i_1_n_9 ;
  wire \tmp_s_reg_243_reg[3]_0 ;
  wire \tmp_s_reg_243_reg[3]_1 ;
  wire \tmp_s_reg_243_reg[3]_i_1_n_2 ;
  wire \tmp_s_reg_243_reg[3]_i_1_n_3 ;
  wire \tmp_s_reg_243_reg[3]_i_1_n_4 ;
  wire \tmp_s_reg_243_reg[3]_i_1_n_5 ;
  wire \tmp_s_reg_243_reg[3]_i_1_n_6 ;
  wire \tmp_s_reg_243_reg[3]_i_1_n_7 ;
  wire \tmp_s_reg_243_reg[3]_i_1_n_8 ;
  wire \tmp_s_reg_243_reg[3]_i_1_n_9 ;
  wire \tmp_s_reg_243_reg[7]_i_1_n_2 ;
  wire \tmp_s_reg_243_reg[7]_i_1_n_3 ;
  wire \tmp_s_reg_243_reg[7]_i_1_n_4 ;
  wire \tmp_s_reg_243_reg[7]_i_1_n_5 ;
  wire \tmp_s_reg_243_reg[7]_i_1_n_6 ;
  wire \tmp_s_reg_243_reg[7]_i_1_n_7 ;
  wire \tmp_s_reg_243_reg[7]_i_1_n_8 ;
  wire \tmp_s_reg_243_reg[7]_i_1_n_9 ;
  wire xFMagnitudeKernel_U0_ap_ready;
  wire xFMagnitudeKernel_U0_ap_start;
  wire xFMagnitudeKernel_U0_p_src2_V_V_read;
  wire [3:3]NLW_mem_reg_1_i_1_CO_UNCONNECTED;
  wire [3:3]\NLW_tmp_22_reg_238_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_s_reg_243_reg[15]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(xFMagnitudeKernel_U0_ap_ready),
        .I1(xFMagnitudeKernel_U0_ap_start),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(\i_reg_117_reg_n_2_[1] ),
        .I1(\i_reg_117_reg_n_2_[0] ),
        .I2(\i_reg_117_reg_n_2_[3] ),
        .I3(\i_reg_117_reg_n_2_[2] ),
        .I4(\ap_CS_fsm[2]_i_4__0_n_2 ),
        .I5(ap_CS_fsm_state2),
        .O(xFMagnitudeKernel_U0_ap_ready));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(xFMagnitudeKernel_U0_ap_start),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h54550000FFFFFFFF)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_NS_fsm37_out),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(ap_enable_reg_pp0_iter2_reg_n_2),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\ap_CS_fsm[2]_i_3__1_n_2 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond_fu_151_p2),
        .I3(ap_block_pp0_stage0_subdone),
        .O(ap_NS_fsm37_out));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(\i_reg_117_reg_n_2_[1] ),
        .I1(\i_reg_117_reg_n_2_[0] ),
        .I2(\i_reg_117_reg_n_2_[3] ),
        .I3(\i_reg_117_reg_n_2_[2] ),
        .I4(\ap_CS_fsm[2]_i_4__0_n_2 ),
        .I5(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_3__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(\i_reg_117_reg_n_2_[4] ),
        .I1(\i_reg_117_reg_n_2_[5] ),
        .I2(\i_reg_117_reg_n_2_[6] ),
        .I3(\i_reg_117_reg_n_2_[7] ),
        .I4(\i_reg_117_reg_n_2_[8] ),
        .I5(\i_reg_117_reg_n_2_[9] ),
        .O(\ap_CS_fsm[2]_i_4__0_n_2 ));
  LUT6 #(
    .INIT(64'h000000000C080808)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(exitcond_fu_151_p2),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(\ap_CS_fsm[3]_i_4__1_n_2 ),
        .I1(\ap_CS_fsm[3]_i_5__0_n_2 ),
        .I2(j_reg_128_reg__0[0]),
        .I3(j_reg_128_reg__0[1]),
        .I4(j_reg_128_reg__0[2]),
        .O(exitcond_fu_151_p2));
  LUT6 #(
    .INIT(64'h0070FFFF00700070)) 
    \ap_CS_fsm[3]_i_3__1 
       (.I0(gradx1_mat_V_V_empty_n),
        .I1(grady1_mat_V_V_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(\exitcond_reg_217_reg_n_2_[0] ),
        .I4(magnitude_mat_V_V_full_n),
        .I5(\ap_CS_fsm[3]_i_6__0_n_2 ),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[3]_i_4__1 
       (.I0(j_reg_128_reg__0[6]),
        .I1(j_reg_128_reg__0[5]),
        .I2(j_reg_128_reg__0[4]),
        .I3(j_reg_128_reg__0[3]),
        .O(\ap_CS_fsm[3]_i_4__1_n_2 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(j_reg_128_reg__0[9]),
        .I1(j_reg_128_reg__0[10]),
        .I2(j_reg_128_reg__0[7]),
        .I3(j_reg_128_reg__0[8]),
        .O(\ap_CS_fsm[3]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_6__0 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_2),
        .I1(exitcond_reg_217_pp0_iter1_reg),
        .O(\ap_CS_fsm[3]_i_6__0_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB000B0B0F000F0F0)) 
    ap_enable_reg_pp0_iter0_i_1__6
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[2]_i_3__1_n_2 ),
        .I5(exitcond_fu_151_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__6_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__6_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h888800A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond_fu_151_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A000A0)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_2),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\ap_CS_fsm[2]_i_3__1_n_2 ),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_2),
        .Q(ap_enable_reg_pp0_iter2_reg_n_2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB40)) 
    \exitcond_reg_217[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_fu_151_p2),
        .I3(\exitcond_reg_217_reg_n_2_[0] ),
        .O(\exitcond_reg_217[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFB40)) 
    \exitcond_reg_217_pp0_iter1_reg[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_reg_217_reg_n_2_[0] ),
        .I3(exitcond_reg_217_pp0_iter1_reg),
        .O(\exitcond_reg_217_pp0_iter1_reg[0]_i_1_n_2 ));
  FDRE \exitcond_reg_217_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_217_pp0_iter1_reg[0]_i_1_n_2 ),
        .Q(exitcond_reg_217_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_reg_217_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_reg_217[0]_i_1_n_2 ),
        .Q(\exitcond_reg_217_reg_n_2_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_212[0]_i_1 
       (.I0(\i_reg_117_reg_n_2_[0] ),
        .O(i_1_fu_145_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_212[1]_i_1 
       (.I0(\i_reg_117_reg_n_2_[0] ),
        .I1(\i_reg_117_reg_n_2_[1] ),
        .O(i_1_fu_145_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_212[2]_i_1 
       (.I0(\i_reg_117_reg_n_2_[1] ),
        .I1(\i_reg_117_reg_n_2_[0] ),
        .I2(\i_reg_117_reg_n_2_[2] ),
        .O(i_1_fu_145_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_212[3]_i_1 
       (.I0(\i_reg_117_reg_n_2_[2] ),
        .I1(\i_reg_117_reg_n_2_[0] ),
        .I2(\i_reg_117_reg_n_2_[1] ),
        .I3(\i_reg_117_reg_n_2_[3] ),
        .O(i_1_fu_145_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_212[4]_i_1 
       (.I0(\i_reg_117_reg_n_2_[3] ),
        .I1(\i_reg_117_reg_n_2_[1] ),
        .I2(\i_reg_117_reg_n_2_[0] ),
        .I3(\i_reg_117_reg_n_2_[2] ),
        .I4(\i_reg_117_reg_n_2_[4] ),
        .O(i_1_fu_145_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_212[5]_i_1 
       (.I0(\i_reg_117_reg_n_2_[2] ),
        .I1(\i_reg_117_reg_n_2_[0] ),
        .I2(\i_reg_117_reg_n_2_[1] ),
        .I3(\i_reg_117_reg_n_2_[3] ),
        .I4(\i_reg_117_reg_n_2_[4] ),
        .I5(\i_reg_117_reg_n_2_[5] ),
        .O(i_1_fu_145_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_1_reg_212[6]_i_1 
       (.I0(\i_1_reg_212[9]_i_2_n_2 ),
        .I1(\i_reg_117_reg_n_2_[6] ),
        .O(i_1_fu_145_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \i_1_reg_212[7]_i_1 
       (.I0(\i_1_reg_212[9]_i_2_n_2 ),
        .I1(\i_reg_117_reg_n_2_[6] ),
        .I2(\i_reg_117_reg_n_2_[7] ),
        .O(i_1_fu_145_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \i_1_reg_212[8]_i_1 
       (.I0(\i_reg_117_reg_n_2_[7] ),
        .I1(\i_reg_117_reg_n_2_[6] ),
        .I2(\i_1_reg_212[9]_i_2_n_2 ),
        .I3(\i_reg_117_reg_n_2_[8] ),
        .O(i_1_fu_145_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \i_1_reg_212[9]_i_1 
       (.I0(\i_reg_117_reg_n_2_[8] ),
        .I1(\i_1_reg_212[9]_i_2_n_2 ),
        .I2(\i_reg_117_reg_n_2_[6] ),
        .I3(\i_reg_117_reg_n_2_[7] ),
        .I4(\i_reg_117_reg_n_2_[9] ),
        .O(i_1_fu_145_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_1_reg_212[9]_i_2 
       (.I0(\i_reg_117_reg_n_2_[2] ),
        .I1(\i_reg_117_reg_n_2_[0] ),
        .I2(\i_reg_117_reg_n_2_[1] ),
        .I3(\i_reg_117_reg_n_2_[3] ),
        .I4(\i_reg_117_reg_n_2_[4] ),
        .I5(\i_reg_117_reg_n_2_[5] ),
        .O(\i_1_reg_212[9]_i_2_n_2 ));
  FDRE \i_1_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_145_p2[0]),
        .Q(i_1_reg_212[0]),
        .R(1'b0));
  FDRE \i_1_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_145_p2[1]),
        .Q(i_1_reg_212[1]),
        .R(1'b0));
  FDRE \i_1_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_145_p2[2]),
        .Q(i_1_reg_212[2]),
        .R(1'b0));
  FDRE \i_1_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_145_p2[3]),
        .Q(i_1_reg_212[3]),
        .R(1'b0));
  FDRE \i_1_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_145_p2[4]),
        .Q(i_1_reg_212[4]),
        .R(1'b0));
  FDRE \i_1_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_145_p2[5]),
        .Q(i_1_reg_212[5]),
        .R(1'b0));
  FDRE \i_1_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_145_p2[6]),
        .Q(i_1_reg_212[6]),
        .R(1'b0));
  FDRE \i_1_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_145_p2[7]),
        .Q(i_1_reg_212[7]),
        .R(1'b0));
  FDRE \i_1_reg_212_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_145_p2[8]),
        .Q(i_1_reg_212[8]),
        .R(1'b0));
  FDRE \i_1_reg_212_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_145_p2[9]),
        .Q(i_1_reg_212[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \i_reg_117[9]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(xFMagnitudeKernel_U0_ap_start),
        .O(i_reg_117));
  FDRE \i_reg_117_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_212[0]),
        .Q(\i_reg_117_reg_n_2_[0] ),
        .R(i_reg_117));
  FDRE \i_reg_117_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_212[1]),
        .Q(\i_reg_117_reg_n_2_[1] ),
        .R(i_reg_117));
  FDRE \i_reg_117_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_212[2]),
        .Q(\i_reg_117_reg_n_2_[2] ),
        .R(i_reg_117));
  FDRE \i_reg_117_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_212[3]),
        .Q(\i_reg_117_reg_n_2_[3] ),
        .R(i_reg_117));
  FDRE \i_reg_117_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_212[4]),
        .Q(\i_reg_117_reg_n_2_[4] ),
        .R(i_reg_117));
  FDRE \i_reg_117_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_212[5]),
        .Q(\i_reg_117_reg_n_2_[5] ),
        .R(i_reg_117));
  FDRE \i_reg_117_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_212[6]),
        .Q(\i_reg_117_reg_n_2_[6] ),
        .R(i_reg_117));
  FDRE \i_reg_117_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_212[7]),
        .Q(\i_reg_117_reg_n_2_[7] ),
        .R(i_reg_117));
  FDRE \i_reg_117_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_212[8]),
        .Q(\i_reg_117_reg_n_2_[8] ),
        .R(i_reg_117));
  FDRE \i_reg_117_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_reg_212[9]),
        .Q(\i_reg_117_reg_n_2_[9] ),
        .R(i_reg_117));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_128[0]_i_1 
       (.I0(j_reg_128_reg__0[0]),
        .O(j_1_fu_157_p2[0]));
  LUT5 #(
    .INIT(32'h0000FBFF)) 
    \j_reg_128[10]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_fu_151_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[2]_i_3__1_n_2 ),
        .O(j_reg_128));
  LUT4 #(
    .INIT(16'h0400)) 
    \j_reg_128[10]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(exitcond_fu_151_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(j_reg_1280));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \j_reg_128[10]_i_3 
       (.I0(j_reg_128_reg__0[9]),
        .I1(j_reg_128_reg__0[7]),
        .I2(j_reg_128_reg__0[6]),
        .I3(\j_reg_128[10]_i_4_n_2 ),
        .I4(j_reg_128_reg__0[8]),
        .I5(j_reg_128_reg__0[10]),
        .O(j_1_fu_157_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_reg_128[10]_i_4 
       (.I0(j_reg_128_reg__0[2]),
        .I1(j_reg_128_reg__0[0]),
        .I2(j_reg_128_reg__0[1]),
        .I3(j_reg_128_reg__0[3]),
        .I4(j_reg_128_reg__0[4]),
        .I5(j_reg_128_reg__0[5]),
        .O(\j_reg_128[10]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_128[1]_i_1 
       (.I0(j_reg_128_reg__0[0]),
        .I1(j_reg_128_reg__0[1]),
        .O(j_1_fu_157_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_128[2]_i_1 
       (.I0(j_reg_128_reg__0[1]),
        .I1(j_reg_128_reg__0[0]),
        .I2(j_reg_128_reg__0[2]),
        .O(j_1_fu_157_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_128[3]_i_1 
       (.I0(j_reg_128_reg__0[2]),
        .I1(j_reg_128_reg__0[0]),
        .I2(j_reg_128_reg__0[1]),
        .I3(j_reg_128_reg__0[3]),
        .O(j_1_fu_157_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_128[4]_i_1 
       (.I0(j_reg_128_reg__0[3]),
        .I1(j_reg_128_reg__0[1]),
        .I2(j_reg_128_reg__0[0]),
        .I3(j_reg_128_reg__0[2]),
        .I4(j_reg_128_reg__0[4]),
        .O(j_1_fu_157_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_128[5]_i_1 
       (.I0(j_reg_128_reg__0[2]),
        .I1(j_reg_128_reg__0[0]),
        .I2(j_reg_128_reg__0[1]),
        .I3(j_reg_128_reg__0[3]),
        .I4(j_reg_128_reg__0[4]),
        .I5(j_reg_128_reg__0[5]),
        .O(j_1_fu_157_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \j_reg_128[6]_i_1 
       (.I0(\j_reg_128[10]_i_4_n_2 ),
        .I1(j_reg_128_reg__0[6]),
        .O(j_1_fu_157_p2[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \j_reg_128[7]_i_1 
       (.I0(\j_reg_128[10]_i_4_n_2 ),
        .I1(j_reg_128_reg__0[6]),
        .I2(j_reg_128_reg__0[7]),
        .O(j_1_fu_157_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \j_reg_128[8]_i_1 
       (.I0(j_reg_128_reg__0[7]),
        .I1(j_reg_128_reg__0[6]),
        .I2(\j_reg_128[10]_i_4_n_2 ),
        .I3(j_reg_128_reg__0[8]),
        .O(j_1_fu_157_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \j_reg_128[9]_i_1 
       (.I0(j_reg_128_reg__0[8]),
        .I1(\j_reg_128[10]_i_4_n_2 ),
        .I2(j_reg_128_reg__0[6]),
        .I3(j_reg_128_reg__0[7]),
        .I4(j_reg_128_reg__0[9]),
        .O(j_1_fu_157_p2[9]));
  FDRE \j_reg_128_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_1280),
        .D(j_1_fu_157_p2[0]),
        .Q(j_reg_128_reg__0[0]),
        .R(j_reg_128));
  FDRE \j_reg_128_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_1280),
        .D(j_1_fu_157_p2[10]),
        .Q(j_reg_128_reg__0[10]),
        .R(j_reg_128));
  FDRE \j_reg_128_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_1280),
        .D(j_1_fu_157_p2[1]),
        .Q(j_reg_128_reg__0[1]),
        .R(j_reg_128));
  FDRE \j_reg_128_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_1280),
        .D(j_1_fu_157_p2[2]),
        .Q(j_reg_128_reg__0[2]),
        .R(j_reg_128));
  FDRE \j_reg_128_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_1280),
        .D(j_1_fu_157_p2[3]),
        .Q(j_reg_128_reg__0[3]),
        .R(j_reg_128));
  FDRE \j_reg_128_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_1280),
        .D(j_1_fu_157_p2[4]),
        .Q(j_reg_128_reg__0[4]),
        .R(j_reg_128));
  FDRE \j_reg_128_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_1280),
        .D(j_1_fu_157_p2[5]),
        .Q(j_reg_128_reg__0[5]),
        .R(j_reg_128));
  FDRE \j_reg_128_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_1280),
        .D(j_1_fu_157_p2[6]),
        .Q(j_reg_128_reg__0[6]),
        .R(j_reg_128));
  FDRE \j_reg_128_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_1280),
        .D(j_1_fu_157_p2[7]),
        .Q(j_reg_128_reg__0[7]),
        .R(j_reg_128));
  FDRE \j_reg_128_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_1280),
        .D(j_1_fu_157_p2[8]),
        .Q(j_reg_128_reg__0[8]),
        .R(j_reg_128));
  FDRE \j_reg_128_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_1280),
        .D(j_1_fu_157_p2[9]),
        .Q(j_reg_128_reg__0[9]),
        .R(j_reg_128));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mOutPtr[1]_i_2 
       (.I0(\exitcond_reg_217_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(xFMagnitudeKernel_U0_p_src2_V_V_read));
  CARRY4 mem_reg_0_i_13
       (.CI(mem_reg_0_i_14_n_2),
        .CO({mem_reg_0_i_13_n_2,mem_reg_0_i_13_n_3,mem_reg_0_i_13_n_4,mem_reg_0_i_13_n_5}),
        .CYINIT(1'b0),
        .DI(tmp_24_fu_195_p3[7:4]),
        .O(p_dst_V_V_din[7:4]),
        .S({mem_reg_0_i_25_n_2,mem_reg_0_i_26_n_2,mem_reg_0_i_27_n_2,mem_reg_0_i_28_n_2}));
  CARRY4 mem_reg_0_i_14
       (.CI(1'b0),
        .CO({mem_reg_0_i_14_n_2,mem_reg_0_i_14_n_3,mem_reg_0_i_14_n_4,mem_reg_0_i_14_n_5}),
        .CYINIT(1'b0),
        .DI(tmp_24_fu_195_p3[3:0]),
        .O(p_dst_V_V_din[3:0]),
        .S({mem_reg_0_i_33_n_2,mem_reg_0_i_34_n_2,mem_reg_0_i_35_n_2,mem_reg_0_i_36_n_2}));
  CARRY4 mem_reg_0_i_15
       (.CI(mem_reg_0_i_13_n_2),
        .CO({mem_reg_0_i_15_n_2,mem_reg_0_i_15_n_3,mem_reg_0_i_15_n_4,mem_reg_0_i_15_n_5}),
        .CYINIT(1'b0),
        .DI(tmp_24_fu_195_p3[11:8]),
        .O(p_dst_V_V_din[11:8]),
        .S({mem_reg_0_i_41_n_2,mem_reg_0_i_42_n_2,mem_reg_0_i_43_n_2,mem_reg_0_i_44_n_2}));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_i_16
       (.I0(exitcond_reg_217_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_2),
        .I2(ap_block_pp0_stage0_subdone),
        .O(WEA));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_i_21
       (.I0(tmp_s_reg_243[7]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_V_13_reg_232[7]),
        .O(tmp_24_fu_195_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_i_22
       (.I0(tmp_s_reg_243[6]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_V_13_reg_232[6]),
        .O(tmp_24_fu_195_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_i_23
       (.I0(tmp_s_reg_243[5]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_V_13_reg_232[5]),
        .O(tmp_24_fu_195_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_i_24
       (.I0(tmp_s_reg_243[4]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_V_13_reg_232[4]),
        .O(tmp_24_fu_195_p3[4]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_0_i_25
       (.I0(tmp_V_13_reg_232[7]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_s_reg_243[7]),
        .I3(tmp_V_12_reg_226[7]),
        .I4(tmp_V_12_reg_226[15]),
        .I5(tmp_22_reg_238[7]),
        .O(mem_reg_0_i_25_n_2));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_0_i_26
       (.I0(tmp_V_13_reg_232[6]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_s_reg_243[6]),
        .I3(tmp_V_12_reg_226[6]),
        .I4(tmp_V_12_reg_226[15]),
        .I5(tmp_22_reg_238[6]),
        .O(mem_reg_0_i_26_n_2));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_0_i_27
       (.I0(tmp_V_13_reg_232[5]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_s_reg_243[5]),
        .I3(tmp_V_12_reg_226[5]),
        .I4(tmp_V_12_reg_226[15]),
        .I5(tmp_22_reg_238[5]),
        .O(mem_reg_0_i_27_n_2));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_0_i_28
       (.I0(tmp_V_13_reg_232[4]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_s_reg_243[4]),
        .I3(tmp_V_12_reg_226[4]),
        .I4(tmp_V_12_reg_226[15]),
        .I5(tmp_22_reg_238[4]),
        .O(mem_reg_0_i_28_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_i_29
       (.I0(tmp_s_reg_243[3]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_V_13_reg_232[3]),
        .O(tmp_24_fu_195_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_i_30
       (.I0(tmp_s_reg_243[2]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_V_13_reg_232[2]),
        .O(tmp_24_fu_195_p3[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_i_31
       (.I0(tmp_s_reg_243[1]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_V_13_reg_232[1]),
        .O(tmp_24_fu_195_p3[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_i_32
       (.I0(tmp_s_reg_243[0]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_V_13_reg_232[0]),
        .O(tmp_24_fu_195_p3[0]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_0_i_33
       (.I0(tmp_V_13_reg_232[3]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_s_reg_243[3]),
        .I3(tmp_V_12_reg_226[3]),
        .I4(tmp_V_12_reg_226[15]),
        .I5(tmp_22_reg_238[3]),
        .O(mem_reg_0_i_33_n_2));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_0_i_34
       (.I0(tmp_V_13_reg_232[2]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_s_reg_243[2]),
        .I3(tmp_V_12_reg_226[2]),
        .I4(tmp_V_12_reg_226[15]),
        .I5(tmp_22_reg_238[2]),
        .O(mem_reg_0_i_34_n_2));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_0_i_35
       (.I0(tmp_V_13_reg_232[1]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_s_reg_243[1]),
        .I3(tmp_V_12_reg_226[1]),
        .I4(tmp_V_12_reg_226[15]),
        .I5(tmp_22_reg_238[1]),
        .O(mem_reg_0_i_35_n_2));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_0_i_36
       (.I0(tmp_V_13_reg_232[0]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_s_reg_243[0]),
        .I3(tmp_V_12_reg_226[0]),
        .I4(tmp_V_12_reg_226[15]),
        .I5(tmp_22_reg_238[0]),
        .O(mem_reg_0_i_36_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_i_37
       (.I0(tmp_V_13_reg_232[15]),
        .I1(tmp_s_reg_243[11]),
        .O(tmp_24_fu_195_p3[11]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_i_38
       (.I0(tmp_V_13_reg_232[15]),
        .I1(tmp_s_reg_243[10]),
        .O(tmp_24_fu_195_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_i_39
       (.I0(tmp_s_reg_243[9]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_V_13_reg_232[9]),
        .O(tmp_24_fu_195_p3[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_i_40
       (.I0(tmp_s_reg_243[8]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_V_13_reg_232[8]),
        .O(tmp_24_fu_195_p3[8]));
  LUT4 #(
    .INIT(16'h7888)) 
    mem_reg_0_i_41
       (.I0(tmp_s_reg_243[11]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_22_reg_238[11]),
        .I3(tmp_V_12_reg_226[15]),
        .O(mem_reg_0_i_41_n_2));
  LUT4 #(
    .INIT(16'h7888)) 
    mem_reg_0_i_42
       (.I0(tmp_s_reg_243[10]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_22_reg_238[10]),
        .I3(tmp_V_12_reg_226[15]),
        .O(mem_reg_0_i_42_n_2));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_0_i_43
       (.I0(tmp_V_13_reg_232[9]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_s_reg_243[9]),
        .I3(tmp_V_12_reg_226[9]),
        .I4(tmp_V_12_reg_226[15]),
        .I5(tmp_22_reg_238[9]),
        .O(mem_reg_0_i_43_n_2));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_0_i_44
       (.I0(tmp_V_13_reg_232[8]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_s_reg_243[8]),
        .I3(tmp_V_12_reg_226[8]),
        .I4(tmp_V_12_reg_226[15]),
        .I5(tmp_22_reg_238[8]),
        .O(mem_reg_0_i_44_n_2));
  CARRY4 mem_reg_1_i_1
       (.CI(mem_reg_0_i_15_n_2),
        .CO({NLW_mem_reg_1_i_1_CO_UNCONNECTED[3],mem_reg_1_i_1_n_3,mem_reg_1_i_1_n_4,mem_reg_1_i_1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_24_fu_195_p3[14:12]}),
        .O(p_dst_V_V_din[15:12]),
        .S({mem_reg_1_i_5_n_2,mem_reg_1_i_6_n_2,mem_reg_1_i_7_n_2,mem_reg_1_i_8_n_2}));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_1_i_2
       (.I0(tmp_V_13_reg_232[15]),
        .I1(tmp_s_reg_243[14]),
        .O(tmp_24_fu_195_p3[14]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_1_i_3
       (.I0(tmp_V_13_reg_232[15]),
        .I1(tmp_s_reg_243[13]),
        .O(tmp_24_fu_195_p3[13]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_1_i_4
       (.I0(tmp_V_13_reg_232[15]),
        .I1(tmp_s_reg_243[12]),
        .O(tmp_24_fu_195_p3[12]));
  LUT4 #(
    .INIT(16'h7888)) 
    mem_reg_1_i_5
       (.I0(tmp_s_reg_243[15]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_22_reg_238[15]),
        .I3(tmp_V_12_reg_226[15]),
        .O(mem_reg_1_i_5_n_2));
  LUT4 #(
    .INIT(16'h7888)) 
    mem_reg_1_i_6
       (.I0(tmp_s_reg_243[14]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_22_reg_238[14]),
        .I3(tmp_V_12_reg_226[15]),
        .O(mem_reg_1_i_6_n_2));
  LUT4 #(
    .INIT(16'h7888)) 
    mem_reg_1_i_7
       (.I0(tmp_s_reg_243[13]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_22_reg_238[13]),
        .I3(tmp_V_12_reg_226[15]),
        .O(mem_reg_1_i_7_n_2));
  LUT4 #(
    .INIT(16'h7888)) 
    mem_reg_1_i_8
       (.I0(tmp_s_reg_243[12]),
        .I1(tmp_V_13_reg_232[15]),
        .I2(tmp_22_reg_238[12]),
        .I3(tmp_V_12_reg_226[15]),
        .O(mem_reg_1_i_8_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    show_ahead_i_1
       (.I0(push),
        .I1(CO),
        .O(show_ahead0));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_22_reg_238[11]_i_2 
       (.I0(\tmp_22_reg_238_reg[3]_0 ),
        .I1(\tmp_22_reg_238_reg[3]_1 ),
        .I2(\tmp_22_reg_238_reg[15]_0 [9]),
        .I3(Q[9]),
        .O(\tmp_22_reg_238[11]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_22_reg_238[11]_i_3 
       (.I0(\tmp_22_reg_238_reg[3]_0 ),
        .I1(\tmp_22_reg_238_reg[3]_1 ),
        .I2(\tmp_22_reg_238_reg[15]_0 [9]),
        .I3(Q[9]),
        .O(\tmp_22_reg_238[11]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_22_reg_238[11]_i_4 
       (.I0(\tmp_22_reg_238_reg[3]_0 ),
        .I1(\tmp_22_reg_238_reg[3]_1 ),
        .I2(\tmp_22_reg_238_reg[15]_0 [8]),
        .I3(Q[8]),
        .O(\tmp_22_reg_238[11]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_22_reg_238[11]_i_5 
       (.I0(\tmp_22_reg_238_reg[3]_0 ),
        .I1(\tmp_22_reg_238_reg[3]_1 ),
        .I2(\tmp_22_reg_238_reg[15]_0 [7]),
        .I3(Q[7]),
        .O(\tmp_22_reg_238[11]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_22_reg_238[15]_i_2 
       (.I0(\tmp_22_reg_238_reg[3]_0 ),
        .I1(\tmp_22_reg_238_reg[3]_1 ),
        .I2(\tmp_22_reg_238_reg[15]_0 [9]),
        .I3(Q[9]),
        .O(\tmp_22_reg_238[15]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_22_reg_238[15]_i_3 
       (.I0(\tmp_22_reg_238_reg[3]_0 ),
        .I1(\tmp_22_reg_238_reg[3]_1 ),
        .I2(\tmp_22_reg_238_reg[15]_0 [9]),
        .I3(Q[9]),
        .O(\tmp_22_reg_238[15]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_22_reg_238[15]_i_4 
       (.I0(\tmp_22_reg_238_reg[3]_0 ),
        .I1(\tmp_22_reg_238_reg[3]_1 ),
        .I2(\tmp_22_reg_238_reg[15]_0 [9]),
        .I3(Q[9]),
        .O(\tmp_22_reg_238[15]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_22_reg_238[15]_i_5 
       (.I0(\tmp_22_reg_238_reg[3]_0 ),
        .I1(\tmp_22_reg_238_reg[3]_1 ),
        .I2(\tmp_22_reg_238_reg[15]_0 [9]),
        .I3(Q[9]),
        .O(\tmp_22_reg_238[15]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_22_reg_238[3]_i_2 
       (.I0(\tmp_22_reg_238_reg[3]_0 ),
        .I1(\tmp_22_reg_238_reg[3]_1 ),
        .I2(\tmp_22_reg_238_reg[15]_0 [2]),
        .I3(Q[2]),
        .O(\tmp_22_reg_238[3]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_22_reg_238[3]_i_3 
       (.I0(\tmp_22_reg_238_reg[3]_0 ),
        .I1(\tmp_22_reg_238_reg[3]_1 ),
        .I2(\tmp_22_reg_238_reg[15]_0 [1]),
        .I3(Q[1]),
        .O(\tmp_22_reg_238[3]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_22_reg_238[3]_i_4 
       (.I0(\tmp_22_reg_238_reg[3]_0 ),
        .I1(\tmp_22_reg_238_reg[3]_1 ),
        .I2(\tmp_22_reg_238_reg[15]_0 [0]),
        .I3(Q[0]),
        .O(\tmp_22_reg_238[3]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_22_reg_238[7]_i_2 
       (.I0(\tmp_22_reg_238_reg[3]_0 ),
        .I1(\tmp_22_reg_238_reg[3]_1 ),
        .I2(\tmp_22_reg_238_reg[15]_0 [6]),
        .I3(Q[6]),
        .O(\tmp_22_reg_238[7]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_22_reg_238[7]_i_3 
       (.I0(\tmp_22_reg_238_reg[3]_0 ),
        .I1(\tmp_22_reg_238_reg[3]_1 ),
        .I2(\tmp_22_reg_238_reg[15]_0 [5]),
        .I3(Q[5]),
        .O(\tmp_22_reg_238[7]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_22_reg_238[7]_i_4 
       (.I0(\tmp_22_reg_238_reg[3]_0 ),
        .I1(\tmp_22_reg_238_reg[3]_1 ),
        .I2(\tmp_22_reg_238_reg[15]_0 [4]),
        .I3(Q[4]),
        .O(\tmp_22_reg_238[7]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_22_reg_238[7]_i_5 
       (.I0(\tmp_22_reg_238_reg[3]_0 ),
        .I1(\tmp_22_reg_238_reg[3]_1 ),
        .I2(\tmp_22_reg_238_reg[15]_0 [3]),
        .I3(Q[3]),
        .O(\tmp_22_reg_238[7]_i_5_n_2 ));
  FDRE \tmp_22_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[0]),
        .Q(tmp_22_reg_238[0]),
        .R(1'b0));
  FDRE \tmp_22_reg_238_reg[10] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[10]),
        .Q(tmp_22_reg_238[10]),
        .R(1'b0));
  FDRE \tmp_22_reg_238_reg[11] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[11]),
        .Q(tmp_22_reg_238[11]),
        .R(1'b0));
  CARRY4 \tmp_22_reg_238_reg[11]_i_1 
       (.CI(\tmp_22_reg_238_reg[7]_i_1_n_2 ),
        .CO({\tmp_22_reg_238_reg[11]_i_1_n_2 ,\tmp_22_reg_238_reg[11]_i_1_n_3 ,\tmp_22_reg_238_reg[11]_i_1_n_4 ,\tmp_22_reg_238_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[11:8]),
        .S({\tmp_22_reg_238[11]_i_2_n_2 ,\tmp_22_reg_238[11]_i_3_n_2 ,\tmp_22_reg_238[11]_i_4_n_2 ,\tmp_22_reg_238[11]_i_5_n_2 }));
  FDRE \tmp_22_reg_238_reg[12] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[12]),
        .Q(tmp_22_reg_238[12]),
        .R(1'b0));
  FDRE \tmp_22_reg_238_reg[13] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[13]),
        .Q(tmp_22_reg_238[13]),
        .R(1'b0));
  FDRE \tmp_22_reg_238_reg[14] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[14]),
        .Q(tmp_22_reg_238[14]),
        .R(1'b0));
  FDRE \tmp_22_reg_238_reg[15] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[15]),
        .Q(tmp_22_reg_238[15]),
        .R(1'b0));
  CARRY4 \tmp_22_reg_238_reg[15]_i_1 
       (.CI(\tmp_22_reg_238_reg[11]_i_1_n_2 ),
        .CO({\NLW_tmp_22_reg_238_reg[15]_i_1_CO_UNCONNECTED [3],\tmp_22_reg_238_reg[15]_i_1_n_3 ,\tmp_22_reg_238_reg[15]_i_1_n_4 ,\tmp_22_reg_238_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[15:12]),
        .S({\tmp_22_reg_238[15]_i_2_n_2 ,\tmp_22_reg_238[15]_i_3_n_2 ,\tmp_22_reg_238[15]_i_4_n_2 ,\tmp_22_reg_238[15]_i_5_n_2 }));
  FDRE \tmp_22_reg_238_reg[1] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[1]),
        .Q(tmp_22_reg_238[1]),
        .R(1'b0));
  FDRE \tmp_22_reg_238_reg[2] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[2]),
        .Q(tmp_22_reg_238[2]),
        .R(1'b0));
  FDRE \tmp_22_reg_238_reg[3] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[3]),
        .Q(tmp_22_reg_238[3]),
        .R(1'b0));
  CARRY4 \tmp_22_reg_238_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_22_reg_238_reg[3]_i_1_n_2 ,\tmp_22_reg_238_reg[3]_i_1_n_3 ,\tmp_22_reg_238_reg[3]_i_1_n_4 ,\tmp_22_reg_238_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(p_0_in[3:0]),
        .S({\tmp_22_reg_238[3]_i_2_n_2 ,\tmp_22_reg_238[3]_i_3_n_2 ,\tmp_22_reg_238[3]_i_4_n_2 ,p_src1_V_V_dout}));
  FDRE \tmp_22_reg_238_reg[4] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[4]),
        .Q(tmp_22_reg_238[4]),
        .R(1'b0));
  FDRE \tmp_22_reg_238_reg[5] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[5]),
        .Q(tmp_22_reg_238[5]),
        .R(1'b0));
  FDRE \tmp_22_reg_238_reg[6] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[6]),
        .Q(tmp_22_reg_238[6]),
        .R(1'b0));
  FDRE \tmp_22_reg_238_reg[7] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[7]),
        .Q(tmp_22_reg_238[7]),
        .R(1'b0));
  CARRY4 \tmp_22_reg_238_reg[7]_i_1 
       (.CI(\tmp_22_reg_238_reg[3]_i_1_n_2 ),
        .CO({\tmp_22_reg_238_reg[7]_i_1_n_2 ,\tmp_22_reg_238_reg[7]_i_1_n_3 ,\tmp_22_reg_238_reg[7]_i_1_n_4 ,\tmp_22_reg_238_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[7:4]),
        .S({\tmp_22_reg_238[7]_i_2_n_2 ,\tmp_22_reg_238[7]_i_3_n_2 ,\tmp_22_reg_238[7]_i_4_n_2 ,\tmp_22_reg_238[7]_i_5_n_2 }));
  FDRE \tmp_22_reg_238_reg[8] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[8]),
        .Q(tmp_22_reg_238[8]),
        .R(1'b0));
  FDRE \tmp_22_reg_238_reg[9] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(p_0_in[9]),
        .Q(tmp_22_reg_238[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_V_12_reg_226[15]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_reg_217_reg_n_2_[0] ),
        .O(tmp_22_reg_2380));
  FDRE \tmp_V_12_reg_226_reg[0] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(D[0]),
        .Q(tmp_V_12_reg_226[0]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_226_reg[15] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(D[10]),
        .Q(tmp_V_12_reg_226[15]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_226_reg[1] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(D[1]),
        .Q(tmp_V_12_reg_226[1]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_226_reg[2] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(D[2]),
        .Q(tmp_V_12_reg_226[2]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_226_reg[3] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(D[3]),
        .Q(tmp_V_12_reg_226[3]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_226_reg[4] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(D[4]),
        .Q(tmp_V_12_reg_226[4]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_226_reg[5] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(D[5]),
        .Q(tmp_V_12_reg_226[5]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_226_reg[6] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(D[6]),
        .Q(tmp_V_12_reg_226[6]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_226_reg[7] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(D[7]),
        .Q(tmp_V_12_reg_226[7]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_226_reg[8] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(D[8]),
        .Q(tmp_V_12_reg_226[8]),
        .R(1'b0));
  FDRE \tmp_V_12_reg_226_reg[9] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(D[9]),
        .Q(tmp_V_12_reg_226[9]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_232_reg[0] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_V_13_reg_232_reg[15]_0 [0]),
        .Q(tmp_V_13_reg_232[0]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_232_reg[15] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_V_13_reg_232_reg[15]_0 [10]),
        .Q(tmp_V_13_reg_232[15]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_232_reg[1] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_V_13_reg_232_reg[15]_0 [1]),
        .Q(tmp_V_13_reg_232[1]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_232_reg[2] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_V_13_reg_232_reg[15]_0 [2]),
        .Q(tmp_V_13_reg_232[2]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_232_reg[3] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_V_13_reg_232_reg[15]_0 [3]),
        .Q(tmp_V_13_reg_232[3]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_232_reg[4] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_V_13_reg_232_reg[15]_0 [4]),
        .Q(tmp_V_13_reg_232[4]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_232_reg[5] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_V_13_reg_232_reg[15]_0 [5]),
        .Q(tmp_V_13_reg_232[5]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_232_reg[6] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_V_13_reg_232_reg[15]_0 [6]),
        .Q(tmp_V_13_reg_232[6]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_232_reg[7] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_V_13_reg_232_reg[15]_0 [7]),
        .Q(tmp_V_13_reg_232[7]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_232_reg[8] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_V_13_reg_232_reg[15]_0 [8]),
        .Q(tmp_V_13_reg_232[8]),
        .R(1'b0));
  FDRE \tmp_V_13_reg_232_reg[9] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_V_13_reg_232_reg[15]_0 [9]),
        .Q(tmp_V_13_reg_232[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_s_reg_243[11]_i_2 
       (.I0(\tmp_s_reg_243_reg[3]_0 ),
        .I1(\tmp_s_reg_243_reg[3]_1 ),
        .I2(\tmp_s_reg_243_reg[15]_0 [9]),
        .I3(\tmp_s_reg_243_reg[15]_1 [9]),
        .O(\tmp_s_reg_243[11]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_s_reg_243[11]_i_3 
       (.I0(\tmp_s_reg_243_reg[3]_0 ),
        .I1(\tmp_s_reg_243_reg[3]_1 ),
        .I2(\tmp_s_reg_243_reg[15]_0 [9]),
        .I3(\tmp_s_reg_243_reg[15]_1 [9]),
        .O(\tmp_s_reg_243[11]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_s_reg_243[11]_i_4 
       (.I0(\tmp_s_reg_243_reg[3]_0 ),
        .I1(\tmp_s_reg_243_reg[3]_1 ),
        .I2(\tmp_s_reg_243_reg[15]_0 [8]),
        .I3(\tmp_s_reg_243_reg[15]_1 [8]),
        .O(\tmp_s_reg_243[11]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_s_reg_243[11]_i_5 
       (.I0(\tmp_s_reg_243_reg[3]_0 ),
        .I1(\tmp_s_reg_243_reg[3]_1 ),
        .I2(\tmp_s_reg_243_reg[15]_0 [7]),
        .I3(\tmp_s_reg_243_reg[15]_1 [7]),
        .O(\tmp_s_reg_243[11]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_s_reg_243[15]_i_2 
       (.I0(\tmp_s_reg_243_reg[3]_0 ),
        .I1(\tmp_s_reg_243_reg[3]_1 ),
        .I2(\tmp_s_reg_243_reg[15]_0 [9]),
        .I3(\tmp_s_reg_243_reg[15]_1 [9]),
        .O(\tmp_s_reg_243[15]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_s_reg_243[15]_i_3 
       (.I0(\tmp_s_reg_243_reg[3]_0 ),
        .I1(\tmp_s_reg_243_reg[3]_1 ),
        .I2(\tmp_s_reg_243_reg[15]_0 [9]),
        .I3(\tmp_s_reg_243_reg[15]_1 [9]),
        .O(\tmp_s_reg_243[15]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_s_reg_243[15]_i_4 
       (.I0(\tmp_s_reg_243_reg[3]_0 ),
        .I1(\tmp_s_reg_243_reg[3]_1 ),
        .I2(\tmp_s_reg_243_reg[15]_0 [9]),
        .I3(\tmp_s_reg_243_reg[15]_1 [9]),
        .O(\tmp_s_reg_243[15]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_s_reg_243[15]_i_5 
       (.I0(\tmp_s_reg_243_reg[3]_0 ),
        .I1(\tmp_s_reg_243_reg[3]_1 ),
        .I2(\tmp_s_reg_243_reg[15]_0 [9]),
        .I3(\tmp_s_reg_243_reg[15]_1 [9]),
        .O(\tmp_s_reg_243[15]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_s_reg_243[3]_i_2 
       (.I0(\tmp_s_reg_243_reg[3]_0 ),
        .I1(\tmp_s_reg_243_reg[3]_1 ),
        .I2(\tmp_s_reg_243_reg[15]_0 [2]),
        .I3(\tmp_s_reg_243_reg[15]_1 [2]),
        .O(\tmp_s_reg_243[3]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_s_reg_243[3]_i_3 
       (.I0(\tmp_s_reg_243_reg[3]_0 ),
        .I1(\tmp_s_reg_243_reg[3]_1 ),
        .I2(\tmp_s_reg_243_reg[15]_0 [1]),
        .I3(\tmp_s_reg_243_reg[15]_1 [1]),
        .O(\tmp_s_reg_243[3]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_s_reg_243[3]_i_4 
       (.I0(\tmp_s_reg_243_reg[3]_0 ),
        .I1(\tmp_s_reg_243_reg[3]_1 ),
        .I2(\tmp_s_reg_243_reg[15]_0 [0]),
        .I3(\tmp_s_reg_243_reg[15]_1 [0]),
        .O(\tmp_s_reg_243[3]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_s_reg_243[7]_i_2 
       (.I0(\tmp_s_reg_243_reg[3]_0 ),
        .I1(\tmp_s_reg_243_reg[3]_1 ),
        .I2(\tmp_s_reg_243_reg[15]_0 [6]),
        .I3(\tmp_s_reg_243_reg[15]_1 [6]),
        .O(\tmp_s_reg_243[7]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_s_reg_243[7]_i_3 
       (.I0(\tmp_s_reg_243_reg[3]_0 ),
        .I1(\tmp_s_reg_243_reg[3]_1 ),
        .I2(\tmp_s_reg_243_reg[15]_0 [5]),
        .I3(\tmp_s_reg_243_reg[15]_1 [5]),
        .O(\tmp_s_reg_243[7]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_s_reg_243[7]_i_4 
       (.I0(\tmp_s_reg_243_reg[3]_0 ),
        .I1(\tmp_s_reg_243_reg[3]_1 ),
        .I2(\tmp_s_reg_243_reg[15]_0 [4]),
        .I3(\tmp_s_reg_243_reg[15]_1 [4]),
        .O(\tmp_s_reg_243[7]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_s_reg_243[7]_i_5 
       (.I0(\tmp_s_reg_243_reg[3]_0 ),
        .I1(\tmp_s_reg_243_reg[3]_1 ),
        .I2(\tmp_s_reg_243_reg[15]_0 [3]),
        .I3(\tmp_s_reg_243_reg[15]_1 [3]),
        .O(\tmp_s_reg_243[7]_i_5_n_2 ));
  FDRE \tmp_s_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[3]_i_1_n_9 ),
        .Q(tmp_s_reg_243[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_243_reg[10] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[11]_i_1_n_7 ),
        .Q(tmp_s_reg_243[10]),
        .R(1'b0));
  FDRE \tmp_s_reg_243_reg[11] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[11]_i_1_n_6 ),
        .Q(tmp_s_reg_243[11]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_243_reg[11]_i_1 
       (.CI(\tmp_s_reg_243_reg[7]_i_1_n_2 ),
        .CO({\tmp_s_reg_243_reg[11]_i_1_n_2 ,\tmp_s_reg_243_reg[11]_i_1_n_3 ,\tmp_s_reg_243_reg[11]_i_1_n_4 ,\tmp_s_reg_243_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_s_reg_243_reg[11]_i_1_n_6 ,\tmp_s_reg_243_reg[11]_i_1_n_7 ,\tmp_s_reg_243_reg[11]_i_1_n_8 ,\tmp_s_reg_243_reg[11]_i_1_n_9 }),
        .S({\tmp_s_reg_243[11]_i_2_n_2 ,\tmp_s_reg_243[11]_i_3_n_2 ,\tmp_s_reg_243[11]_i_4_n_2 ,\tmp_s_reg_243[11]_i_5_n_2 }));
  FDRE \tmp_s_reg_243_reg[12] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[15]_i_1_n_9 ),
        .Q(tmp_s_reg_243[12]),
        .R(1'b0));
  FDRE \tmp_s_reg_243_reg[13] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[15]_i_1_n_8 ),
        .Q(tmp_s_reg_243[13]),
        .R(1'b0));
  FDRE \tmp_s_reg_243_reg[14] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[15]_i_1_n_7 ),
        .Q(tmp_s_reg_243[14]),
        .R(1'b0));
  FDRE \tmp_s_reg_243_reg[15] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[15]_i_1_n_6 ),
        .Q(tmp_s_reg_243[15]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_243_reg[15]_i_1 
       (.CI(\tmp_s_reg_243_reg[11]_i_1_n_2 ),
        .CO({\NLW_tmp_s_reg_243_reg[15]_i_1_CO_UNCONNECTED [3],\tmp_s_reg_243_reg[15]_i_1_n_3 ,\tmp_s_reg_243_reg[15]_i_1_n_4 ,\tmp_s_reg_243_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_s_reg_243_reg[15]_i_1_n_6 ,\tmp_s_reg_243_reg[15]_i_1_n_7 ,\tmp_s_reg_243_reg[15]_i_1_n_8 ,\tmp_s_reg_243_reg[15]_i_1_n_9 }),
        .S({\tmp_s_reg_243[15]_i_2_n_2 ,\tmp_s_reg_243[15]_i_3_n_2 ,\tmp_s_reg_243[15]_i_4_n_2 ,\tmp_s_reg_243[15]_i_5_n_2 }));
  FDRE \tmp_s_reg_243_reg[1] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[3]_i_1_n_8 ),
        .Q(tmp_s_reg_243[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_243_reg[2] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[3]_i_1_n_7 ),
        .Q(tmp_s_reg_243[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_243_reg[3] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[3]_i_1_n_6 ),
        .Q(tmp_s_reg_243[3]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_243_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_s_reg_243_reg[3]_i_1_n_2 ,\tmp_s_reg_243_reg[3]_i_1_n_3 ,\tmp_s_reg_243_reg[3]_i_1_n_4 ,\tmp_s_reg_243_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\tmp_s_reg_243_reg[3]_i_1_n_6 ,\tmp_s_reg_243_reg[3]_i_1_n_7 ,\tmp_s_reg_243_reg[3]_i_1_n_8 ,\tmp_s_reg_243_reg[3]_i_1_n_9 }),
        .S({\tmp_s_reg_243[3]_i_2_n_2 ,\tmp_s_reg_243[3]_i_3_n_2 ,\tmp_s_reg_243[3]_i_4_n_2 ,p_src2_V_V_dout}));
  FDRE \tmp_s_reg_243_reg[4] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[7]_i_1_n_9 ),
        .Q(tmp_s_reg_243[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_243_reg[5] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[7]_i_1_n_8 ),
        .Q(tmp_s_reg_243[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_243_reg[6] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[7]_i_1_n_7 ),
        .Q(tmp_s_reg_243[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_243_reg[7] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[7]_i_1_n_6 ),
        .Q(tmp_s_reg_243[7]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_243_reg[7]_i_1 
       (.CI(\tmp_s_reg_243_reg[3]_i_1_n_2 ),
        .CO({\tmp_s_reg_243_reg[7]_i_1_n_2 ,\tmp_s_reg_243_reg[7]_i_1_n_3 ,\tmp_s_reg_243_reg[7]_i_1_n_4 ,\tmp_s_reg_243_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_s_reg_243_reg[7]_i_1_n_6 ,\tmp_s_reg_243_reg[7]_i_1_n_7 ,\tmp_s_reg_243_reg[7]_i_1_n_8 ,\tmp_s_reg_243_reg[7]_i_1_n_9 }),
        .S({\tmp_s_reg_243[7]_i_2_n_2 ,\tmp_s_reg_243[7]_i_3_n_2 ,\tmp_s_reg_243[7]_i_4_n_2 ,\tmp_s_reg_243[7]_i_5_n_2 }));
  FDRE \tmp_s_reg_243_reg[8] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[11]_i_1_n_9 ),
        .Q(tmp_s_reg_243[8]),
        .R(1'b0));
  FDRE \tmp_s_reg_243_reg[9] 
       (.C(ap_clk),
        .CE(tmp_22_reg_2380),
        .D(\tmp_s_reg_243_reg[11]_i_1_n_8 ),
        .Q(tmp_s_reg_243[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0020)) 
    \waddr[11]_i_1 
       (.I0(magnitude_mat_V_V_full_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2_reg_n_2),
        .I3(exitcond_reg_217_pp0_iter1_reg),
        .O(push));
endmodule

(* ORIG_REF_NAME = "xFSobel" *) 
module design_1_Canny_accel_0_0_xFSobel
   (E,
    Q,
    \tmp_20_reg_1153_pp1_iter7_reg_reg[0] ,
    internal_full_n_reg,
    \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0 ,
    p_dst_V_V_din,
    p_dst1_V_V_din,
    xFSobel_U0_p_src_V_V_read,
    \ap_CS_fsm_reg[3] ,
    xFSobel_U0_ap_ready,
    start_once_reg,
    ap_clk,
    gradx_mat_V_V_full_n,
    grady_mat_V_V_full_n,
    ap_enable_reg_pp1_iter4_reg,
    p_src_V_V_dout,
    ap_rst_n,
    gaussian_mat_V_V_empty_n,
    start_for_xFDuplicate_rows_U0_full_n,
    xFSobel_U0_ap_start);
  output [0:0]E;
  output [0:0]Q;
  output \tmp_20_reg_1153_pp1_iter7_reg_reg[0] ;
  output [0:0]internal_full_n_reg;
  output \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0 ;
  output [10:0]p_dst_V_V_din;
  output [10:0]p_dst1_V_V_din;
  output xFSobel_U0_p_src_V_V_read;
  output \ap_CS_fsm_reg[3] ;
  output xFSobel_U0_ap_ready;
  output start_once_reg;
  input ap_clk;
  input gradx_mat_V_V_full_n;
  input grady_mat_V_V_full_n;
  input ap_enable_reg_pp1_iter4_reg;
  input [7:0]p_src_V_V_dout;
  input ap_rst_n;
  input gaussian_mat_V_V_empty_n;
  input start_for_xFDuplicate_rows_U0_full_n;
  input xFSobel_U0_ap_start;

  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter4_reg;
  wire ap_rst_n;
  wire gaussian_mat_V_V_empty_n;
  wire gradx_mat_V_V_full_n;
  wire grady_mat_V_V_full_n;
  wire grp_xFSobel3x3_fu_54_ap_start_reg;
  wire grp_xFSobel3x3_fu_54_n_33;
  wire grp_xFSobel3x3_fu_54_n_34;
  wire grp_xFSobel3x3_fu_54_n_6;
  wire grp_xFSobel3x3_fu_54_n_8;
  wire [0:0]internal_full_n_reg;
  wire [10:0]p_dst1_V_V_din;
  wire [10:0]p_dst_V_V_din;
  wire [7:0]p_src_V_V_dout;
  wire start_for_xFDuplicate_rows_U0_full_n;
  wire start_once_reg;
  wire \tmp_20_reg_1153_pp1_iter7_reg_reg[0] ;
  wire \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0 ;
  wire xFSobel_U0_ap_ready;
  wire xFSobel_U0_ap_start;
  wire xFSobel_U0_p_src_V_V_read;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobel3x3_fu_54_n_34),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_enable_reg_pp1_iter4_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobel3x3_fu_54_n_33),
        .Q(Q),
        .R(ap_enable_reg_pp1_iter4_reg));
  design_1_Canny_accel_0_0_xFSobel3x3 grp_xFSobel3x3_fu_54
       (.D({grp_xFSobel3x3_fu_54_n_33,grp_xFSobel3x3_fu_54_n_34}),
        .E(E),
        .Q({Q,\ap_CS_fsm_reg_n_2_[0] }),
        .\ap_CS_fsm_reg[0]_0 (grp_xFSobel3x3_fu_54_n_8),
        .\ap_CS_fsm_reg[0]_1 (start_once_reg),
        .\ap_CS_fsm_reg[1]_0 (xFSobel_U0_ap_ready),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter4_reg_0(ap_enable_reg_pp1_iter4_reg),
        .ap_rst_n(ap_rst_n),
        .gaussian_mat_V_V_empty_n(gaussian_mat_V_V_empty_n),
        .gradx_mat_V_V_full_n(gradx_mat_V_V_full_n),
        .grady_mat_V_V_full_n(grady_mat_V_V_full_n),
        .grp_xFSobel3x3_fu_54_ap_start_reg(grp_xFSobel3x3_fu_54_ap_start_reg),
        .internal_full_n_reg(internal_full_n_reg),
        .p_dst1_V_V_din(p_dst1_V_V_din),
        .p_dst_V_V_din(p_dst_V_V_din),
        .p_src_V_V_dout(p_src_V_V_dout),
        .start_for_xFDuplicate_rows_U0_full_n(start_for_xFDuplicate_rows_U0_full_n),
        .start_once_reg_reg(grp_xFSobel3x3_fu_54_n_6),
        .\tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0 (\tmp_20_reg_1153_pp1_iter7_reg_reg[0] ),
        .\tmp_20_reg_1153_pp1_iter7_reg_reg[0]_1 (\tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0 ),
        .xFSobel_U0_ap_start(xFSobel_U0_ap_start),
        .xFSobel_U0_p_src_V_V_read(xFSobel_U0_p_src_V_V_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobel3x3_fu_54_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobel3x3_fu_54_n_8),
        .Q(grp_xFSobel3x3_fu_54_ap_start_reg),
        .R(ap_enable_reg_pp1_iter4_reg));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobel3x3_fu_54_n_6),
        .Q(start_once_reg),
        .R(ap_enable_reg_pp1_iter4_reg));
endmodule

(* ORIG_REF_NAME = "xFSobel3x3" *) 
module design_1_Canny_accel_0_0_xFSobel3x3
   (E,
    \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0 ,
    internal_full_n_reg,
    \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_1 ,
    start_once_reg_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    p_dst_V_V_din,
    p_dst1_V_V_din,
    xFSobel_U0_p_src_V_V_read,
    \ap_CS_fsm_reg[3]_0 ,
    D,
    ap_clk,
    ap_enable_reg_pp1_iter4_reg_0,
    gradx_mat_V_V_full_n,
    Q,
    grady_mat_V_V_full_n,
    \ap_CS_fsm_reg[0]_1 ,
    start_for_xFDuplicate_rows_U0_full_n,
    xFSobel_U0_ap_start,
    grp_xFSobel3x3_fu_54_ap_start_reg,
    p_src_V_V_dout,
    ap_rst_n,
    gaussian_mat_V_V_empty_n);
  output [0:0]E;
  output \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0 ;
  output [0:0]internal_full_n_reg;
  output \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_1 ;
  output start_once_reg_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output [10:0]p_dst_V_V_din;
  output [10:0]p_dst1_V_V_din;
  output xFSobel_U0_p_src_V_V_read;
  output \ap_CS_fsm_reg[3]_0 ;
  output [1:0]D;
  input ap_clk;
  input ap_enable_reg_pp1_iter4_reg_0;
  input gradx_mat_V_V_full_n;
  input [1:0]Q;
  input grady_mat_V_V_full_n;
  input \ap_CS_fsm_reg[0]_1 ;
  input start_for_xFDuplicate_rows_U0_full_n;
  input xFSobel_U0_ap_start;
  input grp_xFSobel3x3_fu_54_ap_start_reg;
  input [7:0]p_src_V_V_dout;
  input ap_rst_n;
  input gaussian_mat_V_V_empty_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm[0]_i_2__0_n_2 ;
  wire \ap_CS_fsm[10]_i_2_n_2 ;
  wire \ap_CS_fsm[12]_i_2_n_2 ;
  wire \ap_CS_fsm[3]_i_3_n_2 ;
  wire \ap_CS_fsm[3]_i_4_n_2 ;
  wire \ap_CS_fsm[4]_i_2__0_n_2 ;
  wire \ap_CS_fsm[4]_i_3_n_2 ;
  wire \ap_CS_fsm[4]_i_4_n_2 ;
  wire \ap_CS_fsm[4]_i_5_n_2 ;
  wire \ap_CS_fsm[4]_i_6_n_2 ;
  wire \ap_CS_fsm[9]_i_2_n_2 ;
  wire \ap_CS_fsm[9]_i_3_n_2 ;
  wire \ap_CS_fsm[9]_i_4_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [12:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm132_out;
  wire ap_block_pp1_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter2_reg_n_2;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_2;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter4_reg_0;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter6_i_1__0_n_2;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8_i_1_n_2;
  wire ap_enable_reg_pp1_iter8_reg_n_2;
  wire [7:0]ap_phi_reg_pp1_iter6_storemerge_reg_462;
  wire ap_phi_reg_pp1_iter6_storemerge_reg_4620;
  wire \ap_phi_reg_pp1_iter6_storemerge_reg_462[0]_i_1_n_2 ;
  wire \ap_phi_reg_pp1_iter6_storemerge_reg_462[1]_i_1_n_2 ;
  wire \ap_phi_reg_pp1_iter6_storemerge_reg_462[2]_i_1_n_2 ;
  wire \ap_phi_reg_pp1_iter6_storemerge_reg_462[3]_i_1_n_2 ;
  wire \ap_phi_reg_pp1_iter6_storemerge_reg_462[4]_i_1_n_2 ;
  wire \ap_phi_reg_pp1_iter6_storemerge_reg_462[5]_i_1_n_2 ;
  wire \ap_phi_reg_pp1_iter6_storemerge_reg_462[6]_i_1_n_2 ;
  wire \ap_phi_reg_pp1_iter6_storemerge_reg_462[7]_i_2_n_2 ;
  wire ap_rst_n;
  wire buf_0_V_U_n_10;
  wire [10:0]buf_0_V_addr_reg_1054;
  wire [10:0]buf_0_V_address0;
  wire buf_0_V_ce0;
  wire [10:0]buf_1_V_address1;
  wire buf_1_V_ce1;
  wire buf_2_V_U_n_27;
  wire [7:0]buf_cop_0_V_1_fu_778_p3;
  wire [7:0]buf_cop_0_V_1_reg_1164;
  wire buf_cop_0_V_1_reg_11640;
  wire [7:0]buf_cop_1_V_1_fu_792_p3;
  wire [7:0]buf_cop_1_V_1_reg_1178;
  wire [7:0]buf_cop_1_V_2_fu_880_p3;
  wire [7:0]buf_cop_1_V_2_reg_1203;
  wire \buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ;
  wire [7:0]buf_cop_1_V_fu_738_p5;
  wire [7:0]buf_cop_1_V_reg_1159;
  wire buf_cop_1_V_reg_11590;
  wire [7:0]buf_cop_2_V_1_fu_785_p3;
  wire [7:0]buf_cop_2_V_1_reg_1171;
  wire buf_cop_2_V_1_reg_1171_3;
  wire [7:0]buf_cop_2_V_2_fu_887_p3;
  wire [7:0]buf_cop_2_V_2_reg_1208;
  wire [10:0]col_V_2_fu_584_p2;
  wire [10:0]col_V_2_reg_1049;
  wire \col_V_2_reg_1049[10]_i_2_n_2 ;
  wire [9:0]col_V_3_fu_675_p2;
  wire col_V_3_reg_11170;
  wire \col_V_3_reg_1117[10]_i_10_n_2 ;
  wire \col_V_3_reg_1117[10]_i_2_n_2 ;
  wire \col_V_3_reg_1117[10]_i_3_n_2 ;
  wire \col_V_3_reg_1117[10]_i_4_n_2 ;
  wire \col_V_3_reg_1117[10]_i_5_n_2 ;
  wire \col_V_3_reg_1117[10]_i_6_n_2 ;
  wire \col_V_3_reg_1117[10]_i_7_n_2 ;
  wire \col_V_3_reg_1117[10]_i_8_n_2 ;
  wire \col_V_3_reg_1117[10]_i_9_n_2 ;
  wire \col_V_3_reg_1117[4]_i_2_n_2 ;
  wire \col_V_3_reg_1117[6]_i_2_n_2 ;
  wire \col_V_3_reg_1117[8]_i_2_n_2 ;
  wire [10:0]col_V_3_reg_1117_reg__0;
  wire [10:0]col_V_fu_559_p2;
  wire col_V_reg_10360;
  wire \col_V_reg_1036[10]_i_10_n_2 ;
  wire \col_V_reg_1036[10]_i_3_n_2 ;
  wire \col_V_reg_1036[10]_i_4_n_2 ;
  wire \col_V_reg_1036[10]_i_5_n_2 ;
  wire \col_V_reg_1036[10]_i_6_n_2 ;
  wire \col_V_reg_1036[10]_i_7_n_2 ;
  wire \col_V_reg_1036[10]_i_8_n_2 ;
  wire \col_V_reg_1036[10]_i_9_n_2 ;
  wire \col_V_reg_1036[3]_i_2_n_2 ;
  wire \col_V_reg_1036[4]_i_2_n_2 ;
  wire \col_V_reg_1036[6]_i_2_n_2 ;
  wire \col_V_reg_1036[8]_i_2_n_2 ;
  wire [10:0]col_V_reg_1036_reg__0;
  wire exitcond1_i_fu_669_p2;
  wire exitcond1_i_reg_1113;
  wire exitcond1_i_reg_11130;
  wire \exitcond1_i_reg_1113[0]_i_3_n_2 ;
  wire \exitcond1_i_reg_1113[0]_i_4_n_2 ;
  wire \exitcond1_i_reg_1113[0]_i_5_n_2 ;
  wire \exitcond1_i_reg_1113[0]_i_6_n_2 ;
  wire \exitcond1_i_reg_1113[0]_i_7_n_2 ;
  wire exitcond1_i_reg_1113_pp1_iter1_reg;
  wire exitcond1_i_reg_1113_pp1_iter2_reg;
  wire exitcond1_i_reg_1113_pp1_iter3_reg;
  wire exitcond1_i_reg_1113_pp1_iter4_reg;
  wire \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ;
  wire \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ;
  wire exitcond1_i_reg_1113_pp1_iter7_reg;
  wire exitcond2_fu_553_p2;
  wire exitcond2_reg_1032;
  wire [10:1]g_x_V_fu_908_p2;
  wire g_x_V_fu_908_p2_carry__0_i_1_n_2;
  wire g_x_V_fu_908_p2_carry__0_i_2_n_2;
  wire g_x_V_fu_908_p2_carry__0_i_3_n_2;
  wire g_x_V_fu_908_p2_carry__0_i_4_n_2;
  wire g_x_V_fu_908_p2_carry__0_i_5_n_2;
  wire g_x_V_fu_908_p2_carry__0_i_6_n_2;
  wire g_x_V_fu_908_p2_carry__0_i_7_n_2;
  wire g_x_V_fu_908_p2_carry__0_i_8_n_2;
  wire g_x_V_fu_908_p2_carry__0_n_2;
  wire g_x_V_fu_908_p2_carry__0_n_3;
  wire g_x_V_fu_908_p2_carry__0_n_4;
  wire g_x_V_fu_908_p2_carry__0_n_5;
  wire g_x_V_fu_908_p2_carry__1_i_1_n_2;
  wire g_x_V_fu_908_p2_carry__1_i_2_n_2;
  wire g_x_V_fu_908_p2_carry__1_n_5;
  wire g_x_V_fu_908_p2_carry_i_1_n_2;
  wire g_x_V_fu_908_p2_carry_i_2_n_2;
  wire g_x_V_fu_908_p2_carry_i_3_n_2;
  wire g_x_V_fu_908_p2_carry_i_4_n_2;
  wire g_x_V_fu_908_p2_carry_i_5_n_2;
  wire g_x_V_fu_908_p2_carry_i_6_n_2;
  wire g_x_V_fu_908_p2_carry_i_7_n_2;
  wire g_x_V_fu_908_p2_carry_i_8_n_2;
  wire g_x_V_fu_908_p2_carry_n_2;
  wire g_x_V_fu_908_p2_carry_n_3;
  wire g_x_V_fu_908_p2_carry_n_4;
  wire g_x_V_fu_908_p2_carry_n_5;
  wire g_x_V_reg_12130;
  wire \g_x_V_reg_1213[0]_i_1_n_2 ;
  wire [10:0]g_y_V_fu_947_p2;
  wire g_y_V_fu_947_p2_carry__0_i_1_n_2;
  wire g_y_V_fu_947_p2_carry__0_i_2_n_2;
  wire g_y_V_fu_947_p2_carry__0_i_3_n_2;
  wire g_y_V_fu_947_p2_carry__0_i_4_n_2;
  wire g_y_V_fu_947_p2_carry__0_i_5_n_2;
  wire g_y_V_fu_947_p2_carry__0_i_6_n_2;
  wire g_y_V_fu_947_p2_carry__0_i_7_n_2;
  wire g_y_V_fu_947_p2_carry__0_i_8_n_2;
  wire g_y_V_fu_947_p2_carry__0_n_2;
  wire g_y_V_fu_947_p2_carry__0_n_3;
  wire g_y_V_fu_947_p2_carry__0_n_4;
  wire g_y_V_fu_947_p2_carry__0_n_5;
  wire g_y_V_fu_947_p2_carry__1_i_1_n_2;
  wire g_y_V_fu_947_p2_carry__1_i_2_n_2;
  wire g_y_V_fu_947_p2_carry__1_i_3_n_2;
  wire g_y_V_fu_947_p2_carry__1_i_4_n_2;
  wire g_y_V_fu_947_p2_carry__1_n_4;
  wire g_y_V_fu_947_p2_carry__1_n_5;
  wire g_y_V_fu_947_p2_carry_i_1_n_2;
  wire g_y_V_fu_947_p2_carry_i_2_n_2;
  wire g_y_V_fu_947_p2_carry_i_3_n_2;
  wire g_y_V_fu_947_p2_carry_i_4_n_2;
  wire g_y_V_fu_947_p2_carry_i_5_n_2;
  wire g_y_V_fu_947_p2_carry_n_2;
  wire g_y_V_fu_947_p2_carry_n_3;
  wire g_y_V_fu_947_p2_carry_n_4;
  wire g_y_V_fu_947_p2_carry_n_5;
  wire gaussian_mat_V_V_empty_n;
  wire gradx_mat_V_V_full_n;
  wire grady_mat_V_V_full_n;
  wire grp_xFSobel3x3_fu_54_ap_start_reg;
  wire grp_xFSobel3x3_fu_54_p_src_mat_V_V_read;
  wire [31:31]i_op_assign_1_reg_300;
  wire \i_op_assign_1_reg_300[0]_i_1_n_2 ;
  wire \i_op_assign_1_reg_300[12]_i_1_n_2 ;
  wire \i_op_assign_1_reg_300[1]_i_1_n_2 ;
  wire \i_op_assign_1_reg_300_reg[12]_i_2_n_2 ;
  wire \i_op_assign_1_reg_300_reg[12]_i_2_n_3 ;
  wire \i_op_assign_1_reg_300_reg[12]_i_2_n_4 ;
  wire \i_op_assign_1_reg_300_reg[12]_i_2_n_5 ;
  wire \i_op_assign_1_reg_300_reg[16]_i_2_n_2 ;
  wire \i_op_assign_1_reg_300_reg[16]_i_2_n_3 ;
  wire \i_op_assign_1_reg_300_reg[16]_i_2_n_4 ;
  wire \i_op_assign_1_reg_300_reg[16]_i_2_n_5 ;
  wire \i_op_assign_1_reg_300_reg[20]_i_2_n_2 ;
  wire \i_op_assign_1_reg_300_reg[20]_i_2_n_3 ;
  wire \i_op_assign_1_reg_300_reg[20]_i_2_n_4 ;
  wire \i_op_assign_1_reg_300_reg[20]_i_2_n_5 ;
  wire \i_op_assign_1_reg_300_reg[24]_i_2_n_2 ;
  wire \i_op_assign_1_reg_300_reg[24]_i_2_n_3 ;
  wire \i_op_assign_1_reg_300_reg[24]_i_2_n_4 ;
  wire \i_op_assign_1_reg_300_reg[24]_i_2_n_5 ;
  wire \i_op_assign_1_reg_300_reg[28]_i_2_n_2 ;
  wire \i_op_assign_1_reg_300_reg[28]_i_2_n_3 ;
  wire \i_op_assign_1_reg_300_reg[28]_i_2_n_4 ;
  wire \i_op_assign_1_reg_300_reg[28]_i_2_n_5 ;
  wire \i_op_assign_1_reg_300_reg[31]_i_3_n_4 ;
  wire \i_op_assign_1_reg_300_reg[31]_i_3_n_5 ;
  wire \i_op_assign_1_reg_300_reg[4]_i_1_n_2 ;
  wire \i_op_assign_1_reg_300_reg[4]_i_1_n_3 ;
  wire \i_op_assign_1_reg_300_reg[4]_i_1_n_4 ;
  wire \i_op_assign_1_reg_300_reg[4]_i_1_n_5 ;
  wire \i_op_assign_1_reg_300_reg[8]_i_1_n_2 ;
  wire \i_op_assign_1_reg_300_reg[8]_i_1_n_3 ;
  wire \i_op_assign_1_reg_300_reg[8]_i_1_n_4 ;
  wire \i_op_assign_1_reg_300_reg[8]_i_1_n_5 ;
  wire \i_op_assign_1_reg_300_reg_n_2_[0] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[10] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[11] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[12] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[13] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[14] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[15] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[16] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[17] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[18] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[19] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[1] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[20] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[21] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[22] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[23] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[24] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[25] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[26] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[27] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[28] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[29] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[2] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[30] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[31] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[3] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[4] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[5] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[6] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[7] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[8] ;
  wire \i_op_assign_1_reg_300_reg_n_2_[9] ;
  wire [1:0]i_op_assign_reg_289;
  wire \i_op_assign_reg_289[0]_i_1_n_2 ;
  wire \i_op_assign_reg_289[1]_i_1_n_2 ;
  wire [31:1]init_buf_1_fu_572_p2;
  wire [0:0]internal_full_n_reg;
  wire [0:0]lhs_V_1_fu_834_p1;
  wire or_cond_fu_652_p2;
  wire or_cond_i_reg_1129;
  wire \or_cond_i_reg_1129[0]_i_1_n_2 ;
  wire \or_cond_i_reg_1129[0]_i_2_n_2 ;
  wire or_cond_i_reg_1129_pp1_iter1_reg;
  wire or_cond_reg_1093;
  wire [31:13]p_1_in;
  wire p_24_in;
  wire [10:0]p_dst1_V_V_din;
  wire [10:0]p_dst_V_V_din;
  wire [7:0]p_src_V_V_dout;
  wire [8:1]r_V_3_cast_fu_934_p1;
  wire [7:0]reg_474;
  wire [7:0]reg_481;
  wire reg_4810;
  wire [7:0]reg_485;
  wire [1:0]ret_V_1_reg_1088;
  wire [8:0]ret_V_2_fu_828_p2;
  wire [8:0]ret_V_2_reg_1183;
  wire ret_V_2_reg_11830;
  wire \ret_V_2_reg_1183[3]_i_2_n_2 ;
  wire \ret_V_2_reg_1183[3]_i_3_n_2 ;
  wire \ret_V_2_reg_1183[3]_i_4_n_2 ;
  wire \ret_V_2_reg_1183[3]_i_5_n_2 ;
  wire \ret_V_2_reg_1183[7]_i_2_n_2 ;
  wire \ret_V_2_reg_1183[7]_i_3_n_2 ;
  wire \ret_V_2_reg_1183[7]_i_4_n_2 ;
  wire \ret_V_2_reg_1183[7]_i_5_n_2 ;
  wire \ret_V_2_reg_1183_reg[3]_i_1_n_2 ;
  wire \ret_V_2_reg_1183_reg[3]_i_1_n_3 ;
  wire \ret_V_2_reg_1183_reg[3]_i_1_n_4 ;
  wire \ret_V_2_reg_1183_reg[3]_i_1_n_5 ;
  wire \ret_V_2_reg_1183_reg[7]_i_1_n_2 ;
  wire \ret_V_2_reg_1183_reg[7]_i_1_n_3 ;
  wire \ret_V_2_reg_1183_reg[7]_i_1_n_4 ;
  wire \ret_V_2_reg_1183_reg[7]_i_1_n_5 ;
  wire [8:0]ret_V_3_fu_842_p2;
  wire [8:0]ret_V_3_reg_1188;
  wire \ret_V_3_reg_1188[3]_i_6_n_2 ;
  wire \ret_V_3_reg_1188[3]_i_7_n_2 ;
  wire \ret_V_3_reg_1188[3]_i_8_n_2 ;
  wire \ret_V_3_reg_1188[3]_i_9_n_2 ;
  wire \ret_V_3_reg_1188[7]_i_6_n_2 ;
  wire \ret_V_3_reg_1188[7]_i_7_n_2 ;
  wire \ret_V_3_reg_1188[7]_i_8_n_2 ;
  wire \ret_V_3_reg_1188[7]_i_9_n_2 ;
  wire \ret_V_3_reg_1188_reg[3]_i_1_n_2 ;
  wire \ret_V_3_reg_1188_reg[3]_i_1_n_3 ;
  wire \ret_V_3_reg_1188_reg[3]_i_1_n_4 ;
  wire \ret_V_3_reg_1188_reg[3]_i_1_n_5 ;
  wire \ret_V_3_reg_1188_reg[7]_i_1_n_2 ;
  wire \ret_V_3_reg_1188_reg[7]_i_1_n_3 ;
  wire \ret_V_3_reg_1188_reg[7]_i_1_n_4 ;
  wire \ret_V_3_reg_1188_reg[7]_i_1_n_5 ;
  wire [0:0]ret_V_fu_618_p2;
  wire [7:1]rhs_V_3_fu_838_p1;
  wire [9:1]row_V_fu_961_p2;
  wire \row_ind_0_V_reg_343[0]_i_1_n_2 ;
  wire \row_ind_0_V_reg_343[1]_i_1_n_2 ;
  wire \row_ind_0_V_reg_343_reg_n_2_[0] ;
  wire \row_ind_0_V_reg_343_reg_n_2_[1] ;
  wire \row_ind_1_V_1_reg_333[0]_i_1_n_2 ;
  wire \row_ind_1_V_1_reg_333[1]_i_1_n_2 ;
  wire \row_ind_1_V_1_reg_333_reg_n_2_[0] ;
  wire \row_ind_1_V_1_reg_333_reg_n_2_[1] ;
  wire \row_ind_2_V_1_fu_134[0]_i_1_n_2 ;
  wire \row_ind_2_V_1_fu_134[1]_i_1_n_2 ;
  wire [1:0]row_ind_2_V_1_fu_134_reg;
  wire \row_ind_2_V_1_load_reg_985_reg_n_2_[0] ;
  wire \row_ind_2_V_1_load_reg_985_reg_n_2_[1] ;
  wire \row_ind_2_V_2_fu_138[0]_i_1_n_2 ;
  wire \row_ind_2_V_2_fu_138[1]_i_1_n_2 ;
  wire [1:0]row_ind_2_V_2_fu_138_reg;
  wire [1:0]row_ind_2_V_2_load_reg_990_reg;
  wire \row_ind_2_V_fu_142[0]_i_1_n_2 ;
  wire \row_ind_2_V_fu_142[1]_i_1_n_2 ;
  wire [1:0]row_ind_2_V_fu_142_reg;
  wire [1:0]row_ind_2_V_load_reg_996_reg;
  wire [7:0]src_buf_0_1_reg_438;
  wire src_buf_0_1_reg_4380;
  wire src_buf_0_1_reg_438_0;
  wire [7:0]src_buf_0_1_reg_438_pp1_iter6_reg;
  wire [7:0]src_buf_1_1_reg_414;
  wire src_buf_1_1_reg_4140;
  wire src_buf_1_1_reg_414_4;
  wire [7:0]src_buf_1_reg_426;
  wire [7:0]src_buf_2_1_reg_390;
  wire [7:0]src_buf_2_reg_402;
  wire [7:0]src_buf_reg_450;
  wire start_for_xFDuplicate_rows_U0_full_n;
  wire start_once_reg_reg;
  wire [7:0]storemerge_reg_462;
  wire \storemerge_reg_462[0]_i_1_n_2 ;
  wire \storemerge_reg_462[1]_i_1_n_2 ;
  wire \storemerge_reg_462[2]_i_1_n_2 ;
  wire \storemerge_reg_462[3]_i_1_n_2 ;
  wire \storemerge_reg_462[4]_i_1_n_2 ;
  wire \storemerge_reg_462[5]_i_1_n_2 ;
  wire \storemerge_reg_462[6]_i_1_n_2 ;
  wire \storemerge_reg_462[7]_i_1_n_2 ;
  wire \storemerge_reg_462[7]_i_2_n_2 ;
  wire [10:0]t_V_6_reg_322;
  wire \t_V_7_reg_366[9]_i_3_n_2 ;
  wire [1:1]t_V_7_reg_366_reg__0;
  wire [9:0]t_V_7_reg_366_reg__0__0;
  wire [10:0]t_V_8_reg_378;
  wire t_V_8_reg_3780;
  wire t_V_8_reg_378_2;
  wire [10:0]t_V_8_reg_378_pp1_iter1_reg;
  wire [10:0]t_V_8_reg_378_pp1_iter2_reg;
  wire [10:0]t_V_reg_310;
  wire t_V_reg_3100;
  wire t_V_reg_310_1;
  wire [10:0]t_V_reg_310_pp0_iter1_reg;
  wire tmp_11_reg_1122;
  wire \tmp_11_reg_1122[0]_i_1_n_2 ;
  wire tmp_11_reg_1122_pp1_iter1_reg;
  wire \tmp_11_reg_1122_pp1_iter3_reg_reg[0]_srl2_n_2 ;
  wire tmp_11_reg_1122_pp1_iter4_reg;
  wire tmp_11_reg_1122_pp1_iter5_reg;
  wire [9:1]tmp_14_fu_848_p2;
  wire tmp_14_fu_848_p2_carry__0_i_1_n_2;
  wire tmp_14_fu_848_p2_carry__0_i_2_n_2;
  wire tmp_14_fu_848_p2_carry__0_i_3_n_2;
  wire tmp_14_fu_848_p2_carry__0_i_4_n_2;
  wire tmp_14_fu_848_p2_carry__0_i_5_n_2;
  wire tmp_14_fu_848_p2_carry__0_i_6_n_2;
  wire tmp_14_fu_848_p2_carry__0_i_7_n_2;
  wire tmp_14_fu_848_p2_carry__0_i_8_n_2;
  wire tmp_14_fu_848_p2_carry__0_n_2;
  wire tmp_14_fu_848_p2_carry__0_n_3;
  wire tmp_14_fu_848_p2_carry__0_n_4;
  wire tmp_14_fu_848_p2_carry__0_n_5;
  wire tmp_14_fu_848_p2_carry__1_i_1_n_2;
  wire tmp_14_fu_848_p2_carry_i_1_n_2;
  wire tmp_14_fu_848_p2_carry_i_2_n_2;
  wire tmp_14_fu_848_p2_carry_i_3_n_2;
  wire tmp_14_fu_848_p2_carry_i_4_n_2;
  wire tmp_14_fu_848_p2_carry_i_5_n_2;
  wire tmp_14_fu_848_p2_carry_i_6_n_2;
  wire tmp_14_fu_848_p2_carry_i_7_n_2;
  wire tmp_14_fu_848_p2_carry_n_2;
  wire tmp_14_fu_848_p2_carry_n_3;
  wire tmp_14_fu_848_p2_carry_n_4;
  wire tmp_14_fu_848_p2_carry_n_5;
  wire [9:0]tmp_16_fu_874_p2;
  wire tmp_16_fu_874_p2__1_carry__0_i_10_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_i_11_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_i_12_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_i_13_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_i_14_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_i_15_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_i_16_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_i_1_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_i_2_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_i_3_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_i_4_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_i_5_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_i_6_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_i_7_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_i_8_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_i_9_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_n_2;
  wire tmp_16_fu_874_p2__1_carry__0_n_3;
  wire tmp_16_fu_874_p2__1_carry__0_n_4;
  wire tmp_16_fu_874_p2__1_carry__0_n_5;
  wire tmp_16_fu_874_p2__1_carry__1_i_1_n_2;
  wire tmp_16_fu_874_p2__1_carry__1_i_2_n_2;
  wire tmp_16_fu_874_p2__1_carry__1_n_5;
  wire tmp_16_fu_874_p2__1_carry_i_10_n_2;
  wire tmp_16_fu_874_p2__1_carry_i_11_n_2;
  wire tmp_16_fu_874_p2__1_carry_i_1_n_2;
  wire tmp_16_fu_874_p2__1_carry_i_2_n_2;
  wire tmp_16_fu_874_p2__1_carry_i_3_n_2;
  wire tmp_16_fu_874_p2__1_carry_i_4_n_2;
  wire tmp_16_fu_874_p2__1_carry_i_5_n_2;
  wire tmp_16_fu_874_p2__1_carry_i_6_n_2;
  wire tmp_16_fu_874_p2__1_carry_i_7_n_2;
  wire tmp_16_fu_874_p2__1_carry_i_8_n_2;
  wire tmp_16_fu_874_p2__1_carry_i_9_n_2;
  wire tmp_16_fu_874_p2__1_carry_n_2;
  wire tmp_16_fu_874_p2__1_carry_n_3;
  wire tmp_16_fu_874_p2__1_carry_n_4;
  wire tmp_16_fu_874_p2__1_carry_n_5;
  wire [9:0]tmp_16_reg_1198;
  wire [7:0]tmp_17_fu_597_p5;
  wire [7:0]tmp_17_reg_1070;
  wire [1:0]tmp_19_reg_1023;
  wire \tmp_19_reg_1023[0]_i_1_n_2 ;
  wire \tmp_19_reg_1023[1]_i_1_n_2 ;
  wire tmp_20_reg_11530;
  wire \tmp_20_reg_1153[0]_i_1_n_2 ;
  wire \tmp_20_reg_1153[0]_i_2_n_2 ;
  wire \tmp_20_reg_1153[0]_i_4_n_2 ;
  wire tmp_20_reg_1153_pp1_iter4_reg;
  wire tmp_20_reg_1153_pp1_iter5_reg;
  wire tmp_20_reg_1153_pp1_iter6_reg;
  wire tmp_20_reg_1153_pp1_iter7_reg;
  wire \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0 ;
  wire \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_1 ;
  wire \tmp_20_reg_1153_reg_n_2_[0] ;
  wire [1:0]tmp_24_reg_1027;
  wire \tmp_24_reg_1027[0]_i_1_n_2 ;
  wire \tmp_24_reg_1027[1]_i_1_n_2 ;
  wire [1:0]tmp_26_reg_1098;
  wire [1:0]tmp_27_reg_1103;
  wire [1:0]tmp_28_reg_1108;
  wire [1:0]tmp_29_fu_703_p1;
  wire [1:0]tmp_29_reg_1133;
  wire \tmp_29_reg_1133[0]_i_1_n_2 ;
  wire \tmp_29_reg_1133[1]_i_1_n_2 ;
  wire [1:0]tmp_29_reg_1133_pp1_iter1_reg;
  wire \tmp_29_reg_1133_pp1_iter3_reg_reg[0]_srl2_n_2 ;
  wire \tmp_29_reg_1133_pp1_iter3_reg_reg[1]_srl2_n_2 ;
  wire [1:0]tmp_29_reg_1133_pp1_iter4_reg;
  wire tmp_2_fu_630_p2;
  wire tmp_2_reg_1083;
  wire [1:0]tmp_3_reg_1014;
  wire \tmp_3_reg_1014[0]_i_1_n_2 ;
  wire \tmp_3_reg_1014[1]_i_1_n_2 ;
  wire tmp_42_2_fu_624_p2;
  wire tmp_42_2_reg_1078;
  wire \tmp_42_2_reg_1078[0]_i_1_n_2 ;
  wire [9:1]tmp_47_cast_fu_899_p1;
  wire tmp_4_fu_541_p2;
  wire tmp_4_fu_541_p2_carry__0_i_1_n_2;
  wire tmp_4_fu_541_p2_carry__0_i_2_n_2;
  wire tmp_4_fu_541_p2_carry__0_i_3_n_2;
  wire tmp_4_fu_541_p2_carry__0_i_4_n_2;
  wire tmp_4_fu_541_p2_carry__0_n_2;
  wire tmp_4_fu_541_p2_carry__0_n_3;
  wire tmp_4_fu_541_p2_carry__0_n_4;
  wire tmp_4_fu_541_p2_carry__0_n_5;
  wire tmp_4_fu_541_p2_carry__1_i_1_n_2;
  wire tmp_4_fu_541_p2_carry__1_i_2_n_2;
  wire tmp_4_fu_541_p2_carry__1_i_3_n_2;
  wire tmp_4_fu_541_p2_carry__1_i_4_n_2;
  wire tmp_4_fu_541_p2_carry__1_n_2;
  wire tmp_4_fu_541_p2_carry__1_n_3;
  wire tmp_4_fu_541_p2_carry__1_n_4;
  wire tmp_4_fu_541_p2_carry__1_n_5;
  wire tmp_4_fu_541_p2_carry__2_i_1_n_2;
  wire tmp_4_fu_541_p2_carry__2_i_2_n_2;
  wire tmp_4_fu_541_p2_carry__2_i_3_n_2;
  wire tmp_4_fu_541_p2_carry__2_i_4_n_2;
  wire tmp_4_fu_541_p2_carry__2_n_3;
  wire tmp_4_fu_541_p2_carry__2_n_4;
  wire tmp_4_fu_541_p2_carry__2_n_5;
  wire tmp_4_fu_541_p2_carry_i_1_n_2;
  wire tmp_4_fu_541_p2_carry_i_2_n_2;
  wire tmp_4_fu_541_p2_carry_i_3_n_2;
  wire tmp_4_fu_541_p2_carry_i_4_n_2;
  wire tmp_4_fu_541_p2_carry_i_5_n_2;
  wire tmp_4_fu_541_p2_carry_n_2;
  wire tmp_4_fu_541_p2_carry_n_3;
  wire tmp_4_fu_541_p2_carry_n_4;
  wire tmp_4_fu_541_p2_carry_n_5;
  wire xFSobel_U0_ap_start;
  wire xFSobel_U0_p_src_V_V_read;
  wire \zero_ind_V_reg_354[0]_i_1_n_2 ;
  wire \zero_ind_V_reg_354[1]_i_1_n_2 ;
  wire \zero_ind_V_reg_354_reg_n_2_[0] ;
  wire \zero_ind_V_reg_354_reg_n_2_[1] ;
  wire [0:0]NLW_g_x_V_fu_908_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_g_x_V_fu_908_p2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_g_x_V_fu_908_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_g_y_V_fu_947_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_g_y_V_fu_947_p2_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_i_op_assign_1_reg_300_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_op_assign_1_reg_300_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_ret_V_2_reg_1183_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_2_reg_1183_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_ret_V_3_reg_1188_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_3_reg_1188_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_tmp_14_fu_848_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_14_fu_848_p2_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_tmp_16_fu_874_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_16_fu_874_p2__1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_4_fu_541_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_4_fu_541_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_4_fu_541_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_4_fu_541_p2_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(gradx_mat_V_V_full_n),
        .I1(ap_block_pp1_stage0_subdone4_in),
        .I2(Q[1]),
        .I3(exitcond1_i_reg_1113_pp1_iter7_reg),
        .I4(ap_enable_reg_pp1_iter8_reg_n_2),
        .I5(tmp_20_reg_1153_pp1_iter7_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(grady_mat_V_V_full_n),
        .I1(ap_block_pp1_stage0_subdone4_in),
        .I2(Q[1]),
        .I3(exitcond1_i_reg_1113_pp1_iter7_reg),
        .I4(ap_enable_reg_pp1_iter8_reg_n_2),
        .I5(tmp_20_reg_1153_pp1_iter7_reg),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm[0]_i_2__0_n_2 ),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(grp_xFSobel3x3_fu_54_ap_start_reg),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h5757FF00)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(xFSobel_U0_ap_start),
        .I1(start_for_xFDuplicate_rows_U0_full_n),
        .I2(\ap_CS_fsm_reg[0]_1 ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(ap_CS_fsm_state12),
        .I1(\ap_CS_fsm[10]_i_2_n_2 ),
        .I2(t_V_7_reg_366_reg__0__0[2]),
        .I3(t_V_7_reg_366_reg__0__0[0]),
        .I4(t_V_7_reg_366_reg__0__0[3]),
        .I5(t_V_7_reg_366_reg__0),
        .O(\ap_CS_fsm[0]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state12),
        .I1(\ap_CS_fsm[10]_i_2_n_2 ),
        .I2(t_V_7_reg_366_reg__0__0[2]),
        .I3(t_V_7_reg_366_reg__0__0[0]),
        .I4(t_V_7_reg_366_reg__0__0[3]),
        .I5(t_V_7_reg_366_reg__0),
        .O(ap_NS_fsm[10]));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(t_V_7_reg_366_reg__0__0[7]),
        .I1(t_V_7_reg_366_reg__0__0[6]),
        .I2(t_V_7_reg_366_reg__0__0[8]),
        .I3(t_V_7_reg_366_reg__0__0[9]),
        .I4(t_V_7_reg_366_reg__0__0[5]),
        .I5(t_V_7_reg_366_reg__0__0[4]),
        .O(\ap_CS_fsm[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(\ap_CS_fsm[12]_i_2_n_2 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[11]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\ap_CS_fsm[12]_i_2_n_2 ),
        .O(ap_NS_fsm[12]));
  LUT6 #(
    .INIT(64'hFB00FBFBFFFFFFFF)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(ap_enable_reg_pp1_iter6),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(ap_enable_reg_pp1_iter8_reg_n_2),
        .I5(ap_block_pp1_stage0_subdone4_in),
        .O(\ap_CS_fsm[12]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFF707070)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(i_op_assign_reg_289[0]),
        .I1(i_op_assign_reg_289[1]),
        .I2(ap_CS_fsm_state2),
        .I3(grp_xFSobel3x3_fu_54_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hBBB11111)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\ap_CS_fsm_reg[0]_1 ),
        .I3(start_for_xFDuplicate_rows_U0_full_n),
        .I4(xFSobel_U0_ap_start),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[0]_i_2__0_n_2 ),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .I3(grp_xFSobel3x3_fu_54_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(i_op_assign_reg_289[0]),
        .I2(i_op_assign_reg_289[1]),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFAFBFBFBAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(buf_2_V_U_n_27),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[3]_i_3_n_2 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(tmp_4_fu_541_p2),
        .I1(ap_CS_fsm_state3),
        .O(ap_enable_reg_pp0_iter00));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(buf_0_V_U_n_10),
        .I1(\ap_CS_fsm[3]_i_4_n_2 ),
        .I2(\ap_CS_fsm[4]_i_5_n_2 ),
        .I3(\col_V_reg_1036[10]_i_4_n_2 ),
        .I4(\ap_CS_fsm[4]_i_4_n_2 ),
        .I5(\ap_CS_fsm[4]_i_3_n_2 ),
        .O(\ap_CS_fsm[3]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(t_V_reg_310[6]),
        .I1(col_V_reg_1036_reg__0[6]),
        .I2(t_V_reg_310[9]),
        .I3(\col_V_reg_1036[8]_i_2_n_2 ),
        .I4(col_V_reg_1036_reg__0[9]),
        .O(\ap_CS_fsm[3]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h00AA0020)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[4]_i_2__0_n_2 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(ap_enable_reg_pp0_iter2_reg_n_2),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(\ap_CS_fsm[4]_i_3_n_2 ),
        .I1(\ap_CS_fsm[4]_i_4_n_2 ),
        .I2(\col_V_reg_1036[10]_i_4_n_2 ),
        .I3(\ap_CS_fsm[4]_i_5_n_2 ),
        .I4(\col_V_reg_1036[10]_i_8_n_2 ),
        .I5(\col_V_reg_1036[10]_i_5_n_2 ),
        .O(\ap_CS_fsm[4]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hFCFFFAFAFCFFFFFF)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(t_V_reg_310[7]),
        .I1(col_V_reg_1036_reg__0[7]),
        .I2(\col_V_reg_1036[10]_i_10_n_2 ),
        .I3(col_V_reg_1036_reg__0[10]),
        .I4(\col_V_reg_1036[8]_i_2_n_2 ),
        .I5(t_V_reg_310[10]),
        .O(\ap_CS_fsm[4]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB8FF)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(col_V_reg_1036_reg__0[1]),
        .I1(\col_V_reg_1036[8]_i_2_n_2 ),
        .I2(t_V_reg_310[1]),
        .I3(col_V_fu_559_p2[0]),
        .I4(\ap_CS_fsm[4]_i_6_n_2 ),
        .I5(\col_V_reg_1036[10]_i_9_n_2 ),
        .O(\ap_CS_fsm[4]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(col_V_reg_1036_reg__0[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(exitcond2_reg_1032),
        .I4(t_V_reg_310[5]),
        .O(\ap_CS_fsm[4]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[4]_i_6 
       (.I0(col_V_reg_1036_reg__0[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(exitcond2_reg_1032),
        .I4(t_V_reg_310[2]),
        .O(\ap_CS_fsm[4]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_state11),
        .I1(tmp_4_fu_541_p2),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_2_n_2 ),
        .O(ap_NS_fsm[6]));
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_2_n_2 ),
        .I2(ap_CS_fsm_state23),
        .O(ap_NS_fsm[9]));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(t_V_6_reg_322[1]),
        .I1(t_V_6_reg_322[8]),
        .I2(t_V_6_reg_322[2]),
        .I3(\ap_CS_fsm[9]_i_3_n_2 ),
        .I4(\ap_CS_fsm[9]_i_4_n_2 ),
        .O(\ap_CS_fsm[9]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[9]_i_3 
       (.I0(t_V_6_reg_322[9]),
        .I1(t_V_6_reg_322[0]),
        .I2(t_V_6_reg_322[4]),
        .I3(t_V_6_reg_322[3]),
        .O(\ap_CS_fsm[9]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[9]_i_4 
       (.I0(t_V_6_reg_322[7]),
        .I1(t_V_6_reg_322[6]),
        .I2(t_V_6_reg_322[10]),
        .I3(t_V_6_reg_322[5]),
        .O(\ap_CS_fsm[9]_i_4_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state13),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state23),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state8),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state9),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state12),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  LUT6 #(
    .INIT(64'hDDDDD00000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(p_24_in),
        .I1(\ap_CS_fsm[4]_i_2__0_n_2 ),
        .I2(ap_CS_fsm_state3),
        .I3(tmp_4_fu_541_p2),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8080AA80)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[4]_i_2__0_n_2 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(gaussian_mat_V_V_empty_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00700000000000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(tmp_4_fu_541_p2),
        .I1(ap_CS_fsm_state3),
        .I2(ap_enable_reg_pp0_iter2_reg_n_2),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(gaussian_mat_V_V_empty_n),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter2_reg_n_2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F7F70000000000)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_subdone4_in),
        .I2(\exitcond1_i_reg_1113[0]_i_3_n_2 ),
        .I3(ap_CS_fsm_state13),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_2),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter4),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter6_i_1__0
       (.I0(ap_enable_reg_pp1_iter4),
        .I1(ap_enable_reg_pp1_iter5),
        .O(ap_enable_reg_pp1_iter6_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(ap_enable_reg_pp1_iter6_i_1__0_n_2),
        .Q(ap_enable_reg_pp1_iter6),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(ap_enable_reg_pp1_iter6),
        .Q(ap_enable_reg_pp1_iter7),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp1_iter8_i_1
       (.I0(ap_CS_fsm_state13),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(ap_block_pp1_stage0_subdone4_in),
        .I3(ap_enable_reg_pp1_iter8_reg_n_2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter8_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter8_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter8_reg_n_2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000FB08)) 
    \ap_phi_reg_pp1_iter6_storemerge_reg_462[0]_i_1 
       (.I0(buf_cop_0_V_1_reg_1164[0]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf_0_1_reg_438[0]),
        .I4(exitcond1_i_reg_1113_pp1_iter4_reg),
        .I5(tmp_20_reg_1153_pp1_iter4_reg),
        .O(\ap_phi_reg_pp1_iter6_storemerge_reg_462[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h000000000000FB08)) 
    \ap_phi_reg_pp1_iter6_storemerge_reg_462[1]_i_1 
       (.I0(buf_cop_0_V_1_reg_1164[1]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf_0_1_reg_438[1]),
        .I4(exitcond1_i_reg_1113_pp1_iter4_reg),
        .I5(tmp_20_reg_1153_pp1_iter4_reg),
        .O(\ap_phi_reg_pp1_iter6_storemerge_reg_462[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h000000000000FB08)) 
    \ap_phi_reg_pp1_iter6_storemerge_reg_462[2]_i_1 
       (.I0(buf_cop_0_V_1_reg_1164[2]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf_0_1_reg_438[2]),
        .I4(exitcond1_i_reg_1113_pp1_iter4_reg),
        .I5(tmp_20_reg_1153_pp1_iter4_reg),
        .O(\ap_phi_reg_pp1_iter6_storemerge_reg_462[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h000000000000FB08)) 
    \ap_phi_reg_pp1_iter6_storemerge_reg_462[3]_i_1 
       (.I0(buf_cop_0_V_1_reg_1164[3]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf_0_1_reg_438[3]),
        .I4(exitcond1_i_reg_1113_pp1_iter4_reg),
        .I5(tmp_20_reg_1153_pp1_iter4_reg),
        .O(\ap_phi_reg_pp1_iter6_storemerge_reg_462[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h000000000000FB08)) 
    \ap_phi_reg_pp1_iter6_storemerge_reg_462[4]_i_1 
       (.I0(buf_cop_0_V_1_reg_1164[4]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf_0_1_reg_438[4]),
        .I4(exitcond1_i_reg_1113_pp1_iter4_reg),
        .I5(tmp_20_reg_1153_pp1_iter4_reg),
        .O(\ap_phi_reg_pp1_iter6_storemerge_reg_462[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h000000000000FB08)) 
    \ap_phi_reg_pp1_iter6_storemerge_reg_462[5]_i_1 
       (.I0(buf_cop_0_V_1_reg_1164[5]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf_0_1_reg_438[5]),
        .I4(exitcond1_i_reg_1113_pp1_iter4_reg),
        .I5(tmp_20_reg_1153_pp1_iter4_reg),
        .O(\ap_phi_reg_pp1_iter6_storemerge_reg_462[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h000000000000FB08)) 
    \ap_phi_reg_pp1_iter6_storemerge_reg_462[6]_i_1 
       (.I0(buf_cop_0_V_1_reg_1164[6]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf_0_1_reg_438[6]),
        .I4(exitcond1_i_reg_1113_pp1_iter4_reg),
        .I5(tmp_20_reg_1153_pp1_iter4_reg),
        .O(\ap_phi_reg_pp1_iter6_storemerge_reg_462[6]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp1_iter6_storemerge_reg_462[7]_i_1 
       (.I0(ap_enable_reg_pp1_iter5),
        .I1(ap_block_pp1_stage0_subdone4_in),
        .O(ap_phi_reg_pp1_iter6_storemerge_reg_4620));
  LUT6 #(
    .INIT(64'h000000000000FB08)) 
    \ap_phi_reg_pp1_iter6_storemerge_reg_462[7]_i_2 
       (.I0(buf_cop_0_V_1_reg_1164[7]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(src_buf_0_1_reg_438[7]),
        .I4(exitcond1_i_reg_1113_pp1_iter4_reg),
        .I5(tmp_20_reg_1153_pp1_iter4_reg),
        .O(\ap_phi_reg_pp1_iter6_storemerge_reg_462[7]_i_2_n_2 ));
  FDRE \ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter6_storemerge_reg_4620),
        .D(\ap_phi_reg_pp1_iter6_storemerge_reg_462[0]_i_1_n_2 ),
        .Q(ap_phi_reg_pp1_iter6_storemerge_reg_462[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter6_storemerge_reg_4620),
        .D(\ap_phi_reg_pp1_iter6_storemerge_reg_462[1]_i_1_n_2 ),
        .Q(ap_phi_reg_pp1_iter6_storemerge_reg_462[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter6_storemerge_reg_4620),
        .D(\ap_phi_reg_pp1_iter6_storemerge_reg_462[2]_i_1_n_2 ),
        .Q(ap_phi_reg_pp1_iter6_storemerge_reg_462[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter6_storemerge_reg_4620),
        .D(\ap_phi_reg_pp1_iter6_storemerge_reg_462[3]_i_1_n_2 ),
        .Q(ap_phi_reg_pp1_iter6_storemerge_reg_462[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter6_storemerge_reg_4620),
        .D(\ap_phi_reg_pp1_iter6_storemerge_reg_462[4]_i_1_n_2 ),
        .Q(ap_phi_reg_pp1_iter6_storemerge_reg_462[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter6_storemerge_reg_4620),
        .D(\ap_phi_reg_pp1_iter6_storemerge_reg_462[5]_i_1_n_2 ),
        .Q(ap_phi_reg_pp1_iter6_storemerge_reg_462[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter6_storemerge_reg_4620),
        .D(\ap_phi_reg_pp1_iter6_storemerge_reg_462[6]_i_1_n_2 ),
        .Q(ap_phi_reg_pp1_iter6_storemerge_reg_462[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp1_iter6_storemerge_reg_4620),
        .D(\ap_phi_reg_pp1_iter6_storemerge_reg_462[7]_i_2_n_2 ),
        .Q(ap_phi_reg_pp1_iter6_storemerge_reg_462[7]),
        .R(1'b0));
  design_1_Canny_accel_0_0_xFAverageGaussianbkb buf_0_V_U
       (.ADDRBWRADDR(buf_0_V_address0),
        .DOBDO(reg_481),
        .Q(ap_CS_fsm_state11),
        .ap_block_pp1_stage0_subdone4_in(ap_block_pp1_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(buf_0_V_U_n_10),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .buf_0_V_ce0(buf_0_V_ce0),
        .exitcond1_i_reg_1113_pp1_iter1_reg(exitcond1_i_reg_1113_pp1_iter1_reg),
        .gaussian_mat_V_V_empty_n(gaussian_mat_V_V_empty_n),
        .or_cond_i_reg_1129_pp1_iter1_reg(or_cond_i_reg_1129_pp1_iter1_reg),
        .ram_reg(ap_enable_reg_pp0_iter2_reg_n_2),
        .ram_reg_0(ap_enable_reg_pp0_iter1_reg_n_2),
        .ram_reg_1(tmp_26_reg_1098),
        .ram_reg_2(t_V_8_reg_378_pp1_iter1_reg),
        .ram_reg_3(buf_0_V_addr_reg_1054),
        .ram_reg_4(t_V_reg_310_pp0_iter1_reg),
        .ram_reg_5(tmp_17_reg_1070),
        .ram_reg_6(reg_474),
        .reg_4810(reg_4810),
        .tmp_19_reg_1023(tmp_19_reg_1023));
  FDRE \buf_0_V_addr_reg_1054_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(t_V_6_reg_322[0]),
        .Q(buf_0_V_addr_reg_1054[0]),
        .R(1'b0));
  FDRE \buf_0_V_addr_reg_1054_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(t_V_6_reg_322[10]),
        .Q(buf_0_V_addr_reg_1054[10]),
        .R(1'b0));
  FDRE \buf_0_V_addr_reg_1054_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(t_V_6_reg_322[1]),
        .Q(buf_0_V_addr_reg_1054[1]),
        .R(1'b0));
  FDRE \buf_0_V_addr_reg_1054_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(t_V_6_reg_322[2]),
        .Q(buf_0_V_addr_reg_1054[2]),
        .R(1'b0));
  FDRE \buf_0_V_addr_reg_1054_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(t_V_6_reg_322[3]),
        .Q(buf_0_V_addr_reg_1054[3]),
        .R(1'b0));
  FDRE \buf_0_V_addr_reg_1054_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(t_V_6_reg_322[4]),
        .Q(buf_0_V_addr_reg_1054[4]),
        .R(1'b0));
  FDRE \buf_0_V_addr_reg_1054_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(t_V_6_reg_322[5]),
        .Q(buf_0_V_addr_reg_1054[5]),
        .R(1'b0));
  FDRE \buf_0_V_addr_reg_1054_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(t_V_6_reg_322[6]),
        .Q(buf_0_V_addr_reg_1054[6]),
        .R(1'b0));
  FDRE \buf_0_V_addr_reg_1054_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(t_V_6_reg_322[7]),
        .Q(buf_0_V_addr_reg_1054[7]),
        .R(1'b0));
  FDRE \buf_0_V_addr_reg_1054_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(t_V_6_reg_322[8]),
        .Q(buf_0_V_addr_reg_1054[8]),
        .R(1'b0));
  FDRE \buf_0_V_addr_reg_1054_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(t_V_6_reg_322[9]),
        .Q(buf_0_V_addr_reg_1054[9]),
        .R(1'b0));
  design_1_Canny_accel_0_0_xFAverageGaussianbkb_15 buf_1_V_U
       (.ADDRARDADDR(buf_1_V_address1),
        .ADDRBWRADDR(buf_0_V_address0),
        .DOBDO(reg_485),
        .Q(reg_474),
        .WEA(buf_1_V_ce1),
        .ap_block_pp1_stage0_subdone4_in(ap_block_pp1_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .buf_0_V_ce0(buf_0_V_ce0),
        .exitcond1_i_reg_1113_pp1_iter1_reg(exitcond1_i_reg_1113_pp1_iter1_reg),
        .gaussian_mat_V_V_empty_n(gaussian_mat_V_V_empty_n),
        .or_cond_i_reg_1129_pp1_iter1_reg(or_cond_i_reg_1129_pp1_iter1_reg),
        .ram_reg(ap_enable_reg_pp0_iter1_reg_n_2),
        .ram_reg_0(ap_enable_reg_pp0_iter2_reg_n_2),
        .ram_reg_1(tmp_26_reg_1098),
        .reg_4810(reg_4810),
        .tmp_19_reg_1023(tmp_19_reg_1023));
  design_1_Canny_accel_0_0_xFAverageGaussianbkb_16 buf_2_V_U
       (.ADDRARDADDR(buf_1_V_address1),
        .ADDRBWRADDR(buf_0_V_address0),
        .D(buf_cop_0_V_1_fu_778_p3),
        .DOBDO(reg_485),
        .Q(reg_474),
        .WEA(buf_1_V_ce1),
        .ap_block_pp1_stage0_subdone4_in(ap_block_pp1_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(buf_2_V_U_n_27),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .buf_0_V_ce0(buf_0_V_ce0),
        .\buf_cop_0_V_1_reg_1164_reg[0] (tmp_27_reg_1103),
        .\buf_cop_0_V_1_reg_1164_reg[7] (src_buf_0_1_reg_438),
        .\buf_cop_0_V_1_reg_1164_reg[7]_0 (\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .\buf_cop_0_V_1_reg_1164_reg[7]_1 (buf_cop_0_V_1_reg_1164),
        .\buf_cop_1_V_reg_1159_reg[0] (tmp_28_reg_1108),
        .\buf_cop_2_V_1_reg_1171_reg[7] (src_buf_2_1_reg_390),
        .exitcond1_i_reg_1113(exitcond1_i_reg_1113),
        .exitcond1_i_reg_1113_pp1_iter1_reg(exitcond1_i_reg_1113_pp1_iter1_reg),
        .exitcond1_i_reg_1113_pp1_iter3_reg(exitcond1_i_reg_1113_pp1_iter3_reg),
        .exitcond1_i_reg_1113_pp1_iter7_reg(exitcond1_i_reg_1113_pp1_iter7_reg),
        .gaussian_mat_V_V_empty_n(gaussian_mat_V_V_empty_n),
        .gradx_mat_V_V_full_n(gradx_mat_V_V_full_n),
        .grady_mat_V_V_full_n(grady_mat_V_V_full_n),
        .or_cond_i_reg_1129(or_cond_i_reg_1129),
        .or_cond_i_reg_1129_pp1_iter1_reg(or_cond_i_reg_1129_pp1_iter1_reg),
        .or_cond_reg_1093(or_cond_reg_1093),
        .\or_cond_reg_1093_reg[0] (buf_cop_2_V_1_fu_785_p3),
        .ram_reg(buf_cop_1_V_fu_738_p5),
        .ram_reg_0(tmp_17_fu_597_p5),
        .ram_reg_1(tmp_26_reg_1098),
        .ram_reg_2(ap_enable_reg_pp0_iter1_reg_n_2),
        .ram_reg_3(ap_enable_reg_pp0_iter2_reg_n_2),
        .ram_reg_4({ap_CS_fsm_state9,ap_CS_fsm_state8}),
        .ram_reg_5(t_V_8_reg_378_pp1_iter2_reg),
        .ram_reg_6(t_V_6_reg_322),
        .ram_reg_7(t_V_8_reg_378_pp1_iter1_reg),
        .ram_reg_8(t_V_reg_310_pp0_iter1_reg),
        .reg_4810(reg_4810),
        .tmp_11_reg_1122_pp1_iter4_reg(tmp_11_reg_1122_pp1_iter4_reg),
        .\tmp_17_reg_1070_reg[7] (reg_481),
        .tmp_19_reg_1023(tmp_19_reg_1023[1]),
        .tmp_20_reg_1153_pp1_iter7_reg(tmp_20_reg_1153_pp1_iter7_reg),
        .tmp_24_reg_1027(tmp_24_reg_1027),
        .tmp_29_reg_1133_pp1_iter4_reg(tmp_29_reg_1133_pp1_iter4_reg),
        .\tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0 (ap_enable_reg_pp1_iter8_reg_n_2));
  LUT3 #(
    .INIT(8'h08)) 
    \buf_cop_0_V_1_reg_1164[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone4_in),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(exitcond1_i_reg_1113_pp1_iter4_reg),
        .O(buf_cop_0_V_1_reg_11640));
  FDRE \buf_cop_0_V_1_reg_1164_reg[0] 
       (.C(ap_clk),
        .CE(buf_cop_0_V_1_reg_11640),
        .D(buf_cop_0_V_1_fu_778_p3[0]),
        .Q(buf_cop_0_V_1_reg_1164[0]),
        .R(1'b0));
  FDRE \buf_cop_0_V_1_reg_1164_reg[1] 
       (.C(ap_clk),
        .CE(buf_cop_0_V_1_reg_11640),
        .D(buf_cop_0_V_1_fu_778_p3[1]),
        .Q(buf_cop_0_V_1_reg_1164[1]),
        .R(1'b0));
  FDRE \buf_cop_0_V_1_reg_1164_reg[2] 
       (.C(ap_clk),
        .CE(buf_cop_0_V_1_reg_11640),
        .D(buf_cop_0_V_1_fu_778_p3[2]),
        .Q(buf_cop_0_V_1_reg_1164[2]),
        .R(1'b0));
  FDRE \buf_cop_0_V_1_reg_1164_reg[3] 
       (.C(ap_clk),
        .CE(buf_cop_0_V_1_reg_11640),
        .D(buf_cop_0_V_1_fu_778_p3[3]),
        .Q(buf_cop_0_V_1_reg_1164[3]),
        .R(1'b0));
  FDRE \buf_cop_0_V_1_reg_1164_reg[4] 
       (.C(ap_clk),
        .CE(buf_cop_0_V_1_reg_11640),
        .D(buf_cop_0_V_1_fu_778_p3[4]),
        .Q(buf_cop_0_V_1_reg_1164[4]),
        .R(1'b0));
  FDRE \buf_cop_0_V_1_reg_1164_reg[5] 
       (.C(ap_clk),
        .CE(buf_cop_0_V_1_reg_11640),
        .D(buf_cop_0_V_1_fu_778_p3[5]),
        .Q(buf_cop_0_V_1_reg_1164[5]),
        .R(1'b0));
  FDRE \buf_cop_0_V_1_reg_1164_reg[6] 
       (.C(ap_clk),
        .CE(buf_cop_0_V_1_reg_11640),
        .D(buf_cop_0_V_1_fu_778_p3[6]),
        .Q(buf_cop_0_V_1_reg_1164[6]),
        .R(1'b0));
  FDRE \buf_cop_0_V_1_reg_1164_reg[7] 
       (.C(ap_clk),
        .CE(buf_cop_0_V_1_reg_11640),
        .D(buf_cop_0_V_1_fu_778_p3[7]),
        .Q(buf_cop_0_V_1_reg_1164[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \buf_cop_1_V_1_reg_1178[0]_i_1 
       (.I0(buf_cop_1_V_reg_1159[0]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(buf_cop_1_V_1_reg_1178[0]),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I5(src_buf_1_1_reg_414[0]),
        .O(buf_cop_1_V_1_fu_792_p3[0]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \buf_cop_1_V_1_reg_1178[1]_i_1 
       (.I0(buf_cop_1_V_reg_1159[1]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(buf_cop_1_V_1_reg_1178[1]),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I5(src_buf_1_1_reg_414[1]),
        .O(buf_cop_1_V_1_fu_792_p3[1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \buf_cop_1_V_1_reg_1178[2]_i_1 
       (.I0(buf_cop_1_V_reg_1159[2]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(buf_cop_1_V_1_reg_1178[2]),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I5(src_buf_1_1_reg_414[2]),
        .O(buf_cop_1_V_1_fu_792_p3[2]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \buf_cop_1_V_1_reg_1178[3]_i_1 
       (.I0(buf_cop_1_V_reg_1159[3]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(buf_cop_1_V_1_reg_1178[3]),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I5(src_buf_1_1_reg_414[3]),
        .O(buf_cop_1_V_1_fu_792_p3[3]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \buf_cop_1_V_1_reg_1178[4]_i_1 
       (.I0(buf_cop_1_V_reg_1159[4]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(buf_cop_1_V_1_reg_1178[4]),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I5(src_buf_1_1_reg_414[4]),
        .O(buf_cop_1_V_1_fu_792_p3[4]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \buf_cop_1_V_1_reg_1178[5]_i_1 
       (.I0(buf_cop_1_V_reg_1159[5]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(buf_cop_1_V_1_reg_1178[5]),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I5(src_buf_1_1_reg_414[5]),
        .O(buf_cop_1_V_1_fu_792_p3[5]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \buf_cop_1_V_1_reg_1178[6]_i_1 
       (.I0(buf_cop_1_V_reg_1159[6]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(buf_cop_1_V_1_reg_1178[6]),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I5(src_buf_1_1_reg_414[6]),
        .O(buf_cop_1_V_1_fu_792_p3[6]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \buf_cop_1_V_1_reg_1178[7]_i_1 
       (.I0(buf_cop_1_V_reg_1159[7]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(buf_cop_1_V_1_reg_1178[7]),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I5(src_buf_1_1_reg_414[7]),
        .O(buf_cop_1_V_1_fu_792_p3[7]));
  FDRE \buf_cop_1_V_1_reg_1178_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_1_fu_792_p3[0]),
        .Q(buf_cop_1_V_1_reg_1178[0]),
        .R(1'b0));
  FDRE \buf_cop_1_V_1_reg_1178_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_1_fu_792_p3[1]),
        .Q(buf_cop_1_V_1_reg_1178[1]),
        .R(1'b0));
  FDRE \buf_cop_1_V_1_reg_1178_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_1_fu_792_p3[2]),
        .Q(buf_cop_1_V_1_reg_1178[2]),
        .R(1'b0));
  FDRE \buf_cop_1_V_1_reg_1178_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_1_fu_792_p3[3]),
        .Q(buf_cop_1_V_1_reg_1178[3]),
        .R(1'b0));
  FDRE \buf_cop_1_V_1_reg_1178_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_1_fu_792_p3[4]),
        .Q(buf_cop_1_V_1_reg_1178[4]),
        .R(1'b0));
  FDRE \buf_cop_1_V_1_reg_1178_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_1_fu_792_p3[5]),
        .Q(buf_cop_1_V_1_reg_1178[5]),
        .R(1'b0));
  FDRE \buf_cop_1_V_1_reg_1178_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_1_fu_792_p3[6]),
        .Q(buf_cop_1_V_1_reg_1178[6]),
        .R(1'b0));
  FDRE \buf_cop_1_V_1_reg_1178_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_1_fu_792_p3[7]),
        .Q(buf_cop_1_V_1_reg_1178[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \buf_cop_1_V_2_reg_1203[0]_i_1 
       (.I0(buf_cop_1_V_reg_1159[0]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(tmp_20_reg_1153_pp1_iter5_reg),
        .I3(buf_cop_1_V_1_reg_1178[0]),
        .I4(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I5(src_buf_1_1_reg_414[0]),
        .O(buf_cop_1_V_2_fu_880_p3[0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \buf_cop_1_V_2_reg_1203[1]_i_1 
       (.I0(buf_cop_1_V_reg_1159[1]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(tmp_20_reg_1153_pp1_iter5_reg),
        .I3(buf_cop_1_V_1_reg_1178[1]),
        .I4(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I5(src_buf_1_1_reg_414[1]),
        .O(buf_cop_1_V_2_fu_880_p3[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \buf_cop_1_V_2_reg_1203[2]_i_1 
       (.I0(buf_cop_1_V_reg_1159[2]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(tmp_20_reg_1153_pp1_iter5_reg),
        .I3(buf_cop_1_V_1_reg_1178[2]),
        .I4(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I5(src_buf_1_1_reg_414[2]),
        .O(buf_cop_1_V_2_fu_880_p3[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \buf_cop_1_V_2_reg_1203[3]_i_1 
       (.I0(buf_cop_1_V_reg_1159[3]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(tmp_20_reg_1153_pp1_iter5_reg),
        .I3(buf_cop_1_V_1_reg_1178[3]),
        .I4(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I5(src_buf_1_1_reg_414[3]),
        .O(buf_cop_1_V_2_fu_880_p3[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \buf_cop_1_V_2_reg_1203[4]_i_1 
       (.I0(buf_cop_1_V_reg_1159[4]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(tmp_20_reg_1153_pp1_iter5_reg),
        .I3(buf_cop_1_V_1_reg_1178[4]),
        .I4(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I5(src_buf_1_1_reg_414[4]),
        .O(buf_cop_1_V_2_fu_880_p3[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \buf_cop_1_V_2_reg_1203[5]_i_1 
       (.I0(buf_cop_1_V_reg_1159[5]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(tmp_20_reg_1153_pp1_iter5_reg),
        .I3(buf_cop_1_V_1_reg_1178[5]),
        .I4(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I5(src_buf_1_1_reg_414[5]),
        .O(buf_cop_1_V_2_fu_880_p3[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \buf_cop_1_V_2_reg_1203[6]_i_1 
       (.I0(buf_cop_1_V_reg_1159[6]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(tmp_20_reg_1153_pp1_iter5_reg),
        .I3(buf_cop_1_V_1_reg_1178[6]),
        .I4(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I5(src_buf_1_1_reg_414[6]),
        .O(buf_cop_1_V_2_fu_880_p3[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \buf_cop_1_V_2_reg_1203[7]_i_1 
       (.I0(buf_cop_1_V_reg_1159[7]),
        .I1(tmp_11_reg_1122_pp1_iter5_reg),
        .I2(tmp_20_reg_1153_pp1_iter5_reg),
        .I3(buf_cop_1_V_1_reg_1178[7]),
        .I4(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I5(src_buf_1_1_reg_414[7]),
        .O(buf_cop_1_V_2_fu_880_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \buf_cop_1_V_2_reg_1203[7]_i_2 
       (.I0(ap_enable_reg_pp1_iter7),
        .I1(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .O(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ));
  FDRE \buf_cop_1_V_2_reg_1203_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_2_fu_880_p3[0]),
        .Q(buf_cop_1_V_2_reg_1203[0]),
        .R(1'b0));
  FDRE \buf_cop_1_V_2_reg_1203_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_2_fu_880_p3[1]),
        .Q(buf_cop_1_V_2_reg_1203[1]),
        .R(1'b0));
  FDRE \buf_cop_1_V_2_reg_1203_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_2_fu_880_p3[2]),
        .Q(buf_cop_1_V_2_reg_1203[2]),
        .R(1'b0));
  FDRE \buf_cop_1_V_2_reg_1203_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_2_fu_880_p3[3]),
        .Q(buf_cop_1_V_2_reg_1203[3]),
        .R(1'b0));
  FDRE \buf_cop_1_V_2_reg_1203_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_2_fu_880_p3[4]),
        .Q(buf_cop_1_V_2_reg_1203[4]),
        .R(1'b0));
  FDRE \buf_cop_1_V_2_reg_1203_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_2_fu_880_p3[5]),
        .Q(buf_cop_1_V_2_reg_1203[5]),
        .R(1'b0));
  FDRE \buf_cop_1_V_2_reg_1203_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_2_fu_880_p3[6]),
        .Q(buf_cop_1_V_2_reg_1203[6]),
        .R(1'b0));
  FDRE \buf_cop_1_V_2_reg_1203_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_1_V_2_fu_880_p3[7]),
        .Q(buf_cop_1_V_2_reg_1203[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \buf_cop_1_V_reg_1159[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone4_in),
        .I1(tmp_11_reg_1122_pp1_iter4_reg),
        .I2(exitcond1_i_reg_1113_pp1_iter4_reg),
        .O(buf_cop_1_V_reg_11590));
  FDRE \buf_cop_1_V_reg_1159_reg[0] 
       (.C(ap_clk),
        .CE(buf_cop_1_V_reg_11590),
        .D(buf_cop_1_V_fu_738_p5[0]),
        .Q(buf_cop_1_V_reg_1159[0]),
        .R(1'b0));
  FDRE \buf_cop_1_V_reg_1159_reg[1] 
       (.C(ap_clk),
        .CE(buf_cop_1_V_reg_11590),
        .D(buf_cop_1_V_fu_738_p5[1]),
        .Q(buf_cop_1_V_reg_1159[1]),
        .R(1'b0));
  FDRE \buf_cop_1_V_reg_1159_reg[2] 
       (.C(ap_clk),
        .CE(buf_cop_1_V_reg_11590),
        .D(buf_cop_1_V_fu_738_p5[2]),
        .Q(buf_cop_1_V_reg_1159[2]),
        .R(1'b0));
  FDRE \buf_cop_1_V_reg_1159_reg[3] 
       (.C(ap_clk),
        .CE(buf_cop_1_V_reg_11590),
        .D(buf_cop_1_V_fu_738_p5[3]),
        .Q(buf_cop_1_V_reg_1159[3]),
        .R(1'b0));
  FDRE \buf_cop_1_V_reg_1159_reg[4] 
       (.C(ap_clk),
        .CE(buf_cop_1_V_reg_11590),
        .D(buf_cop_1_V_fu_738_p5[4]),
        .Q(buf_cop_1_V_reg_1159[4]),
        .R(1'b0));
  FDRE \buf_cop_1_V_reg_1159_reg[5] 
       (.C(ap_clk),
        .CE(buf_cop_1_V_reg_11590),
        .D(buf_cop_1_V_fu_738_p5[5]),
        .Q(buf_cop_1_V_reg_1159[5]),
        .R(1'b0));
  FDRE \buf_cop_1_V_reg_1159_reg[6] 
       (.C(ap_clk),
        .CE(buf_cop_1_V_reg_11590),
        .D(buf_cop_1_V_fu_738_p5[6]),
        .Q(buf_cop_1_V_reg_1159[6]),
        .R(1'b0));
  FDRE \buf_cop_1_V_reg_1159_reg[7] 
       (.C(ap_clk),
        .CE(buf_cop_1_V_reg_11590),
        .D(buf_cop_1_V_fu_738_p5[7]),
        .Q(buf_cop_1_V_reg_1159[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4040404040004040)) 
    \buf_cop_2_V_1_reg_1171[7]_i_1 
       (.I0(exitcond1_i_reg_1113_pp1_iter4_reg),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(ap_block_pp1_stage0_subdone4_in),
        .I3(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(tmp_11_reg_1122_pp1_iter4_reg),
        .O(buf_cop_2_V_1_reg_1171_3));
  FDRE \buf_cop_2_V_1_reg_1171_reg[0] 
       (.C(ap_clk),
        .CE(buf_cop_2_V_1_reg_1171_3),
        .D(buf_cop_2_V_1_fu_785_p3[0]),
        .Q(buf_cop_2_V_1_reg_1171[0]),
        .R(1'b0));
  FDRE \buf_cop_2_V_1_reg_1171_reg[1] 
       (.C(ap_clk),
        .CE(buf_cop_2_V_1_reg_1171_3),
        .D(buf_cop_2_V_1_fu_785_p3[1]),
        .Q(buf_cop_2_V_1_reg_1171[1]),
        .R(1'b0));
  FDRE \buf_cop_2_V_1_reg_1171_reg[2] 
       (.C(ap_clk),
        .CE(buf_cop_2_V_1_reg_1171_3),
        .D(buf_cop_2_V_1_fu_785_p3[2]),
        .Q(buf_cop_2_V_1_reg_1171[2]),
        .R(1'b0));
  FDRE \buf_cop_2_V_1_reg_1171_reg[3] 
       (.C(ap_clk),
        .CE(buf_cop_2_V_1_reg_1171_3),
        .D(buf_cop_2_V_1_fu_785_p3[3]),
        .Q(buf_cop_2_V_1_reg_1171[3]),
        .R(1'b0));
  FDRE \buf_cop_2_V_1_reg_1171_reg[4] 
       (.C(ap_clk),
        .CE(buf_cop_2_V_1_reg_1171_3),
        .D(buf_cop_2_V_1_fu_785_p3[4]),
        .Q(buf_cop_2_V_1_reg_1171[4]),
        .R(1'b0));
  FDRE \buf_cop_2_V_1_reg_1171_reg[5] 
       (.C(ap_clk),
        .CE(buf_cop_2_V_1_reg_1171_3),
        .D(buf_cop_2_V_1_fu_785_p3[5]),
        .Q(buf_cop_2_V_1_reg_1171[5]),
        .R(1'b0));
  FDRE \buf_cop_2_V_1_reg_1171_reg[6] 
       (.C(ap_clk),
        .CE(buf_cop_2_V_1_reg_1171_3),
        .D(buf_cop_2_V_1_fu_785_p3[6]),
        .Q(buf_cop_2_V_1_reg_1171[6]),
        .R(1'b0));
  FDRE \buf_cop_2_V_1_reg_1171_reg[7] 
       (.C(ap_clk),
        .CE(buf_cop_2_V_1_reg_1171_3),
        .D(buf_cop_2_V_1_fu_785_p3[7]),
        .Q(buf_cop_2_V_1_reg_1171[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \buf_cop_2_V_2_reg_1208[0]_i_1 
       (.I0(buf_cop_2_V_1_reg_1171[0]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(src_buf_2_1_reg_390[0]),
        .O(buf_cop_2_V_2_fu_887_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \buf_cop_2_V_2_reg_1208[1]_i_1 
       (.I0(buf_cop_2_V_1_reg_1171[1]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(src_buf_2_1_reg_390[1]),
        .O(buf_cop_2_V_2_fu_887_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \buf_cop_2_V_2_reg_1208[2]_i_1 
       (.I0(buf_cop_2_V_1_reg_1171[2]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(src_buf_2_1_reg_390[2]),
        .O(buf_cop_2_V_2_fu_887_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \buf_cop_2_V_2_reg_1208[3]_i_1 
       (.I0(buf_cop_2_V_1_reg_1171[3]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(src_buf_2_1_reg_390[3]),
        .O(buf_cop_2_V_2_fu_887_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \buf_cop_2_V_2_reg_1208[4]_i_1 
       (.I0(buf_cop_2_V_1_reg_1171[4]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(src_buf_2_1_reg_390[4]),
        .O(buf_cop_2_V_2_fu_887_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \buf_cop_2_V_2_reg_1208[5]_i_1 
       (.I0(buf_cop_2_V_1_reg_1171[5]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(src_buf_2_1_reg_390[5]),
        .O(buf_cop_2_V_2_fu_887_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \buf_cop_2_V_2_reg_1208[6]_i_1 
       (.I0(buf_cop_2_V_1_reg_1171[6]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(src_buf_2_1_reg_390[6]),
        .O(buf_cop_2_V_2_fu_887_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \buf_cop_2_V_2_reg_1208[7]_i_1 
       (.I0(buf_cop_2_V_1_reg_1171[7]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(src_buf_2_1_reg_390[7]),
        .O(buf_cop_2_V_2_fu_887_p3[7]));
  FDRE \buf_cop_2_V_2_reg_1208_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_2_fu_887_p3[0]),
        .Q(buf_cop_2_V_2_reg_1208[0]),
        .R(1'b0));
  FDRE \buf_cop_2_V_2_reg_1208_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_2_fu_887_p3[1]),
        .Q(buf_cop_2_V_2_reg_1208[1]),
        .R(1'b0));
  FDRE \buf_cop_2_V_2_reg_1208_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_2_fu_887_p3[2]),
        .Q(buf_cop_2_V_2_reg_1208[2]),
        .R(1'b0));
  FDRE \buf_cop_2_V_2_reg_1208_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_2_fu_887_p3[3]),
        .Q(buf_cop_2_V_2_reg_1208[3]),
        .R(1'b0));
  FDRE \buf_cop_2_V_2_reg_1208_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_2_fu_887_p3[4]),
        .Q(buf_cop_2_V_2_reg_1208[4]),
        .R(1'b0));
  FDRE \buf_cop_2_V_2_reg_1208_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_2_fu_887_p3[5]),
        .Q(buf_cop_2_V_2_reg_1208[5]),
        .R(1'b0));
  FDRE \buf_cop_2_V_2_reg_1208_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_2_fu_887_p3[6]),
        .Q(buf_cop_2_V_2_reg_1208[6]),
        .R(1'b0));
  FDRE \buf_cop_2_V_2_reg_1208_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_2_fu_887_p3[7]),
        .Q(buf_cop_2_V_2_reg_1208[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \col_V_2_reg_1049[0]_i_1 
       (.I0(t_V_6_reg_322[0]),
        .O(col_V_2_fu_584_p2[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \col_V_2_reg_1049[10]_i_1 
       (.I0(t_V_6_reg_322[10]),
        .I1(t_V_6_reg_322[7]),
        .I2(\col_V_2_reg_1049[10]_i_2_n_2 ),
        .I3(t_V_6_reg_322[6]),
        .I4(t_V_6_reg_322[8]),
        .I5(t_V_6_reg_322[9]),
        .O(col_V_2_fu_584_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \col_V_2_reg_1049[10]_i_2 
       (.I0(t_V_6_reg_322[4]),
        .I1(t_V_6_reg_322[2]),
        .I2(t_V_6_reg_322[0]),
        .I3(t_V_6_reg_322[1]),
        .I4(t_V_6_reg_322[3]),
        .I5(t_V_6_reg_322[5]),
        .O(\col_V_2_reg_1049[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_V_2_reg_1049[1]_i_1 
       (.I0(t_V_6_reg_322[0]),
        .I1(t_V_6_reg_322[1]),
        .O(col_V_2_fu_584_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \col_V_2_reg_1049[2]_i_1 
       (.I0(t_V_6_reg_322[2]),
        .I1(t_V_6_reg_322[0]),
        .I2(t_V_6_reg_322[1]),
        .O(col_V_2_fu_584_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col_V_2_reg_1049[3]_i_1 
       (.I0(t_V_6_reg_322[3]),
        .I1(t_V_6_reg_322[1]),
        .I2(t_V_6_reg_322[0]),
        .I3(t_V_6_reg_322[2]),
        .O(col_V_2_fu_584_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \col_V_2_reg_1049[4]_i_1 
       (.I0(t_V_6_reg_322[4]),
        .I1(t_V_6_reg_322[2]),
        .I2(t_V_6_reg_322[0]),
        .I3(t_V_6_reg_322[1]),
        .I4(t_V_6_reg_322[3]),
        .O(col_V_2_fu_584_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \col_V_2_reg_1049[5]_i_1 
       (.I0(t_V_6_reg_322[5]),
        .I1(t_V_6_reg_322[3]),
        .I2(t_V_6_reg_322[1]),
        .I3(t_V_6_reg_322[0]),
        .I4(t_V_6_reg_322[2]),
        .I5(t_V_6_reg_322[4]),
        .O(col_V_2_fu_584_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \col_V_2_reg_1049[6]_i_1 
       (.I0(t_V_6_reg_322[6]),
        .I1(\col_V_2_reg_1049[10]_i_2_n_2 ),
        .O(col_V_2_fu_584_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \col_V_2_reg_1049[7]_i_1 
       (.I0(t_V_6_reg_322[7]),
        .I1(\col_V_2_reg_1049[10]_i_2_n_2 ),
        .I2(t_V_6_reg_322[6]),
        .O(col_V_2_fu_584_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \col_V_2_reg_1049[8]_i_1 
       (.I0(t_V_6_reg_322[8]),
        .I1(t_V_6_reg_322[6]),
        .I2(\col_V_2_reg_1049[10]_i_2_n_2 ),
        .I3(t_V_6_reg_322[7]),
        .O(col_V_2_fu_584_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \col_V_2_reg_1049[9]_i_1 
       (.I0(t_V_6_reg_322[7]),
        .I1(\col_V_2_reg_1049[10]_i_2_n_2 ),
        .I2(t_V_6_reg_322[6]),
        .I3(t_V_6_reg_322[8]),
        .I4(t_V_6_reg_322[9]),
        .O(col_V_2_fu_584_p2[9]));
  FDRE \col_V_2_reg_1049_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(col_V_2_fu_584_p2[0]),
        .Q(col_V_2_reg_1049[0]),
        .R(1'b0));
  FDRE \col_V_2_reg_1049_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(col_V_2_fu_584_p2[10]),
        .Q(col_V_2_reg_1049[10]),
        .R(1'b0));
  FDRE \col_V_2_reg_1049_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(col_V_2_fu_584_p2[1]),
        .Q(col_V_2_reg_1049[1]),
        .R(1'b0));
  FDRE \col_V_2_reg_1049_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(col_V_2_fu_584_p2[2]),
        .Q(col_V_2_reg_1049[2]),
        .R(1'b0));
  FDRE \col_V_2_reg_1049_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(col_V_2_fu_584_p2[3]),
        .Q(col_V_2_reg_1049[3]),
        .R(1'b0));
  FDRE \col_V_2_reg_1049_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(col_V_2_fu_584_p2[4]),
        .Q(col_V_2_reg_1049[4]),
        .R(1'b0));
  FDRE \col_V_2_reg_1049_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(col_V_2_fu_584_p2[5]),
        .Q(col_V_2_reg_1049[5]),
        .R(1'b0));
  FDRE \col_V_2_reg_1049_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(col_V_2_fu_584_p2[6]),
        .Q(col_V_2_reg_1049[6]),
        .R(1'b0));
  FDRE \col_V_2_reg_1049_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(col_V_2_fu_584_p2[7]),
        .Q(col_V_2_reg_1049[7]),
        .R(1'b0));
  FDRE \col_V_2_reg_1049_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(col_V_2_fu_584_p2[8]),
        .Q(col_V_2_reg_1049[8]),
        .R(1'b0));
  FDRE \col_V_2_reg_1049_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(col_V_2_fu_584_p2[9]),
        .Q(col_V_2_reg_1049[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_3_reg_1117[0]_i_1 
       (.I0(col_V_3_reg_1117_reg__0[0]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond1_i_reg_1113),
        .I4(t_V_8_reg_378[0]),
        .O(col_V_3_fu_675_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \col_V_3_reg_1117[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_block_pp1_stage0_subdone4_in),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(col_V_3_reg_11170));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_3_reg_1117[10]_i_10 
       (.I0(col_V_3_reg_1117_reg__0[4]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond1_i_reg_1113),
        .I4(t_V_8_reg_378[4]),
        .O(\col_V_3_reg_1117[10]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h6555555555555555)) 
    \col_V_3_reg_1117[10]_i_2 
       (.I0(\col_V_3_reg_1117[10]_i_3_n_2 ),
        .I1(\col_V_3_reg_1117[10]_i_4_n_2 ),
        .I2(\col_V_3_reg_1117[10]_i_5_n_2 ),
        .I3(\col_V_3_reg_1117[10]_i_6_n_2 ),
        .I4(\col_V_3_reg_1117[10]_i_7_n_2 ),
        .I5(\col_V_3_reg_1117[10]_i_8_n_2 ),
        .O(\col_V_3_reg_1117[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_3_reg_1117[10]_i_3 
       (.I0(col_V_3_reg_1117_reg__0[10]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond1_i_reg_1113),
        .I4(t_V_8_reg_378[10]),
        .O(\col_V_3_reg_1117[10]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_3_reg_1117[10]_i_4 
       (.I0(col_V_3_reg_1117_reg__0[8]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond1_i_reg_1113),
        .I4(t_V_8_reg_378[8]),
        .O(\col_V_3_reg_1117[10]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \col_V_3_reg_1117[10]_i_5 
       (.I0(col_V_3_reg_1117_reg__0[6]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond1_i_reg_1113),
        .I4(t_V_8_reg_378[6]),
        .O(\col_V_3_reg_1117[10]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \col_V_3_reg_1117[10]_i_6 
       (.I0(t_V_8_reg_378[5]),
        .I1(\col_V_3_reg_1117[8]_i_2_n_2 ),
        .I2(col_V_3_reg_1117_reg__0[5]),
        .I3(\col_V_3_reg_1117[10]_i_9_n_2 ),
        .I4(\col_V_3_reg_1117[4]_i_2_n_2 ),
        .I5(\col_V_3_reg_1117[10]_i_10_n_2 ),
        .O(\col_V_3_reg_1117[10]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \col_V_3_reg_1117[10]_i_7 
       (.I0(col_V_3_reg_1117_reg__0[7]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond1_i_reg_1113),
        .I4(t_V_8_reg_378[7]),
        .O(\col_V_3_reg_1117[10]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \col_V_3_reg_1117[10]_i_8 
       (.I0(col_V_3_reg_1117_reg__0[9]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond1_i_reg_1113),
        .I4(t_V_8_reg_378[9]),
        .O(\col_V_3_reg_1117[10]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_3_reg_1117[10]_i_9 
       (.I0(col_V_3_reg_1117_reg__0[3]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond1_i_reg_1113),
        .I4(t_V_8_reg_378[3]),
        .O(\col_V_3_reg_1117[10]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_V_3_reg_1117[1]_i_1 
       (.I0(t_V_8_reg_378[1]),
        .I1(col_V_3_reg_1117_reg__0[1]),
        .I2(t_V_8_reg_378[0]),
        .I3(\col_V_3_reg_1117[8]_i_2_n_2 ),
        .I4(col_V_3_reg_1117_reg__0[0]),
        .O(col_V_3_fu_675_p2[1]));
  LUT6 #(
    .INIT(64'hB8B8B8B847748BB8)) 
    \col_V_3_reg_1117[2]_i_1 
       (.I0(col_V_3_reg_1117_reg__0[2]),
        .I1(\col_V_3_reg_1117[8]_i_2_n_2 ),
        .I2(t_V_8_reg_378[2]),
        .I3(t_V_8_reg_378[1]),
        .I4(col_V_3_reg_1117_reg__0[1]),
        .I5(col_V_3_fu_675_p2[0]),
        .O(col_V_3_fu_675_p2[2]));
  LUT5 #(
    .INIT(32'hBA8A4575)) 
    \col_V_3_reg_1117[3]_i_1 
       (.I0(t_V_8_reg_378[3]),
        .I1(exitcond1_i_reg_1113),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(col_V_3_reg_1117_reg__0[3]),
        .I4(\col_V_3_reg_1117[4]_i_2_n_2 ),
        .O(col_V_3_fu_675_p2[3]));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \col_V_3_reg_1117[4]_i_1 
       (.I0(t_V_8_reg_378[4]),
        .I1(col_V_3_reg_1117_reg__0[4]),
        .I2(\col_V_3_reg_1117[4]_i_2_n_2 ),
        .I3(col_V_3_reg_1117_reg__0[3]),
        .I4(\col_V_3_reg_1117[8]_i_2_n_2 ),
        .I5(t_V_8_reg_378[3]),
        .O(col_V_3_fu_675_p2[4]));
  LUT6 #(
    .INIT(64'hBBBBAFFFFFFFAFFF)) 
    \col_V_3_reg_1117[4]_i_2 
       (.I0(col_V_3_fu_675_p2[0]),
        .I1(col_V_3_reg_1117_reg__0[1]),
        .I2(t_V_8_reg_378[1]),
        .I3(t_V_8_reg_378[2]),
        .I4(\col_V_3_reg_1117[8]_i_2_n_2 ),
        .I5(col_V_3_reg_1117_reg__0[2]),
        .O(\col_V_3_reg_1117[4]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hBA8A4575)) 
    \col_V_3_reg_1117[5]_i_1 
       (.I0(t_V_8_reg_378[5]),
        .I1(exitcond1_i_reg_1113),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(col_V_3_reg_1117_reg__0[5]),
        .I4(\col_V_3_reg_1117[6]_i_2_n_2 ),
        .O(col_V_3_fu_675_p2[5]));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \col_V_3_reg_1117[6]_i_1 
       (.I0(t_V_8_reg_378[6]),
        .I1(col_V_3_reg_1117_reg__0[6]),
        .I2(\col_V_3_reg_1117[6]_i_2_n_2 ),
        .I3(col_V_3_reg_1117_reg__0[5]),
        .I4(\col_V_3_reg_1117[8]_i_2_n_2 ),
        .I5(t_V_8_reg_378[5]),
        .O(col_V_3_fu_675_p2[6]));
  LUT6 #(
    .INIT(64'hF3FFF5F5F3FFFFFF)) 
    \col_V_3_reg_1117[6]_i_2 
       (.I0(t_V_8_reg_378[4]),
        .I1(col_V_3_reg_1117_reg__0[4]),
        .I2(\col_V_3_reg_1117[4]_i_2_n_2 ),
        .I3(col_V_3_reg_1117_reg__0[3]),
        .I4(\col_V_3_reg_1117[8]_i_2_n_2 ),
        .I5(t_V_8_reg_378[3]),
        .O(\col_V_3_reg_1117[6]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \col_V_3_reg_1117[7]_i_1 
       (.I0(t_V_8_reg_378[7]),
        .I1(col_V_3_reg_1117_reg__0[7]),
        .I2(\col_V_3_reg_1117[10]_i_6_n_2 ),
        .I3(col_V_3_reg_1117_reg__0[6]),
        .I4(\col_V_3_reg_1117[8]_i_2_n_2 ),
        .I5(t_V_8_reg_378[6]),
        .O(col_V_3_fu_675_p2[7]));
  LUT6 #(
    .INIT(64'h9555959595555555)) 
    \col_V_3_reg_1117[8]_i_1 
       (.I0(\col_V_3_reg_1117[10]_i_4_n_2 ),
        .I1(\col_V_3_reg_1117[10]_i_5_n_2 ),
        .I2(\col_V_3_reg_1117[10]_i_6_n_2 ),
        .I3(col_V_3_reg_1117_reg__0[7]),
        .I4(\col_V_3_reg_1117[8]_i_2_n_2 ),
        .I5(t_V_8_reg_378[7]),
        .O(col_V_3_fu_675_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \col_V_3_reg_1117[8]_i_2 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(exitcond1_i_reg_1113),
        .O(\col_V_3_reg_1117[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \col_V_3_reg_1117[9]_i_1 
       (.I0(\col_V_3_reg_1117[10]_i_8_n_2 ),
        .I1(\col_V_3_reg_1117[10]_i_7_n_2 ),
        .I2(\col_V_3_reg_1117[10]_i_6_n_2 ),
        .I3(\col_V_3_reg_1117[10]_i_5_n_2 ),
        .I4(\col_V_3_reg_1117[10]_i_4_n_2 ),
        .O(col_V_3_fu_675_p2[9]));
  FDRE \col_V_3_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(col_V_3_reg_11170),
        .D(col_V_3_fu_675_p2[0]),
        .Q(col_V_3_reg_1117_reg__0[0]),
        .R(1'b0));
  FDRE \col_V_3_reg_1117_reg[10] 
       (.C(ap_clk),
        .CE(col_V_3_reg_11170),
        .D(\col_V_3_reg_1117[10]_i_2_n_2 ),
        .Q(col_V_3_reg_1117_reg__0[10]),
        .R(1'b0));
  FDRE \col_V_3_reg_1117_reg[1] 
       (.C(ap_clk),
        .CE(col_V_3_reg_11170),
        .D(col_V_3_fu_675_p2[1]),
        .Q(col_V_3_reg_1117_reg__0[1]),
        .R(1'b0));
  FDRE \col_V_3_reg_1117_reg[2] 
       (.C(ap_clk),
        .CE(col_V_3_reg_11170),
        .D(col_V_3_fu_675_p2[2]),
        .Q(col_V_3_reg_1117_reg__0[2]),
        .R(1'b0));
  FDRE \col_V_3_reg_1117_reg[3] 
       (.C(ap_clk),
        .CE(col_V_3_reg_11170),
        .D(col_V_3_fu_675_p2[3]),
        .Q(col_V_3_reg_1117_reg__0[3]),
        .R(1'b0));
  FDRE \col_V_3_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(col_V_3_reg_11170),
        .D(col_V_3_fu_675_p2[4]),
        .Q(col_V_3_reg_1117_reg__0[4]),
        .R(1'b0));
  FDRE \col_V_3_reg_1117_reg[5] 
       (.C(ap_clk),
        .CE(col_V_3_reg_11170),
        .D(col_V_3_fu_675_p2[5]),
        .Q(col_V_3_reg_1117_reg__0[5]),
        .R(1'b0));
  FDRE \col_V_3_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(col_V_3_reg_11170),
        .D(col_V_3_fu_675_p2[6]),
        .Q(col_V_3_reg_1117_reg__0[6]),
        .R(1'b0));
  FDRE \col_V_3_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(col_V_3_reg_11170),
        .D(col_V_3_fu_675_p2[7]),
        .Q(col_V_3_reg_1117_reg__0[7]),
        .R(1'b0));
  FDRE \col_V_3_reg_1117_reg[8] 
       (.C(ap_clk),
        .CE(col_V_3_reg_11170),
        .D(col_V_3_fu_675_p2[8]),
        .Q(col_V_3_reg_1117_reg__0[8]),
        .R(1'b0));
  FDRE \col_V_3_reg_1117_reg[9] 
       (.C(ap_clk),
        .CE(col_V_3_reg_11170),
        .D(col_V_3_fu_675_p2[9]),
        .Q(col_V_3_reg_1117_reg__0[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_reg_1036[0]_i_1 
       (.I0(col_V_reg_1036_reg__0[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(exitcond2_reg_1032),
        .I4(t_V_reg_310[0]),
        .O(col_V_fu_559_p2[0]));
  LUT4 #(
    .INIT(16'hA200)) 
    \col_V_reg_1036[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(gaussian_mat_V_V_empty_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(col_V_reg_10360));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \col_V_reg_1036[10]_i_10 
       (.I0(col_V_reg_1036_reg__0[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(exitcond2_reg_1032),
        .I4(t_V_reg_310[3]),
        .O(\col_V_reg_1036[10]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h6555555555555555)) 
    \col_V_reg_1036[10]_i_2 
       (.I0(\col_V_reg_1036[10]_i_3_n_2 ),
        .I1(\col_V_reg_1036[10]_i_4_n_2 ),
        .I2(\col_V_reg_1036[10]_i_5_n_2 ),
        .I3(\col_V_reg_1036[10]_i_6_n_2 ),
        .I4(\col_V_reg_1036[10]_i_7_n_2 ),
        .I5(\col_V_reg_1036[10]_i_8_n_2 ),
        .O(col_V_fu_559_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_reg_1036[10]_i_3 
       (.I0(col_V_reg_1036_reg__0[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(exitcond2_reg_1032),
        .I4(t_V_reg_310[10]),
        .O(\col_V_reg_1036[10]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_reg_1036[10]_i_4 
       (.I0(col_V_reg_1036_reg__0[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(exitcond2_reg_1032),
        .I4(t_V_reg_310[8]),
        .O(\col_V_reg_1036[10]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \col_V_reg_1036[10]_i_5 
       (.I0(col_V_reg_1036_reg__0[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(exitcond2_reg_1032),
        .I4(t_V_reg_310[6]),
        .O(\col_V_reg_1036[10]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \col_V_reg_1036[10]_i_6 
       (.I0(t_V_reg_310[5]),
        .I1(\col_V_reg_1036[8]_i_2_n_2 ),
        .I2(col_V_reg_1036_reg__0[5]),
        .I3(\col_V_reg_1036[10]_i_9_n_2 ),
        .I4(\col_V_reg_1036[3]_i_2_n_2 ),
        .I5(\col_V_reg_1036[10]_i_10_n_2 ),
        .O(\col_V_reg_1036[10]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \col_V_reg_1036[10]_i_7 
       (.I0(col_V_reg_1036_reg__0[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(exitcond2_reg_1032),
        .I4(t_V_reg_310[7]),
        .O(\col_V_reg_1036[10]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \col_V_reg_1036[10]_i_8 
       (.I0(col_V_reg_1036_reg__0[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(exitcond2_reg_1032),
        .I4(t_V_reg_310[9]),
        .O(\col_V_reg_1036[10]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \col_V_reg_1036[10]_i_9 
       (.I0(col_V_reg_1036_reg__0[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(exitcond2_reg_1032),
        .I4(t_V_reg_310[4]),
        .O(\col_V_reg_1036[10]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_V_reg_1036[1]_i_1 
       (.I0(t_V_reg_310[0]),
        .I1(col_V_reg_1036_reg__0[0]),
        .I2(t_V_reg_310[1]),
        .I3(\col_V_reg_1036[8]_i_2_n_2 ),
        .I4(col_V_reg_1036_reg__0[1]),
        .O(col_V_fu_559_p2[1]));
  LUT6 #(
    .INIT(64'hB847B874B88BB8B8)) 
    \col_V_reg_1036[2]_i_1 
       (.I0(col_V_reg_1036_reg__0[2]),
        .I1(\col_V_reg_1036[8]_i_2_n_2 ),
        .I2(t_V_reg_310[2]),
        .I3(col_V_fu_559_p2[0]),
        .I4(t_V_reg_310[1]),
        .I5(col_V_reg_1036_reg__0[1]),
        .O(col_V_fu_559_p2[2]));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    \col_V_reg_1036[3]_i_1 
       (.I0(col_V_reg_1036_reg__0[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(exitcond2_reg_1032),
        .I3(t_V_reg_310[3]),
        .I4(\col_V_reg_1036[3]_i_2_n_2 ),
        .O(col_V_fu_559_p2[3]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_reg_1036[3]_i_2 
       (.I0(col_V_reg_1036_reg__0[1]),
        .I1(t_V_reg_310[1]),
        .I2(col_V_fu_559_p2[0]),
        .I3(t_V_reg_310[2]),
        .I4(\col_V_reg_1036[8]_i_2_n_2 ),
        .I5(col_V_reg_1036_reg__0[2]),
        .O(\col_V_reg_1036[3]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    \col_V_reg_1036[4]_i_1 
       (.I0(col_V_reg_1036_reg__0[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(exitcond2_reg_1032),
        .I3(t_V_reg_310[4]),
        .I4(\col_V_reg_1036[4]_i_2_n_2 ),
        .O(col_V_fu_559_p2[4]));
  LUT6 #(
    .INIT(64'hBABBBBBBBFBBBBBB)) 
    \col_V_reg_1036[4]_i_2 
       (.I0(\col_V_reg_1036[3]_i_2_n_2 ),
        .I1(t_V_reg_310[3]),
        .I2(exitcond2_reg_1032),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(col_V_reg_1036_reg__0[3]),
        .O(\col_V_reg_1036[4]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \col_V_reg_1036[5]_i_1 
       (.I0(\col_V_reg_1036[6]_i_2_n_2 ),
        .I1(col_V_reg_1036_reg__0[5]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(exitcond2_reg_1032),
        .I4(t_V_reg_310[5]),
        .O(col_V_fu_559_p2[5]));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \col_V_reg_1036[6]_i_1 
       (.I0(t_V_reg_310[6]),
        .I1(col_V_reg_1036_reg__0[6]),
        .I2(\col_V_reg_1036[6]_i_2_n_2 ),
        .I3(col_V_reg_1036_reg__0[5]),
        .I4(\col_V_reg_1036[8]_i_2_n_2 ),
        .I5(t_V_reg_310[5]),
        .O(col_V_fu_559_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_reg_1036[6]_i_2 
       (.I0(col_V_reg_1036_reg__0[3]),
        .I1(t_V_reg_310[3]),
        .I2(\col_V_reg_1036[3]_i_2_n_2 ),
        .I3(t_V_reg_310[4]),
        .I4(\col_V_reg_1036[8]_i_2_n_2 ),
        .I5(col_V_reg_1036_reg__0[4]),
        .O(\col_V_reg_1036[6]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \col_V_reg_1036[7]_i_1 
       (.I0(t_V_reg_310[7]),
        .I1(col_V_reg_1036_reg__0[7]),
        .I2(\col_V_reg_1036[10]_i_6_n_2 ),
        .I3(col_V_reg_1036_reg__0[6]),
        .I4(\col_V_reg_1036[8]_i_2_n_2 ),
        .I5(t_V_reg_310[6]),
        .O(col_V_fu_559_p2[7]));
  LUT6 #(
    .INIT(64'h1DE2E2E2E2E2E2E2)) 
    \col_V_reg_1036[8]_i_1 
       (.I0(t_V_reg_310[8]),
        .I1(\col_V_reg_1036[8]_i_2_n_2 ),
        .I2(col_V_reg_1036_reg__0[8]),
        .I3(\col_V_reg_1036[10]_i_5_n_2 ),
        .I4(\col_V_reg_1036[10]_i_6_n_2 ),
        .I5(\col_V_reg_1036[10]_i_7_n_2 ),
        .O(col_V_fu_559_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \col_V_reg_1036[8]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(exitcond2_reg_1032),
        .O(\col_V_reg_1036[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \col_V_reg_1036[9]_i_1 
       (.I0(\col_V_reg_1036[10]_i_8_n_2 ),
        .I1(\col_V_reg_1036[10]_i_7_n_2 ),
        .I2(\col_V_reg_1036[10]_i_6_n_2 ),
        .I3(\col_V_reg_1036[10]_i_5_n_2 ),
        .I4(\col_V_reg_1036[10]_i_4_n_2 ),
        .O(col_V_fu_559_p2[9]));
  FDRE \col_V_reg_1036_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_10360),
        .D(col_V_fu_559_p2[0]),
        .Q(col_V_reg_1036_reg__0[0]),
        .R(1'b0));
  FDRE \col_V_reg_1036_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_10360),
        .D(col_V_fu_559_p2[10]),
        .Q(col_V_reg_1036_reg__0[10]),
        .R(1'b0));
  FDRE \col_V_reg_1036_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_10360),
        .D(col_V_fu_559_p2[1]),
        .Q(col_V_reg_1036_reg__0[1]),
        .R(1'b0));
  FDRE \col_V_reg_1036_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_10360),
        .D(col_V_fu_559_p2[2]),
        .Q(col_V_reg_1036_reg__0[2]),
        .R(1'b0));
  FDRE \col_V_reg_1036_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_10360),
        .D(col_V_fu_559_p2[3]),
        .Q(col_V_reg_1036_reg__0[3]),
        .R(1'b0));
  FDRE \col_V_reg_1036_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_10360),
        .D(col_V_fu_559_p2[4]),
        .Q(col_V_reg_1036_reg__0[4]),
        .R(1'b0));
  FDRE \col_V_reg_1036_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_10360),
        .D(col_V_fu_559_p2[5]),
        .Q(col_V_reg_1036_reg__0[5]),
        .R(1'b0));
  FDRE \col_V_reg_1036_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_10360),
        .D(col_V_fu_559_p2[6]),
        .Q(col_V_reg_1036_reg__0[6]),
        .R(1'b0));
  FDRE \col_V_reg_1036_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_10360),
        .D(col_V_fu_559_p2[7]),
        .Q(col_V_reg_1036_reg__0[7]),
        .R(1'b0));
  FDRE \col_V_reg_1036_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_10360),
        .D(col_V_fu_559_p2[8]),
        .Q(col_V_reg_1036_reg__0[8]),
        .R(1'b0));
  FDRE \col_V_reg_1036_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_10360),
        .D(col_V_fu_559_p2[9]),
        .Q(col_V_reg_1036_reg__0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \exitcond1_i_reg_1113[0]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_subdone4_in),
        .O(exitcond1_i_reg_11130));
  LUT1 #(
    .INIT(2'h1)) 
    \exitcond1_i_reg_1113[0]_i_2 
       (.I0(\exitcond1_i_reg_1113[0]_i_3_n_2 ),
        .O(exitcond1_i_fu_669_p2));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \exitcond1_i_reg_1113[0]_i_3 
       (.I0(\exitcond1_i_reg_1113[0]_i_4_n_2 ),
        .I1(\col_V_3_reg_1117[10]_i_8_n_2 ),
        .I2(\col_V_3_reg_1117[10]_i_7_n_2 ),
        .I3(\exitcond1_i_reg_1113[0]_i_5_n_2 ),
        .I4(\exitcond1_i_reg_1113[0]_i_6_n_2 ),
        .I5(\exitcond1_i_reg_1113[0]_i_7_n_2 ),
        .O(\exitcond1_i_reg_1113[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBABF)) 
    \exitcond1_i_reg_1113[0]_i_4 
       (.I0(\col_V_3_reg_1117[10]_i_4_n_2 ),
        .I1(col_V_3_reg_1117_reg__0[10]),
        .I2(\col_V_3_reg_1117[8]_i_2_n_2 ),
        .I3(t_V_8_reg_378[10]),
        .I4(col_V_3_fu_675_p2[0]),
        .I5(\col_V_3_reg_1117[10]_i_5_n_2 ),
        .O(\exitcond1_i_reg_1113[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \exitcond1_i_reg_1113[0]_i_5 
       (.I0(col_V_3_reg_1117_reg__0[1]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond1_i_reg_1113),
        .I4(t_V_8_reg_378[1]),
        .O(\exitcond1_i_reg_1113[0]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \exitcond1_i_reg_1113[0]_i_6 
       (.I0(col_V_3_reg_1117_reg__0[2]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond1_i_reg_1113),
        .I4(t_V_8_reg_378[2]),
        .O(\exitcond1_i_reg_1113[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h0030000000305050)) 
    \exitcond1_i_reg_1113[0]_i_7 
       (.I0(t_V_8_reg_378[3]),
        .I1(col_V_3_reg_1117_reg__0[3]),
        .I2(\col_V_3_reg_1117[10]_i_10_n_2 ),
        .I3(col_V_3_reg_1117_reg__0[5]),
        .I4(\col_V_3_reg_1117[8]_i_2_n_2 ),
        .I5(t_V_8_reg_378[5]),
        .O(\exitcond1_i_reg_1113[0]_i_7_n_2 ));
  FDRE \exitcond1_i_reg_1113_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(exitcond1_i_reg_1113),
        .Q(exitcond1_i_reg_1113_pp1_iter1_reg),
        .R(1'b0));
  FDRE \exitcond1_i_reg_1113_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(exitcond1_i_reg_1113_pp1_iter1_reg),
        .Q(exitcond1_i_reg_1113_pp1_iter2_reg),
        .R(1'b0));
  FDRE \exitcond1_i_reg_1113_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(exitcond1_i_reg_1113_pp1_iter2_reg),
        .Q(exitcond1_i_reg_1113_pp1_iter3_reg),
        .R(1'b0));
  FDRE \exitcond1_i_reg_1113_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(exitcond1_i_reg_1113_pp1_iter3_reg),
        .Q(exitcond1_i_reg_1113_pp1_iter4_reg),
        .R(1'b0));
  FDRE \exitcond1_i_reg_1113_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(exitcond1_i_reg_1113_pp1_iter4_reg),
        .Q(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \exitcond1_i_reg_1113_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .Q(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \exitcond1_i_reg_1113_pp1_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .Q(exitcond1_i_reg_1113_pp1_iter7_reg),
        .R(1'b0));
  FDRE \exitcond1_i_reg_1113_reg[0] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(exitcond1_i_fu_669_p2),
        .Q(exitcond1_i_reg_1113),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \exitcond2_reg_1032[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(gaussian_mat_V_V_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .O(p_24_in));
  LUT1 #(
    .INIT(2'h1)) 
    \exitcond2_reg_1032[0]_i_2 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_2 ),
        .O(exitcond2_fu_553_p2));
  FDRE \exitcond2_reg_1032_reg[0] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(exitcond2_fu_553_p2),
        .Q(exitcond2_reg_1032),
        .R(1'b0));
  CARRY4 g_x_V_fu_908_p2_carry
       (.CI(1'b0),
        .CO({g_x_V_fu_908_p2_carry_n_2,g_x_V_fu_908_p2_carry_n_3,g_x_V_fu_908_p2_carry_n_4,g_x_V_fu_908_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({g_x_V_fu_908_p2_carry_i_1_n_2,g_x_V_fu_908_p2_carry_i_2_n_2,g_x_V_fu_908_p2_carry_i_3_n_2,g_x_V_fu_908_p2_carry_i_4_n_2}),
        .O({g_x_V_fu_908_p2[4:2],NLW_g_x_V_fu_908_p2_carry_O_UNCONNECTED[0]}),
        .S({g_x_V_fu_908_p2_carry_i_5_n_2,g_x_V_fu_908_p2_carry_i_6_n_2,g_x_V_fu_908_p2_carry_i_7_n_2,g_x_V_fu_908_p2_carry_i_8_n_2}));
  CARRY4 g_x_V_fu_908_p2_carry__0
       (.CI(g_x_V_fu_908_p2_carry_n_2),
        .CO({g_x_V_fu_908_p2_carry__0_n_2,g_x_V_fu_908_p2_carry__0_n_3,g_x_V_fu_908_p2_carry__0_n_4,g_x_V_fu_908_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({g_x_V_fu_908_p2_carry__0_i_1_n_2,g_x_V_fu_908_p2_carry__0_i_2_n_2,g_x_V_fu_908_p2_carry__0_i_3_n_2,g_x_V_fu_908_p2_carry__0_i_4_n_2}),
        .O(g_x_V_fu_908_p2[8:5]),
        .S({g_x_V_fu_908_p2_carry__0_i_5_n_2,g_x_V_fu_908_p2_carry__0_i_6_n_2,g_x_V_fu_908_p2_carry__0_i_7_n_2,g_x_V_fu_908_p2_carry__0_i_8_n_2}));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    g_x_V_fu_908_p2_carry__0_i_1
       (.I0(ret_V_3_reg_1188[7]),
        .I1(ret_V_2_reg_1183[7]),
        .I2(tmp_47_cast_fu_899_p1[7]),
        .O(g_x_V_fu_908_p2_carry__0_i_1_n_2));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    g_x_V_fu_908_p2_carry__0_i_2
       (.I0(ret_V_3_reg_1188[6]),
        .I1(ret_V_2_reg_1183[6]),
        .I2(tmp_47_cast_fu_899_p1[6]),
        .O(g_x_V_fu_908_p2_carry__0_i_2_n_2));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    g_x_V_fu_908_p2_carry__0_i_3
       (.I0(ret_V_3_reg_1188[5]),
        .I1(ret_V_2_reg_1183[5]),
        .I2(tmp_47_cast_fu_899_p1[5]),
        .O(g_x_V_fu_908_p2_carry__0_i_3_n_2));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    g_x_V_fu_908_p2_carry__0_i_4
       (.I0(ret_V_3_reg_1188[4]),
        .I1(ret_V_2_reg_1183[4]),
        .I2(tmp_47_cast_fu_899_p1[4]),
        .O(g_x_V_fu_908_p2_carry__0_i_4_n_2));
  LUT4 #(
    .INIT(16'h9669)) 
    g_x_V_fu_908_p2_carry__0_i_5
       (.I0(g_x_V_fu_908_p2_carry__0_i_1_n_2),
        .I1(ret_V_3_reg_1188[8]),
        .I2(ret_V_2_reg_1183[8]),
        .I3(tmp_47_cast_fu_899_p1[8]),
        .O(g_x_V_fu_908_p2_carry__0_i_5_n_2));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    g_x_V_fu_908_p2_carry__0_i_6
       (.I0(ret_V_3_reg_1188[7]),
        .I1(ret_V_2_reg_1183[7]),
        .I2(tmp_47_cast_fu_899_p1[7]),
        .I3(g_x_V_fu_908_p2_carry__0_i_2_n_2),
        .O(g_x_V_fu_908_p2_carry__0_i_6_n_2));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    g_x_V_fu_908_p2_carry__0_i_7
       (.I0(ret_V_3_reg_1188[6]),
        .I1(ret_V_2_reg_1183[6]),
        .I2(tmp_47_cast_fu_899_p1[6]),
        .I3(g_x_V_fu_908_p2_carry__0_i_3_n_2),
        .O(g_x_V_fu_908_p2_carry__0_i_7_n_2));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    g_x_V_fu_908_p2_carry__0_i_8
       (.I0(ret_V_3_reg_1188[5]),
        .I1(ret_V_2_reg_1183[5]),
        .I2(tmp_47_cast_fu_899_p1[5]),
        .I3(g_x_V_fu_908_p2_carry__0_i_4_n_2),
        .O(g_x_V_fu_908_p2_carry__0_i_8_n_2));
  CARRY4 g_x_V_fu_908_p2_carry__1
       (.CI(g_x_V_fu_908_p2_carry__0_n_2),
        .CO({NLW_g_x_V_fu_908_p2_carry__1_CO_UNCONNECTED[3:1],g_x_V_fu_908_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,g_x_V_fu_908_p2_carry__1_i_1_n_2}),
        .O({NLW_g_x_V_fu_908_p2_carry__1_O_UNCONNECTED[3:2],g_x_V_fu_908_p2[10:9]}),
        .S({1'b0,1'b0,1'b1,g_x_V_fu_908_p2_carry__1_i_2_n_2}));
  LUT3 #(
    .INIT(8'hD4)) 
    g_x_V_fu_908_p2_carry__1_i_1
       (.I0(ret_V_3_reg_1188[8]),
        .I1(ret_V_2_reg_1183[8]),
        .I2(tmp_47_cast_fu_899_p1[8]),
        .O(g_x_V_fu_908_p2_carry__1_i_1_n_2));
  LUT4 #(
    .INIT(16'h8E71)) 
    g_x_V_fu_908_p2_carry__1_i_2
       (.I0(tmp_47_cast_fu_899_p1[8]),
        .I1(ret_V_2_reg_1183[8]),
        .I2(ret_V_3_reg_1188[8]),
        .I3(tmp_47_cast_fu_899_p1[9]),
        .O(g_x_V_fu_908_p2_carry__1_i_2_n_2));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    g_x_V_fu_908_p2_carry_i_1
       (.I0(ret_V_3_reg_1188[3]),
        .I1(ret_V_2_reg_1183[3]),
        .I2(tmp_47_cast_fu_899_p1[3]),
        .O(g_x_V_fu_908_p2_carry_i_1_n_2));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    g_x_V_fu_908_p2_carry_i_2
       (.I0(ret_V_3_reg_1188[2]),
        .I1(ret_V_2_reg_1183[2]),
        .I2(tmp_47_cast_fu_899_p1[2]),
        .O(g_x_V_fu_908_p2_carry_i_2_n_2));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    g_x_V_fu_908_p2_carry_i_3
       (.I0(ret_V_3_reg_1188[1]),
        .I1(ret_V_2_reg_1183[1]),
        .I2(tmp_47_cast_fu_899_p1[1]),
        .O(g_x_V_fu_908_p2_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    g_x_V_fu_908_p2_carry_i_4
       (.I0(ret_V_2_reg_1183[0]),
        .I1(ret_V_3_reg_1188[0]),
        .O(g_x_V_fu_908_p2_carry_i_4_n_2));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    g_x_V_fu_908_p2_carry_i_5
       (.I0(ret_V_3_reg_1188[4]),
        .I1(ret_V_2_reg_1183[4]),
        .I2(tmp_47_cast_fu_899_p1[4]),
        .I3(g_x_V_fu_908_p2_carry_i_1_n_2),
        .O(g_x_V_fu_908_p2_carry_i_5_n_2));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    g_x_V_fu_908_p2_carry_i_6
       (.I0(ret_V_3_reg_1188[3]),
        .I1(ret_V_2_reg_1183[3]),
        .I2(tmp_47_cast_fu_899_p1[3]),
        .I3(g_x_V_fu_908_p2_carry_i_2_n_2),
        .O(g_x_V_fu_908_p2_carry_i_6_n_2));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    g_x_V_fu_908_p2_carry_i_7
       (.I0(ret_V_3_reg_1188[2]),
        .I1(ret_V_2_reg_1183[2]),
        .I2(tmp_47_cast_fu_899_p1[2]),
        .I3(g_x_V_fu_908_p2_carry_i_3_n_2),
        .O(g_x_V_fu_908_p2_carry_i_7_n_2));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    g_x_V_fu_908_p2_carry_i_8
       (.I0(ret_V_3_reg_1188[1]),
        .I1(ret_V_2_reg_1183[1]),
        .I2(tmp_47_cast_fu_899_p1[1]),
        .I3(g_x_V_fu_908_p2_carry_i_4_n_2),
        .O(g_x_V_fu_908_p2_carry_i_8_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    \g_x_V_reg_1213[0]_i_1 
       (.I0(ret_V_3_reg_1188[0]),
        .I1(ret_V_2_reg_1183[0]),
        .O(\g_x_V_reg_1213[0]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \g_x_V_reg_1213[10]_i_1 
       (.I0(ap_block_pp1_stage0_subdone4_in),
        .I1(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .O(g_x_V_reg_12130));
  LUT4 #(
    .INIT(16'h9669)) 
    \g_x_V_reg_1213[1]_i_1 
       (.I0(g_x_V_fu_908_p2_carry_i_4_n_2),
        .I1(ret_V_3_reg_1188[1]),
        .I2(ret_V_2_reg_1183[1]),
        .I3(tmp_47_cast_fu_899_p1[1]),
        .O(g_x_V_fu_908_p2[1]));
  FDRE \g_x_V_reg_1213_reg[0] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(\g_x_V_reg_1213[0]_i_1_n_2 ),
        .Q(p_dst_V_V_din[0]),
        .R(1'b0));
  FDRE \g_x_V_reg_1213_reg[10] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_x_V_fu_908_p2[10]),
        .Q(p_dst_V_V_din[10]),
        .R(1'b0));
  FDRE \g_x_V_reg_1213_reg[1] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_x_V_fu_908_p2[1]),
        .Q(p_dst_V_V_din[1]),
        .R(1'b0));
  FDRE \g_x_V_reg_1213_reg[2] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_x_V_fu_908_p2[2]),
        .Q(p_dst_V_V_din[2]),
        .R(1'b0));
  FDRE \g_x_V_reg_1213_reg[3] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_x_V_fu_908_p2[3]),
        .Q(p_dst_V_V_din[3]),
        .R(1'b0));
  FDRE \g_x_V_reg_1213_reg[4] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_x_V_fu_908_p2[4]),
        .Q(p_dst_V_V_din[4]),
        .R(1'b0));
  FDRE \g_x_V_reg_1213_reg[5] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_x_V_fu_908_p2[5]),
        .Q(p_dst_V_V_din[5]),
        .R(1'b0));
  FDRE \g_x_V_reg_1213_reg[6] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_x_V_fu_908_p2[6]),
        .Q(p_dst_V_V_din[6]),
        .R(1'b0));
  FDRE \g_x_V_reg_1213_reg[7] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_x_V_fu_908_p2[7]),
        .Q(p_dst_V_V_din[7]),
        .R(1'b0));
  FDRE \g_x_V_reg_1213_reg[8] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_x_V_fu_908_p2[8]),
        .Q(p_dst_V_V_din[8]),
        .R(1'b0));
  FDRE \g_x_V_reg_1213_reg[9] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_x_V_fu_908_p2[9]),
        .Q(p_dst_V_V_din[9]),
        .R(1'b0));
  CARRY4 g_y_V_fu_947_p2_carry
       (.CI(1'b0),
        .CO({g_y_V_fu_947_p2_carry_n_2,g_y_V_fu_947_p2_carry_n_3,g_y_V_fu_947_p2_carry_n_4,g_y_V_fu_947_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({g_y_V_fu_947_p2_carry_i_1_n_2,g_y_V_fu_947_p2_carry_i_2_n_2,tmp_16_reg_1198[1],1'b0}),
        .O(g_y_V_fu_947_p2[3:0]),
        .S({g_y_V_fu_947_p2_carry_i_3_n_2,g_y_V_fu_947_p2_carry_i_4_n_2,g_y_V_fu_947_p2_carry_i_5_n_2,tmp_16_reg_1198[0]}));
  CARRY4 g_y_V_fu_947_p2_carry__0
       (.CI(g_y_V_fu_947_p2_carry_n_2),
        .CO({g_y_V_fu_947_p2_carry__0_n_2,g_y_V_fu_947_p2_carry__0_n_3,g_y_V_fu_947_p2_carry__0_n_4,g_y_V_fu_947_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({g_y_V_fu_947_p2_carry__0_i_1_n_2,g_y_V_fu_947_p2_carry__0_i_2_n_2,g_y_V_fu_947_p2_carry__0_i_3_n_2,g_y_V_fu_947_p2_carry__0_i_4_n_2}),
        .O(g_y_V_fu_947_p2[7:4]),
        .S({g_y_V_fu_947_p2_carry__0_i_5_n_2,g_y_V_fu_947_p2_carry__0_i_6_n_2,g_y_V_fu_947_p2_carry__0_i_7_n_2,g_y_V_fu_947_p2_carry__0_i_8_n_2}));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    g_y_V_fu_947_p2_carry__0_i_1
       (.I0(src_buf_0_1_reg_438_pp1_iter6_reg[5]),
        .I1(r_V_3_cast_fu_934_p1[6]),
        .I2(tmp_16_reg_1198[6]),
        .O(g_y_V_fu_947_p2_carry__0_i_1_n_2));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    g_y_V_fu_947_p2_carry__0_i_2
       (.I0(src_buf_0_1_reg_438_pp1_iter6_reg[4]),
        .I1(r_V_3_cast_fu_934_p1[5]),
        .I2(tmp_16_reg_1198[5]),
        .O(g_y_V_fu_947_p2_carry__0_i_2_n_2));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    g_y_V_fu_947_p2_carry__0_i_3
       (.I0(src_buf_0_1_reg_438_pp1_iter6_reg[3]),
        .I1(r_V_3_cast_fu_934_p1[4]),
        .I2(tmp_16_reg_1198[4]),
        .O(g_y_V_fu_947_p2_carry__0_i_3_n_2));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    g_y_V_fu_947_p2_carry__0_i_4
       (.I0(src_buf_0_1_reg_438_pp1_iter6_reg[2]),
        .I1(r_V_3_cast_fu_934_p1[3]),
        .I2(tmp_16_reg_1198[3]),
        .O(g_y_V_fu_947_p2_carry__0_i_4_n_2));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    g_y_V_fu_947_p2_carry__0_i_5
       (.I0(src_buf_0_1_reg_438_pp1_iter6_reg[6]),
        .I1(r_V_3_cast_fu_934_p1[7]),
        .I2(tmp_16_reg_1198[7]),
        .I3(g_y_V_fu_947_p2_carry__0_i_1_n_2),
        .O(g_y_V_fu_947_p2_carry__0_i_5_n_2));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    g_y_V_fu_947_p2_carry__0_i_6
       (.I0(src_buf_0_1_reg_438_pp1_iter6_reg[5]),
        .I1(r_V_3_cast_fu_934_p1[6]),
        .I2(tmp_16_reg_1198[6]),
        .I3(g_y_V_fu_947_p2_carry__0_i_2_n_2),
        .O(g_y_V_fu_947_p2_carry__0_i_6_n_2));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    g_y_V_fu_947_p2_carry__0_i_7
       (.I0(src_buf_0_1_reg_438_pp1_iter6_reg[4]),
        .I1(r_V_3_cast_fu_934_p1[5]),
        .I2(tmp_16_reg_1198[5]),
        .I3(g_y_V_fu_947_p2_carry__0_i_3_n_2),
        .O(g_y_V_fu_947_p2_carry__0_i_7_n_2));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    g_y_V_fu_947_p2_carry__0_i_8
       (.I0(src_buf_0_1_reg_438_pp1_iter6_reg[3]),
        .I1(r_V_3_cast_fu_934_p1[4]),
        .I2(tmp_16_reg_1198[4]),
        .I3(g_y_V_fu_947_p2_carry__0_i_4_n_2),
        .O(g_y_V_fu_947_p2_carry__0_i_8_n_2));
  CARRY4 g_y_V_fu_947_p2_carry__1
       (.CI(g_y_V_fu_947_p2_carry__0_n_2),
        .CO({NLW_g_y_V_fu_947_p2_carry__1_CO_UNCONNECTED[3:2],g_y_V_fu_947_p2_carry__1_n_4,g_y_V_fu_947_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,g_y_V_fu_947_p2_carry__1_i_1_n_2,g_y_V_fu_947_p2_carry__1_i_2_n_2}),
        .O({NLW_g_y_V_fu_947_p2_carry__1_O_UNCONNECTED[3],g_y_V_fu_947_p2[10:8]}),
        .S({1'b0,1'b1,g_y_V_fu_947_p2_carry__1_i_3_n_2,g_y_V_fu_947_p2_carry__1_i_4_n_2}));
  LUT3 #(
    .INIT(8'hD4)) 
    g_y_V_fu_947_p2_carry__1_i_1
       (.I0(src_buf_0_1_reg_438_pp1_iter6_reg[7]),
        .I1(r_V_3_cast_fu_934_p1[8]),
        .I2(tmp_16_reg_1198[8]),
        .O(g_y_V_fu_947_p2_carry__1_i_1_n_2));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    g_y_V_fu_947_p2_carry__1_i_2
       (.I0(src_buf_0_1_reg_438_pp1_iter6_reg[6]),
        .I1(r_V_3_cast_fu_934_p1[7]),
        .I2(tmp_16_reg_1198[7]),
        .O(g_y_V_fu_947_p2_carry__1_i_2_n_2));
  LUT4 #(
    .INIT(16'h8E71)) 
    g_y_V_fu_947_p2_carry__1_i_3
       (.I0(tmp_16_reg_1198[8]),
        .I1(r_V_3_cast_fu_934_p1[8]),
        .I2(src_buf_0_1_reg_438_pp1_iter6_reg[7]),
        .I3(tmp_16_reg_1198[9]),
        .O(g_y_V_fu_947_p2_carry__1_i_3_n_2));
  LUT4 #(
    .INIT(16'h9669)) 
    g_y_V_fu_947_p2_carry__1_i_4
       (.I0(g_y_V_fu_947_p2_carry__1_i_2_n_2),
        .I1(r_V_3_cast_fu_934_p1[8]),
        .I2(src_buf_0_1_reg_438_pp1_iter6_reg[7]),
        .I3(tmp_16_reg_1198[8]),
        .O(g_y_V_fu_947_p2_carry__1_i_4_n_2));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    g_y_V_fu_947_p2_carry_i_1
       (.I0(src_buf_0_1_reg_438_pp1_iter6_reg[1]),
        .I1(r_V_3_cast_fu_934_p1[2]),
        .I2(tmp_16_reg_1198[2]),
        .O(g_y_V_fu_947_p2_carry_i_1_n_2));
  (* HLUTNM = "lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    g_y_V_fu_947_p2_carry_i_2
       (.I0(r_V_3_cast_fu_934_p1[1]),
        .I1(src_buf_0_1_reg_438_pp1_iter6_reg[0]),
        .O(g_y_V_fu_947_p2_carry_i_2_n_2));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    g_y_V_fu_947_p2_carry_i_3
       (.I0(src_buf_0_1_reg_438_pp1_iter6_reg[2]),
        .I1(r_V_3_cast_fu_934_p1[3]),
        .I2(tmp_16_reg_1198[3]),
        .I3(g_y_V_fu_947_p2_carry_i_1_n_2),
        .O(g_y_V_fu_947_p2_carry_i_3_n_2));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    g_y_V_fu_947_p2_carry_i_4
       (.I0(src_buf_0_1_reg_438_pp1_iter6_reg[1]),
        .I1(r_V_3_cast_fu_934_p1[2]),
        .I2(tmp_16_reg_1198[2]),
        .I3(g_y_V_fu_947_p2_carry_i_2_n_2),
        .O(g_y_V_fu_947_p2_carry_i_4_n_2));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'h96)) 
    g_y_V_fu_947_p2_carry_i_5
       (.I0(r_V_3_cast_fu_934_p1[1]),
        .I1(src_buf_0_1_reg_438_pp1_iter6_reg[0]),
        .I2(tmp_16_reg_1198[1]),
        .O(g_y_V_fu_947_p2_carry_i_5_n_2));
  FDRE \g_y_V_reg_1218_reg[0] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_y_V_fu_947_p2[0]),
        .Q(p_dst1_V_V_din[0]),
        .R(1'b0));
  FDRE \g_y_V_reg_1218_reg[10] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_y_V_fu_947_p2[10]),
        .Q(p_dst1_V_V_din[10]),
        .R(1'b0));
  FDRE \g_y_V_reg_1218_reg[1] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_y_V_fu_947_p2[1]),
        .Q(p_dst1_V_V_din[1]),
        .R(1'b0));
  FDRE \g_y_V_reg_1218_reg[2] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_y_V_fu_947_p2[2]),
        .Q(p_dst1_V_V_din[2]),
        .R(1'b0));
  FDRE \g_y_V_reg_1218_reg[3] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_y_V_fu_947_p2[3]),
        .Q(p_dst1_V_V_din[3]),
        .R(1'b0));
  FDRE \g_y_V_reg_1218_reg[4] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_y_V_fu_947_p2[4]),
        .Q(p_dst1_V_V_din[4]),
        .R(1'b0));
  FDRE \g_y_V_reg_1218_reg[5] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_y_V_fu_947_p2[5]),
        .Q(p_dst1_V_V_din[5]),
        .R(1'b0));
  FDRE \g_y_V_reg_1218_reg[6] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_y_V_fu_947_p2[6]),
        .Q(p_dst1_V_V_din[6]),
        .R(1'b0));
  FDRE \g_y_V_reg_1218_reg[7] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_y_V_fu_947_p2[7]),
        .Q(p_dst1_V_V_din[7]),
        .R(1'b0));
  FDRE \g_y_V_reg_1218_reg[8] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_y_V_fu_947_p2[8]),
        .Q(p_dst1_V_V_din[8]),
        .R(1'b0));
  FDRE \g_y_V_reg_1218_reg[9] 
       (.C(ap_clk),
        .CE(g_x_V_reg_12130),
        .D(g_y_V_fu_947_p2[9]),
        .Q(p_dst1_V_V_din[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5D5D555C0C0C000)) 
    grp_xFSobel3x3_fu_54_ap_start_reg_i_1
       (.I0(\ap_CS_fsm[0]_i_2__0_n_2 ),
        .I1(Q[0]),
        .I2(xFSobel_U0_ap_start),
        .I3(start_for_xFDuplicate_rows_U0_full_n),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(grp_xFSobel3x3_fu_54_ap_start_reg),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h23333333ECCCCCCC)) 
    \i_op_assign_1_reg_300[0]_i_1 
       (.I0(row_ind_2_V_2_fu_138_reg[0]),
        .I1(ap_CS_fsm_state7),
        .I2(i_op_assign_reg_289[0]),
        .I3(i_op_assign_reg_289[1]),
        .I4(ap_CS_fsm_state2),
        .I5(\i_op_assign_1_reg_300_reg_n_2_[0] ),
        .O(\i_op_assign_1_reg_300[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \i_op_assign_1_reg_300[12]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(i_op_assign_reg_289[1]),
        .I2(i_op_assign_reg_289[0]),
        .I3(ap_CS_fsm_state7),
        .O(\i_op_assign_1_reg_300[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[13]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[13]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[14]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[14]),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[15]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[15]),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[16]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[16]),
        .O(p_1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[17]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[17]),
        .O(p_1_in[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[18]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[18]),
        .O(p_1_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[19]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[19]),
        .O(p_1_in[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_op_assign_1_reg_300[1]_i_1 
       (.I0(init_buf_1_fu_572_p2[1]),
        .I1(ap_CS_fsm_state7),
        .I2(row_ind_2_V_2_fu_138_reg[1]),
        .I3(ap_NS_fsm[2]),
        .I4(\i_op_assign_1_reg_300_reg_n_2_[1] ),
        .O(\i_op_assign_1_reg_300[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[20]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[20]),
        .O(p_1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[21]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[21]),
        .O(p_1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[22]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[22]),
        .O(p_1_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[23]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[23]),
        .O(p_1_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[24]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[24]),
        .O(p_1_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[25]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[25]),
        .O(p_1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[26]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[26]),
        .O(p_1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[27]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[27]),
        .O(p_1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[28]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[28]),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[29]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[29]),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[30]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[30]),
        .O(p_1_in[30]));
  LUT4 #(
    .INIT(16'h0080)) 
    \i_op_assign_1_reg_300[31]_i_1 
       (.I0(i_op_assign_reg_289[0]),
        .I1(i_op_assign_reg_289[1]),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state7),
        .O(i_op_assign_1_reg_300));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_op_assign_1_reg_300[31]_i_2 
       (.I0(ap_CS_fsm_state7),
        .I1(init_buf_1_fu_572_p2[31]),
        .O(p_1_in[31]));
  FDRE \i_op_assign_1_reg_300_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_op_assign_1_reg_300[0]_i_1_n_2 ),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \i_op_assign_1_reg_300_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(init_buf_1_fu_572_p2[10]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[10] ),
        .R(\i_op_assign_1_reg_300[12]_i_1_n_2 ));
  FDRE \i_op_assign_1_reg_300_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(init_buf_1_fu_572_p2[11]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[11] ),
        .R(\i_op_assign_1_reg_300[12]_i_1_n_2 ));
  FDRE \i_op_assign_1_reg_300_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(init_buf_1_fu_572_p2[12]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[12] ),
        .R(\i_op_assign_1_reg_300[12]_i_1_n_2 ));
  CARRY4 \i_op_assign_1_reg_300_reg[12]_i_2 
       (.CI(\i_op_assign_1_reg_300_reg[8]_i_1_n_2 ),
        .CO({\i_op_assign_1_reg_300_reg[12]_i_2_n_2 ,\i_op_assign_1_reg_300_reg[12]_i_2_n_3 ,\i_op_assign_1_reg_300_reg[12]_i_2_n_4 ,\i_op_assign_1_reg_300_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(init_buf_1_fu_572_p2[12:9]),
        .S({\i_op_assign_1_reg_300_reg_n_2_[12] ,\i_op_assign_1_reg_300_reg_n_2_[11] ,\i_op_assign_1_reg_300_reg_n_2_[10] ,\i_op_assign_1_reg_300_reg_n_2_[9] }));
  FDRE \i_op_assign_1_reg_300_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[13]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[13] ),
        .R(i_op_assign_1_reg_300));
  FDRE \i_op_assign_1_reg_300_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[14]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[14] ),
        .R(i_op_assign_1_reg_300));
  FDRE \i_op_assign_1_reg_300_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[15]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[15] ),
        .R(i_op_assign_1_reg_300));
  FDRE \i_op_assign_1_reg_300_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[16]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[16] ),
        .R(i_op_assign_1_reg_300));
  CARRY4 \i_op_assign_1_reg_300_reg[16]_i_2 
       (.CI(\i_op_assign_1_reg_300_reg[12]_i_2_n_2 ),
        .CO({\i_op_assign_1_reg_300_reg[16]_i_2_n_2 ,\i_op_assign_1_reg_300_reg[16]_i_2_n_3 ,\i_op_assign_1_reg_300_reg[16]_i_2_n_4 ,\i_op_assign_1_reg_300_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(init_buf_1_fu_572_p2[16:13]),
        .S({\i_op_assign_1_reg_300_reg_n_2_[16] ,\i_op_assign_1_reg_300_reg_n_2_[15] ,\i_op_assign_1_reg_300_reg_n_2_[14] ,\i_op_assign_1_reg_300_reg_n_2_[13] }));
  FDRE \i_op_assign_1_reg_300_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[17]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[17] ),
        .R(i_op_assign_1_reg_300));
  FDRE \i_op_assign_1_reg_300_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[18]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[18] ),
        .R(i_op_assign_1_reg_300));
  FDRE \i_op_assign_1_reg_300_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[19]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[19] ),
        .R(i_op_assign_1_reg_300));
  FDRE \i_op_assign_1_reg_300_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_op_assign_1_reg_300[1]_i_1_n_2 ),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \i_op_assign_1_reg_300_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[20]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[20] ),
        .R(i_op_assign_1_reg_300));
  CARRY4 \i_op_assign_1_reg_300_reg[20]_i_2 
       (.CI(\i_op_assign_1_reg_300_reg[16]_i_2_n_2 ),
        .CO({\i_op_assign_1_reg_300_reg[20]_i_2_n_2 ,\i_op_assign_1_reg_300_reg[20]_i_2_n_3 ,\i_op_assign_1_reg_300_reg[20]_i_2_n_4 ,\i_op_assign_1_reg_300_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(init_buf_1_fu_572_p2[20:17]),
        .S({\i_op_assign_1_reg_300_reg_n_2_[20] ,\i_op_assign_1_reg_300_reg_n_2_[19] ,\i_op_assign_1_reg_300_reg_n_2_[18] ,\i_op_assign_1_reg_300_reg_n_2_[17] }));
  FDRE \i_op_assign_1_reg_300_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[21]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[21] ),
        .R(i_op_assign_1_reg_300));
  FDRE \i_op_assign_1_reg_300_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[22]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[22] ),
        .R(i_op_assign_1_reg_300));
  FDRE \i_op_assign_1_reg_300_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[23]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[23] ),
        .R(i_op_assign_1_reg_300));
  FDRE \i_op_assign_1_reg_300_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[24]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[24] ),
        .R(i_op_assign_1_reg_300));
  CARRY4 \i_op_assign_1_reg_300_reg[24]_i_2 
       (.CI(\i_op_assign_1_reg_300_reg[20]_i_2_n_2 ),
        .CO({\i_op_assign_1_reg_300_reg[24]_i_2_n_2 ,\i_op_assign_1_reg_300_reg[24]_i_2_n_3 ,\i_op_assign_1_reg_300_reg[24]_i_2_n_4 ,\i_op_assign_1_reg_300_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(init_buf_1_fu_572_p2[24:21]),
        .S({\i_op_assign_1_reg_300_reg_n_2_[24] ,\i_op_assign_1_reg_300_reg_n_2_[23] ,\i_op_assign_1_reg_300_reg_n_2_[22] ,\i_op_assign_1_reg_300_reg_n_2_[21] }));
  FDRE \i_op_assign_1_reg_300_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[25]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[25] ),
        .R(i_op_assign_1_reg_300));
  FDRE \i_op_assign_1_reg_300_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[26]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[26] ),
        .R(i_op_assign_1_reg_300));
  FDRE \i_op_assign_1_reg_300_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[27]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[27] ),
        .R(i_op_assign_1_reg_300));
  FDRE \i_op_assign_1_reg_300_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[28]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[28] ),
        .R(i_op_assign_1_reg_300));
  CARRY4 \i_op_assign_1_reg_300_reg[28]_i_2 
       (.CI(\i_op_assign_1_reg_300_reg[24]_i_2_n_2 ),
        .CO({\i_op_assign_1_reg_300_reg[28]_i_2_n_2 ,\i_op_assign_1_reg_300_reg[28]_i_2_n_3 ,\i_op_assign_1_reg_300_reg[28]_i_2_n_4 ,\i_op_assign_1_reg_300_reg[28]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(init_buf_1_fu_572_p2[28:25]),
        .S({\i_op_assign_1_reg_300_reg_n_2_[28] ,\i_op_assign_1_reg_300_reg_n_2_[27] ,\i_op_assign_1_reg_300_reg_n_2_[26] ,\i_op_assign_1_reg_300_reg_n_2_[25] }));
  FDRE \i_op_assign_1_reg_300_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[29]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[29] ),
        .R(i_op_assign_1_reg_300));
  FDRE \i_op_assign_1_reg_300_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(init_buf_1_fu_572_p2[2]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[2] ),
        .R(\i_op_assign_1_reg_300[12]_i_1_n_2 ));
  FDRE \i_op_assign_1_reg_300_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[30]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[30] ),
        .R(i_op_assign_1_reg_300));
  FDRE \i_op_assign_1_reg_300_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[31]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[31] ),
        .R(i_op_assign_1_reg_300));
  CARRY4 \i_op_assign_1_reg_300_reg[31]_i_3 
       (.CI(\i_op_assign_1_reg_300_reg[28]_i_2_n_2 ),
        .CO({\NLW_i_op_assign_1_reg_300_reg[31]_i_3_CO_UNCONNECTED [3:2],\i_op_assign_1_reg_300_reg[31]_i_3_n_4 ,\i_op_assign_1_reg_300_reg[31]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_op_assign_1_reg_300_reg[31]_i_3_O_UNCONNECTED [3],init_buf_1_fu_572_p2[31:29]}),
        .S({1'b0,\i_op_assign_1_reg_300_reg_n_2_[31] ,\i_op_assign_1_reg_300_reg_n_2_[30] ,\i_op_assign_1_reg_300_reg_n_2_[29] }));
  FDRE \i_op_assign_1_reg_300_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(init_buf_1_fu_572_p2[3]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[3] ),
        .R(\i_op_assign_1_reg_300[12]_i_1_n_2 ));
  FDRE \i_op_assign_1_reg_300_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(init_buf_1_fu_572_p2[4]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[4] ),
        .R(\i_op_assign_1_reg_300[12]_i_1_n_2 ));
  CARRY4 \i_op_assign_1_reg_300_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_op_assign_1_reg_300_reg[4]_i_1_n_2 ,\i_op_assign_1_reg_300_reg[4]_i_1_n_3 ,\i_op_assign_1_reg_300_reg[4]_i_1_n_4 ,\i_op_assign_1_reg_300_reg[4]_i_1_n_5 }),
        .CYINIT(\i_op_assign_1_reg_300_reg_n_2_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(init_buf_1_fu_572_p2[4:1]),
        .S({\i_op_assign_1_reg_300_reg_n_2_[4] ,\i_op_assign_1_reg_300_reg_n_2_[3] ,\i_op_assign_1_reg_300_reg_n_2_[2] ,\i_op_assign_1_reg_300_reg_n_2_[1] }));
  FDRE \i_op_assign_1_reg_300_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(init_buf_1_fu_572_p2[5]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[5] ),
        .R(\i_op_assign_1_reg_300[12]_i_1_n_2 ));
  FDRE \i_op_assign_1_reg_300_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(init_buf_1_fu_572_p2[6]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[6] ),
        .R(\i_op_assign_1_reg_300[12]_i_1_n_2 ));
  FDRE \i_op_assign_1_reg_300_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(init_buf_1_fu_572_p2[7]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[7] ),
        .R(\i_op_assign_1_reg_300[12]_i_1_n_2 ));
  FDRE \i_op_assign_1_reg_300_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(init_buf_1_fu_572_p2[8]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[8] ),
        .R(\i_op_assign_1_reg_300[12]_i_1_n_2 ));
  CARRY4 \i_op_assign_1_reg_300_reg[8]_i_1 
       (.CI(\i_op_assign_1_reg_300_reg[4]_i_1_n_2 ),
        .CO({\i_op_assign_1_reg_300_reg[8]_i_1_n_2 ,\i_op_assign_1_reg_300_reg[8]_i_1_n_3 ,\i_op_assign_1_reg_300_reg[8]_i_1_n_4 ,\i_op_assign_1_reg_300_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(init_buf_1_fu_572_p2[8:5]),
        .S({\i_op_assign_1_reg_300_reg_n_2_[8] ,\i_op_assign_1_reg_300_reg_n_2_[7] ,\i_op_assign_1_reg_300_reg_n_2_[6] ,\i_op_assign_1_reg_300_reg_n_2_[5] }));
  FDRE \i_op_assign_1_reg_300_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(init_buf_1_fu_572_p2[9]),
        .Q(\i_op_assign_1_reg_300_reg_n_2_[9] ),
        .R(\i_op_assign_1_reg_300[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h0ADADADA)) 
    \i_op_assign_reg_289[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(i_op_assign_reg_289[1]),
        .I2(i_op_assign_reg_289[0]),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .I4(grp_xFSobel3x3_fu_54_ap_start_reg),
        .O(\i_op_assign_reg_289[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h28ECECEC)) 
    \i_op_assign_reg_289[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(i_op_assign_reg_289[1]),
        .I2(i_op_assign_reg_289[0]),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .I4(grp_xFSobel3x3_fu_54_ap_start_reg),
        .O(\i_op_assign_reg_289[1]_i_1_n_2 ));
  FDRE \i_op_assign_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_op_assign_reg_289[0]_i_1_n_2 ),
        .Q(i_op_assign_reg_289[0]),
        .R(1'b0));
  FDRE \i_op_assign_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_op_assign_reg_289[1]_i_1_n_2 ),
        .Q(i_op_assign_reg_289[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA800080008000)) 
    internal_full_n_i_3__0
       (.I0(Q[1]),
        .I1(or_cond_i_reg_1129),
        .I2(\col_V_3_reg_1117[8]_i_2_n_2 ),
        .I3(ap_block_pp1_stage0_subdone4_in),
        .I4(ap_enable_reg_pp0_iter1_reg_n_2),
        .I5(p_24_in),
        .O(xFSobel_U0_p_src_V_V_read));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__2 
       (.I0(tmp_20_reg_1153_pp1_iter7_reg),
        .I1(ap_enable_reg_pp1_iter8_reg_n_2),
        .I2(exitcond1_i_reg_1113_pp1_iter7_reg),
        .I3(Q[1]),
        .I4(ap_block_pp1_stage0_subdone4_in),
        .I5(gradx_mat_V_V_full_n),
        .O(\tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(tmp_20_reg_1153_pp1_iter7_reg),
        .I1(ap_enable_reg_pp1_iter8_reg_n_2),
        .I2(exitcond1_i_reg_1113_pp1_iter7_reg),
        .I3(Q[1]),
        .I4(ap_block_pp1_stage0_subdone4_in),
        .I5(grady_mat_V_V_full_n),
        .O(\tmp_20_reg_1153_pp1_iter7_reg_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h007F7F7F7F7F7F7F)) 
    \mOutPtr[1]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(gaussian_mat_V_V_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(ap_block_pp1_stage0_subdone4_in),
        .I4(\col_V_3_reg_1117[8]_i_2_n_2 ),
        .I5(or_cond_i_reg_1129),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h2FFFFFFF20000000)) 
    \or_cond_i_reg_1129[0]_i_1 
       (.I0(tmp_2_reg_1083),
        .I1(\or_cond_i_reg_1129[0]_i_2_n_2 ),
        .I2(\exitcond1_i_reg_1113[0]_i_3_n_2 ),
        .I3(ap_block_pp1_stage0_subdone4_in),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(or_cond_i_reg_1129),
        .O(\or_cond_i_reg_1129[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCCC0AAAACCC0A0A0)) 
    \or_cond_i_reg_1129[0]_i_2 
       (.I0(t_V_8_reg_378[10]),
        .I1(col_V_3_reg_1117_reg__0[10]),
        .I2(\col_V_3_reg_1117[10]_i_8_n_2 ),
        .I3(col_V_3_reg_1117_reg__0[8]),
        .I4(\col_V_3_reg_1117[8]_i_2_n_2 ),
        .I5(t_V_8_reg_378[8]),
        .O(\or_cond_i_reg_1129[0]_i_2_n_2 ));
  FDRE \or_cond_i_reg_1129_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(or_cond_i_reg_1129),
        .Q(or_cond_i_reg_1129_pp1_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1129_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond_i_reg_1129[0]_i_1_n_2 ),
        .Q(or_cond_i_reg_1129),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \or_cond_reg_1093[0]_i_1 
       (.I0(tmp_42_2_reg_1078),
        .I1(tmp_42_2_fu_624_p2),
        .O(or_cond_fu_652_p2));
  LUT6 #(
    .INIT(64'hAAAAAAAA80808000)) 
    \or_cond_reg_1093[0]_i_2 
       (.I0(t_V_7_reg_366_reg__0__0[9]),
        .I1(t_V_7_reg_366_reg__0__0[7]),
        .I2(t_V_7_reg_366_reg__0__0[6]),
        .I3(t_V_7_reg_366_reg__0__0[5]),
        .I4(t_V_7_reg_366_reg__0__0[4]),
        .I5(t_V_7_reg_366_reg__0__0[8]),
        .O(tmp_42_2_fu_624_p2));
  FDRE \or_cond_reg_1093_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(or_cond_fu_652_p2),
        .Q(or_cond_reg_1093),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \reg_474[7]_i_1 
       (.I0(or_cond_i_reg_1129),
        .I1(t_V_8_reg_3780),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(gaussian_mat_V_V_empty_n),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(grp_xFSobel3x3_fu_54_p_src_mat_V_V_read));
  FDRE \reg_474_reg[0] 
       (.C(ap_clk),
        .CE(grp_xFSobel3x3_fu_54_p_src_mat_V_V_read),
        .D(p_src_V_V_dout[0]),
        .Q(reg_474[0]),
        .R(1'b0));
  FDRE \reg_474_reg[1] 
       (.C(ap_clk),
        .CE(grp_xFSobel3x3_fu_54_p_src_mat_V_V_read),
        .D(p_src_V_V_dout[1]),
        .Q(reg_474[1]),
        .R(1'b0));
  FDRE \reg_474_reg[2] 
       (.C(ap_clk),
        .CE(grp_xFSobel3x3_fu_54_p_src_mat_V_V_read),
        .D(p_src_V_V_dout[2]),
        .Q(reg_474[2]),
        .R(1'b0));
  FDRE \reg_474_reg[3] 
       (.C(ap_clk),
        .CE(grp_xFSobel3x3_fu_54_p_src_mat_V_V_read),
        .D(p_src_V_V_dout[3]),
        .Q(reg_474[3]),
        .R(1'b0));
  FDRE \reg_474_reg[4] 
       (.C(ap_clk),
        .CE(grp_xFSobel3x3_fu_54_p_src_mat_V_V_read),
        .D(p_src_V_V_dout[4]),
        .Q(reg_474[4]),
        .R(1'b0));
  FDRE \reg_474_reg[5] 
       (.C(ap_clk),
        .CE(grp_xFSobel3x3_fu_54_p_src_mat_V_V_read),
        .D(p_src_V_V_dout[5]),
        .Q(reg_474[5]),
        .R(1'b0));
  FDRE \reg_474_reg[6] 
       (.C(ap_clk),
        .CE(grp_xFSobel3x3_fu_54_p_src_mat_V_V_read),
        .D(p_src_V_V_dout[6]),
        .Q(reg_474[6]),
        .R(1'b0));
  FDRE \reg_474_reg[7] 
       (.C(ap_clk),
        .CE(grp_xFSobel3x3_fu_54_p_src_mat_V_V_read),
        .D(p_src_V_V_dout[7]),
        .Q(reg_474[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_1_reg_1088[0]_i_1 
       (.I0(t_V_7_reg_366_reg__0__0[0]),
        .O(ret_V_fu_618_p2));
  FDRE \ret_V_1_reg_1088_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(ret_V_fu_618_p2),
        .Q(ret_V_1_reg_1088[0]),
        .R(1'b0));
  FDRE \ret_V_1_reg_1088_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(t_V_7_reg_366_reg__0),
        .Q(ret_V_1_reg_1088[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_2_reg_1183[3]_i_2 
       (.I0(buf_cop_2_V_1_reg_1171[3]),
        .I1(buf_cop_0_V_1_reg_1164[3]),
        .O(\ret_V_2_reg_1183[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_2_reg_1183[3]_i_3 
       (.I0(buf_cop_2_V_1_reg_1171[2]),
        .I1(buf_cop_0_V_1_reg_1164[2]),
        .O(\ret_V_2_reg_1183[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_2_reg_1183[3]_i_4 
       (.I0(buf_cop_2_V_1_reg_1171[1]),
        .I1(buf_cop_0_V_1_reg_1164[1]),
        .O(\ret_V_2_reg_1183[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_2_reg_1183[3]_i_5 
       (.I0(buf_cop_2_V_1_reg_1171[0]),
        .I1(buf_cop_0_V_1_reg_1164[0]),
        .O(\ret_V_2_reg_1183[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_2_reg_1183[7]_i_2 
       (.I0(buf_cop_2_V_1_reg_1171[7]),
        .I1(buf_cop_0_V_1_reg_1164[7]),
        .O(\ret_V_2_reg_1183[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_2_reg_1183[7]_i_3 
       (.I0(buf_cop_2_V_1_reg_1171[6]),
        .I1(buf_cop_0_V_1_reg_1164[6]),
        .O(\ret_V_2_reg_1183[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_2_reg_1183[7]_i_4 
       (.I0(buf_cop_2_V_1_reg_1171[5]),
        .I1(buf_cop_0_V_1_reg_1164[5]),
        .O(\ret_V_2_reg_1183[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_V_2_reg_1183[7]_i_5 
       (.I0(buf_cop_2_V_1_reg_1171[4]),
        .I1(buf_cop_0_V_1_reg_1164[4]),
        .O(\ret_V_2_reg_1183[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ret_V_2_reg_1183[8]_i_1 
       (.I0(ap_block_pp1_stage0_subdone4_in),
        .I1(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .O(ret_V_2_reg_11830));
  FDRE \ret_V_2_reg_1183_reg[0] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_2_fu_828_p2[0]),
        .Q(ret_V_2_reg_1183[0]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1183_reg[1] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_2_fu_828_p2[1]),
        .Q(ret_V_2_reg_1183[1]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1183_reg[2] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_2_fu_828_p2[2]),
        .Q(ret_V_2_reg_1183[2]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1183_reg[3] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_2_fu_828_p2[3]),
        .Q(ret_V_2_reg_1183[3]),
        .R(1'b0));
  CARRY4 \ret_V_2_reg_1183_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_2_reg_1183_reg[3]_i_1_n_2 ,\ret_V_2_reg_1183_reg[3]_i_1_n_3 ,\ret_V_2_reg_1183_reg[3]_i_1_n_4 ,\ret_V_2_reg_1183_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(buf_cop_2_V_1_reg_1171[3:0]),
        .O(ret_V_2_fu_828_p2[3:0]),
        .S({\ret_V_2_reg_1183[3]_i_2_n_2 ,\ret_V_2_reg_1183[3]_i_3_n_2 ,\ret_V_2_reg_1183[3]_i_4_n_2 ,\ret_V_2_reg_1183[3]_i_5_n_2 }));
  FDRE \ret_V_2_reg_1183_reg[4] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_2_fu_828_p2[4]),
        .Q(ret_V_2_reg_1183[4]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1183_reg[5] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_2_fu_828_p2[5]),
        .Q(ret_V_2_reg_1183[5]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1183_reg[6] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_2_fu_828_p2[6]),
        .Q(ret_V_2_reg_1183[6]),
        .R(1'b0));
  FDRE \ret_V_2_reg_1183_reg[7] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_2_fu_828_p2[7]),
        .Q(ret_V_2_reg_1183[7]),
        .R(1'b0));
  CARRY4 \ret_V_2_reg_1183_reg[7]_i_1 
       (.CI(\ret_V_2_reg_1183_reg[3]_i_1_n_2 ),
        .CO({\ret_V_2_reg_1183_reg[7]_i_1_n_2 ,\ret_V_2_reg_1183_reg[7]_i_1_n_3 ,\ret_V_2_reg_1183_reg[7]_i_1_n_4 ,\ret_V_2_reg_1183_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(buf_cop_2_V_1_reg_1171[7:4]),
        .O(ret_V_2_fu_828_p2[7:4]),
        .S({\ret_V_2_reg_1183[7]_i_2_n_2 ,\ret_V_2_reg_1183[7]_i_3_n_2 ,\ret_V_2_reg_1183[7]_i_4_n_2 ,\ret_V_2_reg_1183[7]_i_5_n_2 }));
  FDRE \ret_V_2_reg_1183_reg[8] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_2_fu_828_p2[8]),
        .Q(ret_V_2_reg_1183[8]),
        .R(1'b0));
  CARRY4 \ret_V_2_reg_1183_reg[8]_i_2 
       (.CI(\ret_V_2_reg_1183_reg[7]_i_1_n_2 ),
        .CO({\NLW_ret_V_2_reg_1183_reg[8]_i_2_CO_UNCONNECTED [3:1],ret_V_2_fu_828_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ret_V_2_reg_1183_reg[8]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ret_V_3_reg_1188[3]_i_2 
       (.I0(buf_cop_2_V_2_reg_1208[3]),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(src_buf_2_reg_402[3]),
        .O(rhs_V_3_fu_838_p1[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ret_V_3_reg_1188[3]_i_3 
       (.I0(buf_cop_2_V_2_reg_1208[2]),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(src_buf_2_reg_402[2]),
        .O(rhs_V_3_fu_838_p1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ret_V_3_reg_1188[3]_i_4 
       (.I0(buf_cop_2_V_2_reg_1208[1]),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(src_buf_2_reg_402[1]),
        .O(rhs_V_3_fu_838_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ret_V_3_reg_1188[3]_i_5 
       (.I0(storemerge_reg_462[0]),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(src_buf_reg_450[0]),
        .O(lhs_V_1_fu_834_p1));
  LUT6 #(
    .INIT(64'h5A335A5A5ACC5A5A)) 
    \ret_V_3_reg_1188[3]_i_6 
       (.I0(src_buf_2_reg_402[3]),
        .I1(buf_cop_2_V_2_reg_1208[3]),
        .I2(src_buf_reg_450[3]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(storemerge_reg_462[3]),
        .O(\ret_V_3_reg_1188[3]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h5A335A5A5ACC5A5A)) 
    \ret_V_3_reg_1188[3]_i_7 
       (.I0(src_buf_2_reg_402[2]),
        .I1(buf_cop_2_V_2_reg_1208[2]),
        .I2(src_buf_reg_450[2]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(storemerge_reg_462[2]),
        .O(\ret_V_3_reg_1188[3]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h5A335A5A5ACC5A5A)) 
    \ret_V_3_reg_1188[3]_i_8 
       (.I0(src_buf_2_reg_402[1]),
        .I1(buf_cop_2_V_2_reg_1208[1]),
        .I2(src_buf_reg_450[1]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(storemerge_reg_462[1]),
        .O(\ret_V_3_reg_1188[3]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h5A335A5A5ACC5A5A)) 
    \ret_V_3_reg_1188[3]_i_9 
       (.I0(src_buf_2_reg_402[0]),
        .I1(buf_cop_2_V_2_reg_1208[0]),
        .I2(src_buf_reg_450[0]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(storemerge_reg_462[0]),
        .O(\ret_V_3_reg_1188[3]_i_9_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ret_V_3_reg_1188[7]_i_2 
       (.I0(buf_cop_2_V_2_reg_1208[7]),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(src_buf_2_reg_402[7]),
        .O(rhs_V_3_fu_838_p1[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ret_V_3_reg_1188[7]_i_3 
       (.I0(buf_cop_2_V_2_reg_1208[6]),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(src_buf_2_reg_402[6]),
        .O(rhs_V_3_fu_838_p1[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ret_V_3_reg_1188[7]_i_4 
       (.I0(buf_cop_2_V_2_reg_1208[5]),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(src_buf_2_reg_402[5]),
        .O(rhs_V_3_fu_838_p1[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ret_V_3_reg_1188[7]_i_5 
       (.I0(buf_cop_2_V_2_reg_1208[4]),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(src_buf_2_reg_402[4]),
        .O(rhs_V_3_fu_838_p1[4]));
  LUT6 #(
    .INIT(64'h5A335A5A5ACC5A5A)) 
    \ret_V_3_reg_1188[7]_i_6 
       (.I0(src_buf_2_reg_402[7]),
        .I1(buf_cop_2_V_2_reg_1208[7]),
        .I2(src_buf_reg_450[7]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(storemerge_reg_462[7]),
        .O(\ret_V_3_reg_1188[7]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h5A335A5A5ACC5A5A)) 
    \ret_V_3_reg_1188[7]_i_7 
       (.I0(src_buf_2_reg_402[6]),
        .I1(buf_cop_2_V_2_reg_1208[6]),
        .I2(src_buf_reg_450[6]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(storemerge_reg_462[6]),
        .O(\ret_V_3_reg_1188[7]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h5A335A5A5ACC5A5A)) 
    \ret_V_3_reg_1188[7]_i_8 
       (.I0(src_buf_2_reg_402[5]),
        .I1(buf_cop_2_V_2_reg_1208[5]),
        .I2(src_buf_reg_450[5]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(storemerge_reg_462[5]),
        .O(\ret_V_3_reg_1188[7]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h5A335A5A5ACC5A5A)) 
    \ret_V_3_reg_1188[7]_i_9 
       (.I0(src_buf_2_reg_402[4]),
        .I1(buf_cop_2_V_2_reg_1208[4]),
        .I2(src_buf_reg_450[4]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(storemerge_reg_462[4]),
        .O(\ret_V_3_reg_1188[7]_i_9_n_2 ));
  FDRE \ret_V_3_reg_1188_reg[0] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_3_fu_842_p2[0]),
        .Q(ret_V_3_reg_1188[0]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1188_reg[1] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_3_fu_842_p2[1]),
        .Q(ret_V_3_reg_1188[1]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1188_reg[2] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_3_fu_842_p2[2]),
        .Q(ret_V_3_reg_1188[2]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1188_reg[3] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_3_fu_842_p2[3]),
        .Q(ret_V_3_reg_1188[3]),
        .R(1'b0));
  CARRY4 \ret_V_3_reg_1188_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_3_reg_1188_reg[3]_i_1_n_2 ,\ret_V_3_reg_1188_reg[3]_i_1_n_3 ,\ret_V_3_reg_1188_reg[3]_i_1_n_4 ,\ret_V_3_reg_1188_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({rhs_V_3_fu_838_p1[3:1],lhs_V_1_fu_834_p1}),
        .O(ret_V_3_fu_842_p2[3:0]),
        .S({\ret_V_3_reg_1188[3]_i_6_n_2 ,\ret_V_3_reg_1188[3]_i_7_n_2 ,\ret_V_3_reg_1188[3]_i_8_n_2 ,\ret_V_3_reg_1188[3]_i_9_n_2 }));
  FDRE \ret_V_3_reg_1188_reg[4] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_3_fu_842_p2[4]),
        .Q(ret_V_3_reg_1188[4]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1188_reg[5] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_3_fu_842_p2[5]),
        .Q(ret_V_3_reg_1188[5]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1188_reg[6] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_3_fu_842_p2[6]),
        .Q(ret_V_3_reg_1188[6]),
        .R(1'b0));
  FDRE \ret_V_3_reg_1188_reg[7] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_3_fu_842_p2[7]),
        .Q(ret_V_3_reg_1188[7]),
        .R(1'b0));
  CARRY4 \ret_V_3_reg_1188_reg[7]_i_1 
       (.CI(\ret_V_3_reg_1188_reg[3]_i_1_n_2 ),
        .CO({\ret_V_3_reg_1188_reg[7]_i_1_n_2 ,\ret_V_3_reg_1188_reg[7]_i_1_n_3 ,\ret_V_3_reg_1188_reg[7]_i_1_n_4 ,\ret_V_3_reg_1188_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(rhs_V_3_fu_838_p1[7:4]),
        .O(ret_V_3_fu_842_p2[7:4]),
        .S({\ret_V_3_reg_1188[7]_i_6_n_2 ,\ret_V_3_reg_1188[7]_i_7_n_2 ,\ret_V_3_reg_1188[7]_i_8_n_2 ,\ret_V_3_reg_1188[7]_i_9_n_2 }));
  FDRE \ret_V_3_reg_1188_reg[8] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(ret_V_3_fu_842_p2[8]),
        .Q(ret_V_3_reg_1188[8]),
        .R(1'b0));
  CARRY4 \ret_V_3_reg_1188_reg[8]_i_1 
       (.CI(\ret_V_3_reg_1188_reg[7]_i_1_n_2 ),
        .CO({\NLW_ret_V_3_reg_1188_reg[8]_i_1_CO_UNCONNECTED [3:1],ret_V_3_fu_842_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ret_V_3_reg_1188_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'hFD20)) 
    \row_ind_0_V_reg_343[0]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_2_n_2 ),
        .I2(row_ind_2_V_2_load_reg_990_reg[0]),
        .I3(\row_ind_1_V_1_reg_333_reg_n_2_[0] ),
        .O(\row_ind_0_V_reg_343[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \row_ind_0_V_reg_343[1]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_2_n_2 ),
        .I2(row_ind_2_V_2_load_reg_990_reg[1]),
        .I3(\row_ind_1_V_1_reg_333_reg_n_2_[1] ),
        .O(\row_ind_0_V_reg_343[1]_i_1_n_2 ));
  FDRE \row_ind_0_V_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(\row_ind_0_V_reg_343[0]_i_1_n_2 ),
        .Q(\row_ind_0_V_reg_343_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \row_ind_0_V_reg_343_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(\row_ind_0_V_reg_343[1]_i_1_n_2 ),
        .Q(\row_ind_0_V_reg_343_reg_n_2_[1] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFD20)) 
    \row_ind_1_V_1_reg_333[0]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_2_n_2 ),
        .I2(row_ind_2_V_load_reg_996_reg[0]),
        .I3(\zero_ind_V_reg_354_reg_n_2_[0] ),
        .O(\row_ind_1_V_1_reg_333[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \row_ind_1_V_1_reg_333[1]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_2_n_2 ),
        .I2(row_ind_2_V_load_reg_996_reg[1]),
        .I3(\zero_ind_V_reg_354_reg_n_2_[1] ),
        .O(\row_ind_1_V_1_reg_333[1]_i_1_n_2 ));
  FDRE \row_ind_1_V_1_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(\row_ind_1_V_1_reg_333[0]_i_1_n_2 ),
        .Q(\row_ind_1_V_1_reg_333_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \row_ind_1_V_1_reg_333_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(\row_ind_1_V_1_reg_333[1]_i_1_n_2 ),
        .Q(\row_ind_1_V_1_reg_333_reg_n_2_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \row_ind_2_V_1_fu_134[0]_i_1 
       (.I0(i_op_assign_reg_289[1]),
        .I1(ap_CS_fsm_state2),
        .I2(i_op_assign_reg_289[0]),
        .I3(row_ind_2_V_1_fu_134_reg[0]),
        .O(\row_ind_2_V_1_fu_134[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \row_ind_2_V_1_fu_134[1]_i_1 
       (.I0(i_op_assign_reg_289[1]),
        .I1(ap_CS_fsm_state2),
        .I2(i_op_assign_reg_289[0]),
        .I3(row_ind_2_V_1_fu_134_reg[1]),
        .O(\row_ind_2_V_1_fu_134[1]_i_1_n_2 ));
  FDRE \row_ind_2_V_1_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_2_V_1_fu_134[0]_i_1_n_2 ),
        .Q(row_ind_2_V_1_fu_134_reg[0]),
        .R(1'b0));
  FDRE \row_ind_2_V_1_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_2_V_1_fu_134[1]_i_1_n_2 ),
        .Q(row_ind_2_V_1_fu_134_reg[1]),
        .R(1'b0));
  FDRE \row_ind_2_V_1_load_reg_985_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_2_V_1_fu_134_reg[0]),
        .Q(\row_ind_2_V_1_load_reg_985_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \row_ind_2_V_1_load_reg_985_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_2_V_1_fu_134_reg[1]),
        .Q(\row_ind_2_V_1_load_reg_985_reg_n_2_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \row_ind_2_V_2_fu_138[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(i_op_assign_reg_289[0]),
        .I2(i_op_assign_reg_289[1]),
        .I3(row_ind_2_V_2_fu_138_reg[0]),
        .O(\row_ind_2_V_2_fu_138[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    \row_ind_2_V_2_fu_138[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(i_op_assign_reg_289[0]),
        .I2(i_op_assign_reg_289[1]),
        .I3(row_ind_2_V_2_fu_138_reg[1]),
        .O(\row_ind_2_V_2_fu_138[1]_i_1_n_2 ));
  FDRE \row_ind_2_V_2_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_2_V_2_fu_138[0]_i_1_n_2 ),
        .Q(row_ind_2_V_2_fu_138_reg[0]),
        .R(1'b0));
  FDRE \row_ind_2_V_2_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_2_V_2_fu_138[1]_i_1_n_2 ),
        .Q(row_ind_2_V_2_fu_138_reg[1]),
        .R(1'b0));
  FDRE \row_ind_2_V_2_load_reg_990_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_2_V_2_fu_138_reg[0]),
        .Q(row_ind_2_V_2_load_reg_990_reg[0]),
        .R(1'b0));
  FDRE \row_ind_2_V_2_load_reg_990_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_2_V_2_fu_138_reg[1]),
        .Q(row_ind_2_V_2_load_reg_990_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    \row_ind_2_V_fu_142[0]_i_1 
       (.I0(i_op_assign_reg_289[1]),
        .I1(ap_CS_fsm_state2),
        .I2(i_op_assign_reg_289[0]),
        .I3(row_ind_2_V_fu_142_reg[0]),
        .O(\row_ind_2_V_fu_142[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \row_ind_2_V_fu_142[1]_i_1 
       (.I0(i_op_assign_reg_289[1]),
        .I1(ap_CS_fsm_state2),
        .I2(i_op_assign_reg_289[0]),
        .I3(row_ind_2_V_fu_142_reg[1]),
        .O(\row_ind_2_V_fu_142[1]_i_1_n_2 ));
  FDRE \row_ind_2_V_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_2_V_fu_142[0]_i_1_n_2 ),
        .Q(row_ind_2_V_fu_142_reg[0]),
        .R(1'b0));
  FDRE \row_ind_2_V_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\row_ind_2_V_fu_142[1]_i_1_n_2 ),
        .Q(row_ind_2_V_fu_142_reg[1]),
        .R(1'b0));
  FDRE \row_ind_2_V_load_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_2_V_fu_142_reg[0]),
        .Q(row_ind_2_V_load_reg_996_reg[0]),
        .R(1'b0));
  FDRE \row_ind_2_V_load_reg_996_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_2_V_fu_142_reg[1]),
        .Q(row_ind_2_V_load_reg_996_reg[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF700)) 
    \src_buf_0_1_reg_438[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone4_in),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state13),
        .O(src_buf_0_1_reg_438_0));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf_0_1_reg_438[7]_i_2 
       (.I0(ap_block_pp1_stage0_subdone4_in),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .O(src_buf_0_1_reg_4380));
  FDRE \src_buf_0_1_reg_438_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_0_1_reg_438[0]),
        .Q(src_buf_0_1_reg_438_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \src_buf_0_1_reg_438_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_0_1_reg_438[1]),
        .Q(src_buf_0_1_reg_438_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \src_buf_0_1_reg_438_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_0_1_reg_438[2]),
        .Q(src_buf_0_1_reg_438_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \src_buf_0_1_reg_438_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_0_1_reg_438[3]),
        .Q(src_buf_0_1_reg_438_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \src_buf_0_1_reg_438_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_0_1_reg_438[4]),
        .Q(src_buf_0_1_reg_438_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \src_buf_0_1_reg_438_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_0_1_reg_438[5]),
        .Q(src_buf_0_1_reg_438_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \src_buf_0_1_reg_438_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_0_1_reg_438[6]),
        .Q(src_buf_0_1_reg_438_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \src_buf_0_1_reg_438_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_0_1_reg_438[7]),
        .Q(src_buf_0_1_reg_438_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \src_buf_0_1_reg_438_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_0_V_1_reg_1164[0]),
        .Q(src_buf_0_1_reg_438[0]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_0_1_reg_438_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_0_V_1_reg_1164[1]),
        .Q(src_buf_0_1_reg_438[1]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_0_1_reg_438_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_0_V_1_reg_1164[2]),
        .Q(src_buf_0_1_reg_438[2]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_0_1_reg_438_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_0_V_1_reg_1164[3]),
        .Q(src_buf_0_1_reg_438[3]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_0_1_reg_438_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_0_V_1_reg_1164[4]),
        .Q(src_buf_0_1_reg_438[4]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_0_1_reg_438_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_0_V_1_reg_1164[5]),
        .Q(src_buf_0_1_reg_438[5]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_0_1_reg_438_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_0_V_1_reg_1164[6]),
        .Q(src_buf_0_1_reg_438[6]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_0_1_reg_438_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_0_V_1_reg_1164[7]),
        .Q(src_buf_0_1_reg_438[7]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_1_1_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_1_reg_1178[0]),
        .Q(src_buf_1_1_reg_414[0]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_1_1_reg_414_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_1_reg_1178[1]),
        .Q(src_buf_1_1_reg_414[1]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_1_1_reg_414_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_1_reg_1178[2]),
        .Q(src_buf_1_1_reg_414[2]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_1_1_reg_414_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_1_reg_1178[3]),
        .Q(src_buf_1_1_reg_414[3]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_1_1_reg_414_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_1_reg_1178[4]),
        .Q(src_buf_1_1_reg_414[4]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_1_1_reg_414_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_1_reg_1178[5]),
        .Q(src_buf_1_1_reg_414[5]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_1_1_reg_414_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_1_reg_1178[6]),
        .Q(src_buf_1_1_reg_414[6]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_1_1_reg_414_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_1_reg_1178[7]),
        .Q(src_buf_1_1_reg_414[7]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_1_reg_426_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_2_reg_1203[0]),
        .Q(src_buf_1_reg_426[0]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_1_reg_426_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_2_reg_1203[1]),
        .Q(src_buf_1_reg_426[1]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_1_reg_426_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_2_reg_1203[2]),
        .Q(src_buf_1_reg_426[2]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_1_reg_426_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_2_reg_1203[3]),
        .Q(src_buf_1_reg_426[3]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_1_reg_426_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_2_reg_1203[4]),
        .Q(src_buf_1_reg_426[4]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_1_reg_426_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_2_reg_1203[5]),
        .Q(src_buf_1_reg_426[5]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_1_reg_426_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_2_reg_1203[6]),
        .Q(src_buf_1_reg_426[6]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_1_reg_426_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_1_V_2_reg_1203[7]),
        .Q(src_buf_1_reg_426[7]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_2_1_reg_390_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_2_1_reg_390[0]),
        .Q(r_V_3_cast_fu_934_p1[1]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_390_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_2_1_reg_390[1]),
        .Q(r_V_3_cast_fu_934_p1[2]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_390_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_2_1_reg_390[2]),
        .Q(r_V_3_cast_fu_934_p1[3]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_390_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_2_1_reg_390[3]),
        .Q(r_V_3_cast_fu_934_p1[4]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_390_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_2_1_reg_390[4]),
        .Q(r_V_3_cast_fu_934_p1[5]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_390_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_2_1_reg_390[5]),
        .Q(r_V_3_cast_fu_934_p1[6]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_390_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_2_1_reg_390[6]),
        .Q(r_V_3_cast_fu_934_p1[7]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_390_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(src_buf_2_1_reg_390[7]),
        .Q(r_V_3_cast_fu_934_p1[8]),
        .R(1'b0));
  FDRE \src_buf_2_1_reg_390_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_1_reg_1171[0]),
        .Q(src_buf_2_1_reg_390[0]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_2_1_reg_390_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_1_reg_1171[1]),
        .Q(src_buf_2_1_reg_390[1]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_2_1_reg_390_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_1_reg_1171[2]),
        .Q(src_buf_2_1_reg_390[2]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_2_1_reg_390_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_1_reg_1171[3]),
        .Q(src_buf_2_1_reg_390[3]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_2_1_reg_390_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_1_reg_1171[4]),
        .Q(src_buf_2_1_reg_390[4]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_2_1_reg_390_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_1_reg_1171[5]),
        .Q(src_buf_2_1_reg_390[5]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_2_1_reg_390_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_1_reg_1171[6]),
        .Q(src_buf_2_1_reg_390[6]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_2_1_reg_390_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_0_1_reg_4380),
        .D(buf_cop_2_V_1_reg_1171[7]),
        .Q(src_buf_2_1_reg_390[7]),
        .R(src_buf_0_1_reg_438_0));
  FDRE \src_buf_2_reg_402_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_2_V_2_reg_1208[0]),
        .Q(src_buf_2_reg_402[0]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_2_reg_402_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_2_V_2_reg_1208[1]),
        .Q(src_buf_2_reg_402[1]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_2_reg_402_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_2_V_2_reg_1208[2]),
        .Q(src_buf_2_reg_402[2]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_2_reg_402_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_2_V_2_reg_1208[3]),
        .Q(src_buf_2_reg_402[3]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_2_reg_402_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_2_V_2_reg_1208[4]),
        .Q(src_buf_2_reg_402[4]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_2_reg_402_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_2_V_2_reg_1208[5]),
        .Q(src_buf_2_reg_402[5]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_2_reg_402_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_2_V_2_reg_1208[6]),
        .Q(src_buf_2_reg_402[6]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_2_reg_402_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(buf_cop_2_V_2_reg_1208[7]),
        .Q(src_buf_2_reg_402[7]),
        .R(src_buf_1_1_reg_414_4));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \src_buf_reg_450[7]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_block_pp1_stage0_subdone4_in),
        .O(src_buf_1_1_reg_414_4));
  LUT3 #(
    .INIT(8'h20)) 
    \src_buf_reg_450[7]_i_2 
       (.I0(ap_block_pp1_stage0_subdone4_in),
        .I1(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter7),
        .O(src_buf_1_1_reg_4140));
  FDRE \src_buf_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(storemerge_reg_462[0]),
        .Q(src_buf_reg_450[0]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(storemerge_reg_462[1]),
        .Q(src_buf_reg_450[1]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_reg_450_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(storemerge_reg_462[2]),
        .Q(src_buf_reg_450[2]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_reg_450_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(storemerge_reg_462[3]),
        .Q(src_buf_reg_450[3]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_reg_450_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(storemerge_reg_462[4]),
        .Q(src_buf_reg_450[4]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_reg_450_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(storemerge_reg_462[5]),
        .Q(src_buf_reg_450[5]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_reg_450_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(storemerge_reg_462[6]),
        .Q(src_buf_reg_450[6]),
        .R(src_buf_1_1_reg_414_4));
  FDRE \src_buf_reg_450_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_1_1_reg_4140),
        .D(storemerge_reg_462[7]),
        .Q(src_buf_reg_450[7]),
        .R(src_buf_1_1_reg_414_4));
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__0
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(start_for_xFDuplicate_rows_U0_full_n),
        .I3(xFSobel_U0_ap_start),
        .O(start_once_reg_reg));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storemerge_reg_462[0]_i_1 
       (.I0(buf_cop_0_V_1_reg_1164[0]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_phi_reg_pp1_iter6_storemerge_reg_462[0]),
        .O(\storemerge_reg_462[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storemerge_reg_462[1]_i_1 
       (.I0(buf_cop_0_V_1_reg_1164[1]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_phi_reg_pp1_iter6_storemerge_reg_462[1]),
        .O(\storemerge_reg_462[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storemerge_reg_462[2]_i_1 
       (.I0(buf_cop_0_V_1_reg_1164[2]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_phi_reg_pp1_iter6_storemerge_reg_462[2]),
        .O(\storemerge_reg_462[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storemerge_reg_462[3]_i_1 
       (.I0(buf_cop_0_V_1_reg_1164[3]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_phi_reg_pp1_iter6_storemerge_reg_462[3]),
        .O(\storemerge_reg_462[3]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storemerge_reg_462[4]_i_1 
       (.I0(buf_cop_0_V_1_reg_1164[4]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_phi_reg_pp1_iter6_storemerge_reg_462[4]),
        .O(\storemerge_reg_462[4]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storemerge_reg_462[5]_i_1 
       (.I0(buf_cop_0_V_1_reg_1164[5]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_phi_reg_pp1_iter6_storemerge_reg_462[5]),
        .O(\storemerge_reg_462[5]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storemerge_reg_462[6]_i_1 
       (.I0(buf_cop_0_V_1_reg_1164[6]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_phi_reg_pp1_iter6_storemerge_reg_462[6]),
        .O(\storemerge_reg_462[6]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \storemerge_reg_462[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone4_in),
        .I1(ap_enable_reg_pp1_iter6),
        .O(\storemerge_reg_462[7]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \storemerge_reg_462[7]_i_2 
       (.I0(buf_cop_0_V_1_reg_1164[7]),
        .I1(tmp_20_reg_1153_pp1_iter5_reg),
        .I2(\exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_phi_reg_pp1_iter6_storemerge_reg_462[7]),
        .O(\storemerge_reg_462[7]_i_2_n_2 ));
  FDRE \storemerge_reg_462_reg[0] 
       (.C(ap_clk),
        .CE(\storemerge_reg_462[7]_i_1_n_2 ),
        .D(\storemerge_reg_462[0]_i_1_n_2 ),
        .Q(storemerge_reg_462[0]),
        .R(1'b0));
  FDRE \storemerge_reg_462_reg[1] 
       (.C(ap_clk),
        .CE(\storemerge_reg_462[7]_i_1_n_2 ),
        .D(\storemerge_reg_462[1]_i_1_n_2 ),
        .Q(storemerge_reg_462[1]),
        .R(1'b0));
  FDRE \storemerge_reg_462_reg[2] 
       (.C(ap_clk),
        .CE(\storemerge_reg_462[7]_i_1_n_2 ),
        .D(\storemerge_reg_462[2]_i_1_n_2 ),
        .Q(storemerge_reg_462[2]),
        .R(1'b0));
  FDRE \storemerge_reg_462_reg[3] 
       (.C(ap_clk),
        .CE(\storemerge_reg_462[7]_i_1_n_2 ),
        .D(\storemerge_reg_462[3]_i_1_n_2 ),
        .Q(storemerge_reg_462[3]),
        .R(1'b0));
  FDRE \storemerge_reg_462_reg[4] 
       (.C(ap_clk),
        .CE(\storemerge_reg_462[7]_i_1_n_2 ),
        .D(\storemerge_reg_462[4]_i_1_n_2 ),
        .Q(storemerge_reg_462[4]),
        .R(1'b0));
  FDRE \storemerge_reg_462_reg[5] 
       (.C(ap_clk),
        .CE(\storemerge_reg_462[7]_i_1_n_2 ),
        .D(\storemerge_reg_462[5]_i_1_n_2 ),
        .Q(storemerge_reg_462[5]),
        .R(1'b0));
  FDRE \storemerge_reg_462_reg[6] 
       (.C(ap_clk),
        .CE(\storemerge_reg_462[7]_i_1_n_2 ),
        .D(\storemerge_reg_462[6]_i_1_n_2 ),
        .Q(storemerge_reg_462[6]),
        .R(1'b0));
  FDRE \storemerge_reg_462_reg[7] 
       (.C(ap_clk),
        .CE(\storemerge_reg_462[7]_i_1_n_2 ),
        .D(\storemerge_reg_462[7]_i_2_n_2 ),
        .Q(storemerge_reg_462[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_6_reg_322[10]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_4_fu_541_p2),
        .O(ap_NS_fsm132_out));
  FDRE \t_V_6_reg_322_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(col_V_2_reg_1049[0]),
        .Q(t_V_6_reg_322[0]),
        .R(ap_NS_fsm132_out));
  FDRE \t_V_6_reg_322_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(col_V_2_reg_1049[10]),
        .Q(t_V_6_reg_322[10]),
        .R(ap_NS_fsm132_out));
  FDRE \t_V_6_reg_322_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(col_V_2_reg_1049[1]),
        .Q(t_V_6_reg_322[1]),
        .R(ap_NS_fsm132_out));
  FDRE \t_V_6_reg_322_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(col_V_2_reg_1049[2]),
        .Q(t_V_6_reg_322[2]),
        .R(ap_NS_fsm132_out));
  FDRE \t_V_6_reg_322_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(col_V_2_reg_1049[3]),
        .Q(t_V_6_reg_322[3]),
        .R(ap_NS_fsm132_out));
  FDRE \t_V_6_reg_322_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(col_V_2_reg_1049[4]),
        .Q(t_V_6_reg_322[4]),
        .R(ap_NS_fsm132_out));
  FDRE \t_V_6_reg_322_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(col_V_2_reg_1049[5]),
        .Q(t_V_6_reg_322[5]),
        .R(ap_NS_fsm132_out));
  FDRE \t_V_6_reg_322_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(col_V_2_reg_1049[6]),
        .Q(t_V_6_reg_322[6]),
        .R(ap_NS_fsm132_out));
  FDRE \t_V_6_reg_322_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(col_V_2_reg_1049[7]),
        .Q(t_V_6_reg_322[7]),
        .R(ap_NS_fsm132_out));
  FDRE \t_V_6_reg_322_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(col_V_2_reg_1049[8]),
        .Q(t_V_6_reg_322[8]),
        .R(ap_NS_fsm132_out));
  FDRE \t_V_6_reg_322_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(col_V_2_reg_1049[9]),
        .Q(t_V_6_reg_322[9]),
        .R(ap_NS_fsm132_out));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_7_reg_366[1]_i_1 
       (.I0(t_V_7_reg_366_reg__0__0[0]),
        .I1(t_V_7_reg_366_reg__0),
        .O(row_V_fu_961_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_7_reg_366[2]_i_1 
       (.I0(t_V_7_reg_366_reg__0__0[2]),
        .I1(t_V_7_reg_366_reg__0),
        .I2(t_V_7_reg_366_reg__0__0[0]),
        .O(row_V_fu_961_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_7_reg_366[3]_i_1 
       (.I0(t_V_7_reg_366_reg__0__0[3]),
        .I1(t_V_7_reg_366_reg__0__0[0]),
        .I2(t_V_7_reg_366_reg__0),
        .I3(t_V_7_reg_366_reg__0__0[2]),
        .O(row_V_fu_961_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_7_reg_366[4]_i_1 
       (.I0(t_V_7_reg_366_reg__0__0[4]),
        .I1(t_V_7_reg_366_reg__0__0[2]),
        .I2(t_V_7_reg_366_reg__0),
        .I3(t_V_7_reg_366_reg__0__0[0]),
        .I4(t_V_7_reg_366_reg__0__0[3]),
        .O(row_V_fu_961_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_7_reg_366[5]_i_1 
       (.I0(t_V_7_reg_366_reg__0__0[5]),
        .I1(t_V_7_reg_366_reg__0__0[3]),
        .I2(t_V_7_reg_366_reg__0__0[0]),
        .I3(t_V_7_reg_366_reg__0),
        .I4(t_V_7_reg_366_reg__0__0[2]),
        .I5(t_V_7_reg_366_reg__0__0[4]),
        .O(row_V_fu_961_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_7_reg_366[6]_i_1 
       (.I0(t_V_7_reg_366_reg__0__0[6]),
        .I1(\t_V_7_reg_366[9]_i_3_n_2 ),
        .O(row_V_fu_961_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_7_reg_366[7]_i_1 
       (.I0(t_V_7_reg_366_reg__0__0[7]),
        .I1(\t_V_7_reg_366[9]_i_3_n_2 ),
        .I2(t_V_7_reg_366_reg__0__0[6]),
        .O(row_V_fu_961_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_7_reg_366[8]_i_1 
       (.I0(t_V_7_reg_366_reg__0__0[8]),
        .I1(\t_V_7_reg_366[9]_i_3_n_2 ),
        .I2(t_V_7_reg_366_reg__0__0[6]),
        .I3(t_V_7_reg_366_reg__0__0[7]),
        .O(row_V_fu_961_p2[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_7_reg_366[9]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_2_n_2 ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_7_reg_366[9]_i_2 
       (.I0(t_V_7_reg_366_reg__0__0[9]),
        .I1(t_V_7_reg_366_reg__0__0[8]),
        .I2(t_V_7_reg_366_reg__0__0[7]),
        .I3(t_V_7_reg_366_reg__0__0[6]),
        .I4(\t_V_7_reg_366[9]_i_3_n_2 ),
        .O(row_V_fu_961_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_7_reg_366[9]_i_3 
       (.I0(t_V_7_reg_366_reg__0__0[5]),
        .I1(t_V_7_reg_366_reg__0__0[3]),
        .I2(t_V_7_reg_366_reg__0__0[0]),
        .I3(t_V_7_reg_366_reg__0),
        .I4(t_V_7_reg_366_reg__0__0[2]),
        .I5(t_V_7_reg_366_reg__0__0[4]),
        .O(\t_V_7_reg_366[9]_i_3_n_2 ));
  FDSE \t_V_7_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(ret_V_fu_618_p2),
        .Q(t_V_7_reg_366_reg__0__0[0]),
        .S(ap_NS_fsm1));
  FDRE \t_V_7_reg_366_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(row_V_fu_961_p2[1]),
        .Q(t_V_7_reg_366_reg__0),
        .R(ap_NS_fsm1));
  FDRE \t_V_7_reg_366_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(row_V_fu_961_p2[2]),
        .Q(t_V_7_reg_366_reg__0__0[2]),
        .R(ap_NS_fsm1));
  FDRE \t_V_7_reg_366_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(row_V_fu_961_p2[3]),
        .Q(t_V_7_reg_366_reg__0__0[3]),
        .R(ap_NS_fsm1));
  FDRE \t_V_7_reg_366_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(row_V_fu_961_p2[4]),
        .Q(t_V_7_reg_366_reg__0__0[4]),
        .R(ap_NS_fsm1));
  FDRE \t_V_7_reg_366_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(row_V_fu_961_p2[5]),
        .Q(t_V_7_reg_366_reg__0__0[5]),
        .R(ap_NS_fsm1));
  FDRE \t_V_7_reg_366_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(row_V_fu_961_p2[6]),
        .Q(t_V_7_reg_366_reg__0__0[6]),
        .R(ap_NS_fsm1));
  FDRE \t_V_7_reg_366_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(row_V_fu_961_p2[7]),
        .Q(t_V_7_reg_366_reg__0__0[7]),
        .R(ap_NS_fsm1));
  FDRE \t_V_7_reg_366_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(row_V_fu_961_p2[8]),
        .Q(t_V_7_reg_366_reg__0__0[8]),
        .R(ap_NS_fsm1));
  FDRE \t_V_7_reg_366_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(row_V_fu_961_p2[9]),
        .Q(t_V_7_reg_366_reg__0__0[9]),
        .R(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'hAA2AAAAA)) 
    \t_V_8_reg_378[10]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(exitcond1_i_reg_1113),
        .I4(ap_block_pp1_stage0_subdone4_in),
        .O(t_V_8_reg_378_2));
  LUT4 #(
    .INIT(16'h2000)) 
    \t_V_8_reg_378[10]_i_2 
       (.I0(ap_block_pp1_stage0_subdone4_in),
        .I1(exitcond1_i_reg_1113),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .O(t_V_8_reg_3780));
  FDRE \t_V_8_reg_378_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(t_V_8_reg_378[0]),
        .Q(t_V_8_reg_378_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(t_V_8_reg_378[10]),
        .Q(t_V_8_reg_378_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(t_V_8_reg_378[1]),
        .Q(t_V_8_reg_378_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(t_V_8_reg_378[2]),
        .Q(t_V_8_reg_378_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(t_V_8_reg_378[3]),
        .Q(t_V_8_reg_378_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(t_V_8_reg_378[4]),
        .Q(t_V_8_reg_378_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(t_V_8_reg_378[5]),
        .Q(t_V_8_reg_378_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(t_V_8_reg_378[6]),
        .Q(t_V_8_reg_378_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(t_V_8_reg_378[7]),
        .Q(t_V_8_reg_378_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(t_V_8_reg_378[8]),
        .Q(t_V_8_reg_378_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(t_V_8_reg_378[9]),
        .Q(t_V_8_reg_378_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(t_V_8_reg_378_pp1_iter1_reg[0]),
        .Q(t_V_8_reg_378_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(t_V_8_reg_378_pp1_iter1_reg[10]),
        .Q(t_V_8_reg_378_pp1_iter2_reg[10]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(t_V_8_reg_378_pp1_iter1_reg[1]),
        .Q(t_V_8_reg_378_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(t_V_8_reg_378_pp1_iter1_reg[2]),
        .Q(t_V_8_reg_378_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(t_V_8_reg_378_pp1_iter1_reg[3]),
        .Q(t_V_8_reg_378_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(t_V_8_reg_378_pp1_iter1_reg[4]),
        .Q(t_V_8_reg_378_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(t_V_8_reg_378_pp1_iter1_reg[5]),
        .Q(t_V_8_reg_378_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(t_V_8_reg_378_pp1_iter1_reg[6]),
        .Q(t_V_8_reg_378_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(t_V_8_reg_378_pp1_iter1_reg[7]),
        .Q(t_V_8_reg_378_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(t_V_8_reg_378_pp1_iter1_reg[8]),
        .Q(t_V_8_reg_378_pp1_iter2_reg[8]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_pp1_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(t_V_8_reg_378_pp1_iter1_reg[9]),
        .Q(t_V_8_reg_378_pp1_iter2_reg[9]),
        .R(1'b0));
  FDRE \t_V_8_reg_378_reg[0] 
       (.C(ap_clk),
        .CE(t_V_8_reg_3780),
        .D(col_V_3_reg_1117_reg__0[0]),
        .Q(t_V_8_reg_378[0]),
        .R(t_V_8_reg_378_2));
  FDRE \t_V_8_reg_378_reg[10] 
       (.C(ap_clk),
        .CE(t_V_8_reg_3780),
        .D(col_V_3_reg_1117_reg__0[10]),
        .Q(t_V_8_reg_378[10]),
        .R(t_V_8_reg_378_2));
  FDRE \t_V_8_reg_378_reg[1] 
       (.C(ap_clk),
        .CE(t_V_8_reg_3780),
        .D(col_V_3_reg_1117_reg__0[1]),
        .Q(t_V_8_reg_378[1]),
        .R(t_V_8_reg_378_2));
  FDRE \t_V_8_reg_378_reg[2] 
       (.C(ap_clk),
        .CE(t_V_8_reg_3780),
        .D(col_V_3_reg_1117_reg__0[2]),
        .Q(t_V_8_reg_378[2]),
        .R(t_V_8_reg_378_2));
  FDRE \t_V_8_reg_378_reg[3] 
       (.C(ap_clk),
        .CE(t_V_8_reg_3780),
        .D(col_V_3_reg_1117_reg__0[3]),
        .Q(t_V_8_reg_378[3]),
        .R(t_V_8_reg_378_2));
  FDRE \t_V_8_reg_378_reg[4] 
       (.C(ap_clk),
        .CE(t_V_8_reg_3780),
        .D(col_V_3_reg_1117_reg__0[4]),
        .Q(t_V_8_reg_378[4]),
        .R(t_V_8_reg_378_2));
  FDRE \t_V_8_reg_378_reg[5] 
       (.C(ap_clk),
        .CE(t_V_8_reg_3780),
        .D(col_V_3_reg_1117_reg__0[5]),
        .Q(t_V_8_reg_378[5]),
        .R(t_V_8_reg_378_2));
  FDRE \t_V_8_reg_378_reg[6] 
       (.C(ap_clk),
        .CE(t_V_8_reg_3780),
        .D(col_V_3_reg_1117_reg__0[6]),
        .Q(t_V_8_reg_378[6]),
        .R(t_V_8_reg_378_2));
  FDRE \t_V_8_reg_378_reg[7] 
       (.C(ap_clk),
        .CE(t_V_8_reg_3780),
        .D(col_V_3_reg_1117_reg__0[7]),
        .Q(t_V_8_reg_378[7]),
        .R(t_V_8_reg_378_2));
  FDRE \t_V_8_reg_378_reg[8] 
       (.C(ap_clk),
        .CE(t_V_8_reg_3780),
        .D(col_V_3_reg_1117_reg__0[8]),
        .Q(t_V_8_reg_378[8]),
        .R(t_V_8_reg_378_2));
  FDRE \t_V_8_reg_378_reg[9] 
       (.C(ap_clk),
        .CE(t_V_8_reg_3780),
        .D(col_V_3_reg_1117_reg__0[9]),
        .Q(t_V_8_reg_378[9]),
        .R(t_V_8_reg_378_2));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \t_V_reg_310[10]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_4_fu_541_p2),
        .I2(exitcond2_reg_1032),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(gaussian_mat_V_V_empty_n),
        .O(t_V_reg_310_1));
  LUT4 #(
    .INIT(16'h0080)) 
    \t_V_reg_310[10]_i_2 
       (.I0(gaussian_mat_V_V_empty_n),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(exitcond2_reg_1032),
        .O(t_V_reg_3100));
  FDRE \t_V_reg_310_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(t_V_reg_310[0]),
        .Q(t_V_reg_310_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \t_V_reg_310_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(t_V_reg_310[10]),
        .Q(t_V_reg_310_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \t_V_reg_310_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(t_V_reg_310[1]),
        .Q(t_V_reg_310_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \t_V_reg_310_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(t_V_reg_310[2]),
        .Q(t_V_reg_310_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \t_V_reg_310_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(t_V_reg_310[3]),
        .Q(t_V_reg_310_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \t_V_reg_310_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(t_V_reg_310[4]),
        .Q(t_V_reg_310_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \t_V_reg_310_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(t_V_reg_310[5]),
        .Q(t_V_reg_310_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \t_V_reg_310_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(t_V_reg_310[6]),
        .Q(t_V_reg_310_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \t_V_reg_310_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(t_V_reg_310[7]),
        .Q(t_V_reg_310_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \t_V_reg_310_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(t_V_reg_310[8]),
        .Q(t_V_reg_310_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \t_V_reg_310_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(t_V_reg_310[9]),
        .Q(t_V_reg_310_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \t_V_reg_310_reg[0] 
       (.C(ap_clk),
        .CE(t_V_reg_3100),
        .D(col_V_reg_1036_reg__0[0]),
        .Q(t_V_reg_310[0]),
        .R(t_V_reg_310_1));
  FDRE \t_V_reg_310_reg[10] 
       (.C(ap_clk),
        .CE(t_V_reg_3100),
        .D(col_V_reg_1036_reg__0[10]),
        .Q(t_V_reg_310[10]),
        .R(t_V_reg_310_1));
  FDRE \t_V_reg_310_reg[1] 
       (.C(ap_clk),
        .CE(t_V_reg_3100),
        .D(col_V_reg_1036_reg__0[1]),
        .Q(t_V_reg_310[1]),
        .R(t_V_reg_310_1));
  FDRE \t_V_reg_310_reg[2] 
       (.C(ap_clk),
        .CE(t_V_reg_3100),
        .D(col_V_reg_1036_reg__0[2]),
        .Q(t_V_reg_310[2]),
        .R(t_V_reg_310_1));
  FDRE \t_V_reg_310_reg[3] 
       (.C(ap_clk),
        .CE(t_V_reg_3100),
        .D(col_V_reg_1036_reg__0[3]),
        .Q(t_V_reg_310[3]),
        .R(t_V_reg_310_1));
  FDRE \t_V_reg_310_reg[4] 
       (.C(ap_clk),
        .CE(t_V_reg_3100),
        .D(col_V_reg_1036_reg__0[4]),
        .Q(t_V_reg_310[4]),
        .R(t_V_reg_310_1));
  FDRE \t_V_reg_310_reg[5] 
       (.C(ap_clk),
        .CE(t_V_reg_3100),
        .D(col_V_reg_1036_reg__0[5]),
        .Q(t_V_reg_310[5]),
        .R(t_V_reg_310_1));
  FDRE \t_V_reg_310_reg[6] 
       (.C(ap_clk),
        .CE(t_V_reg_3100),
        .D(col_V_reg_1036_reg__0[6]),
        .Q(t_V_reg_310[6]),
        .R(t_V_reg_310_1));
  FDRE \t_V_reg_310_reg[7] 
       (.C(ap_clk),
        .CE(t_V_reg_3100),
        .D(col_V_reg_1036_reg__0[7]),
        .Q(t_V_reg_310[7]),
        .R(t_V_reg_310_1));
  FDRE \t_V_reg_310_reg[8] 
       (.C(ap_clk),
        .CE(t_V_reg_3100),
        .D(col_V_reg_1036_reg__0[8]),
        .Q(t_V_reg_310[8]),
        .R(t_V_reg_310_1));
  FDRE \t_V_reg_310_reg[9] 
       (.C(ap_clk),
        .CE(t_V_reg_3100),
        .D(col_V_reg_1036_reg__0[9]),
        .Q(t_V_reg_310[9]),
        .R(t_V_reg_310_1));
  LUT5 #(
    .INIT(32'h7FFF4000)) 
    \tmp_11_reg_1122[0]_i_1 
       (.I0(\or_cond_i_reg_1129[0]_i_2_n_2 ),
        .I1(\exitcond1_i_reg_1113[0]_i_3_n_2 ),
        .I2(ap_block_pp1_stage0_subdone4_in),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(tmp_11_reg_1122),
        .O(\tmp_11_reg_1122[0]_i_1_n_2 ));
  FDRE \tmp_11_reg_1122_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(tmp_11_reg_1122),
        .Q(tmp_11_reg_1122_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_11_reg_1122_pp1_iter3_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_11_reg_1122_pp1_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_11_reg_1122_pp1_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .CLK(ap_clk),
        .D(tmp_11_reg_1122_pp1_iter1_reg),
        .Q(\tmp_11_reg_1122_pp1_iter3_reg_reg[0]_srl2_n_2 ));
  FDRE \tmp_11_reg_1122_pp1_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(\tmp_11_reg_1122_pp1_iter3_reg_reg[0]_srl2_n_2 ),
        .Q(tmp_11_reg_1122_pp1_iter4_reg),
        .R(1'b0));
  FDRE \tmp_11_reg_1122_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(tmp_11_reg_1122_pp1_iter4_reg),
        .Q(tmp_11_reg_1122_pp1_iter5_reg),
        .R(1'b0));
  FDRE \tmp_11_reg_1122_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_11_reg_1122[0]_i_1_n_2 ),
        .Q(tmp_11_reg_1122),
        .R(1'b0));
  CARRY4 tmp_14_fu_848_p2_carry
       (.CI(1'b0),
        .CO({tmp_14_fu_848_p2_carry_n_2,tmp_14_fu_848_p2_carry_n_3,tmp_14_fu_848_p2_carry_n_4,tmp_14_fu_848_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_14_fu_848_p2_carry_i_1_n_2,tmp_14_fu_848_p2_carry_i_2_n_2,tmp_14_fu_848_p2_carry_i_3_n_2,1'b0}),
        .O(tmp_14_fu_848_p2[4:1]),
        .S({tmp_14_fu_848_p2_carry_i_4_n_2,tmp_14_fu_848_p2_carry_i_5_n_2,tmp_14_fu_848_p2_carry_i_6_n_2,tmp_14_fu_848_p2_carry_i_7_n_2}));
  CARRY4 tmp_14_fu_848_p2_carry__0
       (.CI(tmp_14_fu_848_p2_carry_n_2),
        .CO({tmp_14_fu_848_p2_carry__0_n_2,tmp_14_fu_848_p2_carry__0_n_3,tmp_14_fu_848_p2_carry__0_n_4,tmp_14_fu_848_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_14_fu_848_p2_carry__0_i_1_n_2,tmp_14_fu_848_p2_carry__0_i_2_n_2,tmp_14_fu_848_p2_carry__0_i_3_n_2,tmp_14_fu_848_p2_carry__0_i_4_n_2}),
        .O(tmp_14_fu_848_p2[8:5]),
        .S({tmp_14_fu_848_p2_carry__0_i_5_n_2,tmp_14_fu_848_p2_carry__0_i_6_n_2,tmp_14_fu_848_p2_carry__0_i_7_n_2,tmp_14_fu_848_p2_carry__0_i_8_n_2}));
  LUT5 #(
    .INIT(32'h20222A22)) 
    tmp_14_fu_848_p2_carry__0_i_1
       (.I0(buf_cop_1_V_1_fu_792_p3[6]),
        .I1(src_buf_1_reg_426[6]),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(buf_cop_1_V_2_reg_1203[6]),
        .O(tmp_14_fu_848_p2_carry__0_i_1_n_2));
  LUT5 #(
    .INIT(32'h20222A22)) 
    tmp_14_fu_848_p2_carry__0_i_2
       (.I0(buf_cop_1_V_1_fu_792_p3[5]),
        .I1(src_buf_1_reg_426[5]),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(buf_cop_1_V_2_reg_1203[5]),
        .O(tmp_14_fu_848_p2_carry__0_i_2_n_2));
  LUT5 #(
    .INIT(32'h20222A22)) 
    tmp_14_fu_848_p2_carry__0_i_3
       (.I0(buf_cop_1_V_1_fu_792_p3[4]),
        .I1(src_buf_1_reg_426[4]),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(buf_cop_1_V_2_reg_1203[4]),
        .O(tmp_14_fu_848_p2_carry__0_i_3_n_2));
  LUT5 #(
    .INIT(32'h20222A22)) 
    tmp_14_fu_848_p2_carry__0_i_4
       (.I0(buf_cop_1_V_1_fu_792_p3[3]),
        .I1(src_buf_1_reg_426[3]),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(buf_cop_1_V_2_reg_1203[3]),
        .O(tmp_14_fu_848_p2_carry__0_i_4_n_2));
  LUT6 #(
    .INIT(64'h65666A669A999599)) 
    tmp_14_fu_848_p2_carry__0_i_5
       (.I0(tmp_14_fu_848_p2_carry__0_i_1_n_2),
        .I1(src_buf_1_reg_426[7]),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(buf_cop_1_V_2_reg_1203[7]),
        .I5(buf_cop_1_V_1_fu_792_p3[7]),
        .O(tmp_14_fu_848_p2_carry__0_i_5_n_2));
  LUT6 #(
    .INIT(64'h6966696969996969)) 
    tmp_14_fu_848_p2_carry__0_i_6
       (.I0(tmp_14_fu_848_p2_carry__0_i_2_n_2),
        .I1(buf_cop_1_V_1_fu_792_p3[6]),
        .I2(src_buf_1_reg_426[6]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(buf_cop_1_V_2_reg_1203[6]),
        .O(tmp_14_fu_848_p2_carry__0_i_6_n_2));
  LUT6 #(
    .INIT(64'h6966696969996969)) 
    tmp_14_fu_848_p2_carry__0_i_7
       (.I0(tmp_14_fu_848_p2_carry__0_i_3_n_2),
        .I1(buf_cop_1_V_1_fu_792_p3[5]),
        .I2(src_buf_1_reg_426[5]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(buf_cop_1_V_2_reg_1203[5]),
        .O(tmp_14_fu_848_p2_carry__0_i_7_n_2));
  LUT6 #(
    .INIT(64'h6966696969996969)) 
    tmp_14_fu_848_p2_carry__0_i_8
       (.I0(tmp_14_fu_848_p2_carry__0_i_4_n_2),
        .I1(buf_cop_1_V_1_fu_792_p3[4]),
        .I2(src_buf_1_reg_426[4]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(buf_cop_1_V_2_reg_1203[4]),
        .O(tmp_14_fu_848_p2_carry__0_i_8_n_2));
  CARRY4 tmp_14_fu_848_p2_carry__1
       (.CI(tmp_14_fu_848_p2_carry__0_n_2),
        .CO(NLW_tmp_14_fu_848_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_14_fu_848_p2_carry__1_O_UNCONNECTED[3:1],tmp_14_fu_848_p2[9]}),
        .S({1'b0,1'b0,1'b0,tmp_14_fu_848_p2_carry__1_i_1_n_2}));
  LUT5 #(
    .INIT(32'hBA8AFFFF)) 
    tmp_14_fu_848_p2_carry__1_i_1
       (.I0(src_buf_1_reg_426[7]),
        .I1(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(buf_cop_1_V_2_reg_1203[7]),
        .I4(buf_cop_1_V_1_fu_792_p3[7]),
        .O(tmp_14_fu_848_p2_carry__1_i_1_n_2));
  LUT5 #(
    .INIT(32'h20222A22)) 
    tmp_14_fu_848_p2_carry_i_1
       (.I0(buf_cop_1_V_1_fu_792_p3[2]),
        .I1(src_buf_1_reg_426[2]),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(buf_cop_1_V_2_reg_1203[2]),
        .O(tmp_14_fu_848_p2_carry_i_1_n_2));
  LUT5 #(
    .INIT(32'h20222A22)) 
    tmp_14_fu_848_p2_carry_i_2
       (.I0(buf_cop_1_V_1_fu_792_p3[1]),
        .I1(src_buf_1_reg_426[1]),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(buf_cop_1_V_2_reg_1203[1]),
        .O(tmp_14_fu_848_p2_carry_i_2_n_2));
  LUT5 #(
    .INIT(32'hBABBBFBB)) 
    tmp_14_fu_848_p2_carry_i_3
       (.I0(buf_cop_1_V_1_fu_792_p3[0]),
        .I1(src_buf_1_reg_426[0]),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(buf_cop_1_V_2_reg_1203[0]),
        .O(tmp_14_fu_848_p2_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h6966696969996969)) 
    tmp_14_fu_848_p2_carry_i_4
       (.I0(tmp_14_fu_848_p2_carry_i_1_n_2),
        .I1(buf_cop_1_V_1_fu_792_p3[3]),
        .I2(src_buf_1_reg_426[3]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(buf_cop_1_V_2_reg_1203[3]),
        .O(tmp_14_fu_848_p2_carry_i_4_n_2));
  LUT6 #(
    .INIT(64'h6966696969996969)) 
    tmp_14_fu_848_p2_carry_i_5
       (.I0(tmp_14_fu_848_p2_carry_i_2_n_2),
        .I1(buf_cop_1_V_1_fu_792_p3[2]),
        .I2(src_buf_1_reg_426[2]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(buf_cop_1_V_2_reg_1203[2]),
        .O(tmp_14_fu_848_p2_carry_i_5_n_2));
  LUT6 #(
    .INIT(64'h6966696969996969)) 
    tmp_14_fu_848_p2_carry_i_6
       (.I0(tmp_14_fu_848_p2_carry_i_3_n_2),
        .I1(buf_cop_1_V_1_fu_792_p3[1]),
        .I2(src_buf_1_reg_426[1]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(buf_cop_1_V_2_reg_1203[1]),
        .O(tmp_14_fu_848_p2_carry_i_6_n_2));
  LUT5 #(
    .INIT(32'h65666A66)) 
    tmp_14_fu_848_p2_carry_i_7
       (.I0(buf_cop_1_V_1_fu_792_p3[0]),
        .I1(src_buf_1_reg_426[0]),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(buf_cop_1_V_2_reg_1203[0]),
        .O(tmp_14_fu_848_p2_carry_i_7_n_2));
  FDRE \tmp_14_reg_1193_reg[1] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_14_fu_848_p2[1]),
        .Q(tmp_47_cast_fu_899_p1[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_1193_reg[2] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_14_fu_848_p2[2]),
        .Q(tmp_47_cast_fu_899_p1[2]),
        .R(1'b0));
  FDRE \tmp_14_reg_1193_reg[3] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_14_fu_848_p2[3]),
        .Q(tmp_47_cast_fu_899_p1[3]),
        .R(1'b0));
  FDRE \tmp_14_reg_1193_reg[4] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_14_fu_848_p2[4]),
        .Q(tmp_47_cast_fu_899_p1[4]),
        .R(1'b0));
  FDRE \tmp_14_reg_1193_reg[5] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_14_fu_848_p2[5]),
        .Q(tmp_47_cast_fu_899_p1[5]),
        .R(1'b0));
  FDRE \tmp_14_reg_1193_reg[6] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_14_fu_848_p2[6]),
        .Q(tmp_47_cast_fu_899_p1[6]),
        .R(1'b0));
  FDRE \tmp_14_reg_1193_reg[7] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_14_fu_848_p2[7]),
        .Q(tmp_47_cast_fu_899_p1[7]),
        .R(1'b0));
  FDRE \tmp_14_reg_1193_reg[8] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_14_fu_848_p2[8]),
        .Q(tmp_47_cast_fu_899_p1[8]),
        .R(1'b0));
  FDRE \tmp_14_reg_1193_reg[9] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_14_fu_848_p2[9]),
        .Q(tmp_47_cast_fu_899_p1[9]),
        .R(1'b0));
  CARRY4 tmp_16_fu_874_p2__1_carry
       (.CI(1'b0),
        .CO({tmp_16_fu_874_p2__1_carry_n_2,tmp_16_fu_874_p2__1_carry_n_3,tmp_16_fu_874_p2__1_carry_n_4,tmp_16_fu_874_p2__1_carry_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_16_fu_874_p2__1_carry_i_1_n_2,tmp_16_fu_874_p2__1_carry_i_2_n_2,tmp_16_fu_874_p2__1_carry_i_3_n_2,tmp_16_fu_874_p2__1_carry_i_4_n_2}),
        .O(tmp_16_fu_874_p2[3:0]),
        .S({tmp_16_fu_874_p2__1_carry_i_5_n_2,tmp_16_fu_874_p2__1_carry_i_6_n_2,tmp_16_fu_874_p2__1_carry_i_7_n_2,tmp_16_fu_874_p2__1_carry_i_8_n_2}));
  CARRY4 tmp_16_fu_874_p2__1_carry__0
       (.CI(tmp_16_fu_874_p2__1_carry_n_2),
        .CO({tmp_16_fu_874_p2__1_carry__0_n_2,tmp_16_fu_874_p2__1_carry__0_n_3,tmp_16_fu_874_p2__1_carry__0_n_4,tmp_16_fu_874_p2__1_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({tmp_16_fu_874_p2__1_carry__0_i_1_n_2,tmp_16_fu_874_p2__1_carry__0_i_2_n_2,tmp_16_fu_874_p2__1_carry__0_i_3_n_2,tmp_16_fu_874_p2__1_carry__0_i_4_n_2}),
        .O(tmp_16_fu_874_p2[7:4]),
        .S({tmp_16_fu_874_p2__1_carry__0_i_5_n_2,tmp_16_fu_874_p2__1_carry__0_i_6_n_2,tmp_16_fu_874_p2__1_carry__0_i_7_n_2,tmp_16_fu_874_p2__1_carry__0_i_8_n_2}));
  LUT6 #(
    .INIT(64'h0000BA8ABA8AFFFF)) 
    tmp_16_fu_874_p2__1_carry__0_i_1
       (.I0(src_buf_2_reg_402[6]),
        .I1(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(buf_cop_2_V_2_reg_1208[6]),
        .I4(tmp_16_fu_874_p2__1_carry__0_i_9_n_2),
        .I5(tmp_16_fu_874_p2__1_carry__0_i_10_n_2),
        .O(tmp_16_fu_874_p2__1_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    tmp_16_fu_874_p2__1_carry__0_i_10
       (.I0(storemerge_reg_462[5]),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(src_buf_reg_450[5]),
        .I4(buf_cop_2_V_1_reg_1171[5]),
        .I5(buf_cop_0_V_1_reg_1164[5]),
        .O(tmp_16_fu_874_p2__1_carry__0_i_10_n_2));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    tmp_16_fu_874_p2__1_carry__0_i_11
       (.I0(storemerge_reg_462[4]),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(src_buf_reg_450[4]),
        .I4(buf_cop_2_V_1_reg_1171[4]),
        .I5(buf_cop_0_V_1_reg_1164[4]),
        .O(tmp_16_fu_874_p2__1_carry__0_i_11_n_2));
  LUT6 #(
    .INIT(64'h6966696969996969)) 
    tmp_16_fu_874_p2__1_carry__0_i_12
       (.I0(buf_cop_2_V_1_reg_1171[5]),
        .I1(buf_cop_0_V_1_reg_1164[5]),
        .I2(src_buf_reg_450[5]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(storemerge_reg_462[5]),
        .O(tmp_16_fu_874_p2__1_carry__0_i_12_n_2));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    tmp_16_fu_874_p2__1_carry__0_i_13
       (.I0(storemerge_reg_462[3]),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(src_buf_reg_450[3]),
        .I4(buf_cop_2_V_1_reg_1171[3]),
        .I5(buf_cop_0_V_1_reg_1164[3]),
        .O(tmp_16_fu_874_p2__1_carry__0_i_13_n_2));
  LUT6 #(
    .INIT(64'h6966696969996969)) 
    tmp_16_fu_874_p2__1_carry__0_i_14
       (.I0(buf_cop_2_V_1_reg_1171[4]),
        .I1(buf_cop_0_V_1_reg_1164[4]),
        .I2(src_buf_reg_450[4]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(storemerge_reg_462[4]),
        .O(tmp_16_fu_874_p2__1_carry__0_i_14_n_2));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    tmp_16_fu_874_p2__1_carry__0_i_15
       (.I0(storemerge_reg_462[6]),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(src_buf_reg_450[6]),
        .I4(buf_cop_2_V_1_reg_1171[6]),
        .I5(buf_cop_0_V_1_reg_1164[6]),
        .O(tmp_16_fu_874_p2__1_carry__0_i_15_n_2));
  LUT6 #(
    .INIT(64'hBA8A45754575BA8A)) 
    tmp_16_fu_874_p2__1_carry__0_i_16
       (.I0(src_buf_reg_450[7]),
        .I1(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(storemerge_reg_462[7]),
        .I4(buf_cop_0_V_1_reg_1164[7]),
        .I5(buf_cop_2_V_1_reg_1171[7]),
        .O(tmp_16_fu_874_p2__1_carry__0_i_16_n_2));
  LUT6 #(
    .INIT(64'h45444044DFDDD5DD)) 
    tmp_16_fu_874_p2__1_carry__0_i_2
       (.I0(tmp_16_fu_874_p2__1_carry__0_i_11_n_2),
        .I1(src_buf_2_reg_402[5]),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(buf_cop_2_V_2_reg_1208[5]),
        .I5(tmp_16_fu_874_p2__1_carry__0_i_12_n_2),
        .O(tmp_16_fu_874_p2__1_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h45444044DFDDD5DD)) 
    tmp_16_fu_874_p2__1_carry__0_i_3
       (.I0(tmp_16_fu_874_p2__1_carry__0_i_13_n_2),
        .I1(src_buf_2_reg_402[4]),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(buf_cop_2_V_2_reg_1208[4]),
        .I5(tmp_16_fu_874_p2__1_carry__0_i_14_n_2),
        .O(tmp_16_fu_874_p2__1_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h0000BA8ABA8AFFFF)) 
    tmp_16_fu_874_p2__1_carry__0_i_4
       (.I0(src_buf_2_reg_402[3]),
        .I1(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(buf_cop_2_V_2_reg_1208[3]),
        .I4(tmp_16_fu_874_p2__1_carry_i_11_n_2),
        .I5(tmp_16_fu_874_p2__1_carry_i_10_n_2),
        .O(tmp_16_fu_874_p2__1_carry__0_i_4_n_2));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    tmp_16_fu_874_p2__1_carry__0_i_5
       (.I0(tmp_16_fu_874_p2__1_carry__0_i_1_n_2),
        .I1(tmp_16_fu_874_p2__1_carry__0_i_15_n_2),
        .I2(src_buf_2_reg_402[7]),
        .I3(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I4(buf_cop_2_V_2_reg_1208[7]),
        .I5(tmp_16_fu_874_p2__1_carry__0_i_16_n_2),
        .O(tmp_16_fu_874_p2__1_carry__0_i_5_n_2));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    tmp_16_fu_874_p2__1_carry__0_i_6
       (.I0(tmp_16_fu_874_p2__1_carry__0_i_2_n_2),
        .I1(tmp_16_fu_874_p2__1_carry__0_i_10_n_2),
        .I2(src_buf_2_reg_402[6]),
        .I3(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I4(buf_cop_2_V_2_reg_1208[6]),
        .I5(tmp_16_fu_874_p2__1_carry__0_i_9_n_2),
        .O(tmp_16_fu_874_p2__1_carry__0_i_6_n_2));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    tmp_16_fu_874_p2__1_carry__0_i_7
       (.I0(tmp_16_fu_874_p2__1_carry__0_i_3_n_2),
        .I1(tmp_16_fu_874_p2__1_carry__0_i_11_n_2),
        .I2(src_buf_2_reg_402[5]),
        .I3(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I4(buf_cop_2_V_2_reg_1208[5]),
        .I5(tmp_16_fu_874_p2__1_carry__0_i_12_n_2),
        .O(tmp_16_fu_874_p2__1_carry__0_i_7_n_2));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    tmp_16_fu_874_p2__1_carry__0_i_8
       (.I0(tmp_16_fu_874_p2__1_carry__0_i_4_n_2),
        .I1(tmp_16_fu_874_p2__1_carry__0_i_13_n_2),
        .I2(src_buf_2_reg_402[4]),
        .I3(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I4(buf_cop_2_V_2_reg_1208[4]),
        .I5(tmp_16_fu_874_p2__1_carry__0_i_14_n_2),
        .O(tmp_16_fu_874_p2__1_carry__0_i_8_n_2));
  LUT6 #(
    .INIT(64'h6966696969996969)) 
    tmp_16_fu_874_p2__1_carry__0_i_9
       (.I0(buf_cop_2_V_1_reg_1171[6]),
        .I1(buf_cop_0_V_1_reg_1164[6]),
        .I2(src_buf_reg_450[6]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(storemerge_reg_462[6]),
        .O(tmp_16_fu_874_p2__1_carry__0_i_9_n_2));
  CARRY4 tmp_16_fu_874_p2__1_carry__1
       (.CI(tmp_16_fu_874_p2__1_carry__0_n_2),
        .CO({NLW_tmp_16_fu_874_p2__1_carry__1_CO_UNCONNECTED[3:1],tmp_16_fu_874_p2__1_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_16_fu_874_p2__1_carry__1_i_1_n_2}),
        .O({NLW_tmp_16_fu_874_p2__1_carry__1_O_UNCONNECTED[3:2],tmp_16_fu_874_p2[9:8]}),
        .S({1'b0,1'b0,1'b1,tmp_16_fu_874_p2__1_carry__1_i_2_n_2}));
  LUT6 #(
    .INIT(64'hDFDDD5DD45444044)) 
    tmp_16_fu_874_p2__1_carry__1_i_1
       (.I0(tmp_16_fu_874_p2__1_carry__0_i_15_n_2),
        .I1(src_buf_2_reg_402[7]),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter7),
        .I4(buf_cop_2_V_2_reg_1208[7]),
        .I5(tmp_16_fu_874_p2__1_carry__0_i_16_n_2),
        .O(tmp_16_fu_874_p2__1_carry__1_i_1_n_2));
  LUT6 #(
    .INIT(64'h95999555A9AAA999)) 
    tmp_16_fu_874_p2__1_carry__1_i_2
       (.I0(tmp_16_fu_874_p2__1_carry__1_i_1_n_2),
        .I1(buf_cop_0_V_1_reg_1164[7]),
        .I2(storemerge_reg_462[7]),
        .I3(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I4(src_buf_reg_450[7]),
        .I5(buf_cop_2_V_1_reg_1171[7]),
        .O(tmp_16_fu_874_p2__1_carry__1_i_2_n_2));
  LUT6 #(
    .INIT(64'hD0DDD000FDFFFDDD)) 
    tmp_16_fu_874_p2__1_carry_i_1
       (.I0(buf_cop_0_V_1_reg_1164[1]),
        .I1(buf_cop_2_V_1_reg_1171[1]),
        .I2(buf_cop_2_V_2_reg_1208[2]),
        .I3(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I4(src_buf_2_reg_402[2]),
        .I5(tmp_16_fu_874_p2__1_carry_i_9_n_2),
        .O(tmp_16_fu_874_p2__1_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'hFB08FFFF0000FB08)) 
    tmp_16_fu_874_p2__1_carry_i_10
       (.I0(storemerge_reg_462[2]),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(src_buf_reg_450[2]),
        .I4(buf_cop_2_V_1_reg_1171[2]),
        .I5(buf_cop_0_V_1_reg_1164[2]),
        .O(tmp_16_fu_874_p2__1_carry_i_10_n_2));
  LUT6 #(
    .INIT(64'h6966696969996969)) 
    tmp_16_fu_874_p2__1_carry_i_11
       (.I0(buf_cop_2_V_1_reg_1171[3]),
        .I1(buf_cop_0_V_1_reg_1164[3]),
        .I2(src_buf_reg_450[3]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(storemerge_reg_462[3]),
        .O(tmp_16_fu_874_p2__1_carry_i_11_n_2));
  LUT6 #(
    .INIT(64'h1D00FF1DFF1D1D00)) 
    tmp_16_fu_874_p2__1_carry_i_2
       (.I0(src_buf_reg_450[1]),
        .I1(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I2(storemerge_reg_462[1]),
        .I3(rhs_V_3_fu_838_p1[1]),
        .I4(buf_cop_2_V_1_reg_1171[1]),
        .I5(buf_cop_0_V_1_reg_1164[1]),
        .O(tmp_16_fu_874_p2__1_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    tmp_16_fu_874_p2__1_carry_i_3
       (.I0(buf_cop_0_V_1_reg_1164[1]),
        .I1(buf_cop_2_V_1_reg_1171[1]),
        .I2(src_buf_reg_450[1]),
        .I3(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I4(storemerge_reg_462[1]),
        .I5(rhs_V_3_fu_838_p1[1]),
        .O(tmp_16_fu_874_p2__1_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'hBA8A45754575BA8A)) 
    tmp_16_fu_874_p2__1_carry_i_4
       (.I0(src_buf_reg_450[0]),
        .I1(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(storemerge_reg_462[0]),
        .I4(buf_cop_2_V_1_reg_1171[0]),
        .I5(buf_cop_0_V_1_reg_1164[0]),
        .O(tmp_16_fu_874_p2__1_carry_i_4_n_2));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    tmp_16_fu_874_p2__1_carry_i_5
       (.I0(tmp_16_fu_874_p2__1_carry_i_1_n_2),
        .I1(tmp_16_fu_874_p2__1_carry_i_10_n_2),
        .I2(src_buf_2_reg_402[3]),
        .I3(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I4(buf_cop_2_V_2_reg_1208[3]),
        .I5(tmp_16_fu_874_p2__1_carry_i_11_n_2),
        .O(tmp_16_fu_874_p2__1_carry_i_5_n_2));
  LUT5 #(
    .INIT(32'h96966996)) 
    tmp_16_fu_874_p2__1_carry_i_6
       (.I0(tmp_16_fu_874_p2__1_carry_i_2_n_2),
        .I1(rhs_V_3_fu_838_p1[2]),
        .I2(tmp_16_fu_874_p2__1_carry_i_9_n_2),
        .I3(buf_cop_0_V_1_reg_1164[1]),
        .I4(buf_cop_2_V_1_reg_1171[1]),
        .O(tmp_16_fu_874_p2__1_carry_i_6_n_2));
  LUT6 #(
    .INIT(64'h9A9A9A5959599A59)) 
    tmp_16_fu_874_p2__1_carry_i_7
       (.I0(tmp_16_fu_874_p2__1_carry_i_3_n_2),
        .I1(buf_cop_0_V_1_reg_1164[0]),
        .I2(buf_cop_2_V_1_reg_1171[0]),
        .I3(src_buf_reg_450[0]),
        .I4(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I5(storemerge_reg_462[0]),
        .O(tmp_16_fu_874_p2__1_carry_i_7_n_2));
  LUT6 #(
    .INIT(64'h6969699696966996)) 
    tmp_16_fu_874_p2__1_carry_i_8
       (.I0(buf_cop_0_V_1_reg_1164[0]),
        .I1(buf_cop_2_V_1_reg_1171[0]),
        .I2(lhs_V_1_fu_834_p1),
        .I3(src_buf_2_reg_402[0]),
        .I4(\buf_cop_1_V_2_reg_1203[7]_i_2_n_2 ),
        .I5(buf_cop_2_V_2_reg_1208[0]),
        .O(tmp_16_fu_874_p2__1_carry_i_8_n_2));
  LUT6 #(
    .INIT(64'h6966696969996969)) 
    tmp_16_fu_874_p2__1_carry_i_9
       (.I0(buf_cop_2_V_1_reg_1171[2]),
        .I1(buf_cop_0_V_1_reg_1164[2]),
        .I2(src_buf_reg_450[2]),
        .I3(\exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7),
        .I5(storemerge_reg_462[2]),
        .O(tmp_16_fu_874_p2__1_carry_i_9_n_2));
  FDRE \tmp_16_reg_1198_reg[0] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_16_fu_874_p2[0]),
        .Q(tmp_16_reg_1198[0]),
        .R(1'b0));
  FDRE \tmp_16_reg_1198_reg[1] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_16_fu_874_p2[1]),
        .Q(tmp_16_reg_1198[1]),
        .R(1'b0));
  FDRE \tmp_16_reg_1198_reg[2] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_16_fu_874_p2[2]),
        .Q(tmp_16_reg_1198[2]),
        .R(1'b0));
  FDRE \tmp_16_reg_1198_reg[3] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_16_fu_874_p2[3]),
        .Q(tmp_16_reg_1198[3]),
        .R(1'b0));
  FDRE \tmp_16_reg_1198_reg[4] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_16_fu_874_p2[4]),
        .Q(tmp_16_reg_1198[4]),
        .R(1'b0));
  FDRE \tmp_16_reg_1198_reg[5] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_16_fu_874_p2[5]),
        .Q(tmp_16_reg_1198[5]),
        .R(1'b0));
  FDRE \tmp_16_reg_1198_reg[6] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_16_fu_874_p2[6]),
        .Q(tmp_16_reg_1198[6]),
        .R(1'b0));
  FDRE \tmp_16_reg_1198_reg[7] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_16_fu_874_p2[7]),
        .Q(tmp_16_reg_1198[7]),
        .R(1'b0));
  FDRE \tmp_16_reg_1198_reg[8] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_16_fu_874_p2[8]),
        .Q(tmp_16_reg_1198[8]),
        .R(1'b0));
  FDRE \tmp_16_reg_1198_reg[9] 
       (.C(ap_clk),
        .CE(ret_V_2_reg_11830),
        .D(tmp_16_fu_874_p2[9]),
        .Q(tmp_16_reg_1198[9]),
        .R(1'b0));
  FDRE \tmp_17_reg_1070_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(tmp_17_fu_597_p5[0]),
        .Q(tmp_17_reg_1070[0]),
        .R(1'b0));
  FDRE \tmp_17_reg_1070_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(tmp_17_fu_597_p5[1]),
        .Q(tmp_17_reg_1070[1]),
        .R(1'b0));
  FDRE \tmp_17_reg_1070_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(tmp_17_fu_597_p5[2]),
        .Q(tmp_17_reg_1070[2]),
        .R(1'b0));
  FDRE \tmp_17_reg_1070_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(tmp_17_fu_597_p5[3]),
        .Q(tmp_17_reg_1070[3]),
        .R(1'b0));
  FDRE \tmp_17_reg_1070_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(tmp_17_fu_597_p5[4]),
        .Q(tmp_17_reg_1070[4]),
        .R(1'b0));
  FDRE \tmp_17_reg_1070_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(tmp_17_fu_597_p5[5]),
        .Q(tmp_17_reg_1070[5]),
        .R(1'b0));
  FDRE \tmp_17_reg_1070_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(tmp_17_fu_597_p5[6]),
        .Q(tmp_17_reg_1070[6]),
        .R(1'b0));
  FDRE \tmp_17_reg_1070_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(tmp_17_fu_597_p5[7]),
        .Q(tmp_17_reg_1070[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_19_reg_1023[0]_i_1 
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[0] ),
        .I1(tmp_4_fu_541_p2),
        .I2(ap_CS_fsm_state3),
        .I3(tmp_19_reg_1023[0]),
        .O(\tmp_19_reg_1023[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_19_reg_1023[1]_i_1 
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[1] ),
        .I1(tmp_4_fu_541_p2),
        .I2(ap_CS_fsm_state3),
        .I3(tmp_19_reg_1023[1]),
        .O(\tmp_19_reg_1023[1]_i_1_n_2 ));
  FDRE \tmp_19_reg_1023_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_19_reg_1023[0]_i_1_n_2 ),
        .Q(tmp_19_reg_1023[0]),
        .R(1'b0));
  FDRE \tmp_19_reg_1023_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_19_reg_1023[1]_i_1_n_2 ),
        .Q(tmp_19_reg_1023[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \tmp_20_reg_1153[0]_i_1 
       (.I0(\tmp_20_reg_1153_reg_n_2_[0] ),
        .I1(t_V_8_reg_378_pp1_iter2_reg[2]),
        .I2(t_V_8_reg_378_pp1_iter2_reg[7]),
        .I3(t_V_8_reg_378_pp1_iter2_reg[1]),
        .I4(\tmp_20_reg_1153[0]_i_2_n_2 ),
        .I5(tmp_20_reg_11530),
        .O(\tmp_20_reg_1153[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_20_reg_1153[0]_i_2 
       (.I0(t_V_8_reg_378_pp1_iter2_reg[4]),
        .I1(t_V_8_reg_378_pp1_iter2_reg[8]),
        .I2(t_V_8_reg_378_pp1_iter2_reg[3]),
        .I3(t_V_8_reg_378_pp1_iter2_reg[6]),
        .I4(\tmp_20_reg_1153[0]_i_4_n_2 ),
        .O(\tmp_20_reg_1153[0]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_20_reg_1153[0]_i_3 
       (.I0(ap_block_pp1_stage0_subdone4_in),
        .I1(exitcond1_i_reg_1113_pp1_iter2_reg),
        .O(tmp_20_reg_11530));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_20_reg_1153[0]_i_4 
       (.I0(t_V_8_reg_378_pp1_iter2_reg[9]),
        .I1(t_V_8_reg_378_pp1_iter2_reg[10]),
        .I2(t_V_8_reg_378_pp1_iter2_reg[5]),
        .I3(t_V_8_reg_378_pp1_iter2_reg[0]),
        .O(\tmp_20_reg_1153[0]_i_4_n_2 ));
  FDRE \tmp_20_reg_1153_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(\tmp_20_reg_1153_reg_n_2_[0] ),
        .Q(tmp_20_reg_1153_pp1_iter4_reg),
        .R(1'b0));
  FDRE \tmp_20_reg_1153_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(tmp_20_reg_1153_pp1_iter4_reg),
        .Q(tmp_20_reg_1153_pp1_iter5_reg),
        .R(1'b0));
  FDRE \tmp_20_reg_1153_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(tmp_20_reg_1153_pp1_iter5_reg),
        .Q(tmp_20_reg_1153_pp1_iter6_reg),
        .R(1'b0));
  FDRE \tmp_20_reg_1153_pp1_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(tmp_20_reg_1153_pp1_iter6_reg),
        .Q(tmp_20_reg_1153_pp1_iter7_reg),
        .R(1'b0));
  FDRE \tmp_20_reg_1153_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_20_reg_1153[0]_i_1_n_2 ),
        .Q(\tmp_20_reg_1153_reg_n_2_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_24_reg_1027[0]_i_1 
       (.I0(row_ind_2_V_2_load_reg_990_reg[0]),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_4_fu_541_p2),
        .I3(tmp_24_reg_1027[0]),
        .O(\tmp_24_reg_1027[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_24_reg_1027[1]_i_1 
       (.I0(row_ind_2_V_2_load_reg_990_reg[1]),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_4_fu_541_p2),
        .I3(tmp_24_reg_1027[1]),
        .O(\tmp_24_reg_1027[1]_i_1_n_2 ));
  FDRE \tmp_24_reg_1027_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_24_reg_1027[0]_i_1_n_2 ),
        .Q(tmp_24_reg_1027[0]),
        .R(1'b0));
  FDRE \tmp_24_reg_1027_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_24_reg_1027[1]_i_1_n_2 ),
        .Q(tmp_24_reg_1027[1]),
        .R(1'b0));
  FDRE \tmp_26_reg_1098_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\row_ind_1_V_1_reg_333_reg_n_2_[0] ),
        .Q(tmp_26_reg_1098[0]),
        .R(1'b0));
  FDRE \tmp_26_reg_1098_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\row_ind_1_V_1_reg_333_reg_n_2_[1] ),
        .Q(tmp_26_reg_1098[1]),
        .R(1'b0));
  FDRE \tmp_27_reg_1103_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\zero_ind_V_reg_354_reg_n_2_[0] ),
        .Q(tmp_27_reg_1103[0]),
        .R(1'b0));
  FDRE \tmp_27_reg_1103_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\zero_ind_V_reg_354_reg_n_2_[1] ),
        .Q(tmp_27_reg_1103[1]),
        .R(1'b0));
  FDRE \tmp_28_reg_1108_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\row_ind_0_V_reg_343_reg_n_2_[0] ),
        .Q(tmp_28_reg_1108[0]),
        .R(1'b0));
  FDRE \tmp_28_reg_1108_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\row_ind_0_V_reg_343_reg_n_2_[1] ),
        .Q(tmp_28_reg_1108[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \tmp_29_reg_1133[0]_i_1 
       (.I0(tmp_29_fu_703_p1[0]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone4_in),
        .I3(\exitcond1_i_reg_1113[0]_i_3_n_2 ),
        .I4(or_cond_reg_1093),
        .I5(tmp_29_reg_1133[0]),
        .O(\tmp_29_reg_1133[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_29_reg_1133[0]_i_2 
       (.I0(\row_ind_1_V_1_reg_333_reg_n_2_[0] ),
        .I1(ret_V_1_reg_1088[1]),
        .I2(\row_ind_0_V_reg_343_reg_n_2_[0] ),
        .I3(ret_V_1_reg_1088[0]),
        .I4(\zero_ind_V_reg_354_reg_n_2_[0] ),
        .O(tmp_29_fu_703_p1[0]));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \tmp_29_reg_1133[1]_i_1 
       (.I0(tmp_29_fu_703_p1[1]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone4_in),
        .I3(\exitcond1_i_reg_1113[0]_i_3_n_2 ),
        .I4(or_cond_reg_1093),
        .I5(tmp_29_reg_1133[1]),
        .O(\tmp_29_reg_1133[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_29_reg_1133[1]_i_2 
       (.I0(\row_ind_1_V_1_reg_333_reg_n_2_[1] ),
        .I1(ret_V_1_reg_1088[1]),
        .I2(\row_ind_0_V_reg_343_reg_n_2_[1] ),
        .I3(ret_V_1_reg_1088[0]),
        .I4(\zero_ind_V_reg_354_reg_n_2_[1] ),
        .O(tmp_29_fu_703_p1[1]));
  FDRE \tmp_29_reg_1133_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(tmp_29_reg_1133[0]),
        .Q(tmp_29_reg_1133_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_29_reg_1133_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond1_i_reg_11130),
        .D(tmp_29_reg_1133[1]),
        .Q(tmp_29_reg_1133_pp1_iter1_reg[1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_29_reg_1133_pp1_iter3_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_29_reg_1133_pp1_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_29_reg_1133_pp1_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .CLK(ap_clk),
        .D(tmp_29_reg_1133_pp1_iter1_reg[0]),
        .Q(\tmp_29_reg_1133_pp1_iter3_reg_reg[0]_srl2_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_29_reg_1133_pp1_iter3_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_29_reg_1133_pp1_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \tmp_29_reg_1133_pp1_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .CLK(ap_clk),
        .D(tmp_29_reg_1133_pp1_iter1_reg[1]),
        .Q(\tmp_29_reg_1133_pp1_iter3_reg_reg[1]_srl2_n_2 ));
  FDRE \tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(\tmp_29_reg_1133_pp1_iter3_reg_reg[0]_srl2_n_2 ),
        .Q(tmp_29_reg_1133_pp1_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_29_reg_1133_pp1_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone4_in),
        .D(\tmp_29_reg_1133_pp1_iter3_reg_reg[1]_srl2_n_2 ),
        .Q(tmp_29_reg_1133_pp1_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_29_reg_1133_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_29_reg_1133[0]_i_1_n_2 ),
        .Q(tmp_29_reg_1133[0]),
        .R(1'b0));
  FDRE \tmp_29_reg_1133_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_29_reg_1133[1]_i_1_n_2 ),
        .Q(tmp_29_reg_1133[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h01555555FFFFFFFF)) 
    \tmp_2_reg_1083[0]_i_1 
       (.I0(t_V_7_reg_366_reg__0__0[8]),
        .I1(t_V_7_reg_366_reg__0__0[4]),
        .I2(t_V_7_reg_366_reg__0__0[5]),
        .I3(t_V_7_reg_366_reg__0__0[6]),
        .I4(t_V_7_reg_366_reg__0__0[7]),
        .I5(t_V_7_reg_366_reg__0__0[9]),
        .O(tmp_2_fu_630_p2));
  FDRE \tmp_2_reg_1083_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(tmp_2_fu_630_p2),
        .Q(tmp_2_reg_1083),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tmp_3_reg_1014[0]_i_1 
       (.I0(row_ind_2_V_fu_142_reg[0]),
        .I1(ap_CS_fsm_state2),
        .I2(i_op_assign_reg_289[1]),
        .I3(i_op_assign_reg_289[0]),
        .I4(tmp_3_reg_1014[0]),
        .O(\tmp_3_reg_1014[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tmp_3_reg_1014[1]_i_1 
       (.I0(row_ind_2_V_fu_142_reg[1]),
        .I1(ap_CS_fsm_state2),
        .I2(i_op_assign_reg_289[1]),
        .I3(i_op_assign_reg_289[0]),
        .I4(tmp_3_reg_1014[1]),
        .O(\tmp_3_reg_1014[1]_i_1_n_2 ));
  FDRE \tmp_3_reg_1014_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_3_reg_1014[0]_i_1_n_2 ),
        .Q(tmp_3_reg_1014[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_1014_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_3_reg_1014[1]_i_1_n_2 ),
        .Q(tmp_3_reg_1014[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_42_2_reg_1078[0]_i_1 
       (.I0(tmp_42_2_fu_624_p2),
        .I1(ap_NS_fsm[10]),
        .I2(tmp_42_2_reg_1078),
        .O(\tmp_42_2_reg_1078[0]_i_1_n_2 ));
  FDRE \tmp_42_2_reg_1078_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_42_2_reg_1078[0]_i_1_n_2 ),
        .Q(tmp_42_2_reg_1078),
        .R(1'b0));
  CARRY4 tmp_4_fu_541_p2_carry
       (.CI(1'b0),
        .CO({tmp_4_fu_541_p2_carry_n_2,tmp_4_fu_541_p2_carry_n_3,tmp_4_fu_541_p2_carry_n_4,tmp_4_fu_541_p2_carry_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_4_fu_541_p2_carry_i_1_n_2}),
        .O(NLW_tmp_4_fu_541_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_4_fu_541_p2_carry_i_2_n_2,tmp_4_fu_541_p2_carry_i_3_n_2,tmp_4_fu_541_p2_carry_i_4_n_2,tmp_4_fu_541_p2_carry_i_5_n_2}));
  CARRY4 tmp_4_fu_541_p2_carry__0
       (.CI(tmp_4_fu_541_p2_carry_n_2),
        .CO({tmp_4_fu_541_p2_carry__0_n_2,tmp_4_fu_541_p2_carry__0_n_3,tmp_4_fu_541_p2_carry__0_n_4,tmp_4_fu_541_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_4_fu_541_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_4_fu_541_p2_carry__0_i_1_n_2,tmp_4_fu_541_p2_carry__0_i_2_n_2,tmp_4_fu_541_p2_carry__0_i_3_n_2,tmp_4_fu_541_p2_carry__0_i_4_n_2}));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_541_p2_carry__0_i_1
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[15] ),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[14] ),
        .O(tmp_4_fu_541_p2_carry__0_i_1_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_541_p2_carry__0_i_2
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[13] ),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[12] ),
        .O(tmp_4_fu_541_p2_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_541_p2_carry__0_i_3
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[11] ),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[10] ),
        .O(tmp_4_fu_541_p2_carry__0_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_541_p2_carry__0_i_4
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[9] ),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[8] ),
        .O(tmp_4_fu_541_p2_carry__0_i_4_n_2));
  CARRY4 tmp_4_fu_541_p2_carry__1
       (.CI(tmp_4_fu_541_p2_carry__0_n_2),
        .CO({tmp_4_fu_541_p2_carry__1_n_2,tmp_4_fu_541_p2_carry__1_n_3,tmp_4_fu_541_p2_carry__1_n_4,tmp_4_fu_541_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_4_fu_541_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_4_fu_541_p2_carry__1_i_1_n_2,tmp_4_fu_541_p2_carry__1_i_2_n_2,tmp_4_fu_541_p2_carry__1_i_3_n_2,tmp_4_fu_541_p2_carry__1_i_4_n_2}));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_541_p2_carry__1_i_1
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[23] ),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[22] ),
        .O(tmp_4_fu_541_p2_carry__1_i_1_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_541_p2_carry__1_i_2
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[21] ),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[20] ),
        .O(tmp_4_fu_541_p2_carry__1_i_2_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_541_p2_carry__1_i_3
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[19] ),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[18] ),
        .O(tmp_4_fu_541_p2_carry__1_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_541_p2_carry__1_i_4
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[17] ),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[16] ),
        .O(tmp_4_fu_541_p2_carry__1_i_4_n_2));
  CARRY4 tmp_4_fu_541_p2_carry__2
       (.CI(tmp_4_fu_541_p2_carry__1_n_2),
        .CO({tmp_4_fu_541_p2,tmp_4_fu_541_p2_carry__2_n_3,tmp_4_fu_541_p2_carry__2_n_4,tmp_4_fu_541_p2_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({\i_op_assign_1_reg_300_reg_n_2_[31] ,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_4_fu_541_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_4_fu_541_p2_carry__2_i_1_n_2,tmp_4_fu_541_p2_carry__2_i_2_n_2,tmp_4_fu_541_p2_carry__2_i_3_n_2,tmp_4_fu_541_p2_carry__2_i_4_n_2}));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_541_p2_carry__2_i_1
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[31] ),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[30] ),
        .O(tmp_4_fu_541_p2_carry__2_i_1_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_541_p2_carry__2_i_2
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[29] ),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[28] ),
        .O(tmp_4_fu_541_p2_carry__2_i_2_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_541_p2_carry__2_i_3
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[27] ),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[26] ),
        .O(tmp_4_fu_541_p2_carry__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_541_p2_carry__2_i_4
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[25] ),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[24] ),
        .O(tmp_4_fu_541_p2_carry__2_i_4_n_2));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_4_fu_541_p2_carry_i_1
       (.I0(tmp_3_reg_1014[1]),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[1] ),
        .I2(tmp_3_reg_1014[0]),
        .I3(\i_op_assign_1_reg_300_reg_n_2_[0] ),
        .O(tmp_4_fu_541_p2_carry_i_1_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_541_p2_carry_i_2
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[7] ),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[6] ),
        .O(tmp_4_fu_541_p2_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_541_p2_carry_i_3
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[5] ),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[4] ),
        .O(tmp_4_fu_541_p2_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_4_fu_541_p2_carry_i_4
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[3] ),
        .I1(\i_op_assign_1_reg_300_reg_n_2_[2] ),
        .O(tmp_4_fu_541_p2_carry_i_4_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_4_fu_541_p2_carry_i_5
       (.I0(\i_op_assign_1_reg_300_reg_n_2_[1] ),
        .I1(tmp_3_reg_1014[1]),
        .I2(\i_op_assign_1_reg_300_reg_n_2_[0] ),
        .I3(tmp_3_reg_1014[0]),
        .O(tmp_4_fu_541_p2_carry_i_5_n_2));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zero_ind_V_reg_354[0]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_2_n_2 ),
        .I2(\row_ind_2_V_1_load_reg_985_reg_n_2_[0] ),
        .I3(\row_ind_0_V_reg_343_reg_n_2_[0] ),
        .O(\zero_ind_V_reg_354[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \zero_ind_V_reg_354[1]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_2_n_2 ),
        .I2(\row_ind_2_V_1_load_reg_985_reg_n_2_[1] ),
        .I3(\row_ind_0_V_reg_343_reg_n_2_[1] ),
        .O(\zero_ind_V_reg_354[1]_i_1_n_2 ));
  FDRE \zero_ind_V_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(\zero_ind_V_reg_354[0]_i_1_n_2 ),
        .Q(\zero_ind_V_reg_354_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \zero_ind_V_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[9]),
        .D(\zero_ind_V_reg_354[1]_i_1_n_2 ),
        .Q(\zero_ind_V_reg_354_reg_n_2_[1] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xFSuppression3x3" *) 
module design_1_Canny_accel_0_0_xFSuppression3x3
   (D,
    \ap_CS_fsm_reg[1]_0 ,
    xFSuppression3x3_U0_ap_ready,
    internal_full_n_reg,
    ap_enable_reg_pp1_iter7_reg_0,
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[5]_0 ,
    xFSuppression3x3_U0_low_threshold_read,
    \ap_CS_fsm_reg[5]_1 ,
    \tmp_56_i_reg_1524_reg[0]_0 ,
    ap_clk,
    E,
    Q,
    grp_xFCannyKernel_fu_80_ap_ready,
    ap_done_reg_reg_0,
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done,
    strm_dst_V_V_full_n,
    ap_rst_n,
    xFCannyEdgeDetector_U0_ap_start,
    start_once_reg_reg,
    start_for_post_process_U0_full_n,
    magnitude_mat_V_V_empty_n,
    ap_enable_reg_pp1_iter4_reg_0,
    high_threshold_dout,
    low_threshold_dout,
    p_phase_mat_V_V_dout,
    p_magnitude_mat_V_V_dout,
    p_lowthreshold_c_empty_n,
    p_highthreshold_c_empty_n,
    xFSuppression3x3_U0_ap_start,
    phase_mat_V_V_empty_n);
  output [1:0]D;
  output \ap_CS_fsm_reg[1]_0 ;
  output xFSuppression3x3_U0_ap_ready;
  output [0:0]internal_full_n_reg;
  output ap_enable_reg_pp1_iter7_reg_0;
  output ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg;
  output internal_empty_n_reg;
  output \ap_CS_fsm_reg[5]_0 ;
  output xFSuppression3x3_U0_low_threshold_read;
  output [0:0]\ap_CS_fsm_reg[5]_1 ;
  output [1:0]\tmp_56_i_reg_1524_reg[0]_0 ;
  input ap_clk;
  input [0:0]E;
  input [1:0]Q;
  input grp_xFCannyKernel_fu_80_ap_ready;
  input ap_done_reg_reg_0;
  input ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done;
  input strm_dst_V_V_full_n;
  input ap_rst_n;
  input xFCannyEdgeDetector_U0_ap_start;
  input start_once_reg_reg;
  input start_for_post_process_U0_full_n;
  input magnitude_mat_V_V_empty_n;
  input ap_enable_reg_pp1_iter4_reg_0;
  input [7:0]high_threshold_dout;
  input [7:0]low_threshold_dout;
  input [5:0]p_phase_mat_V_V_dout;
  input [15:0]p_magnitude_mat_V_V_dout;
  input p_lowthreshold_c_empty_n;
  input p_highthreshold_c_empty_n;
  input xFSuppression3x3_U0_ap_start;
  input phase_mat_V_V_empty_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [15:0]I1;
  wire [15:0]I2;
  wire [15:0]I3;
  wire [1:0]NMS_5_i_fu_972_p3;
  wire [1:0]NMS_5_i_reg_1503;
  wire NMS_5_i_reg_15030;
  wire \NMS_5_i_reg_1503[0]_i_11_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_12_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_13_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_14_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_15_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_16_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_17_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_18_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_19_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_20_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_21_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_22_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_23_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_24_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_25_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_26_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_2_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_3_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_4_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_5_n_2 ;
  wire \NMS_5_i_reg_1503[0]_i_9_n_2 ;
  wire \NMS_5_i_reg_1503_reg[0]_i_10_n_2 ;
  wire \NMS_5_i_reg_1503_reg[0]_i_10_n_3 ;
  wire \NMS_5_i_reg_1503_reg[0]_i_10_n_4 ;
  wire \NMS_5_i_reg_1503_reg[0]_i_10_n_5 ;
  wire \NMS_5_i_reg_1503_reg[0]_i_6_n_3 ;
  wire \NMS_5_i_reg_1503_reg[0]_i_6_n_4 ;
  wire \NMS_5_i_reg_1503_reg[0]_i_6_n_5 ;
  wire \NMS_i1_reg_1552[1]_i_1_n_2 ;
  wire NMS_i1_reg_1552_reg__0;
  wire \NMS_i_reg_1498_reg_n_2_[1] ;
  wire [1:0]Q;
  wire \SRL_SIG[0][0]_i_2_n_2 ;
  wire \SRL_SIG[0][0]_i_3_n_2 ;
  wire \SRL_SIG[0][0]_i_4_n_2 ;
  wire \SRL_SIG[0][1]_i_3_n_2 ;
  wire \SRL_SIG[0][1]_i_4_n_2 ;
  wire angle_0_V_ce1;
  wire [7:0]angle_0_V_load_reg_1463;
  wire [7:0]angle_buf_2_V_reg_1488;
  wire [7:0]angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read;
  wire angle_buf_V_1_i_reg_526;
  wire angle_buf_V_1_i_reg_5260;
  wire \angle_buf_V_1_i_reg_526_reg_n_2_[0] ;
  wire \angle_buf_V_1_i_reg_526_reg_n_2_[1] ;
  wire \angle_buf_V_1_i_reg_526_reg_n_2_[2] ;
  wire \angle_buf_V_1_i_reg_526_reg_n_2_[3] ;
  wire \angle_buf_V_1_i_reg_526_reg_n_2_[4] ;
  wire \angle_buf_V_1_i_reg_526_reg_n_2_[5] ;
  wire \angle_buf_V_1_i_reg_526_reg_n_2_[6] ;
  wire \angle_buf_V_1_i_reg_526_reg_n_2_[7] ;
  wire \ap_CS_fsm[1]_i_2__1_n_2 ;
  wire \ap_CS_fsm[4]_i_3__0_n_2 ;
  wire \ap_CS_fsm[5]_i_2__0_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire \ap_CS_fsm_reg_n_2_[8] ;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone64_out;
  wire ap_block_pp1_stage0_subdone;
  wire ap_block_pp1_stage0_subdone10_in;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_2;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_2;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_2;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_2;
  wire ap_enable_reg_pp0_iter2_reg_n_2;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__1_n_2;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter4_reg_0;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7_i_1__0_n_2;
  wire ap_enable_reg_pp1_iter7_reg_0;
  wire ap_enable_reg_pp1_iter7_reg_n_2;
  wire [15:0]ap_phi_mux_l10_buf_0_V_phi_fu_505_p4;
  wire [7:3]ap_phi_mux_t_V_5_phi_fu_468_p4;
  wire ap_phi_mux_t_V_5_phi_fu_468_p41;
  wire [4:0]ap_phi_mux_t_V_5_phi_fu_468_p4__0;
  wire ap_rst_n;
  wire ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done;
  wire ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg;
  wire buf_0_V_U_n_3;
  wire buf_0_V_U_n_53;
  wire buf_0_V_ce1;
  wire buf_0_V_load_reg_14100;
  wire [15:0]buf_1_V_load_reg_1417;
  wire [15:0]buf_2_V_load_reg_1424;
  wire clear;
  wire [10:0]col_V_1_fu_843_p2;
  wire \col_V_1_reg_1377[10]_i_1_n_2 ;
  wire \col_V_1_reg_1377[10]_i_3_n_2 ;
  wire \col_V_1_reg_1377[10]_i_4_n_2 ;
  wire \col_V_1_reg_1377[10]_i_6_n_2 ;
  wire \col_V_1_reg_1377[3]_i_2_n_2 ;
  wire \col_V_1_reg_1377[4]_i_2_n_2 ;
  wire \col_V_1_reg_1377[6]_i_2_n_2 ;
  wire [10:0]col_V_1_reg_1377_reg__0;
  wire [10:0]col_V_fu_671_p2;
  wire exitcond1_i_fu_665_p2;
  wire exitcond1_i_reg_1284_pp0_iter1_reg;
  wire \exitcond1_i_reg_1284_reg_n_2_[0] ;
  wire exitcond_i_fu_688_p2;
  wire exitcond_i_i_fu_837_p2;
  wire exitcond_i_i_reg_13730;
  wire \exitcond_i_i_reg_1373[0]_i_3_n_2 ;
  wire \exitcond_i_i_reg_1373[0]_i_4_n_2 ;
  wire \exitcond_i_i_reg_1373[0]_i_5_n_2 ;
  wire \exitcond_i_i_reg_1373[0]_i_6_n_2 ;
  wire \exitcond_i_i_reg_1373[0]_i_8_n_2 ;
  wire \exitcond_i_i_reg_1373[0]_i_9_n_2 ;
  wire \exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0] ;
  wire exitcond_i_i_reg_1373_pp1_iter2_reg;
  wire exitcond_i_i_reg_1373_pp1_iter3_reg;
  wire \exitcond_i_i_reg_1373_pp1_iter4_reg_reg_n_2_[0] ;
  wire \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ;
  wire \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ;
  wire \exitcond_i_i_reg_1373_reg_n_2_[0] ;
  wire full_n_i_6_n_2;
  wire [15:1]grp_fu_583_p0;
  wire [15:0]grp_fu_583_p1;
  wire grp_fu_583_p2;
  wire [15:1]grp_fu_597_p1;
  wire grp_fu_597_p2;
  wire grp_fu_605_p2;
  wire grp_fu_610_p2;
  wire grp_fu_616_p2;
  wire [14:0]grp_fu_622_p1;
  wire grp_fu_622_p2;
  wire grp_fu_628_p2;
  wire grp_fu_634_p2;
  wire grp_fu_640_p2;
  wire grp_fu_646_p2;
  wire grp_xFCannyKernel_fu_80_ap_ready;
  wire [7:0]high_threshold_dout;
  wire [7:0]high_threshold_read_reg_1279;
  wire internal_empty_n_reg;
  wire [0:0]internal_full_n_reg;
  wire l00_buf_0_V_reg_538;
  wire l00_buf_0_V_reg_5380;
  wire \l00_buf_0_V_reg_538_reg_n_2_[0] ;
  wire \l00_buf_0_V_reg_538_reg_n_2_[10] ;
  wire \l00_buf_0_V_reg_538_reg_n_2_[11] ;
  wire \l00_buf_0_V_reg_538_reg_n_2_[12] ;
  wire \l00_buf_0_V_reg_538_reg_n_2_[13] ;
  wire \l00_buf_0_V_reg_538_reg_n_2_[14] ;
  wire \l00_buf_0_V_reg_538_reg_n_2_[15] ;
  wire \l00_buf_0_V_reg_538_reg_n_2_[1] ;
  wire \l00_buf_0_V_reg_538_reg_n_2_[2] ;
  wire \l00_buf_0_V_reg_538_reg_n_2_[3] ;
  wire \l00_buf_0_V_reg_538_reg_n_2_[4] ;
  wire \l00_buf_0_V_reg_538_reg_n_2_[5] ;
  wire \l00_buf_0_V_reg_538_reg_n_2_[6] ;
  wire \l00_buf_0_V_reg_538_reg_n_2_[7] ;
  wire \l00_buf_0_V_reg_538_reg_n_2_[8] ;
  wire \l00_buf_0_V_reg_538_reg_n_2_[9] ;
  wire [15:0]l00_buf_2_V_reg_1441;
  wire l00_buf_2_V_reg_14410;
  wire [15:0]l00_buf_V_0_i_reg_550;
  wire [15:0]l10_buf_0_V_reg_501;
  wire [15:0]l10_buf_2_V_reg_1447;
  wire [15:0]l10_buf_V_0_i_reg_513;
  wire [15:0]l20_buf_0_V_reg_488;
  wire [15:0]l20_buf_0_V_reg_488_pp1_iter6_reg;
  wire [15:0]l20_buf_2_V_reg_1452;
  wire [15:0]l20_buf_V_0_i_reg_476;
  wire [7:0]low_threshold_dout;
  wire [7:0]low_threshold_read_reg_1274;
  wire magnitude_mat_V_V_empty_n;
  wire [1:0]p_0298_3_i_fu_764_p3;
  wire \p_0298_3_i_reg_1341[1]_i_3_n_2 ;
  wire \p_0298_3_i_reg_1341[1]_i_4_n_2 ;
  wire [1:0]p_0317_3_i_fu_780_p3;
  wire [1:0]p_0325_3_i_fu_796_p3;
  wire p_1_i_12_reg_1642;
  wire \p_1_i_12_reg_1642[12]_i_2_n_2 ;
  wire \p_1_i_12_reg_1642[12]_i_3_n_2 ;
  wire \p_1_i_12_reg_1642_reg_n_2_[0] ;
  wire \p_1_i_12_reg_1642_reg_n_2_[10] ;
  wire \p_1_i_12_reg_1642_reg_n_2_[11] ;
  wire \p_1_i_12_reg_1642_reg_n_2_[12] ;
  wire \p_1_i_12_reg_1642_reg_n_2_[1] ;
  wire \p_1_i_12_reg_1642_reg_n_2_[2] ;
  wire \p_1_i_12_reg_1642_reg_n_2_[3] ;
  wire \p_1_i_12_reg_1642_reg_n_2_[4] ;
  wire \p_1_i_12_reg_1642_reg_n_2_[5] ;
  wire \p_1_i_12_reg_1642_reg_n_2_[6] ;
  wire \p_1_i_12_reg_1642_reg_n_2_[7] ;
  wire \p_1_i_12_reg_1642_reg_n_2_[8] ;
  wire \p_1_i_12_reg_1642_reg_n_2_[9] ;
  wire p_1_in;
  wire [1:0]p_2_i_fu_194;
  wire [1:0]p_3_i_fu_190;
  wire [1:0]p_4_i_fu_186;
  wire p_53_in;
  wire p_54_in;
  wire p_highthreshold_c_empty_n;
  wire p_i_11_reg_1632;
  wire \p_i_11_reg_1632[12]_i_2_n_2 ;
  wire \p_i_11_reg_1632[12]_i_3_n_2 ;
  wire \p_i_11_reg_1632_reg_n_2_[0] ;
  wire \p_i_11_reg_1632_reg_n_2_[10] ;
  wire \p_i_11_reg_1632_reg_n_2_[11] ;
  wire \p_i_11_reg_1632_reg_n_2_[12] ;
  wire \p_i_11_reg_1632_reg_n_2_[1] ;
  wire \p_i_11_reg_1632_reg_n_2_[2] ;
  wire \p_i_11_reg_1632_reg_n_2_[3] ;
  wire \p_i_11_reg_1632_reg_n_2_[4] ;
  wire \p_i_11_reg_1632_reg_n_2_[5] ;
  wire \p_i_11_reg_1632_reg_n_2_[6] ;
  wire \p_i_11_reg_1632_reg_n_2_[7] ;
  wire \p_i_11_reg_1632_reg_n_2_[8] ;
  wire \p_i_11_reg_1632_reg_n_2_[9] ;
  wire p_lowthreshold_c_empty_n;
  wire [15:0]p_magnitude_mat_V_V_dout;
  wire [5:0]p_phase_mat_V_V_dout;
  wire phase_mat_V_V_empty_n;
  wire read_ind_V_1_reg_1637;
  wire \read_ind_V_1_reg_1637[12]_i_2_n_2 ;
  wire \read_ind_V_1_reg_1637[12]_i_3_n_2 ;
  wire \read_ind_V_1_reg_1637_reg_n_2_[0] ;
  wire \read_ind_V_1_reg_1637_reg_n_2_[10] ;
  wire \read_ind_V_1_reg_1637_reg_n_2_[11] ;
  wire \read_ind_V_1_reg_1637_reg_n_2_[12] ;
  wire \read_ind_V_1_reg_1637_reg_n_2_[1] ;
  wire \read_ind_V_1_reg_1637_reg_n_2_[2] ;
  wire \read_ind_V_1_reg_1637_reg_n_2_[3] ;
  wire \read_ind_V_1_reg_1637_reg_n_2_[4] ;
  wire \read_ind_V_1_reg_1637_reg_n_2_[5] ;
  wire \read_ind_V_1_reg_1637_reg_n_2_[6] ;
  wire \read_ind_V_1_reg_1637_reg_n_2_[7] ;
  wire \read_ind_V_1_reg_1637_reg_n_2_[8] ;
  wire \read_ind_V_1_reg_1637_reg_n_2_[9] ;
  wire [12:0]read_ind_V_fu_1084_p2;
  wire [12:0]read_ind_V_reg_1610;
  wire \read_ind_V_reg_1610_reg[12]_i_1_n_3 ;
  wire \read_ind_V_reg_1610_reg[12]_i_1_n_4 ;
  wire \read_ind_V_reg_1610_reg[12]_i_1_n_5 ;
  wire \read_ind_V_reg_1610_reg[4]_i_1_n_2 ;
  wire \read_ind_V_reg_1610_reg[4]_i_1_n_3 ;
  wire \read_ind_V_reg_1610_reg[4]_i_1_n_4 ;
  wire \read_ind_V_reg_1610_reg[4]_i_1_n_5 ;
  wire \read_ind_V_reg_1610_reg[8]_i_1_n_2 ;
  wire \read_ind_V_reg_1610_reg[8]_i_1_n_3 ;
  wire \read_ind_V_reg_1610_reg[8]_i_1_n_4 ;
  wire \read_ind_V_reg_1610_reg[8]_i_1_n_5 ;
  wire [15:0]reg_652;
  wire [7:1]reg_659;
  wire \reg_659[7]_i_3_n_2 ;
  wire \reg_659[7]_i_4_n_2 ;
  wire [9:0]row_V_fu_1096_p2;
  wire [9:0]row_V_reg_1622;
  wire \row_V_reg_1622[9]_i_2_n_2 ;
  wire [12:0]row_ind_V_fu_1078_p2;
  wire [12:0]row_ind_V_reg_1604;
  wire \row_ind_V_reg_1604_reg[12]_i_1_n_3 ;
  wire \row_ind_V_reg_1604_reg[12]_i_1_n_4 ;
  wire \row_ind_V_reg_1604_reg[12]_i_1_n_5 ;
  wire \row_ind_V_reg_1604_reg[4]_i_1_n_2 ;
  wire \row_ind_V_reg_1604_reg[4]_i_1_n_3 ;
  wire \row_ind_V_reg_1604_reg[4]_i_1_n_4 ;
  wire \row_ind_V_reg_1604_reg[4]_i_1_n_5 ;
  wire \row_ind_V_reg_1604_reg[8]_i_1_n_2 ;
  wire \row_ind_V_reg_1604_reg[8]_i_1_n_3 ;
  wire \row_ind_V_reg_1604_reg[8]_i_1_n_4 ;
  wire \row_ind_V_reg_1604_reg[8]_i_1_n_5 ;
  wire sel;
  wire [7:0]sel0;
  wire [1:0]sel_tmp16_i_fu_1010_p3;
  wire [1:0]sel_tmp16_i_reg_1529;
  wire \sel_tmp16_i_reg_1529[0]_i_2_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_10_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_11_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_12_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_13_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_14_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_15_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_16_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_17_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_18_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_19_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_20_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_2_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_5_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_6_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_7_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_8_n_2 ;
  wire \sel_tmp16_i_reg_1529[1]_i_9_n_2 ;
  wire \sel_tmp16_i_reg_1529_reg[1]_i_3_n_3 ;
  wire \sel_tmp16_i_reg_1529_reg[1]_i_3_n_4 ;
  wire \sel_tmp16_i_reg_1529_reg[1]_i_3_n_5 ;
  wire \sel_tmp16_i_reg_1529_reg[1]_i_4_n_2 ;
  wire \sel_tmp16_i_reg_1529_reg[1]_i_4_n_3 ;
  wire \sel_tmp16_i_reg_1529_reg[1]_i_4_n_4 ;
  wire \sel_tmp16_i_reg_1529_reg[1]_i_4_n_5 ;
  wire slt1_reg_1547;
  wire slt2_reg_1583;
  wire slt3_reg_1514;
  wire \slt3_reg_1514[0]_i_10_n_2 ;
  wire \slt3_reg_1514[0]_i_11_n_2 ;
  wire \slt3_reg_1514[0]_i_12_n_2 ;
  wire \slt3_reg_1514[0]_i_13_n_2 ;
  wire \slt3_reg_1514[0]_i_14_n_2 ;
  wire \slt3_reg_1514[0]_i_15_n_2 ;
  wire \slt3_reg_1514[0]_i_16_n_2 ;
  wire \slt3_reg_1514[0]_i_17_n_2 ;
  wire \slt3_reg_1514[0]_i_18_n_2 ;
  wire \slt3_reg_1514[0]_i_3_n_2 ;
  wire \slt3_reg_1514[0]_i_4_n_2 ;
  wire \slt3_reg_1514[0]_i_5_n_2 ;
  wire \slt3_reg_1514[0]_i_6_n_2 ;
  wire \slt3_reg_1514[0]_i_7_n_2 ;
  wire \slt3_reg_1514[0]_i_8_n_2 ;
  wire \slt3_reg_1514[0]_i_9_n_2 ;
  wire \slt3_reg_1514_reg[0]_i_1_n_3 ;
  wire \slt3_reg_1514_reg[0]_i_1_n_4 ;
  wire \slt3_reg_1514_reg[0]_i_1_n_5 ;
  wire \slt3_reg_1514_reg[0]_i_2_n_2 ;
  wire \slt3_reg_1514_reg[0]_i_2_n_3 ;
  wire \slt3_reg_1514_reg[0]_i_2_n_4 ;
  wire \slt3_reg_1514_reg[0]_i_2_n_5 ;
  wire slt_reg_1468;
  wire \slt_reg_1468[0]_i_10_n_2 ;
  wire \slt_reg_1468[0]_i_11_n_2 ;
  wire \slt_reg_1468[0]_i_12_n_2 ;
  wire \slt_reg_1468[0]_i_13_n_2 ;
  wire \slt_reg_1468[0]_i_14_n_2 ;
  wire \slt_reg_1468[0]_i_15_n_2 ;
  wire \slt_reg_1468[0]_i_16_n_2 ;
  wire \slt_reg_1468[0]_i_17_n_2 ;
  wire \slt_reg_1468[0]_i_18_n_2 ;
  wire \slt_reg_1468[0]_i_20_n_2 ;
  wire \slt_reg_1468[0]_i_32_n_2 ;
  wire \slt_reg_1468[0]_i_33_n_2 ;
  wire \slt_reg_1468[0]_i_34_n_2 ;
  wire \slt_reg_1468[0]_i_39_n_2 ;
  wire \slt_reg_1468[0]_i_3_n_2 ;
  wire \slt_reg_1468[0]_i_40_n_2 ;
  wire \slt_reg_1468[0]_i_41_n_2 ;
  wire \slt_reg_1468[0]_i_42_n_2 ;
  wire \slt_reg_1468[0]_i_4_n_2 ;
  wire \slt_reg_1468[0]_i_5_n_2 ;
  wire \slt_reg_1468[0]_i_6_n_2 ;
  wire \slt_reg_1468[0]_i_7_n_2 ;
  wire \slt_reg_1468[0]_i_8_n_2 ;
  wire \slt_reg_1468[0]_i_9_n_2 ;
  wire \slt_reg_1468_reg[0]_i_1_n_3 ;
  wire \slt_reg_1468_reg[0]_i_1_n_4 ;
  wire \slt_reg_1468_reg[0]_i_1_n_5 ;
  wire \slt_reg_1468_reg[0]_i_2_n_2 ;
  wire \slt_reg_1468_reg[0]_i_2_n_3 ;
  wire \slt_reg_1468_reg[0]_i_2_n_4 ;
  wire \slt_reg_1468_reg[0]_i_2_n_5 ;
  wire start_for_post_process_U0_full_n;
  wire start_once_reg_reg;
  wire strm_dst_V_V_full_n;
  wire \t_V_1_reg_416_reg_n_2_[0] ;
  wire \t_V_1_reg_416_reg_n_2_[10] ;
  wire \t_V_1_reg_416_reg_n_2_[11] ;
  wire \t_V_1_reg_416_reg_n_2_[12] ;
  wire \t_V_1_reg_416_reg_n_2_[1] ;
  wire \t_V_1_reg_416_reg_n_2_[2] ;
  wire \t_V_1_reg_416_reg_n_2_[3] ;
  wire \t_V_1_reg_416_reg_n_2_[4] ;
  wire \t_V_1_reg_416_reg_n_2_[5] ;
  wire \t_V_1_reg_416_reg_n_2_[6] ;
  wire \t_V_1_reg_416_reg_n_2_[7] ;
  wire \t_V_1_reg_416_reg_n_2_[8] ;
  wire \t_V_1_reg_416_reg_n_2_[9] ;
  wire \t_V_2_reg_428_reg_n_2_[0] ;
  wire \t_V_2_reg_428_reg_n_2_[10] ;
  wire \t_V_2_reg_428_reg_n_2_[11] ;
  wire \t_V_2_reg_428_reg_n_2_[12] ;
  wire \t_V_2_reg_428_reg_n_2_[1] ;
  wire \t_V_2_reg_428_reg_n_2_[2] ;
  wire \t_V_2_reg_428_reg_n_2_[3] ;
  wire \t_V_2_reg_428_reg_n_2_[4] ;
  wire \t_V_2_reg_428_reg_n_2_[5] ;
  wire \t_V_2_reg_428_reg_n_2_[6] ;
  wire \t_V_2_reg_428_reg_n_2_[7] ;
  wire \t_V_2_reg_428_reg_n_2_[8] ;
  wire \t_V_2_reg_428_reg_n_2_[9] ;
  wire \t_V_3_reg_440_reg_n_2_[0] ;
  wire \t_V_3_reg_440_reg_n_2_[10] ;
  wire \t_V_3_reg_440_reg_n_2_[11] ;
  wire \t_V_3_reg_440_reg_n_2_[12] ;
  wire \t_V_3_reg_440_reg_n_2_[1] ;
  wire \t_V_3_reg_440_reg_n_2_[2] ;
  wire \t_V_3_reg_440_reg_n_2_[3] ;
  wire \t_V_3_reg_440_reg_n_2_[4] ;
  wire \t_V_3_reg_440_reg_n_2_[5] ;
  wire \t_V_3_reg_440_reg_n_2_[6] ;
  wire \t_V_3_reg_440_reg_n_2_[7] ;
  wire \t_V_3_reg_440_reg_n_2_[8] ;
  wire \t_V_3_reg_440_reg_n_2_[9] ;
  wire [9:0]t_V_4_reg_452;
  wire t_V_5_reg_464;
  wire t_V_5_reg_4640;
  wire [10:0]t_V_5_reg_464_pp1_iter1_reg;
  wire \t_V_5_reg_464_reg_n_2_[0] ;
  wire \t_V_5_reg_464_reg_n_2_[10] ;
  wire \t_V_5_reg_464_reg_n_2_[1] ;
  wire \t_V_5_reg_464_reg_n_2_[2] ;
  wire \t_V_5_reg_464_reg_n_2_[3] ;
  wire \t_V_5_reg_464_reg_n_2_[4] ;
  wire \t_V_5_reg_464_reg_n_2_[5] ;
  wire \t_V_5_reg_464_reg_n_2_[6] ;
  wire \t_V_5_reg_464_reg_n_2_[7] ;
  wire \t_V_5_reg_464_reg_n_2_[8] ;
  wire \t_V_5_reg_464_reg_n_2_[9] ;
  wire \t_V_reg_405[10]_i_4_n_2 ;
  wire [10:0]t_V_reg_405_reg__0;
  wire \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[0] ;
  wire \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[10] ;
  wire \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[1] ;
  wire \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[2] ;
  wire \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[3] ;
  wire \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[4] ;
  wire \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[5] ;
  wire \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[6] ;
  wire \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[7] ;
  wire \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[8] ;
  wire \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[9] ;
  wire \tmp_10_i_reg_1382_reg_n_2_[0] ;
  wire \tmp_10_i_reg_1382_reg_n_2_[10] ;
  wire \tmp_10_i_reg_1382_reg_n_2_[1] ;
  wire \tmp_10_i_reg_1382_reg_n_2_[2] ;
  wire \tmp_10_i_reg_1382_reg_n_2_[3] ;
  wire \tmp_10_i_reg_1382_reg_n_2_[4] ;
  wire \tmp_10_i_reg_1382_reg_n_2_[5] ;
  wire \tmp_10_i_reg_1382_reg_n_2_[6] ;
  wire \tmp_10_i_reg_1382_reg_n_2_[7] ;
  wire \tmp_10_i_reg_1382_reg_n_2_[8] ;
  wire \tmp_10_i_reg_1382_reg_n_2_[9] ;
  wire tmp_11_i_reg_13910;
  wire \tmp_11_i_reg_1391[0]_i_1_n_2 ;
  wire \tmp_11_i_reg_1391[0]_i_2_n_2 ;
  wire \tmp_11_i_reg_1391[0]_i_3_n_2 ;
  wire \tmp_11_i_reg_1391[0]_i_4_n_2 ;
  wire \tmp_11_i_reg_1391_pp1_iter5_reg_reg[0]_srl3_n_2 ;
  wire \tmp_11_i_reg_1391_pp1_iter6_reg_reg[0]__0_n_2 ;
  wire \tmp_11_i_reg_1391_reg_n_2_[0] ;
  wire \tmp_1_i_reg_1336[0]_i_1_n_2 ;
  wire \tmp_1_i_reg_1336[0]_i_2_n_2 ;
  wire \tmp_1_i_reg_1336_reg_n_2_[0] ;
  wire tmp_2_i_fu_715_p2;
  wire [1:0]tmp_2_reg_1360;
  wire tmp_3_i_fu_804_p2;
  wire tmp_3_i_reg_1356;
  wire tmp_3_reg_1364;
  wire tmp_44_i1_reg_1541;
  wire \tmp_44_i1_reg_1541[0]_i_2_n_2 ;
  wire tmp_46_i_reg_1473;
  wire tmp_47_i_reg_1478;
  wire \tmp_47_i_reg_1478[0]_i_10_n_2 ;
  wire \tmp_47_i_reg_1478[0]_i_11_n_2 ;
  wire \tmp_47_i_reg_1478[0]_i_12_n_2 ;
  wire \tmp_47_i_reg_1478[0]_i_13_n_2 ;
  wire \tmp_47_i_reg_1478[0]_i_14_n_2 ;
  wire \tmp_47_i_reg_1478[0]_i_15_n_2 ;
  wire \tmp_47_i_reg_1478[0]_i_16_n_2 ;
  wire \tmp_47_i_reg_1478[0]_i_17_n_2 ;
  wire \tmp_47_i_reg_1478[0]_i_18_n_2 ;
  wire \tmp_47_i_reg_1478[0]_i_3_n_2 ;
  wire \tmp_47_i_reg_1478[0]_i_4_n_2 ;
  wire \tmp_47_i_reg_1478[0]_i_5_n_2 ;
  wire \tmp_47_i_reg_1478[0]_i_6_n_2 ;
  wire \tmp_47_i_reg_1478[0]_i_7_n_2 ;
  wire \tmp_47_i_reg_1478[0]_i_8_n_2 ;
  wire \tmp_47_i_reg_1478[0]_i_9_n_2 ;
  wire \tmp_47_i_reg_1478_reg[0]_i_1_n_2 ;
  wire \tmp_47_i_reg_1478_reg[0]_i_1_n_3 ;
  wire \tmp_47_i_reg_1478_reg[0]_i_1_n_4 ;
  wire \tmp_47_i_reg_1478_reg[0]_i_1_n_5 ;
  wire \tmp_47_i_reg_1478_reg[0]_i_2_n_2 ;
  wire \tmp_47_i_reg_1478_reg[0]_i_2_n_3 ;
  wire \tmp_47_i_reg_1478_reg[0]_i_2_n_4 ;
  wire \tmp_47_i_reg_1478_reg[0]_i_2_n_5 ;
  wire tmp_48_i1_reg_1560;
  wire \tmp_48_i1_reg_1560[0]_i_2_n_2 ;
  wire tmp_49_i1_fu_1072_p2;
  wire tmp_49_i1_reg_1566;
  wire \tmp_49_i1_reg_1566[0]_i_10_n_2 ;
  wire \tmp_49_i1_reg_1566[0]_i_11_n_2 ;
  wire \tmp_49_i1_reg_1566[0]_i_12_n_2 ;
  wire \tmp_49_i1_reg_1566[0]_i_13_n_2 ;
  wire \tmp_49_i1_reg_1566[0]_i_14_n_2 ;
  wire \tmp_49_i1_reg_1566[0]_i_15_n_2 ;
  wire \tmp_49_i1_reg_1566[0]_i_16_n_2 ;
  wire \tmp_49_i1_reg_1566[0]_i_17_n_2 ;
  wire \tmp_49_i1_reg_1566[0]_i_18_n_2 ;
  wire \tmp_49_i1_reg_1566[0]_i_3_n_2 ;
  wire \tmp_49_i1_reg_1566[0]_i_4_n_2 ;
  wire \tmp_49_i1_reg_1566[0]_i_5_n_2 ;
  wire \tmp_49_i1_reg_1566[0]_i_6_n_2 ;
  wire \tmp_49_i1_reg_1566[0]_i_7_n_2 ;
  wire \tmp_49_i1_reg_1566[0]_i_8_n_2 ;
  wire \tmp_49_i1_reg_1566[0]_i_9_n_2 ;
  wire \tmp_49_i1_reg_1566_reg[0]_i_1_n_3 ;
  wire \tmp_49_i1_reg_1566_reg[0]_i_1_n_4 ;
  wire \tmp_49_i1_reg_1566_reg[0]_i_1_n_5 ;
  wire \tmp_49_i1_reg_1566_reg[0]_i_2_n_2 ;
  wire \tmp_49_i1_reg_1566_reg[0]_i_2_n_3 ;
  wire \tmp_49_i1_reg_1566_reg[0]_i_2_n_4 ;
  wire \tmp_49_i1_reg_1566_reg[0]_i_2_n_5 ;
  wire tmp_49_i_fu_947_p2;
  wire tmp_4_reg_1368;
  wire tmp_50_i1_reg_1572;
  wire \tmp_50_i1_reg_1572[0]_i_10_n_2 ;
  wire \tmp_50_i1_reg_1572[0]_i_11_n_2 ;
  wire \tmp_50_i1_reg_1572[0]_i_12_n_2 ;
  wire \tmp_50_i1_reg_1572[0]_i_13_n_2 ;
  wire \tmp_50_i1_reg_1572[0]_i_14_n_2 ;
  wire \tmp_50_i1_reg_1572[0]_i_15_n_2 ;
  wire \tmp_50_i1_reg_1572[0]_i_16_n_2 ;
  wire \tmp_50_i1_reg_1572[0]_i_17_n_2 ;
  wire \tmp_50_i1_reg_1572[0]_i_18_n_2 ;
  wire \tmp_50_i1_reg_1572[0]_i_3_n_2 ;
  wire \tmp_50_i1_reg_1572[0]_i_4_n_2 ;
  wire \tmp_50_i1_reg_1572[0]_i_5_n_2 ;
  wire \tmp_50_i1_reg_1572[0]_i_6_n_2 ;
  wire \tmp_50_i1_reg_1572[0]_i_7_n_2 ;
  wire \tmp_50_i1_reg_1572[0]_i_8_n_2 ;
  wire \tmp_50_i1_reg_1572[0]_i_9_n_2 ;
  wire \tmp_50_i1_reg_1572_reg[0]_i_1_n_3 ;
  wire \tmp_50_i1_reg_1572_reg[0]_i_1_n_4 ;
  wire \tmp_50_i1_reg_1572_reg[0]_i_1_n_5 ;
  wire \tmp_50_i1_reg_1572_reg[0]_i_2_n_2 ;
  wire \tmp_50_i1_reg_1572_reg[0]_i_2_n_3 ;
  wire \tmp_50_i1_reg_1572_reg[0]_i_2_n_4 ;
  wire \tmp_50_i1_reg_1572_reg[0]_i_2_n_5 ;
  wire tmp_52_i1_reg_1577;
  wire tmp_52_i_reg_1508;
  wire \tmp_52_i_reg_1508[0]_i_2_n_2 ;
  wire \tmp_52_i_reg_1508[0]_i_3_n_2 ;
  wire tmp_54_i1_reg_1588;
  wire tmp_54_i_reg_1519;
  wire \tmp_54_i_reg_1519[0]_i_10_n_2 ;
  wire \tmp_54_i_reg_1519[0]_i_11_n_2 ;
  wire \tmp_54_i_reg_1519[0]_i_12_n_2 ;
  wire \tmp_54_i_reg_1519[0]_i_13_n_2 ;
  wire \tmp_54_i_reg_1519[0]_i_14_n_2 ;
  wire \tmp_54_i_reg_1519[0]_i_15_n_2 ;
  wire \tmp_54_i_reg_1519[0]_i_16_n_2 ;
  wire \tmp_54_i_reg_1519[0]_i_17_n_2 ;
  wire \tmp_54_i_reg_1519[0]_i_18_n_2 ;
  wire \tmp_54_i_reg_1519[0]_i_3_n_2 ;
  wire \tmp_54_i_reg_1519[0]_i_4_n_2 ;
  wire \tmp_54_i_reg_1519[0]_i_5_n_2 ;
  wire \tmp_54_i_reg_1519[0]_i_6_n_2 ;
  wire \tmp_54_i_reg_1519[0]_i_7_n_2 ;
  wire \tmp_54_i_reg_1519[0]_i_8_n_2 ;
  wire \tmp_54_i_reg_1519[0]_i_9_n_2 ;
  wire \tmp_54_i_reg_1519_reg[0]_i_1_n_3 ;
  wire \tmp_54_i_reg_1519_reg[0]_i_1_n_4 ;
  wire \tmp_54_i_reg_1519_reg[0]_i_1_n_5 ;
  wire \tmp_54_i_reg_1519_reg[0]_i_2_n_2 ;
  wire \tmp_54_i_reg_1519_reg[0]_i_2_n_3 ;
  wire \tmp_54_i_reg_1519_reg[0]_i_2_n_4 ;
  wire \tmp_54_i_reg_1519_reg[0]_i_2_n_5 ;
  wire tmp_56_i1_reg_1593;
  wire tmp_56_i_reg_1524;
  wire \tmp_56_i_reg_1524[0]_i_2_n_2 ;
  wire \tmp_56_i_reg_1524[0]_i_3_n_2 ;
  wire \tmp_56_i_reg_1524[0]_i_4_n_2 ;
  wire [1:0]\tmp_56_i_reg_1524_reg[0]_0 ;
  wire tmp_57_i1_reg_1599;
  wire tmp_57_i_reg_1483;
  wire \tmp_57_i_reg_1483[0]_i_10_n_2 ;
  wire \tmp_57_i_reg_1483[0]_i_11_n_2 ;
  wire \tmp_57_i_reg_1483[0]_i_12_n_2 ;
  wire \tmp_57_i_reg_1483[0]_i_13_n_2 ;
  wire \tmp_57_i_reg_1483[0]_i_14_n_2 ;
  wire \tmp_57_i_reg_1483[0]_i_15_n_2 ;
  wire \tmp_57_i_reg_1483[0]_i_16_n_2 ;
  wire \tmp_57_i_reg_1483[0]_i_17_n_2 ;
  wire \tmp_57_i_reg_1483[0]_i_18_n_2 ;
  wire \tmp_57_i_reg_1483[0]_i_3_n_2 ;
  wire \tmp_57_i_reg_1483[0]_i_4_n_2 ;
  wire \tmp_57_i_reg_1483[0]_i_5_n_2 ;
  wire \tmp_57_i_reg_1483[0]_i_6_n_2 ;
  wire \tmp_57_i_reg_1483[0]_i_7_n_2 ;
  wire \tmp_57_i_reg_1483[0]_i_8_n_2 ;
  wire \tmp_57_i_reg_1483[0]_i_9_n_2 ;
  wire \tmp_57_i_reg_1483_reg[0]_i_1_n_3 ;
  wire \tmp_57_i_reg_1483_reg[0]_i_1_n_4 ;
  wire \tmp_57_i_reg_1483_reg[0]_i_1_n_5 ;
  wire \tmp_57_i_reg_1483_reg[0]_i_2_n_2 ;
  wire \tmp_57_i_reg_1483_reg[0]_i_2_n_3 ;
  wire \tmp_57_i_reg_1483_reg[0]_i_2_n_4 ;
  wire \tmp_57_i_reg_1483_reg[0]_i_2_n_5 ;
  wire tmp_58_i_fu_980_p2;
  wire [7:0]tmp_66_cast_i_reg_1322;
  wire tmp_V_3_reg_1627;
  wire \tmp_V_3_reg_1627[0]_i_1_n_2 ;
  wire \tmp_V_3_reg_1627[1]_i_1_n_2 ;
  wire \tmp_V_3_reg_1627[1]_i_3_n_2 ;
  wire \tmp_V_3_reg_1627[1]_i_4_n_2 ;
  wire \tmp_V_3_reg_1627[1]_i_5_n_2 ;
  wire \tmp_V_3_reg_1627[1]_i_6_n_2 ;
  wire \tmp_V_3_reg_1627_reg_n_2_[0] ;
  wire \tmp_V_3_reg_1627_reg_n_2_[1] ;
  wire \tmp_cast_i_reg_1317_reg_n_2_[0] ;
  wire \tmp_cast_i_reg_1317_reg_n_2_[1] ;
  wire \tmp_cast_i_reg_1317_reg_n_2_[2] ;
  wire \tmp_cast_i_reg_1317_reg_n_2_[3] ;
  wire \tmp_cast_i_reg_1317_reg_n_2_[4] ;
  wire \tmp_cast_i_reg_1317_reg_n_2_[5] ;
  wire \tmp_cast_i_reg_1317_reg_n_2_[6] ;
  wire \tmp_cast_i_reg_1317_reg_n_2_[7] ;
  wire tmp_i1_reg_1534;
  wire tmp_i2_reg_1493;
  wire \tmp_i2_reg_1493[0]_i_10_n_2 ;
  wire \tmp_i2_reg_1493[0]_i_11_n_2 ;
  wire \tmp_i2_reg_1493[0]_i_12_n_2 ;
  wire \tmp_i2_reg_1493[0]_i_13_n_2 ;
  wire \tmp_i2_reg_1493[0]_i_14_n_2 ;
  wire \tmp_i2_reg_1493[0]_i_15_n_2 ;
  wire \tmp_i2_reg_1493[0]_i_16_n_2 ;
  wire \tmp_i2_reg_1493[0]_i_17_n_2 ;
  wire \tmp_i2_reg_1493[0]_i_18_n_2 ;
  wire \tmp_i2_reg_1493[0]_i_3_n_2 ;
  wire \tmp_i2_reg_1493[0]_i_4_n_2 ;
  wire \tmp_i2_reg_1493[0]_i_5_n_2 ;
  wire \tmp_i2_reg_1493[0]_i_6_n_2 ;
  wire \tmp_i2_reg_1493[0]_i_7_n_2 ;
  wire \tmp_i2_reg_1493[0]_i_8_n_2 ;
  wire \tmp_i2_reg_1493[0]_i_9_n_2 ;
  wire \tmp_i2_reg_1493_reg[0]_i_1_n_3 ;
  wire \tmp_i2_reg_1493_reg[0]_i_1_n_4 ;
  wire \tmp_i2_reg_1493_reg[0]_i_1_n_5 ;
  wire \tmp_i2_reg_1493_reg[0]_i_2_n_2 ;
  wire \tmp_i2_reg_1493_reg[0]_i_2_n_3 ;
  wire \tmp_i2_reg_1493_reg[0]_i_2_n_4 ;
  wire \tmp_i2_reg_1493_reg[0]_i_2_n_5 ;
  wire \tmp_i_8_reg_1330[0]_i_1_n_2 ;
  wire \tmp_i_8_reg_1330[0]_i_2_n_2 ;
  wire \tmp_i_8_reg_1330[0]_i_3_n_2 ;
  wire \tmp_i_8_reg_1330[0]_i_4_n_2 ;
  wire \tmp_i_8_reg_1330_reg_n_2_[0] ;
  wire [10:0]tmp_i_reg_1293_pp0_iter1_reg_reg__0;
  wire tmp_i_reg_1293_reg0;
  wire [10:0]tmp_i_reg_1293_reg__0;
  wire [12:0]write_ind_V_fu_1090_p2;
  wire [12:0]write_ind_V_reg_1616;
  wire \write_ind_V_reg_1616_reg[12]_i_1_n_3 ;
  wire \write_ind_V_reg_1616_reg[12]_i_1_n_4 ;
  wire \write_ind_V_reg_1616_reg[12]_i_1_n_5 ;
  wire \write_ind_V_reg_1616_reg[4]_i_1_n_2 ;
  wire \write_ind_V_reg_1616_reg[4]_i_1_n_3 ;
  wire \write_ind_V_reg_1616_reg[4]_i_1_n_4 ;
  wire \write_ind_V_reg_1616_reg[4]_i_1_n_5 ;
  wire \write_ind_V_reg_1616_reg[8]_i_1_n_2 ;
  wire \write_ind_V_reg_1616_reg[8]_i_1_n_3 ;
  wire \write_ind_V_reg_1616_reg[8]_i_1_n_4 ;
  wire \write_ind_V_reg_1616_reg[8]_i_1_n_5 ;
  wire xFCannyEdgeDetector_U0_ap_start;
  wire xFSuppression3x3_U0_ap_ready;
  wire xFSuppression3x3_U0_ap_start;
  wire xFSuppression3x3_U0_low_threshold_read;
  wire [3:0]\NLW_NMS_5_i_reg_1503_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_NMS_5_i_reg_1503_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_read_ind_V_reg_1610_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_ind_V_reg_1604_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp16_i_reg_1529_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp16_i_reg_1529_reg[1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_slt3_reg_1514_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_slt3_reg_1514_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_slt_reg_1468_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_slt_reg_1468_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_47_i_reg_1478_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_47_i_reg_1478_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_49_i1_reg_1566_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_49_i1_reg_1566_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_50_i1_reg_1572_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_50_i1_reg_1572_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_54_i_reg_1519_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_54_i_reg_1519_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_57_i_reg_1483_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_57_i_reg_1483_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i2_reg_1493_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i2_reg_1493_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_write_ind_V_reg_1616_reg[12]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF888088808880888)) 
    \NMS_5_i_reg_1503[0]_i_1 
       (.I0(\NMS_5_i_reg_1503[0]_i_2_n_2 ),
        .I1(\NMS_5_i_reg_1503[0]_i_3_n_2 ),
        .I2(\NMS_5_i_reg_1503[0]_i_4_n_2 ),
        .I3(\NMS_5_i_reg_1503[0]_i_5_n_2 ),
        .I4(tmp_49_i_fu_947_p2),
        .I5(grp_fu_622_p2),
        .O(NMS_5_i_fu_972_p3[0]));
  LUT4 #(
    .INIT(16'h7150)) 
    \NMS_5_i_reg_1503[0]_i_11 
       (.I0(l10_buf_0_V_reg_501[15]),
        .I1(l00_buf_2_V_reg_1441[14]),
        .I2(l00_buf_2_V_reg_1441[15]),
        .I3(l10_buf_0_V_reg_501[14]),
        .O(\NMS_5_i_reg_1503[0]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \NMS_5_i_reg_1503[0]_i_12 
       (.I0(l10_buf_0_V_reg_501[13]),
        .I1(l00_buf_2_V_reg_1441[12]),
        .I2(l10_buf_0_V_reg_501[12]),
        .I3(l00_buf_2_V_reg_1441[13]),
        .O(\NMS_5_i_reg_1503[0]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \NMS_5_i_reg_1503[0]_i_13 
       (.I0(l10_buf_0_V_reg_501[11]),
        .I1(l00_buf_2_V_reg_1441[10]),
        .I2(l10_buf_0_V_reg_501[10]),
        .I3(l00_buf_2_V_reg_1441[11]),
        .O(\NMS_5_i_reg_1503[0]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \NMS_5_i_reg_1503[0]_i_14 
       (.I0(l10_buf_0_V_reg_501[9]),
        .I1(l00_buf_2_V_reg_1441[8]),
        .I2(l10_buf_0_V_reg_501[8]),
        .I3(l00_buf_2_V_reg_1441[9]),
        .O(\NMS_5_i_reg_1503[0]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \NMS_5_i_reg_1503[0]_i_15 
       (.I0(l00_buf_2_V_reg_1441[15]),
        .I1(l00_buf_2_V_reg_1441[14]),
        .I2(l10_buf_0_V_reg_501[15]),
        .I3(l10_buf_0_V_reg_501[14]),
        .O(\NMS_5_i_reg_1503[0]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \NMS_5_i_reg_1503[0]_i_16 
       (.I0(l00_buf_2_V_reg_1441[13]),
        .I1(l00_buf_2_V_reg_1441[12]),
        .I2(l10_buf_0_V_reg_501[12]),
        .I3(l10_buf_0_V_reg_501[13]),
        .O(\NMS_5_i_reg_1503[0]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \NMS_5_i_reg_1503[0]_i_17 
       (.I0(l00_buf_2_V_reg_1441[11]),
        .I1(l00_buf_2_V_reg_1441[10]),
        .I2(l10_buf_0_V_reg_501[10]),
        .I3(l10_buf_0_V_reg_501[11]),
        .O(\NMS_5_i_reg_1503[0]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \NMS_5_i_reg_1503[0]_i_18 
       (.I0(l00_buf_2_V_reg_1441[9]),
        .I1(l00_buf_2_V_reg_1441[8]),
        .I2(l10_buf_0_V_reg_501[8]),
        .I3(l10_buf_0_V_reg_501[9]),
        .O(\NMS_5_i_reg_1503[0]_i_18_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \NMS_5_i_reg_1503[0]_i_19 
       (.I0(l10_buf_0_V_reg_501[7]),
        .I1(l00_buf_2_V_reg_1441[6]),
        .I2(l10_buf_0_V_reg_501[6]),
        .I3(l00_buf_2_V_reg_1441[7]),
        .O(\NMS_5_i_reg_1503[0]_i_19_n_2 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \NMS_5_i_reg_1503[0]_i_2 
       (.I0(sel0[5]),
        .I1(sel0[7]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\NMS_5_i_reg_1503[0]_i_9_n_2 ),
        .O(\NMS_5_i_reg_1503[0]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \NMS_5_i_reg_1503[0]_i_20 
       (.I0(l10_buf_0_V_reg_501[5]),
        .I1(l00_buf_2_V_reg_1441[4]),
        .I2(l10_buf_0_V_reg_501[4]),
        .I3(l00_buf_2_V_reg_1441[5]),
        .O(\NMS_5_i_reg_1503[0]_i_20_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \NMS_5_i_reg_1503[0]_i_21 
       (.I0(l10_buf_0_V_reg_501[3]),
        .I1(l00_buf_2_V_reg_1441[2]),
        .I2(l10_buf_0_V_reg_501[2]),
        .I3(l00_buf_2_V_reg_1441[3]),
        .O(\NMS_5_i_reg_1503[0]_i_21_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \NMS_5_i_reg_1503[0]_i_22 
       (.I0(l10_buf_0_V_reg_501[1]),
        .I1(l00_buf_2_V_reg_1441[0]),
        .I2(l10_buf_0_V_reg_501[0]),
        .I3(l00_buf_2_V_reg_1441[1]),
        .O(\NMS_5_i_reg_1503[0]_i_22_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \NMS_5_i_reg_1503[0]_i_23 
       (.I0(l00_buf_2_V_reg_1441[7]),
        .I1(l00_buf_2_V_reg_1441[6]),
        .I2(l10_buf_0_V_reg_501[7]),
        .I3(l10_buf_0_V_reg_501[6]),
        .O(\NMS_5_i_reg_1503[0]_i_23_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \NMS_5_i_reg_1503[0]_i_24 
       (.I0(l00_buf_2_V_reg_1441[5]),
        .I1(l00_buf_2_V_reg_1441[4]),
        .I2(l10_buf_0_V_reg_501[5]),
        .I3(l10_buf_0_V_reg_501[4]),
        .O(\NMS_5_i_reg_1503[0]_i_24_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \NMS_5_i_reg_1503[0]_i_25 
       (.I0(l00_buf_2_V_reg_1441[3]),
        .I1(l00_buf_2_V_reg_1441[2]),
        .I2(l10_buf_0_V_reg_501[3]),
        .I3(l10_buf_0_V_reg_501[2]),
        .O(\NMS_5_i_reg_1503[0]_i_25_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \NMS_5_i_reg_1503[0]_i_26 
       (.I0(l00_buf_2_V_reg_1441[1]),
        .I1(l00_buf_2_V_reg_1441[0]),
        .I2(l10_buf_0_V_reg_501[1]),
        .I3(l10_buf_0_V_reg_501[0]),
        .O(\NMS_5_i_reg_1503[0]_i_26_n_2 ));
  LUT6 #(
    .INIT(64'h0000000511110005)) 
    \NMS_5_i_reg_1503[0]_i_3 
       (.I0(sel0[3]),
        .I1(\angle_buf_V_1_i_reg_526_reg_n_2_[6] ),
        .I2(angle_buf_2_V_reg_1488[6]),
        .I3(angle_buf_2_V_reg_1488[4]),
        .I4(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I5(\angle_buf_V_1_i_reg_526_reg_n_2_[4] ),
        .O(\NMS_5_i_reg_1503[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    \NMS_5_i_reg_1503[0]_i_4 
       (.I0(sel0[2]),
        .I1(\angle_buf_V_1_i_reg_526_reg_n_2_[0] ),
        .I2(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I3(angle_buf_2_V_reg_1488[0]),
        .I4(sel0[6]),
        .I5(sel0[4]),
        .O(\NMS_5_i_reg_1503[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000000008000888)) 
    \NMS_5_i_reg_1503[0]_i_5 
       (.I0(sel0[5]),
        .I1(sel0[3]),
        .I2(\angle_buf_V_1_i_reg_526_reg_n_2_[1] ),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(angle_buf_2_V_reg_1488[1]),
        .I5(sel0[7]),
        .O(\NMS_5_i_reg_1503[0]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \NMS_5_i_reg_1503[0]_i_7 
       (.I0(\angle_buf_V_1_i_reg_526_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(angle_buf_2_V_reg_1488[0]),
        .O(sel0[0]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \NMS_5_i_reg_1503[0]_i_8 
       (.I0(\angle_buf_V_1_i_reg_526_reg_n_2_[2] ),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(angle_buf_2_V_reg_1488[2]),
        .O(sel0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \NMS_5_i_reg_1503[0]_i_9 
       (.I0(slt_reg_1468),
        .I1(tmp_46_i_reg_1473),
        .O(\NMS_5_i_reg_1503[0]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \NMS_5_i_reg_1503[1]_i_1 
       (.I0(NMS_5_i_fu_972_p3[0]),
        .I1(tmp_47_i_reg_1478),
        .O(NMS_5_i_fu_972_p3[1]));
  FDRE \NMS_5_i_reg_1503_reg[0] 
       (.C(ap_clk),
        .CE(NMS_5_i_reg_15030),
        .D(NMS_5_i_fu_972_p3[0]),
        .Q(NMS_5_i_reg_1503[0]),
        .R(1'b0));
  CARRY4 \NMS_5_i_reg_1503_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\NMS_5_i_reg_1503_reg[0]_i_10_n_2 ,\NMS_5_i_reg_1503_reg[0]_i_10_n_3 ,\NMS_5_i_reg_1503_reg[0]_i_10_n_4 ,\NMS_5_i_reg_1503_reg[0]_i_10_n_5 }),
        .CYINIT(1'b0),
        .DI({\NMS_5_i_reg_1503[0]_i_19_n_2 ,\NMS_5_i_reg_1503[0]_i_20_n_2 ,\NMS_5_i_reg_1503[0]_i_21_n_2 ,\NMS_5_i_reg_1503[0]_i_22_n_2 }),
        .O(\NLW_NMS_5_i_reg_1503_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\NMS_5_i_reg_1503[0]_i_23_n_2 ,\NMS_5_i_reg_1503[0]_i_24_n_2 ,\NMS_5_i_reg_1503[0]_i_25_n_2 ,\NMS_5_i_reg_1503[0]_i_26_n_2 }));
  CARRY4 \NMS_5_i_reg_1503_reg[0]_i_6 
       (.CI(\NMS_5_i_reg_1503_reg[0]_i_10_n_2 ),
        .CO({tmp_49_i_fu_947_p2,\NMS_5_i_reg_1503_reg[0]_i_6_n_3 ,\NMS_5_i_reg_1503_reg[0]_i_6_n_4 ,\NMS_5_i_reg_1503_reg[0]_i_6_n_5 }),
        .CYINIT(1'b0),
        .DI({\NMS_5_i_reg_1503[0]_i_11_n_2 ,\NMS_5_i_reg_1503[0]_i_12_n_2 ,\NMS_5_i_reg_1503[0]_i_13_n_2 ,\NMS_5_i_reg_1503[0]_i_14_n_2 }),
        .O(\NLW_NMS_5_i_reg_1503_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\NMS_5_i_reg_1503[0]_i_15_n_2 ,\NMS_5_i_reg_1503[0]_i_16_n_2 ,\NMS_5_i_reg_1503[0]_i_17_n_2 ,\NMS_5_i_reg_1503[0]_i_18_n_2 }));
  FDRE \NMS_5_i_reg_1503_reg[1] 
       (.C(ap_clk),
        .CE(NMS_5_i_reg_15030),
        .D(NMS_5_i_fu_972_p3[1]),
        .Q(NMS_5_i_reg_1503[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \NMS_i1_reg_1552[1]_i_1 
       (.I0(\tmp_47_i_reg_1478_reg[0]_i_1_n_2 ),
        .I1(ap_CS_fsm_state16),
        .I2(NMS_i1_reg_1552_reg__0),
        .O(\NMS_i1_reg_1552[1]_i_1_n_2 ));
  FDRE \NMS_i1_reg_1552_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\NMS_i1_reg_1552[1]_i_1_n_2 ),
        .Q(NMS_i1_reg_1552_reg__0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \NMS_i_reg_1498[1]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .O(NMS_5_i_reg_15030));
  FDRE \NMS_i_reg_1498_reg[1] 
       (.C(ap_clk),
        .CE(NMS_5_i_reg_15030),
        .D(tmp_47_i_reg_1478),
        .Q(\NMS_i_reg_1498_reg_n_2_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAEAAAEFAAEAAAEA)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG[0][0]_i_2_n_2 ),
        .I1(sel_tmp16_i_reg_1529[0]),
        .I2(\SRL_SIG[0][0]_i_3_n_2 ),
        .I3(ap_NS_fsm1),
        .I4(tmp_52_i_reg_1508),
        .I5(NMS_5_i_reg_1503[0]),
        .O(\tmp_56_i_reg_1524_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(ap_NS_fsm1),
        .I1(\tmp_V_3_reg_1627_reg_n_2_[0] ),
        .I2(\SRL_SIG[0][0]_i_4_n_2 ),
        .I3(tmp_54_i_reg_1519),
        .I4(slt3_reg_1514),
        .I5(tmp_52_i_reg_1508),
        .O(\SRL_SIG[0][0]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \SRL_SIG[0][0]_i_3 
       (.I0(tmp_56_i_reg_1524),
        .I1(tmp_i2_reg_1493),
        .O(\SRL_SIG[0][0]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h0222)) 
    \SRL_SIG[0][0]_i_4 
       (.I0(tmp_i2_reg_1493),
        .I1(tmp_56_i_reg_1524),
        .I2(strm_dst_V_V_full_n),
        .I3(\ap_CS_fsm_reg_n_2_[8] ),
        .O(\SRL_SIG[0][0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h8080808080888080)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(strm_dst_V_V_full_n),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg_n_2_[8] ),
        .I3(\tmp_11_i_reg_1391_pp1_iter6_reg_reg[0]__0_n_2 ),
        .I4(ap_enable_reg_pp1_iter7_reg_n_2),
        .I5(ap_block_pp1_stage0_subdone),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFCECC0200)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(\SRL_SIG[0][1]_i_3_n_2 ),
        .I1(ap_NS_fsm1),
        .I2(tmp_56_i_reg_1524),
        .I3(tmp_i2_reg_1493),
        .I4(\tmp_V_3_reg_1627_reg_n_2_[1] ),
        .I5(\SRL_SIG[0][1]_i_4_n_2 ),
        .O(\tmp_56_i_reg_1524_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h0800)) 
    \SRL_SIG[0][1]_i_3 
       (.I0(\NMS_i_reg_1498_reg_n_2_[1] ),
        .I1(tmp_52_i_reg_1508),
        .I2(tmp_54_i_reg_1519),
        .I3(slt3_reg_1514),
        .O(\SRL_SIG[0][1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0F0F020F00000200)) 
    \SRL_SIG[0][1]_i_4 
       (.I0(NMS_5_i_reg_1503[1]),
        .I1(tmp_52_i_reg_1508),
        .I2(ap_NS_fsm1),
        .I3(tmp_i2_reg_1493),
        .I4(tmp_56_i_reg_1524),
        .I5(sel_tmp16_i_reg_1529[1]),
        .O(\SRL_SIG[0][1]_i_4_n_2 ));
  design_1_Canny_accel_0_0_xFSuppression3x3_hbi angle_0_V_U
       (.DOBDO(angle_0_V_load_reg_1463),
        .Q({\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[10] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[9] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[8] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[7] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[6] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[5] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[4] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[3] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[2] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[1] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[0] }),
        .angle_0_V_ce1(angle_0_V_ce1),
        .ap_block_pp0_stage0_subdone64_out(ap_block_pp0_stage0_subdone64_out),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .exitcond1_i_reg_1284_pp0_iter1_reg(exitcond1_i_reg_1284_pp0_iter1_reg),
        .ram_reg(ap_enable_reg_pp0_iter2_reg_n_2),
        .ram_reg_0(\exitcond_i_i_reg_1373_pp1_iter4_reg_reg_n_2_[0] ),
        .ram_reg_1({reg_659[7:5],reg_659[3:1]}),
        .ram_reg_2(\exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0] ),
        .ram_reg_3(t_V_5_reg_464_pp1_iter1_reg),
        .ram_reg_4(tmp_i_reg_1293_pp0_iter1_reg_reg__0),
        .tmp_3_i_reg_1356(tmp_3_i_reg_1356),
        .tmp_3_reg_1364(tmp_3_reg_1364),
        .tmp_4_reg_1368(tmp_4_reg_1368));
  design_1_Canny_accel_0_0_xFSuppression3x3_hbi_9 angle_1_V_U
       (.D(angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read),
        .DOBDO(angle_0_V_load_reg_1463),
        .Q(t_V_5_reg_464_pp1_iter1_reg),
        .angle_0_V_ce1(angle_0_V_ce1),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .magnitude_mat_V_V_empty_n(magnitude_mat_V_V_empty_n),
        .phase_mat_V_V_empty_n(phase_mat_V_V_empty_n),
        .ram_reg({\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[10] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[9] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[8] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[7] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[6] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[5] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[4] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[3] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[2] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[1] ,\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[0] }),
        .ram_reg_0(\exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0] ),
        .ram_reg_1(\exitcond_i_i_reg_1373_pp1_iter4_reg_reg_n_2_[0] ),
        .ram_reg_2(\reg_659[7]_i_3_n_2 ),
        .ram_reg_3(ap_enable_reg_pp1_iter7_reg_n_2),
        .ram_reg_4(\tmp_11_i_reg_1391_pp1_iter6_reg_reg[0]__0_n_2 ),
        .ram_reg_5({reg_659[7:5],reg_659[3:1]}),
        .strm_dst_V_V_full_n(strm_dst_V_V_full_n),
        .tmp_3_i_reg_1356(tmp_3_i_reg_1356),
        .tmp_3_reg_1364(tmp_3_reg_1364),
        .tmp_4_reg_1368(tmp_4_reg_1368));
  FDRE \angle_buf_2_V_reg_1488_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read[0]),
        .Q(angle_buf_2_V_reg_1488[0]),
        .R(1'b0));
  FDRE \angle_buf_2_V_reg_1488_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read[1]),
        .Q(angle_buf_2_V_reg_1488[1]),
        .R(1'b0));
  FDRE \angle_buf_2_V_reg_1488_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read[2]),
        .Q(angle_buf_2_V_reg_1488[2]),
        .R(1'b0));
  FDRE \angle_buf_2_V_reg_1488_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read[3]),
        .Q(angle_buf_2_V_reg_1488[3]),
        .R(1'b0));
  FDRE \angle_buf_2_V_reg_1488_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read[4]),
        .Q(angle_buf_2_V_reg_1488[4]),
        .R(1'b0));
  FDRE \angle_buf_2_V_reg_1488_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read[5]),
        .Q(angle_buf_2_V_reg_1488[5]),
        .R(1'b0));
  FDRE \angle_buf_2_V_reg_1488_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read[6]),
        .Q(angle_buf_2_V_reg_1488[6]),
        .R(1'b0));
  FDRE \angle_buf_2_V_reg_1488_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read[7]),
        .Q(angle_buf_2_V_reg_1488[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB00)) 
    \angle_buf_V_1_i_reg_526[7]_i_1 
       (.I0(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_state7),
        .O(angle_buf_V_1_i_reg_526));
  LUT3 #(
    .INIT(8'h02)) 
    \angle_buf_V_1_i_reg_526[7]_i_2 
       (.I0(ap_enable_reg_pp1_iter7_reg_n_2),
        .I1(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I2(ap_block_pp1_stage0_subdone),
        .O(angle_buf_V_1_i_reg_5260));
  FDRE \angle_buf_V_1_i_reg_526_reg[0] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(angle_buf_2_V_reg_1488[0]),
        .Q(\angle_buf_V_1_i_reg_526_reg_n_2_[0] ),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \angle_buf_V_1_i_reg_526_reg[1] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(angle_buf_2_V_reg_1488[1]),
        .Q(\angle_buf_V_1_i_reg_526_reg_n_2_[1] ),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \angle_buf_V_1_i_reg_526_reg[2] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(angle_buf_2_V_reg_1488[2]),
        .Q(\angle_buf_V_1_i_reg_526_reg_n_2_[2] ),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \angle_buf_V_1_i_reg_526_reg[3] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(angle_buf_2_V_reg_1488[3]),
        .Q(\angle_buf_V_1_i_reg_526_reg_n_2_[3] ),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \angle_buf_V_1_i_reg_526_reg[4] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(angle_buf_2_V_reg_1488[4]),
        .Q(\angle_buf_V_1_i_reg_526_reg_n_2_[4] ),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \angle_buf_V_1_i_reg_526_reg[5] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(angle_buf_2_V_reg_1488[5]),
        .Q(\angle_buf_V_1_i_reg_526_reg_n_2_[5] ),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \angle_buf_V_1_i_reg_526_reg[6] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(angle_buf_2_V_reg_1488[6]),
        .Q(\angle_buf_V_1_i_reg_526_reg_n_2_[6] ),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \angle_buf_V_1_i_reg_526_reg[7] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(angle_buf_2_V_reg_1488[7]),
        .Q(\angle_buf_V_1_i_reg_526_reg_n_2_[7] ),
        .R(angle_buf_V_1_i_reg_526));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7F0000)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(p_lowthreshold_c_empty_n),
        .I1(p_highthreshold_c_empty_n),
        .I2(xFSuppression3x3_U0_ap_start),
        .I3(ap_done_reg),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .I5(xFSuppression3x3_U0_ap_ready),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(E),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \ap_CS_fsm[0]_i_2__4 
       (.I0(t_V_4_reg_452[1]),
        .I1(t_V_4_reg_452[0]),
        .I2(t_V_4_reg_452[3]),
        .I3(t_V_4_reg_452[2]),
        .I4(\ap_CS_fsm[4]_i_3__0_n_2 ),
        .I5(ap_CS_fsm_state6),
        .O(xFSuppression3x3_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_2 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(E),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF007000700070)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(exitcond1_i_fu_665_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter2_reg_n_2),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .I5(xFSuppression3x3_U0_low_threshold_read),
        .O(\ap_CS_fsm[1]_i_2__1_n_2 ));
  LUT6 #(
    .INIT(64'h000000000F000800)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(exitcond1_i_fu_665_p2),
        .I2(ap_block_pp0_stage0_subdone64_out),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2_reg_n_2),
        .I5(ap_enable_reg_pp0_iter1_reg_n_2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(\ap_CS_fsm_reg_n_2_[8] ),
        .I1(strm_dst_V_V_full_n),
        .I2(ap_CS_fsm_state5),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_CS_fsm_state6),
        .I1(exitcond_i_fu_688_p2),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \ap_CS_fsm[4]_i_2__1 
       (.I0(\ap_CS_fsm[4]_i_3__0_n_2 ),
        .I1(t_V_4_reg_452[2]),
        .I2(t_V_4_reg_452[3]),
        .I3(t_V_4_reg_452[0]),
        .I4(t_V_4_reg_452[1]),
        .O(exitcond_i_fu_688_p2));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \ap_CS_fsm[4]_i_3__0 
       (.I0(t_V_4_reg_452[4]),
        .I1(t_V_4_reg_452[5]),
        .I2(t_V_4_reg_452[9]),
        .I3(t_V_4_reg_452[8]),
        .I4(t_V_4_reg_452[6]),
        .I5(t_V_4_reg_452[7]),
        .O(\ap_CS_fsm[4]_i_3__0_n_2 ));
  LUT4 #(
    .INIT(16'hFEAA)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_CS_fsm_state7),
        .I1(\ap_CS_fsm[5]_i_2__0_n_2 ),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hAAEF)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(ap_enable_reg_pp1_iter6),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(ap_enable_reg_pp1_iter7_reg_n_2),
        .O(\ap_CS_fsm[5]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000AE0000)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(ap_enable_reg_pp1_iter7_reg_n_2),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(ap_block_pp1_stage0_subdone),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm_reg_n_2_[8] ),
        .I1(strm_dst_V_V_full_n),
        .I2(ap_CS_fsm_state17),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state5),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state16),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(\ap_CS_fsm_reg_n_2_[8] ),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(xFSuppression3x3_U0_ap_ready),
        .O(ap_done_reg_i_1_n_2));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    ap_done_reg_i_2
       (.I0(Q[1]),
        .I1(grp_xFCannyKernel_fu_80_ap_ready),
        .I2(ap_done_reg_reg_0),
        .I3(ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done),
        .I4(xFSuppression3x3_U0_ap_ready),
        .I5(ap_done_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_2),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A800A8A8A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_rst_n),
        .I1(xFSuppression3x3_U0_low_threshold_read),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond1_i_fu_665_p2),
        .I4(ap_block_pp0_stage0_subdone64_out),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888800A0)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(exitcond1_i_fu_665_p2),
        .I4(ap_block_pp0_stage0_subdone64_out),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0088A0A0)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_2),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(xFSuppression3x3_U0_low_threshold_read),
        .I4(ap_block_pp0_stage0_subdone64_out),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_2),
        .Q(ap_enable_reg_pp0_iter2_reg_n_2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A800A8A8A8A8A8)) 
    ap_enable_reg_pp1_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state7),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(exitcond_i_i_fu_837_p2),
        .I4(ap_block_pp1_stage0_subdone),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__1_n_2),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp1_iter1_i_1__1
       (.I0(ap_block_pp1_stage0_subdone),
        .O(ap_block_pp1_stage0_subdone10_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter4),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter6_i_1__1
       (.I0(ap_enable_reg_pp1_iter5),
        .I1(ap_enable_reg_pp1_iter4),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(p_1_in),
        .Q(ap_enable_reg_pp1_iter6),
        .R(ap_enable_reg_pp1_iter4_reg_0));
  LUT5 #(
    .INIT(32'h00A088A0)) 
    ap_enable_reg_pp1_iter7_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(ap_CS_fsm_state7),
        .O(ap_enable_reg_pp1_iter7_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter7_i_1__0_n_2),
        .Q(ap_enable_reg_pp1_iter7_reg_n_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_i_1
       (.I0(ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done),
        .I1(xFSuppression3x3_U0_ap_ready),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg));
  design_1_Canny_accel_0_0_xFSuppression3x3_jbC buf_0_V_U
       (.D(I1),
        .DOBDO(buf_1_V_load_reg_1417),
        .Q({\tmp_10_i_reg_1382_reg_n_2_[10] ,\tmp_10_i_reg_1382_reg_n_2_[9] ,\tmp_10_i_reg_1382_reg_n_2_[8] ,\tmp_10_i_reg_1382_reg_n_2_[7] ,\tmp_10_i_reg_1382_reg_n_2_[6] ,\tmp_10_i_reg_1382_reg_n_2_[5] ,\tmp_10_i_reg_1382_reg_n_2_[4] ,\tmp_10_i_reg_1382_reg_n_2_[3] ,\tmp_10_i_reg_1382_reg_n_2_[2] ,\tmp_10_i_reg_1382_reg_n_2_[1] ,\tmp_10_i_reg_1382_reg_n_2_[0] }),
        .ap_block_pp0_stage0_subdone64_out(ap_block_pp0_stage0_subdone64_out),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(buf_0_V_U_n_3),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_phi_mux_l10_buf_0_V_phi_fu_505_p4({ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[15],ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[13],ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[11],ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[9],ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[7:0]}),
        .buf_0_V_ce1(buf_0_V_ce1),
        .buf_0_V_load_reg_14100(buf_0_V_load_reg_14100),
        .exitcond1_i_fu_665_p2(exitcond1_i_fu_665_p2),
        .\exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0] (buf_0_V_U_n_53),
        .\l00_buf_2_V_reg_1441_reg[14] (p_2_i_fu_194),
        .\l00_buf_2_V_reg_1441_reg[15] (buf_2_V_load_reg_1424),
        .\l10_buf_2_V_reg_1447_reg[14] (p_3_i_fu_190),
        .\l20_buf_2_V_reg_1452_reg[14] (p_4_i_fu_186),
        .magnitude_mat_V_V_empty_n(magnitude_mat_V_V_empty_n),
        .\p_0298_3_i_reg_1341_reg[0] (I3),
        .\p_0325_3_i_reg_1351_reg[0] (I2),
        .p_53_in(p_53_in),
        .phase_mat_V_V_empty_n(phase_mat_V_V_empty_n),
        .ram_reg(ap_CS_fsm_pp0_stage0),
        .ram_reg_0(\exitcond1_i_reg_1284_reg_n_2_[0] ),
        .ram_reg_1(ap_enable_reg_pp0_iter1_reg_n_2),
        .ram_reg_2(t_V_reg_405_reg__0),
        .ram_reg_3(t_V_5_reg_464_pp1_iter1_reg),
        .ram_reg_4(\exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0] ),
        .ram_reg_5(tmp_2_reg_1360),
        .ram_reg_6(reg_652),
        .tmp_3_i_reg_1356(tmp_3_i_reg_1356),
        .tmp_46_i_reg_1473(tmp_46_i_reg_1473),
        .\tmp_46_i_reg_1473_reg[0] (\exitcond_i_i_reg_1373_pp1_iter4_reg_reg_n_2_[0] ),
        .\tmp_46_i_reg_1473_reg[0]_i_2 ({l10_buf_2_V_reg_1447[14],l10_buf_2_V_reg_1447[12],l10_buf_2_V_reg_1447[10],l10_buf_2_V_reg_1447[8:0]}),
        .\tmp_46_i_reg_1473_reg[0]_i_2_0 ({l10_buf_0_V_reg_501[14],l10_buf_0_V_reg_501[12],l10_buf_0_V_reg_501[10],l10_buf_0_V_reg_501[8:0]}));
  design_1_Canny_accel_0_0_xFSuppression3x3_jbC_10 buf_1_V_U
       (.DOBDO(buf_1_V_load_reg_1417),
        .Q({\tmp_10_i_reg_1382_reg_n_2_[10] ,\tmp_10_i_reg_1382_reg_n_2_[9] ,\tmp_10_i_reg_1382_reg_n_2_[8] ,\tmp_10_i_reg_1382_reg_n_2_[7] ,\tmp_10_i_reg_1382_reg_n_2_[6] ,\tmp_10_i_reg_1382_reg_n_2_[5] ,\tmp_10_i_reg_1382_reg_n_2_[4] ,\tmp_10_i_reg_1382_reg_n_2_[3] ,\tmp_10_i_reg_1382_reg_n_2_[2] ,\tmp_10_i_reg_1382_reg_n_2_[1] ,\tmp_10_i_reg_1382_reg_n_2_[0] }),
        .ap_block_pp0_stage0_subdone64_out(ap_block_pp0_stage0_subdone64_out),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .buf_0_V_ce1(buf_0_V_ce1),
        .buf_0_V_load_reg_14100(buf_0_V_load_reg_14100),
        .exitcond1_i_reg_1284_pp0_iter1_reg(exitcond1_i_reg_1284_pp0_iter1_reg),
        .ram_reg(ap_enable_reg_pp0_iter2_reg_n_2),
        .ram_reg_0(t_V_5_reg_464_pp1_iter1_reg),
        .ram_reg_1(tmp_i_reg_1293_pp0_iter1_reg_reg__0),
        .ram_reg_2(reg_652),
        .ram_reg_3(\exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0] ),
        .ram_reg_4(tmp_2_reg_1360),
        .tmp_3_i_reg_1356(tmp_3_i_reg_1356));
  design_1_Canny_accel_0_0_xFSuppression3x3_jbC_11 buf_2_V_U
       (.Q(t_V_5_reg_464_pp1_iter1_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .buf_0_V_ce1(buf_0_V_ce1),
        .buf_0_V_load_reg_14100(buf_0_V_load_reg_14100),
        .exitcond_i_i_reg_1373_pp1_iter3_reg(exitcond_i_i_reg_1373_pp1_iter3_reg),
        .ram_reg(buf_2_V_load_reg_1424),
        .ram_reg_0({\tmp_10_i_reg_1382_reg_n_2_[10] ,\tmp_10_i_reg_1382_reg_n_2_[9] ,\tmp_10_i_reg_1382_reg_n_2_[8] ,\tmp_10_i_reg_1382_reg_n_2_[7] ,\tmp_10_i_reg_1382_reg_n_2_[6] ,\tmp_10_i_reg_1382_reg_n_2_[5] ,\tmp_10_i_reg_1382_reg_n_2_[4] ,\tmp_10_i_reg_1382_reg_n_2_[3] ,\tmp_10_i_reg_1382_reg_n_2_[2] ,\tmp_10_i_reg_1382_reg_n_2_[1] ,\tmp_10_i_reg_1382_reg_n_2_[0] }),
        .ram_reg_1(tmp_2_reg_1360[1]),
        .ram_reg_2(\exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0] ),
        .ram_reg_3(reg_652),
        .tmp_3_i_reg_1356(tmp_3_i_reg_1356));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \col_V_1_reg_1377[0]_i_1 
       (.I0(\t_V_5_reg_464_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .I3(col_V_1_reg_1377_reg__0[0]),
        .O(col_V_1_fu_843_p2[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \col_V_1_reg_1377[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .O(\col_V_1_reg_1377[10]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000800FFFFF7FF)) 
    \col_V_1_reg_1377[10]_i_2 
       (.I0(\exitcond_i_i_reg_1373[0]_i_4_n_2 ),
        .I1(\col_V_1_reg_1377[10]_i_3_n_2 ),
        .I2(\col_V_1_reg_1377[10]_i_4_n_2 ),
        .I3(ap_phi_mux_t_V_5_phi_fu_468_p4[7]),
        .I4(\exitcond_i_i_reg_1373[0]_i_5_n_2 ),
        .I5(\col_V_1_reg_1377[10]_i_6_n_2 ),
        .O(col_V_1_fu_843_p2[10]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \col_V_1_reg_1377[10]_i_3 
       (.I0(col_V_1_reg_1377_reg__0[6]),
        .I1(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_464_reg_n_2_[6] ),
        .O(\col_V_1_reg_1377[10]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFF1DFFFFFFFFFFFF)) 
    \col_V_1_reg_1377[10]_i_4 
       (.I0(\t_V_5_reg_464_reg_n_2_[5] ),
        .I1(ap_phi_mux_t_V_5_phi_fu_468_p41),
        .I2(col_V_1_reg_1377_reg__0[5]),
        .I3(\col_V_1_reg_1377[4]_i_2_n_2 ),
        .I4(ap_phi_mux_t_V_5_phi_fu_468_p4[3]),
        .I5(ap_phi_mux_t_V_5_phi_fu_468_p4__0[4]),
        .O(\col_V_1_reg_1377[10]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \col_V_1_reg_1377[10]_i_5 
       (.I0(col_V_1_reg_1377_reg__0[7]),
        .I1(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_464_reg_n_2_[7] ),
        .O(ap_phi_mux_t_V_5_phi_fu_468_p4[7]));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_1_reg_1377[10]_i_6 
       (.I0(col_V_1_reg_1377_reg__0[10]),
        .I1(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_464_reg_n_2_[10] ),
        .O(\col_V_1_reg_1377[10]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \col_V_1_reg_1377[10]_i_7 
       (.I0(col_V_1_reg_1377_reg__0[3]),
        .I1(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_464_reg_n_2_[3] ),
        .O(ap_phi_mux_t_V_5_phi_fu_468_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_V_1_reg_1377[1]_i_1 
       (.I0(\t_V_5_reg_464_reg_n_2_[0] ),
        .I1(col_V_1_reg_1377_reg__0[0]),
        .I2(\t_V_5_reg_464_reg_n_2_[1] ),
        .I3(ap_phi_mux_t_V_5_phi_fu_468_p41),
        .I4(col_V_1_reg_1377_reg__0[1]),
        .O(col_V_1_fu_843_p2[1]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \col_V_1_reg_1377[2]_i_1 
       (.I0(col_V_1_reg_1377_reg__0[1]),
        .I1(\t_V_5_reg_464_reg_n_2_[1] ),
        .I2(ap_phi_mux_t_V_5_phi_fu_468_p4__0[0]),
        .I3(\t_V_5_reg_464_reg_n_2_[2] ),
        .I4(ap_phi_mux_t_V_5_phi_fu_468_p41),
        .I5(col_V_1_reg_1377_reg__0[2]),
        .O(col_V_1_fu_843_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \col_V_1_reg_1377[2]_i_2 
       (.I0(col_V_1_reg_1377_reg__0[0]),
        .I1(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_464_reg_n_2_[0] ),
        .O(ap_phi_mux_t_V_5_phi_fu_468_p4__0[0]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_1_reg_1377[3]_i_1 
       (.I0(col_V_1_reg_1377_reg__0[2]),
        .I1(\t_V_5_reg_464_reg_n_2_[2] ),
        .I2(\col_V_1_reg_1377[3]_i_2_n_2 ),
        .I3(\t_V_5_reg_464_reg_n_2_[3] ),
        .I4(ap_phi_mux_t_V_5_phi_fu_468_p41),
        .I5(col_V_1_reg_1377_reg__0[3]),
        .O(col_V_1_fu_843_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \col_V_1_reg_1377[3]_i_2 
       (.I0(\t_V_5_reg_464_reg_n_2_[0] ),
        .I1(col_V_1_reg_1377_reg__0[0]),
        .I2(\t_V_5_reg_464_reg_n_2_[1] ),
        .I3(ap_phi_mux_t_V_5_phi_fu_468_p41),
        .I4(col_V_1_reg_1377_reg__0[1]),
        .O(\col_V_1_reg_1377[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_1_reg_1377[4]_i_1 
       (.I0(col_V_1_reg_1377_reg__0[3]),
        .I1(\t_V_5_reg_464_reg_n_2_[3] ),
        .I2(\col_V_1_reg_1377[4]_i_2_n_2 ),
        .I3(\t_V_5_reg_464_reg_n_2_[4] ),
        .I4(ap_phi_mux_t_V_5_phi_fu_468_p41),
        .I5(col_V_1_reg_1377_reg__0[4]),
        .O(col_V_1_fu_843_p2[4]));
  LUT6 #(
    .INIT(64'h5F5F3FFFFFFF3FFF)) 
    \col_V_1_reg_1377[4]_i_2 
       (.I0(col_V_1_reg_1377_reg__0[1]),
        .I1(\t_V_5_reg_464_reg_n_2_[1] ),
        .I2(ap_phi_mux_t_V_5_phi_fu_468_p4__0[0]),
        .I3(\t_V_5_reg_464_reg_n_2_[2] ),
        .I4(ap_phi_mux_t_V_5_phi_fu_468_p41),
        .I5(col_V_1_reg_1377_reg__0[2]),
        .O(\col_V_1_reg_1377[4]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h515DAEA2)) 
    \col_V_1_reg_1377[5]_i_1 
       (.I0(\t_V_5_reg_464_reg_n_2_[5] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .I3(col_V_1_reg_1377_reg__0[5]),
        .I4(\col_V_1_reg_1377[6]_i_2_n_2 ),
        .O(col_V_1_fu_843_p2[5]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \col_V_1_reg_1377[6]_i_1 
       (.I0(\col_V_1_reg_1377[6]_i_2_n_2 ),
        .I1(col_V_1_reg_1377_reg__0[5]),
        .I2(\t_V_5_reg_464_reg_n_2_[5] ),
        .I3(\t_V_5_reg_464_reg_n_2_[6] ),
        .I4(ap_phi_mux_t_V_5_phi_fu_468_p41),
        .I5(col_V_1_reg_1377_reg__0[6]),
        .O(col_V_1_fu_843_p2[6]));
  LUT6 #(
    .INIT(64'h00000000C0AAC000)) 
    \col_V_1_reg_1377[6]_i_2 
       (.I0(\t_V_5_reg_464_reg_n_2_[4] ),
        .I1(col_V_1_reg_1377_reg__0[4]),
        .I2(col_V_1_reg_1377_reg__0[3]),
        .I3(ap_phi_mux_t_V_5_phi_fu_468_p41),
        .I4(\t_V_5_reg_464_reg_n_2_[3] ),
        .I5(\col_V_1_reg_1377[4]_i_2_n_2 ),
        .O(\col_V_1_reg_1377[6]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hBBBBAF504444AF50)) 
    \col_V_1_reg_1377[7]_i_1 
       (.I0(\col_V_1_reg_1377[10]_i_4_n_2 ),
        .I1(col_V_1_reg_1377_reg__0[6]),
        .I2(\t_V_5_reg_464_reg_n_2_[6] ),
        .I3(\t_V_5_reg_464_reg_n_2_[7] ),
        .I4(ap_phi_mux_t_V_5_phi_fu_468_p41),
        .I5(col_V_1_reg_1377_reg__0[7]),
        .O(col_V_1_fu_843_p2[7]));
  LUT6 #(
    .INIT(64'h20222000DFDDDFFF)) 
    \col_V_1_reg_1377[8]_i_1 
       (.I0(\col_V_1_reg_1377[10]_i_3_n_2 ),
        .I1(\col_V_1_reg_1377[10]_i_4_n_2 ),
        .I2(col_V_1_reg_1377_reg__0[7]),
        .I3(ap_phi_mux_t_V_5_phi_fu_468_p41),
        .I4(\t_V_5_reg_464_reg_n_2_[7] ),
        .I5(\exitcond_i_i_reg_1373[0]_i_5_n_2 ),
        .O(col_V_1_fu_843_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \col_V_1_reg_1377[8]_i_2 
       (.I0(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .O(ap_phi_mux_t_V_5_phi_fu_468_p41));
  LUT5 #(
    .INIT(32'hFBFF0400)) 
    \col_V_1_reg_1377[9]_i_1 
       (.I0(\exitcond_i_i_reg_1373[0]_i_5_n_2 ),
        .I1(ap_phi_mux_t_V_5_phi_fu_468_p4[7]),
        .I2(\col_V_1_reg_1377[10]_i_4_n_2 ),
        .I3(\col_V_1_reg_1377[10]_i_3_n_2 ),
        .I4(\exitcond_i_i_reg_1373[0]_i_4_n_2 ),
        .O(col_V_1_fu_843_p2[9]));
  FDRE \col_V_1_reg_1377_reg[0] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1377[10]_i_1_n_2 ),
        .D(col_V_1_fu_843_p2[0]),
        .Q(col_V_1_reg_1377_reg__0[0]),
        .R(1'b0));
  FDRE \col_V_1_reg_1377_reg[10] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1377[10]_i_1_n_2 ),
        .D(col_V_1_fu_843_p2[10]),
        .Q(col_V_1_reg_1377_reg__0[10]),
        .R(1'b0));
  FDRE \col_V_1_reg_1377_reg[1] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1377[10]_i_1_n_2 ),
        .D(col_V_1_fu_843_p2[1]),
        .Q(col_V_1_reg_1377_reg__0[1]),
        .R(1'b0));
  FDRE \col_V_1_reg_1377_reg[2] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1377[10]_i_1_n_2 ),
        .D(col_V_1_fu_843_p2[2]),
        .Q(col_V_1_reg_1377_reg__0[2]),
        .R(1'b0));
  FDRE \col_V_1_reg_1377_reg[3] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1377[10]_i_1_n_2 ),
        .D(col_V_1_fu_843_p2[3]),
        .Q(col_V_1_reg_1377_reg__0[3]),
        .R(1'b0));
  FDRE \col_V_1_reg_1377_reg[4] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1377[10]_i_1_n_2 ),
        .D(col_V_1_fu_843_p2[4]),
        .Q(col_V_1_reg_1377_reg__0[4]),
        .R(1'b0));
  FDRE \col_V_1_reg_1377_reg[5] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1377[10]_i_1_n_2 ),
        .D(col_V_1_fu_843_p2[5]),
        .Q(col_V_1_reg_1377_reg__0[5]),
        .R(1'b0));
  FDRE \col_V_1_reg_1377_reg[6] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1377[10]_i_1_n_2 ),
        .D(col_V_1_fu_843_p2[6]),
        .Q(col_V_1_reg_1377_reg__0[6]),
        .R(1'b0));
  FDRE \col_V_1_reg_1377_reg[7] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1377[10]_i_1_n_2 ),
        .D(col_V_1_fu_843_p2[7]),
        .Q(col_V_1_reg_1377_reg__0[7]),
        .R(1'b0));
  FDRE \col_V_1_reg_1377_reg[8] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1377[10]_i_1_n_2 ),
        .D(col_V_1_fu_843_p2[8]),
        .Q(col_V_1_reg_1377_reg__0[8]),
        .R(1'b0));
  FDRE \col_V_1_reg_1377_reg[9] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_1377[10]_i_1_n_2 ),
        .D(col_V_1_fu_843_p2[9]),
        .Q(col_V_1_reg_1377_reg__0[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA8A8A8A)) 
    \exitcond1_i_reg_1284[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond1_i_reg_1284_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(magnitude_mat_V_V_empty_n),
        .I4(phase_mat_V_V_empty_n),
        .O(p_54_in));
  FDRE \exitcond1_i_reg_1284_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\exitcond1_i_reg_1284_reg_n_2_[0] ),
        .Q(exitcond1_i_reg_1284_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond1_i_reg_1284_reg[0] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(exitcond1_i_fu_665_p2),
        .Q(\exitcond1_i_reg_1284_reg_n_2_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_i_i_reg_1373[0]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_subdone),
        .O(exitcond_i_i_reg_13730));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \exitcond_i_i_reg_1373[0]_i_2 
       (.I0(\exitcond_i_i_reg_1373[0]_i_3_n_2 ),
        .I1(\exitcond_i_i_reg_1373[0]_i_4_n_2 ),
        .I2(\exitcond_i_i_reg_1373[0]_i_5_n_2 ),
        .I3(\exitcond_i_i_reg_1373[0]_i_6_n_2 ),
        .I4(ap_phi_mux_t_V_5_phi_fu_468_p4__0[4]),
        .I5(\exitcond_i_i_reg_1373[0]_i_8_n_2 ),
        .O(exitcond_i_i_fu_837_p2));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \exitcond_i_i_reg_1373[0]_i_3 
       (.I0(col_V_1_reg_1377_reg__0[2]),
        .I1(ap_phi_mux_t_V_5_phi_fu_468_p41),
        .I2(\t_V_5_reg_464_reg_n_2_[2] ),
        .I3(col_V_1_reg_1377_reg__0[6]),
        .I4(\t_V_5_reg_464_reg_n_2_[6] ),
        .I5(ap_phi_mux_t_V_5_phi_fu_468_p4__0[0]),
        .O(\exitcond_i_i_reg_1373[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \exitcond_i_i_reg_1373[0]_i_4 
       (.I0(col_V_1_reg_1377_reg__0[9]),
        .I1(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_464_reg_n_2_[9] ),
        .O(\exitcond_i_i_reg_1373[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \exitcond_i_i_reg_1373[0]_i_5 
       (.I0(col_V_1_reg_1377_reg__0[8]),
        .I1(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_464_reg_n_2_[8] ),
        .O(\exitcond_i_i_reg_1373[0]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \exitcond_i_i_reg_1373[0]_i_6 
       (.I0(col_V_1_reg_1377_reg__0[1]),
        .I1(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_464_reg_n_2_[1] ),
        .O(\exitcond_i_i_reg_1373[0]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \exitcond_i_i_reg_1373[0]_i_7 
       (.I0(col_V_1_reg_1377_reg__0[4]),
        .I1(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\t_V_5_reg_464_reg_n_2_[4] ),
        .O(ap_phi_mux_t_V_5_phi_fu_468_p4__0[4]));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    \exitcond_i_i_reg_1373[0]_i_8 
       (.I0(col_V_1_reg_1377_reg__0[5]),
        .I1(col_V_1_reg_1377_reg__0[3]),
        .I2(col_V_1_reg_1377_reg__0[7]),
        .I3(col_V_1_reg_1377_reg__0[10]),
        .I4(ap_phi_mux_t_V_5_phi_fu_468_p41),
        .I5(\exitcond_i_i_reg_1373[0]_i_9_n_2 ),
        .O(\exitcond_i_i_reg_1373[0]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \exitcond_i_i_reg_1373[0]_i_9 
       (.I0(\t_V_5_reg_464_reg_n_2_[5] ),
        .I1(\t_V_5_reg_464_reg_n_2_[3] ),
        .I2(\t_V_5_reg_464_reg_n_2_[7] ),
        .I3(\t_V_5_reg_464_reg_n_2_[10] ),
        .O(\exitcond_i_i_reg_1373[0]_i_9_n_2 ));
  FDRE \exitcond_i_i_reg_1373_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_i_i_reg_13730),
        .D(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .Q(\exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \exitcond_i_i_reg_1373_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(\exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0] ),
        .Q(exitcond_i_i_reg_1373_pp1_iter2_reg),
        .R(1'b0));
  FDRE \exitcond_i_i_reg_1373_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(exitcond_i_i_reg_1373_pp1_iter2_reg),
        .Q(exitcond_i_i_reg_1373_pp1_iter3_reg),
        .R(1'b0));
  FDRE \exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(exitcond_i_i_reg_1373_pp1_iter3_reg),
        .Q(\exitcond_i_i_reg_1373_pp1_iter4_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \exitcond_i_i_reg_1373_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(\exitcond_i_i_reg_1373_pp1_iter4_reg_reg_n_2_[0] ),
        .Q(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \exitcond_i_i_reg_1373_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .Q(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \exitcond_i_i_reg_1373_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_i_i_reg_13730),
        .D(exitcond_i_i_fu_837_p2),
        .Q(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2222F222FFFFFFFF)) 
    full_n_i_3
       (.I0(full_n_i_6_n_2),
        .I1(\reg_659[7]_i_4_n_2 ),
        .I2(\reg_659[7]_i_3_n_2 ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_block_pp1_stage0_subdone),
        .I5(magnitude_mat_V_V_empty_n),
        .O(\ap_CS_fsm_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    full_n_i_6
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(\exitcond1_i_reg_1284_reg_n_2_[0] ),
        .O(full_n_i_6_n_2));
  LUT5 #(
    .INIT(32'h00800000)) 
    \high_threshold_read_reg_1279[7]_i_1 
       (.I0(p_lowthreshold_c_empty_n),
        .I1(p_highthreshold_c_empty_n),
        .I2(xFSuppression3x3_U0_ap_start),
        .I3(ap_done_reg),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .O(xFSuppression3x3_U0_low_threshold_read));
  FDRE \high_threshold_read_reg_1279_reg[0] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(high_threshold_dout[0]),
        .Q(high_threshold_read_reg_1279[0]),
        .R(1'b0));
  FDRE \high_threshold_read_reg_1279_reg[1] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(high_threshold_dout[1]),
        .Q(high_threshold_read_reg_1279[1]),
        .R(1'b0));
  FDRE \high_threshold_read_reg_1279_reg[2] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(high_threshold_dout[2]),
        .Q(high_threshold_read_reg_1279[2]),
        .R(1'b0));
  FDRE \high_threshold_read_reg_1279_reg[3] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(high_threshold_dout[3]),
        .Q(high_threshold_read_reg_1279[3]),
        .R(1'b0));
  FDRE \high_threshold_read_reg_1279_reg[4] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(high_threshold_dout[4]),
        .Q(high_threshold_read_reg_1279[4]),
        .R(1'b0));
  FDRE \high_threshold_read_reg_1279_reg[5] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(high_threshold_dout[5]),
        .Q(high_threshold_read_reg_1279[5]),
        .R(1'b0));
  FDRE \high_threshold_read_reg_1279_reg[6] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(high_threshold_dout[6]),
        .Q(high_threshold_read_reg_1279[6]),
        .R(1'b0));
  FDRE \high_threshold_read_reg_1279_reg[7] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(high_threshold_dout[7]),
        .Q(high_threshold_read_reg_1279[7]),
        .R(1'b0));
  FDRE \l00_buf_0_V_reg_538_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[0]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[0] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_0_V_reg_538_reg[10] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[10]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[10] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_0_V_reg_538_reg[11] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[11]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[11] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_0_V_reg_538_reg[12] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[12]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[12] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_0_V_reg_538_reg[13] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[13]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[13] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_0_V_reg_538_reg[14] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[14]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[14] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_0_V_reg_538_reg[15] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[15]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[15] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_0_V_reg_538_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[1]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[1] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_0_V_reg_538_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[2]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[2] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_0_V_reg_538_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[3]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[3] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_0_V_reg_538_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[4]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[4] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_0_V_reg_538_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[5]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[5] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_0_V_reg_538_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[6]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[6] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_0_V_reg_538_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[7]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[7] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_0_V_reg_538_reg[8] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[8]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[8] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_0_V_reg_538_reg[9] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l00_buf_2_V_reg_1441[9]),
        .Q(\l00_buf_0_V_reg_538_reg_n_2_[9] ),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_2_V_reg_1441_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[0]),
        .Q(l00_buf_2_V_reg_1441[0]),
        .R(1'b0));
  FDRE \l00_buf_2_V_reg_1441_reg[10] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[10]),
        .Q(l00_buf_2_V_reg_1441[10]),
        .R(1'b0));
  FDRE \l00_buf_2_V_reg_1441_reg[11] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[11]),
        .Q(l00_buf_2_V_reg_1441[11]),
        .R(1'b0));
  FDRE \l00_buf_2_V_reg_1441_reg[12] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[12]),
        .Q(l00_buf_2_V_reg_1441[12]),
        .R(1'b0));
  FDRE \l00_buf_2_V_reg_1441_reg[13] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[13]),
        .Q(l00_buf_2_V_reg_1441[13]),
        .R(1'b0));
  FDRE \l00_buf_2_V_reg_1441_reg[14] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[14]),
        .Q(l00_buf_2_V_reg_1441[14]),
        .R(1'b0));
  FDRE \l00_buf_2_V_reg_1441_reg[15] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[15]),
        .Q(l00_buf_2_V_reg_1441[15]),
        .R(1'b0));
  FDRE \l00_buf_2_V_reg_1441_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[1]),
        .Q(l00_buf_2_V_reg_1441[1]),
        .R(1'b0));
  FDRE \l00_buf_2_V_reg_1441_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[2]),
        .Q(l00_buf_2_V_reg_1441[2]),
        .R(1'b0));
  FDRE \l00_buf_2_V_reg_1441_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[3]),
        .Q(l00_buf_2_V_reg_1441[3]),
        .R(1'b0));
  FDRE \l00_buf_2_V_reg_1441_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[4]),
        .Q(l00_buf_2_V_reg_1441[4]),
        .R(1'b0));
  FDRE \l00_buf_2_V_reg_1441_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[5]),
        .Q(l00_buf_2_V_reg_1441[5]),
        .R(1'b0));
  FDRE \l00_buf_2_V_reg_1441_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[6]),
        .Q(l00_buf_2_V_reg_1441[6]),
        .R(1'b0));
  FDRE \l00_buf_2_V_reg_1441_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[7]),
        .Q(l00_buf_2_V_reg_1441[7]),
        .R(1'b0));
  FDRE \l00_buf_2_V_reg_1441_reg[8] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[8]),
        .Q(l00_buf_2_V_reg_1441[8]),
        .R(1'b0));
  FDRE \l00_buf_2_V_reg_1441_reg[9] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I3[9]),
        .Q(l00_buf_2_V_reg_1441[9]),
        .R(1'b0));
  FDRE \l00_buf_V_0_i_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[0] ),
        .Q(l00_buf_V_0_i_reg_550[0]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_V_0_i_reg_550_reg[10] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[10] ),
        .Q(l00_buf_V_0_i_reg_550[10]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_V_0_i_reg_550_reg[11] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[11] ),
        .Q(l00_buf_V_0_i_reg_550[11]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_V_0_i_reg_550_reg[12] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[12] ),
        .Q(l00_buf_V_0_i_reg_550[12]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_V_0_i_reg_550_reg[13] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[13] ),
        .Q(l00_buf_V_0_i_reg_550[13]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_V_0_i_reg_550_reg[14] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[14] ),
        .Q(l00_buf_V_0_i_reg_550[14]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_V_0_i_reg_550_reg[15] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[15] ),
        .Q(l00_buf_V_0_i_reg_550[15]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_V_0_i_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[1] ),
        .Q(l00_buf_V_0_i_reg_550[1]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_V_0_i_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[2] ),
        .Q(l00_buf_V_0_i_reg_550[2]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_V_0_i_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[3] ),
        .Q(l00_buf_V_0_i_reg_550[3]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_V_0_i_reg_550_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[4] ),
        .Q(l00_buf_V_0_i_reg_550[4]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_V_0_i_reg_550_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[5] ),
        .Q(l00_buf_V_0_i_reg_550[5]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_V_0_i_reg_550_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[6] ),
        .Q(l00_buf_V_0_i_reg_550[6]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_V_0_i_reg_550_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[7] ),
        .Q(l00_buf_V_0_i_reg_550[7]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_V_0_i_reg_550_reg[8] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[8] ),
        .Q(l00_buf_V_0_i_reg_550[8]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l00_buf_V_0_i_reg_550_reg[9] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(\l00_buf_0_V_reg_538_reg_n_2_[9] ),
        .Q(l00_buf_V_0_i_reg_550[9]),
        .R(l00_buf_0_V_reg_538));
  LUT4 #(
    .INIT(16'hFD00)) 
    \l10_buf_0_V_reg_501[15]_i_1 
       (.I0(ap_enable_reg_pp1_iter6),
        .I1(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_state7),
        .O(l00_buf_0_V_reg_538));
  LUT3 #(
    .INIT(8'h04)) 
    \l10_buf_0_V_reg_501[15]_i_2 
       (.I0(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(ap_block_pp1_stage0_subdone),
        .O(l00_buf_0_V_reg_5380));
  FDRE \l10_buf_0_V_reg_501_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[0]),
        .Q(l10_buf_0_V_reg_501[0]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_0_V_reg_501_reg[10] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[10]),
        .Q(l10_buf_0_V_reg_501[10]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_0_V_reg_501_reg[11] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[11]),
        .Q(l10_buf_0_V_reg_501[11]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_0_V_reg_501_reg[12] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[12]),
        .Q(l10_buf_0_V_reg_501[12]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_0_V_reg_501_reg[13] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[13]),
        .Q(l10_buf_0_V_reg_501[13]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_0_V_reg_501_reg[14] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[14]),
        .Q(l10_buf_0_V_reg_501[14]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_0_V_reg_501_reg[15] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[15]),
        .Q(l10_buf_0_V_reg_501[15]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_0_V_reg_501_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[1]),
        .Q(l10_buf_0_V_reg_501[1]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_0_V_reg_501_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[2]),
        .Q(l10_buf_0_V_reg_501[2]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_0_V_reg_501_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[3]),
        .Q(l10_buf_0_V_reg_501[3]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_0_V_reg_501_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[4]),
        .Q(l10_buf_0_V_reg_501[4]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_0_V_reg_501_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[5]),
        .Q(l10_buf_0_V_reg_501[5]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_0_V_reg_501_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[6]),
        .Q(l10_buf_0_V_reg_501[6]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_0_V_reg_501_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[7]),
        .Q(l10_buf_0_V_reg_501[7]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_0_V_reg_501_reg[8] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[8]),
        .Q(l10_buf_0_V_reg_501[8]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_0_V_reg_501_reg[9] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_2_V_reg_1447[9]),
        .Q(l10_buf_0_V_reg_501[9]),
        .R(l00_buf_0_V_reg_538));
  LUT3 #(
    .INIT(8'h10)) 
    \l10_buf_2_V_reg_1447[15]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\exitcond_i_i_reg_1373_pp1_iter4_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .O(l00_buf_2_V_reg_14410));
  FDRE \l10_buf_2_V_reg_1447_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[0]),
        .Q(l10_buf_2_V_reg_1447[0]),
        .R(1'b0));
  FDRE \l10_buf_2_V_reg_1447_reg[10] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[10]),
        .Q(l10_buf_2_V_reg_1447[10]),
        .R(1'b0));
  FDRE \l10_buf_2_V_reg_1447_reg[11] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[11]),
        .Q(l10_buf_2_V_reg_1447[11]),
        .R(1'b0));
  FDRE \l10_buf_2_V_reg_1447_reg[12] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[12]),
        .Q(l10_buf_2_V_reg_1447[12]),
        .R(1'b0));
  FDRE \l10_buf_2_V_reg_1447_reg[13] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[13]),
        .Q(l10_buf_2_V_reg_1447[13]),
        .R(1'b0));
  FDRE \l10_buf_2_V_reg_1447_reg[14] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[14]),
        .Q(l10_buf_2_V_reg_1447[14]),
        .R(1'b0));
  FDRE \l10_buf_2_V_reg_1447_reg[15] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[15]),
        .Q(l10_buf_2_V_reg_1447[15]),
        .R(1'b0));
  FDRE \l10_buf_2_V_reg_1447_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[1]),
        .Q(l10_buf_2_V_reg_1447[1]),
        .R(1'b0));
  FDRE \l10_buf_2_V_reg_1447_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[2]),
        .Q(l10_buf_2_V_reg_1447[2]),
        .R(1'b0));
  FDRE \l10_buf_2_V_reg_1447_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[3]),
        .Q(l10_buf_2_V_reg_1447[3]),
        .R(1'b0));
  FDRE \l10_buf_2_V_reg_1447_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[4]),
        .Q(l10_buf_2_V_reg_1447[4]),
        .R(1'b0));
  FDRE \l10_buf_2_V_reg_1447_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[5]),
        .Q(l10_buf_2_V_reg_1447[5]),
        .R(1'b0));
  FDRE \l10_buf_2_V_reg_1447_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[6]),
        .Q(l10_buf_2_V_reg_1447[6]),
        .R(1'b0));
  FDRE \l10_buf_2_V_reg_1447_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[7]),
        .Q(l10_buf_2_V_reg_1447[7]),
        .R(1'b0));
  FDRE \l10_buf_2_V_reg_1447_reg[8] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[8]),
        .Q(l10_buf_2_V_reg_1447[8]),
        .R(1'b0));
  FDRE \l10_buf_2_V_reg_1447_reg[9] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I1[9]),
        .Q(l10_buf_2_V_reg_1447[9]),
        .R(1'b0));
  FDRE \l10_buf_V_0_i_reg_513_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[0]),
        .Q(l10_buf_V_0_i_reg_513[0]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_V_0_i_reg_513_reg[10] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[10]),
        .Q(l10_buf_V_0_i_reg_513[10]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_V_0_i_reg_513_reg[11] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[11]),
        .Q(l10_buf_V_0_i_reg_513[11]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_V_0_i_reg_513_reg[12] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[12]),
        .Q(l10_buf_V_0_i_reg_513[12]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_V_0_i_reg_513_reg[13] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[13]),
        .Q(l10_buf_V_0_i_reg_513[13]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_V_0_i_reg_513_reg[14] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[14]),
        .Q(l10_buf_V_0_i_reg_513[14]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_V_0_i_reg_513_reg[15] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[15]),
        .Q(l10_buf_V_0_i_reg_513[15]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_V_0_i_reg_513_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[1]),
        .Q(l10_buf_V_0_i_reg_513[1]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_V_0_i_reg_513_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[2]),
        .Q(l10_buf_V_0_i_reg_513[2]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_V_0_i_reg_513_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[3]),
        .Q(l10_buf_V_0_i_reg_513[3]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_V_0_i_reg_513_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[4]),
        .Q(l10_buf_V_0_i_reg_513[4]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_V_0_i_reg_513_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[5]),
        .Q(l10_buf_V_0_i_reg_513[5]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_V_0_i_reg_513_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[6]),
        .Q(l10_buf_V_0_i_reg_513[6]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_V_0_i_reg_513_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[7]),
        .Q(l10_buf_V_0_i_reg_513[7]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_V_0_i_reg_513_reg[8] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[8]),
        .Q(l10_buf_V_0_i_reg_513[8]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l10_buf_V_0_i_reg_513_reg[9] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l10_buf_0_V_reg_501[9]),
        .Q(l10_buf_V_0_i_reg_513[9]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[0]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[10]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[10]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[11]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[11]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[12]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[12]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[13]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[13]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[14]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[14]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[15]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[15]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[1]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[2]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[3]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[4]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[5]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[6]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[7]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[8]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[8]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_pp1_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(l20_buf_0_V_reg_488[9]),
        .Q(l20_buf_0_V_reg_488_pp1_iter6_reg[9]),
        .R(1'b0));
  FDRE \l20_buf_0_V_reg_488_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[0]),
        .Q(l20_buf_0_V_reg_488[0]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_reg[10] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[10]),
        .Q(l20_buf_0_V_reg_488[10]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_reg[11] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[11]),
        .Q(l20_buf_0_V_reg_488[11]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_reg[12] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[12]),
        .Q(l20_buf_0_V_reg_488[12]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_reg[13] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[13]),
        .Q(l20_buf_0_V_reg_488[13]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_reg[14] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[14]),
        .Q(l20_buf_0_V_reg_488[14]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_reg[15] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[15]),
        .Q(l20_buf_0_V_reg_488[15]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[1]),
        .Q(l20_buf_0_V_reg_488[1]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[2]),
        .Q(l20_buf_0_V_reg_488[2]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[3]),
        .Q(l20_buf_0_V_reg_488[3]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[4]),
        .Q(l20_buf_0_V_reg_488[4]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[5]),
        .Q(l20_buf_0_V_reg_488[5]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[6]),
        .Q(l20_buf_0_V_reg_488[6]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[7]),
        .Q(l20_buf_0_V_reg_488[7]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_reg[8] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[8]),
        .Q(l20_buf_0_V_reg_488[8]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_0_V_reg_488_reg[9] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(l20_buf_2_V_reg_1452[9]),
        .Q(l20_buf_0_V_reg_488[9]),
        .R(l00_buf_0_V_reg_538));
  FDRE \l20_buf_2_V_reg_1452_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[0]),
        .Q(l20_buf_2_V_reg_1452[0]),
        .R(1'b0));
  FDRE \l20_buf_2_V_reg_1452_reg[10] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[10]),
        .Q(l20_buf_2_V_reg_1452[10]),
        .R(1'b0));
  FDRE \l20_buf_2_V_reg_1452_reg[11] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[11]),
        .Q(l20_buf_2_V_reg_1452[11]),
        .R(1'b0));
  FDRE \l20_buf_2_V_reg_1452_reg[12] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[12]),
        .Q(l20_buf_2_V_reg_1452[12]),
        .R(1'b0));
  FDRE \l20_buf_2_V_reg_1452_reg[13] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[13]),
        .Q(l20_buf_2_V_reg_1452[13]),
        .R(1'b0));
  FDRE \l20_buf_2_V_reg_1452_reg[14] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[14]),
        .Q(l20_buf_2_V_reg_1452[14]),
        .R(1'b0));
  FDRE \l20_buf_2_V_reg_1452_reg[15] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[15]),
        .Q(l20_buf_2_V_reg_1452[15]),
        .R(1'b0));
  FDRE \l20_buf_2_V_reg_1452_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[1]),
        .Q(l20_buf_2_V_reg_1452[1]),
        .R(1'b0));
  FDRE \l20_buf_2_V_reg_1452_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[2]),
        .Q(l20_buf_2_V_reg_1452[2]),
        .R(1'b0));
  FDRE \l20_buf_2_V_reg_1452_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[3]),
        .Q(l20_buf_2_V_reg_1452[3]),
        .R(1'b0));
  FDRE \l20_buf_2_V_reg_1452_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[4]),
        .Q(l20_buf_2_V_reg_1452[4]),
        .R(1'b0));
  FDRE \l20_buf_2_V_reg_1452_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[5]),
        .Q(l20_buf_2_V_reg_1452[5]),
        .R(1'b0));
  FDRE \l20_buf_2_V_reg_1452_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[6]),
        .Q(l20_buf_2_V_reg_1452[6]),
        .R(1'b0));
  FDRE \l20_buf_2_V_reg_1452_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[7]),
        .Q(l20_buf_2_V_reg_1452[7]),
        .R(1'b0));
  FDRE \l20_buf_2_V_reg_1452_reg[8] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[8]),
        .Q(l20_buf_2_V_reg_1452[8]),
        .R(1'b0));
  FDRE \l20_buf_2_V_reg_1452_reg[9] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(I2[9]),
        .Q(l20_buf_2_V_reg_1452[9]),
        .R(1'b0));
  FDRE \l20_buf_V_0_i_reg_476_reg[0] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[0]),
        .Q(l20_buf_V_0_i_reg_476[0]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \l20_buf_V_0_i_reg_476_reg[10] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[10]),
        .Q(l20_buf_V_0_i_reg_476[10]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \l20_buf_V_0_i_reg_476_reg[11] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[11]),
        .Q(l20_buf_V_0_i_reg_476[11]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \l20_buf_V_0_i_reg_476_reg[12] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[12]),
        .Q(l20_buf_V_0_i_reg_476[12]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \l20_buf_V_0_i_reg_476_reg[13] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[13]),
        .Q(l20_buf_V_0_i_reg_476[13]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \l20_buf_V_0_i_reg_476_reg[14] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[14]),
        .Q(l20_buf_V_0_i_reg_476[14]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \l20_buf_V_0_i_reg_476_reg[15] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[15]),
        .Q(l20_buf_V_0_i_reg_476[15]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \l20_buf_V_0_i_reg_476_reg[1] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[1]),
        .Q(l20_buf_V_0_i_reg_476[1]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \l20_buf_V_0_i_reg_476_reg[2] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[2]),
        .Q(l20_buf_V_0_i_reg_476[2]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \l20_buf_V_0_i_reg_476_reg[3] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[3]),
        .Q(l20_buf_V_0_i_reg_476[3]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \l20_buf_V_0_i_reg_476_reg[4] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[4]),
        .Q(l20_buf_V_0_i_reg_476[4]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \l20_buf_V_0_i_reg_476_reg[5] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[5]),
        .Q(l20_buf_V_0_i_reg_476[5]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \l20_buf_V_0_i_reg_476_reg[6] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[6]),
        .Q(l20_buf_V_0_i_reg_476[6]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \l20_buf_V_0_i_reg_476_reg[7] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[7]),
        .Q(l20_buf_V_0_i_reg_476[7]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \l20_buf_V_0_i_reg_476_reg[8] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[8]),
        .Q(l20_buf_V_0_i_reg_476[8]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \l20_buf_V_0_i_reg_476_reg[9] 
       (.C(ap_clk),
        .CE(angle_buf_V_1_i_reg_5260),
        .D(l20_buf_0_V_reg_488_pp1_iter6_reg[9]),
        .Q(l20_buf_V_0_i_reg_476[9]),
        .R(angle_buf_V_1_i_reg_526));
  FDRE \low_threshold_read_reg_1274_reg[0] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(low_threshold_dout[0]),
        .Q(low_threshold_read_reg_1274[0]),
        .R(1'b0));
  FDRE \low_threshold_read_reg_1274_reg[1] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(low_threshold_dout[1]),
        .Q(low_threshold_read_reg_1274[1]),
        .R(1'b0));
  FDRE \low_threshold_read_reg_1274_reg[2] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(low_threshold_dout[2]),
        .Q(low_threshold_read_reg_1274[2]),
        .R(1'b0));
  FDRE \low_threshold_read_reg_1274_reg[3] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(low_threshold_dout[3]),
        .Q(low_threshold_read_reg_1274[3]),
        .R(1'b0));
  FDRE \low_threshold_read_reg_1274_reg[4] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(low_threshold_dout[4]),
        .Q(low_threshold_read_reg_1274[4]),
        .R(1'b0));
  FDRE \low_threshold_read_reg_1274_reg[5] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(low_threshold_dout[5]),
        .Q(low_threshold_read_reg_1274[5]),
        .R(1'b0));
  FDRE \low_threshold_read_reg_1274_reg[6] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(low_threshold_dout[6]),
        .Q(low_threshold_read_reg_1274[6]),
        .R(1'b0));
  FDRE \low_threshold_read_reg_1274_reg[7] 
       (.C(ap_clk),
        .CE(xFSuppression3x3_U0_low_threshold_read),
        .D(low_threshold_dout[7]),
        .Q(low_threshold_read_reg_1274[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FBFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__9 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\tmp_11_i_reg_1391_pp1_iter6_reg_reg[0]__0_n_2 ),
        .I3(\ap_CS_fsm_reg_n_2_[8] ),
        .I4(Q[1]),
        .I5(strm_dst_V_V_full_n),
        .O(ap_enable_reg_pp1_iter7_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h00BA)) 
    \p_0298_3_i_reg_1341[0]_i_1 
       (.I0(\tmp_1_i_reg_1336_reg_n_2_[0] ),
        .I1(tmp_2_i_fu_715_p2),
        .I2(p_2_i_fu_194[0]),
        .I3(\tmp_i_8_reg_1330_reg_n_2_[0] ),
        .O(p_0298_3_i_fu_764_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \p_0298_3_i_reg_1341[1]_i_1 
       (.I0(p_2_i_fu_194[1]),
        .I1(tmp_2_i_fu_715_p2),
        .I2(\tmp_i_8_reg_1330_reg_n_2_[0] ),
        .I3(\tmp_1_i_reg_1336_reg_n_2_[0] ),
        .O(p_0298_3_i_fu_764_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \p_0298_3_i_reg_1341[1]_i_2 
       (.I0(\p_0298_3_i_reg_1341[1]_i_3_n_2 ),
        .I1(\t_V_1_reg_416_reg_n_2_[2] ),
        .I2(\t_V_1_reg_416_reg_n_2_[1] ),
        .I3(\t_V_1_reg_416_reg_n_2_[0] ),
        .I4(\p_0298_3_i_reg_1341[1]_i_4_n_2 ),
        .O(tmp_2_i_fu_715_p2));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \p_0298_3_i_reg_1341[1]_i_3 
       (.I0(\t_V_1_reg_416_reg_n_2_[6] ),
        .I1(\t_V_1_reg_416_reg_n_2_[5] ),
        .I2(\t_V_1_reg_416_reg_n_2_[4] ),
        .I3(\t_V_1_reg_416_reg_n_2_[3] ),
        .O(\p_0298_3_i_reg_1341[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \p_0298_3_i_reg_1341[1]_i_4 
       (.I0(\t_V_1_reg_416_reg_n_2_[7] ),
        .I1(\t_V_1_reg_416_reg_n_2_[8] ),
        .I2(\t_V_1_reg_416_reg_n_2_[9] ),
        .I3(\t_V_1_reg_416_reg_n_2_[10] ),
        .I4(\t_V_1_reg_416_reg_n_2_[12] ),
        .I5(\t_V_1_reg_416_reg_n_2_[11] ),
        .O(\p_0298_3_i_reg_1341[1]_i_4_n_2 ));
  FDRE \p_0298_3_i_reg_1341_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(p_0298_3_i_fu_764_p3[0]),
        .Q(p_2_i_fu_194[0]),
        .R(1'b0));
  FDRE \p_0298_3_i_reg_1341_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(p_0298_3_i_fu_764_p3[1]),
        .Q(p_2_i_fu_194[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \p_0317_3_i_reg_1346[0]_i_1 
       (.I0(tmp_2_i_fu_715_p2),
        .I1(p_3_i_fu_190[0]),
        .I2(\tmp_1_i_reg_1336_reg_n_2_[0] ),
        .I3(\tmp_i_8_reg_1330_reg_n_2_[0] ),
        .O(p_0317_3_i_fu_780_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h00BA)) 
    \p_0317_3_i_reg_1346[1]_i_1 
       (.I0(\tmp_1_i_reg_1336_reg_n_2_[0] ),
        .I1(tmp_2_i_fu_715_p2),
        .I2(p_3_i_fu_190[1]),
        .I3(\tmp_i_8_reg_1330_reg_n_2_[0] ),
        .O(p_0317_3_i_fu_780_p3[1]));
  FDRE \p_0317_3_i_reg_1346_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(p_0317_3_i_fu_780_p3[0]),
        .Q(p_3_i_fu_190[0]),
        .R(1'b0));
  FDRE \p_0317_3_i_reg_1346_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(p_0317_3_i_fu_780_p3[1]),
        .Q(p_3_i_fu_190[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \p_0325_3_i_reg_1351[0]_i_1 
       (.I0(tmp_2_i_fu_715_p2),
        .I1(p_4_i_fu_186[0]),
        .I2(\tmp_i_8_reg_1330_reg_n_2_[0] ),
        .I3(\tmp_1_i_reg_1336_reg_n_2_[0] ),
        .O(p_0325_3_i_fu_796_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \p_0325_3_i_reg_1351[1]_i_1 
       (.I0(tmp_2_i_fu_715_p2),
        .I1(p_4_i_fu_186[1]),
        .I2(\tmp_1_i_reg_1336_reg_n_2_[0] ),
        .I3(\tmp_i_8_reg_1330_reg_n_2_[0] ),
        .O(p_0325_3_i_fu_796_p3[1]));
  FDRE \p_0325_3_i_reg_1351_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(p_0325_3_i_fu_796_p3[0]),
        .Q(p_4_i_fu_186[0]),
        .R(1'b0));
  FDRE \p_0325_3_i_reg_1351_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(p_0325_3_i_fu_796_p3[1]),
        .Q(p_4_i_fu_186[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \p_1_i_12_reg_1642[12]_i_1 
       (.I0(\p_1_i_12_reg_1642[12]_i_2_n_2 ),
        .I1(write_ind_V_reg_1616[0]),
        .I2(write_ind_V_reg_1616[1]),
        .I3(write_ind_V_reg_1616[3]),
        .I4(write_ind_V_reg_1616[2]),
        .I5(\p_1_i_12_reg_1642[12]_i_3_n_2 ),
        .O(p_1_i_12_reg_1642));
  LUT4 #(
    .INIT(16'h0001)) 
    \p_1_i_12_reg_1642[12]_i_2 
       (.I0(write_ind_V_reg_1616[7]),
        .I1(write_ind_V_reg_1616[6]),
        .I2(write_ind_V_reg_1616[5]),
        .I3(write_ind_V_reg_1616[4]),
        .O(\p_1_i_12_reg_1642[12]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \p_1_i_12_reg_1642[12]_i_3 
       (.I0(write_ind_V_reg_1616[8]),
        .I1(write_ind_V_reg_1616[9]),
        .I2(write_ind_V_reg_1616[10]),
        .I3(write_ind_V_reg_1616[11]),
        .I4(write_ind_V_reg_1616[12]),
        .I5(ap_CS_fsm_state17),
        .O(\p_1_i_12_reg_1642[12]_i_3_n_2 ));
  FDRE \p_1_i_12_reg_1642_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(write_ind_V_reg_1616[0]),
        .Q(\p_1_i_12_reg_1642_reg_n_2_[0] ),
        .R(p_1_i_12_reg_1642));
  FDRE \p_1_i_12_reg_1642_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(write_ind_V_reg_1616[10]),
        .Q(\p_1_i_12_reg_1642_reg_n_2_[10] ),
        .R(p_1_i_12_reg_1642));
  FDRE \p_1_i_12_reg_1642_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(write_ind_V_reg_1616[11]),
        .Q(\p_1_i_12_reg_1642_reg_n_2_[11] ),
        .R(p_1_i_12_reg_1642));
  FDRE \p_1_i_12_reg_1642_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(write_ind_V_reg_1616[12]),
        .Q(\p_1_i_12_reg_1642_reg_n_2_[12] ),
        .R(p_1_i_12_reg_1642));
  FDRE \p_1_i_12_reg_1642_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(write_ind_V_reg_1616[1]),
        .Q(\p_1_i_12_reg_1642_reg_n_2_[1] ),
        .R(p_1_i_12_reg_1642));
  FDRE \p_1_i_12_reg_1642_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(write_ind_V_reg_1616[2]),
        .Q(\p_1_i_12_reg_1642_reg_n_2_[2] ),
        .R(p_1_i_12_reg_1642));
  FDRE \p_1_i_12_reg_1642_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(write_ind_V_reg_1616[3]),
        .Q(\p_1_i_12_reg_1642_reg_n_2_[3] ),
        .R(p_1_i_12_reg_1642));
  FDRE \p_1_i_12_reg_1642_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(write_ind_V_reg_1616[4]),
        .Q(\p_1_i_12_reg_1642_reg_n_2_[4] ),
        .R(p_1_i_12_reg_1642));
  FDRE \p_1_i_12_reg_1642_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(write_ind_V_reg_1616[5]),
        .Q(\p_1_i_12_reg_1642_reg_n_2_[5] ),
        .R(p_1_i_12_reg_1642));
  FDRE \p_1_i_12_reg_1642_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(write_ind_V_reg_1616[6]),
        .Q(\p_1_i_12_reg_1642_reg_n_2_[6] ),
        .R(p_1_i_12_reg_1642));
  FDRE \p_1_i_12_reg_1642_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(write_ind_V_reg_1616[7]),
        .Q(\p_1_i_12_reg_1642_reg_n_2_[7] ),
        .R(p_1_i_12_reg_1642));
  FDRE \p_1_i_12_reg_1642_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(write_ind_V_reg_1616[8]),
        .Q(\p_1_i_12_reg_1642_reg_n_2_[8] ),
        .R(p_1_i_12_reg_1642));
  FDRE \p_1_i_12_reg_1642_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(write_ind_V_reg_1616[9]),
        .Q(\p_1_i_12_reg_1642_reg_n_2_[9] ),
        .R(p_1_i_12_reg_1642));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \p_i_11_reg_1632[12]_i_1 
       (.I0(\p_i_11_reg_1632[12]_i_2_n_2 ),
        .I1(row_ind_V_reg_1604[1]),
        .I2(row_ind_V_reg_1604[0]),
        .I3(row_ind_V_reg_1604[3]),
        .I4(row_ind_V_reg_1604[2]),
        .I5(\p_i_11_reg_1632[12]_i_3_n_2 ),
        .O(p_i_11_reg_1632));
  LUT4 #(
    .INIT(16'h0001)) 
    \p_i_11_reg_1632[12]_i_2 
       (.I0(row_ind_V_reg_1604[7]),
        .I1(row_ind_V_reg_1604[6]),
        .I2(row_ind_V_reg_1604[5]),
        .I3(row_ind_V_reg_1604[4]),
        .O(\p_i_11_reg_1632[12]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \p_i_11_reg_1632[12]_i_3 
       (.I0(row_ind_V_reg_1604[8]),
        .I1(row_ind_V_reg_1604[9]),
        .I2(row_ind_V_reg_1604[10]),
        .I3(row_ind_V_reg_1604[11]),
        .I4(row_ind_V_reg_1604[12]),
        .I5(ap_CS_fsm_state17),
        .O(\p_i_11_reg_1632[12]_i_3_n_2 ));
  FDRE \p_i_11_reg_1632_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(row_ind_V_reg_1604[0]),
        .Q(\p_i_11_reg_1632_reg_n_2_[0] ),
        .R(p_i_11_reg_1632));
  FDRE \p_i_11_reg_1632_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(row_ind_V_reg_1604[10]),
        .Q(\p_i_11_reg_1632_reg_n_2_[10] ),
        .R(p_i_11_reg_1632));
  FDRE \p_i_11_reg_1632_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(row_ind_V_reg_1604[11]),
        .Q(\p_i_11_reg_1632_reg_n_2_[11] ),
        .R(p_i_11_reg_1632));
  FDRE \p_i_11_reg_1632_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(row_ind_V_reg_1604[12]),
        .Q(\p_i_11_reg_1632_reg_n_2_[12] ),
        .R(p_i_11_reg_1632));
  FDRE \p_i_11_reg_1632_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(row_ind_V_reg_1604[1]),
        .Q(\p_i_11_reg_1632_reg_n_2_[1] ),
        .R(p_i_11_reg_1632));
  FDRE \p_i_11_reg_1632_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(row_ind_V_reg_1604[2]),
        .Q(\p_i_11_reg_1632_reg_n_2_[2] ),
        .R(p_i_11_reg_1632));
  FDRE \p_i_11_reg_1632_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(row_ind_V_reg_1604[3]),
        .Q(\p_i_11_reg_1632_reg_n_2_[3] ),
        .R(p_i_11_reg_1632));
  FDRE \p_i_11_reg_1632_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(row_ind_V_reg_1604[4]),
        .Q(\p_i_11_reg_1632_reg_n_2_[4] ),
        .R(p_i_11_reg_1632));
  FDRE \p_i_11_reg_1632_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(row_ind_V_reg_1604[5]),
        .Q(\p_i_11_reg_1632_reg_n_2_[5] ),
        .R(p_i_11_reg_1632));
  FDRE \p_i_11_reg_1632_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(row_ind_V_reg_1604[6]),
        .Q(\p_i_11_reg_1632_reg_n_2_[6] ),
        .R(p_i_11_reg_1632));
  FDRE \p_i_11_reg_1632_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(row_ind_V_reg_1604[7]),
        .Q(\p_i_11_reg_1632_reg_n_2_[7] ),
        .R(p_i_11_reg_1632));
  FDRE \p_i_11_reg_1632_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(row_ind_V_reg_1604[8]),
        .Q(\p_i_11_reg_1632_reg_n_2_[8] ),
        .R(p_i_11_reg_1632));
  FDRE \p_i_11_reg_1632_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(row_ind_V_reg_1604[9]),
        .Q(\p_i_11_reg_1632_reg_n_2_[9] ),
        .R(p_i_11_reg_1632));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \read_ind_V_1_reg_1637[12]_i_1 
       (.I0(\read_ind_V_1_reg_1637[12]_i_2_n_2 ),
        .I1(read_ind_V_reg_1610[0]),
        .I2(read_ind_V_reg_1610[1]),
        .I3(read_ind_V_reg_1610[3]),
        .I4(read_ind_V_reg_1610[2]),
        .I5(\read_ind_V_1_reg_1637[12]_i_3_n_2 ),
        .O(read_ind_V_1_reg_1637));
  LUT4 #(
    .INIT(16'h0001)) 
    \read_ind_V_1_reg_1637[12]_i_2 
       (.I0(read_ind_V_reg_1610[7]),
        .I1(read_ind_V_reg_1610[6]),
        .I2(read_ind_V_reg_1610[5]),
        .I3(read_ind_V_reg_1610[4]),
        .O(\read_ind_V_1_reg_1637[12]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \read_ind_V_1_reg_1637[12]_i_3 
       (.I0(read_ind_V_reg_1610[8]),
        .I1(read_ind_V_reg_1610[9]),
        .I2(read_ind_V_reg_1610[10]),
        .I3(read_ind_V_reg_1610[11]),
        .I4(read_ind_V_reg_1610[12]),
        .I5(ap_CS_fsm_state17),
        .O(\read_ind_V_1_reg_1637[12]_i_3_n_2 ));
  FDRE \read_ind_V_1_reg_1637_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(read_ind_V_reg_1610[0]),
        .Q(\read_ind_V_1_reg_1637_reg_n_2_[0] ),
        .R(read_ind_V_1_reg_1637));
  FDRE \read_ind_V_1_reg_1637_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(read_ind_V_reg_1610[10]),
        .Q(\read_ind_V_1_reg_1637_reg_n_2_[10] ),
        .R(read_ind_V_1_reg_1637));
  FDRE \read_ind_V_1_reg_1637_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(read_ind_V_reg_1610[11]),
        .Q(\read_ind_V_1_reg_1637_reg_n_2_[11] ),
        .R(read_ind_V_1_reg_1637));
  FDRE \read_ind_V_1_reg_1637_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(read_ind_V_reg_1610[12]),
        .Q(\read_ind_V_1_reg_1637_reg_n_2_[12] ),
        .R(read_ind_V_1_reg_1637));
  FDRE \read_ind_V_1_reg_1637_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(read_ind_V_reg_1610[1]),
        .Q(\read_ind_V_1_reg_1637_reg_n_2_[1] ),
        .R(read_ind_V_1_reg_1637));
  FDRE \read_ind_V_1_reg_1637_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(read_ind_V_reg_1610[2]),
        .Q(\read_ind_V_1_reg_1637_reg_n_2_[2] ),
        .R(read_ind_V_1_reg_1637));
  FDRE \read_ind_V_1_reg_1637_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(read_ind_V_reg_1610[3]),
        .Q(\read_ind_V_1_reg_1637_reg_n_2_[3] ),
        .R(read_ind_V_1_reg_1637));
  FDRE \read_ind_V_1_reg_1637_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(read_ind_V_reg_1610[4]),
        .Q(\read_ind_V_1_reg_1637_reg_n_2_[4] ),
        .R(read_ind_V_1_reg_1637));
  FDRE \read_ind_V_1_reg_1637_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(read_ind_V_reg_1610[5]),
        .Q(\read_ind_V_1_reg_1637_reg_n_2_[5] ),
        .R(read_ind_V_1_reg_1637));
  FDRE \read_ind_V_1_reg_1637_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(read_ind_V_reg_1610[6]),
        .Q(\read_ind_V_1_reg_1637_reg_n_2_[6] ),
        .R(read_ind_V_1_reg_1637));
  FDRE \read_ind_V_1_reg_1637_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(read_ind_V_reg_1610[7]),
        .Q(\read_ind_V_1_reg_1637_reg_n_2_[7] ),
        .R(read_ind_V_1_reg_1637));
  FDRE \read_ind_V_1_reg_1637_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(read_ind_V_reg_1610[8]),
        .Q(\read_ind_V_1_reg_1637_reg_n_2_[8] ),
        .R(read_ind_V_1_reg_1637));
  FDRE \read_ind_V_1_reg_1637_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(read_ind_V_reg_1610[9]),
        .Q(\read_ind_V_1_reg_1637_reg_n_2_[9] ),
        .R(read_ind_V_1_reg_1637));
  LUT1 #(
    .INIT(2'h1)) 
    \read_ind_V_reg_1610[0]_i_1 
       (.I0(\t_V_2_reg_428_reg_n_2_[0] ),
        .O(read_ind_V_fu_1084_p2[0]));
  FDRE \read_ind_V_reg_1610_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(read_ind_V_fu_1084_p2[0]),
        .Q(read_ind_V_reg_1610[0]),
        .R(1'b0));
  FDRE \read_ind_V_reg_1610_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(read_ind_V_fu_1084_p2[10]),
        .Q(read_ind_V_reg_1610[10]),
        .R(1'b0));
  FDRE \read_ind_V_reg_1610_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(read_ind_V_fu_1084_p2[11]),
        .Q(read_ind_V_reg_1610[11]),
        .R(1'b0));
  FDRE \read_ind_V_reg_1610_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(read_ind_V_fu_1084_p2[12]),
        .Q(read_ind_V_reg_1610[12]),
        .R(1'b0));
  CARRY4 \read_ind_V_reg_1610_reg[12]_i_1 
       (.CI(\read_ind_V_reg_1610_reg[8]_i_1_n_2 ),
        .CO({\NLW_read_ind_V_reg_1610_reg[12]_i_1_CO_UNCONNECTED [3],\read_ind_V_reg_1610_reg[12]_i_1_n_3 ,\read_ind_V_reg_1610_reg[12]_i_1_n_4 ,\read_ind_V_reg_1610_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_ind_V_fu_1084_p2[12:9]),
        .S({\t_V_2_reg_428_reg_n_2_[12] ,\t_V_2_reg_428_reg_n_2_[11] ,\t_V_2_reg_428_reg_n_2_[10] ,\t_V_2_reg_428_reg_n_2_[9] }));
  FDRE \read_ind_V_reg_1610_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(read_ind_V_fu_1084_p2[1]),
        .Q(read_ind_V_reg_1610[1]),
        .R(1'b0));
  FDRE \read_ind_V_reg_1610_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(read_ind_V_fu_1084_p2[2]),
        .Q(read_ind_V_reg_1610[2]),
        .R(1'b0));
  FDRE \read_ind_V_reg_1610_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(read_ind_V_fu_1084_p2[3]),
        .Q(read_ind_V_reg_1610[3]),
        .R(1'b0));
  FDRE \read_ind_V_reg_1610_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(read_ind_V_fu_1084_p2[4]),
        .Q(read_ind_V_reg_1610[4]),
        .R(1'b0));
  CARRY4 \read_ind_V_reg_1610_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\read_ind_V_reg_1610_reg[4]_i_1_n_2 ,\read_ind_V_reg_1610_reg[4]_i_1_n_3 ,\read_ind_V_reg_1610_reg[4]_i_1_n_4 ,\read_ind_V_reg_1610_reg[4]_i_1_n_5 }),
        .CYINIT(\t_V_2_reg_428_reg_n_2_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_ind_V_fu_1084_p2[4:1]),
        .S({\t_V_2_reg_428_reg_n_2_[4] ,\t_V_2_reg_428_reg_n_2_[3] ,\t_V_2_reg_428_reg_n_2_[2] ,\t_V_2_reg_428_reg_n_2_[1] }));
  FDRE \read_ind_V_reg_1610_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(read_ind_V_fu_1084_p2[5]),
        .Q(read_ind_V_reg_1610[5]),
        .R(1'b0));
  FDRE \read_ind_V_reg_1610_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(read_ind_V_fu_1084_p2[6]),
        .Q(read_ind_V_reg_1610[6]),
        .R(1'b0));
  FDRE \read_ind_V_reg_1610_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(read_ind_V_fu_1084_p2[7]),
        .Q(read_ind_V_reg_1610[7]),
        .R(1'b0));
  FDRE \read_ind_V_reg_1610_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(read_ind_V_fu_1084_p2[8]),
        .Q(read_ind_V_reg_1610[8]),
        .R(1'b0));
  CARRY4 \read_ind_V_reg_1610_reg[8]_i_1 
       (.CI(\read_ind_V_reg_1610_reg[4]_i_1_n_2 ),
        .CO({\read_ind_V_reg_1610_reg[8]_i_1_n_2 ,\read_ind_V_reg_1610_reg[8]_i_1_n_3 ,\read_ind_V_reg_1610_reg[8]_i_1_n_4 ,\read_ind_V_reg_1610_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_ind_V_fu_1084_p2[8:5]),
        .S({\t_V_2_reg_428_reg_n_2_[8] ,\t_V_2_reg_428_reg_n_2_[7] ,\t_V_2_reg_428_reg_n_2_[6] ,\t_V_2_reg_428_reg_n_2_[5] }));
  FDRE \read_ind_V_reg_1610_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(read_ind_V_fu_1084_p2[9]),
        .Q(read_ind_V_reg_1610[9]),
        .R(1'b0));
  FDRE \reg_652_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[0]),
        .Q(reg_652[0]),
        .R(1'b0));
  FDRE \reg_652_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[10]),
        .Q(reg_652[10]),
        .R(1'b0));
  FDRE \reg_652_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[11]),
        .Q(reg_652[11]),
        .R(1'b0));
  FDRE \reg_652_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[12]),
        .Q(reg_652[12]),
        .R(1'b0));
  FDRE \reg_652_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[13]),
        .Q(reg_652[13]),
        .R(1'b0));
  FDRE \reg_652_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[14]),
        .Q(reg_652[14]),
        .R(1'b0));
  FDRE \reg_652_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[15]),
        .Q(reg_652[15]),
        .R(1'b0));
  FDRE \reg_652_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[1]),
        .Q(reg_652[1]),
        .R(1'b0));
  FDRE \reg_652_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[2]),
        .Q(reg_652[2]),
        .R(1'b0));
  FDRE \reg_652_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[3]),
        .Q(reg_652[3]),
        .R(1'b0));
  FDRE \reg_652_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[4]),
        .Q(reg_652[4]),
        .R(1'b0));
  FDRE \reg_652_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[5]),
        .Q(reg_652[5]),
        .R(1'b0));
  FDRE \reg_652_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[6]),
        .Q(reg_652[6]),
        .R(1'b0));
  FDRE \reg_652_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[7]),
        .Q(reg_652[7]),
        .R(1'b0));
  FDRE \reg_652_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[8]),
        .Q(reg_652[8]),
        .R(1'b0));
  FDRE \reg_652_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_magnitude_mat_V_V_dout[9]),
        .Q(reg_652[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4040404040FF4040)) 
    \reg_659[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\reg_659[7]_i_3_n_2 ),
        .I3(\reg_659[7]_i_4_n_2 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_2),
        .I5(\exitcond1_i_reg_1284_reg_n_2_[0] ),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    \reg_659[7]_i_3 
       (.I0(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .I1(tmp_3_i_reg_1356),
        .I2(ap_enable_reg_pp1_iter1),
        .O(\reg_659[7]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0070FFFF)) 
    \reg_659[7]_i_4 
       (.I0(phase_mat_V_V_empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(\exitcond1_i_reg_1284_reg_n_2_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\reg_659[7]_i_4_n_2 ));
  FDRE \reg_659_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_phase_mat_V_V_dout[0]),
        .Q(reg_659[1]),
        .R(1'b0));
  FDRE \reg_659_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_phase_mat_V_V_dout[1]),
        .Q(reg_659[2]),
        .R(1'b0));
  FDRE \reg_659_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_phase_mat_V_V_dout[2]),
        .Q(reg_659[3]),
        .R(1'b0));
  FDRE \reg_659_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_phase_mat_V_V_dout[3]),
        .Q(reg_659[5]),
        .R(1'b0));
  FDRE \reg_659_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_phase_mat_V_V_dout[4]),
        .Q(reg_659[6]),
        .R(1'b0));
  FDRE \reg_659_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[5]_1 ),
        .D(p_phase_mat_V_V_dout[5]),
        .Q(reg_659[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_1622[0]_i_1 
       (.I0(t_V_4_reg_452[0]),
        .O(row_V_fu_1096_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_reg_1622[1]_i_1 
       (.I0(t_V_4_reg_452[0]),
        .I1(t_V_4_reg_452[1]),
        .O(row_V_fu_1096_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_V_reg_1622[2]_i_1 
       (.I0(t_V_4_reg_452[1]),
        .I1(t_V_4_reg_452[0]),
        .I2(t_V_4_reg_452[2]),
        .O(row_V_fu_1096_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_V_reg_1622[3]_i_1 
       (.I0(t_V_4_reg_452[2]),
        .I1(t_V_4_reg_452[0]),
        .I2(t_V_4_reg_452[1]),
        .I3(t_V_4_reg_452[3]),
        .O(row_V_fu_1096_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_V_reg_1622[4]_i_1 
       (.I0(t_V_4_reg_452[3]),
        .I1(t_V_4_reg_452[1]),
        .I2(t_V_4_reg_452[0]),
        .I3(t_V_4_reg_452[2]),
        .I4(t_V_4_reg_452[4]),
        .O(row_V_fu_1096_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_reg_1622[5]_i_1 
       (.I0(t_V_4_reg_452[4]),
        .I1(t_V_4_reg_452[2]),
        .I2(t_V_4_reg_452[0]),
        .I3(t_V_4_reg_452[1]),
        .I4(t_V_4_reg_452[3]),
        .I5(t_V_4_reg_452[5]),
        .O(row_V_fu_1096_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \row_V_reg_1622[6]_i_1 
       (.I0(\row_V_reg_1622[9]_i_2_n_2 ),
        .I1(t_V_4_reg_452[6]),
        .O(row_V_fu_1096_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \row_V_reg_1622[7]_i_1 
       (.I0(t_V_4_reg_452[6]),
        .I1(\row_V_reg_1622[9]_i_2_n_2 ),
        .I2(t_V_4_reg_452[7]),
        .O(row_V_fu_1096_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \row_V_reg_1622[8]_i_1 
       (.I0(\row_V_reg_1622[9]_i_2_n_2 ),
        .I1(t_V_4_reg_452[7]),
        .I2(t_V_4_reg_452[6]),
        .I3(t_V_4_reg_452[8]),
        .O(row_V_fu_1096_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \row_V_reg_1622[9]_i_1 
       (.I0(t_V_4_reg_452[8]),
        .I1(t_V_4_reg_452[6]),
        .I2(t_V_4_reg_452[7]),
        .I3(\row_V_reg_1622[9]_i_2_n_2 ),
        .I4(t_V_4_reg_452[9]),
        .O(row_V_fu_1096_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \row_V_reg_1622[9]_i_2 
       (.I0(t_V_4_reg_452[4]),
        .I1(t_V_4_reg_452[2]),
        .I2(t_V_4_reg_452[0]),
        .I3(t_V_4_reg_452[1]),
        .I4(t_V_4_reg_452[3]),
        .I5(t_V_4_reg_452[5]),
        .O(\row_V_reg_1622[9]_i_2_n_2 ));
  FDRE \row_V_reg_1622_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_1096_p2[0]),
        .Q(row_V_reg_1622[0]),
        .R(1'b0));
  FDRE \row_V_reg_1622_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_1096_p2[1]),
        .Q(row_V_reg_1622[1]),
        .R(1'b0));
  FDRE \row_V_reg_1622_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_1096_p2[2]),
        .Q(row_V_reg_1622[2]),
        .R(1'b0));
  FDRE \row_V_reg_1622_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_1096_p2[3]),
        .Q(row_V_reg_1622[3]),
        .R(1'b0));
  FDRE \row_V_reg_1622_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_1096_p2[4]),
        .Q(row_V_reg_1622[4]),
        .R(1'b0));
  FDRE \row_V_reg_1622_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_1096_p2[5]),
        .Q(row_V_reg_1622[5]),
        .R(1'b0));
  FDRE \row_V_reg_1622_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_1096_p2[6]),
        .Q(row_V_reg_1622[6]),
        .R(1'b0));
  FDRE \row_V_reg_1622_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_1096_p2[7]),
        .Q(row_V_reg_1622[7]),
        .R(1'b0));
  FDRE \row_V_reg_1622_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_1096_p2[8]),
        .Q(row_V_reg_1622[8]),
        .R(1'b0));
  FDRE \row_V_reg_1622_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_fu_1096_p2[9]),
        .Q(row_V_reg_1622[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row_ind_V_reg_1604[0]_i_1 
       (.I0(\t_V_1_reg_416_reg_n_2_[0] ),
        .O(row_ind_V_fu_1078_p2[0]));
  FDRE \row_ind_V_reg_1604_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_1078_p2[0]),
        .Q(row_ind_V_reg_1604[0]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1604_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_1078_p2[10]),
        .Q(row_ind_V_reg_1604[10]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1604_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_1078_p2[11]),
        .Q(row_ind_V_reg_1604[11]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1604_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_1078_p2[12]),
        .Q(row_ind_V_reg_1604[12]),
        .R(1'b0));
  CARRY4 \row_ind_V_reg_1604_reg[12]_i_1 
       (.CI(\row_ind_V_reg_1604_reg[8]_i_1_n_2 ),
        .CO({\NLW_row_ind_V_reg_1604_reg[12]_i_1_CO_UNCONNECTED [3],\row_ind_V_reg_1604_reg[12]_i_1_n_3 ,\row_ind_V_reg_1604_reg[12]_i_1_n_4 ,\row_ind_V_reg_1604_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_fu_1078_p2[12:9]),
        .S({\t_V_1_reg_416_reg_n_2_[12] ,\t_V_1_reg_416_reg_n_2_[11] ,\t_V_1_reg_416_reg_n_2_[10] ,\t_V_1_reg_416_reg_n_2_[9] }));
  FDRE \row_ind_V_reg_1604_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_1078_p2[1]),
        .Q(row_ind_V_reg_1604[1]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1604_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_1078_p2[2]),
        .Q(row_ind_V_reg_1604[2]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1604_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_1078_p2[3]),
        .Q(row_ind_V_reg_1604[3]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1604_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_1078_p2[4]),
        .Q(row_ind_V_reg_1604[4]),
        .R(1'b0));
  CARRY4 \row_ind_V_reg_1604_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\row_ind_V_reg_1604_reg[4]_i_1_n_2 ,\row_ind_V_reg_1604_reg[4]_i_1_n_3 ,\row_ind_V_reg_1604_reg[4]_i_1_n_4 ,\row_ind_V_reg_1604_reg[4]_i_1_n_5 }),
        .CYINIT(\t_V_1_reg_416_reg_n_2_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_fu_1078_p2[4:1]),
        .S({\t_V_1_reg_416_reg_n_2_[4] ,\t_V_1_reg_416_reg_n_2_[3] ,\t_V_1_reg_416_reg_n_2_[2] ,\t_V_1_reg_416_reg_n_2_[1] }));
  FDRE \row_ind_V_reg_1604_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_1078_p2[5]),
        .Q(row_ind_V_reg_1604[5]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1604_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_1078_p2[6]),
        .Q(row_ind_V_reg_1604[6]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1604_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_1078_p2[7]),
        .Q(row_ind_V_reg_1604[7]),
        .R(1'b0));
  FDRE \row_ind_V_reg_1604_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_1078_p2[8]),
        .Q(row_ind_V_reg_1604[8]),
        .R(1'b0));
  CARRY4 \row_ind_V_reg_1604_reg[8]_i_1 
       (.CI(\row_ind_V_reg_1604_reg[4]_i_1_n_2 ),
        .CO({\row_ind_V_reg_1604_reg[8]_i_1_n_2 ,\row_ind_V_reg_1604_reg[8]_i_1_n_3 ,\row_ind_V_reg_1604_reg[8]_i_1_n_4 ,\row_ind_V_reg_1604_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_fu_1078_p2[8:5]),
        .S({\t_V_1_reg_416_reg_n_2_[8] ,\t_V_1_reg_416_reg_n_2_[7] ,\t_V_1_reg_416_reg_n_2_[6] ,\t_V_1_reg_416_reg_n_2_[5] }));
  FDRE \row_ind_V_reg_1604_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_fu_1078_p2[9]),
        .Q(row_ind_V_reg_1604[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \sel_tmp16_i_reg_1529[0]_i_1 
       (.I0(\tmp_52_i_reg_1508[0]_i_3_n_2 ),
        .I1(\sel_tmp16_i_reg_1529[0]_i_2_n_2 ),
        .I2(\tmp_56_i_reg_1524[0]_i_2_n_2 ),
        .I3(\tmp_56_i_reg_1524[0]_i_4_n_2 ),
        .O(sel_tmp16_i_fu_1010_p3[0]));
  LUT6 #(
    .INIT(64'h8080800000008000)) 
    \sel_tmp16_i_reg_1529[0]_i_2 
       (.I0(grp_fu_605_p2),
        .I1(tmp_57_i_reg_1483),
        .I2(tmp_58_i_fu_980_p2),
        .I3(angle_buf_2_V_reg_1488[7]),
        .I4(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I5(\angle_buf_V_1_i_reg_526_reg_n_2_[7] ),
        .O(\sel_tmp16_i_reg_1529[0]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \sel_tmp16_i_reg_1529[1]_i_1 
       (.I0(\tmp_52_i_reg_1508[0]_i_3_n_2 ),
        .I1(\sel_tmp16_i_reg_1529[1]_i_2_n_2 ),
        .I2(\tmp_56_i_reg_1524[0]_i_4_n_2 ),
        .O(sel_tmp16_i_fu_1010_p3[1]));
  LUT4 #(
    .INIT(16'h8241)) 
    \sel_tmp16_i_reg_1529[1]_i_10 
       (.I0(l20_buf_2_V_reg_1452[13]),
        .I1(l20_buf_2_V_reg_1452[12]),
        .I2(l10_buf_0_V_reg_501[12]),
        .I3(l10_buf_0_V_reg_501[13]),
        .O(\sel_tmp16_i_reg_1529[1]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \sel_tmp16_i_reg_1529[1]_i_11 
       (.I0(l20_buf_2_V_reg_1452[11]),
        .I1(l20_buf_2_V_reg_1452[10]),
        .I2(l10_buf_0_V_reg_501[10]),
        .I3(l10_buf_0_V_reg_501[11]),
        .O(\sel_tmp16_i_reg_1529[1]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \sel_tmp16_i_reg_1529[1]_i_12 
       (.I0(l20_buf_2_V_reg_1452[9]),
        .I1(l20_buf_2_V_reg_1452[8]),
        .I2(l10_buf_0_V_reg_501[8]),
        .I3(l10_buf_0_V_reg_501[9]),
        .O(\sel_tmp16_i_reg_1529[1]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \sel_tmp16_i_reg_1529[1]_i_13 
       (.I0(l10_buf_0_V_reg_501[7]),
        .I1(l20_buf_2_V_reg_1452[6]),
        .I2(l10_buf_0_V_reg_501[6]),
        .I3(l20_buf_2_V_reg_1452[7]),
        .O(\sel_tmp16_i_reg_1529[1]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \sel_tmp16_i_reg_1529[1]_i_14 
       (.I0(l10_buf_0_V_reg_501[5]),
        .I1(l20_buf_2_V_reg_1452[4]),
        .I2(l10_buf_0_V_reg_501[4]),
        .I3(l20_buf_2_V_reg_1452[5]),
        .O(\sel_tmp16_i_reg_1529[1]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \sel_tmp16_i_reg_1529[1]_i_15 
       (.I0(l10_buf_0_V_reg_501[3]),
        .I1(l20_buf_2_V_reg_1452[2]),
        .I2(l10_buf_0_V_reg_501[2]),
        .I3(l20_buf_2_V_reg_1452[3]),
        .O(\sel_tmp16_i_reg_1529[1]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \sel_tmp16_i_reg_1529[1]_i_16 
       (.I0(l10_buf_0_V_reg_501[1]),
        .I1(l20_buf_2_V_reg_1452[0]),
        .I2(l10_buf_0_V_reg_501[0]),
        .I3(l20_buf_2_V_reg_1452[1]),
        .O(\sel_tmp16_i_reg_1529[1]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \sel_tmp16_i_reg_1529[1]_i_17 
       (.I0(l20_buf_2_V_reg_1452[7]),
        .I1(l20_buf_2_V_reg_1452[6]),
        .I2(l10_buf_0_V_reg_501[7]),
        .I3(l10_buf_0_V_reg_501[6]),
        .O(\sel_tmp16_i_reg_1529[1]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \sel_tmp16_i_reg_1529[1]_i_18 
       (.I0(l20_buf_2_V_reg_1452[5]),
        .I1(l20_buf_2_V_reg_1452[4]),
        .I2(l10_buf_0_V_reg_501[5]),
        .I3(l10_buf_0_V_reg_501[4]),
        .O(\sel_tmp16_i_reg_1529[1]_i_18_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \sel_tmp16_i_reg_1529[1]_i_19 
       (.I0(l20_buf_2_V_reg_1452[3]),
        .I1(l20_buf_2_V_reg_1452[2]),
        .I2(l10_buf_0_V_reg_501[3]),
        .I3(l10_buf_0_V_reg_501[2]),
        .O(\sel_tmp16_i_reg_1529[1]_i_19_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sel_tmp16_i_reg_1529[1]_i_2 
       (.I0(sel0[7]),
        .I1(tmp_57_i_reg_1483),
        .I2(grp_fu_605_p2),
        .I3(tmp_47_i_reg_1478),
        .I4(tmp_58_i_fu_980_p2),
        .I5(\tmp_56_i_reg_1524[0]_i_2_n_2 ),
        .O(\sel_tmp16_i_reg_1529[1]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \sel_tmp16_i_reg_1529[1]_i_20 
       (.I0(l20_buf_2_V_reg_1452[1]),
        .I1(l20_buf_2_V_reg_1452[0]),
        .I2(l10_buf_0_V_reg_501[1]),
        .I3(l10_buf_0_V_reg_501[0]),
        .O(\sel_tmp16_i_reg_1529[1]_i_20_n_2 ));
  LUT4 #(
    .INIT(16'h7150)) 
    \sel_tmp16_i_reg_1529[1]_i_5 
       (.I0(l10_buf_0_V_reg_501[15]),
        .I1(l20_buf_2_V_reg_1452[14]),
        .I2(l20_buf_2_V_reg_1452[15]),
        .I3(l10_buf_0_V_reg_501[14]),
        .O(\sel_tmp16_i_reg_1529[1]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \sel_tmp16_i_reg_1529[1]_i_6 
       (.I0(l10_buf_0_V_reg_501[13]),
        .I1(l20_buf_2_V_reg_1452[12]),
        .I2(l10_buf_0_V_reg_501[12]),
        .I3(l20_buf_2_V_reg_1452[13]),
        .O(\sel_tmp16_i_reg_1529[1]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \sel_tmp16_i_reg_1529[1]_i_7 
       (.I0(l10_buf_0_V_reg_501[11]),
        .I1(l20_buf_2_V_reg_1452[10]),
        .I2(l10_buf_0_V_reg_501[10]),
        .I3(l20_buf_2_V_reg_1452[11]),
        .O(\sel_tmp16_i_reg_1529[1]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \sel_tmp16_i_reg_1529[1]_i_8 
       (.I0(l10_buf_0_V_reg_501[9]),
        .I1(l20_buf_2_V_reg_1452[8]),
        .I2(l10_buf_0_V_reg_501[8]),
        .I3(l20_buf_2_V_reg_1452[9]),
        .O(\sel_tmp16_i_reg_1529[1]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \sel_tmp16_i_reg_1529[1]_i_9 
       (.I0(l20_buf_2_V_reg_1452[15]),
        .I1(l20_buf_2_V_reg_1452[14]),
        .I2(l10_buf_0_V_reg_501[15]),
        .I3(l10_buf_0_V_reg_501[14]),
        .O(\sel_tmp16_i_reg_1529[1]_i_9_n_2 ));
  FDRE \sel_tmp16_i_reg_1529_reg[0] 
       (.C(ap_clk),
        .CE(NMS_5_i_reg_15030),
        .D(sel_tmp16_i_fu_1010_p3[0]),
        .Q(sel_tmp16_i_reg_1529[0]),
        .R(1'b0));
  FDRE \sel_tmp16_i_reg_1529_reg[1] 
       (.C(ap_clk),
        .CE(NMS_5_i_reg_15030),
        .D(sel_tmp16_i_fu_1010_p3[1]),
        .Q(sel_tmp16_i_reg_1529[1]),
        .R(1'b0));
  CARRY4 \sel_tmp16_i_reg_1529_reg[1]_i_3 
       (.CI(\sel_tmp16_i_reg_1529_reg[1]_i_4_n_2 ),
        .CO({tmp_58_i_fu_980_p2,\sel_tmp16_i_reg_1529_reg[1]_i_3_n_3 ,\sel_tmp16_i_reg_1529_reg[1]_i_3_n_4 ,\sel_tmp16_i_reg_1529_reg[1]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp16_i_reg_1529[1]_i_5_n_2 ,\sel_tmp16_i_reg_1529[1]_i_6_n_2 ,\sel_tmp16_i_reg_1529[1]_i_7_n_2 ,\sel_tmp16_i_reg_1529[1]_i_8_n_2 }),
        .O(\NLW_sel_tmp16_i_reg_1529_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\sel_tmp16_i_reg_1529[1]_i_9_n_2 ,\sel_tmp16_i_reg_1529[1]_i_10_n_2 ,\sel_tmp16_i_reg_1529[1]_i_11_n_2 ,\sel_tmp16_i_reg_1529[1]_i_12_n_2 }));
  CARRY4 \sel_tmp16_i_reg_1529_reg[1]_i_4 
       (.CI(1'b0),
        .CO({\sel_tmp16_i_reg_1529_reg[1]_i_4_n_2 ,\sel_tmp16_i_reg_1529_reg[1]_i_4_n_3 ,\sel_tmp16_i_reg_1529_reg[1]_i_4_n_4 ,\sel_tmp16_i_reg_1529_reg[1]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp16_i_reg_1529[1]_i_13_n_2 ,\sel_tmp16_i_reg_1529[1]_i_14_n_2 ,\sel_tmp16_i_reg_1529[1]_i_15_n_2 ,\sel_tmp16_i_reg_1529[1]_i_16_n_2 }),
        .O(\NLW_sel_tmp16_i_reg_1529_reg[1]_i_4_O_UNCONNECTED [3:0]),
        .S({\sel_tmp16_i_reg_1529[1]_i_17_n_2 ,\sel_tmp16_i_reg_1529[1]_i_18_n_2 ,\sel_tmp16_i_reg_1529[1]_i_19_n_2 ,\sel_tmp16_i_reg_1529[1]_i_20_n_2 }));
  FDRE \slt1_reg_1547_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(grp_fu_583_p2),
        .Q(slt1_reg_1547),
        .R(1'b0));
  FDRE \slt2_reg_1583_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(grp_fu_634_p2),
        .Q(slt2_reg_1583),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8241)) 
    \slt3_reg_1514[0]_i_10 
       (.I0(\l00_buf_0_V_reg_538_reg_n_2_[9] ),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[8] ),
        .I2(l10_buf_0_V_reg_501[8]),
        .I3(l10_buf_0_V_reg_501[9]),
        .O(\slt3_reg_1514[0]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \slt3_reg_1514[0]_i_11 
       (.I0(l10_buf_0_V_reg_501[7]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[6] ),
        .I2(l10_buf_0_V_reg_501[6]),
        .I3(\l00_buf_0_V_reg_538_reg_n_2_[7] ),
        .O(\slt3_reg_1514[0]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \slt3_reg_1514[0]_i_12 
       (.I0(l10_buf_0_V_reg_501[5]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[4] ),
        .I2(l10_buf_0_V_reg_501[4]),
        .I3(\l00_buf_0_V_reg_538_reg_n_2_[5] ),
        .O(\slt3_reg_1514[0]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \slt3_reg_1514[0]_i_13 
       (.I0(l10_buf_0_V_reg_501[3]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[2] ),
        .I2(l10_buf_0_V_reg_501[2]),
        .I3(\l00_buf_0_V_reg_538_reg_n_2_[3] ),
        .O(\slt3_reg_1514[0]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \slt3_reg_1514[0]_i_14 
       (.I0(l10_buf_0_V_reg_501[1]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[0] ),
        .I2(l10_buf_0_V_reg_501[0]),
        .I3(\l00_buf_0_V_reg_538_reg_n_2_[1] ),
        .O(\slt3_reg_1514[0]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt3_reg_1514[0]_i_15 
       (.I0(\l00_buf_0_V_reg_538_reg_n_2_[7] ),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[6] ),
        .I2(l10_buf_0_V_reg_501[7]),
        .I3(l10_buf_0_V_reg_501[6]),
        .O(\slt3_reg_1514[0]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt3_reg_1514[0]_i_16 
       (.I0(\l00_buf_0_V_reg_538_reg_n_2_[5] ),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[4] ),
        .I2(l10_buf_0_V_reg_501[5]),
        .I3(l10_buf_0_V_reg_501[4]),
        .O(\slt3_reg_1514[0]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt3_reg_1514[0]_i_17 
       (.I0(\l00_buf_0_V_reg_538_reg_n_2_[3] ),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[2] ),
        .I2(l10_buf_0_V_reg_501[3]),
        .I3(l10_buf_0_V_reg_501[2]),
        .O(\slt3_reg_1514[0]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt3_reg_1514[0]_i_18 
       (.I0(\l00_buf_0_V_reg_538_reg_n_2_[1] ),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[0] ),
        .I2(l10_buf_0_V_reg_501[1]),
        .I3(l10_buf_0_V_reg_501[0]),
        .O(\slt3_reg_1514[0]_i_18_n_2 ));
  LUT4 #(
    .INIT(16'h7150)) 
    \slt3_reg_1514[0]_i_3 
       (.I0(l10_buf_0_V_reg_501[15]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[14] ),
        .I2(\l00_buf_0_V_reg_538_reg_n_2_[15] ),
        .I3(l10_buf_0_V_reg_501[14]),
        .O(\slt3_reg_1514[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \slt3_reg_1514[0]_i_4 
       (.I0(l10_buf_0_V_reg_501[13]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[12] ),
        .I2(l10_buf_0_V_reg_501[12]),
        .I3(\l00_buf_0_V_reg_538_reg_n_2_[13] ),
        .O(\slt3_reg_1514[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \slt3_reg_1514[0]_i_5 
       (.I0(l10_buf_0_V_reg_501[11]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[10] ),
        .I2(l10_buf_0_V_reg_501[10]),
        .I3(\l00_buf_0_V_reg_538_reg_n_2_[11] ),
        .O(\slt3_reg_1514[0]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \slt3_reg_1514[0]_i_6 
       (.I0(l10_buf_0_V_reg_501[9]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[8] ),
        .I2(l10_buf_0_V_reg_501[8]),
        .I3(\l00_buf_0_V_reg_538_reg_n_2_[9] ),
        .O(\slt3_reg_1514[0]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \slt3_reg_1514[0]_i_7 
       (.I0(\l00_buf_0_V_reg_538_reg_n_2_[15] ),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[14] ),
        .I2(l10_buf_0_V_reg_501[15]),
        .I3(l10_buf_0_V_reg_501[14]),
        .O(\slt3_reg_1514[0]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \slt3_reg_1514[0]_i_8 
       (.I0(\l00_buf_0_V_reg_538_reg_n_2_[13] ),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[12] ),
        .I2(l10_buf_0_V_reg_501[12]),
        .I3(l10_buf_0_V_reg_501[13]),
        .O(\slt3_reg_1514[0]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \slt3_reg_1514[0]_i_9 
       (.I0(\l00_buf_0_V_reg_538_reg_n_2_[11] ),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[10] ),
        .I2(l10_buf_0_V_reg_501[10]),
        .I3(l10_buf_0_V_reg_501[11]),
        .O(\slt3_reg_1514[0]_i_9_n_2 ));
  FDRE \slt3_reg_1514_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(grp_fu_634_p2),
        .Q(slt3_reg_1514),
        .R(1'b0));
  CARRY4 \slt3_reg_1514_reg[0]_i_1 
       (.CI(\slt3_reg_1514_reg[0]_i_2_n_2 ),
        .CO({grp_fu_634_p2,\slt3_reg_1514_reg[0]_i_1_n_3 ,\slt3_reg_1514_reg[0]_i_1_n_4 ,\slt3_reg_1514_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\slt3_reg_1514[0]_i_3_n_2 ,\slt3_reg_1514[0]_i_4_n_2 ,\slt3_reg_1514[0]_i_5_n_2 ,\slt3_reg_1514[0]_i_6_n_2 }),
        .O(\NLW_slt3_reg_1514_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\slt3_reg_1514[0]_i_7_n_2 ,\slt3_reg_1514[0]_i_8_n_2 ,\slt3_reg_1514[0]_i_9_n_2 ,\slt3_reg_1514[0]_i_10_n_2 }));
  CARRY4 \slt3_reg_1514_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\slt3_reg_1514_reg[0]_i_2_n_2 ,\slt3_reg_1514_reg[0]_i_2_n_3 ,\slt3_reg_1514_reg[0]_i_2_n_4 ,\slt3_reg_1514_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\slt3_reg_1514[0]_i_11_n_2 ,\slt3_reg_1514[0]_i_12_n_2 ,\slt3_reg_1514[0]_i_13_n_2 ,\slt3_reg_1514[0]_i_14_n_2 }),
        .O(\NLW_slt3_reg_1514_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\slt3_reg_1514[0]_i_15_n_2 ,\slt3_reg_1514[0]_i_16_n_2 ,\slt3_reg_1514[0]_i_17_n_2 ,\slt3_reg_1514[0]_i_18_n_2 }));
  LUT6 #(
    .INIT(64'h82828282A0820A82)) 
    \slt_reg_1468[0]_i_10 
       (.I0(\slt_reg_1468[0]_i_34_n_2 ),
        .I1(l10_buf_V_0_i_reg_513[9]),
        .I2(l10_buf_0_V_reg_501[9]),
        .I3(p_53_in),
        .I4(l10_buf_2_V_reg_1447[9]),
        .I5(ap_CS_fsm_state16),
        .O(\slt_reg_1468[0]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \slt_reg_1468[0]_i_11 
       (.I0(grp_fu_583_p1[6]),
        .I1(l10_buf_0_V_reg_501[6]),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l10_buf_V_0_i_reg_513[6]),
        .I4(grp_fu_583_p0[7]),
        .I5(grp_fu_583_p1[7]),
        .O(\slt_reg_1468[0]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \slt_reg_1468[0]_i_12 
       (.I0(grp_fu_583_p1[4]),
        .I1(l10_buf_0_V_reg_501[4]),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l10_buf_V_0_i_reg_513[4]),
        .I4(grp_fu_583_p0[5]),
        .I5(grp_fu_583_p1[5]),
        .O(\slt_reg_1468[0]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \slt_reg_1468[0]_i_13 
       (.I0(grp_fu_583_p1[2]),
        .I1(l10_buf_0_V_reg_501[2]),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l10_buf_V_0_i_reg_513[2]),
        .I4(grp_fu_583_p0[3]),
        .I5(grp_fu_583_p1[3]),
        .O(\slt_reg_1468[0]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \slt_reg_1468[0]_i_14 
       (.I0(grp_fu_583_p1[0]),
        .I1(l10_buf_0_V_reg_501[0]),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l10_buf_V_0_i_reg_513[0]),
        .I4(grp_fu_583_p0[1]),
        .I5(grp_fu_583_p1[1]),
        .O(\slt_reg_1468[0]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h82828282A0820A82)) 
    \slt_reg_1468[0]_i_15 
       (.I0(\slt_reg_1468[0]_i_39_n_2 ),
        .I1(l10_buf_V_0_i_reg_513[6]),
        .I2(l10_buf_0_V_reg_501[6]),
        .I3(p_53_in),
        .I4(l10_buf_2_V_reg_1447[6]),
        .I5(ap_CS_fsm_state16),
        .O(\slt_reg_1468[0]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h82828282A0820A82)) 
    \slt_reg_1468[0]_i_16 
       (.I0(\slt_reg_1468[0]_i_40_n_2 ),
        .I1(l10_buf_V_0_i_reg_513[4]),
        .I2(l10_buf_0_V_reg_501[4]),
        .I3(p_53_in),
        .I4(l10_buf_2_V_reg_1447[4]),
        .I5(ap_CS_fsm_state16),
        .O(\slt_reg_1468[0]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h82828282A0820A82)) 
    \slt_reg_1468[0]_i_17 
       (.I0(\slt_reg_1468[0]_i_41_n_2 ),
        .I1(l10_buf_V_0_i_reg_513[2]),
        .I2(l10_buf_0_V_reg_501[2]),
        .I3(p_53_in),
        .I4(l10_buf_2_V_reg_1447[2]),
        .I5(ap_CS_fsm_state16),
        .O(\slt_reg_1468[0]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'h82828282A0820A82)) 
    \slt_reg_1468[0]_i_18 
       (.I0(\slt_reg_1468[0]_i_42_n_2 ),
        .I1(l10_buf_V_0_i_reg_513[0]),
        .I2(l10_buf_0_V_reg_501[0]),
        .I3(p_53_in),
        .I4(l10_buf_2_V_reg_1447[0]),
        .I5(ap_CS_fsm_state16),
        .O(\slt_reg_1468[0]_i_18_n_2 ));
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \slt_reg_1468[0]_i_19 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[14]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[14]),
        .O(grp_fu_583_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \slt_reg_1468[0]_i_20 
       (.I0(ap_CS_fsm_state16),
        .I1(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter6),
        .O(\slt_reg_1468[0]_i_20_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \slt_reg_1468[0]_i_21 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[15]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[15]),
        .O(grp_fu_583_p1[15]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \slt_reg_1468[0]_i_22 
       (.I0(l10_buf_V_0_i_reg_513[15]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(l10_buf_0_V_reg_501[15]),
        .O(grp_fu_583_p0[15]));
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \slt_reg_1468[0]_i_23 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[12]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[12]),
        .O(grp_fu_583_p1[12]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \slt_reg_1468[0]_i_24 
       (.I0(l10_buf_V_0_i_reg_513[13]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(l10_buf_0_V_reg_501[13]),
        .O(grp_fu_583_p0[13]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \slt_reg_1468[0]_i_25 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[13]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[13]),
        .O(grp_fu_583_p1[13]));
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \slt_reg_1468[0]_i_26 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[10]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[10]),
        .O(grp_fu_583_p1[10]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \slt_reg_1468[0]_i_27 
       (.I0(l10_buf_V_0_i_reg_513[11]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(l10_buf_0_V_reg_501[11]),
        .O(grp_fu_583_p0[11]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \slt_reg_1468[0]_i_28 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[11]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[11]),
        .O(grp_fu_583_p1[11]));
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \slt_reg_1468[0]_i_29 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[8]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[8]),
        .O(grp_fu_583_p1[8]));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \slt_reg_1468[0]_i_3 
       (.I0(grp_fu_583_p1[14]),
        .I1(l10_buf_0_V_reg_501[14]),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l10_buf_V_0_i_reg_513[14]),
        .I4(grp_fu_583_p1[15]),
        .I5(grp_fu_583_p0[15]),
        .O(\slt_reg_1468[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \slt_reg_1468[0]_i_30 
       (.I0(l10_buf_V_0_i_reg_513[9]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(l10_buf_0_V_reg_501[9]),
        .O(grp_fu_583_p0[9]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \slt_reg_1468[0]_i_31 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[9]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[9]),
        .O(grp_fu_583_p1[9]));
  LUT6 #(
    .INIT(64'h999999999C999399)) 
    \slt_reg_1468[0]_i_32 
       (.I0(l10_buf_V_0_i_reg_513[12]),
        .I1(l10_buf_0_V_reg_501[12]),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(l10_buf_2_V_reg_1447[12]),
        .I5(ap_CS_fsm_state16),
        .O(\slt_reg_1468[0]_i_32_n_2 ));
  LUT6 #(
    .INIT(64'h999999999C999399)) 
    \slt_reg_1468[0]_i_33 
       (.I0(l10_buf_V_0_i_reg_513[10]),
        .I1(l10_buf_0_V_reg_501[10]),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(l10_buf_2_V_reg_1447[10]),
        .I5(ap_CS_fsm_state16),
        .O(\slt_reg_1468[0]_i_33_n_2 ));
  LUT6 #(
    .INIT(64'h999999999C999399)) 
    \slt_reg_1468[0]_i_34 
       (.I0(l10_buf_V_0_i_reg_513[8]),
        .I1(l10_buf_0_V_reg_501[8]),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(l10_buf_2_V_reg_1447[8]),
        .I5(ap_CS_fsm_state16),
        .O(\slt_reg_1468[0]_i_34_n_2 ));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \slt_reg_1468[0]_i_35 
       (.I0(l10_buf_V_0_i_reg_513[7]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(l10_buf_0_V_reg_501[7]),
        .O(grp_fu_583_p0[7]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \slt_reg_1468[0]_i_36 
       (.I0(l10_buf_V_0_i_reg_513[5]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(l10_buf_0_V_reg_501[5]),
        .O(grp_fu_583_p0[5]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \slt_reg_1468[0]_i_37 
       (.I0(l10_buf_V_0_i_reg_513[3]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(l10_buf_0_V_reg_501[3]),
        .O(grp_fu_583_p0[3]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \slt_reg_1468[0]_i_38 
       (.I0(l10_buf_V_0_i_reg_513[1]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(l10_buf_0_V_reg_501[1]),
        .O(grp_fu_583_p0[1]));
  LUT6 #(
    .INIT(64'h999999999C999399)) 
    \slt_reg_1468[0]_i_39 
       (.I0(l10_buf_V_0_i_reg_513[7]),
        .I1(l10_buf_0_V_reg_501[7]),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(l10_buf_2_V_reg_1447[7]),
        .I5(ap_CS_fsm_state16),
        .O(\slt_reg_1468[0]_i_39_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \slt_reg_1468[0]_i_4 
       (.I0(grp_fu_583_p1[12]),
        .I1(l10_buf_0_V_reg_501[12]),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l10_buf_V_0_i_reg_513[12]),
        .I4(grp_fu_583_p0[13]),
        .I5(grp_fu_583_p1[13]),
        .O(\slt_reg_1468[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h999999999C999399)) 
    \slt_reg_1468[0]_i_40 
       (.I0(l10_buf_V_0_i_reg_513[5]),
        .I1(l10_buf_0_V_reg_501[5]),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(l10_buf_2_V_reg_1447[5]),
        .I5(ap_CS_fsm_state16),
        .O(\slt_reg_1468[0]_i_40_n_2 ));
  LUT6 #(
    .INIT(64'h999999999C999399)) 
    \slt_reg_1468[0]_i_41 
       (.I0(l10_buf_V_0_i_reg_513[3]),
        .I1(l10_buf_0_V_reg_501[3]),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(l10_buf_2_V_reg_1447[3]),
        .I5(ap_CS_fsm_state16),
        .O(\slt_reg_1468[0]_i_41_n_2 ));
  LUT6 #(
    .INIT(64'h999999999C999399)) 
    \slt_reg_1468[0]_i_42 
       (.I0(l10_buf_V_0_i_reg_513[1]),
        .I1(l10_buf_0_V_reg_501[1]),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(l10_buf_2_V_reg_1447[1]),
        .I5(ap_CS_fsm_state16),
        .O(\slt_reg_1468[0]_i_42_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \slt_reg_1468[0]_i_5 
       (.I0(grp_fu_583_p1[10]),
        .I1(l10_buf_0_V_reg_501[10]),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l10_buf_V_0_i_reg_513[10]),
        .I4(grp_fu_583_p0[11]),
        .I5(grp_fu_583_p1[11]),
        .O(\slt_reg_1468[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \slt_reg_1468[0]_i_6 
       (.I0(grp_fu_583_p1[8]),
        .I1(l10_buf_0_V_reg_501[8]),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l10_buf_V_0_i_reg_513[8]),
        .I4(grp_fu_583_p0[9]),
        .I5(grp_fu_583_p1[9]),
        .O(\slt_reg_1468[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \slt_reg_1468[0]_i_7 
       (.I0(l10_buf_0_V_reg_501[14]),
        .I1(\slt_reg_1468[0]_i_20_n_2 ),
        .I2(l10_buf_V_0_i_reg_513[14]),
        .I3(grp_fu_583_p1[14]),
        .I4(grp_fu_583_p0[15]),
        .I5(grp_fu_583_p1[15]),
        .O(\slt_reg_1468[0]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h82828282A0820A82)) 
    \slt_reg_1468[0]_i_8 
       (.I0(\slt_reg_1468[0]_i_32_n_2 ),
        .I1(l10_buf_V_0_i_reg_513[13]),
        .I2(l10_buf_0_V_reg_501[13]),
        .I3(p_53_in),
        .I4(l10_buf_2_V_reg_1447[13]),
        .I5(ap_CS_fsm_state16),
        .O(\slt_reg_1468[0]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h82828282A0820A82)) 
    \slt_reg_1468[0]_i_9 
       (.I0(\slt_reg_1468[0]_i_33_n_2 ),
        .I1(l10_buf_V_0_i_reg_513[11]),
        .I2(l10_buf_0_V_reg_501[11]),
        .I3(p_53_in),
        .I4(l10_buf_2_V_reg_1447[11]),
        .I5(ap_CS_fsm_state16),
        .O(\slt_reg_1468[0]_i_9_n_2 ));
  FDRE \slt_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(grp_fu_583_p2),
        .Q(slt_reg_1468),
        .R(1'b0));
  CARRY4 \slt_reg_1468_reg[0]_i_1 
       (.CI(\slt_reg_1468_reg[0]_i_2_n_2 ),
        .CO({grp_fu_583_p2,\slt_reg_1468_reg[0]_i_1_n_3 ,\slt_reg_1468_reg[0]_i_1_n_4 ,\slt_reg_1468_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\slt_reg_1468[0]_i_3_n_2 ,\slt_reg_1468[0]_i_4_n_2 ,\slt_reg_1468[0]_i_5_n_2 ,\slt_reg_1468[0]_i_6_n_2 }),
        .O(\NLW_slt_reg_1468_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\slt_reg_1468[0]_i_7_n_2 ,\slt_reg_1468[0]_i_8_n_2 ,\slt_reg_1468[0]_i_9_n_2 ,\slt_reg_1468[0]_i_10_n_2 }));
  CARRY4 \slt_reg_1468_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\slt_reg_1468_reg[0]_i_2_n_2 ,\slt_reg_1468_reg[0]_i_2_n_3 ,\slt_reg_1468_reg[0]_i_2_n_4 ,\slt_reg_1468_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\slt_reg_1468[0]_i_11_n_2 ,\slt_reg_1468[0]_i_12_n_2 ,\slt_reg_1468[0]_i_13_n_2 ,\slt_reg_1468[0]_i_14_n_2 }),
        .O(\NLW_slt_reg_1468_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\slt_reg_1468[0]_i_15_n_2 ,\slt_reg_1468[0]_i_16_n_2 ,\slt_reg_1468[0]_i_17_n_2 ,\slt_reg_1468[0]_i_18_n_2 }));
  LUT4 #(
    .INIT(16'h5450)) 
    start_once_reg_i_1__2
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(xFCannyEdgeDetector_U0_ap_start),
        .I2(start_once_reg_reg),
        .I3(start_for_post_process_U0_full_n),
        .O(internal_empty_n_reg));
  FDRE \t_V_1_reg_416_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_i_11_reg_1632_reg_n_2_[0] ),
        .Q(\t_V_1_reg_416_reg_n_2_[0] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_1_reg_416_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_i_11_reg_1632_reg_n_2_[10] ),
        .Q(\t_V_1_reg_416_reg_n_2_[10] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_1_reg_416_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_i_11_reg_1632_reg_n_2_[11] ),
        .Q(\t_V_1_reg_416_reg_n_2_[11] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_1_reg_416_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_i_11_reg_1632_reg_n_2_[12] ),
        .Q(\t_V_1_reg_416_reg_n_2_[12] ),
        .R(ap_CS_fsm_state5));
  FDSE \t_V_1_reg_416_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_i_11_reg_1632_reg_n_2_[1] ),
        .Q(\t_V_1_reg_416_reg_n_2_[1] ),
        .S(ap_CS_fsm_state5));
  FDRE \t_V_1_reg_416_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_i_11_reg_1632_reg_n_2_[2] ),
        .Q(\t_V_1_reg_416_reg_n_2_[2] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_1_reg_416_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_i_11_reg_1632_reg_n_2_[3] ),
        .Q(\t_V_1_reg_416_reg_n_2_[3] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_1_reg_416_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_i_11_reg_1632_reg_n_2_[4] ),
        .Q(\t_V_1_reg_416_reg_n_2_[4] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_1_reg_416_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_i_11_reg_1632_reg_n_2_[5] ),
        .Q(\t_V_1_reg_416_reg_n_2_[5] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_1_reg_416_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_i_11_reg_1632_reg_n_2_[6] ),
        .Q(\t_V_1_reg_416_reg_n_2_[6] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_1_reg_416_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_i_11_reg_1632_reg_n_2_[7] ),
        .Q(\t_V_1_reg_416_reg_n_2_[7] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_1_reg_416_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_i_11_reg_1632_reg_n_2_[8] ),
        .Q(\t_V_1_reg_416_reg_n_2_[8] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_1_reg_416_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_i_11_reg_1632_reg_n_2_[9] ),
        .Q(\t_V_1_reg_416_reg_n_2_[9] ),
        .R(ap_CS_fsm_state5));
  FDSE \t_V_2_reg_428_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\read_ind_V_1_reg_1637_reg_n_2_[0] ),
        .Q(\t_V_2_reg_428_reg_n_2_[0] ),
        .S(ap_CS_fsm_state5));
  FDRE \t_V_2_reg_428_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\read_ind_V_1_reg_1637_reg_n_2_[10] ),
        .Q(\t_V_2_reg_428_reg_n_2_[10] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_2_reg_428_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\read_ind_V_1_reg_1637_reg_n_2_[11] ),
        .Q(\t_V_2_reg_428_reg_n_2_[11] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_2_reg_428_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\read_ind_V_1_reg_1637_reg_n_2_[12] ),
        .Q(\t_V_2_reg_428_reg_n_2_[12] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_2_reg_428_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\read_ind_V_1_reg_1637_reg_n_2_[1] ),
        .Q(\t_V_2_reg_428_reg_n_2_[1] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_2_reg_428_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\read_ind_V_1_reg_1637_reg_n_2_[2] ),
        .Q(\t_V_2_reg_428_reg_n_2_[2] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_2_reg_428_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\read_ind_V_1_reg_1637_reg_n_2_[3] ),
        .Q(\t_V_2_reg_428_reg_n_2_[3] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_2_reg_428_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\read_ind_V_1_reg_1637_reg_n_2_[4] ),
        .Q(\t_V_2_reg_428_reg_n_2_[4] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_2_reg_428_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\read_ind_V_1_reg_1637_reg_n_2_[5] ),
        .Q(\t_V_2_reg_428_reg_n_2_[5] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_2_reg_428_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\read_ind_V_1_reg_1637_reg_n_2_[6] ),
        .Q(\t_V_2_reg_428_reg_n_2_[6] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_2_reg_428_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\read_ind_V_1_reg_1637_reg_n_2_[7] ),
        .Q(\t_V_2_reg_428_reg_n_2_[7] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_2_reg_428_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\read_ind_V_1_reg_1637_reg_n_2_[8] ),
        .Q(\t_V_2_reg_428_reg_n_2_[8] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_2_reg_428_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\read_ind_V_1_reg_1637_reg_n_2_[9] ),
        .Q(\t_V_2_reg_428_reg_n_2_[9] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_3_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_1_i_12_reg_1642_reg_n_2_[0] ),
        .Q(\t_V_3_reg_440_reg_n_2_[0] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_3_reg_440_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_1_i_12_reg_1642_reg_n_2_[10] ),
        .Q(\t_V_3_reg_440_reg_n_2_[10] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_3_reg_440_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_1_i_12_reg_1642_reg_n_2_[11] ),
        .Q(\t_V_3_reg_440_reg_n_2_[11] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_3_reg_440_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_1_i_12_reg_1642_reg_n_2_[12] ),
        .Q(\t_V_3_reg_440_reg_n_2_[12] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_3_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_1_i_12_reg_1642_reg_n_2_[1] ),
        .Q(\t_V_3_reg_440_reg_n_2_[1] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_3_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_1_i_12_reg_1642_reg_n_2_[2] ),
        .Q(\t_V_3_reg_440_reg_n_2_[2] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_3_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_1_i_12_reg_1642_reg_n_2_[3] ),
        .Q(\t_V_3_reg_440_reg_n_2_[3] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_3_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_1_i_12_reg_1642_reg_n_2_[4] ),
        .Q(\t_V_3_reg_440_reg_n_2_[4] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_3_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_1_i_12_reg_1642_reg_n_2_[5] ),
        .Q(\t_V_3_reg_440_reg_n_2_[5] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_3_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_1_i_12_reg_1642_reg_n_2_[6] ),
        .Q(\t_V_3_reg_440_reg_n_2_[6] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_3_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_1_i_12_reg_1642_reg_n_2_[7] ),
        .Q(\t_V_3_reg_440_reg_n_2_[7] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_3_reg_440_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_1_i_12_reg_1642_reg_n_2_[8] ),
        .Q(\t_V_3_reg_440_reg_n_2_[8] ),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_3_reg_440_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_1_i_12_reg_1642_reg_n_2_[9] ),
        .Q(\t_V_3_reg_440_reg_n_2_[9] ),
        .R(ap_CS_fsm_state5));
  LUT2 #(
    .INIT(4'h8)) 
    \t_V_4_reg_452[9]_i_1 
       (.I0(\ap_CS_fsm_reg_n_2_[8] ),
        .I1(strm_dst_V_V_full_n),
        .O(ap_NS_fsm1));
  FDSE \t_V_4_reg_452_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1622[0]),
        .Q(t_V_4_reg_452[0]),
        .S(ap_CS_fsm_state5));
  FDRE \t_V_4_reg_452_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1622[1]),
        .Q(t_V_4_reg_452[1]),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_4_reg_452_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1622[2]),
        .Q(t_V_4_reg_452[2]),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_4_reg_452_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1622[3]),
        .Q(t_V_4_reg_452[3]),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_4_reg_452_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1622[4]),
        .Q(t_V_4_reg_452[4]),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_4_reg_452_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1622[5]),
        .Q(t_V_4_reg_452[5]),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_4_reg_452_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1622[6]),
        .Q(t_V_4_reg_452[6]),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_4_reg_452_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1622[7]),
        .Q(t_V_4_reg_452[7]),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_4_reg_452_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1622[8]),
        .Q(t_V_4_reg_452[8]),
        .R(ap_CS_fsm_state5));
  FDRE \t_V_4_reg_452_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(row_V_reg_1622[9]),
        .Q(t_V_4_reg_452[9]),
        .R(ap_CS_fsm_state5));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \t_V_5_reg_464[10]_i_1 
       (.I0(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(ap_CS_fsm_state7),
        .O(t_V_5_reg_464));
  LUT4 #(
    .INIT(16'h0008)) 
    \t_V_5_reg_464[10]_i_2 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\exitcond_i_i_reg_1373_reg_n_2_[0] ),
        .I3(ap_block_pp1_stage0_subdone),
        .O(t_V_5_reg_4640));
  FDRE \t_V_5_reg_464_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_i_i_reg_13730),
        .D(\t_V_5_reg_464_reg_n_2_[0] ),
        .Q(t_V_5_reg_464_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \t_V_5_reg_464_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(exitcond_i_i_reg_13730),
        .D(\t_V_5_reg_464_reg_n_2_[10] ),
        .Q(t_V_5_reg_464_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \t_V_5_reg_464_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(exitcond_i_i_reg_13730),
        .D(\t_V_5_reg_464_reg_n_2_[1] ),
        .Q(t_V_5_reg_464_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \t_V_5_reg_464_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(exitcond_i_i_reg_13730),
        .D(\t_V_5_reg_464_reg_n_2_[2] ),
        .Q(t_V_5_reg_464_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \t_V_5_reg_464_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(exitcond_i_i_reg_13730),
        .D(\t_V_5_reg_464_reg_n_2_[3] ),
        .Q(t_V_5_reg_464_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \t_V_5_reg_464_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(exitcond_i_i_reg_13730),
        .D(\t_V_5_reg_464_reg_n_2_[4] ),
        .Q(t_V_5_reg_464_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \t_V_5_reg_464_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(exitcond_i_i_reg_13730),
        .D(\t_V_5_reg_464_reg_n_2_[5] ),
        .Q(t_V_5_reg_464_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \t_V_5_reg_464_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(exitcond_i_i_reg_13730),
        .D(\t_V_5_reg_464_reg_n_2_[6] ),
        .Q(t_V_5_reg_464_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \t_V_5_reg_464_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(exitcond_i_i_reg_13730),
        .D(\t_V_5_reg_464_reg_n_2_[7] ),
        .Q(t_V_5_reg_464_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \t_V_5_reg_464_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(exitcond_i_i_reg_13730),
        .D(\t_V_5_reg_464_reg_n_2_[8] ),
        .Q(t_V_5_reg_464_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \t_V_5_reg_464_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(exitcond_i_i_reg_13730),
        .D(\t_V_5_reg_464_reg_n_2_[9] ),
        .Q(t_V_5_reg_464_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \t_V_5_reg_464_reg[0] 
       (.C(ap_clk),
        .CE(t_V_5_reg_4640),
        .D(col_V_1_reg_1377_reg__0[0]),
        .Q(\t_V_5_reg_464_reg_n_2_[0] ),
        .R(t_V_5_reg_464));
  FDRE \t_V_5_reg_464_reg[10] 
       (.C(ap_clk),
        .CE(t_V_5_reg_4640),
        .D(col_V_1_reg_1377_reg__0[10]),
        .Q(\t_V_5_reg_464_reg_n_2_[10] ),
        .R(t_V_5_reg_464));
  FDRE \t_V_5_reg_464_reg[1] 
       (.C(ap_clk),
        .CE(t_V_5_reg_4640),
        .D(col_V_1_reg_1377_reg__0[1]),
        .Q(\t_V_5_reg_464_reg_n_2_[1] ),
        .R(t_V_5_reg_464));
  FDRE \t_V_5_reg_464_reg[2] 
       (.C(ap_clk),
        .CE(t_V_5_reg_4640),
        .D(col_V_1_reg_1377_reg__0[2]),
        .Q(\t_V_5_reg_464_reg_n_2_[2] ),
        .R(t_V_5_reg_464));
  FDRE \t_V_5_reg_464_reg[3] 
       (.C(ap_clk),
        .CE(t_V_5_reg_4640),
        .D(col_V_1_reg_1377_reg__0[3]),
        .Q(\t_V_5_reg_464_reg_n_2_[3] ),
        .R(t_V_5_reg_464));
  FDRE \t_V_5_reg_464_reg[4] 
       (.C(ap_clk),
        .CE(t_V_5_reg_4640),
        .D(col_V_1_reg_1377_reg__0[4]),
        .Q(\t_V_5_reg_464_reg_n_2_[4] ),
        .R(t_V_5_reg_464));
  FDRE \t_V_5_reg_464_reg[5] 
       (.C(ap_clk),
        .CE(t_V_5_reg_4640),
        .D(col_V_1_reg_1377_reg__0[5]),
        .Q(\t_V_5_reg_464_reg_n_2_[5] ),
        .R(t_V_5_reg_464));
  FDRE \t_V_5_reg_464_reg[6] 
       (.C(ap_clk),
        .CE(t_V_5_reg_4640),
        .D(col_V_1_reg_1377_reg__0[6]),
        .Q(\t_V_5_reg_464_reg_n_2_[6] ),
        .R(t_V_5_reg_464));
  FDRE \t_V_5_reg_464_reg[7] 
       (.C(ap_clk),
        .CE(t_V_5_reg_4640),
        .D(col_V_1_reg_1377_reg__0[7]),
        .Q(\t_V_5_reg_464_reg_n_2_[7] ),
        .R(t_V_5_reg_464));
  FDRE \t_V_5_reg_464_reg[8] 
       (.C(ap_clk),
        .CE(t_V_5_reg_4640),
        .D(col_V_1_reg_1377_reg__0[8]),
        .Q(\t_V_5_reg_464_reg_n_2_[8] ),
        .R(t_V_5_reg_464));
  FDRE \t_V_5_reg_464_reg[9] 
       (.C(ap_clk),
        .CE(t_V_5_reg_4640),
        .D(col_V_1_reg_1377_reg__0[9]),
        .Q(\t_V_5_reg_464_reg_n_2_[9] ),
        .R(t_V_5_reg_464));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_reg_405[0]_i_1 
       (.I0(t_V_reg_405_reg__0[0]),
        .O(col_V_fu_671_p2[0]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \t_V_reg_405[10]_i_1 
       (.I0(buf_0_V_U_n_3),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(ap_done_reg),
        .I3(xFSuppression3x3_U0_ap_start),
        .I4(p_highthreshold_c_empty_n),
        .I5(p_lowthreshold_c_empty_n),
        .O(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_reg_405[10]_i_2 
       (.I0(buf_0_V_U_n_3),
        .O(sel));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \t_V_reg_405[10]_i_3 
       (.I0(t_V_reg_405_reg__0[9]),
        .I1(t_V_reg_405_reg__0[7]),
        .I2(\t_V_reg_405[10]_i_4_n_2 ),
        .I3(t_V_reg_405_reg__0[6]),
        .I4(t_V_reg_405_reg__0[8]),
        .I5(t_V_reg_405_reg__0[10]),
        .O(col_V_fu_671_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_reg_405[10]_i_4 
       (.I0(t_V_reg_405_reg__0[2]),
        .I1(t_V_reg_405_reg__0[0]),
        .I2(t_V_reg_405_reg__0[1]),
        .I3(t_V_reg_405_reg__0[3]),
        .I4(t_V_reg_405_reg__0[4]),
        .I5(t_V_reg_405_reg__0[5]),
        .O(\t_V_reg_405[10]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_reg_405[1]_i_1 
       (.I0(t_V_reg_405_reg__0[0]),
        .I1(t_V_reg_405_reg__0[1]),
        .O(col_V_fu_671_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_reg_405[2]_i_1 
       (.I0(t_V_reg_405_reg__0[1]),
        .I1(t_V_reg_405_reg__0[0]),
        .I2(t_V_reg_405_reg__0[2]),
        .O(col_V_fu_671_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_reg_405[3]_i_1 
       (.I0(t_V_reg_405_reg__0[2]),
        .I1(t_V_reg_405_reg__0[0]),
        .I2(t_V_reg_405_reg__0[1]),
        .I3(t_V_reg_405_reg__0[3]),
        .O(col_V_fu_671_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_reg_405[4]_i_1 
       (.I0(t_V_reg_405_reg__0[3]),
        .I1(t_V_reg_405_reg__0[1]),
        .I2(t_V_reg_405_reg__0[0]),
        .I3(t_V_reg_405_reg__0[2]),
        .I4(t_V_reg_405_reg__0[4]),
        .O(col_V_fu_671_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_reg_405[5]_i_1 
       (.I0(t_V_reg_405_reg__0[2]),
        .I1(t_V_reg_405_reg__0[0]),
        .I2(t_V_reg_405_reg__0[1]),
        .I3(t_V_reg_405_reg__0[3]),
        .I4(t_V_reg_405_reg__0[4]),
        .I5(t_V_reg_405_reg__0[5]),
        .O(col_V_fu_671_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_reg_405[6]_i_1 
       (.I0(\t_V_reg_405[10]_i_4_n_2 ),
        .I1(t_V_reg_405_reg__0[6]),
        .O(col_V_fu_671_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \t_V_reg_405[7]_i_1 
       (.I0(t_V_reg_405_reg__0[6]),
        .I1(\t_V_reg_405[10]_i_4_n_2 ),
        .I2(t_V_reg_405_reg__0[7]),
        .O(col_V_fu_671_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \t_V_reg_405[8]_i_1 
       (.I0(t_V_reg_405_reg__0[7]),
        .I1(\t_V_reg_405[10]_i_4_n_2 ),
        .I2(t_V_reg_405_reg__0[6]),
        .I3(t_V_reg_405_reg__0[8]),
        .O(col_V_fu_671_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \t_V_reg_405[9]_i_1 
       (.I0(t_V_reg_405_reg__0[8]),
        .I1(t_V_reg_405_reg__0[6]),
        .I2(\t_V_reg_405[10]_i_4_n_2 ),
        .I3(t_V_reg_405_reg__0[7]),
        .I4(t_V_reg_405_reg__0[9]),
        .O(col_V_fu_671_p2[9]));
  FDRE \t_V_reg_405_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_fu_671_p2[0]),
        .Q(t_V_reg_405_reg__0[0]),
        .R(clear));
  FDRE \t_V_reg_405_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_fu_671_p2[10]),
        .Q(t_V_reg_405_reg__0[10]),
        .R(clear));
  FDRE \t_V_reg_405_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_fu_671_p2[1]),
        .Q(t_V_reg_405_reg__0[1]),
        .R(clear));
  FDRE \t_V_reg_405_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_fu_671_p2[2]),
        .Q(t_V_reg_405_reg__0[2]),
        .R(clear));
  FDRE \t_V_reg_405_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_fu_671_p2[3]),
        .Q(t_V_reg_405_reg__0[3]),
        .R(clear));
  FDRE \t_V_reg_405_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_fu_671_p2[4]),
        .Q(t_V_reg_405_reg__0[4]),
        .R(clear));
  FDRE \t_V_reg_405_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_fu_671_p2[5]),
        .Q(t_V_reg_405_reg__0[5]),
        .R(clear));
  FDRE \t_V_reg_405_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_fu_671_p2[6]),
        .Q(t_V_reg_405_reg__0[6]),
        .R(clear));
  FDRE \t_V_reg_405_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_fu_671_p2[7]),
        .Q(t_V_reg_405_reg__0[7]),
        .R(clear));
  FDRE \t_V_reg_405_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_fu_671_p2[8]),
        .Q(t_V_reg_405_reg__0[8]),
        .R(clear));
  FDRE \t_V_reg_405_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_fu_671_p2[9]),
        .Q(t_V_reg_405_reg__0[9]),
        .R(clear));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_10_i_reg_1382[10]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0] ),
        .O(tmp_11_i_reg_13910));
  FDRE \tmp_10_i_reg_1382_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(\tmp_10_i_reg_1382_reg_n_2_[0] ),
        .Q(\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_pp1_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(\tmp_10_i_reg_1382_reg_n_2_[10] ),
        .Q(\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(\tmp_10_i_reg_1382_reg_n_2_[1] ),
        .Q(\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(\tmp_10_i_reg_1382_reg_n_2_[2] ),
        .Q(\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(\tmp_10_i_reg_1382_reg_n_2_[3] ),
        .Q(\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(\tmp_10_i_reg_1382_reg_n_2_[4] ),
        .Q(\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(\tmp_10_i_reg_1382_reg_n_2_[5] ),
        .Q(\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(\tmp_10_i_reg_1382_reg_n_2_[6] ),
        .Q(\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(\tmp_10_i_reg_1382_reg_n_2_[7] ),
        .Q(\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_pp1_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(\tmp_10_i_reg_1382_reg_n_2_[8] ),
        .Q(\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_pp1_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(\tmp_10_i_reg_1382_reg_n_2_[9] ),
        .Q(\tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[9] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_reg[0] 
       (.C(ap_clk),
        .CE(tmp_11_i_reg_13910),
        .D(t_V_5_reg_464_pp1_iter1_reg[0]),
        .Q(\tmp_10_i_reg_1382_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_reg[10] 
       (.C(ap_clk),
        .CE(tmp_11_i_reg_13910),
        .D(t_V_5_reg_464_pp1_iter1_reg[10]),
        .Q(\tmp_10_i_reg_1382_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_reg[1] 
       (.C(ap_clk),
        .CE(tmp_11_i_reg_13910),
        .D(t_V_5_reg_464_pp1_iter1_reg[1]),
        .Q(\tmp_10_i_reg_1382_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_reg[2] 
       (.C(ap_clk),
        .CE(tmp_11_i_reg_13910),
        .D(t_V_5_reg_464_pp1_iter1_reg[2]),
        .Q(\tmp_10_i_reg_1382_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_reg[3] 
       (.C(ap_clk),
        .CE(tmp_11_i_reg_13910),
        .D(t_V_5_reg_464_pp1_iter1_reg[3]),
        .Q(\tmp_10_i_reg_1382_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_reg[4] 
       (.C(ap_clk),
        .CE(tmp_11_i_reg_13910),
        .D(t_V_5_reg_464_pp1_iter1_reg[4]),
        .Q(\tmp_10_i_reg_1382_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_reg[5] 
       (.C(ap_clk),
        .CE(tmp_11_i_reg_13910),
        .D(t_V_5_reg_464_pp1_iter1_reg[5]),
        .Q(\tmp_10_i_reg_1382_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_reg[6] 
       (.C(ap_clk),
        .CE(tmp_11_i_reg_13910),
        .D(t_V_5_reg_464_pp1_iter1_reg[6]),
        .Q(\tmp_10_i_reg_1382_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_reg[7] 
       (.C(ap_clk),
        .CE(tmp_11_i_reg_13910),
        .D(t_V_5_reg_464_pp1_iter1_reg[7]),
        .Q(\tmp_10_i_reg_1382_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_reg[8] 
       (.C(ap_clk),
        .CE(tmp_11_i_reg_13910),
        .D(t_V_5_reg_464_pp1_iter1_reg[8]),
        .Q(\tmp_10_i_reg_1382_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \tmp_10_i_reg_1382_reg[9] 
       (.C(ap_clk),
        .CE(tmp_11_i_reg_13910),
        .D(t_V_5_reg_464_pp1_iter1_reg[9]),
        .Q(\tmp_10_i_reg_1382_reg_n_2_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE22)) 
    \tmp_11_i_reg_1391[0]_i_1 
       (.I0(\tmp_11_i_reg_1391[0]_i_2_n_2 ),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(\exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0] ),
        .I3(\tmp_11_i_reg_1391_reg_n_2_[0] ),
        .O(\tmp_11_i_reg_1391[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \tmp_11_i_reg_1391[0]_i_2 
       (.I0(\tmp_11_i_reg_1391[0]_i_3_n_2 ),
        .I1(\exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0] ),
        .I2(t_V_5_reg_464_pp1_iter1_reg[10]),
        .I3(t_V_5_reg_464_pp1_iter1_reg[9]),
        .I4(t_V_5_reg_464_pp1_iter1_reg[8]),
        .I5(\tmp_11_i_reg_1391[0]_i_4_n_2 ),
        .O(\tmp_11_i_reg_1391[0]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_11_i_reg_1391[0]_i_3 
       (.I0(t_V_5_reg_464_pp1_iter1_reg[7]),
        .I1(t_V_5_reg_464_pp1_iter1_reg[6]),
        .I2(t_V_5_reg_464_pp1_iter1_reg[5]),
        .I3(t_V_5_reg_464_pp1_iter1_reg[4]),
        .O(\tmp_11_i_reg_1391[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_11_i_reg_1391[0]_i_4 
       (.I0(t_V_5_reg_464_pp1_iter1_reg[1]),
        .I1(t_V_5_reg_464_pp1_iter1_reg[0]),
        .I2(t_V_5_reg_464_pp1_iter1_reg[3]),
        .I3(t_V_5_reg_464_pp1_iter1_reg[2]),
        .O(\tmp_11_i_reg_1391[0]_i_4_n_2 ));
  (* srl_bus_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_11_i_reg_1391_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_11_i_reg_1391_pp1_iter5_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_11_i_reg_1391_pp1_iter5_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .CLK(ap_clk),
        .D(\tmp_11_i_reg_1391_reg_n_2_[0] ),
        .Q(\tmp_11_i_reg_1391_pp1_iter5_reg_reg[0]_srl3_n_2 ));
  FDRE \tmp_11_i_reg_1391_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone10_in),
        .D(\tmp_11_i_reg_1391_pp1_iter5_reg_reg[0]_srl3_n_2 ),
        .Q(\tmp_11_i_reg_1391_pp1_iter6_reg_reg[0]__0_n_2 ),
        .R(1'b0));
  FDRE \tmp_11_i_reg_1391_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_11_i_reg_1391[0]_i_1_n_2 ),
        .Q(\tmp_11_i_reg_1391_reg_n_2_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB0A)) 
    \tmp_1_i_reg_1336[0]_i_1 
       (.I0(\tmp_1_i_reg_1336[0]_i_2_n_2 ),
        .I1(ap_CS_fsm_state6),
        .I2(exitcond_i_fu_688_p2),
        .I3(\tmp_1_i_reg_1336_reg_n_2_[0] ),
        .O(\tmp_1_i_reg_1336[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \tmp_1_i_reg_1336[0]_i_2 
       (.I0(\tmp_i_8_reg_1330[0]_i_3_n_2 ),
        .I1(\t_V_1_reg_416_reg_n_2_[1] ),
        .I2(\t_V_1_reg_416_reg_n_2_[0] ),
        .I3(\t_V_1_reg_416_reg_n_2_[3] ),
        .I4(\t_V_1_reg_416_reg_n_2_[2] ),
        .I5(\tmp_i_8_reg_1330[0]_i_4_n_2 ),
        .O(\tmp_1_i_reg_1336[0]_i_2_n_2 ));
  FDRE \tmp_1_i_reg_1336_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_reg_1336[0]_i_1_n_2 ),
        .Q(\tmp_1_i_reg_1336_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \tmp_2_reg_1360_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\t_V_1_reg_416_reg_n_2_[0] ),
        .Q(tmp_2_reg_1360[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_1360_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\t_V_1_reg_416_reg_n_2_[1] ),
        .Q(tmp_2_reg_1360[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h557F557F557F55FF)) 
    \tmp_3_i_reg_1356[0]_i_1 
       (.I0(t_V_4_reg_452[9]),
        .I1(t_V_4_reg_452[6]),
        .I2(t_V_4_reg_452[7]),
        .I3(t_V_4_reg_452[8]),
        .I4(t_V_4_reg_452[4]),
        .I5(t_V_4_reg_452[5]),
        .O(tmp_3_i_fu_804_p2));
  FDRE \tmp_3_i_reg_1356_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(tmp_3_i_fu_804_p2),
        .Q(tmp_3_i_reg_1356),
        .R(1'b0));
  FDRE \tmp_3_reg_1364_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\t_V_2_reg_428_reg_n_2_[0] ),
        .Q(tmp_3_reg_1364),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0008880800000000)) 
    \tmp_44_i1_reg_1541[0]_i_1 
       (.I0(\tmp_52_i_reg_1508[0]_i_2_n_2 ),
        .I1(\tmp_44_i1_reg_1541[0]_i_2_n_2 ),
        .I2(angle_buf_2_V_reg_1488[5]),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(\angle_buf_V_1_i_reg_526_reg_n_2_[5] ),
        .I5(\tmp_56_i_reg_1524[0]_i_4_n_2 ),
        .O(grp_fu_610_p2));
  LUT5 #(
    .INIT(32'h00053305)) 
    \tmp_44_i1_reg_1541[0]_i_2 
       (.I0(angle_buf_2_V_reg_1488[7]),
        .I1(\angle_buf_V_1_i_reg_526_reg_n_2_[7] ),
        .I2(angle_buf_2_V_reg_1488[1]),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(\angle_buf_V_1_i_reg_526_reg_n_2_[1] ),
        .O(\tmp_44_i1_reg_1541[0]_i_2_n_2 ));
  FDRE \tmp_44_i1_reg_1541_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(grp_fu_610_p2),
        .Q(tmp_44_i1_reg_1541),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_46_i_reg_1473[0]_i_20 
       (.I0(l10_buf_2_V_reg_1447[15]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(l10_buf_0_V_reg_501[15]),
        .O(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[15]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_46_i_reg_1473[0]_i_21 
       (.I0(l10_buf_2_V_reg_1447[13]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(l10_buf_0_V_reg_501[13]),
        .O(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[13]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_46_i_reg_1473[0]_i_22 
       (.I0(l10_buf_2_V_reg_1447[11]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(l10_buf_0_V_reg_501[11]),
        .O(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[11]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_46_i_reg_1473[0]_i_23 
       (.I0(l10_buf_2_V_reg_1447[9]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(l10_buf_0_V_reg_501[9]),
        .O(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[9]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_46_i_reg_1473[0]_i_24 
       (.I0(l10_buf_2_V_reg_1447[7]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(l10_buf_0_V_reg_501[7]),
        .O(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_46_i_reg_1473[0]_i_25 
       (.I0(l10_buf_2_V_reg_1447[5]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(l10_buf_0_V_reg_501[5]),
        .O(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_46_i_reg_1473[0]_i_26 
       (.I0(l10_buf_2_V_reg_1447[3]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(l10_buf_0_V_reg_501[3]),
        .O(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_46_i_reg_1473[0]_i_27 
       (.I0(l10_buf_2_V_reg_1447[1]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(l10_buf_0_V_reg_501[1]),
        .O(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_46_i_reg_1473[0]_i_28 
       (.I0(l10_buf_2_V_reg_1447[6]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(l10_buf_0_V_reg_501[6]),
        .O(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_46_i_reg_1473[0]_i_29 
       (.I0(l10_buf_2_V_reg_1447[4]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(l10_buf_0_V_reg_501[4]),
        .O(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_46_i_reg_1473[0]_i_30 
       (.I0(l10_buf_2_V_reg_1447[2]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(l10_buf_0_V_reg_501[2]),
        .O(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_46_i_reg_1473[0]_i_31 
       (.I0(l10_buf_2_V_reg_1447[0]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(l10_buf_0_V_reg_501[0]),
        .O(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[0]));
  FDRE \tmp_46_i_reg_1473_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_0_V_U_n_53),
        .Q(tmp_46_i_reg_1473),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000101000AF10BF)) 
    \tmp_47_i_reg_1478[0]_i_10 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[8]),
        .I2(p_53_in),
        .I3(l10_buf_0_V_reg_501[8]),
        .I4(l10_buf_2_V_reg_1447[9]),
        .I5(l10_buf_0_V_reg_501[9]),
        .O(\tmp_47_i_reg_1478[0]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_47_i_reg_1478[0]_i_11 
       (.I0(grp_fu_583_p1[6]),
        .I1(tmp_66_cast_i_reg_1322[6]),
        .I2(tmp_66_cast_i_reg_1322[7]),
        .I3(grp_fu_583_p1[7]),
        .O(\tmp_47_i_reg_1478[0]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_47_i_reg_1478[0]_i_12 
       (.I0(grp_fu_583_p1[4]),
        .I1(tmp_66_cast_i_reg_1322[4]),
        .I2(tmp_66_cast_i_reg_1322[5]),
        .I3(grp_fu_583_p1[5]),
        .O(\tmp_47_i_reg_1478[0]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_47_i_reg_1478[0]_i_13 
       (.I0(grp_fu_583_p1[2]),
        .I1(tmp_66_cast_i_reg_1322[2]),
        .I2(tmp_66_cast_i_reg_1322[3]),
        .I3(grp_fu_583_p1[3]),
        .O(\tmp_47_i_reg_1478[0]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_47_i_reg_1478[0]_i_14 
       (.I0(grp_fu_583_p1[0]),
        .I1(tmp_66_cast_i_reg_1322[0]),
        .I2(tmp_66_cast_i_reg_1322[1]),
        .I3(grp_fu_583_p1[1]),
        .O(\tmp_47_i_reg_1478[0]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_47_i_reg_1478[0]_i_15 
       (.I0(tmp_66_cast_i_reg_1322[7]),
        .I1(grp_fu_583_p1[7]),
        .I2(grp_fu_583_p1[6]),
        .I3(tmp_66_cast_i_reg_1322[6]),
        .O(\tmp_47_i_reg_1478[0]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_47_i_reg_1478[0]_i_16 
       (.I0(tmp_66_cast_i_reg_1322[5]),
        .I1(grp_fu_583_p1[5]),
        .I2(grp_fu_583_p1[4]),
        .I3(tmp_66_cast_i_reg_1322[4]),
        .O(\tmp_47_i_reg_1478[0]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_47_i_reg_1478[0]_i_17 
       (.I0(tmp_66_cast_i_reg_1322[3]),
        .I1(grp_fu_583_p1[3]),
        .I2(grp_fu_583_p1[2]),
        .I3(tmp_66_cast_i_reg_1322[2]),
        .O(\tmp_47_i_reg_1478[0]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_47_i_reg_1478[0]_i_18 
       (.I0(tmp_66_cast_i_reg_1322[1]),
        .I1(grp_fu_583_p1[1]),
        .I2(grp_fu_583_p1[0]),
        .I3(tmp_66_cast_i_reg_1322[0]),
        .O(\tmp_47_i_reg_1478[0]_i_18_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_47_i_reg_1478[0]_i_19 
       (.I0(ap_enable_reg_pp1_iter6),
        .I1(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .O(p_53_in));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \tmp_47_i_reg_1478[0]_i_20 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[6]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[6]),
        .O(grp_fu_583_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \tmp_47_i_reg_1478[0]_i_21 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[7]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[7]),
        .O(grp_fu_583_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \tmp_47_i_reg_1478[0]_i_22 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[4]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[4]),
        .O(grp_fu_583_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \tmp_47_i_reg_1478[0]_i_23 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[5]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[5]),
        .O(grp_fu_583_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \tmp_47_i_reg_1478[0]_i_24 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[2]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[2]),
        .O(grp_fu_583_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \tmp_47_i_reg_1478[0]_i_25 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[3]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[3]),
        .O(grp_fu_583_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \tmp_47_i_reg_1478[0]_i_26 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[0]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[0]),
        .O(grp_fu_583_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hFFEF0040)) 
    \tmp_47_i_reg_1478[0]_i_27 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[1]),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I4(l10_buf_0_V_reg_501[1]),
        .O(grp_fu_583_p1[1]));
  LUT6 #(
    .INIT(64'h0A0A0A0A000ACC0A)) 
    \tmp_47_i_reg_1478[0]_i_3 
       (.I0(l10_buf_0_V_reg_501[14]),
        .I1(l10_buf_2_V_reg_1447[14]),
        .I2(l10_buf_0_V_reg_501[15]),
        .I3(p_53_in),
        .I4(l10_buf_2_V_reg_1447[15]),
        .I5(ap_CS_fsm_state16),
        .O(\tmp_47_i_reg_1478[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFAFAFAFAFFFACCFA)) 
    \tmp_47_i_reg_1478[0]_i_4 
       (.I0(l10_buf_0_V_reg_501[13]),
        .I1(l10_buf_2_V_reg_1447[13]),
        .I2(l10_buf_0_V_reg_501[12]),
        .I3(p_53_in),
        .I4(l10_buf_2_V_reg_1447[12]),
        .I5(ap_CS_fsm_state16),
        .O(\tmp_47_i_reg_1478[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFAFAFAFAFFFACCFA)) 
    \tmp_47_i_reg_1478[0]_i_5 
       (.I0(l10_buf_0_V_reg_501[11]),
        .I1(l10_buf_2_V_reg_1447[11]),
        .I2(l10_buf_0_V_reg_501[10]),
        .I3(p_53_in),
        .I4(l10_buf_2_V_reg_1447[10]),
        .I5(ap_CS_fsm_state16),
        .O(\tmp_47_i_reg_1478[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFAFAFAFAFFFACCFA)) 
    \tmp_47_i_reg_1478[0]_i_6 
       (.I0(l10_buf_0_V_reg_501[9]),
        .I1(l10_buf_2_V_reg_1447[9]),
        .I2(l10_buf_0_V_reg_501[8]),
        .I3(p_53_in),
        .I4(l10_buf_2_V_reg_1447[8]),
        .I5(ap_CS_fsm_state16),
        .O(\tmp_47_i_reg_1478[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h0505050500053305)) 
    \tmp_47_i_reg_1478[0]_i_7 
       (.I0(l10_buf_0_V_reg_501[15]),
        .I1(l10_buf_2_V_reg_1447[15]),
        .I2(l10_buf_0_V_reg_501[14]),
        .I3(p_53_in),
        .I4(l10_buf_2_V_reg_1447[14]),
        .I5(ap_CS_fsm_state16),
        .O(\tmp_47_i_reg_1478[0]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h0000101000AF10BF)) 
    \tmp_47_i_reg_1478[0]_i_8 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[12]),
        .I2(p_53_in),
        .I3(l10_buf_0_V_reg_501[12]),
        .I4(l10_buf_2_V_reg_1447[13]),
        .I5(l10_buf_0_V_reg_501[13]),
        .O(\tmp_47_i_reg_1478[0]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h0000101000AF10BF)) 
    \tmp_47_i_reg_1478[0]_i_9 
       (.I0(ap_CS_fsm_state16),
        .I1(l10_buf_2_V_reg_1447[10]),
        .I2(p_53_in),
        .I3(l10_buf_0_V_reg_501[10]),
        .I4(l10_buf_2_V_reg_1447[11]),
        .I5(l10_buf_0_V_reg_501[11]),
        .O(\tmp_47_i_reg_1478[0]_i_9_n_2 ));
  FDRE \tmp_47_i_reg_1478_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(\tmp_47_i_reg_1478_reg[0]_i_1_n_2 ),
        .Q(tmp_47_i_reg_1478),
        .R(1'b0));
  CARRY4 \tmp_47_i_reg_1478_reg[0]_i_1 
       (.CI(\tmp_47_i_reg_1478_reg[0]_i_2_n_2 ),
        .CO({\tmp_47_i_reg_1478_reg[0]_i_1_n_2 ,\tmp_47_i_reg_1478_reg[0]_i_1_n_3 ,\tmp_47_i_reg_1478_reg[0]_i_1_n_4 ,\tmp_47_i_reg_1478_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_47_i_reg_1478[0]_i_3_n_2 ,\tmp_47_i_reg_1478[0]_i_4_n_2 ,\tmp_47_i_reg_1478[0]_i_5_n_2 ,\tmp_47_i_reg_1478[0]_i_6_n_2 }),
        .O(\NLW_tmp_47_i_reg_1478_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_47_i_reg_1478[0]_i_7_n_2 ,\tmp_47_i_reg_1478[0]_i_8_n_2 ,\tmp_47_i_reg_1478[0]_i_9_n_2 ,\tmp_47_i_reg_1478[0]_i_10_n_2 }));
  CARRY4 \tmp_47_i_reg_1478_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_47_i_reg_1478_reg[0]_i_2_n_2 ,\tmp_47_i_reg_1478_reg[0]_i_2_n_3 ,\tmp_47_i_reg_1478_reg[0]_i_2_n_4 ,\tmp_47_i_reg_1478_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_47_i_reg_1478[0]_i_11_n_2 ,\tmp_47_i_reg_1478[0]_i_12_n_2 ,\tmp_47_i_reg_1478[0]_i_13_n_2 ,\tmp_47_i_reg_1478[0]_i_14_n_2 }),
        .O(\NLW_tmp_47_i_reg_1478_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_47_i_reg_1478[0]_i_15_n_2 ,\tmp_47_i_reg_1478[0]_i_16_n_2 ,\tmp_47_i_reg_1478[0]_i_17_n_2 ,\tmp_47_i_reg_1478[0]_i_18_n_2 }));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \tmp_48_i1_reg_1560[0]_i_1 
       (.I0(\tmp_48_i1_reg_1560[0]_i_2_n_2 ),
        .I1(\tmp_56_i_reg_1524[0]_i_2_n_2 ),
        .I2(sel0[7]),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(grp_fu_616_p2));
  LUT5 #(
    .INIT(32'h00053305)) 
    \tmp_48_i1_reg_1560[0]_i_2 
       (.I0(angle_buf_2_V_reg_1488[4]),
        .I1(\angle_buf_V_1_i_reg_526_reg_n_2_[4] ),
        .I2(angle_buf_2_V_reg_1488[6]),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(\angle_buf_V_1_i_reg_526_reg_n_2_[6] ),
        .O(\tmp_48_i1_reg_1560[0]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \tmp_48_i1_reg_1560[0]_i_3 
       (.I0(\angle_buf_V_1_i_reg_526_reg_n_2_[1] ),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(angle_buf_2_V_reg_1488[1]),
        .O(sel0[1]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \tmp_48_i1_reg_1560[0]_i_4 
       (.I0(\angle_buf_V_1_i_reg_526_reg_n_2_[5] ),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(angle_buf_2_V_reg_1488[5]),
        .O(sel0[5]));
  FDRE \tmp_48_i1_reg_1560_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(grp_fu_616_p2),
        .Q(tmp_48_i1_reg_1560),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_49_i1_reg_1566[0]_i_10 
       (.I0(l10_buf_0_V_reg_501[8]),
        .I1(l10_buf_0_V_reg_501[9]),
        .O(\tmp_49_i1_reg_1566[0]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_49_i1_reg_1566[0]_i_11 
       (.I0(l10_buf_0_V_reg_501[6]),
        .I1(l10_buf_0_V_reg_501[7]),
        .O(\tmp_49_i1_reg_1566[0]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_49_i1_reg_1566[0]_i_12 
       (.I0(l10_buf_0_V_reg_501[4]),
        .I1(l10_buf_0_V_reg_501[5]),
        .O(\tmp_49_i1_reg_1566[0]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_49_i1_reg_1566[0]_i_13 
       (.I0(l10_buf_0_V_reg_501[2]),
        .I1(l10_buf_0_V_reg_501[3]),
        .O(\tmp_49_i1_reg_1566[0]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_49_i1_reg_1566[0]_i_14 
       (.I0(l10_buf_0_V_reg_501[0]),
        .I1(l10_buf_0_V_reg_501[1]),
        .O(\tmp_49_i1_reg_1566[0]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_49_i1_reg_1566[0]_i_15 
       (.I0(l10_buf_0_V_reg_501[7]),
        .I1(l10_buf_0_V_reg_501[6]),
        .O(\tmp_49_i1_reg_1566[0]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_49_i1_reg_1566[0]_i_16 
       (.I0(l10_buf_0_V_reg_501[5]),
        .I1(l10_buf_0_V_reg_501[4]),
        .O(\tmp_49_i1_reg_1566[0]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_49_i1_reg_1566[0]_i_17 
       (.I0(l10_buf_0_V_reg_501[3]),
        .I1(l10_buf_0_V_reg_501[2]),
        .O(\tmp_49_i1_reg_1566[0]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_49_i1_reg_1566[0]_i_18 
       (.I0(l10_buf_0_V_reg_501[1]),
        .I1(l10_buf_0_V_reg_501[0]),
        .O(\tmp_49_i1_reg_1566[0]_i_18_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_49_i1_reg_1566[0]_i_3 
       (.I0(l10_buf_0_V_reg_501[14]),
        .I1(l10_buf_0_V_reg_501[15]),
        .O(\tmp_49_i1_reg_1566[0]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_49_i1_reg_1566[0]_i_4 
       (.I0(l10_buf_0_V_reg_501[13]),
        .I1(l10_buf_0_V_reg_501[12]),
        .O(\tmp_49_i1_reg_1566[0]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_49_i1_reg_1566[0]_i_5 
       (.I0(l10_buf_0_V_reg_501[11]),
        .I1(l10_buf_0_V_reg_501[10]),
        .O(\tmp_49_i1_reg_1566[0]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_49_i1_reg_1566[0]_i_6 
       (.I0(l10_buf_0_V_reg_501[9]),
        .I1(l10_buf_0_V_reg_501[8]),
        .O(\tmp_49_i1_reg_1566[0]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_49_i1_reg_1566[0]_i_7 
       (.I0(l10_buf_0_V_reg_501[14]),
        .I1(l10_buf_0_V_reg_501[15]),
        .O(\tmp_49_i1_reg_1566[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_49_i1_reg_1566[0]_i_8 
       (.I0(l10_buf_0_V_reg_501[12]),
        .I1(l10_buf_0_V_reg_501[13]),
        .O(\tmp_49_i1_reg_1566[0]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_49_i1_reg_1566[0]_i_9 
       (.I0(l10_buf_0_V_reg_501[10]),
        .I1(l10_buf_0_V_reg_501[11]),
        .O(\tmp_49_i1_reg_1566[0]_i_9_n_2 ));
  FDRE \tmp_49_i1_reg_1566_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_49_i1_fu_1072_p2),
        .Q(tmp_49_i1_reg_1566),
        .R(1'b0));
  CARRY4 \tmp_49_i1_reg_1566_reg[0]_i_1 
       (.CI(\tmp_49_i1_reg_1566_reg[0]_i_2_n_2 ),
        .CO({tmp_49_i1_fu_1072_p2,\tmp_49_i1_reg_1566_reg[0]_i_1_n_3 ,\tmp_49_i1_reg_1566_reg[0]_i_1_n_4 ,\tmp_49_i1_reg_1566_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_49_i1_reg_1566[0]_i_3_n_2 ,\tmp_49_i1_reg_1566[0]_i_4_n_2 ,\tmp_49_i1_reg_1566[0]_i_5_n_2 ,\tmp_49_i1_reg_1566[0]_i_6_n_2 }),
        .O(\NLW_tmp_49_i1_reg_1566_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_49_i1_reg_1566[0]_i_7_n_2 ,\tmp_49_i1_reg_1566[0]_i_8_n_2 ,\tmp_49_i1_reg_1566[0]_i_9_n_2 ,\tmp_49_i1_reg_1566[0]_i_10_n_2 }));
  CARRY4 \tmp_49_i1_reg_1566_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_49_i1_reg_1566_reg[0]_i_2_n_2 ,\tmp_49_i1_reg_1566_reg[0]_i_2_n_3 ,\tmp_49_i1_reg_1566_reg[0]_i_2_n_4 ,\tmp_49_i1_reg_1566_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_49_i1_reg_1566[0]_i_11_n_2 ,\tmp_49_i1_reg_1566[0]_i_12_n_2 ,\tmp_49_i1_reg_1566[0]_i_13_n_2 ,\tmp_49_i1_reg_1566[0]_i_14_n_2 }),
        .O(\NLW_tmp_49_i1_reg_1566_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_49_i1_reg_1566[0]_i_15_n_2 ,\tmp_49_i1_reg_1566[0]_i_16_n_2 ,\tmp_49_i1_reg_1566[0]_i_17_n_2 ,\tmp_49_i1_reg_1566[0]_i_18_n_2 }));
  FDRE \tmp_4_reg_1368_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(\t_V_3_reg_440_reg_n_2_[0] ),
        .Q(tmp_4_reg_1368),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8488844421222111)) 
    \tmp_50_i1_reg_1572[0]_i_10 
       (.I0(l10_buf_0_V_reg_501[9]),
        .I1(l10_buf_0_V_reg_501[8]),
        .I2(l20_buf_V_0_i_reg_476[9]),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(l20_buf_0_V_reg_488_pp1_iter6_reg[9]),
        .I5(grp_fu_622_p1[8]),
        .O(\tmp_50_i1_reg_1572[0]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h202020BABABA20BA)) 
    \tmp_50_i1_reg_1572[0]_i_11 
       (.I0(l10_buf_0_V_reg_501[7]),
        .I1(grp_fu_622_p1[6]),
        .I2(l10_buf_0_V_reg_501[6]),
        .I3(l20_buf_0_V_reg_488_pp1_iter6_reg[7]),
        .I4(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I5(l20_buf_V_0_i_reg_476[7]),
        .O(\tmp_50_i1_reg_1572[0]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h202020BABABA20BA)) 
    \tmp_50_i1_reg_1572[0]_i_12 
       (.I0(l10_buf_0_V_reg_501[5]),
        .I1(grp_fu_622_p1[4]),
        .I2(l10_buf_0_V_reg_501[4]),
        .I3(l20_buf_0_V_reg_488_pp1_iter6_reg[5]),
        .I4(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I5(l20_buf_V_0_i_reg_476[5]),
        .O(\tmp_50_i1_reg_1572[0]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h202020BABABA20BA)) 
    \tmp_50_i1_reg_1572[0]_i_13 
       (.I0(l10_buf_0_V_reg_501[3]),
        .I1(grp_fu_622_p1[2]),
        .I2(l10_buf_0_V_reg_501[2]),
        .I3(l20_buf_0_V_reg_488_pp1_iter6_reg[3]),
        .I4(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I5(l20_buf_V_0_i_reg_476[3]),
        .O(\tmp_50_i1_reg_1572[0]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h202020BABABA20BA)) 
    \tmp_50_i1_reg_1572[0]_i_14 
       (.I0(l10_buf_0_V_reg_501[1]),
        .I1(grp_fu_622_p1[0]),
        .I2(l10_buf_0_V_reg_501[0]),
        .I3(l20_buf_0_V_reg_488_pp1_iter6_reg[1]),
        .I4(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I5(l20_buf_V_0_i_reg_476[1]),
        .O(\tmp_50_i1_reg_1572[0]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    \tmp_50_i1_reg_1572[0]_i_15 
       (.I0(l10_buf_0_V_reg_501[6]),
        .I1(l10_buf_0_V_reg_501[7]),
        .I2(l20_buf_V_0_i_reg_476[7]),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(l20_buf_0_V_reg_488_pp1_iter6_reg[7]),
        .I5(grp_fu_622_p1[6]),
        .O(\tmp_50_i1_reg_1572[0]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    \tmp_50_i1_reg_1572[0]_i_16 
       (.I0(l10_buf_0_V_reg_501[4]),
        .I1(l10_buf_0_V_reg_501[5]),
        .I2(l20_buf_V_0_i_reg_476[5]),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(l20_buf_0_V_reg_488_pp1_iter6_reg[5]),
        .I5(grp_fu_622_p1[4]),
        .O(\tmp_50_i1_reg_1572[0]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    \tmp_50_i1_reg_1572[0]_i_17 
       (.I0(l10_buf_0_V_reg_501[2]),
        .I1(l10_buf_0_V_reg_501[3]),
        .I2(l20_buf_V_0_i_reg_476[3]),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(l20_buf_0_V_reg_488_pp1_iter6_reg[3]),
        .I5(grp_fu_622_p1[2]),
        .O(\tmp_50_i1_reg_1572[0]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'h8288822241444111)) 
    \tmp_50_i1_reg_1572[0]_i_18 
       (.I0(l10_buf_0_V_reg_501[0]),
        .I1(l10_buf_0_V_reg_501[1]),
        .I2(l20_buf_V_0_i_reg_476[1]),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(l20_buf_0_V_reg_488_pp1_iter6_reg[1]),
        .I5(grp_fu_622_p1[0]),
        .O(\tmp_50_i1_reg_1572[0]_i_18_n_2 ));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \tmp_50_i1_reg_1572[0]_i_19 
       (.I0(l20_buf_V_0_i_reg_476[14]),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(l20_buf_0_V_reg_488_pp1_iter6_reg[14]),
        .O(grp_fu_622_p1[14]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \tmp_50_i1_reg_1572[0]_i_20 
       (.I0(l20_buf_V_0_i_reg_476[12]),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(l20_buf_0_V_reg_488_pp1_iter6_reg[12]),
        .O(grp_fu_622_p1[12]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \tmp_50_i1_reg_1572[0]_i_21 
       (.I0(l20_buf_V_0_i_reg_476[10]),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(l20_buf_0_V_reg_488_pp1_iter6_reg[10]),
        .O(grp_fu_622_p1[10]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \tmp_50_i1_reg_1572[0]_i_22 
       (.I0(l20_buf_V_0_i_reg_476[8]),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(l20_buf_0_V_reg_488_pp1_iter6_reg[8]),
        .O(grp_fu_622_p1[8]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \tmp_50_i1_reg_1572[0]_i_23 
       (.I0(l20_buf_V_0_i_reg_476[6]),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(l20_buf_0_V_reg_488_pp1_iter6_reg[6]),
        .O(grp_fu_622_p1[6]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \tmp_50_i1_reg_1572[0]_i_24 
       (.I0(l20_buf_V_0_i_reg_476[4]),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(l20_buf_0_V_reg_488_pp1_iter6_reg[4]),
        .O(grp_fu_622_p1[4]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \tmp_50_i1_reg_1572[0]_i_25 
       (.I0(l20_buf_V_0_i_reg_476[2]),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(l20_buf_0_V_reg_488_pp1_iter6_reg[2]),
        .O(grp_fu_622_p1[2]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \tmp_50_i1_reg_1572[0]_i_26 
       (.I0(l20_buf_V_0_i_reg_476[0]),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(l20_buf_0_V_reg_488_pp1_iter6_reg[0]),
        .O(grp_fu_622_p1[0]));
  LUT6 #(
    .INIT(64'h7771117155500050)) 
    \tmp_50_i1_reg_1572[0]_i_3 
       (.I0(l10_buf_0_V_reg_501[15]),
        .I1(grp_fu_622_p1[14]),
        .I2(l20_buf_0_V_reg_488_pp1_iter6_reg[15]),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(l20_buf_V_0_i_reg_476[15]),
        .I5(l10_buf_0_V_reg_501[14]),
        .O(\tmp_50_i1_reg_1572[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h202020BABABA20BA)) 
    \tmp_50_i1_reg_1572[0]_i_4 
       (.I0(l10_buf_0_V_reg_501[13]),
        .I1(grp_fu_622_p1[12]),
        .I2(l10_buf_0_V_reg_501[12]),
        .I3(l20_buf_0_V_reg_488_pp1_iter6_reg[13]),
        .I4(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I5(l20_buf_V_0_i_reg_476[13]),
        .O(\tmp_50_i1_reg_1572[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h202020BABABA20BA)) 
    \tmp_50_i1_reg_1572[0]_i_5 
       (.I0(l10_buf_0_V_reg_501[11]),
        .I1(grp_fu_622_p1[10]),
        .I2(l10_buf_0_V_reg_501[10]),
        .I3(l20_buf_0_V_reg_488_pp1_iter6_reg[11]),
        .I4(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I5(l20_buf_V_0_i_reg_476[11]),
        .O(\tmp_50_i1_reg_1572[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h202020BABABA20BA)) 
    \tmp_50_i1_reg_1572[0]_i_6 
       (.I0(l10_buf_0_V_reg_501[9]),
        .I1(grp_fu_622_p1[8]),
        .I2(l10_buf_0_V_reg_501[8]),
        .I3(l20_buf_0_V_reg_488_pp1_iter6_reg[9]),
        .I4(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I5(l20_buf_V_0_i_reg_476[9]),
        .O(\tmp_50_i1_reg_1572[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hB800470000B80047)) 
    \tmp_50_i1_reg_1572[0]_i_7 
       (.I0(l20_buf_V_0_i_reg_476[15]),
        .I1(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I2(l20_buf_0_V_reg_488_pp1_iter6_reg[15]),
        .I3(l10_buf_0_V_reg_501[14]),
        .I4(l10_buf_0_V_reg_501[15]),
        .I5(grp_fu_622_p1[14]),
        .O(\tmp_50_i1_reg_1572[0]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h8488844421222111)) 
    \tmp_50_i1_reg_1572[0]_i_8 
       (.I0(l10_buf_0_V_reg_501[13]),
        .I1(l10_buf_0_V_reg_501[12]),
        .I2(l20_buf_V_0_i_reg_476[13]),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(l20_buf_0_V_reg_488_pp1_iter6_reg[13]),
        .I5(grp_fu_622_p1[12]),
        .O(\tmp_50_i1_reg_1572[0]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h8488844421222111)) 
    \tmp_50_i1_reg_1572[0]_i_9 
       (.I0(l10_buf_0_V_reg_501[11]),
        .I1(l10_buf_0_V_reg_501[10]),
        .I2(l20_buf_V_0_i_reg_476[11]),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(l20_buf_0_V_reg_488_pp1_iter6_reg[11]),
        .I5(grp_fu_622_p1[10]),
        .O(\tmp_50_i1_reg_1572[0]_i_9_n_2 ));
  FDRE \tmp_50_i1_reg_1572_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(grp_fu_622_p2),
        .Q(tmp_50_i1_reg_1572),
        .R(1'b0));
  CARRY4 \tmp_50_i1_reg_1572_reg[0]_i_1 
       (.CI(\tmp_50_i1_reg_1572_reg[0]_i_2_n_2 ),
        .CO({grp_fu_622_p2,\tmp_50_i1_reg_1572_reg[0]_i_1_n_3 ,\tmp_50_i1_reg_1572_reg[0]_i_1_n_4 ,\tmp_50_i1_reg_1572_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_50_i1_reg_1572[0]_i_3_n_2 ,\tmp_50_i1_reg_1572[0]_i_4_n_2 ,\tmp_50_i1_reg_1572[0]_i_5_n_2 ,\tmp_50_i1_reg_1572[0]_i_6_n_2 }),
        .O(\NLW_tmp_50_i1_reg_1572_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_50_i1_reg_1572[0]_i_7_n_2 ,\tmp_50_i1_reg_1572[0]_i_8_n_2 ,\tmp_50_i1_reg_1572[0]_i_9_n_2 ,\tmp_50_i1_reg_1572[0]_i_10_n_2 }));
  CARRY4 \tmp_50_i1_reg_1572_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_50_i1_reg_1572_reg[0]_i_2_n_2 ,\tmp_50_i1_reg_1572_reg[0]_i_2_n_3 ,\tmp_50_i1_reg_1572_reg[0]_i_2_n_4 ,\tmp_50_i1_reg_1572_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_50_i1_reg_1572[0]_i_11_n_2 ,\tmp_50_i1_reg_1572[0]_i_12_n_2 ,\tmp_50_i1_reg_1572[0]_i_13_n_2 ,\tmp_50_i1_reg_1572[0]_i_14_n_2 }),
        .O(\NLW_tmp_50_i1_reg_1572_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_50_i1_reg_1572[0]_i_15_n_2 ,\tmp_50_i1_reg_1572[0]_i_16_n_2 ,\tmp_50_i1_reg_1572[0]_i_17_n_2 ,\tmp_50_i1_reg_1572[0]_i_18_n_2 }));
  FDRE \tmp_52_i1_reg_1577_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(grp_fu_628_p2),
        .Q(tmp_52_i1_reg_1577),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \tmp_52_i_reg_1508[0]_i_1 
       (.I0(\tmp_52_i_reg_1508[0]_i_2_n_2 ),
        .I1(\tmp_52_i_reg_1508[0]_i_3_n_2 ),
        .I2(sel0[3]),
        .I3(sel0[7]),
        .I4(sel0[4]),
        .I5(sel0[6]),
        .O(grp_fu_628_p2));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \tmp_52_i_reg_1508[0]_i_2 
       (.I0(angle_buf_2_V_reg_1488[0]),
        .I1(\angle_buf_V_1_i_reg_526_reg_n_2_[0] ),
        .I2(angle_buf_2_V_reg_1488[2]),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(\angle_buf_V_1_i_reg_526_reg_n_2_[2] ),
        .O(\tmp_52_i_reg_1508[0]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \tmp_52_i_reg_1508[0]_i_3 
       (.I0(angle_buf_2_V_reg_1488[1]),
        .I1(\angle_buf_V_1_i_reg_526_reg_n_2_[1] ),
        .I2(angle_buf_2_V_reg_1488[5]),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(\angle_buf_V_1_i_reg_526_reg_n_2_[5] ),
        .O(\tmp_52_i_reg_1508[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \tmp_52_i_reg_1508[0]_i_4 
       (.I0(\angle_buf_V_1_i_reg_526_reg_n_2_[3] ),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(angle_buf_2_V_reg_1488[3]),
        .O(sel0[3]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \tmp_52_i_reg_1508[0]_i_5 
       (.I0(\angle_buf_V_1_i_reg_526_reg_n_2_[7] ),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(angle_buf_2_V_reg_1488[7]),
        .O(sel0[7]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \tmp_52_i_reg_1508[0]_i_6 
       (.I0(\angle_buf_V_1_i_reg_526_reg_n_2_[4] ),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(angle_buf_2_V_reg_1488[4]),
        .O(sel0[4]));
  LUT5 #(
    .INIT(32'hAAAEAAA2)) 
    \tmp_52_i_reg_1508[0]_i_7 
       (.I0(\angle_buf_V_1_i_reg_526_reg_n_2_[6] ),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state16),
        .I4(angle_buf_2_V_reg_1488[6]),
        .O(sel0[6]));
  FDRE \tmp_52_i_reg_1508_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(grp_fu_628_p2),
        .Q(tmp_52_i_reg_1508),
        .R(1'b0));
  FDRE \tmp_54_i1_reg_1588_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(grp_fu_640_p2),
        .Q(tmp_54_i1_reg_1588),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_54_i_reg_1519[0]_i_10 
       (.I0(l20_buf_0_V_reg_488[9]),
        .I1(l20_buf_0_V_reg_488[8]),
        .I2(l10_buf_0_V_reg_501[8]),
        .I3(l10_buf_0_V_reg_501[9]),
        .O(\tmp_54_i_reg_1519[0]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp_54_i_reg_1519[0]_i_11 
       (.I0(l10_buf_0_V_reg_501[7]),
        .I1(l20_buf_0_V_reg_488[6]),
        .I2(l20_buf_0_V_reg_488[7]),
        .I3(l10_buf_0_V_reg_501[6]),
        .O(\tmp_54_i_reg_1519[0]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp_54_i_reg_1519[0]_i_12 
       (.I0(l10_buf_0_V_reg_501[5]),
        .I1(l20_buf_0_V_reg_488[4]),
        .I2(l20_buf_0_V_reg_488[5]),
        .I3(l10_buf_0_V_reg_501[4]),
        .O(\tmp_54_i_reg_1519[0]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp_54_i_reg_1519[0]_i_13 
       (.I0(l10_buf_0_V_reg_501[3]),
        .I1(l20_buf_0_V_reg_488[2]),
        .I2(l20_buf_0_V_reg_488[3]),
        .I3(l10_buf_0_V_reg_501[2]),
        .O(\tmp_54_i_reg_1519[0]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp_54_i_reg_1519[0]_i_14 
       (.I0(l10_buf_0_V_reg_501[1]),
        .I1(l20_buf_0_V_reg_488[0]),
        .I2(l20_buf_0_V_reg_488[1]),
        .I3(l10_buf_0_V_reg_501[0]),
        .O(\tmp_54_i_reg_1519[0]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_54_i_reg_1519[0]_i_15 
       (.I0(l20_buf_0_V_reg_488[7]),
        .I1(l20_buf_0_V_reg_488[6]),
        .I2(l10_buf_0_V_reg_501[7]),
        .I3(l10_buf_0_V_reg_501[6]),
        .O(\tmp_54_i_reg_1519[0]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_54_i_reg_1519[0]_i_16 
       (.I0(l20_buf_0_V_reg_488[5]),
        .I1(l20_buf_0_V_reg_488[4]),
        .I2(l10_buf_0_V_reg_501[5]),
        .I3(l10_buf_0_V_reg_501[4]),
        .O(\tmp_54_i_reg_1519[0]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_54_i_reg_1519[0]_i_17 
       (.I0(l20_buf_0_V_reg_488[3]),
        .I1(l20_buf_0_V_reg_488[2]),
        .I2(l10_buf_0_V_reg_501[3]),
        .I3(l10_buf_0_V_reg_501[2]),
        .O(\tmp_54_i_reg_1519[0]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_54_i_reg_1519[0]_i_18 
       (.I0(l20_buf_0_V_reg_488[1]),
        .I1(l20_buf_0_V_reg_488[0]),
        .I2(l10_buf_0_V_reg_501[1]),
        .I3(l10_buf_0_V_reg_501[0]),
        .O(\tmp_54_i_reg_1519[0]_i_18_n_2 ));
  LUT4 #(
    .INIT(16'h0A8E)) 
    \tmp_54_i_reg_1519[0]_i_3 
       (.I0(l10_buf_0_V_reg_501[15]),
        .I1(l20_buf_0_V_reg_488[14]),
        .I2(l20_buf_0_V_reg_488[15]),
        .I3(l10_buf_0_V_reg_501[14]),
        .O(\tmp_54_i_reg_1519[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp_54_i_reg_1519[0]_i_4 
       (.I0(l10_buf_0_V_reg_501[13]),
        .I1(l20_buf_0_V_reg_488[12]),
        .I2(l20_buf_0_V_reg_488[13]),
        .I3(l10_buf_0_V_reg_501[12]),
        .O(\tmp_54_i_reg_1519[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp_54_i_reg_1519[0]_i_5 
       (.I0(l10_buf_0_V_reg_501[11]),
        .I1(l20_buf_0_V_reg_488[10]),
        .I2(l20_buf_0_V_reg_488[11]),
        .I3(l10_buf_0_V_reg_501[10]),
        .O(\tmp_54_i_reg_1519[0]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h50D4)) 
    \tmp_54_i_reg_1519[0]_i_6 
       (.I0(l10_buf_0_V_reg_501[9]),
        .I1(l20_buf_0_V_reg_488[8]),
        .I2(l20_buf_0_V_reg_488[9]),
        .I3(l10_buf_0_V_reg_501[8]),
        .O(\tmp_54_i_reg_1519[0]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_54_i_reg_1519[0]_i_7 
       (.I0(l20_buf_0_V_reg_488[15]),
        .I1(l20_buf_0_V_reg_488[14]),
        .I2(l10_buf_0_V_reg_501[15]),
        .I3(l10_buf_0_V_reg_501[14]),
        .O(\tmp_54_i_reg_1519[0]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_54_i_reg_1519[0]_i_8 
       (.I0(l20_buf_0_V_reg_488[13]),
        .I1(l20_buf_0_V_reg_488[12]),
        .I2(l10_buf_0_V_reg_501[12]),
        .I3(l10_buf_0_V_reg_501[13]),
        .O(\tmp_54_i_reg_1519[0]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \tmp_54_i_reg_1519[0]_i_9 
       (.I0(l20_buf_0_V_reg_488[11]),
        .I1(l20_buf_0_V_reg_488[10]),
        .I2(l10_buf_0_V_reg_501[10]),
        .I3(l10_buf_0_V_reg_501[11]),
        .O(\tmp_54_i_reg_1519[0]_i_9_n_2 ));
  FDRE \tmp_54_i_reg_1519_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(grp_fu_640_p2),
        .Q(tmp_54_i_reg_1519),
        .R(1'b0));
  CARRY4 \tmp_54_i_reg_1519_reg[0]_i_1 
       (.CI(\tmp_54_i_reg_1519_reg[0]_i_2_n_2 ),
        .CO({grp_fu_640_p2,\tmp_54_i_reg_1519_reg[0]_i_1_n_3 ,\tmp_54_i_reg_1519_reg[0]_i_1_n_4 ,\tmp_54_i_reg_1519_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_54_i_reg_1519[0]_i_3_n_2 ,\tmp_54_i_reg_1519[0]_i_4_n_2 ,\tmp_54_i_reg_1519[0]_i_5_n_2 ,\tmp_54_i_reg_1519[0]_i_6_n_2 }),
        .O(\NLW_tmp_54_i_reg_1519_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_54_i_reg_1519[0]_i_7_n_2 ,\tmp_54_i_reg_1519[0]_i_8_n_2 ,\tmp_54_i_reg_1519[0]_i_9_n_2 ,\tmp_54_i_reg_1519[0]_i_10_n_2 }));
  CARRY4 \tmp_54_i_reg_1519_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_54_i_reg_1519_reg[0]_i_2_n_2 ,\tmp_54_i_reg_1519_reg[0]_i_2_n_3 ,\tmp_54_i_reg_1519_reg[0]_i_2_n_4 ,\tmp_54_i_reg_1519_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_54_i_reg_1519[0]_i_11_n_2 ,\tmp_54_i_reg_1519[0]_i_12_n_2 ,\tmp_54_i_reg_1519[0]_i_13_n_2 ,\tmp_54_i_reg_1519[0]_i_14_n_2 }),
        .O(\NLW_tmp_54_i_reg_1519_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_54_i_reg_1519[0]_i_15_n_2 ,\tmp_54_i_reg_1519[0]_i_16_n_2 ,\tmp_54_i_reg_1519[0]_i_17_n_2 ,\tmp_54_i_reg_1519[0]_i_18_n_2 }));
  FDRE \tmp_56_i1_reg_1593_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(grp_fu_646_p2),
        .Q(tmp_56_i1_reg_1593),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8880008000000000)) 
    \tmp_56_i_reg_1524[0]_i_1 
       (.I0(\tmp_52_i_reg_1508[0]_i_3_n_2 ),
        .I1(\tmp_56_i_reg_1524[0]_i_2_n_2 ),
        .I2(angle_buf_2_V_reg_1488[7]),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(\angle_buf_V_1_i_reg_526_reg_n_2_[7] ),
        .I5(\tmp_56_i_reg_1524[0]_i_4_n_2 ),
        .O(grp_fu_646_p2));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \tmp_56_i_reg_1524[0]_i_2 
       (.I0(angle_buf_2_V_reg_1488[0]),
        .I1(\angle_buf_V_1_i_reg_526_reg_n_2_[0] ),
        .I2(angle_buf_2_V_reg_1488[2]),
        .I3(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I4(\angle_buf_V_1_i_reg_526_reg_n_2_[2] ),
        .O(\tmp_56_i_reg_1524[0]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \tmp_56_i_reg_1524[0]_i_3 
       (.I0(ap_enable_reg_pp1_iter7_reg_n_2),
        .I1(\exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0] ),
        .I2(ap_CS_fsm_state16),
        .O(\tmp_56_i_reg_1524[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \tmp_56_i_reg_1524[0]_i_4 
       (.I0(\angle_buf_V_1_i_reg_526_reg_n_2_[6] ),
        .I1(\tmp_56_i_reg_1524[0]_i_3_n_2 ),
        .I2(angle_buf_2_V_reg_1488[6]),
        .I3(\angle_buf_V_1_i_reg_526_reg_n_2_[4] ),
        .I4(angle_buf_2_V_reg_1488[4]),
        .I5(sel0[3]),
        .O(\tmp_56_i_reg_1524[0]_i_4_n_2 ));
  FDRE \tmp_56_i_reg_1524_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(grp_fu_646_p2),
        .Q(tmp_56_i_reg_1524),
        .R(1'b0));
  FDRE \tmp_57_i1_reg_1599_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(grp_fu_597_p2),
        .Q(tmp_57_i1_reg_1599),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \tmp_57_i_reg_1483[0]_i_10 
       (.I0(\l00_buf_0_V_reg_538_reg_n_2_[8] ),
        .I1(\slt_reg_1468[0]_i_20_n_2 ),
        .I2(l00_buf_V_0_i_reg_550[8]),
        .I3(grp_fu_583_p1[8]),
        .I4(grp_fu_597_p1[9]),
        .I5(grp_fu_583_p1[9]),
        .O(\tmp_57_i_reg_1483[0]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_57_i_reg_1483[0]_i_11 
       (.I0(grp_fu_583_p1[6]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[6] ),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l00_buf_V_0_i_reg_550[6]),
        .I4(grp_fu_597_p1[7]),
        .I5(grp_fu_583_p1[7]),
        .O(\tmp_57_i_reg_1483[0]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_57_i_reg_1483[0]_i_12 
       (.I0(grp_fu_583_p1[4]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[4] ),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l00_buf_V_0_i_reg_550[4]),
        .I4(grp_fu_597_p1[5]),
        .I5(grp_fu_583_p1[5]),
        .O(\tmp_57_i_reg_1483[0]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_57_i_reg_1483[0]_i_13 
       (.I0(grp_fu_583_p1[2]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[2] ),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l00_buf_V_0_i_reg_550[2]),
        .I4(grp_fu_597_p1[3]),
        .I5(grp_fu_583_p1[3]),
        .O(\tmp_57_i_reg_1483[0]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_57_i_reg_1483[0]_i_14 
       (.I0(grp_fu_583_p1[0]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[0] ),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l00_buf_V_0_i_reg_550[0]),
        .I4(grp_fu_597_p1[1]),
        .I5(grp_fu_583_p1[1]),
        .O(\tmp_57_i_reg_1483[0]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    \tmp_57_i_reg_1483[0]_i_15 
       (.I0(grp_fu_597_p1[7]),
        .I1(grp_fu_583_p1[7]),
        .I2(\l00_buf_0_V_reg_538_reg_n_2_[6] ),
        .I3(\slt_reg_1468[0]_i_20_n_2 ),
        .I4(l00_buf_V_0_i_reg_550[6]),
        .I5(grp_fu_583_p1[6]),
        .O(\tmp_57_i_reg_1483[0]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    \tmp_57_i_reg_1483[0]_i_16 
       (.I0(grp_fu_597_p1[5]),
        .I1(grp_fu_583_p1[5]),
        .I2(\l00_buf_0_V_reg_538_reg_n_2_[4] ),
        .I3(\slt_reg_1468[0]_i_20_n_2 ),
        .I4(l00_buf_V_0_i_reg_550[4]),
        .I5(grp_fu_583_p1[4]),
        .O(\tmp_57_i_reg_1483[0]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    \tmp_57_i_reg_1483[0]_i_17 
       (.I0(grp_fu_597_p1[3]),
        .I1(grp_fu_583_p1[3]),
        .I2(\l00_buf_0_V_reg_538_reg_n_2_[2] ),
        .I3(\slt_reg_1468[0]_i_20_n_2 ),
        .I4(l00_buf_V_0_i_reg_550[2]),
        .I5(grp_fu_583_p1[2]),
        .O(\tmp_57_i_reg_1483[0]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'h9990009000099909)) 
    \tmp_57_i_reg_1483[0]_i_18 
       (.I0(grp_fu_597_p1[1]),
        .I1(grp_fu_583_p1[1]),
        .I2(\l00_buf_0_V_reg_538_reg_n_2_[0] ),
        .I3(\slt_reg_1468[0]_i_20_n_2 ),
        .I4(l00_buf_V_0_i_reg_550[0]),
        .I5(grp_fu_583_p1[0]),
        .O(\tmp_57_i_reg_1483[0]_i_18_n_2 ));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \tmp_57_i_reg_1483[0]_i_19 
       (.I0(l00_buf_V_0_i_reg_550[15]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\l00_buf_0_V_reg_538_reg_n_2_[15] ),
        .O(grp_fu_597_p1[15]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \tmp_57_i_reg_1483[0]_i_20 
       (.I0(l00_buf_V_0_i_reg_550[13]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\l00_buf_0_V_reg_538_reg_n_2_[13] ),
        .O(grp_fu_597_p1[13]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \tmp_57_i_reg_1483[0]_i_21 
       (.I0(l00_buf_V_0_i_reg_550[11]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\l00_buf_0_V_reg_538_reg_n_2_[11] ),
        .O(grp_fu_597_p1[11]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \tmp_57_i_reg_1483[0]_i_22 
       (.I0(l00_buf_V_0_i_reg_550[9]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\l00_buf_0_V_reg_538_reg_n_2_[9] ),
        .O(grp_fu_597_p1[9]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \tmp_57_i_reg_1483[0]_i_23 
       (.I0(l00_buf_V_0_i_reg_550[7]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\l00_buf_0_V_reg_538_reg_n_2_[7] ),
        .O(grp_fu_597_p1[7]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \tmp_57_i_reg_1483[0]_i_24 
       (.I0(l00_buf_V_0_i_reg_550[5]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\l00_buf_0_V_reg_538_reg_n_2_[5] ),
        .O(grp_fu_597_p1[5]));
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \tmp_57_i_reg_1483[0]_i_25 
       (.I0(l00_buf_V_0_i_reg_550[3]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\l00_buf_0_V_reg_538_reg_n_2_[3] ),
        .O(grp_fu_597_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hABAAA8AA)) 
    \tmp_57_i_reg_1483[0]_i_26 
       (.I0(l00_buf_V_0_i_reg_550[1]),
        .I1(ap_CS_fsm_state16),
        .I2(\exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\l00_buf_0_V_reg_538_reg_n_2_[1] ),
        .O(grp_fu_597_p1[1]));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_57_i_reg_1483[0]_i_3 
       (.I0(grp_fu_583_p1[14]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[14] ),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l00_buf_V_0_i_reg_550[14]),
        .I4(grp_fu_583_p1[15]),
        .I5(grp_fu_597_p1[15]),
        .O(\tmp_57_i_reg_1483[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_57_i_reg_1483[0]_i_4 
       (.I0(grp_fu_583_p1[12]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[12] ),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l00_buf_V_0_i_reg_550[12]),
        .I4(grp_fu_597_p1[13]),
        .I5(grp_fu_583_p1[13]),
        .O(\tmp_57_i_reg_1483[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_57_i_reg_1483[0]_i_5 
       (.I0(grp_fu_583_p1[10]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[10] ),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l00_buf_V_0_i_reg_550[10]),
        .I4(grp_fu_597_p1[11]),
        .I5(grp_fu_583_p1[11]),
        .O(\tmp_57_i_reg_1483[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_57_i_reg_1483[0]_i_6 
       (.I0(grp_fu_583_p1[8]),
        .I1(\l00_buf_0_V_reg_538_reg_n_2_[8] ),
        .I2(\slt_reg_1468[0]_i_20_n_2 ),
        .I3(l00_buf_V_0_i_reg_550[8]),
        .I4(grp_fu_597_p1[9]),
        .I5(grp_fu_583_p1[9]),
        .O(\tmp_57_i_reg_1483[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \tmp_57_i_reg_1483[0]_i_7 
       (.I0(\l00_buf_0_V_reg_538_reg_n_2_[14] ),
        .I1(\slt_reg_1468[0]_i_20_n_2 ),
        .I2(l00_buf_V_0_i_reg_550[14]),
        .I3(grp_fu_583_p1[14]),
        .I4(grp_fu_597_p1[15]),
        .I5(grp_fu_583_p1[15]),
        .O(\tmp_57_i_reg_1483[0]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \tmp_57_i_reg_1483[0]_i_8 
       (.I0(\l00_buf_0_V_reg_538_reg_n_2_[12] ),
        .I1(\slt_reg_1468[0]_i_20_n_2 ),
        .I2(l00_buf_V_0_i_reg_550[12]),
        .I3(grp_fu_583_p1[12]),
        .I4(grp_fu_597_p1[13]),
        .I5(grp_fu_583_p1[13]),
        .O(\tmp_57_i_reg_1483[0]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \tmp_57_i_reg_1483[0]_i_9 
       (.I0(\l00_buf_0_V_reg_538_reg_n_2_[10] ),
        .I1(\slt_reg_1468[0]_i_20_n_2 ),
        .I2(l00_buf_V_0_i_reg_550[10]),
        .I3(grp_fu_583_p1[10]),
        .I4(grp_fu_597_p1[11]),
        .I5(grp_fu_583_p1[11]),
        .O(\tmp_57_i_reg_1483[0]_i_9_n_2 ));
  FDRE \tmp_57_i_reg_1483_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_2_V_reg_14410),
        .D(grp_fu_597_p2),
        .Q(tmp_57_i_reg_1483),
        .R(1'b0));
  CARRY4 \tmp_57_i_reg_1483_reg[0]_i_1 
       (.CI(\tmp_57_i_reg_1483_reg[0]_i_2_n_2 ),
        .CO({grp_fu_597_p2,\tmp_57_i_reg_1483_reg[0]_i_1_n_3 ,\tmp_57_i_reg_1483_reg[0]_i_1_n_4 ,\tmp_57_i_reg_1483_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_57_i_reg_1483[0]_i_3_n_2 ,\tmp_57_i_reg_1483[0]_i_4_n_2 ,\tmp_57_i_reg_1483[0]_i_5_n_2 ,\tmp_57_i_reg_1483[0]_i_6_n_2 }),
        .O(\NLW_tmp_57_i_reg_1483_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_57_i_reg_1483[0]_i_7_n_2 ,\tmp_57_i_reg_1483[0]_i_8_n_2 ,\tmp_57_i_reg_1483[0]_i_9_n_2 ,\tmp_57_i_reg_1483[0]_i_10_n_2 }));
  CARRY4 \tmp_57_i_reg_1483_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_57_i_reg_1483_reg[0]_i_2_n_2 ,\tmp_57_i_reg_1483_reg[0]_i_2_n_3 ,\tmp_57_i_reg_1483_reg[0]_i_2_n_4 ,\tmp_57_i_reg_1483_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_57_i_reg_1483[0]_i_11_n_2 ,\tmp_57_i_reg_1483[0]_i_12_n_2 ,\tmp_57_i_reg_1483[0]_i_13_n_2 ,\tmp_57_i_reg_1483[0]_i_14_n_2 }),
        .O(\NLW_tmp_57_i_reg_1483_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_57_i_reg_1483[0]_i_15_n_2 ,\tmp_57_i_reg_1483[0]_i_16_n_2 ,\tmp_57_i_reg_1483[0]_i_17_n_2 ,\tmp_57_i_reg_1483[0]_i_18_n_2 }));
  FDRE \tmp_66_cast_i_reg_1322_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(high_threshold_read_reg_1279[0]),
        .Q(tmp_66_cast_i_reg_1322[0]),
        .R(1'b0));
  FDRE \tmp_66_cast_i_reg_1322_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(high_threshold_read_reg_1279[1]),
        .Q(tmp_66_cast_i_reg_1322[1]),
        .R(1'b0));
  FDRE \tmp_66_cast_i_reg_1322_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(high_threshold_read_reg_1279[2]),
        .Q(tmp_66_cast_i_reg_1322[2]),
        .R(1'b0));
  FDRE \tmp_66_cast_i_reg_1322_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(high_threshold_read_reg_1279[3]),
        .Q(tmp_66_cast_i_reg_1322[3]),
        .R(1'b0));
  FDRE \tmp_66_cast_i_reg_1322_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(high_threshold_read_reg_1279[4]),
        .Q(tmp_66_cast_i_reg_1322[4]),
        .R(1'b0));
  FDRE \tmp_66_cast_i_reg_1322_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(high_threshold_read_reg_1279[5]),
        .Q(tmp_66_cast_i_reg_1322[5]),
        .R(1'b0));
  FDRE \tmp_66_cast_i_reg_1322_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(high_threshold_read_reg_1279[6]),
        .Q(tmp_66_cast_i_reg_1322[6]),
        .R(1'b0));
  FDRE \tmp_66_cast_i_reg_1322_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(high_threshold_read_reg_1279[7]),
        .Q(tmp_66_cast_i_reg_1322[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \tmp_V_3_reg_1627[0]_i_1 
       (.I0(\tmp_V_3_reg_1627_reg_n_2_[0] ),
        .I1(ap_CS_fsm_state17),
        .I2(tmp_V_3_reg_1627),
        .O(\tmp_V_3_reg_1627[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \tmp_V_3_reg_1627[1]_i_1 
       (.I0(\tmp_V_3_reg_1627_reg_n_2_[1] ),
        .I1(ap_CS_fsm_state17),
        .I2(NMS_i1_reg_1552_reg__0),
        .I3(tmp_V_3_reg_1627),
        .O(\tmp_V_3_reg_1627[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0888)) 
    \tmp_V_3_reg_1627[1]_i_2 
       (.I0(tmp_56_i1_reg_1593),
        .I1(ap_CS_fsm_state17),
        .I2(tmp_49_i1_reg_1566),
        .I3(tmp_57_i1_reg_1599),
        .I4(\tmp_V_3_reg_1627[1]_i_3_n_2 ),
        .I5(\tmp_V_3_reg_1627[1]_i_4_n_2 ),
        .O(tmp_V_3_reg_1627));
  LUT6 #(
    .INIT(64'hFF4FFFFF44444444)) 
    \tmp_V_3_reg_1627[1]_i_3 
       (.I0(tmp_i1_reg_1534),
        .I1(ap_CS_fsm_state17),
        .I2(slt1_reg_1547),
        .I3(l10_buf_0_V_reg_501[15]),
        .I4(tmp_44_i1_reg_1541),
        .I5(\tmp_V_3_reg_1627[1]_i_5_n_2 ),
        .O(\tmp_V_3_reg_1627[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF22020000)) 
    \tmp_V_3_reg_1627[1]_i_4 
       (.I0(ap_CS_fsm_state17),
        .I1(tmp_56_i1_reg_1593),
        .I2(slt2_reg_1583),
        .I3(tmp_54_i1_reg_1588),
        .I4(tmp_52_i1_reg_1577),
        .I5(\tmp_V_3_reg_1627[1]_i_6_n_2 ),
        .O(\tmp_V_3_reg_1627[1]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \tmp_V_3_reg_1627[1]_i_5 
       (.I0(tmp_48_i1_reg_1560),
        .I1(tmp_52_i1_reg_1577),
        .I2(tmp_56_i1_reg_1593),
        .I3(ap_CS_fsm_state17),
        .O(\tmp_V_3_reg_1627[1]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0040004000404040)) 
    \tmp_V_3_reg_1627[1]_i_6 
       (.I0(tmp_52_i1_reg_1577),
        .I1(tmp_48_i1_reg_1560),
        .I2(ap_CS_fsm_state17),
        .I3(tmp_49_i1_reg_1566),
        .I4(tmp_56_i1_reg_1593),
        .I5(tmp_50_i1_reg_1572),
        .O(\tmp_V_3_reg_1627[1]_i_6_n_2 ));
  FDRE \tmp_V_3_reg_1627_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_V_3_reg_1627[0]_i_1_n_2 ),
        .Q(\tmp_V_3_reg_1627_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \tmp_V_3_reg_1627_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_V_3_reg_1627[1]_i_1_n_2 ),
        .Q(\tmp_V_3_reg_1627_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \tmp_cast_i_reg_1317_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(low_threshold_read_reg_1274[0]),
        .Q(\tmp_cast_i_reg_1317_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \tmp_cast_i_reg_1317_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(low_threshold_read_reg_1274[1]),
        .Q(\tmp_cast_i_reg_1317_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \tmp_cast_i_reg_1317_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(low_threshold_read_reg_1274[2]),
        .Q(\tmp_cast_i_reg_1317_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \tmp_cast_i_reg_1317_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(low_threshold_read_reg_1274[3]),
        .Q(\tmp_cast_i_reg_1317_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \tmp_cast_i_reg_1317_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(low_threshold_read_reg_1274[4]),
        .Q(\tmp_cast_i_reg_1317_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \tmp_cast_i_reg_1317_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(low_threshold_read_reg_1274[5]),
        .Q(\tmp_cast_i_reg_1317_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \tmp_cast_i_reg_1317_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(low_threshold_read_reg_1274[6]),
        .Q(\tmp_cast_i_reg_1317_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \tmp_cast_i_reg_1317_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(low_threshold_read_reg_1274[7]),
        .Q(\tmp_cast_i_reg_1317_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \tmp_i1_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(grp_fu_605_p2),
        .Q(tmp_i1_reg_1534),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i2_reg_1493[0]_i_10 
       (.I0(l10_buf_0_V_reg_501[8]),
        .I1(l10_buf_0_V_reg_501[9]),
        .O(\tmp_i2_reg_1493[0]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \tmp_i2_reg_1493[0]_i_11 
       (.I0(l10_buf_0_V_reg_501[7]),
        .I1(\tmp_cast_i_reg_1317_reg_n_2_[6] ),
        .I2(l10_buf_0_V_reg_501[6]),
        .I3(\tmp_cast_i_reg_1317_reg_n_2_[7] ),
        .O(\tmp_i2_reg_1493[0]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \tmp_i2_reg_1493[0]_i_12 
       (.I0(l10_buf_0_V_reg_501[5]),
        .I1(\tmp_cast_i_reg_1317_reg_n_2_[4] ),
        .I2(l10_buf_0_V_reg_501[4]),
        .I3(\tmp_cast_i_reg_1317_reg_n_2_[5] ),
        .O(\tmp_i2_reg_1493[0]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \tmp_i2_reg_1493[0]_i_13 
       (.I0(l10_buf_0_V_reg_501[3]),
        .I1(\tmp_cast_i_reg_1317_reg_n_2_[2] ),
        .I2(l10_buf_0_V_reg_501[2]),
        .I3(\tmp_cast_i_reg_1317_reg_n_2_[3] ),
        .O(\tmp_i2_reg_1493[0]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \tmp_i2_reg_1493[0]_i_14 
       (.I0(l10_buf_0_V_reg_501[1]),
        .I1(\tmp_cast_i_reg_1317_reg_n_2_[0] ),
        .I2(l10_buf_0_V_reg_501[0]),
        .I3(\tmp_cast_i_reg_1317_reg_n_2_[1] ),
        .O(\tmp_i2_reg_1493[0]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_i2_reg_1493[0]_i_15 
       (.I0(\tmp_cast_i_reg_1317_reg_n_2_[7] ),
        .I1(\tmp_cast_i_reg_1317_reg_n_2_[6] ),
        .I2(l10_buf_0_V_reg_501[7]),
        .I3(l10_buf_0_V_reg_501[6]),
        .O(\tmp_i2_reg_1493[0]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_i2_reg_1493[0]_i_16 
       (.I0(\tmp_cast_i_reg_1317_reg_n_2_[5] ),
        .I1(\tmp_cast_i_reg_1317_reg_n_2_[4] ),
        .I2(l10_buf_0_V_reg_501[5]),
        .I3(l10_buf_0_V_reg_501[4]),
        .O(\tmp_i2_reg_1493[0]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_i2_reg_1493[0]_i_17 
       (.I0(\tmp_cast_i_reg_1317_reg_n_2_[3] ),
        .I1(\tmp_cast_i_reg_1317_reg_n_2_[2] ),
        .I2(l10_buf_0_V_reg_501[3]),
        .I3(l10_buf_0_V_reg_501[2]),
        .O(\tmp_i2_reg_1493[0]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \tmp_i2_reg_1493[0]_i_18 
       (.I0(\tmp_cast_i_reg_1317_reg_n_2_[1] ),
        .I1(\tmp_cast_i_reg_1317_reg_n_2_[0] ),
        .I2(l10_buf_0_V_reg_501[1]),
        .I3(l10_buf_0_V_reg_501[0]),
        .O(\tmp_i2_reg_1493[0]_i_18_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_i2_reg_1493[0]_i_3 
       (.I0(l10_buf_0_V_reg_501[14]),
        .I1(l10_buf_0_V_reg_501[15]),
        .O(\tmp_i2_reg_1493[0]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_i2_reg_1493[0]_i_4 
       (.I0(l10_buf_0_V_reg_501[13]),
        .I1(l10_buf_0_V_reg_501[12]),
        .O(\tmp_i2_reg_1493[0]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_i2_reg_1493[0]_i_5 
       (.I0(l10_buf_0_V_reg_501[11]),
        .I1(l10_buf_0_V_reg_501[10]),
        .O(\tmp_i2_reg_1493[0]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_i2_reg_1493[0]_i_6 
       (.I0(l10_buf_0_V_reg_501[9]),
        .I1(l10_buf_0_V_reg_501[8]),
        .O(\tmp_i2_reg_1493[0]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i2_reg_1493[0]_i_7 
       (.I0(l10_buf_0_V_reg_501[14]),
        .I1(l10_buf_0_V_reg_501[15]),
        .O(\tmp_i2_reg_1493[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i2_reg_1493[0]_i_8 
       (.I0(l10_buf_0_V_reg_501[12]),
        .I1(l10_buf_0_V_reg_501[13]),
        .O(\tmp_i2_reg_1493[0]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i2_reg_1493[0]_i_9 
       (.I0(l10_buf_0_V_reg_501[10]),
        .I1(l10_buf_0_V_reg_501[11]),
        .O(\tmp_i2_reg_1493[0]_i_9_n_2 ));
  FDRE \tmp_i2_reg_1493_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf_0_V_reg_5380),
        .D(grp_fu_605_p2),
        .Q(tmp_i2_reg_1493),
        .R(1'b0));
  CARRY4 \tmp_i2_reg_1493_reg[0]_i_1 
       (.CI(\tmp_i2_reg_1493_reg[0]_i_2_n_2 ),
        .CO({grp_fu_605_p2,\tmp_i2_reg_1493_reg[0]_i_1_n_3 ,\tmp_i2_reg_1493_reg[0]_i_1_n_4 ,\tmp_i2_reg_1493_reg[0]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_i2_reg_1493[0]_i_3_n_2 ,\tmp_i2_reg_1493[0]_i_4_n_2 ,\tmp_i2_reg_1493[0]_i_5_n_2 ,\tmp_i2_reg_1493[0]_i_6_n_2 }),
        .O(\NLW_tmp_i2_reg_1493_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_i2_reg_1493[0]_i_7_n_2 ,\tmp_i2_reg_1493[0]_i_8_n_2 ,\tmp_i2_reg_1493[0]_i_9_n_2 ,\tmp_i2_reg_1493[0]_i_10_n_2 }));
  CARRY4 \tmp_i2_reg_1493_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_i2_reg_1493_reg[0]_i_2_n_2 ,\tmp_i2_reg_1493_reg[0]_i_2_n_3 ,\tmp_i2_reg_1493_reg[0]_i_2_n_4 ,\tmp_i2_reg_1493_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_i2_reg_1493[0]_i_11_n_2 ,\tmp_i2_reg_1493[0]_i_12_n_2 ,\tmp_i2_reg_1493[0]_i_13_n_2 ,\tmp_i2_reg_1493[0]_i_14_n_2 }),
        .O(\NLW_tmp_i2_reg_1493_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_i2_reg_1493[0]_i_15_n_2 ,\tmp_i2_reg_1493[0]_i_16_n_2 ,\tmp_i2_reg_1493[0]_i_17_n_2 ,\tmp_i2_reg_1493[0]_i_18_n_2 }));
  LUT4 #(
    .INIT(16'hFB0A)) 
    \tmp_i_8_reg_1330[0]_i_1 
       (.I0(\tmp_i_8_reg_1330[0]_i_2_n_2 ),
        .I1(ap_CS_fsm_state6),
        .I2(exitcond_i_fu_688_p2),
        .I3(\tmp_i_8_reg_1330_reg_n_2_[0] ),
        .O(\tmp_i_8_reg_1330[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \tmp_i_8_reg_1330[0]_i_2 
       (.I0(\tmp_i_8_reg_1330[0]_i_3_n_2 ),
        .I1(\t_V_1_reg_416_reg_n_2_[0] ),
        .I2(\t_V_1_reg_416_reg_n_2_[1] ),
        .I3(\t_V_1_reg_416_reg_n_2_[3] ),
        .I4(\t_V_1_reg_416_reg_n_2_[2] ),
        .I5(\tmp_i_8_reg_1330[0]_i_4_n_2 ),
        .O(\tmp_i_8_reg_1330[0]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_i_8_reg_1330[0]_i_3 
       (.I0(\t_V_1_reg_416_reg_n_2_[7] ),
        .I1(\t_V_1_reg_416_reg_n_2_[6] ),
        .I2(\t_V_1_reg_416_reg_n_2_[5] ),
        .I3(\t_V_1_reg_416_reg_n_2_[4] ),
        .O(\tmp_i_8_reg_1330[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \tmp_i_8_reg_1330[0]_i_4 
       (.I0(\t_V_1_reg_416_reg_n_2_[8] ),
        .I1(\t_V_1_reg_416_reg_n_2_[9] ),
        .I2(\t_V_1_reg_416_reg_n_2_[10] ),
        .I3(\t_V_1_reg_416_reg_n_2_[11] ),
        .I4(\t_V_1_reg_416_reg_n_2_[12] ),
        .I5(ap_CS_fsm_state6),
        .O(\tmp_i_8_reg_1330[0]_i_4_n_2 ));
  FDRE \tmp_i_8_reg_1330_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_i_8_reg_1330[0]_i_1_n_2 ),
        .Q(\tmp_i_8_reg_1330_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AA8A8A8A)) 
    \tmp_i_reg_1293[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond1_i_reg_1284_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_2),
        .I3(magnitude_mat_V_V_empty_n),
        .I4(phase_mat_V_V_empty_n),
        .I5(exitcond1_i_fu_665_p2),
        .O(tmp_i_reg_1293_reg0));
  FDRE \tmp_i_reg_1293_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(tmp_i_reg_1293_reg__0[0]),
        .Q(tmp_i_reg_1293_pp0_iter1_reg_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(tmp_i_reg_1293_reg__0[10]),
        .Q(tmp_i_reg_1293_pp0_iter1_reg_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(tmp_i_reg_1293_reg__0[1]),
        .Q(tmp_i_reg_1293_pp0_iter1_reg_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(tmp_i_reg_1293_reg__0[2]),
        .Q(tmp_i_reg_1293_pp0_iter1_reg_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(tmp_i_reg_1293_reg__0[3]),
        .Q(tmp_i_reg_1293_pp0_iter1_reg_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(tmp_i_reg_1293_reg__0[4]),
        .Q(tmp_i_reg_1293_pp0_iter1_reg_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(tmp_i_reg_1293_reg__0[5]),
        .Q(tmp_i_reg_1293_pp0_iter1_reg_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(tmp_i_reg_1293_reg__0[6]),
        .Q(tmp_i_reg_1293_pp0_iter1_reg_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(tmp_i_reg_1293_reg__0[7]),
        .Q(tmp_i_reg_1293_pp0_iter1_reg_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(tmp_i_reg_1293_reg__0[8]),
        .Q(tmp_i_reg_1293_pp0_iter1_reg_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(tmp_i_reg_1293_reg__0[9]),
        .Q(tmp_i_reg_1293_pp0_iter1_reg_reg__0[9]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_reg[0] 
       (.C(ap_clk),
        .CE(tmp_i_reg_1293_reg0),
        .D(t_V_reg_405_reg__0[0]),
        .Q(tmp_i_reg_1293_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_reg[10] 
       (.C(ap_clk),
        .CE(tmp_i_reg_1293_reg0),
        .D(t_V_reg_405_reg__0[10]),
        .Q(tmp_i_reg_1293_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_reg[1] 
       (.C(ap_clk),
        .CE(tmp_i_reg_1293_reg0),
        .D(t_V_reg_405_reg__0[1]),
        .Q(tmp_i_reg_1293_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_reg[2] 
       (.C(ap_clk),
        .CE(tmp_i_reg_1293_reg0),
        .D(t_V_reg_405_reg__0[2]),
        .Q(tmp_i_reg_1293_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_reg[3] 
       (.C(ap_clk),
        .CE(tmp_i_reg_1293_reg0),
        .D(t_V_reg_405_reg__0[3]),
        .Q(tmp_i_reg_1293_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_reg[4] 
       (.C(ap_clk),
        .CE(tmp_i_reg_1293_reg0),
        .D(t_V_reg_405_reg__0[4]),
        .Q(tmp_i_reg_1293_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_reg[5] 
       (.C(ap_clk),
        .CE(tmp_i_reg_1293_reg0),
        .D(t_V_reg_405_reg__0[5]),
        .Q(tmp_i_reg_1293_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_reg[6] 
       (.C(ap_clk),
        .CE(tmp_i_reg_1293_reg0),
        .D(t_V_reg_405_reg__0[6]),
        .Q(tmp_i_reg_1293_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_reg[7] 
       (.C(ap_clk),
        .CE(tmp_i_reg_1293_reg0),
        .D(t_V_reg_405_reg__0[7]),
        .Q(tmp_i_reg_1293_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_reg[8] 
       (.C(ap_clk),
        .CE(tmp_i_reg_1293_reg0),
        .D(t_V_reg_405_reg__0[8]),
        .Q(tmp_i_reg_1293_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_i_reg_1293_reg[9] 
       (.C(ap_clk),
        .CE(tmp_i_reg_1293_reg0),
        .D(t_V_reg_405_reg__0[9]),
        .Q(tmp_i_reg_1293_reg__0[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \write_ind_V_reg_1616[0]_i_1 
       (.I0(\t_V_3_reg_440_reg_n_2_[0] ),
        .O(write_ind_V_fu_1090_p2[0]));
  FDRE \write_ind_V_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(write_ind_V_fu_1090_p2[0]),
        .Q(write_ind_V_reg_1616[0]),
        .R(1'b0));
  FDRE \write_ind_V_reg_1616_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(write_ind_V_fu_1090_p2[10]),
        .Q(write_ind_V_reg_1616[10]),
        .R(1'b0));
  FDRE \write_ind_V_reg_1616_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(write_ind_V_fu_1090_p2[11]),
        .Q(write_ind_V_reg_1616[11]),
        .R(1'b0));
  FDRE \write_ind_V_reg_1616_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(write_ind_V_fu_1090_p2[12]),
        .Q(write_ind_V_reg_1616[12]),
        .R(1'b0));
  CARRY4 \write_ind_V_reg_1616_reg[12]_i_1 
       (.CI(\write_ind_V_reg_1616_reg[8]_i_1_n_2 ),
        .CO({\NLW_write_ind_V_reg_1616_reg[12]_i_1_CO_UNCONNECTED [3],\write_ind_V_reg_1616_reg[12]_i_1_n_3 ,\write_ind_V_reg_1616_reg[12]_i_1_n_4 ,\write_ind_V_reg_1616_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(write_ind_V_fu_1090_p2[12:9]),
        .S({\t_V_3_reg_440_reg_n_2_[12] ,\t_V_3_reg_440_reg_n_2_[11] ,\t_V_3_reg_440_reg_n_2_[10] ,\t_V_3_reg_440_reg_n_2_[9] }));
  FDRE \write_ind_V_reg_1616_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(write_ind_V_fu_1090_p2[1]),
        .Q(write_ind_V_reg_1616[1]),
        .R(1'b0));
  FDRE \write_ind_V_reg_1616_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(write_ind_V_fu_1090_p2[2]),
        .Q(write_ind_V_reg_1616[2]),
        .R(1'b0));
  FDRE \write_ind_V_reg_1616_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(write_ind_V_fu_1090_p2[3]),
        .Q(write_ind_V_reg_1616[3]),
        .R(1'b0));
  FDRE \write_ind_V_reg_1616_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(write_ind_V_fu_1090_p2[4]),
        .Q(write_ind_V_reg_1616[4]),
        .R(1'b0));
  CARRY4 \write_ind_V_reg_1616_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\write_ind_V_reg_1616_reg[4]_i_1_n_2 ,\write_ind_V_reg_1616_reg[4]_i_1_n_3 ,\write_ind_V_reg_1616_reg[4]_i_1_n_4 ,\write_ind_V_reg_1616_reg[4]_i_1_n_5 }),
        .CYINIT(\t_V_3_reg_440_reg_n_2_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(write_ind_V_fu_1090_p2[4:1]),
        .S({\t_V_3_reg_440_reg_n_2_[4] ,\t_V_3_reg_440_reg_n_2_[3] ,\t_V_3_reg_440_reg_n_2_[2] ,\t_V_3_reg_440_reg_n_2_[1] }));
  FDRE \write_ind_V_reg_1616_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(write_ind_V_fu_1090_p2[5]),
        .Q(write_ind_V_reg_1616[5]),
        .R(1'b0));
  FDRE \write_ind_V_reg_1616_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(write_ind_V_fu_1090_p2[6]),
        .Q(write_ind_V_reg_1616[6]),
        .R(1'b0));
  FDRE \write_ind_V_reg_1616_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(write_ind_V_fu_1090_p2[7]),
        .Q(write_ind_V_reg_1616[7]),
        .R(1'b0));
  FDRE \write_ind_V_reg_1616_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(write_ind_V_fu_1090_p2[8]),
        .Q(write_ind_V_reg_1616[8]),
        .R(1'b0));
  CARRY4 \write_ind_V_reg_1616_reg[8]_i_1 
       (.CI(\write_ind_V_reg_1616_reg[4]_i_1_n_2 ),
        .CO({\write_ind_V_reg_1616_reg[8]_i_1_n_2 ,\write_ind_V_reg_1616_reg[8]_i_1_n_3 ,\write_ind_V_reg_1616_reg[8]_i_1_n_4 ,\write_ind_V_reg_1616_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(write_ind_V_fu_1090_p2[8:5]),
        .S({\t_V_3_reg_440_reg_n_2_[8] ,\t_V_3_reg_440_reg_n_2_[7] ,\t_V_3_reg_440_reg_n_2_[6] ,\t_V_3_reg_440_reg_n_2_[5] }));
  FDRE \write_ind_V_reg_1616_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(write_ind_V_fu_1090_p2[9]),
        .Q(write_ind_V_reg_1616[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xFSuppression3x3_hbi" *) 
module design_1_Canny_accel_0_0_xFSuppression3x3_hbi
   (DOBDO,
    ap_clk,
    angle_0_V_ce1,
    Q,
    ap_block_pp1_stage0_subdone,
    ap_block_pp0_stage0_subdone64_out,
    ram_reg,
    exitcond1_i_reg_1284_pp0_iter1_reg,
    tmp_4_reg_1368,
    ap_enable_reg_pp1_iter5,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp1_iter2,
    ram_reg_2,
    tmp_3_reg_1364,
    tmp_3_i_reg_1356,
    ram_reg_3,
    ram_reg_4);
  output [7:0]DOBDO;
  input ap_clk;
  input angle_0_V_ce1;
  input [10:0]Q;
  input ap_block_pp1_stage0_subdone;
  input ap_block_pp0_stage0_subdone64_out;
  input ram_reg;
  input exitcond1_i_reg_1284_pp0_iter1_reg;
  input tmp_4_reg_1368;
  input ap_enable_reg_pp1_iter5;
  input ram_reg_0;
  input [5:0]ram_reg_1;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_2;
  input tmp_3_reg_1364;
  input tmp_3_i_reg_1356;
  input [10:0]ram_reg_3;
  input [10:0]ram_reg_4;

  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire angle_0_V_ce1;
  wire ap_block_pp0_stage0_subdone64_out;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter5;
  wire exitcond1_i_reg_1284_pp0_iter1_reg;
  wire ram_reg;
  wire ram_reg_0;
  wire [5:0]ram_reg_1;
  wire ram_reg_2;
  wire [10:0]ram_reg_3;
  wire [10:0]ram_reg_4;
  wire tmp_3_i_reg_1356;
  wire tmp_3_reg_1364;
  wire tmp_4_reg_1368;

  design_1_Canny_accel_0_0_xFSuppression3x3_hbi_ram_14 xFSuppression3x3_hbi_ram_U
       (.DOBDO(DOBDO),
        .Q(Q),
        .angle_0_V_ce1(angle_0_V_ce1),
        .ap_block_pp0_stage0_subdone64_out(ap_block_pp0_stage0_subdone64_out),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .exitcond1_i_reg_1284_pp0_iter1_reg(exitcond1_i_reg_1284_pp0_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .tmp_3_i_reg_1356(tmp_3_i_reg_1356),
        .tmp_3_reg_1364(tmp_3_reg_1364),
        .tmp_4_reg_1368(tmp_4_reg_1368));
endmodule

(* ORIG_REF_NAME = "xFSuppression3x3_hbi" *) 
module design_1_Canny_accel_0_0_xFSuppression3x3_hbi_9
   (angle_0_V_ce1,
    ap_block_pp1_stage0_subdone,
    D,
    ap_clk,
    Q,
    ram_reg,
    tmp_3_reg_1364,
    ap_enable_reg_pp1_iter2,
    ram_reg_0,
    tmp_4_reg_1368,
    ap_enable_reg_pp1_iter5,
    ram_reg_1,
    ap_enable_reg_pp1_iter4,
    phase_mat_V_V_empty_n,
    magnitude_mat_V_V_empty_n,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    strm_dst_V_V_full_n,
    DOBDO,
    tmp_3_i_reg_1356,
    ram_reg_5);
  output angle_0_V_ce1;
  output ap_block_pp1_stage0_subdone;
  output [7:0]D;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg;
  input tmp_3_reg_1364;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_0;
  input tmp_4_reg_1368;
  input ap_enable_reg_pp1_iter5;
  input ram_reg_1;
  input ap_enable_reg_pp1_iter4;
  input phase_mat_V_V_empty_n;
  input magnitude_mat_V_V_empty_n;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input strm_dst_V_V_full_n;
  input [7:0]DOBDO;
  input tmp_3_i_reg_1356;
  input [5:0]ram_reg_5;

  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire angle_0_V_ce1;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire magnitude_mat_V_V_empty_n;
  wire phase_mat_V_V_empty_n;
  wire [10:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [5:0]ram_reg_5;
  wire strm_dst_V_V_full_n;
  wire tmp_3_i_reg_1356;
  wire tmp_3_reg_1364;
  wire tmp_4_reg_1368;

  design_1_Canny_accel_0_0_xFSuppression3x3_hbi_ram xFSuppression3x3_hbi_ram_U
       (.D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .angle_0_V_ce1(angle_0_V_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .internal_empty_n_reg(ap_block_pp1_stage0_subdone),
        .magnitude_mat_V_V_empty_n(magnitude_mat_V_V_empty_n),
        .phase_mat_V_V_empty_n(phase_mat_V_V_empty_n),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .strm_dst_V_V_full_n(strm_dst_V_V_full_n),
        .tmp_3_i_reg_1356(tmp_3_i_reg_1356),
        .tmp_3_reg_1364(tmp_3_reg_1364),
        .tmp_4_reg_1368(tmp_4_reg_1368));
endmodule

(* ORIG_REF_NAME = "xFSuppression3x3_hbi_ram" *) 
module design_1_Canny_accel_0_0_xFSuppression3x3_hbi_ram
   (angle_0_V_ce1,
    internal_empty_n_reg,
    D,
    ap_clk,
    Q,
    ram_reg_0,
    tmp_3_reg_1364,
    ap_enable_reg_pp1_iter2,
    ram_reg_1,
    tmp_4_reg_1368,
    ap_enable_reg_pp1_iter5,
    ram_reg_2,
    ap_enable_reg_pp1_iter4,
    phase_mat_V_V_empty_n,
    magnitude_mat_V_V_empty_n,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    strm_dst_V_V_full_n,
    DOBDO,
    tmp_3_i_reg_1356,
    ram_reg_6);
  output angle_0_V_ce1;
  output internal_empty_n_reg;
  output [7:0]D;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input tmp_3_reg_1364;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_1;
  input tmp_4_reg_1368;
  input ap_enable_reg_pp1_iter5;
  input ram_reg_2;
  input ap_enable_reg_pp1_iter4;
  input phase_mat_V_V_empty_n;
  input magnitude_mat_V_V_empty_n;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input strm_dst_V_V_full_n;
  input [7:0]DOBDO;
  input tmp_3_i_reg_1356;
  input [5:0]ram_reg_6;

  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire angle_0_V_ce1;
  wire angle_1_V_ce0;
  wire [7:0]angle_1_V_load_reg_1458;
  wire angle_1_V_load_reg_14580;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire internal_empty_n_reg;
  wire magnitude_mat_V_V_empty_n;
  wire phase_mat_V_V_empty_n;
  wire [10:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [5:0]ram_reg_6;
  wire ram_reg_i_3__8_n_2;
  wire ram_reg_i_4__6_n_2;
  wire ram_reg_i_5__6_n_2;
  wire ram_reg_i_6__6_n_2;
  wire ram_reg_i_7__6_n_2;
  wire ram_reg_i_8__6_n_2;
  wire strm_dst_V_V_full_n;
  wire tmp_3_i_reg_1356;
  wire tmp_3_reg_1364;
  wire tmp_4_reg_1368;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \angle_buf_2_V_reg_1488[0]_i_1 
       (.I0(angle_1_V_load_reg_1458[0]),
        .I1(tmp_4_reg_1368),
        .I2(DOBDO[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \angle_buf_2_V_reg_1488[1]_i_1 
       (.I0(angle_1_V_load_reg_1458[1]),
        .I1(tmp_4_reg_1368),
        .I2(DOBDO[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \angle_buf_2_V_reg_1488[2]_i_1 
       (.I0(angle_1_V_load_reg_1458[2]),
        .I1(tmp_4_reg_1368),
        .I2(DOBDO[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \angle_buf_2_V_reg_1488[3]_i_1 
       (.I0(angle_1_V_load_reg_1458[3]),
        .I1(tmp_4_reg_1368),
        .I2(DOBDO[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \angle_buf_2_V_reg_1488[4]_i_1 
       (.I0(angle_1_V_load_reg_1458[4]),
        .I1(tmp_4_reg_1368),
        .I2(DOBDO[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \angle_buf_2_V_reg_1488[5]_i_1 
       (.I0(angle_1_V_load_reg_1458[5]),
        .I1(tmp_4_reg_1368),
        .I2(DOBDO[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \angle_buf_2_V_reg_1488[6]_i_1 
       (.I0(angle_1_V_load_reg_1458[6]),
        .I1(tmp_4_reg_1368),
        .I2(DOBDO[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \angle_buf_2_V_reg_1488[7]_i_1 
       (.I0(angle_1_V_load_reg_1458[7]),
        .I1(tmp_4_reg_1368),
        .I2(DOBDO[7]),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_3__8_n_2,ram_reg_i_4__6_n_2,ram_reg_i_5__6_n_2,ram_reg_i_4__6_n_2,ram_reg_i_6__6_n_2,ram_reg_i_7__6_n_2,ram_reg_i_8__6_n_2,ram_reg_i_7__6_n_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],angle_1_V_load_reg_1458}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(angle_1_V_ce0),
        .ENBWREN(angle_0_V_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(angle_1_V_load_reg_14580),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({angle_1_V_ce0,angle_1_V_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_i_1__6
       (.I0(tmp_3_reg_1364),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_1),
        .I3(internal_empty_n_reg),
        .O(angle_1_V_ce0));
  LUT6 #(
    .INIT(64'h707070707070FF70)) 
    ram_reg_i_23__1
       (.I0(phase_mat_V_V_empty_n),
        .I1(magnitude_mat_V_V_empty_n),
        .I2(ram_reg_3),
        .I3(ram_reg_4),
        .I4(ram_reg_5),
        .I5(strm_dst_V_V_full_n),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_i_2__6
       (.I0(tmp_4_reg_1368),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(internal_empty_n_reg),
        .I3(ram_reg_2),
        .O(angle_1_V_load_reg_14580));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2__7
       (.I0(ap_enable_reg_pp1_iter4),
        .I1(internal_empty_n_reg),
        .O(angle_0_V_ce1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__8
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_6[5]),
        .O(ram_reg_i_3__8_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_4__6
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_6[4]),
        .O(ram_reg_i_4__6_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_5__6
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_6[3]),
        .O(ram_reg_i_5__6_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_6__6
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_6[2]),
        .O(ram_reg_i_6__6_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_7__6
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_6[1]),
        .O(ram_reg_i_7__6_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_8__6
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_6[0]),
        .O(ram_reg_i_8__6_n_2));
endmodule

(* ORIG_REF_NAME = "xFSuppression3x3_hbi_ram" *) 
module design_1_Canny_accel_0_0_xFSuppression3x3_hbi_ram_14
   (DOBDO,
    ap_clk,
    angle_0_V_ce1,
    Q,
    ap_block_pp1_stage0_subdone,
    ap_block_pp0_stage0_subdone64_out,
    ram_reg_0,
    exitcond1_i_reg_1284_pp0_iter1_reg,
    tmp_4_reg_1368,
    ap_enable_reg_pp1_iter5,
    ram_reg_1,
    ram_reg_2,
    ap_enable_reg_pp1_iter2,
    ram_reg_3,
    tmp_3_reg_1364,
    tmp_3_i_reg_1356,
    ram_reg_4,
    ram_reg_5);
  output [7:0]DOBDO;
  input ap_clk;
  input angle_0_V_ce1;
  input [10:0]Q;
  input ap_block_pp1_stage0_subdone;
  input ap_block_pp0_stage0_subdone64_out;
  input ram_reg_0;
  input exitcond1_i_reg_1284_pp0_iter1_reg;
  input tmp_4_reg_1368;
  input ap_enable_reg_pp1_iter5;
  input ram_reg_1;
  input [5:0]ram_reg_2;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_3;
  input tmp_3_reg_1364;
  input tmp_3_i_reg_1356;
  input [10:0]ram_reg_4;
  input [10:0]ram_reg_5;

  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire [10:0]angle_0_V_address0;
  wire angle_0_V_ce0;
  wire angle_0_V_ce1;
  wire [7:1]angle_0_V_d0;
  wire angle_0_V_load_reg_14630;
  wire angle_0_V_we0;
  wire ap_block_pp0_stage0_subdone64_out;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter5;
  wire exitcond1_i_reg_1284_pp0_iter1_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [5:0]ram_reg_2;
  wire ram_reg_3;
  wire [10:0]ram_reg_4;
  wire [10:0]ram_reg_5;
  wire ram_reg_i_24__3_n_2;
  wire tmp_3_i_reg_1356;
  wire tmp_3_reg_1364;
  wire tmp_4_reg_1368;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({angle_0_V_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,angle_0_V_d0[7:5],angle_0_V_d0[6],angle_0_V_d0[3:1],angle_0_V_d0[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(angle_0_V_we0),
        .ENBWREN(angle_0_V_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(angle_0_V_load_reg_14630),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({angle_0_V_ce0,angle_0_V_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    ram_reg_i_10__6
       (.I0(ram_reg_4[4]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(ram_reg_5[4]),
        .O(angle_0_V_address0[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    ram_reg_i_11__6
       (.I0(ram_reg_4[3]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(ram_reg_5[3]),
        .O(angle_0_V_address0[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    ram_reg_i_12__6
       (.I0(ram_reg_4[2]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(ram_reg_5[2]),
        .O(angle_0_V_address0[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    ram_reg_i_13__6
       (.I0(ram_reg_4[1]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(ram_reg_5[1]),
        .O(angle_0_V_address0[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    ram_reg_i_14__6
       (.I0(ram_reg_4[0]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(ram_reg_5[0]),
        .O(angle_0_V_address0[0]));
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    ram_reg_i_15__4
       (.I0(ram_reg_2[5]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(tmp_3_i_reg_1356),
        .O(angle_0_V_d0[7]));
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    ram_reg_i_16__4
       (.I0(ram_reg_2[4]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(tmp_3_i_reg_1356),
        .O(angle_0_V_d0[6]));
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    ram_reg_i_17__4
       (.I0(ram_reg_2[3]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(tmp_3_i_reg_1356),
        .O(angle_0_V_d0[5]));
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    ram_reg_i_18__4
       (.I0(ram_reg_2[2]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(tmp_3_i_reg_1356),
        .O(angle_0_V_d0[3]));
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    ram_reg_i_19__4
       (.I0(ram_reg_2[1]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(tmp_3_i_reg_1356),
        .O(angle_0_V_d0[2]));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    ram_reg_i_1__9
       (.I0(exitcond1_i_reg_1284_pp0_iter1_reg),
        .I1(ram_reg_0),
        .I2(ap_block_pp0_stage0_subdone64_out),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(ram_reg_i_24__3_n_2),
        .O(angle_0_V_we0));
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    ram_reg_i_20__4
       (.I0(ram_reg_2[0]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(tmp_3_i_reg_1356),
        .O(angle_0_V_d0[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_i_21__2
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ram_reg_i_24__3_n_2),
        .I2(ap_block_pp0_stage0_subdone64_out),
        .I3(ram_reg_0),
        .O(angle_0_V_ce0));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_i_24__3
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ram_reg_3),
        .I2(tmp_3_reg_1364),
        .O(ram_reg_i_24__3_n_2));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_3__5
       (.I0(tmp_4_reg_1368),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ram_reg_1),
        .O(angle_0_V_load_reg_14630));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    ram_reg_i_4__8
       (.I0(ram_reg_4[10]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(ram_reg_5[10]),
        .O(angle_0_V_address0[10]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    ram_reg_i_5__8
       (.I0(ram_reg_4[9]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(ram_reg_5[9]),
        .O(angle_0_V_address0[9]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    ram_reg_i_6__8
       (.I0(ram_reg_4[8]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(ram_reg_5[8]),
        .O(angle_0_V_address0[8]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    ram_reg_i_7__8
       (.I0(ram_reg_4[7]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(ram_reg_5[7]),
        .O(angle_0_V_address0[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    ram_reg_i_8__8
       (.I0(ram_reg_4[6]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(ram_reg_5[6]),
        .O(angle_0_V_address0[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    ram_reg_i_9__7
       (.I0(ram_reg_4[5]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(tmp_3_reg_1364),
        .I4(ram_reg_5[5]),
        .O(angle_0_V_address0[5]));
endmodule

(* ORIG_REF_NAME = "xFSuppression3x3_jbC" *) 
module design_1_Canny_accel_0_0_xFSuppression3x3_jbC
   (ap_block_pp0_stage0_subdone64_out,
    ap_enable_reg_pp0_iter0_reg,
    exitcond1_i_fu_665_p2,
    D,
    \p_0325_3_i_reg_1351_reg[0] ,
    \p_0298_3_i_reg_1341_reg[0] ,
    \exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0] ,
    ap_clk,
    buf_0_V_ce1,
    buf_0_V_load_reg_14100,
    Q,
    ap_block_pp1_stage0_subdone,
    ap_enable_reg_pp0_iter0,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    magnitude_mat_V_V_empty_n,
    phase_mat_V_V_empty_n,
    ram_reg_2,
    \tmp_46_i_reg_1473_reg[0]_i_2 ,
    p_53_in,
    \tmp_46_i_reg_1473_reg[0]_i_2_0 ,
    ap_phi_mux_l10_buf_0_V_phi_fu_505_p4,
    ram_reg_3,
    ram_reg_4,
    ap_enable_reg_pp1_iter2,
    ram_reg_5,
    tmp_3_i_reg_1356,
    ram_reg_6,
    \l10_buf_2_V_reg_1447_reg[14] ,
    DOBDO,
    \l00_buf_2_V_reg_1441_reg[15] ,
    \l20_buf_2_V_reg_1452_reg[14] ,
    \l00_buf_2_V_reg_1441_reg[14] ,
    \tmp_46_i_reg_1473_reg[0] ,
    tmp_46_i_reg_1473);
  output ap_block_pp0_stage0_subdone64_out;
  output ap_enable_reg_pp0_iter0_reg;
  output exitcond1_i_fu_665_p2;
  output [15:0]D;
  output [15:0]\p_0325_3_i_reg_1351_reg[0] ;
  output [15:0]\p_0298_3_i_reg_1341_reg[0] ;
  output \exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0] ;
  input ap_clk;
  input buf_0_V_ce1;
  input buf_0_V_load_reg_14100;
  input [10:0]Q;
  input ap_block_pp1_stage0_subdone;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input magnitude_mat_V_V_empty_n;
  input phase_mat_V_V_empty_n;
  input [10:0]ram_reg_2;
  input [11:0]\tmp_46_i_reg_1473_reg[0]_i_2 ;
  input p_53_in;
  input [11:0]\tmp_46_i_reg_1473_reg[0]_i_2_0 ;
  input [11:0]ap_phi_mux_l10_buf_0_V_phi_fu_505_p4;
  input [10:0]ram_reg_3;
  input ram_reg_4;
  input ap_enable_reg_pp1_iter2;
  input [1:0]ram_reg_5;
  input tmp_3_i_reg_1356;
  input [15:0]ram_reg_6;
  input [1:0]\l10_buf_2_V_reg_1447_reg[14] ;
  input [15:0]DOBDO;
  input [15:0]\l00_buf_2_V_reg_1441_reg[15] ;
  input [1:0]\l20_buf_2_V_reg_1452_reg[14] ;
  input [1:0]\l00_buf_2_V_reg_1441_reg[14] ;
  input \tmp_46_i_reg_1473_reg[0] ;
  input tmp_46_i_reg_1473;

  wire [15:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp0_stage0_subdone64_out;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp1_iter2;
  wire [11:0]ap_phi_mux_l10_buf_0_V_phi_fu_505_p4;
  wire buf_0_V_ce1;
  wire buf_0_V_load_reg_14100;
  wire exitcond1_i_fu_665_p2;
  wire \exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0] ;
  wire [1:0]\l00_buf_2_V_reg_1441_reg[14] ;
  wire [15:0]\l00_buf_2_V_reg_1441_reg[15] ;
  wire [1:0]\l10_buf_2_V_reg_1447_reg[14] ;
  wire [1:0]\l20_buf_2_V_reg_1452_reg[14] ;
  wire magnitude_mat_V_V_empty_n;
  wire [15:0]\p_0298_3_i_reg_1341_reg[0] ;
  wire [15:0]\p_0325_3_i_reg_1351_reg[0] ;
  wire p_53_in;
  wire phase_mat_V_V_empty_n;
  wire [0:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [10:0]ram_reg_2;
  wire [10:0]ram_reg_3;
  wire ram_reg_4;
  wire [1:0]ram_reg_5;
  wire [15:0]ram_reg_6;
  wire tmp_3_i_reg_1356;
  wire tmp_46_i_reg_1473;
  wire \tmp_46_i_reg_1473_reg[0] ;
  wire [11:0]\tmp_46_i_reg_1473_reg[0]_i_2 ;
  wire [11:0]\tmp_46_i_reg_1473_reg[0]_i_2_0 ;

  design_1_Canny_accel_0_0_xFSuppression3x3_jbC_ram_13 xFSuppression3x3_jbC_ram_U
       (.D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_block_pp0_stage0_subdone64_out(ap_block_pp0_stage0_subdone64_out),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4),
        .buf_0_V_ce1(buf_0_V_ce1),
        .buf_0_V_load_reg_14100(buf_0_V_load_reg_14100),
        .exitcond1_i_fu_665_p2(exitcond1_i_fu_665_p2),
        .\exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0] (\exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0] ),
        .\l00_buf_2_V_reg_1441_reg[14] (\l00_buf_2_V_reg_1441_reg[14] ),
        .\l00_buf_2_V_reg_1441_reg[15] (\l00_buf_2_V_reg_1441_reg[15] ),
        .\l10_buf_2_V_reg_1447_reg[14] (\l10_buf_2_V_reg_1447_reg[14] ),
        .\l20_buf_2_V_reg_1452_reg[14] (\l20_buf_2_V_reg_1452_reg[14] ),
        .magnitude_mat_V_V_empty_n(magnitude_mat_V_V_empty_n),
        .\p_0298_3_i_reg_1341_reg[0] (\p_0298_3_i_reg_1341_reg[0] ),
        .\p_0325_3_i_reg_1351_reg[0] (\p_0325_3_i_reg_1351_reg[0] ),
        .p_53_in(p_53_in),
        .phase_mat_V_V_empty_n(phase_mat_V_V_empty_n),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .tmp_3_i_reg_1356(tmp_3_i_reg_1356),
        .tmp_46_i_reg_1473(tmp_46_i_reg_1473),
        .\tmp_46_i_reg_1473_reg[0] (\tmp_46_i_reg_1473_reg[0] ),
        .\tmp_46_i_reg_1473_reg[0]_i_2_0 (\tmp_46_i_reg_1473_reg[0]_i_2 ),
        .\tmp_46_i_reg_1473_reg[0]_i_2_1 (\tmp_46_i_reg_1473_reg[0]_i_2_0 ));
endmodule

(* ORIG_REF_NAME = "xFSuppression3x3_jbC" *) 
module design_1_Canny_accel_0_0_xFSuppression3x3_jbC_10
   (DOBDO,
    ap_clk,
    buf_0_V_ce1,
    buf_0_V_load_reg_14100,
    Q,
    ap_block_pp1_stage0_subdone,
    ap_block_pp0_stage0_subdone64_out,
    ram_reg,
    exitcond1_i_reg_1284_pp0_iter1_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ap_enable_reg_pp1_iter2,
    ram_reg_4,
    tmp_3_i_reg_1356);
  output [15:0]DOBDO;
  input ap_clk;
  input buf_0_V_ce1;
  input buf_0_V_load_reg_14100;
  input [10:0]Q;
  input ap_block_pp1_stage0_subdone;
  input ap_block_pp0_stage0_subdone64_out;
  input ram_reg;
  input exitcond1_i_reg_1284_pp0_iter1_reg;
  input [10:0]ram_reg_0;
  input [10:0]ram_reg_1;
  input [15:0]ram_reg_2;
  input ram_reg_3;
  input ap_enable_reg_pp1_iter2;
  input [1:0]ram_reg_4;
  input tmp_3_i_reg_1356;

  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp0_stage0_subdone64_out;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire buf_0_V_ce1;
  wire buf_0_V_load_reg_14100;
  wire exitcond1_i_reg_1284_pp0_iter1_reg;
  wire ram_reg;
  wire [10:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [15:0]ram_reg_2;
  wire ram_reg_3;
  wire [1:0]ram_reg_4;
  wire tmp_3_i_reg_1356;

  design_1_Canny_accel_0_0_xFSuppression3x3_jbC_ram_12 xFSuppression3x3_jbC_ram_U
       (.DOBDO(DOBDO),
        .Q(Q),
        .ap_block_pp0_stage0_subdone64_out(ap_block_pp0_stage0_subdone64_out),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .buf_0_V_ce1(buf_0_V_ce1),
        .buf_0_V_load_reg_14100(buf_0_V_load_reg_14100),
        .exitcond1_i_reg_1284_pp0_iter1_reg(exitcond1_i_reg_1284_pp0_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .tmp_3_i_reg_1356(tmp_3_i_reg_1356));
endmodule

(* ORIG_REF_NAME = "xFSuppression3x3_jbC" *) 
module design_1_Canny_accel_0_0_xFSuppression3x3_jbC_11
   (ram_reg,
    buf_0_V_ce1,
    buf_0_V_load_reg_14100,
    ap_clk,
    Q,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp1_iter2,
    ram_reg_2,
    ap_block_pp1_stage0_subdone,
    ap_enable_reg_pp1_iter3,
    exitcond_i_i_reg_1373_pp1_iter3_reg,
    ap_enable_reg_pp1_iter4,
    tmp_3_i_reg_1356,
    ram_reg_3);
  output [15:0]ram_reg;
  output buf_0_V_ce1;
  output buf_0_V_load_reg_14100;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [0:0]ram_reg_1;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_2;
  input ap_block_pp1_stage0_subdone;
  input ap_enable_reg_pp1_iter3;
  input exitcond_i_i_reg_1373_pp1_iter3_reg;
  input ap_enable_reg_pp1_iter4;
  input tmp_3_i_reg_1356;
  input [15:0]ram_reg_3;

  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire buf_0_V_ce1;
  wire buf_0_V_load_reg_14100;
  wire exitcond_i_i_reg_1373_pp1_iter3_reg;
  wire [15:0]ram_reg;
  wire [10:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_2;
  wire [15:0]ram_reg_3;
  wire tmp_3_i_reg_1356;

  design_1_Canny_accel_0_0_xFSuppression3x3_jbC_ram xFSuppression3x3_jbC_ram_U
       (.Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .buf_0_V_ce1(buf_0_V_ce1),
        .buf_0_V_load_reg_14100(buf_0_V_load_reg_14100),
        .exitcond_i_i_reg_1373_pp1_iter3_reg(exitcond_i_i_reg_1373_pp1_iter3_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .tmp_3_i_reg_1356(tmp_3_i_reg_1356));
endmodule

(* ORIG_REF_NAME = "xFSuppression3x3_jbC_ram" *) 
module design_1_Canny_accel_0_0_xFSuppression3x3_jbC_ram
   (ram_reg_0,
    buf_0_V_ce1,
    buf_0_V_load_reg_14100,
    ap_clk,
    Q,
    ram_reg_1,
    ram_reg_2,
    ap_enable_reg_pp1_iter2,
    ram_reg_3,
    ap_block_pp1_stage0_subdone,
    ap_enable_reg_pp1_iter3,
    exitcond_i_i_reg_1373_pp1_iter3_reg,
    ap_enable_reg_pp1_iter4,
    tmp_3_i_reg_1356,
    ram_reg_4);
  output [15:0]ram_reg_0;
  output buf_0_V_ce1;
  output buf_0_V_load_reg_14100;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [0:0]ram_reg_2;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_3;
  input ap_block_pp1_stage0_subdone;
  input ap_enable_reg_pp1_iter3;
  input exitcond_i_i_reg_1373_pp1_iter3_reg;
  input ap_enable_reg_pp1_iter4;
  input tmp_3_i_reg_1356;
  input [15:0]ram_reg_4;

  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire buf_0_V_ce1;
  wire buf_0_V_load_reg_14100;
  wire buf_2_V_ce0;
  wire exitcond_i_i_reg_1373_pp1_iter3_reg;
  wire [15:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;
  wire [15:0]ram_reg_4;
  wire ram_reg_i_10__5_n_2;
  wire ram_reg_i_11__5_n_2;
  wire ram_reg_i_12__5_n_2;
  wire ram_reg_i_13__5_n_2;
  wire ram_reg_i_14__5_n_2;
  wire ram_reg_i_15__5_n_2;
  wire ram_reg_i_16__5_n_2;
  wire ram_reg_i_17__5_n_2;
  wire ram_reg_i_2__9_n_2;
  wire ram_reg_i_3__9_n_2;
  wire ram_reg_i_4__7_n_2;
  wire ram_reg_i_5__7_n_2;
  wire ram_reg_i_6__7_n_2;
  wire ram_reg_i_7__7_n_2;
  wire ram_reg_i_8__7_n_2;
  wire ram_reg_i_9__6_n_2;
  wire tmp_3_i_reg_1356;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "20480" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_2__9_n_2,ram_reg_i_3__9_n_2,ram_reg_i_4__7_n_2,ram_reg_i_5__7_n_2,ram_reg_i_6__7_n_2,ram_reg_i_7__7_n_2,ram_reg_i_8__7_n_2,ram_reg_i_9__6_n_2,ram_reg_i_10__5_n_2,ram_reg_i_11__5_n_2,ram_reg_i_12__5_n_2,ram_reg_i_13__5_n_2,ram_reg_i_14__5_n_2,ram_reg_i_15__5_n_2,ram_reg_i_16__5_n_2,ram_reg_i_17__5_n_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_2_V_ce0),
        .ENBWREN(buf_0_V_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_0_V_load_reg_14100),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_2_V_ce0,buf_2_V_ce0,buf_2_V_ce0,buf_2_V_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10__5
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[7]),
        .O(ram_reg_i_10__5_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__5
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[6]),
        .O(ram_reg_i_11__5_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_12__5
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[5]),
        .O(ram_reg_i_12__5_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_13__5
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[4]),
        .O(ram_reg_i_13__5_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14__5
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[3]),
        .O(ram_reg_i_14__5_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_15__5
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[2]),
        .O(ram_reg_i_15__5_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16__5
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[1]),
        .O(ram_reg_i_16__5_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_17__5
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[0]),
        .O(ram_reg_i_17__5_n_2));
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_i_1__5
       (.I0(ram_reg_2),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_3),
        .I3(ap_block_pp1_stage0_subdone),
        .O(buf_2_V_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2__5
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(ap_block_pp1_stage0_subdone),
        .O(buf_0_V_ce1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__9
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[15]),
        .O(ram_reg_i_2__9_n_2));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_3__6
       (.I0(exitcond_i_i_reg_1373_pp1_iter3_reg),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(ap_block_pp1_stage0_subdone),
        .O(buf_0_V_load_reg_14100));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__9
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[14]),
        .O(ram_reg_i_3__9_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_4__7
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[13]),
        .O(ram_reg_i_4__7_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_5__7
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[12]),
        .O(ram_reg_i_5__7_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_6__7
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[11]),
        .O(ram_reg_i_6__7_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_7__7
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[10]),
        .O(ram_reg_i_7__7_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_8__7
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[9]),
        .O(ram_reg_i_8__7_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_9__6
       (.I0(tmp_3_i_reg_1356),
        .I1(ram_reg_4[8]),
        .O(ram_reg_i_9__6_n_2));
endmodule

(* ORIG_REF_NAME = "xFSuppression3x3_jbC_ram" *) 
module design_1_Canny_accel_0_0_xFSuppression3x3_jbC_ram_12
   (DOBDO,
    ap_clk,
    buf_0_V_ce1,
    buf_0_V_load_reg_14100,
    Q,
    ap_block_pp1_stage0_subdone,
    ap_block_pp0_stage0_subdone64_out,
    ram_reg_0,
    exitcond1_i_reg_1284_pp0_iter1_reg,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ap_enable_reg_pp1_iter2,
    ram_reg_5,
    tmp_3_i_reg_1356);
  output [15:0]DOBDO;
  input ap_clk;
  input buf_0_V_ce1;
  input buf_0_V_load_reg_14100;
  input [10:0]Q;
  input ap_block_pp1_stage0_subdone;
  input ap_block_pp0_stage0_subdone64_out;
  input ram_reg_0;
  input exitcond1_i_reg_1284_pp0_iter1_reg;
  input [10:0]ram_reg_1;
  input [10:0]ram_reg_2;
  input [15:0]ram_reg_3;
  input ram_reg_4;
  input ap_enable_reg_pp1_iter2;
  input [1:0]ram_reg_5;
  input tmp_3_i_reg_1356;

  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp0_stage0_subdone64_out;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire buf_0_V_ce1;
  wire buf_0_V_load_reg_14100;
  wire [10:0]buf_1_V_address0;
  wire buf_1_V_ce0;
  wire [15:0]buf_1_V_d0;
  wire buf_1_V_we0;
  wire exitcond1_i_reg_1284_pp0_iter1_reg;
  wire ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [10:0]ram_reg_2;
  wire [15:0]ram_reg_3;
  wire ram_reg_4;
  wire [1:0]ram_reg_5;
  wire ram_reg_i_30__1_n_2;
  wire tmp_3_i_reg_1356;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "20480" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_1_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_1_V_d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_1_V_we0),
        .ENBWREN(buf_0_V_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_0_V_load_reg_14100),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_1_V_ce0,buf_1_V_ce0,buf_1_V_ce0,buf_1_V_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__3
       (.I0(ram_reg_1[2]),
        .I1(ram_reg_i_30__1_n_2),
        .I2(ram_reg_2[2]),
        .O(buf_1_V_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__3
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_i_30__1_n_2),
        .I2(ram_reg_2[1]),
        .O(buf_1_V_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__3
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_i_30__1_n_2),
        .I2(ram_reg_2[0]),
        .O(buf_1_V_address0[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_13__3
       (.I0(ram_reg_3[15]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_14__3
       (.I0(ram_reg_3[14]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_15__2
       (.I0(ram_reg_3[13]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_16__2
       (.I0(ram_reg_3[12]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_17__2
       (.I0(ram_reg_3[11]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_18__2
       (.I0(ram_reg_3[10]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_19__2
       (.I0(ram_reg_3[9]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[9]));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    ram_reg_i_1__7
       (.I0(exitcond1_i_reg_1284_pp0_iter1_reg),
        .I1(ram_reg_0),
        .I2(ap_block_pp0_stage0_subdone64_out),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(ram_reg_i_30__1_n_2),
        .O(buf_1_V_we0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_20__2
       (.I0(ram_reg_3[8]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_21__3
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_22__3
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_23__2
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_24__1
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_25__0
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_26__0
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_27__0
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    ram_reg_i_28__0
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_4),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ram_reg_5[1]),
        .I4(ram_reg_5[0]),
        .I5(tmp_3_i_reg_1356),
        .O(buf_1_V_d0[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_i_29__0
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ram_reg_i_30__1_n_2),
        .I2(ap_block_pp0_stage0_subdone64_out),
        .I3(ram_reg_0),
        .O(buf_1_V_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__8
       (.I0(ram_reg_1[10]),
        .I1(ram_reg_i_30__1_n_2),
        .I2(ram_reg_2[10]),
        .O(buf_1_V_address0[10]));
  LUT4 #(
    .INIT(16'h0400)) 
    ram_reg_i_30__1
       (.I0(ram_reg_4),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_5[1]),
        .I3(ram_reg_5[0]),
        .O(ram_reg_i_30__1_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__7
       (.I0(ram_reg_1[9]),
        .I1(ram_reg_i_30__1_n_2),
        .I2(ram_reg_2[9]),
        .O(buf_1_V_address0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__4
       (.I0(ram_reg_1[8]),
        .I1(ram_reg_i_30__1_n_2),
        .I2(ram_reg_2[8]),
        .O(buf_1_V_address0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__4
       (.I0(ram_reg_1[7]),
        .I1(ram_reg_i_30__1_n_2),
        .I2(ram_reg_2[7]),
        .O(buf_1_V_address0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__4
       (.I0(ram_reg_1[6]),
        .I1(ram_reg_i_30__1_n_2),
        .I2(ram_reg_2[6]),
        .O(buf_1_V_address0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__4
       (.I0(ram_reg_1[5]),
        .I1(ram_reg_i_30__1_n_2),
        .I2(ram_reg_2[5]),
        .O(buf_1_V_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__4
       (.I0(ram_reg_1[4]),
        .I1(ram_reg_i_30__1_n_2),
        .I2(ram_reg_2[4]),
        .O(buf_1_V_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__4
       (.I0(ram_reg_1[3]),
        .I1(ram_reg_i_30__1_n_2),
        .I2(ram_reg_2[3]),
        .O(buf_1_V_address0[3]));
endmodule

(* ORIG_REF_NAME = "xFSuppression3x3_jbC_ram" *) 
module design_1_Canny_accel_0_0_xFSuppression3x3_jbC_ram_13
   (ap_block_pp0_stage0_subdone64_out,
    ap_enable_reg_pp0_iter0_reg,
    exitcond1_i_fu_665_p2,
    D,
    \p_0325_3_i_reg_1351_reg[0] ,
    \p_0298_3_i_reg_1341_reg[0] ,
    \exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0] ,
    ap_clk,
    buf_0_V_ce1,
    buf_0_V_load_reg_14100,
    Q,
    ap_block_pp1_stage0_subdone,
    ap_enable_reg_pp0_iter0,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    magnitude_mat_V_V_empty_n,
    phase_mat_V_V_empty_n,
    ram_reg_3,
    \tmp_46_i_reg_1473_reg[0]_i_2_0 ,
    p_53_in,
    \tmp_46_i_reg_1473_reg[0]_i_2_1 ,
    ap_phi_mux_l10_buf_0_V_phi_fu_505_p4,
    ram_reg_4,
    ram_reg_5,
    ap_enable_reg_pp1_iter2,
    ram_reg_6,
    tmp_3_i_reg_1356,
    ram_reg_7,
    \l10_buf_2_V_reg_1447_reg[14] ,
    DOBDO,
    \l00_buf_2_V_reg_1441_reg[15] ,
    \l20_buf_2_V_reg_1452_reg[14] ,
    \l00_buf_2_V_reg_1441_reg[14] ,
    \tmp_46_i_reg_1473_reg[0] ,
    tmp_46_i_reg_1473);
  output ap_block_pp0_stage0_subdone64_out;
  output ap_enable_reg_pp0_iter0_reg;
  output exitcond1_i_fu_665_p2;
  output [15:0]D;
  output [15:0]\p_0325_3_i_reg_1351_reg[0] ;
  output [15:0]\p_0298_3_i_reg_1341_reg[0] ;
  output \exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0] ;
  input ap_clk;
  input buf_0_V_ce1;
  input buf_0_V_load_reg_14100;
  input [10:0]Q;
  input ap_block_pp1_stage0_subdone;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input magnitude_mat_V_V_empty_n;
  input phase_mat_V_V_empty_n;
  input [10:0]ram_reg_3;
  input [11:0]\tmp_46_i_reg_1473_reg[0]_i_2_0 ;
  input p_53_in;
  input [11:0]\tmp_46_i_reg_1473_reg[0]_i_2_1 ;
  input [11:0]ap_phi_mux_l10_buf_0_V_phi_fu_505_p4;
  input [10:0]ram_reg_4;
  input ram_reg_5;
  input ap_enable_reg_pp1_iter2;
  input [1:0]ram_reg_6;
  input tmp_3_i_reg_1356;
  input [15:0]ram_reg_7;
  input [1:0]\l10_buf_2_V_reg_1447_reg[14] ;
  input [15:0]DOBDO;
  input [15:0]\l00_buf_2_V_reg_1441_reg[15] ;
  input [1:0]\l20_buf_2_V_reg_1452_reg[14] ;
  input [1:0]\l00_buf_2_V_reg_1441_reg[14] ;
  input \tmp_46_i_reg_1473_reg[0] ;
  input tmp_46_i_reg_1473;

  wire [15:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp0_stage0_subdone64_out;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp1_iter2;
  wire [11:0]ap_phi_mux_l10_buf_0_V_phi_fu_505_p4;
  wire [10:0]buf_0_V_address0;
  wire buf_0_V_ce0;
  wire buf_0_V_ce1;
  wire [15:0]buf_0_V_d0;
  wire [15:0]buf_0_V_load_reg_1410;
  wire buf_0_V_load_reg_14100;
  wire buf_0_V_we0;
  wire exitcond1_i_fu_665_p2;
  wire \exitcond1_i_reg_1284[0]_i_3_n_2 ;
  wire \exitcond1_i_reg_1284[0]_i_4_n_2 ;
  wire \exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0] ;
  wire [1:0]\l00_buf_2_V_reg_1441_reg[14] ;
  wire [15:0]\l00_buf_2_V_reg_1441_reg[15] ;
  wire [1:0]\l10_buf_2_V_reg_1447_reg[14] ;
  wire [1:0]\l20_buf_2_V_reg_1452_reg[14] ;
  wire magnitude_mat_V_V_empty_n;
  wire [15:0]\p_0298_3_i_reg_1341_reg[0] ;
  wire [15:0]\p_0325_3_i_reg_1351_reg[0] ;
  wire p_53_in;
  wire phase_mat_V_V_empty_n;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [10:0]ram_reg_3;
  wire [10:0]ram_reg_4;
  wire ram_reg_5;
  wire [1:0]ram_reg_6;
  wire [15:0]ram_reg_7;
  wire ram_reg_i_32__0_n_2;
  wire tmp_3_i_reg_1356;
  wire tmp_46_i_fu_896_p2;
  wire tmp_46_i_reg_1473;
  wire \tmp_46_i_reg_1473[0]_i_10_n_2 ;
  wire \tmp_46_i_reg_1473[0]_i_11_n_2 ;
  wire \tmp_46_i_reg_1473[0]_i_12_n_2 ;
  wire \tmp_46_i_reg_1473[0]_i_13_n_2 ;
  wire \tmp_46_i_reg_1473[0]_i_14_n_2 ;
  wire \tmp_46_i_reg_1473[0]_i_15_n_2 ;
  wire \tmp_46_i_reg_1473[0]_i_16_n_2 ;
  wire \tmp_46_i_reg_1473[0]_i_17_n_2 ;
  wire \tmp_46_i_reg_1473[0]_i_18_n_2 ;
  wire \tmp_46_i_reg_1473[0]_i_19_n_2 ;
  wire \tmp_46_i_reg_1473[0]_i_4_n_2 ;
  wire \tmp_46_i_reg_1473[0]_i_5_n_2 ;
  wire \tmp_46_i_reg_1473[0]_i_6_n_2 ;
  wire \tmp_46_i_reg_1473[0]_i_7_n_2 ;
  wire \tmp_46_i_reg_1473[0]_i_8_n_2 ;
  wire \tmp_46_i_reg_1473[0]_i_9_n_2 ;
  wire \tmp_46_i_reg_1473_reg[0] ;
  wire [11:0]\tmp_46_i_reg_1473_reg[0]_i_2_0 ;
  wire [11:0]\tmp_46_i_reg_1473_reg[0]_i_2_1 ;
  wire \tmp_46_i_reg_1473_reg[0]_i_2_n_3 ;
  wire \tmp_46_i_reg_1473_reg[0]_i_2_n_4 ;
  wire \tmp_46_i_reg_1473_reg[0]_i_2_n_5 ;
  wire \tmp_46_i_reg_1473_reg[0]_i_3_n_2 ;
  wire \tmp_46_i_reg_1473_reg[0]_i_3_n_3 ;
  wire \tmp_46_i_reg_1473_reg[0]_i_3_n_4 ;
  wire \tmp_46_i_reg_1473_reg[0]_i_3_n_5 ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]\NLW_tmp_46_i_reg_1473_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_46_i_reg_1473_reg[0]_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00000008)) 
    \exitcond1_i_reg_1284[0]_i_2 
       (.I0(\exitcond1_i_reg_1284[0]_i_3_n_2 ),
        .I1(\exitcond1_i_reg_1284[0]_i_4_n_2 ),
        .I2(ram_reg_3[0]),
        .I3(ram_reg_3[1]),
        .I4(ram_reg_3[2]),
        .O(exitcond1_i_fu_665_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond1_i_reg_1284[0]_i_3 
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_3[5]),
        .I2(ram_reg_3[4]),
        .I3(ram_reg_3[3]),
        .O(\exitcond1_i_reg_1284[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \exitcond1_i_reg_1284[0]_i_4 
       (.I0(ram_reg_3[9]),
        .I1(ram_reg_3[10]),
        .I2(ram_reg_3[7]),
        .I3(ram_reg_3[8]),
        .O(\exitcond1_i_reg_1284[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[0]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[0]),
        .I2(DOBDO[0]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [0]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[10]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[10]),
        .I2(DOBDO[10]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [10]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [10]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[11]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[11]),
        .I2(DOBDO[11]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [11]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [11]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[12]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[12]),
        .I2(DOBDO[12]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [12]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [12]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[13]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[13]),
        .I2(DOBDO[13]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [13]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [13]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[14]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[14]),
        .I2(DOBDO[14]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [14]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [14]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[15]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[15]),
        .I2(DOBDO[15]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [15]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [15]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[1]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[1]),
        .I2(DOBDO[1]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[2]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[2]),
        .I2(DOBDO[2]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [2]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[3]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[3]),
        .I2(DOBDO[3]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [3]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[4]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[4]),
        .I2(DOBDO[4]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [4]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[5]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[5]),
        .I2(DOBDO[5]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [5]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[6]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[6]),
        .I2(DOBDO[6]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [6]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[7]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[7]),
        .I2(DOBDO[7]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [7]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[8]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[8]),
        .I2(DOBDO[8]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [8]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l00_buf_2_V_reg_1441[9]_i_1 
       (.I0(\l00_buf_2_V_reg_1441_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[9]),
        .I2(DOBDO[9]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [9]),
        .I4(\l00_buf_2_V_reg_1441_reg[14] [1]),
        .O(\p_0298_3_i_reg_1341_reg[0] [9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[0]_i_1 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[0]),
        .I2(DOBDO[0]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[10]_i_1 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[10]),
        .I2(DOBDO[10]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[11]_i_1 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[11]),
        .I2(DOBDO[11]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[12]_i_1 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[12]),
        .I2(DOBDO[12]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[13]_i_1 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[13]),
        .I2(DOBDO[13]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[14]_i_1 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[14]),
        .I2(DOBDO[14]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[15]_i_2 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[15]),
        .I2(DOBDO[15]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[1]_i_1 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[1]),
        .I2(DOBDO[1]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[2]_i_1 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[2]),
        .I2(DOBDO[2]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[3]_i_1 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[3]),
        .I2(DOBDO[3]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[4]_i_1 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[4]),
        .I2(DOBDO[4]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[5]_i_1 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[5]),
        .I2(DOBDO[5]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[6]_i_1 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[6]),
        .I2(DOBDO[6]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[7]_i_1 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[7]),
        .I2(DOBDO[7]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[8]_i_1 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[8]),
        .I2(DOBDO[8]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \l10_buf_2_V_reg_1447[9]_i_1 
       (.I0(\l10_buf_2_V_reg_1447_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[9]),
        .I2(DOBDO[9]),
        .I3(\l10_buf_2_V_reg_1447_reg[14] [1]),
        .I4(\l00_buf_2_V_reg_1441_reg[15] [9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[0]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[0]),
        .I2(DOBDO[0]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [0]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[10]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[10]),
        .I2(DOBDO[10]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [10]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [10]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[11]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[11]),
        .I2(DOBDO[11]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [11]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [11]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[12]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[12]),
        .I2(DOBDO[12]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [12]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [12]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[13]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[13]),
        .I2(DOBDO[13]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [13]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [13]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[14]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[14]),
        .I2(DOBDO[14]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [14]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [14]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[15]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[15]),
        .I2(DOBDO[15]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [15]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [15]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[1]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[1]),
        .I2(DOBDO[1]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [1]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[2]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[2]),
        .I2(DOBDO[2]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [2]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[3]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[3]),
        .I2(DOBDO[3]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [3]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[4]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[4]),
        .I2(DOBDO[4]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [4]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[5]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[5]),
        .I2(DOBDO[5]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [5]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[6]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[6]),
        .I2(DOBDO[6]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [6]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[7]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[7]),
        .I2(DOBDO[7]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [7]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[8]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[8]),
        .I2(DOBDO[8]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [8]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \l20_buf_2_V_reg_1452[9]_i_1 
       (.I0(\l20_buf_2_V_reg_1452_reg[14] [0]),
        .I1(buf_0_V_load_reg_1410[9]),
        .I2(DOBDO[9]),
        .I3(\l00_buf_2_V_reg_1441_reg[15] [9]),
        .I4(\l20_buf_2_V_reg_1452_reg[14] [1]),
        .O(\p_0325_3_i_reg_1351_reg[0] [9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "20480" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_0_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_0_V_d0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],buf_0_V_load_reg_1410}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_0_V_we0),
        .ENBWREN(buf_0_V_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_0_V_load_reg_14100),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_0_V_ce0,buf_0_V_ce0,buf_0_V_ce0,buf_0_V_ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__4
       (.I0(ram_reg_4[4]),
        .I1(ram_reg_i_32__0_n_2),
        .I2(ram_reg_3[4]),
        .O(buf_0_V_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__4
       (.I0(ram_reg_4[3]),
        .I1(ram_reg_i_32__0_n_2),
        .I2(ram_reg_3[3]),
        .O(buf_0_V_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__4
       (.I0(ram_reg_4[2]),
        .I1(ram_reg_i_32__0_n_2),
        .I2(ram_reg_3[2]),
        .O(buf_0_V_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__4
       (.I0(ram_reg_4[1]),
        .I1(ram_reg_i_32__0_n_2),
        .I2(ram_reg_3[1]),
        .O(buf_0_V_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__4
       (.I0(ram_reg_4[0]),
        .I1(ram_reg_i_32__0_n_2),
        .I2(ram_reg_3[0]),
        .O(buf_0_V_address0[0]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_15__3
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[15]),
        .O(buf_0_V_d0[15]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_16__3
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[14]),
        .O(buf_0_V_d0[14]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_17__3
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[13]),
        .O(buf_0_V_d0[13]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_18__3
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[12]),
        .O(buf_0_V_d0[12]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_19__3
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[11]),
        .O(buf_0_V_d0[11]));
  LUT3 #(
    .INIT(8'h4F)) 
    ram_reg_i_1__8
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ram_reg_i_32__0_n_2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(buf_0_V_we0));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_20__3
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[10]),
        .O(buf_0_V_d0[10]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_21__4
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[9]),
        .O(buf_0_V_d0[9]));
  LUT4 #(
    .INIT(16'h0444)) 
    ram_reg_i_22__2
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(magnitude_mat_V_V_empty_n),
        .I3(phase_mat_V_V_empty_n),
        .O(ap_block_pp0_stage0_subdone64_out));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_22__4
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[8]),
        .O(buf_0_V_d0[8]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_23__3
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[7]),
        .O(buf_0_V_d0[7]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_24__2
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[6]),
        .O(buf_0_V_d0[6]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_25__1
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[5]),
        .O(buf_0_V_d0[5]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_26__1
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[4]),
        .O(buf_0_V_d0[4]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_27__1
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[3]),
        .O(buf_0_V_d0[3]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_28__1
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[2]),
        .O(buf_0_V_d0[2]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_29__1
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[1]),
        .O(buf_0_V_d0[1]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    ram_reg_i_30__0
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(tmp_3_i_reg_1356),
        .I4(ram_reg_6[0]),
        .I5(ram_reg_7[0]),
        .O(buf_0_V_d0[0]));
  LUT5 #(
    .INIT(32'h44F44444)) 
    ram_reg_i_31__0
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ram_reg_i_32__0_n_2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_subdone64_out),
        .I4(ram_reg_0),
        .O(buf_0_V_ce0));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_32__0
       (.I0(ram_reg_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ram_reg_6[1]),
        .I3(ram_reg_6[0]),
        .O(ram_reg_i_32__0_n_2));
  LUT4 #(
    .INIT(16'hFFDF)) 
    ram_reg_i_33__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_subdone64_out),
        .I2(ram_reg_0),
        .I3(exitcond1_i_fu_665_p2),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__5
       (.I0(ram_reg_4[10]),
        .I1(ram_reg_i_32__0_n_2),
        .I2(ram_reg_3[10]),
        .O(buf_0_V_address0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__5
       (.I0(ram_reg_4[9]),
        .I1(ram_reg_i_32__0_n_2),
        .I2(ram_reg_3[9]),
        .O(buf_0_V_address0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__5
       (.I0(ram_reg_4[8]),
        .I1(ram_reg_i_32__0_n_2),
        .I2(ram_reg_3[8]),
        .O(buf_0_V_address0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__5
       (.I0(ram_reg_4[7]),
        .I1(ram_reg_i_32__0_n_2),
        .I2(ram_reg_3[7]),
        .O(buf_0_V_address0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__5
       (.I0(ram_reg_4[6]),
        .I1(ram_reg_i_32__0_n_2),
        .I2(ram_reg_3[6]),
        .O(buf_0_V_address0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__5
       (.I0(ram_reg_4[5]),
        .I1(ram_reg_i_32__0_n_2),
        .I2(ram_reg_3[5]),
        .O(buf_0_V_address0[5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \tmp_46_i_reg_1473[0]_i_1 
       (.I0(tmp_46_i_fu_896_p2),
        .I1(\tmp_46_i_reg_1473_reg[0] ),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(tmp_46_i_reg_1473),
        .O(\exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    \tmp_46_i_reg_1473[0]_i_10 
       (.I0(D[11]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_0 [9]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_1 [9]),
        .I4(D[10]),
        .I5(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[9]),
        .O(\tmp_46_i_reg_1473[0]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    \tmp_46_i_reg_1473[0]_i_11 
       (.I0(D[9]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_0 [8]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_1 [8]),
        .I4(D[8]),
        .I5(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[8]),
        .O(\tmp_46_i_reg_1473[0]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_46_i_reg_1473[0]_i_12 
       (.I0(D[6]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_1 [6]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_0 [6]),
        .I4(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[7]),
        .I5(D[7]),
        .O(\tmp_46_i_reg_1473[0]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_46_i_reg_1473[0]_i_13 
       (.I0(D[4]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_1 [4]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_0 [4]),
        .I4(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[5]),
        .I5(D[5]),
        .O(\tmp_46_i_reg_1473[0]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_46_i_reg_1473[0]_i_14 
       (.I0(D[2]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_1 [2]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_0 [2]),
        .I4(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[3]),
        .I5(D[3]),
        .O(\tmp_46_i_reg_1473[0]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_46_i_reg_1473[0]_i_15 
       (.I0(D[0]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_1 [0]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_0 [0]),
        .I4(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[1]),
        .I5(D[1]),
        .O(\tmp_46_i_reg_1473[0]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    \tmp_46_i_reg_1473[0]_i_16 
       (.I0(D[6]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_0 [7]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_1 [7]),
        .I4(D[7]),
        .I5(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[6]),
        .O(\tmp_46_i_reg_1473[0]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    \tmp_46_i_reg_1473[0]_i_17 
       (.I0(D[4]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_0 [5]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_1 [5]),
        .I4(D[5]),
        .I5(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[4]),
        .O(\tmp_46_i_reg_1473[0]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    \tmp_46_i_reg_1473[0]_i_18 
       (.I0(D[2]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_0 [3]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_1 [3]),
        .I4(D[3]),
        .I5(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[2]),
        .O(\tmp_46_i_reg_1473[0]_i_18_n_2 ));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    \tmp_46_i_reg_1473[0]_i_19 
       (.I0(D[0]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_0 [1]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_1 [1]),
        .I4(D[1]),
        .I5(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[0]),
        .O(\tmp_46_i_reg_1473[0]_i_19_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_46_i_reg_1473[0]_i_4 
       (.I0(D[14]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_1 [11]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_0 [11]),
        .I4(D[15]),
        .I5(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[11]),
        .O(\tmp_46_i_reg_1473[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_46_i_reg_1473[0]_i_5 
       (.I0(D[12]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_1 [10]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_0 [10]),
        .I4(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[10]),
        .I5(D[13]),
        .O(\tmp_46_i_reg_1473[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_46_i_reg_1473[0]_i_6 
       (.I0(D[10]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_1 [9]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_0 [9]),
        .I4(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[9]),
        .I5(D[11]),
        .O(\tmp_46_i_reg_1473[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h02A2FFFF000002A2)) 
    \tmp_46_i_reg_1473[0]_i_7 
       (.I0(D[8]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_1 [8]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_0 [8]),
        .I4(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[8]),
        .I5(D[9]),
        .O(\tmp_46_i_reg_1473[0]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    \tmp_46_i_reg_1473[0]_i_8 
       (.I0(D[15]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_0 [11]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_1 [11]),
        .I4(D[14]),
        .I5(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[11]),
        .O(\tmp_46_i_reg_1473[0]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h8A80202A45401015)) 
    \tmp_46_i_reg_1473[0]_i_9 
       (.I0(D[13]),
        .I1(\tmp_46_i_reg_1473_reg[0]_i_2_0 [10]),
        .I2(p_53_in),
        .I3(\tmp_46_i_reg_1473_reg[0]_i_2_1 [10]),
        .I4(D[12]),
        .I5(ap_phi_mux_l10_buf_0_V_phi_fu_505_p4[10]),
        .O(\tmp_46_i_reg_1473[0]_i_9_n_2 ));
  CARRY4 \tmp_46_i_reg_1473_reg[0]_i_2 
       (.CI(\tmp_46_i_reg_1473_reg[0]_i_3_n_2 ),
        .CO({tmp_46_i_fu_896_p2,\tmp_46_i_reg_1473_reg[0]_i_2_n_3 ,\tmp_46_i_reg_1473_reg[0]_i_2_n_4 ,\tmp_46_i_reg_1473_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_46_i_reg_1473[0]_i_4_n_2 ,\tmp_46_i_reg_1473[0]_i_5_n_2 ,\tmp_46_i_reg_1473[0]_i_6_n_2 ,\tmp_46_i_reg_1473[0]_i_7_n_2 }),
        .O(\NLW_tmp_46_i_reg_1473_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_46_i_reg_1473[0]_i_8_n_2 ,\tmp_46_i_reg_1473[0]_i_9_n_2 ,\tmp_46_i_reg_1473[0]_i_10_n_2 ,\tmp_46_i_reg_1473[0]_i_11_n_2 }));
  CARRY4 \tmp_46_i_reg_1473_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\tmp_46_i_reg_1473_reg[0]_i_3_n_2 ,\tmp_46_i_reg_1473_reg[0]_i_3_n_3 ,\tmp_46_i_reg_1473_reg[0]_i_3_n_4 ,\tmp_46_i_reg_1473_reg[0]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_46_i_reg_1473[0]_i_12_n_2 ,\tmp_46_i_reg_1473[0]_i_13_n_2 ,\tmp_46_i_reg_1473[0]_i_14_n_2 ,\tmp_46_i_reg_1473[0]_i_15_n_2 }),
        .O(\NLW_tmp_46_i_reg_1473_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_46_i_reg_1473[0]_i_16_n_2 ,\tmp_46_i_reg_1473[0]_i_17_n_2 ,\tmp_46_i_reg_1473[0]_i_18_n_2 ,\tmp_46_i_reg_1473[0]_i_19_n_2 }));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
