Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 12 19:10:31 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_generator_3_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pwm_generator_3_0 from rit.edu:user:pwm_generator:2.0 (Rev. 1) to rit.edu:user:pwm_generator:3.0 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_generator_3_0'. These changes may impact your design.


-Upgrade has removed port 'pwm_o_b'

-Upgrade has removed port 'pwm_o_f'

-Upgrade has added port 'dir_o'

-Upgrade has added port 'pwm_o'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 12 19:10:31 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_generator_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pwm_generator_2_0 from rit.edu:user:pwm_generator:2.0 (Rev. 1) to rit.edu:user:pwm_generator:3.0 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_generator_2_0'. These changes may impact your design.


-Upgrade has removed port 'pwm_o_b'

-Upgrade has removed port 'pwm_o_f'

-Upgrade has added port 'dir_o'

-Upgrade has added port 'pwm_o'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 12 19:10:31 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_generator_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pwm_generator_1_0 from rit.edu:user:pwm_generator:2.0 (Rev. 1) to rit.edu:user:pwm_generator:3.0 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_generator_1_0'. These changes may impact your design.


-Upgrade has removed port 'pwm_o_b'

-Upgrade has removed port 'pwm_o_f'

-Upgrade has added port 'dir_o'

-Upgrade has added port 'pwm_o'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 12 19:10:31 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_generator_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pwm_generator_0_0 from rit.edu:user:pwm_generator:2.0 (Rev. 1) to rit.edu:user:pwm_generator:3.0 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_generator_0_0'. These changes may impact your design.


-Upgrade has removed port 'pwm_o_b'

-Upgrade has removed port 'pwm_o_f'

-Upgrade has added port 'dir_o'

-Upgrade has added port 'pwm_o'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 12 18:43:19 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_generator_3_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pwm_generator_3_0 from rit.edu:user:pwm_generator:1.0 (Rev. 3) to rit.edu:user:pwm_generator:2.0 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_generator_3_0'. These changes may impact your design.


-Upgrade has removed port 'pwm_o'

-Upgrade has added port 'dir'

-Upgrade has added port 'pwm_o_b'

-Upgrade has added port 'pwm_o_f'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 12 18:43:19 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_generator_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pwm_generator_2_0 from rit.edu:user:pwm_generator:1.0 (Rev. 3) to rit.edu:user:pwm_generator:2.0 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_generator_2_0'. These changes may impact your design.


-Upgrade has removed port 'pwm_o'

-Upgrade has added port 'dir'

-Upgrade has added port 'pwm_o_b'

-Upgrade has added port 'pwm_o_f'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 12 18:43:19 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_generator_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pwm_generator_1_0 from rit.edu:user:pwm_generator:1.0 (Rev. 3) to rit.edu:user:pwm_generator:2.0 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_generator_1_0'. These changes may impact your design.


-Upgrade has removed port 'pwm_o'

-Upgrade has added port 'dir'

-Upgrade has added port 'pwm_o_b'

-Upgrade has added port 'pwm_o_f'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 12 18:43:19 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_generator_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pwm_generator_0_0 from rit.edu:user:pwm_generator:1.0 (Rev. 3) to rit.edu:user:pwm_generator:2.0 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_generator_0_0'. These changes may impact your design.


-Upgrade has removed port 'pwm_o'

-Upgrade has added port 'dir'

-Upgrade has added port 'pwm_o_b'

-Upgrade has added port 'pwm_o_f'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 12 18:22:05 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_generator_3_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pwm_generator_3_0 (rit.edu:user:pwm_generator:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_generator_3_0'. These changes may impact your design.


-Upgrade has removed port 'output'

-Upgrade has added port 'pwm_o'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 12 18:22:05 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_generator_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pwm_generator_2_0 (rit.edu:user:pwm_generator:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_generator_2_0'. These changes may impact your design.


-Upgrade has removed port 'output'

-Upgrade has added port 'pwm_o'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 12 18:22:05 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_generator_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pwm_generator_1_0 (rit.edu:user:pwm_generator:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_generator_1_0'. These changes may impact your design.


-Upgrade has removed port 'output'

-Upgrade has added port 'pwm_o'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 12 18:22:05 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_pwm_generator_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_pwm_generator_0_0 (rit.edu:user:pwm_generator:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_pwm_generator_0_0'. These changes may impact your design.


-Upgrade has removed port 'output'

-Upgrade has added port 'pwm_o'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 12 17:25:18 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_motor_axi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_motor_axi_0_0 from rit.edu:user:motor_axi:1.1 (Rev. 2) to rit.edu:user:motor_axi:1.2 (Rev. 1)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Apr 10 18:14:52 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_echo_pulse_measurer_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_echo_pulse_measurer_2_0 from rit.edu:user:echo_pulse_measurer:1.0 (Rev. 2) to rit.edu:user:echo_pulse_measurer:1.1 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_echo_pulse_measurer_2_0'. These changes may impact your design.


-Upgrade has removed port 'calc_finished_i'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Apr 10 18:14:52 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_echo_pulse_measurer_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_echo_pulse_measurer_1_0 from rit.edu:user:echo_pulse_measurer:1.0 (Rev. 2) to rit.edu:user:echo_pulse_measurer:1.1 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_echo_pulse_measurer_1_0'. These changes may impact your design.


-Upgrade has removed port 'calc_finished_i'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Apr 10 18:14:52 2018
| Host         : ECTET-1360-04 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_echo_pulse_measurer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_echo_pulse_measurer_0_0 from rit.edu:user:echo_pulse_measurer:1.0 (Rev. 2) to rit.edu:user:echo_pulse_measurer:1.1 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_echo_pulse_measurer_0_0'. These changes may impact your design.


-Upgrade has removed port 'calc_finished_i'


