nouveau_connector	,	V_67
shift	,	V_54
NV50_AUXCH_CTRL_LEN_SHIFT	,	V_116
hpd_state	,	V_73
DP_TRAIN_MAX_PRE_EMPHASIS_REACHED	,	V_88
script0	,	V_78
script1	,	V_96
dev	,	V_7
len	,	V_130
NV50_AUXCH_DATA_IN	,	F_33
bit_displayport_encoder_table_entry	,	V_33
NV50_AUXCH_ADDR	,	F_31
nouveau_dp_max_voltage_swing	,	F_11
eq_done	,	V_72
reg1	,	V_57
reg0	,	V_56
EIO	,	V_109
reg2	,	V_58
remaining	,	V_129
rd	,	V_108
i2c_adapter	,	V_122
size	,	V_5
link_bw	,	V_80
stop	,	V_84
nv_wait	,	F_32
irq_enable	,	V_76
uint8_t	,	T_1
NV50_SOR_DP_CTRL_TRAINING_PATTERN	,	V_30
enhanced_frame	,	V_82
DP_TRAINING_PATTERN_SET	,	V_31
ctrl	,	V_104
AUX_I2C_WRITE	,	V_136
EBUSY	,	V_112
nouveau_dp_link_train_adjust	,	F_14
le16_to_cpu	,	F_25
stat	,	V_105
address	,	V_3
u8	,	T_3
pgpio	,	V_64
lane_req	,	V_50
uint32_t	,	T_2
i	,	V_37
"\t\tstatus: 0x%02x 0x%02x\n"	,	L_8
buf	,	V_4
DP_LANE_COUNT_SET	,	V_25
DP_ADJUST_REQUEST_LANE0_1	,	V_47
NV50_SOR_DP_CTRL	,	F_7
DP_LINK_BW_SET	,	V_28
lane_pre	,	V_52
data_nr	,	V_103
config	,	V_44
nv_encoder	,	V_9
NV50_SOR_DP_CTRL_ENHANCED_FRAME_ENABLED	,	V_21
DP_LINK_BW_1_62	,	V_95
dp	,	V_48
reg	,	V_26
train	,	V_79
dpcd_version	,	V_81
ret	,	V_12
pre	,	V_45
"SOR-%d: no DP encoder table!\n"	,	L_4
link_nr	,	V_49
nouveau_bios_dp_table	,	F_12
dpe_headerlen	,	V_38
DP_TRAIN_VOLTAGE_SWING_MASK	,	V_89
"bad auxch reply: 0x%08x\n"	,	L_22
DP_LANE_COUNT_MASK	,	V_23
NV_ERROR	,	F_23
NV50_AUXCH_CTRL_CMD_SHIFT	,	V_115
vs	,	V_41
NV50_AUXCH_STAT_REPLY_I2C_DEFER	,	V_141
"\t\tconfig 0x%02x 0x%02x 0x%02x 0x%02x\n"	,	L_2
"encoder: link_bw %d, link_nr %d\n"	,	L_13
BUG_ON	,	F_17
DP_LANE_CHANNEL_EQ_DONE	,	V_92
nouveau_dp_detect	,	F_27
"ch %d cmd %d addr 0x%x len %d\n"	,	L_15
"retry link training at low rate\n"	,	L_11
engine	,	V_65
NV50_SOR_DP_CTRL_LANE_MASK	,	V_22
mask	,	V_55
gpio_tag	,	V_77
nouveau_encoder_connector_get	,	F_22
NV50_AUXCH_DATA_OUT	,	F_30
nv_connector	,	V_68
NV50_AUXCH_STAT_REPLY	,	V_121
voltage	,	V_75
ptr	,	V_131
sorconf	,	V_20
dev_private	,	V_62
DP_TRAINING_PATTERN_DISABLE	,	V_94
cr_max_vs	,	V_71
max_vs	,	V_39
vs_level	,	V_40
DP_TRAINING_LANE0_SET	,	V_59
DP_LANE0_1_STATUS	,	V_85
I2C_FUNC_SMBUS_EMUL	,	V_143
"\tbegin train: bw %d, lanes %d\n"	,	L_6
nouveau_dp_i2c_xfer	,	F_34
tries	,	V_74
DP_MAX_LANE_COUNT_MASK	,	V_99
AUX_I2C_READ	,	V_135
"expected bit 24 == 0, got 0x%08x\n"	,	L_21
dev_priv	,	V_61
drm_device	,	V_6
lane_vs	,	V_51
tmp	,	V_17
nouveau_dp_link_train_set	,	F_10
nouveau_dp_i2c_func	,	F_35
max_pre	,	V_42
msgs	,	V_125
DP_LANE_CR_DONE	,	V_87
NV50_AUXCH_STAT_REPLY_I2C	,	V_138
index	,	V_107
nv_wr32	,	F_8
encoder	,	V_2
"\tbegin eq\n"	,	L_9
cmd	,	V_16
i2c_msg	,	V_124
status	,	V_69
NV50_AUXCH_STAT_REPLY_AUX_DEFER	,	V_118
ENODEV	,	V_15
DP_LINK_BW_2_7	,	V_27
auxch_wr	,	F_4
NV50_AUXCH_STAT_COUNT	,	V_120
pattern	,	V_29
flags	,	V_133
nouveau_dp_link_train_commit	,	F_16
record_nr	,	V_53
dpconf	,	V_98
out	,	V_110
I2C_FUNC_I2C	,	V_142
dpe	,	V_36
DP_LANE_SYMBOL_LOCKED	,	V_93
nouveau_dp_auxch	,	F_3
DP_ENHANCED_FRAME_CAP	,	V_100
cnt	,	V_132
nouveau_bios_run_init_table	,	F_24
NV50_AUXCH_CTRL_CMD	,	V_113
nouveau_i2c_find	,	F_2
NV50_AUXCH_STAT_REPLY_AUX	,	V_117
NV50_AUXCH_STAT_REPLY_I2C_ACK	,	V_139
udelay	,	F_26
msg	,	V_127
data	,	V_102
NV50_SOR_DP_UNK130	,	F_20
num	,	V_126
"wr %d: 0x%08x\n"	,	L_17
nv_rd32	,	F_6
drm_encoder	,	V_1
u32	,	T_4
nouveau_encoder	,	V_8
"link training!!\n"	,	L_3
"\twe failed\n"	,	L_10
NV50_AUXCH_CTRL_LEN	,	V_114
"auxch DEFER too many times, bailing\n"	,	L_19
bit_displayport_encoder_table	,	V_35
pre_level	,	V_43
DP_LANE_COUNT_ENHANCED_FRAME_EN	,	V_24
DP_INTERLANE_ALIGN_DONE	,	V_91
auxch	,	V_11
NV50_SOR_DP_UNK120	,	F_19
"rd %d: 0x%08x\n"	,	L_20
cr_done	,	V_70
nouveau_dp_link_train	,	F_21
AUX_I2C_MOT	,	V_137
"SOR-%d: running DP script 1\n"	,	L_12
EREMOTEIO	,	V_119
data32	,	V_106
"\t\tadjust 0x%02x 0x%02x\n"	,	L_1
NV50_AUXCH_STAT_REPLY_I2C_NACK	,	V_140
nouveau_dp_max_pre_emphasis	,	F_13
adap	,	V_123
i2c_index	,	V_14
request	,	V_46
dcb	,	V_13
dpcd	,	V_97
nouveau_dp_link_bw_set	,	F_9
"expected bit 24 == 1, got 0x%08x\n"	,	L_16
link	,	V_19
I2C_M_RD	,	V_134
NV50_AUXCH_STAT	,	F_29
nouveau_dp_lane_count_set	,	F_5
drm_nouveau_private	,	V_60
"expected bit 16 == 0, got 0x%08x\n"	,	L_18
NV50_AUXCH_CTRL	,	F_28
NV50_SOR_DP_UNK118	,	F_18
NV50_AUXCH_STAT_STATE_READY	,	V_111
addr	,	V_101
lane	,	V_86
DP_TRAINING_PATTERN_MASK	,	V_32
or	,	V_18
DP_TRAINING_PATTERN_1	,	V_83
DP_TRAINING_PATTERN_2	,	V_90
"SOR-%d: running DP script 0\n"	,	L_5
nouveau_i2c_chan	,	V_10
mcnt	,	V_128
dpse	,	V_34
"display: link_bw %d, link_nr %d version 0x%02x\n"	,	L_14
nouveau_gpio_engine	,	V_63
"\tbegin cr\n"	,	L_7
auxch_rd	,	F_1
NV_DEBUG_KMS	,	F_15
gpio	,	V_66
