#ifndef G4_CONFIG_H
#define G4_CONFIG_H

/* BAUD: 32000000/(2*400000) - 5 = 35*/
#define MPC_TWI_BAUD 35
#define MPC_CRC_POLY 0x32
#define MPC_CRC_SHIFT 0x67
#define MPC_DISABLE_CRC 1

#define IR_BAUD 1515.762
#define IR_USART_BSEL 164
#define IR_USART_BSCALE 3

#define IR_CRC_POLY 0x24
#define IR_CRC_SHIFT 0x55

//#define PHASOR_COMM_BSEL_VALUE 12
//#define PHASOR_COMM_BSCALE_VALUE 4

#define PHASOR_COMM_BSEL_VALUE 3
#define PHASOR_COMM_BSCALE_VALUE 0


#define MPC_CHEST_ADDR 0x01
#define MPC_LS_ADDR 0x02
#define MPC_BACK_ADDR 0x04
#define MPC_RS_ADDR 0x08
#define MPC_PHASOR_ADDR 0x10
#define MPC_MASTER_ADDR 0x40
#endif
