{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699570143834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699570143834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 22:49:03 2023 " "Processing started: Thu Nov 09 22:49:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699570143834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699570143834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignment1 -c assignment1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off assignment1 -c assignment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699570143834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699570144215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699570144215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storedev.vhd 8 4 " "Found 8 design units, including 4 entities, in source file storedev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDPET-behavior " "Found design unit 1: flipFlopDPET-behavior" {  } { { "storeDev.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/storeDev.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152062 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 binCounter_6bit-structure " "Found design unit 2: binCounter_6bit-structure" {  } { { "storeDev.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/storeDev.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152062 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 parReg_5bit-structure " "Found design unit 3: parReg_5bit-structure" {  } { { "storeDev.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/storeDev.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152062 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 parReg_6bit-structure " "Found design unit 4: parReg_6bit-structure" {  } { { "storeDev.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/storeDev.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152062 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDPET " "Found entity 1: flipFlopDPET" {  } { { "storeDev.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/storeDev.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152062 ""} { "Info" "ISGN_ENTITY_NAME" "2 binCounter_6bit " "Found entity 2: binCounter_6bit" {  } { { "storeDev.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/storeDev.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152062 ""} { "Info" "ISGN_ENTITY_NAME" "3 parReg_5bit " "Found entity 3: parReg_5bit" {  } { { "storeDev.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/storeDev.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152062 ""} { "Info" "ISGN_ENTITY_NAME" "4 parReg_6bit " "Found entity 4: parReg_6bit" {  } { { "storeDev.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/storeDev.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699570152062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 10 5 " "Found 10 design units, including 5 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNand2-logicFunction " "Found design unit 2: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateOr2-logicFunction " "Found design unit 3: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateNor2-logicFunction " "Found design unit 4: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/simpleLogic.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateXor2-logicFunction " "Found design unit 5: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/simpleLogic.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152064 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152064 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNand2 " "Found entity 2: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152064 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateOr2 " "Found entity 3: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152064 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateNor2 " "Found entity 4: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/simpleLogic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152064 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateXor2 " "Found entity 5: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/simpleLogic.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699570152064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister8.vhd 4 2 " "Found 4 design units, including 2 entities, in source file shiftregister8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRegister8-structure " "Found design unit 1: shiftRegister8-structure" {  } { { "shiftRegister8.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/shiftRegister8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152065 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 parReg_8bit-structure " "Found design unit 2: parReg_8bit-structure" {  } { { "shiftRegister8.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/shiftRegister8.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152065 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister8 " "Found entity 1: ShiftRegister8" {  } { { "shiftRegister8.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/shiftRegister8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152065 ""} { "Info" "ISGN_ENTITY_NAME" "2 parReg_8bit " "Found entity 2: parReg_8bit" {  } { { "shiftRegister8.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/shiftRegister8.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699570152065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop2_1-structure " "Found design unit 1: flipFlop2_1-structure" {  } { { "flipFlop2_1.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/flipFlop2_1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152067 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop2_1 " "Found entity 1: flipFlop2_1" {  } { { "flipFlop2_1.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/flipFlop2_1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699570152067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder-structure " "Found design unit 1: Encoder-structure" {  } { { "Encoder.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/Encoder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152068 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "Encoder.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/Encoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699570152068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 4 2 " "Found 4 design units, including 2 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contMem-behavior " "Found design unit 1: contMem-behavior" {  } { { "control.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152069 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control-structure " "Found design unit 2: control-structure" {  } { { "control.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/control.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152069 ""} { "Info" "ISGN_ENTITY_NAME" "1 contMem " "Found entity 1: contMem" {  } { { "control.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152069 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "control.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/control.vhd" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699570152069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buildingblock1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buildingblock1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BuildingBlock1-structure " "Found design unit 1: BuildingBlock1-structure" {  } { { "BuildingBlock1.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/BuildingBlock1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152071 ""} { "Info" "ISGN_ENTITY_NAME" "1 BuildingBlock1 " "Found entity 1: BuildingBlock1" {  } { { "BuildingBlock1.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/BuildingBlock1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699570152071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699570152071 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Encoder " "Elaborating entity \"Encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699570152097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister8 ShiftRegister8:sr " "Elaborating entity \"ShiftRegister8\" for hierarchy \"ShiftRegister8:sr\"" {  } { { "Encoder.vhd" "sr" { Text "C:/Universidade/AAD/AAD/assignment1/Encoder.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699570152146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop2_1 ShiftRegister8:sr\|flipFlop2_1:ff0 " "Elaborating entity \"flipFlop2_1\" for hierarchy \"ShiftRegister8:sr\|flipFlop2_1:ff0\"" {  } { { "shiftRegister8.vhd" "ff0" { Text "C:/Universidade/AAD/AAD/assignment1/shiftRegister8.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699570152156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 ShiftRegister8:sr\|flipFlop2_1:ff0\|gateAnd2:and0 " "Elaborating entity \"gateAnd2\" for hierarchy \"ShiftRegister8:sr\|flipFlop2_1:ff0\|gateAnd2:and0\"" {  } { { "flipFlop2_1.vhd" "and0" { Text "C:/Universidade/AAD/AAD/assignment1/flipFlop2_1.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699570152161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOr2 ShiftRegister8:sr\|flipFlop2_1:ff0\|gateOr2:or0 " "Elaborating entity \"gateOr2\" for hierarchy \"ShiftRegister8:sr\|flipFlop2_1:ff0\|gateOr2:or0\"" {  } { { "flipFlop2_1.vhd" "or0" { Text "C:/Universidade/AAD/AAD/assignment1/flipFlop2_1.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699570152168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopDPET ShiftRegister8:sr\|flipFlop2_1:ff0\|flipFlopDPET:ff " "Elaborating entity \"flipFlopDPET\" for hierarchy \"ShiftRegister8:sr\|flipFlop2_1:ff0\|flipFlopDPET:ff\"" {  } { { "flipFlop2_1.vhd" "ff" { Text "C:/Universidade/AAD/AAD/assignment1/flipFlop2_1.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699570152174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BuildingBlock1 BuildingBlock1:bb1 " "Elaborating entity \"BuildingBlock1\" for hierarchy \"BuildingBlock1:bb1\"" {  } { { "Encoder.vhd" "bb1" { Text "C:/Universidade/AAD/AAD/assignment1/Encoder.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699570152186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor2 BuildingBlock1:bb1\|gateXor2:xor0 " "Elaborating entity \"gateXor2\" for hierarchy \"BuildingBlock1:bb1\|gateXor2:xor0\"" {  } { { "BuildingBlock1.vhd" "xor0" { Text "C:/Universidade/AAD/AAD/assignment1/BuildingBlock1.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699570152192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parReg_8bit parReg_8bit:pr8 " "Elaborating entity \"parReg_8bit\" for hierarchy \"parReg_8bit:pr8\"" {  } { { "Encoder.vhd" "pr8" { Text "C:/Universidade/AAD/AAD/assignment1/Encoder.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699570152197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binCounter_6bit binCounter_6bit:bc " "Elaborating entity \"binCounter_6bit\" for hierarchy \"binCounter_6bit:bc\"" {  } { { "Encoder.vhd" "bc" { Text "C:/Universidade/AAD/AAD/assignment1/Encoder.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699570152204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:con " "Elaborating entity \"control\" for hierarchy \"control:con\"" {  } { { "Encoder.vhd" "con" { Text "C:/Universidade/AAD/AAD/assignment1/Encoder.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699570152213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contMem control:con\|contMem:cMem " "Elaborating entity \"contMem\" for hierarchy \"control:con\|contMem:cMem\"" {  } { { "control.vhd" "cMem" { Text "C:/Universidade/AAD/AAD/assignment1/control.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699570152219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNand2 control:con\|gateNand2:nad1 " "Elaborating entity \"gateNand2\" for hierarchy \"control:con\|gateNand2:nad1\"" {  } { { "control.vhd" "nad1" { Text "C:/Universidade/AAD/AAD/assignment1/control.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699570152226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNor2 control:con\|gateNor2:nord " "Elaborating entity \"gateNor2\" for hierarchy \"control:con\|gateNor2:nord\"" {  } { { "control.vhd" "nord" { Text "C:/Universidade/AAD/AAD/assignment1/control.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699570152231 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "control:con\|contMem:cMem\|prog " "RAM logic \"control:con\|contMem:cMem\|prog\" is uninferred due to inappropriate RAM size" {  } { { "control.vhd" "prog" { Text "C:/Universidade/AAD/AAD/assignment1/control.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1699570152505 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1699570152505 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control:con\|contMem:cMem\|prog~0 " "Found clock multiplexer control:con\|contMem:cMem\|prog~0" {  } { { "control.vhd" "" { Text "C:/Universidade/AAD/AAD/assignment1/control.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699570152509 "|Encoder|control:con|contMem:cMem|prog~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1699570152509 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699570152761 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699570153042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699570153042 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699570153072 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699570153072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699570153072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699570153072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699570153093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 22:49:13 2023 " "Processing ended: Thu Nov 09 22:49:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699570153093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699570153093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699570153093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699570153093 ""}
