// Seed: 1904819171
module module_0 (
    output uwire id_0,
    output wire id_1,
    input wor id_2,
    output wire id_3,
    input wand id_4,
    input supply0 id_5,
    input tri0 id_6,
    output uwire id_7,
    output supply0 id_8,
    input uwire id_9,
    output supply1 id_10,
    input wand id_11,
    output wor id_12,
    output supply0 id_13,
    input uwire id_14,
    output supply0 id_15,
    output tri id_16
);
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output tri id_2,
    output supply0 id_3,
    output logic id_4
);
  logic id_6;
  ;
  wire id_7;
  initial id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_3,
      id_2,
      id_1,
      id_3,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
endmodule
