{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555309777176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555309777185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 02:29:37 2019 " "Processing started: Mon Apr 15 02:29:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555309777185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555309777185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XGA_Graphics -c XGA_Graphics " "Command: quartus_map --read_settings_files=on --write_settings_files=off XGA_Graphics -c XGA_Graphics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555309777185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555309777973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555309777973 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MASK_W XGA_Graphics.v(50) " "Verilog HDL Compiler Directive warning at XGA_Graphics.v(50): text macro \"MASK_W\" is undefined" {  } { { "XGA_Graphics.v" "" { Text "Z:/GitHub/ECE4514/homework-8-jacoblambda/xga_7/XGA_Graphics.v" 50 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1555309788801 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand XGA_Graphics.v(50) " "Verilog HDL syntax error at XGA_Graphics.v(50) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "XGA_Graphics.v" "" { Text "Z:/GitHub/ECE4514/homework-8-jacoblambda/xga_7/XGA_Graphics.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1555309788801 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "XGA_Graphics XGA_Graphics.v(10) " "Ignored design unit \"XGA_Graphics\" at XGA_Graphics.v(10) due to previous errors" {  } { { "XGA_Graphics.v" "" { Text "Z:/GitHub/ECE4514/homework-8-jacoblambda/xga_7/XGA_Graphics.v" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555309788801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xga_graphics.v 0 0 " "Found 0 design units, including 0 entities, in source file xga_graphics.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555309788802 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "log2 const_funcs.h(9) " "Verilog HDL Declaration error at const_funcs.h(9): identifier \"log2\" is already declared in the present scope" {  } { { "const_funcs.h" "" { Text "Z:/GitHub/ECE4514/homework-8-jacoblambda/xga_7/const_funcs.h" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1555309788809 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vga_driver vga_driver.v(12) " "Ignored design unit \"vga_driver\" at vga_driver.v(12) due to previous errors" {  } { { "vga_driver.v" "" { Text "Z:/GitHub/ECE4514/homework-8-jacoblambda/xga_7/vga_driver.v" 12 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555309788810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 0 0 " "Found 0 design units, including 0 entities, in source file vga_driver.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555309788811 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "log2 const_funcs.h(9) " "Verilog HDL Declaration error at const_funcs.h(9): identifier \"log2\" is already declared in the present scope" {  } { { "const_funcs.h" "" { Text "Z:/GitHub/ECE4514/homework-8-jacoblambda/xga_7/const_funcs.h" 9 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1555309788820 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ball_gen ball_gen.v(10) " "Ignored design unit \"ball_gen\" at ball_gen.v(10) due to previous errors" {  } { { "ball_gen.v" "" { Text "Z:/GitHub/ECE4514/homework-8-jacoblambda/xga_7/ball_gen.v" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1555309788820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_gen.v 0 0 " "Found 0 design units, including 0 entities, in source file ball_gen.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555309788821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_75.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll_75.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_75 " "Found entity 1: altpll_75" {  } { { "altpll_75.v" "" { Text "Z:/GitHub/ECE4514/homework-8-jacoblambda/xga_7/altpll_75.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555309788827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555309788827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_75/altpll_75_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll_75/altpll_75_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_75_0002 " "Found entity 1: altpll_75_0002" {  } { { "altpll_75/altpll_75_0002.v" "" { Text "Z:/GitHub/ECE4514/homework-8-jacoblambda/xga_7/altpll_75/altpll_75_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555309788837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555309788837 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555309789095 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 15 02:29:49 2019 " "Processing ended: Mon Apr 15 02:29:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555309789095 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555309789095 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555309789095 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555309789095 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555309789934 ""}
