INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:26:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.298ns  (required time - arrival time)
  Source:                 control_merge0/tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer11/dataReg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 1.657ns (22.876%)  route 5.587ns (77.124%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=1 LUT5=8 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1514, unset)         0.508     0.508    control_merge0/tehb/control/clk
    SLICE_X18Y155        FDRE                                         r  control_merge0/tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y155        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  control_merge0/tehb/control/fullReg_reg/Q
                         net (fo=15, routed)          0.331     1.093    control_merge0/tehb/control/fullReg_reg_0
    SLICE_X17Y155        LUT5 (Prop_lut5_I1_O)        0.043     1.136 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=10, routed)          0.323     1.459    control_merge0/tehb/control/dataReg_reg[0]
    SLICE_X16Y156        LUT5 (Prop_lut5_I0_O)        0.043     1.502 r  control_merge0/tehb/control/dataReg[31]_i_5/O
                         net (fo=71, routed)          0.449     1.951    control_merge0/fork_valid/generateBlocks[1].regblock/p_2_in
    SLICE_X13Y156        LUT6 (Prop_lut6_I2_O)        0.043     1.994 r  control_merge0/fork_valid/generateBlocks[1].regblock/outs[8]_i_1/O
                         net (fo=3, routed)           0.495     2.489    cmpi0/D[8]
    SLICE_X11Y156        LUT4 (Prop_lut4_I0_O)        0.043     2.532 r  cmpi0/memEnd_valid_i_38/O
                         net (fo=1, routed)           0.000     2.532    cmpi0/memEnd_valid_i_38_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.783 r  cmpi0/memEnd_valid_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.783    cmpi0/memEnd_valid_reg_i_13_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.832 r  cmpi0/memEnd_valid_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.832    cmpi0/memEnd_valid_reg_i_4_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.881 r  cmpi0/memEnd_valid_reg_i_2/CO[3]
                         net (fo=81, routed)          0.405     3.286    init0/control/result[0]
    SLICE_X8Y156         LUT5 (Prop_lut5_I2_O)        0.043     3.329 r  init0/control/Memory[0][0]_i_2__11/O
                         net (fo=56, routed)          0.329     3.658    init0/control/dataReg_reg[0]
    SLICE_X6Y156         LUT5 (Prop_lut5_I0_O)        0.043     3.701 r  init0/control/transmitValue_i_3__1/O
                         net (fo=24, routed)          0.371     4.072    cmpi3/p_2_in
    SLICE_X6Y156         LUT6 (Prop_lut6_I4_O)        0.043     4.115 r  cmpi3/Memory[3][0]_i_23/O
                         net (fo=1, routed)           0.499     4.614    cmpi3/Memory[3][0]_i_23_n_0
    SLICE_X6Y159         LUT5 (Prop_lut5_I4_O)        0.043     4.657 r  cmpi3/Memory[3][0]_i_15/O
                         net (fo=1, routed)           0.000     4.657    cmpi3/Memory[3][0]_i_15_n_0
    SLICE_X6Y159         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.830 r  cmpi3/Memory_reg[3][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.830    cmpi3/Memory_reg[3][0]_i_8_n_0
    SLICE_X6Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.880 r  cmpi3/Memory_reg[3][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.880    cmpi3/Memory_reg[3][0]_i_4_n_0
    SLICE_X6Y161         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.987 f  cmpi3/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=10, routed)          0.357     5.344    buffer61/fifo/result[0]
    SLICE_X9Y165         LUT6 (Prop_lut6_I3_O)        0.122     5.466 r  buffer61/fifo/hist_loadEn_INST_0_i_16/O
                         net (fo=5, routed)           0.282     5.747    control_merge0/fork_valid/generateBlocks[1].regblock/fullReg_reg_12
    SLICE_X9Y167         LUT5 (Prop_lut5_I4_O)        0.043     5.790 r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_4__24/O
                         net (fo=2, routed)           0.262     6.053    buffer42/fifo/Head_reg[0]_0
    SLICE_X10Y167        LUT5 (Prop_lut5_I1_O)        0.043     6.096 f  buffer42/fifo/transmitValue_i_2__41/O
                         net (fo=8, routed)           0.169     6.265    buffer42/fifo/buffer42_outs_ready
    SLICE_X11Y166        LUT3 (Prop_lut3_I1_O)        0.043     6.308 r  buffer42/fifo/fullReg_i_20/O
                         net (fo=1, routed)           0.336     6.644    fork6/control/generateBlocks[11].regblock/fullReg_i_3__0
    SLICE_X11Y165        LUT5 (Prop_lut5_I0_O)        0.043     6.687 r  fork6/control/generateBlocks[11].regblock/fullReg_i_11/O
                         net (fo=1, routed)           0.270     6.956    fork6/control/generateBlocks[3].regblock/transmitValue_reg_6
    SLICE_X13Y163        LUT6 (Prop_lut6_I5_O)        0.043     6.999 f  fork6/control/generateBlocks[3].regblock/fullReg_i_3__0/O
                         net (fo=25, routed)          0.434     7.433    control_merge0/fork_valid/generateBlocks[1].regblock/cmpi0_result_ready
    SLICE_X14Y160        LUT6 (Prop_lut6_I2_O)        0.043     7.476 r  control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.275     7.752    buffer11/E[0]
    SLICE_X13Y158        FDRE                                         r  buffer11/dataReg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1514, unset)         0.483     7.683    buffer11/clk
    SLICE_X13Y158        FDRE                                         r  buffer11/dataReg_reg[18]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X13Y158        FDRE (Setup_fdre_C_CE)      -0.194     7.453    buffer11/dataReg_reg[18]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                 -0.298    




