#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55d1e4606b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55d1e46066f0 .scope module, "TPU" "TPU" 3 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "K";
    .port_info 4 /INPUT 8 "M";
    .port_info 5 /INPUT 8 "N";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "A_wr_en";
    .port_info 8 /OUTPUT 16 "A_index";
    .port_info 9 /OUTPUT 32 "A_data_in";
    .port_info 10 /INPUT 32 "A_data_out";
    .port_info 11 /OUTPUT 1 "B_wr_en";
    .port_info 12 /OUTPUT 16 "B_index";
    .port_info 13 /OUTPUT 32 "B_data_in";
    .port_info 14 /INPUT 32 "B_data_out";
    .port_info 15 /OUTPUT 1 "C_wr_en";
    .port_info 16 /OUTPUT 16 "C_index";
    .port_info 17 /OUTPUT 128 "C_data_in";
    .port_info 18 /INPUT 128 "C_data_out";
v0x55d1e460d290_0 .var "A_data_in", 31 0;
o0x7fe024a7e048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d1e460d360_0 .net "A_data_out", 31 0, o0x7fe024a7e048;  0 drivers
v0x55d1e460b380_0 .var "A_index", 15 0;
v0x55d1e460b450_0 .var "A_wr_en", 0 0;
v0x55d1e4596330_0 .var "B_data_in", 31 0;
o0x7fe024a7e108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d1e4647b60_0 .net "B_data_out", 31 0, o0x7fe024a7e108;  0 drivers
v0x55d1e4647c40_0 .var "B_index", 15 0;
v0x55d1e4647d20_0 .var "B_wr_en", 0 0;
v0x55d1e4647de0_0 .var "C_data_in", 127 0;
o0x7fe024a7e1c8 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d1e4647ec0_0 .net "C_data_out", 127 0, o0x7fe024a7e1c8;  0 drivers
v0x55d1e4647fa0_0 .var "C_index", 15 0;
v0x55d1e4648080_0 .var "C_wr_en", 0 0;
o0x7fe024a7e258 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d1e4648140_0 .net "K", 7 0, o0x7fe024a7e258;  0 drivers
o0x7fe024a7e288 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d1e4648220_0 .net "M", 7 0, o0x7fe024a7e288;  0 drivers
o0x7fe024a7e2b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d1e4648300_0 .net "N", 7 0, o0x7fe024a7e2b8;  0 drivers
v0x55d1e46483e0_0 .var "busy", 0 0;
o0x7fe024a7e318 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d1e46484a0_0 .net "clk", 0 0, o0x7fe024a7e318;  0 drivers
v0x55d1e4648560_0 .var "counter", 127 0;
o0x7fe024a7e378 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d1e4648640_0 .net "in_valid", 0 0, o0x7fe024a7e378;  0 drivers
o0x7fe024a7e3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d1e4648700_0 .net "rst_n", 0 0, o0x7fe024a7e3a8;  0 drivers
E_0x55d1e4595d80/0 .event anyedge, v0x55d1e4648700_0;
E_0x55d1e4595d80/1 .event posedge, v0x55d1e46484a0_0;
E_0x55d1e4595d80 .event/or E_0x55d1e4595d80/0, E_0x55d1e4595d80/1;
S_0x55d1e4607c80 .scope module, "global_buffer" "global_buffer" 4 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "index";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x55d1e46265b0 .param/l "ADDR_BITS" 0 4 8, +C4<00000000000000000000000000001000>;
P_0x55d1e46265f0 .param/l "DATA_BITS" 0 4 8, +C4<00000000000000000000000000001000>;
P_0x55d1e4626630 .param/l "DEPTH" 1 4 19, +C4<00000000000000000000000100000000>;
o0x7fe024a7e768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d1e460f1a0_0 .net "clk", 0 0, o0x7fe024a7e768;  0 drivers
o0x7fe024a7e798 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d1e4648b40_0 .net "data_in", 7 0, o0x7fe024a7e798;  0 drivers
v0x55d1e4648c20_0 .var "data_out", 7 0;
v0x55d1e4648ce0 .array "gbuff", 0 255, 7 0;
v0x55d1e4648da0_0 .var/i "i", 31 0;
o0x7fe024a7e828 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d1e4648e80_0 .net "index", 7 0, o0x7fe024a7e828;  0 drivers
o0x7fe024a7e858 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d1e4648f60_0 .net "rst_n", 0 0, o0x7fe024a7e858;  0 drivers
o0x7fe024a7e888 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d1e4649020_0 .net "wr_en", 0 0, o0x7fe024a7e888;  0 drivers
E_0x55d1e45b9740 .event negedge, v0x55d1e4648f60_0, v0x55d1e460f1a0_0;
S_0x55d1e46073e0 .scope module, "systolic_array_tb" "systolic_array_tb" 5 3;
 .timescale -9 -12;
L_0x55d1e4616c60 .functor BUFZ 16, v0x55d1e4649be0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55d1e4614d80 .functor BUFZ 16, v0x55d1e464a860_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55d1e4612ea0 .functor BUFZ 16, v0x55d1e464d0e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55d1e4610f90 .functor BUFZ 16, v0x55d1e464dcc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55d1e460f080 .functor BUFZ 16, v0x55d1e4649be0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55d1e460d170 .functor BUFZ 16, v0x55d1e464a860_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55d1e460b260 .functor BUFZ 16, v0x55d1e464d0e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55d1e4669a90 .functor BUFZ 16, v0x55d1e464dcc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55d1e4657710_0 .net "c00", 15 0, L_0x55d1e46586a0;  1 drivers
v0x55d1e46577b0_0 .net "c01", 15 0, L_0x55d1e4658770;  1 drivers
v0x55d1e4657850_0 .net "c02", 15 0, L_0x55d1e4658810;  1 drivers
v0x55d1e46578f0_0 .net "c03", 15 0, L_0x55d1e46588e0;  1 drivers
v0x55d1e4657990_0 .net "c10", 15 0, L_0x55d1e46589e0;  1 drivers
v0x55d1e4657a30_0 .net "c11", 15 0, L_0x55d1e4658ab0;  1 drivers
v0x55d1e4657ad0_0 .net "c12", 15 0, L_0x55d1e4658bc0;  1 drivers
v0x55d1e4657b70_0 .net "c13", 15 0, L_0x55d1e4658c60;  1 drivers
v0x55d1e4657c10_0 .var "clk", 0 0;
v0x55d1e4657d40_0 .net "debug_c00", 15 0, L_0x55d1e4616c60;  1 drivers
v0x55d1e4657de0_0 .net "debug_c01", 15 0, L_0x55d1e4614d80;  1 drivers
v0x55d1e4657e80_0 .net "debug_c10", 15 0, L_0x55d1e4612ea0;  1 drivers
v0x55d1e4657f60_0 .net "debug_c11", 15 0, L_0x55d1e4610f90;  1 drivers
v0x55d1e4658040_0 .var "in_a", 31 0;
v0x55d1e4658100_0 .var "in_b", 31 0;
v0x55d1e46581d0_0 .net "out_c", 127 0, L_0x55d1e4669660;  1 drivers
v0x55d1e46582a0_0 .net "pe00_result", 15 0, L_0x55d1e460f080;  1 drivers
v0x55d1e4658360_0 .net "pe01_result", 15 0, L_0x55d1e460d170;  1 drivers
v0x55d1e4658440_0 .net "pe10_result", 15 0, L_0x55d1e460b260;  1 drivers
v0x55d1e4658520_0 .net "pe11_result", 15 0, L_0x55d1e4669a90;  1 drivers
v0x55d1e4658600_0 .var "rst_n", 0 0;
L_0x55d1e46586a0 .part L_0x55d1e4669660, 112, 16;
L_0x55d1e4658770 .part L_0x55d1e4669660, 96, 16;
L_0x55d1e4658810 .part L_0x55d1e4669660, 80, 16;
L_0x55d1e46588e0 .part L_0x55d1e4669660, 64, 16;
L_0x55d1e46589e0 .part L_0x55d1e4669660, 48, 16;
L_0x55d1e4658ab0 .part L_0x55d1e4669660, 32, 16;
L_0x55d1e4658bc0 .part L_0x55d1e4669660, 16, 16;
L_0x55d1e4658c60 .part L_0x55d1e4669660, 0, 16;
S_0x55d1e4606f90 .scope module, "dut" "systolic_array" 5 22, 6 1 0, S_0x55d1e46073e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in_a";
    .port_info 3 /INPUT 32 "in_b";
    .port_info 4 /OUTPUT 128 "out_c";
L_0x7fe024a35018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1e4656400_0 .net/2u *"_ivl_28", 63 0, L_0x7fe024a35018;  1 drivers
v0x55d1e4656500 .array "a_wire", 19 0;
v0x55d1e4656500_0 .net v0x55d1e4656500 0, 7 0, L_0x55d1e4658d80; 1 drivers
v0x55d1e4656500_1 .net v0x55d1e4656500 1, 7 0, L_0x55d1e4658e70; 1 drivers
v0x55d1e4656500_2 .net v0x55d1e4656500 2, 7 0, L_0x55d1e4658f60; 1 drivers
v0x55d1e4656500_3 .net v0x55d1e4656500 3, 7 0, L_0x55d1e4659050; 1 drivers
v0x55d1e4656500_4 .net v0x55d1e4656500 4, 7 0, v0x55d1e4649a10_0; 1 drivers
v0x55d1e4656500_5 .net v0x55d1e4656500 5, 7 0, v0x55d1e464a6a0_0; 1 drivers
v0x55d1e4656500_6 .net v0x55d1e4656500 6, 7 0, v0x55d1e464b360_0; 1 drivers
v0x55d1e4656500_7 .net v0x55d1e4656500 7, 7 0, v0x55d1e464c020_0; 1 drivers
v0x55d1e4656500_8 .net v0x55d1e4656500 8, 7 0, v0x55d1e464cf40_0; 1 drivers
v0x55d1e4656500_9 .net v0x55d1e4656500 9, 7 0, v0x55d1e464dae0_0; 1 drivers
v0x55d1e4656500_10 .net v0x55d1e4656500 10, 7 0, v0x55d1e464e750_0; 1 drivers
v0x55d1e4656500_11 .net v0x55d1e4656500 11, 7 0, v0x55d1e464f3b0_0; 1 drivers
v0x55d1e4656500_12 .net v0x55d1e4656500 12, 7 0, v0x55d1e4650300_0; 1 drivers
v0x55d1e4656500_13 .net v0x55d1e4656500 13, 7 0, v0x55d1e4651080_0; 1 drivers
v0x55d1e4656500_14 .net v0x55d1e4656500 14, 7 0, v0x55d1e4651cf0_0; 1 drivers
v0x55d1e4656500_15 .net v0x55d1e4656500 15, 7 0, v0x55d1e4652950_0; 1 drivers
v0x55d1e4656500_16 .net v0x55d1e4656500 16, 7 0, v0x55d1e4653890_0; 1 drivers
v0x55d1e4656500_17 .net v0x55d1e4656500 17, 7 0, v0x55d1e4654500_0; 1 drivers
v0x55d1e4656500_18 .net v0x55d1e4656500 18, 7 0, v0x55d1e4655170_0; 1 drivers
v0x55d1e4656500_19 .net v0x55d1e4656500 19, 7 0, v0x55d1e4655dd0_0; 1 drivers
v0x55d1e4656af0 .array "b_wire", 19 0;
v0x55d1e4656af0_0 .net v0x55d1e4656af0 0, 7 0, L_0x55d1e4659120; 1 drivers
v0x55d1e4656af0_1 .net v0x55d1e4656af0 1, 7 0, v0x55d1e4649cc0_0; 1 drivers
v0x55d1e4656af0_2 .net v0x55d1e4656af0 2, 7 0, v0x55d1e464a920_0; 1 drivers
v0x55d1e4656af0_3 .net v0x55d1e4656af0 3, 7 0, v0x55d1e464b5d0_0; 1 drivers
v0x55d1e4656af0_4 .net v0x55d1e4656af0 4, 7 0, v0x55d1e464c260_0; 1 drivers
v0x55d1e4656af0_5 .net v0x55d1e4656af0 5, 7 0, L_0x55d1e4659260; 1 drivers
v0x55d1e4656af0_6 .net v0x55d1e4656af0 6, 7 0, v0x55d1e464d1c0_0; 1 drivers
v0x55d1e4656af0_7 .net v0x55d1e4656af0 7, 7 0, v0x55d1e464dd80_0; 1 drivers
v0x55d1e4656af0_8 .net v0x55d1e4656af0 8, 7 0, v0x55d1e464e9f0_0; 1 drivers
v0x55d1e4656af0_9 .net v0x55d1e4656af0 9, 7 0, v0x55d1e464f650_0; 1 drivers
v0x55d1e4656af0_10 .net v0x55d1e4656af0 10, 7 0, L_0x55d1e4659390; 1 drivers
v0x55d1e4656af0_11 .net v0x55d1e4656af0 11, 7 0, v0x55d1e46505b0_0; 1 drivers
v0x55d1e4656af0_12 .net v0x55d1e4656af0 12, 7 0, v0x55d1e4651320_0; 1 drivers
v0x55d1e4656af0_13 .net v0x55d1e4656af0 13, 7 0, v0x55d1e4651f90_0; 1 drivers
v0x55d1e4656af0_14 .net v0x55d1e4656af0 14, 7 0, v0x55d1e4652bf0_0; 1 drivers
v0x55d1e4656af0_15 .net v0x55d1e4656af0 15, 7 0, L_0x55d1e4659510; 1 drivers
v0x55d1e4656af0_16 .net v0x55d1e4656af0 16, 7 0, v0x55d1e4653b40_0; 1 drivers
v0x55d1e4656af0_17 .net v0x55d1e4656af0 17, 7 0, v0x55d1e46547a0_0; 1 drivers
v0x55d1e4656af0_18 .net v0x55d1e4656af0 18, 7 0, v0x55d1e4655410_0; 1 drivers
v0x55d1e4656af0_19 .net v0x55d1e4656af0 19, 7 0, v0x55d1e4656070_0; 1 drivers
v0x55d1e4657000 .array "c_wire", 15 0;
v0x55d1e4657000_0 .net v0x55d1e4657000 0, 15 0, v0x55d1e4649be0_0; 1 drivers
v0x55d1e4657000_1 .net v0x55d1e4657000 1, 15 0, v0x55d1e464a860_0; 1 drivers
v0x55d1e4657000_2 .net v0x55d1e4657000 2, 15 0, v0x55d1e464b510_0; 1 drivers
v0x55d1e4657000_3 .net v0x55d1e4657000 3, 15 0, v0x55d1e464c1a0_0; 1 drivers
v0x55d1e4657000_4 .net v0x55d1e4657000 4, 15 0, v0x55d1e464d0e0_0; 1 drivers
v0x55d1e4657000_5 .net v0x55d1e4657000 5, 15 0, v0x55d1e464dcc0_0; 1 drivers
v0x55d1e4657000_6 .net v0x55d1e4657000 6, 15 0, v0x55d1e464e930_0; 1 drivers
v0x55d1e4657000_7 .net v0x55d1e4657000 7, 15 0, v0x55d1e464f590_0; 1 drivers
v0x55d1e4657000_8 .net v0x55d1e4657000 8, 15 0, v0x55d1e46504d0_0; 1 drivers
v0x55d1e4657000_9 .net v0x55d1e4657000 9, 15 0, v0x55d1e4651260_0; 1 drivers
v0x55d1e4657000_10 .net v0x55d1e4657000 10, 15 0, v0x55d1e4651ed0_0; 1 drivers
v0x55d1e4657000_11 .net v0x55d1e4657000 11, 15 0, v0x55d1e4652b30_0; 1 drivers
v0x55d1e4657000_12 .net v0x55d1e4657000 12, 15 0, v0x55d1e4653a60_0; 1 drivers
v0x55d1e4657000_13 .net v0x55d1e4657000 13, 15 0, v0x55d1e46546e0_0; 1 drivers
v0x55d1e4657000_14 .net v0x55d1e4657000 14, 15 0, v0x55d1e4655350_0; 1 drivers
v0x55d1e4657000_15 .net v0x55d1e4657000 15, 15 0, v0x55d1e4655fb0_0; 1 drivers
v0x55d1e4657190_0 .net "clk", 0 0, v0x55d1e4657c10_0;  1 drivers
v0x55d1e4657280_0 .net "in_a", 31 0, v0x55d1e4658040_0;  1 drivers
v0x55d1e4657320_0 .net "in_b", 31 0, v0x55d1e4658100_0;  1 drivers
v0x55d1e46573c0_0 .net "out_c", 127 0, L_0x55d1e4669660;  alias, 1 drivers
v0x55d1e4657460_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  1 drivers
L_0x55d1e4658d80 .part v0x55d1e4658040_0, 24, 8;
L_0x55d1e4658e70 .part v0x55d1e4658040_0, 16, 8;
L_0x55d1e4658f60 .part v0x55d1e4658040_0, 8, 8;
L_0x55d1e4659050 .part v0x55d1e4658040_0, 0, 8;
L_0x55d1e4659120 .part v0x55d1e4658100_0, 24, 8;
L_0x55d1e4659260 .part v0x55d1e4658100_0, 16, 8;
L_0x55d1e4659390 .part v0x55d1e4658100_0, 8, 8;
L_0x55d1e4659510 .part v0x55d1e4658100_0, 0, 8;
LS_0x55d1e4669660_0_0 .concat [ 64 16 16 16], L_0x7fe024a35018, v0x55d1e464c1a0_0, v0x55d1e464b510_0, v0x55d1e464a860_0;
LS_0x55d1e4669660_0_4 .concat [ 16 0 0 0], v0x55d1e4649be0_0;
L_0x55d1e4669660 .concat [ 112 16 0 0], LS_0x55d1e4669660_0_0, LS_0x55d1e4669660_0_4;
S_0x55d1e4607830 .scope generate, "ROW[0]" "ROW[0]" 6 34, 6 34 0, S_0x55d1e4606f90;
 .timescale 0 0;
P_0x55d1e46492a0 .param/l "i" 1 6 34, +C4<00>;
S_0x55d1e4649380 .scope generate, "COL[0]" "COL[0]" 6 35, 6 35 0, S_0x55d1e4607830;
 .timescale 0 0;
P_0x55d1e4649580 .param/l "j" 1 6 35, +C4<00>;
S_0x55d1e4649660 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e4649380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e4649930_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e4649a10_0 .var "down_out", 7 0;
v0x55d1e4649af0_0 .net "left_in", 7 0, L_0x55d1e4659120;  alias, 1 drivers
v0x55d1e4649be0_0 .var "result_out", 15 0;
v0x55d1e4649cc0_0 .var "right_out", 7 0;
v0x55d1e4649df0_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e4649eb0_0 .net "up_in", 7 0, L_0x55d1e4658d80;  alias, 1 drivers
E_0x55d1e4635650/0 .event negedge, v0x55d1e4649df0_0;
E_0x55d1e4635650/1 .event posedge, v0x55d1e4649930_0;
E_0x55d1e4635650 .event/or E_0x55d1e4635650/0, E_0x55d1e4635650/1;
S_0x55d1e464a070 .scope generate, "COL[1]" "COL[1]" 6 35, 6 35 0, S_0x55d1e4607830;
 .timescale 0 0;
P_0x55d1e464a290 .param/l "j" 1 6 35, +C4<01>;
S_0x55d1e464a350 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e464a070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e464a5e0_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e464a6a0_0 .var "down_out", 7 0;
v0x55d1e464a760_0 .net "left_in", 7 0, v0x55d1e4649cc0_0;  alias, 1 drivers
v0x55d1e464a860_0 .var "result_out", 15 0;
v0x55d1e464a920_0 .var "right_out", 7 0;
v0x55d1e464aa50_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e464aaf0_0 .net "up_in", 7 0, L_0x55d1e4658e70;  alias, 1 drivers
S_0x55d1e464acd0 .scope generate, "COL[2]" "COL[2]" 6 35, 6 35 0, S_0x55d1e4607830;
 .timescale 0 0;
P_0x55d1e464af00 .param/l "j" 1 6 35, +C4<010>;
S_0x55d1e464afc0 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e464acd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e464b250_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e464b360_0 .var "down_out", 7 0;
v0x55d1e464b440_0 .net "left_in", 7 0, v0x55d1e464a920_0;  alias, 1 drivers
v0x55d1e464b510_0 .var "result_out", 15 0;
v0x55d1e464b5d0_0 .var "right_out", 7 0;
v0x55d1e464b700_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e464b7f0_0 .net "up_in", 7 0, L_0x55d1e4658f60;  alias, 1 drivers
S_0x55d1e464b9f0 .scope generate, "COL[3]" "COL[3]" 6 35, 6 35 0, S_0x55d1e4607830;
 .timescale 0 0;
P_0x55d1e464bbf0 .param/l "j" 1 6 35, +C4<011>;
S_0x55d1e464bcd0 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e464b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e464bf60_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e464c020_0 .var "down_out", 7 0;
v0x55d1e464c100_0 .net "left_in", 7 0, v0x55d1e464b5d0_0;  alias, 1 drivers
v0x55d1e464c1a0_0 .var "result_out", 15 0;
v0x55d1e464c260_0 .var "right_out", 7 0;
v0x55d1e464c390_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e464c430_0 .net "up_in", 7 0, L_0x55d1e4659050;  alias, 1 drivers
S_0x55d1e464c630 .scope generate, "ROW[1]" "ROW[1]" 6 34, 6 34 0, S_0x55d1e4606f90;
 .timescale 0 0;
P_0x55d1e464c850 .param/l "i" 1 6 34, +C4<01>;
S_0x55d1e464c910 .scope generate, "COL[0]" "COL[0]" 6 35, 6 35 0, S_0x55d1e464c630;
 .timescale 0 0;
P_0x55d1e464cb10 .param/l "j" 1 6 35, +C4<00>;
S_0x55d1e464cbf0 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e464c910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e464ce80_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e464cf40_0 .var "down_out", 7 0;
v0x55d1e464d020_0 .net "left_in", 7 0, L_0x55d1e4659260;  alias, 1 drivers
v0x55d1e464d0e0_0 .var "result_out", 15 0;
v0x55d1e464d1c0_0 .var "right_out", 7 0;
v0x55d1e464d2a0_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e464d340_0 .net "up_in", 7 0, v0x55d1e4649a10_0;  alias, 1 drivers
S_0x55d1e464d500 .scope generate, "COL[1]" "COL[1]" 6 35, 6 35 0, S_0x55d1e464c630;
 .timescale 0 0;
P_0x55d1e464d6d0 .param/l "j" 1 6 35, +C4<01>;
S_0x55d1e464d790 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e464d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e464da20_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e464dae0_0 .var "down_out", 7 0;
v0x55d1e464dbc0_0 .net "left_in", 7 0, v0x55d1e464d1c0_0;  alias, 1 drivers
v0x55d1e464dcc0_0 .var "result_out", 15 0;
v0x55d1e464dd80_0 .var "right_out", 7 0;
v0x55d1e464deb0_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e464df50_0 .net "up_in", 7 0, v0x55d1e464a6a0_0;  alias, 1 drivers
S_0x55d1e464e110 .scope generate, "COL[2]" "COL[2]" 6 35, 6 35 0, S_0x55d1e464c630;
 .timescale 0 0;
P_0x55d1e464e340 .param/l "j" 1 6 35, +C4<010>;
S_0x55d1e464e400 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e464e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e464e690_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e464e750_0 .var "down_out", 7 0;
v0x55d1e464e830_0 .net "left_in", 7 0, v0x55d1e464dd80_0;  alias, 1 drivers
v0x55d1e464e930_0 .var "result_out", 15 0;
v0x55d1e464e9f0_0 .var "right_out", 7 0;
v0x55d1e464eb20_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e464ebc0_0 .net "up_in", 7 0, v0x55d1e464b360_0;  alias, 1 drivers
S_0x55d1e464ed80 .scope generate, "COL[3]" "COL[3]" 6 35, 6 35 0, S_0x55d1e464c630;
 .timescale 0 0;
P_0x55d1e464ef80 .param/l "j" 1 6 35, +C4<011>;
S_0x55d1e464f060 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e464ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e464f2f0_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e464f3b0_0 .var "down_out", 7 0;
v0x55d1e464f490_0 .net "left_in", 7 0, v0x55d1e464e9f0_0;  alias, 1 drivers
v0x55d1e464f590_0 .var "result_out", 15 0;
v0x55d1e464f650_0 .var "right_out", 7 0;
v0x55d1e464f780_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e464f820_0 .net "up_in", 7 0, v0x55d1e464c020_0;  alias, 1 drivers
S_0x55d1e464f9e0 .scope generate, "ROW[2]" "ROW[2]" 6 34, 6 34 0, S_0x55d1e4606f90;
 .timescale 0 0;
P_0x55d1e464fc10 .param/l "i" 1 6 34, +C4<010>;
S_0x55d1e464fcd0 .scope generate, "COL[0]" "COL[0]" 6 35, 6 35 0, S_0x55d1e464f9e0;
 .timescale 0 0;
P_0x55d1e464fed0 .param/l "j" 1 6 35, +C4<00>;
S_0x55d1e464ffb0 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e464fcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e4650240_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e4650300_0 .var "down_out", 7 0;
v0x55d1e46503e0_0 .net "left_in", 7 0, L_0x55d1e4659390;  alias, 1 drivers
v0x55d1e46504d0_0 .var "result_out", 15 0;
v0x55d1e46505b0_0 .var "right_out", 7 0;
v0x55d1e46506e0_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e4650890_0 .net "up_in", 7 0, v0x55d1e464cf40_0;  alias, 1 drivers
S_0x55d1e4650a50 .scope generate, "COL[1]" "COL[1]" 6 35, 6 35 0, S_0x55d1e464f9e0;
 .timescale 0 0;
P_0x55d1e4650c70 .param/l "j" 1 6 35, +C4<01>;
S_0x55d1e4650d30 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e4650a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e4650fc0_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e4651080_0 .var "down_out", 7 0;
v0x55d1e4651160_0 .net "left_in", 7 0, v0x55d1e46505b0_0;  alias, 1 drivers
v0x55d1e4651260_0 .var "result_out", 15 0;
v0x55d1e4651320_0 .var "right_out", 7 0;
v0x55d1e4651450_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e46514f0_0 .net "up_in", 7 0, v0x55d1e464dae0_0;  alias, 1 drivers
S_0x55d1e46516b0 .scope generate, "COL[2]" "COL[2]" 6 35, 6 35 0, S_0x55d1e464f9e0;
 .timescale 0 0;
P_0x55d1e46518e0 .param/l "j" 1 6 35, +C4<010>;
S_0x55d1e46519a0 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e46516b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e4651c30_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e4651cf0_0 .var "down_out", 7 0;
v0x55d1e4651dd0_0 .net "left_in", 7 0, v0x55d1e4651320_0;  alias, 1 drivers
v0x55d1e4651ed0_0 .var "result_out", 15 0;
v0x55d1e4651f90_0 .var "right_out", 7 0;
v0x55d1e46520c0_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e4652160_0 .net "up_in", 7 0, v0x55d1e464e750_0;  alias, 1 drivers
S_0x55d1e4652320 .scope generate, "COL[3]" "COL[3]" 6 35, 6 35 0, S_0x55d1e464f9e0;
 .timescale 0 0;
P_0x55d1e4652520 .param/l "j" 1 6 35, +C4<011>;
S_0x55d1e4652600 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e4652320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e4652890_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e4652950_0 .var "down_out", 7 0;
v0x55d1e4652a30_0 .net "left_in", 7 0, v0x55d1e4651f90_0;  alias, 1 drivers
v0x55d1e4652b30_0 .var "result_out", 15 0;
v0x55d1e4652bf0_0 .var "right_out", 7 0;
v0x55d1e4652d20_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e4652dc0_0 .net "up_in", 7 0, v0x55d1e464f3b0_0;  alias, 1 drivers
S_0x55d1e4652f80 .scope generate, "ROW[3]" "ROW[3]" 6 34, 6 34 0, S_0x55d1e4606f90;
 .timescale 0 0;
P_0x55d1e4653180 .param/l "i" 1 6 34, +C4<011>;
S_0x55d1e4653260 .scope generate, "COL[0]" "COL[0]" 6 35, 6 35 0, S_0x55d1e4652f80;
 .timescale 0 0;
P_0x55d1e4653460 .param/l "j" 1 6 35, +C4<00>;
S_0x55d1e4653540 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e4653260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e46537d0_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e4653890_0 .var "down_out", 7 0;
v0x55d1e4653970_0 .net "left_in", 7 0, L_0x55d1e4659510;  alias, 1 drivers
v0x55d1e4653a60_0 .var "result_out", 15 0;
v0x55d1e4653b40_0 .var "right_out", 7 0;
v0x55d1e4653c70_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e4653d10_0 .net "up_in", 7 0, v0x55d1e4650300_0;  alias, 1 drivers
S_0x55d1e4653ed0 .scope generate, "COL[1]" "COL[1]" 6 35, 6 35 0, S_0x55d1e4652f80;
 .timescale 0 0;
P_0x55d1e46540f0 .param/l "j" 1 6 35, +C4<01>;
S_0x55d1e46541b0 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e4653ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e4654440_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e4654500_0 .var "down_out", 7 0;
v0x55d1e46545e0_0 .net "left_in", 7 0, v0x55d1e4653b40_0;  alias, 1 drivers
v0x55d1e46546e0_0 .var "result_out", 15 0;
v0x55d1e46547a0_0 .var "right_out", 7 0;
v0x55d1e46548d0_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e4654970_0 .net "up_in", 7 0, v0x55d1e4651080_0;  alias, 1 drivers
S_0x55d1e4654b30 .scope generate, "COL[2]" "COL[2]" 6 35, 6 35 0, S_0x55d1e4652f80;
 .timescale 0 0;
P_0x55d1e4654d60 .param/l "j" 1 6 35, +C4<010>;
S_0x55d1e4654e20 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e4654b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e46550b0_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e4655170_0 .var "down_out", 7 0;
v0x55d1e4655250_0 .net "left_in", 7 0, v0x55d1e46547a0_0;  alias, 1 drivers
v0x55d1e4655350_0 .var "result_out", 15 0;
v0x55d1e4655410_0 .var "right_out", 7 0;
v0x55d1e4655540_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e46555e0_0 .net "up_in", 7 0, v0x55d1e4651cf0_0;  alias, 1 drivers
S_0x55d1e46557a0 .scope generate, "COL[3]" "COL[3]" 6 35, 6 35 0, S_0x55d1e4652f80;
 .timescale 0 0;
P_0x55d1e46559a0 .param/l "j" 1 6 35, +C4<011>;
S_0x55d1e4655a80 .scope module, "pe" "PE" 6 36, 7 1 0, S_0x55d1e46557a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "up_in";
    .port_info 3 /INPUT 8 "left_in";
    .port_info 4 /OUTPUT 8 "right_out";
    .port_info 5 /OUTPUT 8 "down_out";
    .port_info 6 /OUTPUT 16 "result_out";
v0x55d1e4655d10_0 .net "clk", 0 0, v0x55d1e4657c10_0;  alias, 1 drivers
v0x55d1e4655dd0_0 .var "down_out", 7 0;
v0x55d1e4655eb0_0 .net "left_in", 7 0, v0x55d1e4655410_0;  alias, 1 drivers
v0x55d1e4655fb0_0 .var "result_out", 15 0;
v0x55d1e4656070_0 .var "right_out", 7 0;
v0x55d1e46561a0_0 .net "rst_n", 0 0, v0x55d1e4658600_0;  alias, 1 drivers
v0x55d1e4656240_0 .net "up_in", 7 0, v0x55d1e4652950_0;  alias, 1 drivers
    .scope S_0x55d1e46066f0;
T_0 ;
    %wait E_0x55d1e4595d80;
    %load/vec4 v0x55d1e4648700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x55d1e4648560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1e46483e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x55d1e4647de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1e4648080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e4647fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d1e460d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1e460b450_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e460b380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d1e4596330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1e4647d20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e4647c40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d1e4648560_0;
    %addi 1, 0, 128;
    %assign/vec4 v0x55d1e4648560_0, 0;
    %pushi/vec4 1, 0, 128;
    %assign/vec4 v0x55d1e4647de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1e4648080_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x55d1e4647fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d1e460d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1e460b450_0, 0;
    %load/vec4 v0x55d1e460b380_0;
    %nor/r;
    %pad/u 16;
    %assign/vec4 v0x55d1e460b380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d1e4596330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1e4647d20_0, 0;
    %load/vec4 v0x55d1e4647c40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55d1e4647c40_0, 0;
    %load/vec4 v0x55d1e4648560_0;
    %cmpi/u 100, 0, 128;
    %flag_or 5, 4;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1e46483e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1e46483e0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d1e4607c80;
T_1 ;
    %wait E_0x55d1e45b9740;
    %load/vec4 v0x55d1e4648f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d1e4648da0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55d1e4648da0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x55d1e4648da0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1e4648ce0, 0, 4;
    %load/vec4 v0x55d1e4648da0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d1e4648da0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d1e4649020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55d1e4648b40_0;
    %load/vec4 v0x55d1e4648e80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1e4648ce0, 0, 4;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55d1e4648e80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55d1e4648ce0, 4;
    %assign/vec4 v0x55d1e4648c20_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d1e4649660;
T_2 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e4649df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e4649be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4649cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4649a10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55d1e4649be0_0;
    %load/vec4 v0x55d1e4649eb0_0;
    %pad/u 16;
    %load/vec4 v0x55d1e4649af0_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e4649be0_0, 0;
    %load/vec4 v0x55d1e4649af0_0;
    %assign/vec4 v0x55d1e4649cc0_0, 0;
    %load/vec4 v0x55d1e4649eb0_0;
    %assign/vec4 v0x55d1e4649a10_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d1e464a350;
T_3 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e464aa50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e464a860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e464a920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e464a6a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d1e464a860_0;
    %load/vec4 v0x55d1e464aaf0_0;
    %pad/u 16;
    %load/vec4 v0x55d1e464a760_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e464a860_0, 0;
    %load/vec4 v0x55d1e464a760_0;
    %assign/vec4 v0x55d1e464a920_0, 0;
    %load/vec4 v0x55d1e464aaf0_0;
    %assign/vec4 v0x55d1e464a6a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d1e464afc0;
T_4 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e464b700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e464b510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e464b5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e464b360_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d1e464b510_0;
    %load/vec4 v0x55d1e464b7f0_0;
    %pad/u 16;
    %load/vec4 v0x55d1e464b440_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e464b510_0, 0;
    %load/vec4 v0x55d1e464b440_0;
    %assign/vec4 v0x55d1e464b5d0_0, 0;
    %load/vec4 v0x55d1e464b7f0_0;
    %assign/vec4 v0x55d1e464b360_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d1e464bcd0;
T_5 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e464c390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e464c1a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e464c260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e464c020_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d1e464c1a0_0;
    %load/vec4 v0x55d1e464c430_0;
    %pad/u 16;
    %load/vec4 v0x55d1e464c100_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e464c1a0_0, 0;
    %load/vec4 v0x55d1e464c100_0;
    %assign/vec4 v0x55d1e464c260_0, 0;
    %load/vec4 v0x55d1e464c430_0;
    %assign/vec4 v0x55d1e464c020_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d1e464cbf0;
T_6 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e464d2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e464d0e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e464d1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e464cf40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55d1e464d0e0_0;
    %load/vec4 v0x55d1e464d340_0;
    %pad/u 16;
    %load/vec4 v0x55d1e464d020_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e464d0e0_0, 0;
    %load/vec4 v0x55d1e464d020_0;
    %assign/vec4 v0x55d1e464d1c0_0, 0;
    %load/vec4 v0x55d1e464d340_0;
    %assign/vec4 v0x55d1e464cf40_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d1e464d790;
T_7 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e464deb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e464dcc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e464dd80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e464dae0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55d1e464dcc0_0;
    %load/vec4 v0x55d1e464df50_0;
    %pad/u 16;
    %load/vec4 v0x55d1e464dbc0_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e464dcc0_0, 0;
    %load/vec4 v0x55d1e464dbc0_0;
    %assign/vec4 v0x55d1e464dd80_0, 0;
    %load/vec4 v0x55d1e464df50_0;
    %assign/vec4 v0x55d1e464dae0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55d1e464e400;
T_8 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e464eb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e464e930_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e464e9f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e464e750_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55d1e464e930_0;
    %load/vec4 v0x55d1e464ebc0_0;
    %pad/u 16;
    %load/vec4 v0x55d1e464e830_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e464e930_0, 0;
    %load/vec4 v0x55d1e464e830_0;
    %assign/vec4 v0x55d1e464e9f0_0, 0;
    %load/vec4 v0x55d1e464ebc0_0;
    %assign/vec4 v0x55d1e464e750_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d1e464f060;
T_9 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e464f780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e464f590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e464f650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e464f3b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55d1e464f590_0;
    %load/vec4 v0x55d1e464f820_0;
    %pad/u 16;
    %load/vec4 v0x55d1e464f490_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e464f590_0, 0;
    %load/vec4 v0x55d1e464f490_0;
    %assign/vec4 v0x55d1e464f650_0, 0;
    %load/vec4 v0x55d1e464f820_0;
    %assign/vec4 v0x55d1e464f3b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d1e464ffb0;
T_10 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e46506e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e46504d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e46505b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4650300_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55d1e46504d0_0;
    %load/vec4 v0x55d1e4650890_0;
    %pad/u 16;
    %load/vec4 v0x55d1e46503e0_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e46504d0_0, 0;
    %load/vec4 v0x55d1e46503e0_0;
    %assign/vec4 v0x55d1e46505b0_0, 0;
    %load/vec4 v0x55d1e4650890_0;
    %assign/vec4 v0x55d1e4650300_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55d1e4650d30;
T_11 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e4651450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e4651260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4651320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4651080_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55d1e4651260_0;
    %load/vec4 v0x55d1e46514f0_0;
    %pad/u 16;
    %load/vec4 v0x55d1e4651160_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e4651260_0, 0;
    %load/vec4 v0x55d1e4651160_0;
    %assign/vec4 v0x55d1e4651320_0, 0;
    %load/vec4 v0x55d1e46514f0_0;
    %assign/vec4 v0x55d1e4651080_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55d1e46519a0;
T_12 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e46520c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e4651ed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4651f90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4651cf0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55d1e4651ed0_0;
    %load/vec4 v0x55d1e4652160_0;
    %pad/u 16;
    %load/vec4 v0x55d1e4651dd0_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e4651ed0_0, 0;
    %load/vec4 v0x55d1e4651dd0_0;
    %assign/vec4 v0x55d1e4651f90_0, 0;
    %load/vec4 v0x55d1e4652160_0;
    %assign/vec4 v0x55d1e4651cf0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55d1e4652600;
T_13 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e4652d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e4652b30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4652bf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4652950_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55d1e4652b30_0;
    %load/vec4 v0x55d1e4652dc0_0;
    %pad/u 16;
    %load/vec4 v0x55d1e4652a30_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e4652b30_0, 0;
    %load/vec4 v0x55d1e4652a30_0;
    %assign/vec4 v0x55d1e4652bf0_0, 0;
    %load/vec4 v0x55d1e4652dc0_0;
    %assign/vec4 v0x55d1e4652950_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55d1e4653540;
T_14 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e4653c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e4653a60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4653b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4653890_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55d1e4653a60_0;
    %load/vec4 v0x55d1e4653d10_0;
    %pad/u 16;
    %load/vec4 v0x55d1e4653970_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e4653a60_0, 0;
    %load/vec4 v0x55d1e4653970_0;
    %assign/vec4 v0x55d1e4653b40_0, 0;
    %load/vec4 v0x55d1e4653d10_0;
    %assign/vec4 v0x55d1e4653890_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55d1e46541b0;
T_15 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e46548d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e46546e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e46547a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4654500_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55d1e46546e0_0;
    %load/vec4 v0x55d1e4654970_0;
    %pad/u 16;
    %load/vec4 v0x55d1e46545e0_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e46546e0_0, 0;
    %load/vec4 v0x55d1e46545e0_0;
    %assign/vec4 v0x55d1e46547a0_0, 0;
    %load/vec4 v0x55d1e4654970_0;
    %assign/vec4 v0x55d1e4654500_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55d1e4654e20;
T_16 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e4655540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e4655350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4655410_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4655170_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55d1e4655350_0;
    %load/vec4 v0x55d1e46555e0_0;
    %pad/u 16;
    %load/vec4 v0x55d1e4655250_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e4655350_0, 0;
    %load/vec4 v0x55d1e4655250_0;
    %assign/vec4 v0x55d1e4655410_0, 0;
    %load/vec4 v0x55d1e46555e0_0;
    %assign/vec4 v0x55d1e4655170_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55d1e4655a80;
T_17 ;
    %wait E_0x55d1e4635650;
    %load/vec4 v0x55d1e46561a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d1e4655fb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4656070_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1e4655dd0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55d1e4655fb0_0;
    %load/vec4 v0x55d1e4656240_0;
    %pad/u 16;
    %load/vec4 v0x55d1e4655eb0_0;
    %pad/u 16;
    %mul;
    %add;
    %assign/vec4 v0x55d1e4655fb0_0, 0;
    %load/vec4 v0x55d1e4655eb0_0;
    %assign/vec4 v0x55d1e4656070_0, 0;
    %load/vec4 v0x55d1e4656240_0;
    %assign/vec4 v0x55d1e4655dd0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55d1e46073e0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1e4657c10_0, 0, 1;
T_18.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55d1e4657c10_0;
    %inv;
    %store/vec4 v0x55d1e4657c10_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x55d1e46073e0;
T_19 ;
    %vpi_call/w 5 48 "$dumpfile", "systolic_array_tb.vcd" {0 0 0};
    %vpi_call/w 5 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d1e46073e0 {0 0 0};
    %vpi_call/w 5 50 "$dumpvars", 32'sb00000000000000000000000000000000, v0x55d1e4657d40_0, v0x55d1e4657de0_0, v0x55d1e4657e80_0, v0x55d1e4657f60_0 {0 0 0};
    %vpi_call/w 5 51 "$dumpvars", 32'sb00000000000000000000000000000000, v0x55d1e46582a0_0, v0x55d1e4658360_0, v0x55d1e4658440_0, v0x55d1e4658520_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1e4658600_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d1e4658040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d1e4658100_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1e4658600_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 5 63 "$display", "=== Simple Single PE Test First ===" {0 0 0};
    %pushi/vec4 33554432, 0, 32;
    %store/vec4 v0x55d1e4658040_0, 0, 32;
    %pushi/vec4 50331648, 0, 32;
    %store/vec4 v0x55d1e4658100_0, 0, 32;
    %delay 10000, 0;
    %vpi_call/w 5 69 "$display", "After 1 cycle:" {0 0 0};
    %vpi_call/w 5 70 "$display", "  PE[0][0] result_out = %d", v0x55d1e46582a0_0 {0 0 0};
    %vpi_call/w 5 71 "$display", "  c_wire[0][0] = %d", v0x55d1e4657d40_0 {0 0 0};
    %vpi_call/w 5 72 "$display", "  out_c[127:112] = %d", v0x55d1e4657710_0 {0 0 0};
    %vpi_call/w 5 73 "$display", "  Full out_c = %h", v0x55d1e46581d0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d1e4658040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d1e4658100_0, 0, 32;
    %delay 10000, 0;
    %vpi_call/w 5 80 "$display", "After 2 cycles (inputs reset):" {0 0 0};
    %vpi_call/w 5 81 "$display", "  PE[0][0] result_out = %d (expected 6)", v0x55d1e46582a0_0 {0 0 0};
    %vpi_call/w 5 82 "$display", "  c_wire[0][0] = %d", v0x55d1e4657d40_0 {0 0 0};
    %vpi_call/w 5 83 "$display", "  out_c[127:112] = %d", v0x55d1e4657710_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call/w 5 86 "$display", "After 3 cycles:" {0 0 0};
    %vpi_call/w 5 87 "$display", "  PE[0][0] result_out = %d", v0x55d1e46582a0_0 {0 0 0};
    %vpi_call/w 5 88 "$display", "  c_wire[0][0] = %d", v0x55d1e4657d40_0 {0 0 0};
    %vpi_call/w 5 89 "$display", "  out_c[127:112] = %d", v0x55d1e4657710_0 {0 0 0};
    %vpi_call/w 5 92 "$display", "\012=== Matrix Multiplication Test ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1e4658600_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1e4658600_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 5 101 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x55d1e46073e0;
T_20 ;
    %vpi_call/w 5 106 "$monitor", "Time=%0t rst_n=%b clk=%b a_in=%h b_in=%h", $time, v0x55d1e4658600_0, v0x55d1e4657c10_0, v0x55d1e4658040_0, v0x55d1e4658100_0 {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "RTL/TPU.v";
    "RTL/global_buffer.v";
    "RTL/systolic_array_tb.v";
    "RTL/systolic_array.v";
    "RTL/PE.v";
