Protel Design System Design Rule Check
PCB File : C:\Users\zing9\OneDrive\Documents\GitHub\IoT-Data-Collection\src\esp\PCB1.PcbDoc
Date     : 4/24/2023
Time     : 11:25:06 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: Abstract polygon ID

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Not Repour After Edit  (No Net) on Top Overlay 
Rule Violations :1

Processing Rule : Width Constraint (Min=0.2mm) (Max=0.2mm) (Preferred=0.2mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=2mm) (Preferred=0.5mm) (InNetClass('power'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Arc (0.822mm,66.799mm) on Top Overlay And Pad T1-1(2.041mm,67.851mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (13.852mm,46.597mm) on Top Overlay And Pad U2-1(15.202mm,46.597mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Arc (17.229mm,66.799mm) on Top Overlay And Pad T2-1(18.448mm,67.851mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Arc (25.451mm,36.084mm) on Top Overlay And Pad L1-1(23.546mm,36.084mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Arc (26.086mm,36.084mm) on Top Overlay And Pad L1-1(23.546mm,36.084mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Arc (26.086mm,36.084mm) on Top Overlay And Pad L1-2(28.626mm,36.084mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Arc (26.721mm,36.084mm) on Top Overlay And Pad L1-2(28.626mm,36.084mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Arc (33.97mm,66.799mm) on Top Overlay And Pad T3-1(35.189mm,67.851mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Area Fill (23.792mm,77.656mm) (25.545mm,78.113mm) on Bottom Overlay And Pad D4-2(23.753mm,77.872mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Area Fill (39.627mm,77.656mm) (41.38mm,78.113mm) on Bottom Overlay And Pad D3-2(39.588mm,77.872mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Area Fill (6.796mm,77.656mm) (8.548mm,78.113mm) on Bottom Overlay And Pad D5-2(6.757mm,77.872mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS1-1(7.971mm,54.446mm) on Top Layer And Track (6.471mm,53.396mm)(6.471mm,60.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS1-2(7.971mm,56.746mm) on Top Layer And Track (6.471mm,53.396mm)(6.471mm,60.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS1-3(7.971mm,59.046mm) on Top Layer And Track (6.471mm,53.396mm)(6.471mm,60.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS1-4(2.171mm,56.746mm) on Top Layer And Track (3.671mm,53.396mm)(3.671mm,60.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-1(67.148mm,39.531mm) on Top Layer And Track (65.294mm,38.85mm)(66.437mm,38.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-1(67.148mm,39.531mm) on Top Layer And Track (67.86mm,38.85mm)(69.003mm,38.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-2(67.148mm,32.531mm) on Top Layer And Track (65.294mm,33.211mm)(66.437mm,33.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT1-2(67.148mm,32.531mm) on Top Layer And Track (67.86mm,33.211mm)(69.003mm,33.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-1(16.538mm,60.614mm) on Top Layer And Track (14.338mm,61.014mm)(18.738mm,61.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-2(16.538mm,54.814mm) on Top Layer And Track (13.238mm,54.414mm)(19.838mm,54.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C1-1(76.793mm,32.621mm) on Top Layer And Track (76.196mm,32.037mm)(76.196mm,33.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-1(76.793mm,32.621mm) on Top Layer And Track (76.196mm,32.037mm)(78.914mm,32.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-1(76.793mm,32.621mm) on Top Layer And Track (76.196mm,33.205mm)(78.914mm,33.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-1(76.793mm,32.621mm) on Top Layer And Track (77.441mm,32.215mm)(77.644mm,32.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-1(76.793mm,32.621mm) on Top Layer And Track (77.441mm,33.027mm)(77.644mm,33.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad C11-1(10.642mm,41.206mm) on Top Layer And Track (11.659mm,40.19mm)(11.659mm,42.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C11-1(10.642mm,41.206mm) on Top Layer And Track (6.325mm,40.19mm)(11.659mm,40.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C11-1(10.642mm,41.206mm) on Top Layer And Track (6.325mm,42.222mm)(11.659mm,42.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C11-2(7.342mm,41.206mm) on Top Layer And Track (6.325mm,40.19mm)(11.659mm,40.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad C11-2(7.342mm,41.206mm) on Top Layer And Track (6.325mm,40.19mm)(6.325mm,41.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad C11-2(7.342mm,41.206mm) on Top Layer And Track (6.325mm,41.689mm)(6.325mm,42.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C11-2(7.342mm,41.206mm) on Top Layer And Track (6.325mm,42.222mm)(11.659mm,42.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-2(78.293mm,32.621mm) on Top Layer And Track (76.196mm,32.037mm)(78.914mm,32.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C1-2(78.293mm,32.621mm) on Top Layer And Track (76.196mm,33.205mm)(78.914mm,33.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-2(78.293mm,32.621mm) on Top Layer And Track (77.441mm,32.215mm)(77.644mm,32.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad C1-2(78.293mm,32.621mm) on Top Layer And Track (77.441mm,33.027mm)(77.644mm,33.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C1-2(78.293mm,32.621mm) on Top Layer And Track (78.914mm,32.037mm)(78.914mm,33.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C12-1(2.282mm,50.454mm) on Top Layer And Track (1.266mm,46.137mm)(1.266mm,51.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad C12-1(2.282mm,50.454mm) on Top Layer And Track (1.266mm,51.471mm)(3.298mm,51.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C12-1(2.282mm,50.454mm) on Top Layer And Track (3.298mm,46.137mm)(3.298mm,51.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C12-2(2.282mm,47.154mm) on Top Layer And Track (1.266mm,46.137mm)(1.266mm,51.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad C12-2(2.282mm,47.154mm) on Top Layer And Track (1.266mm,46.137mm)(1.799mm,46.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad C12-2(2.282mm,47.154mm) on Top Layer And Track (1.799mm,46.137mm)(3.298mm,46.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad C12-2(2.282mm,47.154mm) on Top Layer And Track (3.298mm,46.137mm)(3.298mm,51.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C2-1(80.634mm,26.177mm) on Top Layer And Track (80.038mm,25.593mm)(80.038mm,26.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C2-1(80.634mm,26.177mm) on Top Layer And Track (80.038mm,25.593mm)(82.756mm,25.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C2-1(80.634mm,26.177mm) on Top Layer And Track (80.038mm,26.761mm)(82.756mm,26.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-1(80.634mm,26.177mm) on Top Layer And Track (81.283mm,25.77mm)(81.486mm,25.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-1(80.634mm,26.177mm) on Top Layer And Track (81.283mm,26.583mm)(81.486mm,26.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C2-2(82.134mm,26.177mm) on Top Layer And Track (80.038mm,25.593mm)(82.756mm,25.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C2-2(82.134mm,26.177mm) on Top Layer And Track (80.038mm,26.761mm)(82.756mm,26.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-2(82.134mm,26.177mm) on Top Layer And Track (81.283mm,25.77mm)(81.486mm,25.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad C2-2(82.134mm,26.177mm) on Top Layer And Track (81.283mm,26.583mm)(81.486mm,26.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C2-2(82.134mm,26.177mm) on Top Layer And Track (82.756mm,25.593mm)(82.756mm,26.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-1(84.408mm,32.706mm) on Top Layer And Track (82.287mm,32.122mm)(85.004mm,32.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-1(84.408mm,32.706mm) on Top Layer And Track (82.287mm,33.29mm)(85.004mm,33.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-1(84.408mm,32.706mm) on Top Layer And Track (83.557mm,32.299mm)(83.76mm,32.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad C3-1(84.408mm,32.706mm) on Top Layer And Track (83.557mm,33.112mm)(83.76mm,33.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C3-1(84.408mm,32.706mm) on Top Layer And Track (85.004mm,32.122mm)(85.004mm,33.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C3-2(82.908mm,32.706mm) on Top Layer And Track (82.287mm,32.122mm)(82.287mm,33.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-2(82.908mm,32.706mm) on Top Layer And Track (82.287mm,32.122mm)(85.004mm,32.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C3-2(82.908mm,32.706mm) on Top Layer And Track (82.287mm,33.29mm)(85.004mm,33.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-2(82.908mm,32.706mm) on Top Layer And Track (83.557mm,32.299mm)(83.76mm,32.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-2(82.908mm,32.706mm) on Top Layer And Track (83.557mm,33.112mm)(83.76mm,33.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.254mm) Between Pad C4-2(25.577mm,26.085mm) on Top Layer And Track (25.171mm,24.569mm)(25.171mm,26.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C4-2(25.577mm,26.085mm) on Top Layer And Track (25.171mm,26.5mm)(25.958mm,26.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad C4-2(25.577mm,26.085mm) on Top Layer And Track (25.323mm,25.382mm)(25.323mm,25.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad C4-2(25.577mm,26.085mm) on Top Layer And Track (25.831mm,25.382mm)(25.831mm,25.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.254mm) Between Pad C4-2(25.577mm,26.085mm) on Top Layer And Track (25.958mm,24.569mm)(25.958mm,26.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-1(30.808mm,51.009mm) on Top Layer And Track (31.608mm,47.777mm)(31.608mm,54.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-1(30.808mm,51.009mm) on Top Layer And Track (31.999mm,28.433mm)(31.999mm,55.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-2(22.108mm,51.009mm) on Top Layer And Track (21.308mm,45.859mm)(21.308mm,56.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-1(4.269mm,17.767mm) on Top Layer And Track (3.469mm,14.535mm)(3.469mm,20.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(12.969mm,17.767mm) on Top Layer And Text "R6" (14.092mm,18.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(12.969mm,17.767mm) on Top Layer And Text "R8" (14.092mm,15.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(12.969mm,17.767mm) on Top Layer And Track (13.769mm,12.617mm)(13.769mm,22.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-1(30.276mm,24.67mm) on Top Layer And Track (29.692mm,24.073mm)(29.692mm,26.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C7-1(30.276mm,24.67mm) on Top Layer And Track (29.692mm,24.073mm)(30.861mm,24.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C7-1(30.276mm,24.67mm) on Top Layer And Track (29.87mm,25.318mm)(29.87mm,25.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C7-1(30.276mm,24.67mm) on Top Layer And Track (30.683mm,25.318mm)(30.683mm,25.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-1(30.276mm,24.67mm) on Top Layer And Track (30.861mm,24.073mm)(30.861mm,26.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-2(30.276mm,26.17mm) on Top Layer And Track (29.692mm,24.073mm)(29.692mm,26.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C7-2(30.276mm,26.17mm) on Top Layer And Track (29.692mm,26.791mm)(30.861mm,26.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C7-2(30.276mm,26.17mm) on Top Layer And Track (29.87mm,25.318mm)(29.87mm,25.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad C7-2(30.276mm,26.17mm) on Top Layer And Track (30.683mm,25.318mm)(30.683mm,25.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C7-2(30.276mm,26.17mm) on Top Layer And Track (30.861mm,24.073mm)(30.861mm,26.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C8-1(23.585mm,21.521mm) on Top Layer And Track (21.463mm,20.937mm)(24.181mm,20.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C8-1(23.585mm,21.521mm) on Top Layer And Track (21.463mm,22.105mm)(24.181mm,22.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C8-1(23.585mm,21.521mm) on Top Layer And Track (22.733mm,21.115mm)(22.936mm,21.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad C8-1(23.585mm,21.521mm) on Top Layer And Track (22.733mm,21.927mm)(22.936mm,21.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C8-1(23.585mm,21.521mm) on Top Layer And Track (24.181mm,20.937mm)(24.181mm,22.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C8-2(22.085mm,21.521mm) on Top Layer And Track (21.463mm,20.937mm)(21.463mm,22.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C8-2(22.085mm,21.521mm) on Top Layer And Track (21.463mm,20.937mm)(24.181mm,20.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C8-2(22.085mm,21.521mm) on Top Layer And Track (21.463mm,22.105mm)(24.181mm,22.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C8-2(22.085mm,21.521mm) on Top Layer And Track (22.733mm,21.115mm)(22.936mm,21.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C8-2(22.085mm,21.521mm) on Top Layer And Track (22.733mm,21.927mm)(22.936mm,21.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad C9-1(17.652mm,21.521mm) on Top Layer And Track (17.055mm,20.937mm)(17.055mm,22.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C9-1(17.652mm,21.521mm) on Top Layer And Track (17.055mm,20.937mm)(19.773mm,20.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C9-1(17.652mm,21.521mm) on Top Layer And Track (17.055mm,22.105mm)(19.773mm,22.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C9-1(17.652mm,21.521mm) on Top Layer And Track (18.3mm,21.115mm)(18.503mm,21.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C9-1(17.652mm,21.521mm) on Top Layer And Track (18.3mm,21.927mm)(18.503mm,21.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C9-2(19.152mm,21.521mm) on Top Layer And Track (17.055mm,20.937mm)(19.773mm,20.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C9-2(19.152mm,21.521mm) on Top Layer And Track (17.055mm,22.105mm)(19.773mm,22.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C9-2(19.152mm,21.521mm) on Top Layer And Track (18.3mm,21.115mm)(18.503mm,21.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad C9-2(19.152mm,21.521mm) on Top Layer And Track (18.3mm,21.927mm)(18.503mm,21.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C9-2(19.152mm,21.521mm) on Top Layer And Track (19.773mm,20.937mm)(19.773mm,22.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D2-2(24.38mm,43.686mm) on Top Layer And Track (23.542mm,43.432mm)(23.669mm,43.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D2-2(24.38mm,43.686mm) on Top Layer And Track (23.542mm,43.94mm)(23.669mm,43.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D2-2(24.38mm,43.686mm) on Top Layer And Track (23.669mm,42.77mm)(23.669mm,43.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad D2-2(24.38mm,43.686mm) on Top Layer And Track (23.669mm,43.94mm)(23.669mm,44.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D3-1(42.892mm,77.872mm) on Bottom Layer And Track (39.74mm,76.972mm)(42.74mm,76.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D3-1(42.892mm,77.872mm) on Bottom Layer And Track (39.74mm,78.772mm)(42.74mm,78.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad D3-1(42.892mm,77.872mm) on Bottom Layer And Track (42.74mm,76.972mm)(42.74mm,77.185mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad D3-1(42.892mm,77.872mm) on Bottom Layer And Track (42.74mm,78.559mm)(42.74mm,78.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad D3-2(39.588mm,77.872mm) on Bottom Layer And Track (39.74mm,76.972mm)(39.74mm,77.185mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D3-2(39.588mm,77.872mm) on Bottom Layer And Track (39.74mm,76.972mm)(42.74mm,76.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad D3-2(39.588mm,77.872mm) on Bottom Layer And Track (39.74mm,78.559mm)(39.74mm,78.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D3-2(39.588mm,77.872mm) on Bottom Layer And Track (39.74mm,78.772mm)(42.74mm,78.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D4-1(27.057mm,77.872mm) on Bottom Layer And Track (23.905mm,76.972mm)(26.905mm,76.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D4-1(27.057mm,77.872mm) on Bottom Layer And Track (23.905mm,78.772mm)(26.905mm,78.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad D4-1(27.057mm,77.872mm) on Bottom Layer And Track (26.905mm,76.972mm)(26.905mm,77.185mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad D4-1(27.057mm,77.872mm) on Bottom Layer And Track (26.905mm,78.559mm)(26.905mm,78.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad D4-2(23.753mm,77.872mm) on Bottom Layer And Track (23.905mm,76.972mm)(23.905mm,77.185mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D4-2(23.753mm,77.872mm) on Bottom Layer And Track (23.905mm,76.972mm)(26.905mm,76.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad D4-2(23.753mm,77.872mm) on Bottom Layer And Track (23.905mm,78.559mm)(23.905mm,78.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D4-2(23.753mm,77.872mm) on Bottom Layer And Track (23.905mm,78.772mm)(26.905mm,78.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D5-1(10.061mm,77.872mm) on Bottom Layer And Track (6.909mm,76.972mm)(9.909mm,76.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D5-1(10.061mm,77.872mm) on Bottom Layer And Track (6.909mm,78.772mm)(9.909mm,78.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad D5-1(10.061mm,77.872mm) on Bottom Layer And Track (9.909mm,76.972mm)(9.909mm,77.185mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad D5-1(10.061mm,77.872mm) on Bottom Layer And Track (9.909mm,78.559mm)(9.909mm,78.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad D5-2(6.757mm,77.872mm) on Bottom Layer And Track (6.909mm,76.972mm)(6.909mm,77.185mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D5-2(6.757mm,77.872mm) on Bottom Layer And Track (6.909mm,76.972mm)(9.909mm,76.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Pad D5-2(6.757mm,77.872mm) on Bottom Layer And Track (6.909mm,78.559mm)(6.909mm,78.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D5-2(6.757mm,77.872mm) on Bottom Layer And Track (6.909mm,78.772mm)(9.909mm,78.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-1(58.335mm,69.531mm) on Top Layer And Text "R3" (56.895mm,71.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC1-1(58.335mm,69.531mm) on Top Layer And Track (57.69mm,70.681mm)(62.79mm,70.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC1-2(59.605mm,69.531mm) on Top Layer And Track (57.69mm,70.681mm)(62.79mm,70.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC1-3(60.875mm,69.531mm) on Top Layer And Track (57.69mm,70.681mm)(62.79mm,70.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad IC1-4(62.145mm,69.531mm) on Top Layer And Track (57.69mm,70.681mm)(62.79mm,70.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad IC1-5(62.145mm,75.181mm) on Top Layer And Track (57.69mm,74.031mm)(62.79mm,74.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad IC1-6(60.875mm,75.181mm) on Top Layer And Track (57.69mm,74.031mm)(62.79mm,74.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad IC1-7(59.605mm,75.181mm) on Top Layer And Track (57.69mm,74.031mm)(62.79mm,74.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad IC1-8(58.335mm,75.181mm) on Top Layer And Text "R4" (56.284mm,75.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad IC1-8(58.335mm,75.181mm) on Top Layer And Track (57.69mm,74.031mm)(62.79mm,74.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L2-2(24.105mm,18.727mm) on Top Layer And Track (21.819mm,17.838mm)(24.105mm,17.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L2-2(24.105mm,18.727mm) on Top Layer And Track (21.819mm,19.616mm)(24.105mm,19.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L2-2(24.105mm,18.727mm) on Top Layer And Track (24.105mm,17.838mm)(24.105mm,17.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L2-2(24.105mm,18.727mm) on Top Layer And Track (24.105mm,19.489mm)(24.105mm,19.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad L4-1(71.085mm,25.645mm) on Top Layer And Track (70.933mm,26.584mm)(70.933mm,26.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L4-2(67.478mm,25.645mm) on Top Layer And Track (67.631mm,24.629mm)(67.631mm,24.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L4-2(67.478mm,25.645mm) on Top Layer And Track (67.631mm,24.629mm)(70.933mm,24.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L4-2(67.478mm,25.645mm) on Top Layer And Track (67.631mm,26.61mm)(67.631mm,26.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L4-2(67.478mm,25.645mm) on Top Layer And Track (67.631mm,26.661mm)(70.933mm,26.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L5-1(77.638mm,25.645mm) on Top Layer And Track (74.184mm,24.629mm)(77.486mm,24.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L5-1(77.638mm,25.645mm) on Top Layer And Track (74.184mm,26.661mm)(77.486mm,26.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L5-1(77.638mm,25.645mm) on Top Layer And Track (77.486mm,24.629mm)(77.486mm,24.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad L5-1(77.638mm,25.645mm) on Top Layer And Track (77.486mm,26.584mm)(77.486mm,26.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L5-2(74.031mm,25.645mm) on Top Layer And Track (74.184mm,24.629mm)(74.184mm,24.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L5-2(74.031mm,25.645mm) on Top Layer And Track (74.184mm,24.629mm)(77.486mm,24.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L5-2(74.031mm,25.645mm) on Top Layer And Track (74.184mm,26.61mm)(74.184mm,26.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L5-2(74.031mm,25.645mm) on Top Layer And Track (74.184mm,26.661mm)(77.486mm,26.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L6-1(9.151mm,64.103mm) on Top Layer And Track (5.697mm,63.087mm)(8.999mm,63.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L6-1(9.151mm,64.103mm) on Top Layer And Track (5.697mm,65.119mm)(8.999mm,65.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L6-1(9.151mm,64.103mm) on Top Layer And Track (8.999mm,63.087mm)(8.999mm,63.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad L6-1(9.151mm,64.103mm) on Top Layer And Track (8.999mm,65.043mm)(8.999mm,65.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L6-2(5.545mm,64.103mm) on Top Layer And Track (5.697mm,63.087mm)(5.697mm,63.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L6-2(5.545mm,64.103mm) on Top Layer And Track (5.697mm,63.087mm)(8.999mm,63.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L6-2(5.545mm,64.103mm) on Top Layer And Track (5.697mm,65.068mm)(5.697mm,65.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L6-2(5.545mm,64.103mm) on Top Layer And Track (5.697mm,65.119mm)(8.999mm,65.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L7-1(27.129mm,64.103mm) on Top Layer And Track (23.675mm,63.087mm)(26.977mm,63.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L7-1(27.129mm,64.103mm) on Top Layer And Track (26.977mm,63.087mm)(26.977mm,63.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad L7-1(27.129mm,64.103mm) on Top Layer And Track (26.977mm,65.043mm)(26.977mm,65.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L8-1(43.429mm,64.103mm) on Top Layer And Track (39.975mm,63.087mm)(43.277mm,63.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L8-1(43.429mm,64.103mm) on Top Layer And Track (39.975mm,65.119mm)(43.277mm,65.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L8-1(43.429mm,64.103mm) on Top Layer And Track (43.277mm,63.087mm)(43.277mm,63.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad L8-1(43.429mm,64.103mm) on Top Layer And Track (43.277mm,65.043mm)(43.277mm,65.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L8-2(39.822mm,64.103mm) on Top Layer And Track (39.975mm,63.087mm)(39.975mm,63.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L8-2(39.822mm,64.103mm) on Top Layer And Track (39.975mm,63.087mm)(43.277mm,63.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad L8-2(39.822mm,64.103mm) on Top Layer And Track (39.975mm,65.068mm)(39.975mm,65.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L8-2(39.822mm,64.103mm) on Top Layer And Track (39.975mm,65.119mm)(43.277mm,65.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad Q2-2(28.686mm,70.56mm) on Top Layer And Text "R16" (24.11mm,70.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad Q3-2(12.234mm,70.56mm) on Top Layer And Text "R14" (7.855mm,70.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(64.176mm,23.232mm) on Top Layer And Track (63.277mm,22.427mm)(63.277mm,23.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-1(64.176mm,23.232mm) on Top Layer And Track (63.277mm,22.427mm)(65.081mm,22.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R10-1(64.176mm,23.232mm) on Top Layer And Track (63.49mm,23.953mm)(63.49mm,24.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R10-1(64.176mm,23.232mm) on Top Layer And Track (64.862mm,23.953mm)(64.862mm,24.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-1(64.176mm,23.232mm) on Top Layer And Track (65.081mm,22.427mm)(65.081mm,23.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R10-2(64.176mm,25.132mm) on Top Layer And Track (63.277mm,24.585mm)(63.277mm,25.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R10-2(64.176mm,25.132mm) on Top Layer And Track (63.277mm,25.927mm)(65.081mm,25.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R10-2(64.176mm,25.132mm) on Top Layer And Track (63.49mm,23.953mm)(63.49mm,24.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R10-2(64.176mm,25.132mm) on Top Layer And Track (64.862mm,23.953mm)(64.862mm,24.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-2(64.176mm,25.132mm) on Top Layer And Track (65.081mm,24.585mm)(65.081mm,25.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-1(79.482mm,29.696mm) on Top Layer And Track (78.677mm,28.792mm)(78.677mm,30.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R1-1(79.482mm,29.696mm) on Top Layer And Track (78.677mm,28.792mm)(80.061mm,28.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-1(79.482mm,29.696mm) on Top Layer And Track (78.677mm,30.595mm)(80.061mm,30.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(79.482mm,29.696mm) on Top Layer And Track (80.203mm,29.01mm)(80.66mm,29.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(79.482mm,29.696mm) on Top Layer And Track (80.203mm,30.382mm)(80.66mm,30.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(64.303mm,15.871mm) on Top Layer And Track (63.404mm,15.066mm)(63.404mm,16.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-1(64.303mm,15.871mm) on Top Layer And Track (63.404mm,15.066mm)(65.208mm,15.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R11-1(64.303mm,15.871mm) on Top Layer And Track (63.617mm,16.592mm)(63.617mm,17.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R11-1(64.303mm,15.871mm) on Top Layer And Track (64.989mm,16.592mm)(64.989mm,17.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-1(64.303mm,15.871mm) on Top Layer And Track (65.208mm,15.066mm)(65.208mm,16.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R11-2(64.303mm,17.771mm) on Top Layer And Track (63.404mm,17.224mm)(63.404mm,18.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R11-2(64.303mm,17.771mm) on Top Layer And Track (63.404mm,18.566mm)(65.208mm,18.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R11-2(64.303mm,17.771mm) on Top Layer And Track (63.617mm,16.592mm)(63.617mm,17.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R11-2(64.303mm,17.771mm) on Top Layer And Track (64.989mm,16.592mm)(64.989mm,17.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R11-2(64.303mm,17.771mm) on Top Layer And Track (65.208mm,17.224mm)(65.208mm,18.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(81.382mm,29.696mm) on Top Layer And Track (80.203mm,29.01mm)(80.66mm,29.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R1-2(81.382mm,29.696mm) on Top Layer And Track (80.203mm,30.382mm)(80.66mm,30.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-2(81.382mm,29.696mm) on Top Layer And Track (80.836mm,28.792mm)(82.177mm,28.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-2(81.382mm,29.696mm) on Top Layer And Track (80.836mm,30.595mm)(82.177mm,30.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R1-2(81.382mm,29.696mm) on Top Layer And Track (82.177mm,28.792mm)(82.177mm,30.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R12-2(79.543mm,21.581mm) on Top Layer And Track (78.644mm,21.034mm)(78.644mm,22.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R12-2(79.543mm,21.581mm) on Top Layer And Track (78.644mm,22.376mm)(80.448mm,22.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R12-2(79.543mm,21.581mm) on Top Layer And Track (78.857mm,20.402mm)(78.857mm,20.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R12-2(79.543mm,21.581mm) on Top Layer And Track (80.229mm,20.402mm)(80.229mm,20.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R12-2(79.543mm,21.581mm) on Top Layer And Track (80.448mm,21.034mm)(80.448mm,22.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R13-1(80.284mm,13.179mm) on Top Layer And Track (79.105mm,12.493mm)(79.563mm,12.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R13-1(80.284mm,13.179mm) on Top Layer And Track (79.105mm,13.864mm)(79.563mm,13.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R13-1(80.284mm,13.179mm) on Top Layer And Track (79.705mm,12.28mm)(81.088mm,12.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R13-1(80.284mm,13.179mm) on Top Layer And Track (79.705mm,14.083mm)(81.088mm,14.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R13-1(80.284mm,13.179mm) on Top Layer And Track (81.088mm,12.28mm)(81.088mm,14.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R13-2(78.384mm,13.179mm) on Top Layer And Track (77.588mm,12.28mm)(77.588mm,14.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R13-2(78.384mm,13.179mm) on Top Layer And Track (77.588mm,12.28mm)(78.93mm,12.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R13-2(78.384mm,13.179mm) on Top Layer And Track (77.588mm,14.083mm)(78.93mm,14.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R13-2(78.384mm,13.179mm) on Top Layer And Track (79.105mm,12.493mm)(79.563mm,12.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R13-2(78.384mm,13.179mm) on Top Layer And Track (79.105mm,13.864mm)(79.563mm,13.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R14-1(8.593mm,68.969mm) on Top Layer And Track (7.689mm,68.39mm)(7.689mm,69.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R14-1(8.593mm,68.969mm) on Top Layer And Track (7.689mm,69.774mm)(9.492mm,69.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R14-1(8.593mm,68.969mm) on Top Layer And Track (7.907mm,67.791mm)(7.907mm,68.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R14-1(8.593mm,68.969mm) on Top Layer And Track (9.279mm,67.791mm)(9.279mm,68.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R14-1(8.593mm,68.969mm) on Top Layer And Track (9.492mm,68.39mm)(9.492mm,69.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R15-1(8.593mm,76.295mm) on Top Layer And Track (7.689mm,75.716mm)(7.689mm,77.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R15-1(8.593mm,76.295mm) on Top Layer And Track (7.689mm,77.099mm)(9.492mm,77.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R15-1(8.593mm,76.295mm) on Top Layer And Track (7.907mm,75.116mm)(7.907mm,75.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R15-1(8.593mm,76.295mm) on Top Layer And Track (9.279mm,75.116mm)(9.279mm,75.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R15-1(8.593mm,76.295mm) on Top Layer And Track (9.492mm,75.716mm)(9.492mm,77.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R15-2(8.593mm,74.395mm) on Top Layer And Track (7.689mm,73.599mm)(7.689mm,74.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R15-2(8.593mm,74.395mm) on Top Layer And Track (7.689mm,73.599mm)(9.492mm,73.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R15-2(8.593mm,74.395mm) on Top Layer And Track (7.907mm,75.116mm)(7.907mm,75.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R15-2(8.593mm,74.395mm) on Top Layer And Track (9.279mm,75.116mm)(9.279mm,75.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R15-2(8.593mm,74.395mm) on Top Layer And Track (9.492mm,73.599mm)(9.492mm,74.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R16-1(24.851mm,68.969mm) on Top Layer And Track (23.946mm,68.39mm)(23.946mm,69.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R16-1(24.851mm,68.969mm) on Top Layer And Track (23.946mm,69.774mm)(25.75mm,69.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R16-1(24.851mm,68.969mm) on Top Layer And Track (24.165mm,67.791mm)(24.165mm,68.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R16-1(24.851mm,68.969mm) on Top Layer And Track (25.537mm,67.791mm)(25.537mm,68.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R16-1(24.851mm,68.969mm) on Top Layer And Track (25.75mm,68.39mm)(25.75mm,69.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R16-2(24.851mm,67.069mm) on Top Layer And Text "L7" (22.925mm,65.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R16-2(24.851mm,67.069mm) on Top Layer And Track (23.946mm,66.274mm)(23.946mm,67.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R16-2(24.851mm,67.069mm) on Top Layer And Track (23.946mm,66.274mm)(25.75mm,66.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R16-2(24.851mm,67.069mm) on Top Layer And Track (24.165mm,67.791mm)(24.165mm,68.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R16-2(24.851mm,67.069mm) on Top Layer And Track (25.537mm,67.791mm)(25.537mm,68.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R16-2(24.851mm,67.069mm) on Top Layer And Track (25.75mm,66.274mm)(25.75mm,67.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R17-1(24.851mm,76.295mm) on Top Layer And Track (23.946mm,75.716mm)(23.946mm,77.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R17-1(24.851mm,76.295mm) on Top Layer And Track (23.946mm,77.099mm)(25.75mm,77.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R17-1(24.851mm,76.295mm) on Top Layer And Track (24.165mm,75.116mm)(24.165mm,75.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R17-1(24.851mm,76.295mm) on Top Layer And Track (25.537mm,75.116mm)(25.537mm,75.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R17-1(24.851mm,76.295mm) on Top Layer And Track (25.75mm,75.716mm)(25.75mm,77.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R17-2(24.851mm,74.395mm) on Top Layer And Track (23.946mm,73.599mm)(23.946mm,74.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R17-2(24.851mm,74.395mm) on Top Layer And Track (23.946mm,73.599mm)(25.75mm,73.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R17-2(24.851mm,74.395mm) on Top Layer And Track (24.165mm,75.116mm)(24.165mm,75.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R17-2(24.851mm,74.395mm) on Top Layer And Track (25.537mm,75.116mm)(25.537mm,75.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R17-2(24.851mm,74.395mm) on Top Layer And Track (25.75mm,73.599mm)(25.75mm,74.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R18-1(41.979mm,68.969mm) on Top Layer And Track (41.075mm,68.39mm)(41.075mm,69.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R18-1(41.979mm,68.969mm) on Top Layer And Track (41.075mm,69.774mm)(42.878mm,69.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R18-1(41.979mm,68.969mm) on Top Layer And Track (41.293mm,67.791mm)(41.293mm,68.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R18-1(41.979mm,68.969mm) on Top Layer And Track (42.665mm,67.791mm)(42.665mm,68.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R18-1(41.979mm,68.969mm) on Top Layer And Track (42.878mm,68.39mm)(42.878mm,69.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R18-2(41.979mm,67.069mm) on Top Layer And Text "L8" (39.214mm,65.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R18-2(41.979mm,67.069mm) on Top Layer And Track (41.075mm,66.274mm)(41.075mm,67.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R18-2(41.979mm,67.069mm) on Top Layer And Track (41.075mm,66.274mm)(42.878mm,66.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R18-2(41.979mm,67.069mm) on Top Layer And Track (41.293mm,67.791mm)(41.293mm,68.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R18-2(41.979mm,67.069mm) on Top Layer And Track (42.665mm,67.791mm)(42.665mm,68.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R18-2(41.979mm,67.069mm) on Top Layer And Track (42.878mm,66.274mm)(42.878mm,67.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R19-1(41.979mm,76.295mm) on Top Layer And Track (41.075mm,75.716mm)(41.075mm,77.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R19-1(41.979mm,76.295mm) on Top Layer And Track (41.075mm,77.099mm)(42.878mm,77.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R19-1(41.979mm,76.295mm) on Top Layer And Track (41.293mm,75.116mm)(41.293mm,75.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R19-1(41.979mm,76.295mm) on Top Layer And Track (42.665mm,75.116mm)(42.665mm,75.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R19-1(41.979mm,76.295mm) on Top Layer And Track (42.878mm,75.716mm)(42.878mm,77.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R19-2(41.979mm,74.395mm) on Top Layer And Track (41.075mm,73.599mm)(41.075mm,74.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R19-2(41.979mm,74.395mm) on Top Layer And Track (41.075mm,73.599mm)(42.878mm,73.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R19-2(41.979mm,74.395mm) on Top Layer And Track (41.293mm,75.116mm)(41.293mm,75.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R19-2(41.979mm,74.395mm) on Top Layer And Track (42.665mm,75.116mm)(42.665mm,75.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R19-2(41.979mm,74.395mm) on Top Layer And Track (42.878mm,73.599mm)(42.878mm,74.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R2-1(63.944mm,36.569mm) on Top Layer And Track (63.36mm,34.447mm)(63.36mm,37.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R2-1(63.944mm,36.569mm) on Top Layer And Track (63.36mm,37.165mm)(64.528mm,37.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R2-1(63.944mm,36.569mm) on Top Layer And Track (63.538mm,35.717mm)(63.538mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad R2-1(63.944mm,36.569mm) on Top Layer And Track (64.351mm,35.717mm)(64.351mm,35.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R2-1(63.944mm,36.569mm) on Top Layer And Track (64.528mm,34.447mm)(64.528mm,37.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R3-2(54.983mm,70.844mm) on Top Layer And Track (54.084mm,70.298mm)(54.084mm,71.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R3-2(54.983mm,70.844mm) on Top Layer And Track (54.084mm,71.639mm)(55.888mm,71.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-2(54.983mm,70.844mm) on Top Layer And Track (54.297mm,69.665mm)(54.297mm,70.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R3-2(54.983mm,70.844mm) on Top Layer And Track (55.669mm,69.665mm)(55.669mm,70.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-2(54.983mm,70.844mm) on Top Layer And Track (55.888mm,70.298mm)(55.888mm,71.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-1(54.994mm,75.734mm) on Top Layer And Track (54.09mm,75.155mm)(54.09mm,76.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R4-1(54.994mm,75.734mm) on Top Layer And Track (54.09mm,76.538mm)(55.893mm,76.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R4-1(54.994mm,75.734mm) on Top Layer And Track (54.308mm,74.555mm)(54.308mm,75.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R4-1(54.994mm,75.734mm) on Top Layer And Track (55.68mm,74.555mm)(55.68mm,75.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R4-1(54.994mm,75.734mm) on Top Layer And Track (55.893mm,75.155mm)(55.893mm,76.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R5-2(59.131mm,78.484mm) on Top Layer And Track (58.336mm,77.585mm)(58.336mm,79.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R5-2(59.131mm,78.484mm) on Top Layer And Track (58.336mm,77.585mm)(59.678mm,77.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-2(59.131mm,78.484mm) on Top Layer And Track (58.336mm,79.389mm)(59.678mm,79.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(59.131mm,78.484mm) on Top Layer And Track (59.853mm,77.798mm)(60.31mm,77.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(59.131mm,78.484mm) on Top Layer And Track (59.853mm,79.17mm)(60.31mm,79.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R6-1(19.394mm,18.727mm) on Top Layer And Track (17.272mm,18.143mm)(19.99mm,18.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R6-1(19.394mm,18.727mm) on Top Layer And Track (17.272mm,19.311mm)(19.99mm,19.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R6-1(19.394mm,18.727mm) on Top Layer And Track (18.542mm,18.321mm)(18.745mm,18.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad R6-1(19.394mm,18.727mm) on Top Layer And Track (18.542mm,19.133mm)(18.745mm,19.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R6-1(19.394mm,18.727mm) on Top Layer And Track (19.99mm,18.143mm)(19.99mm,19.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R6-2(17.894mm,18.727mm) on Top Layer And Track (17.272mm,18.143mm)(17.272mm,19.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R6-2(17.894mm,18.727mm) on Top Layer And Track (17.272mm,18.143mm)(19.99mm,18.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R6-2(17.894mm,18.727mm) on Top Layer And Track (17.272mm,19.311mm)(19.99mm,19.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R6-2(17.894mm,18.727mm) on Top Layer And Track (18.542mm,18.321mm)(18.745mm,18.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R6-2(17.894mm,18.727mm) on Top Layer And Track (18.542mm,19.133mm)(18.745mm,19.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R7-2(27.99mm,24.658mm) on Top Layer And Track (27.406mm,24.036mm)(27.406mm,26.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R7-2(27.99mm,24.658mm) on Top Layer And Track (27.406mm,24.036mm)(28.575mm,24.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R7-2(27.99mm,24.658mm) on Top Layer And Track (27.584mm,25.306mm)(27.584mm,25.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R7-2(27.99mm,24.658mm) on Top Layer And Track (28.397mm,25.306mm)(28.397mm,25.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R7-2(27.99mm,24.658mm) on Top Layer And Track (28.575mm,24.036mm)(28.575mm,26.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R8-1(17.894mm,16.695mm) on Top Layer And Track (17.297mm,16.111mm)(17.297mm,17.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R8-1(17.894mm,16.695mm) on Top Layer And Track (17.297mm,16.111mm)(20.015mm,16.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R8-1(17.894mm,16.695mm) on Top Layer And Track (17.297mm,17.279mm)(20.015mm,17.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R8-1(17.894mm,16.695mm) on Top Layer And Track (18.542mm,16.289mm)(18.745mm,16.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R8-1(17.894mm,16.695mm) on Top Layer And Track (18.542mm,17.101mm)(18.745mm,17.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R8-2(19.394mm,16.695mm) on Top Layer And Track (17.297mm,16.111mm)(20.015mm,16.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R8-2(19.394mm,16.695mm) on Top Layer And Track (17.297mm,17.279mm)(20.015mm,17.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R8-2(19.394mm,16.695mm) on Top Layer And Track (18.542mm,16.289mm)(18.745mm,16.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad R8-2(19.394mm,16.695mm) on Top Layer And Track (18.542mm,17.101mm)(18.745mm,17.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R8-2(19.394mm,16.695mm) on Top Layer And Track (20.015mm,16.111mm)(20.015mm,17.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R9-2(22.783mm,26.285mm) on Top Layer And Track (22.199mm,24.188mm)(22.199mm,26.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R9-2(22.783mm,26.285mm) on Top Layer And Track (22.199mm,26.906mm)(23.368mm,26.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R9-2(22.783mm,26.285mm) on Top Layer And Track (22.377mm,25.433mm)(22.377mm,25.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad R9-2(22.783mm,26.285mm) on Top Layer And Track (23.19mm,25.433mm)(23.19mm,25.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R9-2(22.783mm,26.285mm) on Top Layer And Track (23.368mm,24.188mm)(23.368mm,26.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad RL1-1(41.268mm,81.654mm) on Multi-Layer And Track (33.394mm,80.043mm)(49.157mm,80.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad RL1-1(41.268mm,81.654mm) on Multi-Layer And Track (41.265mm,82.542mm)(41.265mm,87.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad RL1-2(35.268mm,95.854mm) on Multi-Layer And Track (36.929mm,95.258mm)(38.859mm,95.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad RL1-3(47.46mm,95.854mm) on Multi-Layer And Track (44.193mm,95.258mm)(45.87mm,95.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad RL1-3(47.46mm,95.854mm) on Multi-Layer And Track (49.157mm,80.043mm)(49.157mm,99.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad RL1-4(47.268mm,83.654mm) on Multi-Layer And Track (42.763mm,83.26mm)(45.634mm,83.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad RL1-5(35.268mm,83.654mm) on Multi-Layer And Track (36.871mm,83.285mm)(39.766mm,83.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-1(25.025mm,81.654mm) on Multi-Layer And Text "D4" (25.913mm,79.609mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad RL2-1(25.025mm,81.654mm) on Multi-Layer And Track (17.151mm,80.043mm)(32.914mm,80.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad RL2-1(25.025mm,81.654mm) on Multi-Layer And Track (25.022mm,82.542mm)(25.022mm,87.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad RL2-2(19.025mm,95.854mm) on Multi-Layer And Track (20.686mm,95.258mm)(22.617mm,95.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad RL2-3(31.217mm,95.854mm) on Multi-Layer And Track (27.951mm,95.258mm)(29.627mm,95.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad RL2-3(31.217mm,95.854mm) on Multi-Layer And Track (32.914mm,80.043mm)(32.914mm,99.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad RL2-4(31.025mm,83.654mm) on Multi-Layer And Track (26.52mm,83.26mm)(29.391mm,83.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad RL2-5(19.025mm,83.654mm) on Multi-Layer And Track (20.628mm,83.285mm)(23.523mm,83.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-1(8.218mm,81.654mm) on Multi-Layer And Text "D5" (8.931mm,79.605mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad RL3-1(8.218mm,81.654mm) on Multi-Layer And Track (0.344mm,80.043mm)(16.107mm,80.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad RL3-1(8.218mm,81.654mm) on Multi-Layer And Track (8.215mm,82.542mm)(8.215mm,87.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad RL3-2(2.218mm,95.854mm) on Multi-Layer And Track (3.879mm,95.258mm)(5.81mm,95.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad RL3-3(14.41mm,95.854mm) on Multi-Layer And Track (11.144mm,95.258mm)(12.82mm,95.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad RL3-3(14.41mm,95.854mm) on Multi-Layer And Track (16.107mm,80.043mm)(16.107mm,99.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad RL3-4(14.218mm,83.654mm) on Multi-Layer And Track (9.714mm,83.26mm)(12.584mm,83.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad RL3-5(2.218mm,83.654mm) on Multi-Layer And Track (3.821mm,83.285mm)(6.716mm,83.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-1(62.563mm,65.674mm) on Multi-Layer And Track (55.743mm,64.964mm)(64.303mm,64.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad S1-2(60.023mm,65.674mm) on Multi-Layer And Track (55.743mm,64.964mm)(64.303mm,64.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad S1-3(57.483mm,65.674mm) on Multi-Layer And Track (55.743mm,64.964mm)(64.303mm,64.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad S1-4(57.483mm,58.054mm) on Multi-Layer And Track (55.743mm,58.764mm)(64.303mm,58.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad S1-5(60.023mm,58.054mm) on Multi-Layer And Track (55.743mm,58.764mm)(64.303mm,58.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad S1-6(62.563mm,58.054mm) on Multi-Layer And Track (55.743mm,58.764mm)(64.303mm,58.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Pad U2-1(15.202mm,46.597mm) on Top Layer And Track (13.002mm,46.082mm)(14.202mm,46.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-1(15.202mm,46.597mm) on Top Layer And Track (13.002mm,47.082mm)(14.202mm,47.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(7.802mm,48.882mm) on Top Layer And Text "U2" (9.548mm,48.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U2-2(7.802mm,48.882mm) on Top Layer And Track (7.002mm,45.382mm)(7.002mm,45.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U2-2(7.802mm,48.882mm) on Top Layer And Track (7.002mm,51.882mm)(7.002mm,52.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(15.202mm,51.167mm) on Top Layer And Track (13.002mm,50.682mm)(14.202mm,50.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(15.202mm,51.167mm) on Top Layer And Track (13.002mm,51.682mm)(14.202mm,51.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U3-1(67.859mm,14.215mm) on Top Layer And Track (66.829mm,15.615mm)(71.429mm,15.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U3-2(70.399mm,14.215mm) on Top Layer And Track (66.829mm,15.615mm)(71.429mm,15.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U3-3(70.399mm,22.715mm) on Top Layer And Track (66.829mm,21.315mm)(71.429mm,21.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U3-4(67.859mm,22.715mm) on Top Layer And Track (66.829mm,21.315mm)(71.429mm,21.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U4-1(74.082mm,14.215mm) on Top Layer And Track (73.052mm,15.615mm)(77.652mm,15.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U4-2(76.622mm,14.215mm) on Top Layer And Track (73.052mm,15.615mm)(77.652mm,15.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad U4-2(76.622mm,14.215mm) on Top Layer And Track (77.588mm,12.28mm)(77.588mm,14.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U4-2(76.622mm,14.215mm) on Top Layer And Track (77.588mm,14.083mm)(78.93mm,14.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U4-3(76.622mm,22.715mm) on Top Layer And Track (73.052mm,21.315mm)(77.652mm,21.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U4-4(74.082mm,22.715mm) on Top Layer And Track (73.052mm,21.315mm)(77.652mm,21.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
Rule Violations :381

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (26.086mm,36.084mm) on Top Overlay And Text "L1" (25.051mm,40.018mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (57.385mm,69.531mm) on Top Overlay And Text "R3" (56.895mm,71.187mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (58.69mm,71.681mm) on Top Overlay And Text "R3" (56.895mm,71.187mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.023mm < 0.254mm) Between Text "BT1" (70.803mm,34.502mm) on Top Overlay And Track (69.003mm,33.211mm)(69.003mm,38.85mm) on Top Overlay Silk Text to Silk Clearance [0.023mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (20.624mm,59.28mm) on Top Overlay And Track (21.308mm,45.859mm)(21.308mm,56.159mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (20.624mm,59.28mm) on Top Overlay And Track (21.308mm,56.159mm)(29.69mm,56.159mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "C7" (30.031mm,29.948mm) on Top Overlay And Track (31.999mm,28.433mm)(31.999mm,55.738mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "C7" (30.031mm,29.948mm) on Top Overlay And Track (31.999mm,28.433mm)(60.32mm,28.433mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.254mm) Between Text "C9" (14.092mm,20.893mm) on Top Overlay And Track (13.769mm,12.617mm)(13.769mm,22.917mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "C9" (14.092mm,20.893mm) on Top Overlay And Track (17.055mm,20.937mm)(17.055mm,22.105mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "C9" (14.092mm,20.893mm) on Top Overlay And Track (17.055mm,22.105mm)(19.773mm,22.105mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "D2" (28.989mm,43.092mm) on Top Overlay And Track (31.999mm,28.433mm)(31.999mm,55.738mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.041mm < 0.254mm) Between Text "Ethernet module1" (50.678mm,106.797mm) on Top Overlay And Track (50.383mm,83.678mm)(50.383mm,110.729mm) on Top Overlay Silk Text to Silk Clearance [0.041mm]
   Violation between Silk To Silk Clearance Constraint: (0.195mm < 0.254mm) Between Text "Ethernet module1" (50.678mm,106.797mm) on Top Overlay And Track (73.37mm,83.678mm)(73.37mm,110.729mm) on Top Overlay Silk Text to Silk Clearance [0.195mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J1" (40.151mm,100.858mm) on Top Overlay And Track (33.68mm,100.721mm)(48.92mm,100.721mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "L7" (22.925mm,65.919mm) on Top Overlay And Track (23.946mm,66.274mm)(23.946mm,67.615mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L7" (22.925mm,65.919mm) on Top Overlay And Track (23.946mm,66.274mm)(25.75mm,66.274mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "L7" (22.925mm,65.919mm) on Top Overlay And Track (24.165mm,67.791mm)(24.165mm,68.248mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "L7" (22.925mm,65.919mm) on Top Overlay And Track (25.537mm,67.791mm)(25.537mm,68.248mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.058mm < 0.254mm) Between Text "L7" (22.925mm,65.919mm) on Top Overlay And Track (25.75mm,66.274mm)(25.75mm,67.615mm) on Top Overlay Silk Text to Silk Clearance [0.058mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L8" (39.214mm,65.928mm) on Top Overlay And Track (41.075mm,66.274mm)(41.075mm,67.615mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L8" (39.214mm,65.928mm) on Top Overlay And Track (41.075mm,66.274mm)(42.878mm,66.274mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "L8" (39.214mm,65.928mm) on Top Overlay And Track (41.293mm,67.791mm)(41.293mm,68.248mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (7.855mm,70.631mm) on Top Overlay And Track (10.934mm,70.56mm)(10.934mm,72.185mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (7.855mm,70.631mm) on Top Overlay And Track (10.934mm,70.56mm)(11.384mm,70.56mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (24.11mm,70.639mm) on Top Overlay And Track (27.386mm,70.56mm)(27.386mm,72.185mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R16" (24.11mm,70.639mm) on Top Overlay And Track (27.386mm,70.56mm)(27.836mm,70.56mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "R18" (41.227mm,70.629mm) on Top Overlay And Track (43.716mm,70.56mm)(43.716mm,72.185mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R18" (41.227mm,70.629mm) on Top Overlay And Track (43.716mm,70.56mm)(44.166mm,70.56mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (56.895mm,71.187mm) on Top Overlay And Track (57.69mm,70.681mm)(62.79mm,70.681mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "R4" (56.284mm,75.962mm) on Top Overlay And Track (55.893mm,73.038mm)(55.893mm,74.38mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "R4" (56.284mm,75.962mm) on Top Overlay And Track (55.893mm,75.155mm)(55.893mm,76.538mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4" (56.284mm,75.962mm) on Top Overlay And Track (57.69mm,74.031mm)(62.79mm,74.031mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.254mm) Between Text "R6" (14.092mm,18.07mm) on Top Overlay And Track (13.769mm,12.617mm)(13.769mm,22.917mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (0.069mm < 0.254mm) Between Text "R8" (14.092mm,15.937mm) on Top Overlay And Track (13.769mm,12.617mm)(13.769mm,22.917mm) on Top Overlay Silk Text to Silk Clearance [0.069mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "T1" (0.541mm,79.411mm) on Top Overlay And Track (0.344mm,80.043mm)(0.344mm,99.434mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "T1" (0.541mm,79.411mm) on Top Overlay And Track (0.344mm,80.043mm)(16.107mm,80.043mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "T2" (16.945mm,79.412mm) on Top Overlay And Track (17.151mm,80.043mm)(17.151mm,99.434mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "T2" (16.945mm,79.412mm) on Top Overlay And Track (17.151mm,80.043mm)(32.914mm,80.043mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.074mm < 0.254mm) Between Text "T3" (33.684mm,79.434mm) on Top Overlay And Track (33.394mm,80.043mm)(33.394mm,99.434mm) on Top Overlay Silk Text to Silk Clearance [0.074mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "T3" (33.684mm,79.434mm) on Top Overlay And Track (33.394mm,80.043mm)(49.157mm,80.043mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U1" (79.205mm,42.946mm) on Top Overlay And Track (75.03mm,42.943mm)(81.13mm,42.943mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "Y1" (78.995mm,33.01mm) on Top Overlay And Track (74.316mm,34.879mm)(86mm,34.879mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
Rule Violations :43

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT'))
   Violation between Room Definition: Between Component RL1-Relay (41.268mm,81.654mm) on Top Layer And Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) 
   Violation between Room Definition: Between Component RL2-Relay (25.025mm,81.654mm) on Top Layer And Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) 
   Violation between Room Definition: Between Component RL3-Relay (8.218mm,81.654mm) on Top Layer And Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) 
   Violation between Room Definition: Between Component T1-70V/50mA (3.311mm,72.311mm) on Top Layer And Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) 
   Violation between Room Definition: Between Component T2-70V/50mA (19.718mm,72.311mm) on Top Layer And Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) 
   Violation between Room Definition: Between Component T3-70V/50mA (36.459mm,72.311mm) on Top Layer And Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SIP Component J3-KF4 (29.362mm,104.836mm) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SMT Small Component D3-1N4148 (41.24mm,77.872mm) on Bottom Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SMT Small Component D4-1N4148 (25.405mm,77.872mm) on Bottom Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SMT Small Component D5-1N4148 (8.409mm,77.872mm) on Bottom Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SMT Small Component L6-LED 0805 (9.151mm,64.103mm) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SMT Small Component L7-LED 0805 (27.129mm,64.103mm) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SMT Small Component L8-LED 0805 (43.429mm,64.103mm) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SMT Small Component Q1-HF (45.016mm,71.81mm) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SMT Small Component Q2-HF (28.686mm,71.81mm) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SMT Small Component Q3-HF (12.234mm,71.81mm) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SMT Small Component R14-1.8k (8.654mm,68.024mm) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SMT Small Component R15-1.8k (8.654mm,75.349mm) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SMT Small Component R16-1.8k (24.912mm,68.024mm) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SMT Small Component R17-1.8k (24.912mm,75.349mm) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SMT Small Component R18-1.8k (42.04mm,68.024mm) on Top Layer 
   Violation between Room Definition: Between Room OUTPUT (Bounding Region = (183.515mm, 108.636mm, 195.58mm, 116.891mm) (InComponentClass('OUTPUT')) And SMT Small Component R19-1.8k (42.04mm,75.349mm) on Top Layer 
Rule Violations :22

Processing Rule : Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power'))
   Violation between Room Definition: Between Component AMS1-AMS1117-3.3V (5.071mm,56.746mm) on Top Layer And Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And Small Component 2-Header 2P 2.54 Duc Thang (10.867mm,6.107mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And Small Component L1-470uH - 3A (26.086mm,36.084mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT SIP Component 1-XL4015 (8.738mm,31.935mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component C10-100uF (16.538mm,57.714mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component C11-104 (8.992mm,41.206mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component C12-104 (2.282mm,48.804mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component C4-33nF (25.577mm,25.535mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component C5-330uF (26.458mm,51.009mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component C6-220uF (8.619mm,17.767mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component C7-105 (30.276mm,25.42mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component C8-105 (22.835mm,21.521mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component C9-105 (18.402mm,21.521mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component D1-SS54FSH (16.773mm,40.825mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component D2-S4 (25.955mm,43.686mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component L2-LED 0805 (21.819mm,18.727mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component L3-LED 0805 (21.692mm,16.695mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component R6-39R (18.644mm,18.727mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component R7-15k (27.99mm,25.408mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component R8-39R (18.644mm,16.695mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component R9-15k (22.783mm,25.535mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (221.361mm, 0mm, 368.935mm, 61.849mm) (InComponentClass('Power')) And SMT Small Component U2-78M05 SMD TO252 (11.502mm,48.882mm) on Top Layer 
Rule Violations :22

Processing Rule : Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main'))
   Violation between Room Definition: Between DIP Component Ethernet module1-Ethernet module (51.78mm,102.22mm) on Top Layer And Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) 
   Violation between Room Definition: Between DIP Component S1-SWITCH (60.023mm,61.864mm) on Top Layer And Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) 
   Violation between Room Definition: Between LCC Component U1-ATmega328-AU (78.08mm,45.993mm) on Top Layer And Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SIP Component JP1-JP 1x5 2.54 (65.008mm,52.139mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SIP Component Lcd oled 1-Lcd oled 1306 module (49.906mm,29.957mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SIP Component Lora module1-Lora module (80.557mm,71.027mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SIP Component -POWER OUT (18.934mm,6.173mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And Small Component I1-I2C (42.299mm,6.16mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And Small Component J1-KF3 (46.38mm,104.785mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And Small Component UART1-UART (53.535mm,6.16mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SMT Small Component BT1-Nut Nhan 2 Chan SMD 3x6x2.5 (67.148mm,36.03mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SMT Small Component C1-22pF (77.543mm,32.621mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SMT Small Component C2-104 (81.384mm,26.177mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SMT Small Component C3-22pF (83.658mm,32.706mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SMT Small Component J2-PSM712 (64.683mm,77.524mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SMT Small Component R1-1M (80.427mm,29.757mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SMT Small Component R2-220R (63.944mm,35.819mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SMT Small Component R3-10R (54.922mm,69.889mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SMT Small Component R4-120R (55.055mm,74.788mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SMT Small Component R5-120R (60.086mm,78.423mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SMT Small Component Y1-16Mhz (80.158mm,37.292mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (177.038mm, 45.974mm, 333.375mm, 104.521mm) (InComponentClass('Main')) And SOIC Component IC1-MAX485 (60.24mm,72.356mm) on Top Layer 
Rule Violations :22

Processing Rule : Room Input (Bounding Region = (178.054mm, 29.21mm, 219.202mm, 44.958mm) (InComponentClass('Input'))
   Violation between Room Definition: Between Component U3-OPTO PC817 SMD (69.129mm,18.465mm) on Top Layer And Room Input (Bounding Region = (178.054mm, 29.21mm, 219.202mm, 44.958mm) (InComponentClass('Input')) 
   Violation between Room Definition: Between Component U4-OPTO PC817 SMD (75.352mm,18.465mm) on Top Layer And Room Input (Bounding Region = (178.054mm, 29.21mm, 219.202mm, 44.958mm) (InComponentClass('Input')) 
   Violation between Room Definition: Between Room Input (Bounding Region = (178.054mm, 29.21mm, 219.202mm, 44.958mm) (InComponentClass('Input')) And SIP Component Input Terminal1-INPUT (74.162mm,6.594mm) on Top Layer 
   Violation between Room Definition: Between Room Input (Bounding Region = (178.054mm, 29.21mm, 219.202mm, 44.958mm) (InComponentClass('Input')) And SMT Small Component L4-LED 0805 (71.085mm,25.645mm) on Top Layer 
   Violation between Room Definition: Between Room Input (Bounding Region = (178.054mm, 29.21mm, 219.202mm, 44.958mm) (InComponentClass('Input')) And SMT Small Component L5-LED 0805 (77.638mm,25.645mm) on Top Layer 
   Violation between Room Definition: Between Room Input (Bounding Region = (178.054mm, 29.21mm, 219.202mm, 44.958mm) (InComponentClass('Input')) And SMT Small Component R10-15k (64.115mm,24.177mm) on Top Layer 
   Violation between Room Definition: Between Room Input (Bounding Region = (178.054mm, 29.21mm, 219.202mm, 44.958mm) (InComponentClass('Input')) And SMT Small Component R11-15k (64.242mm,16.816mm) on Top Layer 
   Violation between Room Definition: Between Room Input (Bounding Region = (178.054mm, 29.21mm, 219.202mm, 44.958mm) (InComponentClass('Input')) And SMT Small Component R12-15k (79.482mm,20.626mm) on Top Layer 
   Violation between Room Definition: Between Room Input (Bounding Region = (178.054mm, 29.21mm, 219.202mm, 44.958mm) (InComponentClass('Input')) And SMT Small Component R13-15k (79.338mm,13.118mm) on Top Layer 
Rule Violations :9

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01