// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "05/23/2016 19:05:21"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE2_70 (
	iCLK_28,
	iCLK_50,
	iCLK_50_2,
	iCLK_50_3,
	iCLK_50_4,
	iEXT_CLOCK,
	iKEY,
	iSW,
	oHEX0_D,
	oHEX0_DP,
	oHEX1_D,
	oHEX1_DP,
	oHEX2_D,
	oHEX2_DP,
	oHEX3_D,
	oHEX3_DP,
	oHEX4_D,
	oHEX4_DP,
	oHEX5_D,
	oHEX5_DP,
	oHEX6_D,
	oHEX6_DP,
	oHEX7_D,
	oHEX7_DP,
	oLEDG,
	oLEDR,
	oUART_TXD,
	iUART_RXD,
	oUART_CTS,
	iUART_RTS,
	oIRDA_TXD,
	iIRDA_RXD,
	DRAM_DQ,
	oDRAM0_A,
	oDRAM1_A,
	oDRAM0_LDQM0,
	oDRAM1_LDQM0,
	oDRAM0_UDQM1,
	oDRAM1_UDQM1,
	oDRAM0_WE_N,
	oDRAM1_WE_N,
	oDRAM0_CAS_N,
	oDRAM1_CAS_N,
	oDRAM0_RAS_N,
	oDRAM1_RAS_N,
	oDRAM0_CS_N,
	oDRAM1_CS_N,
	oDRAM0_BA,
	oDRAM1_BA,
	oDRAM0_CLK,
	oDRAM1_CLK,
	oDRAM0_CKE,
	oDRAM1_CKE,
	FLASH_DQ,
	FLASH_DQ15_AM1,
	oFLASH_A,
	oFLASH_WE_N,
	oFLASH_RST_N,
	oFLASH_WP_N,
	iFLASH_RY_N,
	oFLASH_BYTE_N,
	oFLASH_OE_N,
	oFLASH_CE_N,
	SRAM_DQ,
	SRAM_DPA,
	oSRAM_A,
	oSRAM_ADSC_N,
	oSRAM_ADSP_N,
	oSRAM_ADV_N,
	oSRAM_BE_N,
	oSRAM_CE1_N,
	oSRAM_CE2,
	oSRAM_CE3_N,
	oSRAM_CLK,
	oSRAM_GW_N,
	oSRAM_OE_N,
	oSRAM_WE_N,
	OTG_D,
	oOTG_A,
	oOTG_CS_N,
	oOTG_OE_N,
	oOTG_WE_N,
	oOTG_RESET_N,
	OTG_FSPEED,
	OTG_LSPEED,
	iOTG_INT0,
	iOTG_INT1,
	iOTG_DREQ0,
	iOTG_DREQ1,
	oOTG_DACK0_N,
	oOTG_DACK1_N,
	oLCD_ON,
	oLCD_BLON,
	oLCD_RW,
	oLCD_EN,
	oLCD_RS,
	LCD_D,
	SD_DAT,
	SD_DAT3,
	SD_CMD,
	oSD_CLK,
	I2C_SDAT,
	oI2C_SCLK,
	PS2_KBDAT,
	PS2_KBCLK,
	PS2_MSDAT,
	PS2_MSCLK,
	oVGA_CLOCK,
	oVGA_HS,
	oVGA_VS,
	oVGA_BLANK_N,
	oVGA_SYNC_N,
	oVGA_R,
	oVGA_G,
	oVGA_B,
	ENET_D,
	oENET_CMD,
	oENET_CS_N,
	oENET_IOW_N,
	oENET_IOR_N,
	oENET_RESET_N,
	iENET_INT,
	oENET_CLK,
	AUD_ADCLRCK,
	iAUD_ADCDAT,
	AUD_DACLRCK,
	oAUD_DACDAT,
	AUD_BCLK,
	oAUD_XCK,
	iTD1_CLK27,
	iTD1_D,
	iTD1_HS,
	iTD1_VS,
	oTD1_RESET_N,
	iTD2_CLK27,
	iTD2_D,
	iTD2_HS,
	iTD2_VS,
	oTD2_RESET_N,
	GPIO_0,
	GPIO_CLKIN_N0,
	GPIO_CLKIN_P0,
	GPIO_CLKOUT_N0,
	GPIO_CLKOUT_P0,
	GPIO_1,
	GPIO_CLKIN_N1,
	GPIO_CLKIN_P1,
	GPIO_CLKOUT_N1,
	GPIO_CLKOUT_P1);
input 	iCLK_28;
input 	iCLK_50;
input 	iCLK_50_2;
input 	iCLK_50_3;
input 	iCLK_50_4;
input 	iEXT_CLOCK;
input 	[3:0] iKEY;
input 	[17:0] iSW;
output 	[6:0] oHEX0_D;
output 	oHEX0_DP;
output 	[6:0] oHEX1_D;
output 	oHEX1_DP;
output 	[6:0] oHEX2_D;
output 	oHEX2_DP;
output 	[6:0] oHEX3_D;
output 	oHEX3_DP;
output 	[6:0] oHEX4_D;
output 	oHEX4_DP;
output 	[6:0] oHEX5_D;
output 	oHEX5_DP;
output 	[6:0] oHEX6_D;
output 	oHEX6_DP;
output 	[6:0] oHEX7_D;
output 	oHEX7_DP;
output 	[8:0] oLEDG;
output 	[17:0] oLEDR;
output 	oUART_TXD;
input 	iUART_RXD;
output 	oUART_CTS;
input 	iUART_RTS;
output 	oIRDA_TXD;
input 	iIRDA_RXD;
inout 	[31:0] DRAM_DQ;
output 	[12:0] oDRAM0_A;
output 	[12:0] oDRAM1_A;
output 	oDRAM0_LDQM0;
output 	oDRAM1_LDQM0;
output 	oDRAM0_UDQM1;
output 	oDRAM1_UDQM1;
output 	oDRAM0_WE_N;
output 	oDRAM1_WE_N;
output 	oDRAM0_CAS_N;
output 	oDRAM1_CAS_N;
output 	oDRAM0_RAS_N;
output 	oDRAM1_RAS_N;
output 	oDRAM0_CS_N;
output 	oDRAM1_CS_N;
output 	[1:0] oDRAM0_BA;
output 	[1:0] oDRAM1_BA;
output 	oDRAM0_CLK;
output 	oDRAM1_CLK;
output 	oDRAM0_CKE;
output 	oDRAM1_CKE;
inout 	[14:0] FLASH_DQ;
inout 	FLASH_DQ15_AM1;
output 	[21:0] oFLASH_A;
output 	oFLASH_WE_N;
output 	oFLASH_RST_N;
output 	oFLASH_WP_N;
input 	iFLASH_RY_N;
output 	oFLASH_BYTE_N;
output 	oFLASH_OE_N;
output 	oFLASH_CE_N;
inout 	[31:0] SRAM_DQ;
inout 	[3:0] SRAM_DPA;
output 	[18:0] oSRAM_A;
output 	oSRAM_ADSC_N;
output 	oSRAM_ADSP_N;
output 	oSRAM_ADV_N;
output 	[3:0] oSRAM_BE_N;
output 	oSRAM_CE1_N;
output 	oSRAM_CE2;
output 	oSRAM_CE3_N;
output 	oSRAM_CLK;
output 	oSRAM_GW_N;
output 	oSRAM_OE_N;
output 	oSRAM_WE_N;
inout 	[15:0] OTG_D;
output 	[1:0] oOTG_A;
output 	oOTG_CS_N;
output 	oOTG_OE_N;
output 	oOTG_WE_N;
output 	oOTG_RESET_N;
inout 	OTG_FSPEED;
inout 	OTG_LSPEED;
input 	iOTG_INT0;
input 	iOTG_INT1;
input 	iOTG_DREQ0;
input 	iOTG_DREQ1;
output 	oOTG_DACK0_N;
output 	oOTG_DACK1_N;
output 	oLCD_ON;
output 	oLCD_BLON;
output 	oLCD_RW;
output 	oLCD_EN;
output 	oLCD_RS;
inout 	[7:0] LCD_D;
inout 	SD_DAT;
inout 	SD_DAT3;
inout 	SD_CMD;
output 	oSD_CLK;
inout 	I2C_SDAT;
output 	oI2C_SCLK;
inout 	PS2_KBDAT;
inout 	PS2_KBCLK;
inout 	PS2_MSDAT;
inout 	PS2_MSCLK;
output 	oVGA_CLOCK;
output 	oVGA_HS;
output 	oVGA_VS;
output 	oVGA_BLANK_N;
output 	oVGA_SYNC_N;
output 	[9:0] oVGA_R;
output 	[9:0] oVGA_G;
output 	[9:0] oVGA_B;
inout 	[15:0] ENET_D;
output 	oENET_CMD;
output 	oENET_CS_N;
output 	oENET_IOW_N;
output 	oENET_IOR_N;
output 	oENET_RESET_N;
input 	iENET_INT;
output 	oENET_CLK;
inout 	AUD_ADCLRCK;
input 	iAUD_ADCDAT;
inout 	AUD_DACLRCK;
output 	oAUD_DACDAT;
inout 	AUD_BCLK;
output 	oAUD_XCK;
input 	iTD1_CLK27;
input 	[7:0] iTD1_D;
input 	iTD1_HS;
input 	iTD1_VS;
output 	oTD1_RESET_N;
input 	iTD2_CLK27;
input 	[7:0] iTD2_D;
input 	iTD2_HS;
input 	iTD2_VS;
output 	oTD2_RESET_N;
inout 	[31:0] GPIO_0;
input 	GPIO_CLKIN_N0;
input 	GPIO_CLKIN_P0;
inout 	GPIO_CLKOUT_N0;
inout 	GPIO_CLKOUT_P0;
inout 	[31:0] GPIO_1;
input 	GPIO_CLKIN_N1;
input 	GPIO_CLKIN_P1;
inout 	GPIO_CLKOUT_N1;
inout 	GPIO_CLKOUT_P1;

// Design Ports Information
// FLASH_DQ[0]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FLASH_DQ[1]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FLASH_DQ[2]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FLASH_DQ[3]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FLASH_DQ[4]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FLASH_DQ[5]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FLASH_DQ[6]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FLASH_DQ[7]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FLASH_DQ[8]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FLASH_DQ[9]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FLASH_DQ[10]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FLASH_DQ[11]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FLASH_DQ[12]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FLASH_DQ[13]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FLASH_DQ[14]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FLASH_DQ15_AM1	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[0]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[1]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[2]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[3]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[4]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[5]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[6]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[7]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[8]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[9]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[10]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[11]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[12]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[13]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[14]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[15]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[16]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[17]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[18]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[19]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[20]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[21]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[22]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[23]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[24]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[25]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[26]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[27]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[28]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[29]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[30]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[31]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DPA[0]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DPA[1]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DPA[2]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DPA[3]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[0]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[1]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[2]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[3]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[4]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[5]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[6]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[7]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[8]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[9]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[10]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[11]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[12]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[13]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[14]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_D[15]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_FSPEED	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_LSPEED	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_D[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_D[1]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_D[2]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_D[3]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_D[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_D[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_D[6]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_D[7]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SD_DAT	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SD_DAT3	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SD_CMD	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I2C_SDAT	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PS2_KBDAT	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PS2_KBCLK	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PS2_MSDAT	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PS2_MSCLK	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[0]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[1]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[2]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[3]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[5]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[6]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[7]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[8]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[9]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[10]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[11]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[12]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[13]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[14]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_D[15]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_ADCLRCK	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_DACLRCK	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_BCLK	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[0]	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[12]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[13]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[16]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[21]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[22]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[23]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[24]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[25]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[26]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[27]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[28]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[29]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[30]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[31]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_CLKOUT_P1	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[0]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[1]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[2]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[3]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[4]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[5]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[6]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[7]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[8]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[9]	=>  Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[11]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[12]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[13]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[14]	=>  Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[15]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[16]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[17]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[18]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[19]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[20]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[21]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[22]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[23]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[24]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[25]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[26]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[27]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[28]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[29]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[30]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[31]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[1]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[2]	=>  Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[3]	=>  Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[4]	=>  Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[5]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[6]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[7]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[8]	=>  Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[9]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[10]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[11]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[12]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[13]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[14]	=>  Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[15]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[16]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[17]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[18]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[19]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[20]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[21]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[22]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[23]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[24]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[25]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[26]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[27]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[28]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[29]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[30]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[31]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_CLKOUT_N0	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_CLKOUT_P0	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[0]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[1]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[2]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[3]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[4]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[5]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[6]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[7]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[8]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[9]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[10]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[11]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[14]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[15]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[17]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[18]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[19]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[20]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_CLKOUT_N1	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// iCLK_28	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iCLK_50_4	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iEXT_CLOCK	=>  Location: PIN_R29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[2]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[3]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[4]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[5]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[6]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[7]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[8]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[9]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[10]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[11]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[12]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[13]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[14]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[15]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[16]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// oHEX0_D[0]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX0_D[1]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX0_D[2]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX0_D[3]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX0_D[4]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX0_D[5]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX0_D[6]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX0_DP	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX1_D[0]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX1_D[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX1_D[2]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX1_D[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX1_D[4]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX1_D[5]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX1_D[6]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX1_DP	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX2_D[0]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX2_D[1]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX2_D[2]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX2_D[3]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX2_D[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX2_D[5]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX2_D[6]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX2_DP	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX3_D[0]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX3_D[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX3_D[2]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX3_D[3]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX3_D[4]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX3_D[5]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX3_D[6]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX3_DP	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX4_D[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX4_D[1]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX4_D[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX4_D[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX4_D[4]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX4_D[5]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX4_D[6]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX4_DP	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX5_D[0]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX5_D[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX5_D[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX5_D[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX5_D[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX5_D[5]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX5_D[6]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX5_DP	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX6_D[0]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX6_D[1]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX6_D[2]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX6_D[3]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX6_D[4]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX6_D[5]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX6_D[6]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX6_DP	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX7_D[0]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX7_D[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX7_D[2]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX7_D[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX7_D[4]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX7_D[5]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX7_D[6]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oHEX7_DP	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDG[0]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDG[1]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDG[2]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDG[3]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDG[4]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDG[5]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDG[6]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDG[7]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDG[8]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[0]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[1]	=>  Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[2]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[3]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[4]	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[5]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[6]	=>  Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[7]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[8]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[9]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[10]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[11]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[12]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[13]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[14]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[15]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[16]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLEDR[17]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oUART_TXD	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oUART_CTS	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// iUART_RTS	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// oIRDA_TXD	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// iIRDA_RXD	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// oDRAM0_A[0]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_A[1]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_A[2]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_A[3]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_A[4]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_A[5]	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_A[6]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_A[7]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_A[8]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_A[9]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_A[10]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_A[11]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_A[12]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_A[0]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_A[1]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_A[2]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_A[3]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_A[4]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_A[5]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_A[6]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_A[7]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_A[8]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_A[9]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_A[10]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_A[11]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_A[12]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_LDQM0	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_LDQM0	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_UDQM1	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_UDQM1	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_WE_N	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_WE_N	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_CAS_N	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_CAS_N	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_RAS_N	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_RAS_N	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_CS_N	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_CS_N	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_BA[0]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_BA[1]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_BA[0]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_BA[1]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_CLK	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_CLK	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM0_CKE	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oDRAM1_CKE	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[0]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[1]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[2]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[3]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[4]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[5]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[6]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[7]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[8]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[9]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[10]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[11]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[12]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[13]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[14]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[15]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[16]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[17]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[18]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[19]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[20]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_A[21]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_WE_N	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_RST_N	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_WP_N	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// iFLASH_RY_N	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// oFLASH_BYTE_N	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_OE_N	=>  Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oFLASH_CE_N	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[0]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[1]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[2]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[3]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[4]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[5]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[6]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[7]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[8]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[9]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[10]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[11]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[12]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[13]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[14]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[15]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[16]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[17]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_A[18]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_ADSC_N	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_ADSP_N	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_ADV_N	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_BE_N[0]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_BE_N[1]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_BE_N[2]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_BE_N[3]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_CE1_N	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_CE2	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_CE3_N	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_CLK	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_GW_N	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_OE_N	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSRAM_WE_N	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oOTG_A[0]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oOTG_A[1]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oOTG_CS_N	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oOTG_OE_N	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oOTG_WE_N	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oOTG_RESET_N	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// iOTG_INT0	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iOTG_INT1	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iOTG_DREQ0	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iOTG_DREQ1	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// oOTG_DACK0_N	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oOTG_DACK1_N	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLCD_ON	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLCD_BLON	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLCD_RW	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLCD_EN	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oLCD_RS	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oSD_CLK	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oI2C_SCLK	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_CLOCK	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_HS	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_VS	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_BLANK_N	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_SYNC_N	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[0]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[1]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[2]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[3]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[4]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[5]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[6]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[7]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[8]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_R[9]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[0]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[1]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[2]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[4]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[5]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[7]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_G[9]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[0]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[1]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[2]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[3]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[4]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[5]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[6]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[8]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oVGA_B[9]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oENET_CMD	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oENET_CS_N	=>  Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oENET_IOW_N	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oENET_IOR_N	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oENET_RESET_N	=>  Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// iENET_INT	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// oENET_CLK	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// iAUD_ADCDAT	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// oAUD_DACDAT	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oAUD_XCK	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// iTD1_CLK27	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD1_D[0]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD1_D[1]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD1_D[2]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD1_D[3]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD1_D[4]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD1_D[5]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD1_D[6]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD1_D[7]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD1_HS	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD1_VS	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// oTD1_RESET_N	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// iTD2_CLK27	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD2_D[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD2_D[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD2_D[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD2_D[3]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD2_D[4]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD2_D[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD2_D[6]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD2_D[7]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD2_HS	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iTD2_VS	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// oTD2_RESET_N	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_CLKIN_N0	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_CLKIN_P0	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_CLKIN_P1	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iUART_RXD	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_CLKIN_N1	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iCLK_50_3	=>  Location: PIN_R28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iKEY[2]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iKEY[3]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iCLK_50	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iKEY[0]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[1]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[0]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iCLK_50_2	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iSW[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// iKEY[1]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DE2_70_v.sdo");
// synopsys translate_on

wire \u7|Add4~0_combout ;
wire \u7|Add4~2_combout ;
wire \u7|Add4~4_combout ;
wire \u7|Add4~8_combout ;
wire \u7|Add4~12_combout ;
wire \u7|Add4~14_combout ;
wire \u7|Add4~17 ;
wire \u7|Add4~18_combout ;
wire \u8|Add4~17 ;
wire \u8|Add4~18_combout ;
wire \u5|altpll_component|_clk1 ;
wire \u5|altpll_component|pll~CLK2 ;
wire \u1|Cont[2]~25_combout ;
wire \u1|Cont[4]~29_combout ;
wire \u1|Cont[8]~37_combout ;
wire \u1|Cont[15]~51_combout ;
wire \u1|Cont[18]~57_combout ;
wire \u2|Y_Cont[11]~40 ;
wire \u2|Y_Cont[12]~42 ;
wire \u2|Y_Cont[12]~41_combout ;
wire \u2|Y_Cont[13]~44 ;
wire \u2|Y_Cont[13]~43_combout ;
wire \u2|Y_Cont[14]~46 ;
wire \u2|Y_Cont[14]~45_combout ;
wire \u2|Y_Cont[15]~47_combout ;
wire \u9|u0|Add0~11 ;
wire \u9|u0|Add0~12_combout ;
wire \H0|holding[2]~21_combout ;
wire \u7|command1|ex_write~regout ;
wire \u8|command1|ex_read~regout ;
wire \u3|rBlue[8]~6_combout ;
wire \u3|rBlue[10]~8_combout ;
wire \u3|Add3~6_combout ;
wire \u3|Add3~10_combout ;
wire \u3|Add3~12_combout ;
wire \u3|Add3~14_combout ;
wire \u3|Add3~16_combout ;
wire \u3|Add1~6_combout ;
wire \u3|Add1~8_combout ;
wire \u3|Add1~16_combout ;
wire \u3|Add2~8_combout ;
wire \u3|Add2~14_combout ;
wire \u3|Add0~10_combout ;
wire \u3|Add1~18_combout ;
wire \u3|Add3~18_combout ;
wire \u3|Add2~18_combout ;
wire \u3|Add0~18_combout ;
wire \u3|Add3~20_combout ;
wire \u3|Add1~20_combout ;
wire \u3|Add1~23 ;
wire \u3|Add3~23 ;
wire \u3|Add0~22_combout ;
wire \u3|Add3~24_combout ;
wire \u3|Add1~24_combout ;
wire \u11|u0|mI2S_CLK_DIV[3]~22_combout ;
wire \u11|u0|mI2S_CLK_DIV[5]~26_combout ;
wire \u11|u0|mI2S_CLK_DIV[6]~28_combout ;
wire \u11|u0|mI2S_CLK_DIV[8]~32_combout ;
wire \u11|u0|mI2S_CLK_DIV[10]~36_combout ;
wire \u10|Add0~10_combout ;
wire \u10|Add1~2_combout ;
wire \u10|Add1~12_combout ;
wire \u9|combo_cnt[1]~27_combout ;
wire \u9|combo_cnt[2]~29_combout ;
wire \u9|combo_cnt[4]~33_combout ;
wire \u9|combo_cnt[6]~37_combout ;
wire \u9|combo_cnt[8]~41_combout ;
wire \u9|combo_cnt[15]~55_combout ;
wire \u9|combo_cnt[18]~61_combout ;
wire \u9|combo_cnt[22]~69_combout ;
wire \u9|mI2C_CLK_DIV[3]~22_combout ;
wire \u9|mI2C_CLK_DIV[5]~26_combout ;
wire \u9|mI2C_CLK_DIV[6]~28_combout ;
wire \u9|mI2C_CLK_DIV[8]~32_combout ;
wire \u9|mI2C_CLK_DIV[10]~36_combout ;
wire \u9|mI2C_CLK_DIV[14]~45 ;
wire \u9|mI2C_CLK_DIV[15]~46_combout ;
wire \u7|control1|init_timer[3]~19_combout ;
wire \u7|control1|init_timer[6]~25_combout ;
wire \u7|control1|timer[0]~17 ;
wire \u7|control1|timer[0]~16_combout ;
wire \u7|control1|timer[1]~19 ;
wire \u7|control1|timer[1]~18_combout ;
wire \u7|control1|timer[2]~21 ;
wire \u7|control1|timer[2]~20_combout ;
wire \u7|control1|timer[3]~23 ;
wire \u7|control1|timer[3]~22_combout ;
wire \u7|control1|timer[4]~25 ;
wire \u7|control1|timer[4]~24_combout ;
wire \u7|control1|timer[5]~27 ;
wire \u7|control1|timer[5]~26_combout ;
wire \u7|control1|timer[6]~29 ;
wire \u7|control1|timer[6]~28_combout ;
wire \u7|control1|timer[7]~31 ;
wire \u7|control1|timer[7]~30_combout ;
wire \u7|control1|timer[8]~33 ;
wire \u7|control1|timer[8]~32_combout ;
wire \u7|control1|timer[9]~35 ;
wire \u7|control1|timer[9]~34_combout ;
wire \u7|control1|timer[10]~37 ;
wire \u7|control1|timer[10]~36_combout ;
wire \u7|control1|timer[11]~39 ;
wire \u7|control1|timer[11]~38_combout ;
wire \u7|control1|timer[12]~41 ;
wire \u7|control1|timer[12]~40_combout ;
wire \u7|control1|timer[13]~43 ;
wire \u7|control1|timer[13]~42_combout ;
wire \u7|control1|timer[14]~45 ;
wire \u7|control1|timer[14]~44_combout ;
wire \u7|control1|timer[15]~46_combout ;
wire \u7|rRD1_ADDR[10]~24_combout ;
wire \u7|rWR1_ADDR[12]~28_combout ;
wire \u7|rRD1_ADDR[12]~28_combout ;
wire \u7|rRD1_ADDR[13]~30_combout ;
wire \u8|control1|timer[5]~26_combout ;
wire \u8|control1|timer[10]~36_combout ;
wire \u8|control1|timer[11]~39 ;
wire \u8|control1|timer[12]~41 ;
wire \u8|control1|timer[12]~40_combout ;
wire \u8|control1|timer[13]~43 ;
wire \u8|control1|timer[13]~42_combout ;
wire \u8|control1|timer[14]~45 ;
wire \u8|control1|timer[14]~44_combout ;
wire \u8|control1|timer[15]~46_combout ;
wire \u8|rWR1_ADDR[11]~26_combout ;
wire \u8|rRD1_ADDR[11]~26_combout ;
wire \u8|rWR1_ADDR[12]~28_combout ;
wire \u8|rRD1_ADDR[13]~30_combout ;
wire \u8|rWR1_ADDR[15]~34_combout ;
wire \u8|rRD1_ADDR[16]~36_combout ;
wire \u8|rWR1_ADDR[17]~38_combout ;
wire \u7|rRD1_ADDR[21]~47 ;
wire \u7|rRD1_ADDR[22]~48_combout ;
wire \H0|CumVal[15]~50_combout ;
wire \H0|CumVal[16]~53_combout ;
wire \H0|CumVal[18]~57_combout ;
wire \u9|senosr_exposure[4]~21_combout ;
wire \u9|senosr_exposure[5]~23_combout ;
wire \u9|senosr_exposure[9]~31_combout ;
wire \u3|Equal9~0_combout ;
wire \u3|Equal9~1_combout ;
wire \u7|Equal5~1_combout ;
wire \u8|Write~regout ;
wire \u1|Equal0~3_combout ;
wire \u3|Equal6~3_combout ;
wire \H0|Mux2~0_combout ;
wire \u7|Pre_WR~regout ;
wire \u7|control1|CMD_ACK~regout ;
wire \u7|ST[0]~4_combout ;
wire \u7|ST[9]~7_combout ;
wire \u7|command1|SA~4_combout ;
wire \u8|ST[8]~3_combout ;
wire \u8|ST[9]~7_combout ;
wire \u8|command1|SA~3_combout ;
wire \u7|Equal10~0_combout ;
wire \u7|Write~1_combout ;
wire \u8|Equal2~0_combout ;
wire \u8|Write~0_combout ;
wire \u8|Write~1_combout ;
wire \u8|Write~2_combout ;
wire \u8|command1|CS_N~0_combout ;
wire \u7|command1|CM_ACK~regout ;
wire \u7|control1|always1~0_combout ;
wire \u8|control1|READA~regout ;
wire \u7|command1|oe4~0_combout ;
wire \u8|command1|oe4~0_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u11|u0|LessThan0~0_combout ;
wire \u11|u0|LessThan0~1_combout ;
wire \u11|u0|LessThan0~2_combout ;
wire \u11|u0|Equal0~0_combout ;
wire \u10|LessThan2~0_combout ;
wire \u11|u0|Mux0~4_combout ;
wire \u11|u0|Mux0~5_combout ;
wire \u9|u0|Mux0~0_combout ;
wire \u9|u0|Mux0~1_combout ;
wire \u9|u0|Mux0~2_combout ;
wire \u9|u0|Mux0~3_combout ;
wire \u9|u0|Mux0~4_combout ;
wire \u9|u0|Mux0~5_combout ;
wire \u9|u0|Mux0~6_combout ;
wire \u9|u0|Mux0~7_combout ;
wire \u9|u0|Mux0~8_combout ;
wire \u9|u0|Mux0~10_combout ;
wire \u9|u0|Mux0~11_combout ;
wire \u9|u0|Mux0~12_combout ;
wire \u9|u0|Mux0~13_combout ;
wire \u9|u0|Mux0~15_combout ;
wire \u9|u0|Mux0~17_combout ;
wire \u9|u0|Mux0~18_combout ;
wire \u9|u0|Mux0~19_combout ;
wire \u9|u0|Mux0~20_combout ;
wire \u9|Equal4~0_combout ;
wire \u9|Equal4~1_combout ;
wire \u9|Equal4~2_combout ;
wire \u9|Equal4~3_combout ;
wire \u9|Equal4~4_combout ;
wire \u9|LessThan2~0_combout ;
wire \u9|LessThan2~1_combout ;
wire \u9|LessThan2~2_combout ;
wire \u9|u0|SCLK~2_combout ;
wire \u3|Equal9~5_combout ;
wire \u3|rRed~10_combout ;
wire \u3|rRed~11_combout ;
wire \u3|rRed~12_combout ;
wire \u3|rRed~22_combout ;
wire \u3|rRed~23_combout ;
wire \u3|rRed~26_combout ;
wire \u7|control1|LOAD_MODE~2_combout ;
wire \u7|control1|always3~1_combout ;
wire \u7|control1|always3~2_combout ;
wire \u7|control1|always3~3_combout ;
wire \u7|control1|PRECHARGE~0_combout ;
wire \u7|control1|Equal3~0_combout ;
wire \u7|control1|Equal3~1_combout ;
wire \u7|control1|Equal3~2_combout ;
wire \u7|control1|Equal3~3_combout ;
wire \u7|control1|Equal3~4_combout ;
wire \u1|oRST_0~0_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \u7|command1|CM_ACK~0_combout ;
wire \u7|mADDR~5_combout ;
wire \u8|control1|Equal1~0_combout ;
wire \u8|control1|Equal3~3_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \u8|mADDR~2_combout ;
wire \u8|mADDR~4_combout ;
wire \u8|mADDR~8_combout ;
wire \u8|mADDR~9_combout ;
wire \u8|mADDR~10_combout ;
wire \u8|command1|rw_shift~0_combout ;
wire \u8|mADDR~12_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ;
wire \u3|rBlue~20_combout ;
wire \u3|rBlue~28_combout ;
wire \u3|rBlue~29_combout ;
wire \u3|rBlue~32_combout ;
wire \u3|rBlue~33_combout ;
wire \u3|rGreen~4_combout ;
wire \u3|rGreen~5_combout ;
wire \u3|rGreen~9_combout ;
wire \u3|rGreen~10_combout ;
wire \u3|rGreen~11_combout ;
wire \u3|rGreen~12_combout ;
wire \u3|rGreen~13_combout ;
wire \u3|rGreen~14_combout ;
wire \u3|rGreen~21_combout ;
wire \u3|rGreen~22_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u3|rRed~42_combout ;
wire \u3|rGreen~25_combout ;
wire \u3|rGreen~26_combout ;
wire \u3|rGreen~29_combout ;
wire \u3|rGreen~30_combout ;
wire \u3|rGreen~31_combout ;
wire \u3|rGreen~43_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u10|Equal0~1_combout ;
wire \u10|Equal1~1_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u11|m3wire_data[0]~0_combout ;
wire \u11|WideOr13~1_combout ;
wire \u11|WideOr11~0_combout ;
wire \u11|WideOr14~0_combout ;
wire \u11|WideOr14~1_combout ;
wire \u11|WideOr10~0_combout ;
wire \u11|WideOr10~1_combout ;
wire \u11|WideOr6~0_combout ;
wire \u11|WideOr4~1_combout ;
wire \u11|WideOr5~0_combout ;
wire \u11|WideOr4~2_combout ;
wire \u11|WideOr7~0_combout ;
wire \u11|WideOr7~1_combout ;
wire \u11|Mux0~0_combout ;
wire \u7|control1|LessThan0~0_combout ;
wire \u7|control1|LessThan0~1_combout ;
wire \u7|rWR1_ADDR[13]~17_combout ;
wire \u7|LessThan1~0_combout ;
wire \u7|rWR1_ADDR[13]~18_combout ;
wire \u7|LessThan3~0_combout ;
wire \u7|rRD1_ADDR[20]~18_combout ;
wire \u7|command1|rp_shift~2_combout ;
wire \u7|command1|ex_write~0_combout ;
wire \u7|control1|REF_REQ~1_combout ;
wire \u8|LessThan1~0_combout ;
wire \u8|rWR1_ADDR[16]~18_combout ;
wire \u8|rWR1_ADDR[16]~19_combout ;
wire \u8|LessThan3~0_combout ;
wire \u8|rRD1_ADDR[8]~18_combout ;
wire \u8|rRD1_ADDR[8]~19_combout ;
wire \u8|command1|rp_shift~2_combout ;
wire \u8|command1|ex_read~0_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ;
wire \u9|Mux5~0_combout ;
wire \u9|Mux9~0_combout ;
wire \u9|Mux13~0_combout ;
wire \u9|Mux7~0_combout ;
wire \u9|Mux7~1_combout ;
wire \u9|Mux7~2_combout ;
wire \u9|Mux14~0_combout ;
wire \u9|Mux14~1_combout ;
wire \u9|Add4~0_combout ;
wire \u9|Mux15~0_combout ;
wire \u9|Mux15~1_combout ;
wire \u9|Mux15~2_combout ;
wire \u9|Mux15~3_combout ;
wire \u9|Mux8~0_combout ;
wire \u9|Mux8~1_combout ;
wire \u9|Mux11~0_combout ;
wire \u9|Mux11~1_combout ;
wire \u9|Mux5~1_combout ;
wire \u9|Mux5~2_combout ;
wire \u9|Mux1~1_combout ;
wire \u9|Mux4~0_combout ;
wire \u9|Mux4~1_combout ;
wire \u9|Mux12~0_combout ;
wire \u9|Mux12~1_combout ;
wire \u9|Mux16~0_combout ;
wire \u9|Mux16~1_combout ;
wire \u9|Mux9~1_combout ;
wire \u9|Mux9~2_combout ;
wire \u9|Mux15~4_combout ;
wire \u9|Mux17~1_combout ;
wire \u9|Mux11~2_combout ;
wire \u9|Mux14~2_combout ;
wire \u9|Mux17~2_combout ;
wire \u9|Mux17~3_combout ;
wire \u9|Mux23~4_combout ;
wire \u9|Mux23~5_combout ;
wire \u9|Mux20~0_combout ;
wire \u9|Mux20~1_combout ;
wire \u9|Mux19~0_combout ;
wire \u9|Mux19~1_combout ;
wire \u9|Mux19~2_combout ;
wire \u9|Mux19~3_combout ;
wire \u9|Mux18~0_combout ;
wire \u9|Mux21~0_combout ;
wire \u9|Mux21~1_combout ;
wire \u9|Mux21~2_combout ;
wire \u9|Mux0~0_combout ;
wire \u9|Mux2~0_combout ;
wire \u9|Mux2~1_combout ;
wire \u9|Mux3~0_combout ;
wire \u9|u0|Selector0~1_combout ;
wire \u9|u0|ACK3~regout ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2_combout ;
wire \u7|command1|rp_shift~3_combout ;
wire \u8|command1|command_delay~3_combout ;
wire \u8|command1|rp_shift~3_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ;
wire \u9|always1~0_combout ;
wire \u9|always1~1_combout ;
wire \u9|senosr_exposure[2]~39_combout ;
wire \u9|senosr_exposure[2]~40_combout ;
wire \u9|senosr_exposure[0]~54_combout ;
wire \u9|u0|ACK2~0_combout ;
wire \u9|u0|Selector3~0_combout ;
wire \u9|u0|ACK3~2_combout ;
wire \u7|command1|rp_shift~4_combout ;
wire \u8|command1|command_delay~4_combout ;
wire \u8|command1|rp_shift~4_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \u7|command1|rp_shift~5_combout ;
wire \u7|command1|rp_shift~6_combout ;
wire \u8|command1|command_delay~5_combout ;
wire \u8|command1|rp_shift~5_combout ;
wire \u8|command1|rp_shift~6_combout ;
wire \u8|command1|command_delay~6_combout ;
wire \u8|command1|command_delay~7_combout ;
wire \u8|command1|command_delay~8_combout ;
wire \u9|Mux10~3_combout ;
wire \u9|Mux23~6_combout ;
wire \u9|u0|ACK3~3_combout ;
wire \u8|command1|command_delay~9_combout ;
wire \u9|Mux18~1_combout ;
wire \u9|Mux18~2_combout ;
wire \u9|Mux22~1_combout ;
wire \u9|Mux6~0_combout ;
wire \u9|Mux6~1_combout ;
wire \u7|command1|REF_ACK~_wirecell_combout ;
wire \iCLK_50~clkctrl_outclk ;
wire \u3|wData0_d1[0]~feeder_combout ;
wire \u9|u0|SD[20]~feeder_combout ;
wire \u7|control1|SADDR[12]~feeder_combout ;
wire \u8|control1|SADDR[9]~feeder_combout ;
wire \u8|control1|SADDR[11]~feeder_combout ;
wire \u8|control1|SADDR[15]~feeder_combout ;
wire \u8|control1|SADDR[16]~feeder_combout ;
wire \u8|control1|SADDR[17]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout ;
wire \u9|u0|SD[10]~feeder_combout ;
wire \u9|u0|SD[17]~feeder_combout ;
wire \u9|u0|SD[8]~feeder_combout ;
wire \u9|u0|SD[12]~feeder_combout ;
wire \u9|u0|SD[19]~feeder_combout ;
wire \u9|u0|SD[13]~feeder_combout ;
wire \u9|u0|SD[6]~feeder_combout ;
wire \u9|u0|SD[0]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout ;
wire rCCD_LVAL;
wire rCCD_FVAL;
wire \GPIO_1[19]~30 ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ;
wire \u1|Cont[17]~55_combout ;
wire \u1|Equal0~0_combout ;
wire \u1|Cont[20]~62 ;
wire \u1|Cont[21]~64_combout ;
wire \u1|Cont[21]~65 ;
wire \u1|Cont[22]~66_combout ;
wire \u1|Cont[22]~67 ;
wire \u1|Cont[23]~68_combout ;
wire \u1|Equal0~6_combout ;
wire \u1|Equal0~7_combout ;
wire \u1|Cont[0]~63_combout ;
wire \u1|Cont[1]~24 ;
wire \u1|Cont[2]~26 ;
wire \u1|Cont[3]~27_combout ;
wire \u1|Cont[3]~28 ;
wire \u1|Cont[4]~30 ;
wire \u1|Cont[5]~31_combout ;
wire \u1|Cont[5]~32 ;
wire \u1|Cont[6]~34 ;
wire \u1|Cont[7]~35_combout ;
wire \u1|Cont[7]~36 ;
wire \u1|Cont[8]~38 ;
wire \u1|Cont[9]~39_combout ;
wire \u1|Cont[9]~40 ;
wire \u1|Cont[10]~41_combout ;
wire \u1|Cont[10]~42 ;
wire \u1|Cont[11]~43_combout ;
wire \u1|Cont[11]~44 ;
wire \u1|Cont[12]~45_combout ;
wire \u1|Cont[12]~46 ;
wire \u1|Cont[13]~47_combout ;
wire \u1|Cont[13]~48 ;
wire \u1|Cont[14]~49_combout ;
wire \u1|Cont[14]~50 ;
wire \u1|Cont[15]~52 ;
wire \u1|Cont[16]~53_combout ;
wire \u1|Cont[16]~54 ;
wire \u1|Cont[17]~56 ;
wire \u1|Cont[18]~58 ;
wire \u1|Cont[19]~59_combout ;
wire \u1|Cont[19]~60 ;
wire \u1|Cont[20]~61_combout ;
wire \u1|Cont[1]~23_combout ;
wire \u1|Equal0~1_combout ;
wire \u1|Cont[6]~33_combout ;
wire \u1|Equal0~2_combout ;
wire \u1|Equal0~4_combout ;
wire \u1|Equal0~5_combout ;
wire \u1|oRST_0~1_combout ;
wire \u1|oRST_0~regout ;
wire \u1|oRST_0~clkctrl_outclk ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ;
wire \u7|Equal6~0_combout ;
wire \u7|ST[4]~11_combout ;
wire \u7|ST[2]~14_combout ;
wire \u7|Add4~1 ;
wire \u7|Add4~3 ;
wire \u7|Add4~5 ;
wire \u7|Add4~6_combout ;
wire \u7|ST[3]~12_combout ;
wire \u7|Add4~7 ;
wire \u7|Add4~9 ;
wire \u7|Add4~10_combout ;
wire \u7|ST[5]~10_combout ;
wire \u7|Add4~11 ;
wire \u7|Add4~13 ;
wire \u7|Add4~15 ;
wire \u7|Add4~16_combout ;
wire \u7|ST[8]~13_combout ;
wire \u7|Equal7~0_combout ;
wire \u7|ST[0]~5_combout ;
wire \u7|Equal4~0_combout ;
wire \u7|Equal7~1_combout ;
wire \u7|mRD_DONE~0_combout ;
wire \u7|mRD_DONE~regout ;
wire \u10|Add1~0_combout ;
wire \u10|Add1~11 ;
wire \u10|Add1~13 ;
wire \u10|Add1~14_combout ;
wire \u1|oRST_2~0_combout ;
wire \u1|oRST_2~1_combout ;
wire \u1|oRST_2~regout ;
wire \u1|oRST_2~clkctrl_outclk ;
wire \u10|x_cnt~1_combout ;
wire \u10|Add0~0_combout ;
wire \u10|Add0~1 ;
wire \u10|Add0~2_combout ;
wire \u10|Add0~3 ;
wire \u10|Add0~5 ;
wire \u10|Add0~6_combout ;
wire \u10|Add0~7 ;
wire \u10|Add0~9 ;
wire \u10|Add0~11 ;
wire \u10|Add0~12_combout ;
wire \u10|Add0~13 ;
wire \u10|Add0~14_combout ;
wire \u10|Equal0~2_combout ;
wire \u10|Add0~15 ;
wire \u10|Add0~16_combout ;
wire \u10|Add0~17 ;
wire \u10|Add0~18_combout ;
wire \u10|Equal0~0_combout ;
wire \u10|Add0~8_combout ;
wire \u10|Equal0~3_combout ;
wire \u10|Add1~15 ;
wire \u10|Add1~16_combout ;
wire \u10|Equal1~0_combout ;
wire \u10|Add1~8_combout ;
wire \u10|Equal1~2_combout ;
wire \u10|y_cnt~2_combout ;
wire \u10|Add1~1 ;
wire \u10|Add1~3 ;
wire \u10|Add1~4_combout ;
wire \u10|y_cnt~3_combout ;
wire \u10|Add1~5 ;
wire \u10|Add1~6_combout ;
wire \u10|y_cnt~1_combout ;
wire \u10|Add1~7 ;
wire \u10|Add1~9 ;
wire \u10|Add1~10_combout ;
wire \u10|LessThan2~1_combout ;
wire \u10|LessThan2~2_combout ;
wire \u7|OUT_VALID~0_combout ;
wire \u7|OUT_VALID~regout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u10|LessThan4~0_combout ;
wire \u10|Add0~4_combout ;
wire \u10|LessThan1~0_combout ;
wire \u10|LessThan0~0_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u10|Add0~19 ;
wire \u10|Add0~20_combout ;
wire \u10|x_cnt~0_combout ;
wire \u10|Add1~17 ;
wire \u10|Add1~18_combout ;
wire \u10|y_cnt~0_combout ;
wire \u10|LessThan3~0_combout ;
wire \u10|LessThan3~1_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0]~feeder_combout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout ;
wire \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ;
wire \u7|RD_MASK~0_combout ;
wire \u7|RD_MASK~1_combout ;
wire \u7|Pre_RD~regout ;
wire \u7|ST[4]~2_combout ;
wire \u7|Equal5~3_combout ;
wire \u7|ST[4]~3_combout ;
wire \u7|ST[1]~6_combout ;
wire \u7|ST[1]~16_combout ;
wire \u7|ST[6]~9_combout ;
wire \u7|ST[7]~8_combout ;
wire \u7|Equal5~0_combout ;
wire \u7|Equal5~2_combout ;
wire \u7|Equal8~0_combout ;
wire \u7|Equal9~0_combout ;
wire \u7|IN_REQ~0_combout ;
wire \u7|IN_REQ~regout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u2|mCCD_LVAL~feeder_combout ;
wire \u2|mCCD_LVAL~regout ;
wire \u2|mSTART~0_combout ;
wire \u2|mSTART~regout ;
wire \u2|mCCD_FVAL~0_combout ;
wire \u2|mCCD_FVAL~regout ;
wire \u3|oDval~0_combout ;
wire \u1|oRST_1~0_combout ;
wire \u1|oRST_1~1_combout ;
wire \u1|oRST_1~regout ;
wire \u1|oRST_1~clkctrl_outclk ;
wire \u3|oDval~regout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~regout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ;
wire \u7|always3~0_combout ;
wire \u7|always3~1_combout ;
wire \u7|mWR~0_combout ;
wire \u7|mWR~regout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout ;
wire \iCLK_50_3~combout ;
wire \u6|altpll_component|_clk0 ;
wire \u6|altpll_component|_clk0~clkctrl_outclk ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ;
wire \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ;
wire \~GND~combout ;
wire \GPIO_CLKIN_N1~combout ;
wire \GPIO_CLKIN_N1~clkctrl_outclk ;
wire \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ;
wire \u2|oDVAL~combout ;
wire \u2|mCCD_DATA~8_combout ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0_combout ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout ;
wire \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout ;
wire \u2|mCCD_DATA~9_combout ;
wire \u2|Y_Cont[0]~16_combout ;
wire \u2|X_Cont[0]~16_combout ;
wire \u2|X_Cont[4]~34_combout ;
wire \u2|X_Cont[4]~35_combout ;
wire \u2|X_Cont[0]~17 ;
wire \u2|X_Cont[1]~18_combout ;
wire \u2|X_Cont[1]~19 ;
wire \u2|X_Cont[2]~20_combout ;
wire \u2|X_Cont[2]~21 ;
wire \u2|X_Cont[3]~23 ;
wire \u2|X_Cont[4]~24_combout ;
wire \u2|X_Cont[4]~25 ;
wire \u2|X_Cont[5]~27 ;
wire \u2|X_Cont[6]~29 ;
wire \u2|X_Cont[7]~30_combout ;
wire \u2|X_Cont[7]~31 ;
wire \u2|X_Cont[8]~32_combout ;
wire \u2|X_Cont[6]~28_combout ;
wire \u2|LessThan0~0_combout ;
wire \u2|LessThan0~1_combout ;
wire \u2|LessThan0~2_combout ;
wire \u2|Y_Cont[8]~18_combout ;
wire \u2|Y_Cont[0]~17 ;
wire \u2|Y_Cont[1]~19_combout ;
wire \u2|Y_Cont[1]~20 ;
wire \u2|Y_Cont[2]~21_combout ;
wire \u2|Y_Cont[2]~22 ;
wire \u2|Y_Cont[3]~24 ;
wire \u2|Y_Cont[4]~25_combout ;
wire \u2|Y_Cont[4]~26 ;
wire \u2|Y_Cont[5]~28 ;
wire \u2|Y_Cont[6]~29_combout ;
wire \u2|Y_Cont[6]~30 ;
wire \u2|Y_Cont[7]~31_combout ;
wire \u2|Y_Cont[5]~27_combout ;
wire \u3|Equal6~1_combout ;
wire \u2|Y_Cont[7]~32 ;
wire \u2|Y_Cont[8]~34 ;
wire \u2|Y_Cont[9]~35_combout ;
wire \u2|Y_Cont[9]~36 ;
wire \u2|Y_Cont[10]~38 ;
wire \u2|Y_Cont[11]~39_combout ;
wire \u2|Y_Cont[10]~37_combout ;
wire \u3|Equal6~2_combout ;
wire \u3|Equal6~0_combout ;
wire \u3|Equal6~4_combout ;
wire \u3|mirror_sw~feeder_combout ;
wire \u3|mirror_sw~regout ;
wire \u3|rBlue[11]~14_combout ;
wire \u3|rBlue[2]~0_combout ;
wire \u3|rBlue[11]~15_combout ;
wire \u3|rBlue~16_combout ;
wire \u3|rBlue~17_combout ;
wire \u3|rBlue[11]~37_combout ;
wire \u2|X_Cont[8]~33 ;
wire \u2|X_Cont[9]~36_combout ;
wire \u2|X_Cont[9]~37 ;
wire \u2|X_Cont[10]~39 ;
wire \u2|X_Cont[11]~40_combout ;
wire \u2|X_Cont[11]~41 ;
wire \u2|X_Cont[12]~43 ;
wire \u2|X_Cont[13]~44_combout ;
wire \u2|X_Cont[13]~45 ;
wire \u2|X_Cont[14]~46_combout ;
wire \u2|X_Cont[14]~47 ;
wire \u2|X_Cont[15]~48_combout ;
wire \H0|PixCount[0]~9 ;
wire \H0|PixCount[1]~11_combout ;
wire \H0|always0~0_combout ;
wire \H0|PixCount[3]~10_combout ;
wire \H0|PixCount[1]~12 ;
wire \H0|PixCount[2]~14 ;
wire \H0|PixCount[3]~15_combout ;
wire \H0|PixCount[3]~16 ;
wire \H0|PixCount[4]~18 ;
wire \H0|PixCount[5]~19_combout ;
wire \H0|PixCount[5]~20 ;
wire \H0|PixCount[6]~22 ;
wire \H0|PixCount[7]~23_combout ;
wire \H0|PixCount[4]~17_combout ;
wire \H0|LessThan0~1_combout ;
wire \H0|PixCount[0]~8_combout ;
wire \H0|LessThan0~0_combout ;
wire \H0|LessThan0~2_combout ;
wire \H0|state~0_combout ;
wire \H0|state[1]~1_combout ;
wire \u2|mCCD_DATA~0_combout ;
wire \u2|mCCD_DATA~1_combout ;
wire \u3|rRed[2]~47_combout ;
wire \u3|rRed~6_combout ;
wire \u3|rRed~7_combout ;
wire \u3|rRed~8_combout ;
wire \u3|rRed~9_combout ;
wire \H0|SRAM_W_Addr_In[0]~0_combout ;
wire \u3|rRed[2]~46_combout ;
wire \u3|rRed~13_combout ;
wire \H0|SRAM_W_Addr_In[1]~1_combout ;
wire \u2|mCCD_DATA~2_combout ;
wire \u2|mCCD_DATA~3_combout ;
wire \u2|mCCD_DATA~4_combout ;
wire \u2|mCCD_DATA~5_combout ;
wire \u3|rRed[2]~4_combout ;
wire \u3|Equal9~2_combout ;
wire \u3|Equal9~3_combout ;
wire \u2|X_Cont[3]~22_combout ;
wire \u3|Equal9~4_combout ;
wire \u3|Equal9~6_combout ;
wire \u3|rRed[2]~5_combout ;
wire \u3|rRed~14_combout ;
wire \u3|rRed~15_combout ;
wire \u3|rRed~16_combout ;
wire \u3|rRed~17_combout ;
wire \H0|PixCount[2]~13_combout ;
wire \H0|SRAM_W_Addr_In[2]~2_combout ;
wire \u3|rRed~18_combout ;
wire \u3|rRed~19_combout ;
wire \u3|rRed~20_combout ;
wire \u3|rRed~21_combout ;
wire \H0|SRAM_W_Addr_In[3]~3_combout ;
wire \u3|wData1_d1[8]~feeder_combout ;
wire \u3|rRed~24_combout ;
wire \u3|rRed~25_combout ;
wire \H0|SRAM_W_Addr_In[4]~4_combout ;
wire \u3|rRed~27_combout ;
wire \u3|rRed~28_combout ;
wire \u3|rRed~29_combout ;
wire \H0|SRAM_W_Addr_In[5]~5_combout ;
wire \u2|mCCD_DATA~6_combout ;
wire \u2|mCCD_DATA~7_combout ;
wire \u2|mCCD_DATA~11_combout ;
wire \u2|mCCD_DATA~10_combout ;
wire \u3|rRed~30_combout ;
wire \u3|rRed~31_combout ;
wire \u3|rRed~32_combout ;
wire \u3|rRed~33_combout ;
wire \H0|PixCount[6]~21_combout ;
wire \H0|SRAM_W_Addr_In[6]~6_combout ;
wire \u3|rRed~34_combout ;
wire \u3|rRed~35_combout ;
wire \u3|rRed~36_combout ;
wire \u3|wData1_d2[11]~feeder_combout ;
wire \u3|rRed~37_combout ;
wire \H0|SRAM_W_Addr_In[7]~7_combout ;
wire \H0|SRAM_R_Addr_In[0]~0_combout ;
wire \H0|SRAM_R_Addr_In[1]~1_combout ;
wire \H0|SRAM_R_Addr_In[2]~2_combout ;
wire \H0|SRAM_R_Addr_In[3]~3_combout ;
wire \H0|SRAM_R_Addr_In[4]~4_combout ;
wire \H0|SRAM_R_Addr_In[5]~5_combout ;
wire \H0|SRAM_R_Addr_In[6]~6_combout ;
wire \H0|SRAM_R_Addr_In[7]~7_combout ;
wire \H0|SRAM_D_In[2]~13_combout ;
wire \H0|holding[1]~20 ;
wire \H0|holding[2]~22 ;
wire \H0|holding[3]~24 ;
wire \H0|holding[4]~25_combout ;
wire \H0|SRAM_D_In[4]~11_combout ;
wire \H0|holding[4]~26 ;
wire \H0|holding[5]~28 ;
wire \H0|holding[6]~29_combout ;
wire \H0|SRAM_D_In[6]~9_combout ;
wire \H0|holding[6]~30 ;
wire \H0|holding[7]~32 ;
wire \H0|holding[8]~34 ;
wire \H0|holding[9]~36 ;
wire \H0|holding[10]~38 ;
wire \H0|holding[11]~40 ;
wire \H0|holding[12]~42 ;
wire \H0|holding[13]~43_combout ;
wire \H0|SRAM_D_In[13]~2_combout ;
wire \H0|holding[13]~44 ;
wire \H0|holding[14]~45_combout ;
wire \H0|SRAM_D_In[14]~1_combout ;
wire \H0|holding[14]~46 ;
wire \H0|holding[15]~47_combout ;
wire \H0|SRAM_D_In[15]~0_combout ;
wire \H0|holding[15]~48 ;
wire \H0|holding[16]~49_combout ;
wire \H0|SRAM_D_In[16]~16_combout ;
wire \H0|holding[16]~50 ;
wire \H0|holding[17]~51_combout ;
wire \H0|SRAM_D_In[17]~17_combout ;
wire \H0|holding[12]~41_combout ;
wire \H0|SRAM_D_In[12]~3_combout ;
wire \H0|holding[11]~39_combout ;
wire \H0|SRAM_D_In[11]~4_combout ;
wire \H0|holding[10]~37_combout ;
wire \H0|SRAM_D_In[10]~5_combout ;
wire \H0|holding[9]~35_combout ;
wire \H0|SRAM_D_In[9]~6_combout ;
wire \H0|holding[8]~33_combout ;
wire \H0|SRAM_D_In[8]~7_combout ;
wire \H0|holding[7]~31_combout ;
wire \H0|SRAM_D_In[7]~8_combout ;
wire \H0|holding[5]~27_combout ;
wire \H0|SRAM_D_In[5]~10_combout ;
wire \H0|holding[3]~23_combout ;
wire \H0|SRAM_D_In[3]~12_combout ;
wire \H0|holding[1]~19_combout ;
wire \H0|SRAM_D_In[1]~14_combout ;
wire \H0|holding[0]~57_combout ;
wire \H0|SRAM_D_In[0]~15_combout ;
wire \H0|holding[17]~52 ;
wire \H0|holding[18]~53_combout ;
wire \H0|SRAM_D_In[18]~18_combout ;
wire \H0|holding[18]~54 ;
wire \H0|holding[19]~55_combout ;
wire \H0|SRAM_D_In[19]~19_combout ;
wire \H0|DISP_SRAM_D_In[18]~18_combout ;
wire \H0|DISP_SRAM_W_Addr_In[0]~0_combout ;
wire \H0|DISP_SRAM_W_Addr_In[1]~1_combout ;
wire \H0|DISP_SRAM_W_Addr_In[2]~2_combout ;
wire \H0|DISP_SRAM_W_Addr_In[3]~3_combout ;
wire \H0|DISP_SRAM_W_Addr_In[4]~4_combout ;
wire \H0|DISP_SRAM_W_Addr_In[5]~5_combout ;
wire \H0|DISP_SRAM_W_Addr_In[6]~6_combout ;
wire \H0|DISP_SRAM_W_Addr_In[7]~7_combout ;
wire \H0|DISP_SRAM_R_Addr_In[0]~0_combout ;
wire \H0|DISP_SRAM_R_Addr_In[1]~1_combout ;
wire \H0|DISP_SRAM_R_Addr_In[2]~2_combout ;
wire \u2|Y_Cont[3]~23_combout ;
wire \H0|DISP_SRAM_R_Addr_In[3]~3_combout ;
wire \H0|DISP_SRAM_R_Addr_In[4]~4_combout ;
wire \H0|DISP_SRAM_R_Addr_In[5]~5_combout ;
wire \H0|DISP_SRAM_R_Addr_In[6]~6_combout ;
wire \H0|DISP_SRAM_R_Addr_In[7]~7_combout ;
wire \H0|DISP_SRAM_D_In[19]~19_combout ;
wire \H0|CumVal[0]~20_combout ;
wire \H0|CumVal[19]~52_combout ;
wire \H0|CUM_SRAM_D_In[0]~15_combout ;
wire \H0|CUM_SRAM_D_In[1]~14_combout ;
wire \H0|CumVal[0]~21 ;
wire \H0|CumVal[1]~22_combout ;
wire \H0|CumVal[1]~23 ;
wire \H0|CumVal[2]~24_combout ;
wire \H0|CUM_SRAM_D_In[2]~13_combout ;
wire \H0|CumVal[2]~25 ;
wire \H0|CumVal[3]~26_combout ;
wire \H0|CUM_SRAM_D_In[3]~12_combout ;
wire \H0|CumVal[3]~27 ;
wire \H0|CumVal[4]~28_combout ;
wire \H0|CUM_SRAM_D_In[4]~11_combout ;
wire \H0|CumVal[4]~29 ;
wire \H0|CumVal[5]~30_combout ;
wire \H0|CUM_SRAM_D_In[5]~10_combout ;
wire \H0|CumVal[5]~31 ;
wire \H0|CumVal[6]~32_combout ;
wire \H0|CUM_SRAM_D_In[6]~9_combout ;
wire \H0|CumVal[6]~33 ;
wire \H0|CumVal[7]~34_combout ;
wire \H0|CUM_SRAM_D_In[7]~8_combout ;
wire \H0|CumVal[7]~35 ;
wire \H0|CumVal[8]~36_combout ;
wire \H0|CUM_SRAM_D_In[8]~7_combout ;
wire \H0|CumVal[8]~37 ;
wire \H0|CumVal[9]~38_combout ;
wire \H0|CUM_SRAM_D_In[9]~6_combout ;
wire \H0|CumVal[9]~39 ;
wire \H0|CumVal[10]~40_combout ;
wire \H0|CUM_SRAM_D_In[10]~5_combout ;
wire \H0|CUM_SRAM_D_In[11]~4_combout ;
wire \H0|CUM_SRAM_D_In[12]~3_combout ;
wire \H0|CumVal[10]~41 ;
wire \H0|CumVal[11]~42_combout ;
wire \H0|CumVal[11]~43 ;
wire \H0|CumVal[12]~44_combout ;
wire \H0|CumVal[12]~45 ;
wire \H0|CumVal[13]~46_combout ;
wire \H0|CUM_SRAM_D_In[13]~2_combout ;
wire \H0|CumVal[13]~47 ;
wire \H0|CumVal[14]~48_combout ;
wire \H0|CUM_SRAM_D_In[14]~1_combout ;
wire \H0|CUM_SRAM_D_In[15]~0_combout ;
wire \u2|X_Cont[12]~42_combout ;
wire \u2|X_Cont[10]~38_combout ;
wire \u2|X_Cont[5]~26_combout ;
wire \H0|LessThan2~1_cout ;
wire \H0|LessThan2~3_cout ;
wire \H0|LessThan2~5_cout ;
wire \H0|LessThan2~7_cout ;
wire \H0|LessThan2~9_cout ;
wire \H0|LessThan2~11_cout ;
wire \H0|LessThan2~13_cout ;
wire \H0|LessThan2~15_cout ;
wire \H0|LessThan2~17_cout ;
wire \H0|LessThan2~19_cout ;
wire \H0|LessThan2~21_cout ;
wire \H0|LessThan2~23_cout ;
wire \H0|LessThan2~25_cout ;
wire \H0|LessThan2~27_cout ;
wire \H0|LessThan2~29_cout ;
wire \H0|LessThan2~30_combout ;
wire \H0|CUM_SRAM_D_In[16]~16_combout ;
wire \H0|CumVal[14]~49 ;
wire \H0|CumVal[15]~51 ;
wire \H0|CumVal[16]~54 ;
wire \H0|CumVal[17]~55_combout ;
wire \H0|CUM_SRAM_D_In[17]~17_combout ;
wire \H0|CUM_SRAM_D_In[18]~18_combout ;
wire \H0|CumVal[17]~56 ;
wire \H0|CumVal[18]~58 ;
wire \H0|CumVal[19]~59_combout ;
wire \H0|CUM_SRAM_D_In[19]~19_combout ;
wire \H0|LessThan2~32_combout ;
wire \H0|LessThan2~33_combout ;
wire \wr1_data[0]~0_combout ;
wire \u3|rBlue[3]~1_combout ;
wire \u3|rBlue~18_combout ;
wire \u3|rBlue~19_combout ;
wire \wr1_data[1]~1_combout ;
wire \u3|rBlue[4]~2_combout ;
wire \u3|rBlue[11]~36_combout ;
wire \u3|rBlue~21_combout ;
wire \wr1_data[2]~2_combout ;
wire \u3|rBlue[5]~3_combout ;
wire \u3|rBlue~22_combout ;
wire \u3|rBlue~23_combout ;
wire \wr1_data[3]~3_combout ;
wire \u3|rBlue[6]~4_combout ;
wire \u3|rBlue~24_combout ;
wire \u3|rBlue~25_combout ;
wire \wr1_data[4]~4_combout ;
wire \u3|rBlue[7]~5_combout ;
wire \u3|rBlue~26_combout ;
wire \u3|rBlue~27_combout ;
wire \wr1_data[5]~5_combout ;
wire \wr1_data[6]~6_combout ;
wire \u3|rBlue[9]~7_combout ;
wire \u3|rBlue~30_combout ;
wire \u3|rBlue~31_combout ;
wire \wr1_data[7]~7_combout ;
wire \wr1_data[8]~8_combout ;
wire \u7|mDATAIN[0]~0_combout ;
wire \u7|control1|init_timer[1]~15_combout ;
wire \u7|control1|init_timer[10]~33_combout ;
wire \u7|control1|init_timer[12]~37_combout ;
wire \u7|control1|LessThan1~0_combout ;
wire \u7|control1|LessThan0~2_combout ;
wire \u7|control1|init_timer[14]~42 ;
wire \u7|control1|init_timer[15]~44_combout ;
wire \u7|control1|LessThan0~3_combout ;
wire \u7|control1|init_timer[1]~16 ;
wire \u7|control1|init_timer[2]~17_combout ;
wire \u7|control1|init_timer[2]~18 ;
wire \u7|control1|init_timer[3]~20 ;
wire \u7|control1|init_timer[4]~21_combout ;
wire \u7|control1|init_timer[4]~22 ;
wire \u7|control1|init_timer[5]~24 ;
wire \u7|control1|init_timer[6]~26 ;
wire \u7|control1|init_timer[7]~27_combout ;
wire \u7|control1|init_timer[7]~28 ;
wire \u7|control1|init_timer[8]~30 ;
wire \u7|control1|init_timer[9]~31_combout ;
wire \u7|control1|init_timer[9]~32 ;
wire \u7|control1|init_timer[10]~34 ;
wire \u7|control1|init_timer[11]~35_combout ;
wire \u7|control1|init_timer[11]~36 ;
wire \u7|control1|init_timer[12]~38 ;
wire \u7|control1|init_timer[13]~39_combout ;
wire \u7|control1|init_timer[13]~40 ;
wire \u7|control1|init_timer[14]~41_combout ;
wire \u7|control1|LessThan1~1_combout ;
wire \u7|control1|LessThan1~2_combout ;
wire \u7|control1|INIT_REQ~feeder_combout ;
wire \u7|control1|INIT_REQ~regout ;
wire \u7|Equal2~0_combout ;
wire \u7|Selector1~0_combout ;
wire \u7|CMD[1]~0_combout ;
wire \u7|Selector0~0_combout ;
wire \u7|control1|Equal1~0_combout ;
wire \u7|control1|READA~regout ;
wire \u7|command1|always0~2_combout ;
wire \u7|command1|do_reada~0_combout ;
wire \u7|command1|do_reada~regout ;
wire \u7|command1|always3~0_combout ;
wire \u7|command1|REF_ACK~0_combout ;
wire \u7|command1|REF_ACK~regout ;
wire \u7|control1|REF_REQ~0_combout ;
wire \u7|control1|REF_REQ~regout ;
wire \u7|command1|always0~6_combout ;
wire \u7|command1|do_refresh~regout ;
wire \u7|command1|always0~5_combout ;
wire \u7|control1|init_timer[5]~23_combout ;
wire \u7|control1|PRECHARGE~1_combout ;
wire \u7|control1|init_timer[0]~43_combout ;
wire \u7|control1|LOAD_MODE~0_combout ;
wire \u7|control1|LOAD_MODE~1_combout ;
wire \u7|control1|PRECHARGE~2_combout ;
wire \u7|control1|PRECHARGE~regout ;
wire \u7|command1|always0~4_combout ;
wire \u7|command1|do_precharge~regout ;
wire \u7|control1|init_timer[8]~29_combout ;
wire \u7|control1|LOAD_MODE~3_combout ;
wire \u7|control1|LOAD_MODE~4_combout ;
wire \u7|control1|LOAD_MODE~5_combout ;
wire \u7|control1|LOAD_MODE~regout ;
wire \u7|command1|always0~0_combout ;
wire \u7|command1|do_load_mode~regout ;
wire \u7|command1|command_delay~9_combout ;
wire \u7|command1|command_delay~8_combout ;
wire \u7|command1|command_delay~7_combout ;
wire \u7|command1|command_delay~6_combout ;
wire \u7|command1|command_delay~5_combout ;
wire \u7|command1|command_delay~4_combout ;
wire \u7|command1|command_delay~3_combout ;
wire \u7|command1|command_delay~2_combout ;
wire \u7|command1|command_done~0_combout ;
wire \u7|command1|command_done~regout ;
wire \u7|command1|rp_done~0_combout ;
wire \u7|Equal0~0_combout ;
wire \u7|PM_STOP~feeder_combout ;
wire \u7|PM_STOP~regout ;
wire \u7|command1|ex_read~0_combout ;
wire \u7|command1|ex_read~regout ;
wire \u7|command1|rp_shift[1]~0_combout ;
wire \u7|command1|rp_shift[1]~1_combout ;
wire \u7|command1|rp_done~regout ;
wire \u7|command1|always0~1_combout ;
wire \u7|control1|Equal2~0_combout ;
wire \u7|control1|WRITEA~regout ;
wire \u7|command1|always0~3_combout ;
wire \u7|command1|do_writea~0_combout ;
wire \u7|command1|do_writea~regout ;
wire \u7|command1|oe4~1_combout ;
wire \u7|command1|oe4~regout ;
wire \u7|mDATAIN[1]~1_combout ;
wire \u7|mDATAIN[2]~2_combout ;
wire \u7|mDATAIN[3]~3_combout ;
wire \u7|mDATAIN[4]~4_combout ;
wire \u7|mDATAIN[5]~5_combout ;
wire \u7|mDATAIN[6]~6_combout ;
wire \u7|mDATAIN[7]~7_combout ;
wire \u7|mDATAIN[8]~8_combout ;
wire \u3|rBlue[11]~9_combout ;
wire \u3|rBlue~34_combout ;
wire \u3|rBlue~35_combout ;
wire \wr1_data[9]~9_combout ;
wire \u3|rGreen[7]~45_combout ;
wire \u3|Add0~1_cout ;
wire \u3|Add0~3_cout ;
wire \u3|Add0~5_cout ;
wire \u3|Add0~7 ;
wire \u3|Add0~9 ;
wire \u3|Add0~11 ;
wire \u3|Add0~13 ;
wire \u3|Add0~15 ;
wire \u3|Add0~16_combout ;
wire \u3|Equal6~5_combout ;
wire \u3|rGreen[7]~6_combout ;
wire \u3|wData1_d1[0]~feeder_combout ;
wire \u3|Add2~1_cout ;
wire \u3|Add2~3_cout ;
wire \u3|Add2~5_cout ;
wire \u3|Add2~7 ;
wire \u3|Add2~9 ;
wire \u3|Add2~11 ;
wire \u3|Add2~13 ;
wire \u3|Add2~15 ;
wire \u3|Add2~16_combout ;
wire \u3|rGreen~7_combout ;
wire \u3|rGreen~8_combout ;
wire \wr1_data[10]~10_combout ;
wire \wr1_data[11]~11_combout ;
wire \u3|Add0~17 ;
wire \u3|Add0~19 ;
wire \u3|Add0~20_combout ;
wire \u3|Add2~17 ;
wire \u3|Add2~19 ;
wire \u3|Add2~20_combout ;
wire \u3|rGreen~15_combout ;
wire \u3|rGreen~16_combout ;
wire \wr1_data[12]~12_combout ;
wire \u3|Add2~21 ;
wire \u3|Add2~22_combout ;
wire \u3|Add3~1_cout ;
wire \u3|Add3~3_cout ;
wire \u3|Add3~5_cout ;
wire \u3|Add3~7 ;
wire \u3|Add3~9 ;
wire \u3|Add3~11 ;
wire \u3|Add3~13 ;
wire \u3|Add3~15 ;
wire \u3|Add3~17 ;
wire \u3|Add3~19 ;
wire \u3|Add3~21 ;
wire \u3|Add3~22_combout ;
wire \u3|rGreen~19_combout ;
wire \u3|rGreen[7]~46_combout ;
wire \u3|rGreen~17_combout ;
wire \u3|Add1~1_cout ;
wire \u3|Add1~3_cout ;
wire \u3|Add1~5_cout ;
wire \u3|Add1~7 ;
wire \u3|Add1~9 ;
wire \u3|Add1~11 ;
wire \u3|Add1~13 ;
wire \u3|Add1~15 ;
wire \u3|Add1~17 ;
wire \u3|Add1~19 ;
wire \u3|Add1~21 ;
wire \u3|Add1~22_combout ;
wire \u3|rGreen~18_combout ;
wire \u3|rGreen~20_combout ;
wire \wr1_data[13]~13_combout ;
wire \u3|Add0~21 ;
wire \u3|Add0~23 ;
wire \u3|Add0~24_combout ;
wire \u3|Add2~23 ;
wire \u3|Add2~24_combout ;
wire \u3|rGreen~23_combout ;
wire \u3|rGreen~24_combout ;
wire \wr1_data[14]~14_combout ;
wire \u7|mDATAIN[9]~9_combout ;
wire \u7|mDATAIN[10]~10_combout ;
wire \u7|mDATAIN[11]~11_combout ;
wire \u7|mDATAIN[12]~12_combout ;
wire \u7|mDATAIN[13]~13_combout ;
wire \u7|mDATAIN[14]~14_combout ;
wire \u7|mDATAIN[15]~15_combout ;
wire \u8|Add4~0_combout ;
wire \u8|Add4~1 ;
wire \u8|Add4~2_combout ;
wire \u8|Equal6~0_combout ;
wire \u8|ST[1]~6_combout ;
wire \u8|Equal5~3_combout ;
wire \u8|ST[0]~4_combout ;
wire \u8|ST[0]~5_combout ;
wire \u8|Add4~3 ;
wire \u8|Add4~5 ;
wire \u8|Add4~6_combout ;
wire \u8|ST[3]~12_combout ;
wire \u8|Add4~7 ;
wire \u8|Add4~8_combout ;
wire \u8|ST[4]~11_combout ;
wire \u8|Add4~9 ;
wire \u8|Add4~10_combout ;
wire \u8|ST[5]~10_combout ;
wire \u8|Add4~11 ;
wire \u8|Add4~12_combout ;
wire \u8|ST[6]~9_combout ;
wire \u8|Add4~13 ;
wire \u8|Add4~14_combout ;
wire \u8|ST[7]~8_combout ;
wire \u8|Equal5~0_combout ;
wire \u8|Equal7~0_combout ;
wire \u8|Equal4~0_combout ;
wire \u8|ST[1]~16_combout ;
wire \u8|Add4~15 ;
wire \u8|Add4~16_combout ;
wire \u8|ST[8]~13_combout ;
wire \u8|Add4~4_combout ;
wire \u8|ST[2]~14_combout ;
wire \u8|Equal5~1_combout ;
wire \u8|Equal5~2_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u8|Equal8~0_combout ;
wire \u8|Equal9~0_combout ;
wire \u8|IN_REQ~0_combout ;
wire \u8|IN_REQ~regout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|p0addr~regout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~regout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \u8|Equal7~1_combout ;
wire \u8|OUT_VALID~0_combout ;
wire \u8|OUT_VALID~regout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout ;
wire \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ;
wire \u8|RD_MASK~0_combout ;
wire \u8|RD_MASK~1_combout ;
wire \u8|always3~0_combout ;
wire \u8|always3~1_combout ;
wire \u8|mWR~0_combout ;
wire \u8|mWR~regout ;
wire \u3|rRed~38_combout ;
wire \u3|rRed~39_combout ;
wire \u3|rRed~40_combout ;
wire \u3|rRed~41_combout ;
wire \wr2_data[0]~0_combout ;
wire \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout ;
wire \u3|rRed~43_combout ;
wire \u3|rRed~44_combout ;
wire \u3|rRed~45_combout ;
wire \wr2_data[1]~1_combout ;
wire \wr2_data[2]~2_combout ;
wire \wr2_data[3]~3_combout ;
wire \wr2_data[4]~4_combout ;
wire \wr2_data[5]~5_combout ;
wire \wr2_data[6]~6_combout ;
wire \wr2_data[7]~7_combout ;
wire \wr2_data[8]~8_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ;
wire \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u8|mDATAIN[0]~0_combout ;
wire \u8|command1|always0~4_combout ;
wire \u8|command1|do_precharge~regout ;
wire \u8|control1|timer[0]~16_combout ;
wire \u8|command1|always0~0_combout ;
wire \u8|command1|do_load_mode~regout ;
wire \u8|command1|rw_flag~0_combout ;
wire \u8|command1|always0~5_combout ;
wire \u8|command1|command_delay~2_combout ;
wire \u8|command1|command_done~0_combout ;
wire \u8|command1|command_done~regout ;
wire \u8|command1|rp_done~0_combout ;
wire \u8|Equal0~0_combout ;
wire \u8|PM_STOP~regout ;
wire \u8|command1|ex_write~0_combout ;
wire \u8|command1|ex_write~regout ;
wire \u8|command1|rp_shift[0]~0_combout ;
wire \u8|command1|rp_shift[0]~1_combout ;
wire \u8|command1|rp_done~regout ;
wire \u8|command1|always0~1_combout ;
wire \u7|control1|always3~0_combout ;
wire \u7|control1|always3~4_combout ;
wire \u7|control1|REFRESH~2_combout ;
wire \u7|control1|REFRESH~regout ;
wire \u8|command1|always0~6_combout ;
wire \u8|command1|do_refresh~regout ;
wire \u8|command1|always0~2_combout ;
wire \u8|command1|do_reada~0_combout ;
wire \u8|command1|do_reada~regout ;
wire \u8|command1|always3~0_combout ;
wire \u8|command1|REF_ACK~0_combout ;
wire \u8|command1|REF_ACK~regout ;
wire \u8|control1|REF_REQ~1_combout ;
wire \u8|control1|timer[0]~17 ;
wire \u8|control1|timer[1]~18_combout ;
wire \u8|control1|timer[1]~19 ;
wire \u8|control1|timer[2]~20_combout ;
wire \u8|control1|timer[2]~21 ;
wire \u8|control1|timer[3]~23 ;
wire \u8|control1|timer[4]~24_combout ;
wire \u8|control1|timer[4]~25 ;
wire \u8|control1|timer[5]~27 ;
wire \u8|control1|timer[6]~29 ;
wire \u8|control1|timer[7]~30_combout ;
wire \u8|command1|REF_ACK~_wirecell_combout ;
wire \u8|control1|timer[7]~31 ;
wire \u8|control1|timer[8]~33 ;
wire \u8|control1|timer[9]~34_combout ;
wire \u8|control1|timer[9]~35 ;
wire \u8|control1|timer[10]~37 ;
wire \u8|control1|timer[11]~38_combout ;
wire \u8|control1|timer[8]~32_combout ;
wire \u8|control1|Equal3~2_combout ;
wire \u8|control1|timer[6]~28_combout ;
wire \u8|control1|Equal3~1_combout ;
wire \u8|control1|timer[3]~22_combout ;
wire \u8|control1|Equal3~0_combout ;
wire \u8|control1|Equal3~4_combout ;
wire \u8|control1|REF_REQ~0_combout ;
wire \u8|control1|REF_REQ~regout ;
wire \u8|Selector0~0_combout ;
wire \u8|Pre_WR~regout ;
wire \u8|Pre_RD~regout ;
wire \u8|ST[8]~2_combout ;
wire \u8|command1|CM_ACK~0_combout ;
wire \u8|command1|CM_ACK~regout ;
wire \u8|control1|always1~0_combout ;
wire \u8|control1|CMD_ACK~regout ;
wire \u8|CMD[1]~0_combout ;
wire \u8|Selector1~0_combout ;
wire \u8|control1|Equal2~0_combout ;
wire \u8|control1|WRITEA~regout ;
wire \u8|command1|always0~3_combout ;
wire \u8|command1|do_writea~0_combout ;
wire \u8|command1|do_writea~regout ;
wire \u8|command1|oe4~1_combout ;
wire \u8|command1|oe4~regout ;
wire \u8|mDATAIN[1]~1_combout ;
wire \u8|mDATAIN[2]~2_combout ;
wire \u8|mDATAIN[3]~3_combout ;
wire \u8|mDATAIN[4]~4_combout ;
wire \u8|mDATAIN[5]~5_combout ;
wire \u8|mDATAIN[6]~6_combout ;
wire \u8|mDATAIN[7]~7_combout ;
wire \u8|mDATAIN[8]~8_combout ;
wire \wr2_data[9]~9_combout ;
wire \u3|Add0~6_combout ;
wire \u3|Add2~6_combout ;
wire \u3|rGreen~27_combout ;
wire \u3|rGreen~28_combout ;
wire \wr2_data[10]~10_combout ;
wire \u3|Add0~8_combout ;
wire \u3|Add3~8_combout ;
wire \u3|rGreen~32_combout ;
wire \wr2_data[11]~11_combout ;
wire \u3|rGreen~33_combout ;
wire \u3|Add1~10_combout ;
wire \u3|rGreen~34_combout ;
wire \u3|Add2~10_combout ;
wire \u3|rGreen~35_combout ;
wire \u3|rGreen~36_combout ;
wire \wr2_data[12]~12_combout ;
wire \u3|Add0~12_combout ;
wire \u3|Add1~12_combout ;
wire \u3|rGreen~37_combout ;
wire \u3|rGreen~38_combout ;
wire \u3|Add2~12_combout ;
wire \u3|rGreen~39_combout ;
wire \u3|rGreen~40_combout ;
wire \wr2_data[13]~13_combout ;
wire \u3|Add0~14_combout ;
wire \u3|rGreen~41_combout ;
wire \u3|Add1~14_combout ;
wire \u3|rGreen~42_combout ;
wire \u3|rGreen~44_combout ;
wire \wr2_data[14]~14_combout ;
wire \u8|mDATAIN[9]~9_combout ;
wire \u8|mDATAIN[10]~10_combout ;
wire \u8|mDATAIN[11]~11_combout ;
wire \u8|mDATAIN[12]~12_combout ;
wire \u8|mDATAIN[13]~13_combout ;
wire \u8|mDATAIN[14]~14_combout ;
wire \u8|mDATAIN[15]~15_combout ;
wire \u11|u0|mI2S_CLK_DIV[0]~16_combout ;
wire \u11|u0|mI2S_CLK_DIV[11]~39 ;
wire \u11|u0|mI2S_CLK_DIV[12]~40_combout ;
wire \u11|u0|mI2S_CLK_DIV[12]~41 ;
wire \u11|u0|mI2S_CLK_DIV[13]~42_combout ;
wire \u11|u0|mI2S_CLK_DIV[13]~43 ;
wire \u11|u0|mI2S_CLK_DIV[14]~44_combout ;
wire \u11|u0|mI2S_CLK_DIV[14]~45 ;
wire \u11|u0|mI2S_CLK_DIV[15]~46_combout ;
wire \u11|u0|LessThan0~3_combout ;
wire \u11|u0|LessThan0~4_combout ;
wire \u11|u0|mI2S_CLK_DIV[0]~17 ;
wire \u11|u0|mI2S_CLK_DIV[1]~18_combout ;
wire \u11|u0|mI2S_CLK_DIV[1]~19 ;
wire \u11|u0|mI2S_CLK_DIV[2]~20_combout ;
wire \u11|u0|mI2S_CLK_DIV[2]~21 ;
wire \u11|u0|mI2S_CLK_DIV[3]~23 ;
wire \u11|u0|mI2S_CLK_DIV[4]~24_combout ;
wire \u11|u0|mI2S_CLK_DIV[4]~25 ;
wire \u11|u0|mI2S_CLK_DIV[5]~27 ;
wire \u11|u0|mI2S_CLK_DIV[6]~29 ;
wire \u11|u0|mI2S_CLK_DIV[7]~30_combout ;
wire \u11|u0|mI2S_CLK_DIV[7]~31 ;
wire \u11|u0|mI2S_CLK_DIV[8]~33 ;
wire \u11|u0|mI2S_CLK_DIV[9]~34_combout ;
wire \u11|u0|mI2S_CLK_DIV[9]~35 ;
wire \u11|u0|mI2S_CLK_DIV[10]~37 ;
wire \u11|u0|mI2S_CLK_DIV[11]~38_combout ;
wire \u11|u0|mI2S_CLK~0_combout ;
wire \u11|u0|mI2S_CLK~feeder_combout ;
wire \u11|u0|mI2S_CLK~regout ;
wire \u11|u0|mST[0]~6_combout ;
wire \u11|u0|mST[2]~16_combout ;
wire \u11|u0|mST[0]~7 ;
wire \u11|u0|mST[1]~8_combout ;
wire \u11|u0|mST[1]~9 ;
wire \u11|u0|mST[2]~10_combout ;
wire \u11|u0|mST[2]~11 ;
wire \u11|u0|mST[3]~13 ;
wire \u11|u0|mST[4]~14_combout ;
wire \u11|u0|mACK~0_combout ;
wire \u11|u0|mACK~regout ;
wire \u11|u0|mST[3]~12_combout ;
wire \u11|u0|Equal3~0_combout ;
wire \u11|Selector0~0_combout ;
wire \u11|msetup_st~17_combout ;
wire \u11|lut_index[0]~1_combout ;
wire \u11|Add0~0_combout ;
wire \u11|lut_index[1]~feeder_combout ;
wire \u11|LessThan0~0_combout ;
wire \u11|lut_index[5]~0_combout ;
wire \u11|Add0~1 ;
wire \u11|Add0~2_combout ;
wire \u11|Add0~3 ;
wire \u11|Add0~5 ;
wire \u11|Add0~6_combout ;
wire \u11|Add0~7 ;
wire \u11|Add0~8_combout ;
wire \u11|LessThan0~1_combout ;
wire \u11|msetup_st.0100~regout ;
wire \u11|Selector0~1_combout ;
wire \u11|msetup_st.0000~regout ;
wire \u11|msetup_st.0001~0_combout ;
wire \u11|msetup_st.0001~regout ;
wire \u11|msetup_st.0010~feeder_combout ;
wire \u11|msetup_st.0010~regout ;
wire \u11|Selector3~0_combout ;
wire \u11|msetup_st.0011~regout ;
wire \u11|Selector4~0_combout ;
wire \u11|Selector4~1_combout ;
wire \u11|m3wire_str~regout ;
wire \u11|u0|mSCLK~0_combout ;
wire \u11|u0|mSCLK~1_combout ;
wire \u11|u0|mSCLK~regout ;
wire \u11|u0|I2S_CLK~combout ;
wire \iCLK_50_2~combout ;
wire \u5|altpll_component|_clk0 ;
wire \u5|altpll_component|_clk0~clkctrl_outclk ;
wire \u10|read_blue[3]~0_combout ;
wire \u10|read_blue[2]~1_combout ;
wire \u10|read_blue[1]~2_combout ;
wire \u10|read_blue[0]~3_combout ;
wire \u10|LessThan4~1_combout ;
wire \u10|LessThan5~0_combout ;
wire \u10|LessThan5~1_combout ;
wire \u10|display_area~0_combout ;
wire \u10|display_area~1_combout ;
wire \u10|mden~feeder_combout ;
wire \u10|mden~regout ;
wire \u10|oDEN~feeder_combout ;
wire \u10|oDEN~regout ;
wire \u10|mhd~0_combout ;
wire \u10|mhd~regout ;
wire \u10|oHD~feeder_combout ;
wire \u10|oHD~regout ;
wire \u10|Equal2~0_combout ;
wire \u10|Equal2~1_combout ;
wire \u10|mvd~regout ;
wire \u10|oVD~0_combout ;
wire \u10|oVD~regout ;
wire \u10|read_blue[4]~4_combout ;
wire \u10|read_blue[5]~5_combout ;
wire \u10|read_blue[6]~6_combout ;
wire \u10|read_green[0]~0_combout ;
wire \u10|read_green[2]~1_combout ;
wire \u10|read_green[3]~2_combout ;
wire \u10|read_green[4]~3_combout ;
wire \u10|read_green[5]~4_combout ;
wire \u10|read_green[6]~5_combout ;
wire \u10|read_green[7]~6_combout ;
wire \u10|read_red[0]~0_combout ;
wire \u10|read_red[1]~1_combout ;
wire \u10|read_red[2]~2_combout ;
wire \u10|read_red[3]~3_combout ;
wire \u10|read_red[4]~4_combout ;
wire \u10|read_red[5]~5_combout ;
wire \u10|read_red[6]~6_combout ;
wire \u10|read_red[7]~7_combout ;
wire \u11|u0|mI2S_CLK~clkctrl_outclk ;
wire \u11|u0|Equal2~0_combout ;
wire \u11|u0|mSEN~0_combout ;
wire \u11|u0|mSEN~regout ;
wire \u11|WideOr15~0_combout ;
wire \u11|WideOr15~1_combout ;
wire \u11|m3wire_data[0]~1_combout ;
wire \u11|Mux1~0_combout ;
wire \u11|WideOr16~0_combout ;
wire \u11|WideOr16~1_combout ;
wire \u11|u0|Mux0~7_combout ;
wire \u11|Mux1~1_combout ;
wire \u11|Mux1~2_combout ;
wire \u11|Mux0~1_combout ;
wire \u11|u0|Mux0~8_combout ;
wire \u11|Add0~4_combout ;
wire \u11|WideOr4~0_combout ;
wire \u11|WideOr11~1_combout ;
wire \u11|WideOr13~0_combout ;
wire \u11|WideOr13~2_combout ;
wire \u11|u0|Mux0~0_combout ;
wire \u11|WideOr12~0_combout ;
wire \u11|WideOr12~1_combout ;
wire \u11|u0|Mux0~1_combout ;
wire \u11|WideOr8~0_combout ;
wire \u11|m3wire_data[11]~feeder_combout ;
wire \u11|WideOr9~0_combout ;
wire \u11|u0|Mux0~2_combout ;
wire \u11|u0|Mux0~3_combout ;
wire \u11|u0|Mux0~6_combout ;
wire \u11|u0|Mux0~9_combout ;
wire \u11|u0|mST[2]~5_combout ;
wire \u11|u0|mSDATA~regout ;
wire \u11|u0|mSDATA~en_regout ;
wire \u11|u0|mSDATA~1_combout ;
wire \u10|read_blue[7]~7_combout ;
wire \u10|read_green[1]~7_combout ;
wire \u9|mI2C_CLK_DIV[0]~16_combout ;
wire \u9|combo_cnt[0]~25_combout ;
wire \u9|iexposure_adj_delay[0]~feeder_combout ;
wire \u9|iexposure_adj_delay[1]~feeder_combout ;
wire \u9|iexposure_adj_delay[2]~feeder_combout ;
wire \u9|iexposure_adj_delay[3]~feeder_combout ;
wire \u9|combo_cnt[0]~26 ;
wire \u9|combo_cnt[1]~28 ;
wire \u9|combo_cnt[2]~30 ;
wire \u9|combo_cnt[3]~31_combout ;
wire \u9|combo_cnt[3]~32 ;
wire \u9|combo_cnt[4]~34 ;
wire \u9|combo_cnt[5]~35_combout ;
wire \u9|combo_cnt[5]~36 ;
wire \u9|combo_cnt[6]~38 ;
wire \u9|combo_cnt[7]~39_combout ;
wire \u9|combo_cnt[7]~40 ;
wire \u9|combo_cnt[8]~42 ;
wire \u9|combo_cnt[9]~43_combout ;
wire \u9|combo_cnt[9]~44 ;
wire \u9|combo_cnt[10]~45_combout ;
wire \u9|combo_cnt[10]~46 ;
wire \u9|combo_cnt[11]~47_combout ;
wire \u9|combo_cnt[11]~48 ;
wire \u9|combo_cnt[12]~49_combout ;
wire \u9|combo_cnt[12]~50 ;
wire \u9|combo_cnt[13]~51_combout ;
wire \u9|combo_cnt[13]~52 ;
wire \u9|combo_cnt[14]~53_combout ;
wire \u9|combo_cnt[14]~54 ;
wire \u9|combo_cnt[15]~56 ;
wire \u9|combo_cnt[16]~57_combout ;
wire \u9|combo_cnt[16]~58 ;
wire \u9|combo_cnt[17]~60 ;
wire \u9|combo_cnt[18]~62 ;
wire \u9|combo_cnt[19]~63_combout ;
wire \u9|combo_cnt[17]~59_combout ;
wire \u9|Equal4~5_combout ;
wire \u9|combo_cnt[19]~64 ;
wire \u9|combo_cnt[20]~66 ;
wire \u9|combo_cnt[21]~67_combout ;
wire \u9|combo_cnt[21]~68 ;
wire \u9|combo_cnt[22]~70 ;
wire \u9|combo_cnt[23]~71_combout ;
wire \u9|combo_cnt[20]~65_combout ;
wire \u9|Equal4~6_combout ;
wire \u9|combo_cnt[23]~72 ;
wire \u9|combo_cnt[24]~73_combout ;
wire \u9|Equal4~7_combout ;
wire \u9|i2c_reset~0_combout ;
wire \u9|i2c_reset~combout ;
wire \u9|LessThan2~4_combout ;
wire \u9|mI2C_CLK_DIV[0]~17 ;
wire \u9|mI2C_CLK_DIV[1]~18_combout ;
wire \u9|mI2C_CLK_DIV[1]~19 ;
wire \u9|mI2C_CLK_DIV[2]~20_combout ;
wire \u9|mI2C_CLK_DIV[2]~21 ;
wire \u9|mI2C_CLK_DIV[3]~23 ;
wire \u9|mI2C_CLK_DIV[4]~24_combout ;
wire \u9|mI2C_CLK_DIV[4]~25 ;
wire \u9|mI2C_CLK_DIV[5]~27 ;
wire \u9|mI2C_CLK_DIV[6]~29 ;
wire \u9|mI2C_CLK_DIV[7]~30_combout ;
wire \u9|mI2C_CLK_DIV[7]~31 ;
wire \u9|mI2C_CLK_DIV[8]~33 ;
wire \u9|mI2C_CLK_DIV[9]~34_combout ;
wire \u9|mI2C_CLK_DIV[9]~35 ;
wire \u9|mI2C_CLK_DIV[10]~37 ;
wire \u9|mI2C_CLK_DIV[11]~38_combout ;
wire \u9|mI2C_CLK_DIV[11]~39 ;
wire \u9|mI2C_CLK_DIV[12]~41 ;
wire \u9|mI2C_CLK_DIV[13]~42_combout ;
wire \u9|mI2C_CLK_DIV[13]~43 ;
wire \u9|mI2C_CLK_DIV[14]~44_combout ;
wire \u9|mI2C_CLK_DIV[12]~40_combout ;
wire \u9|LessThan2~3_combout ;
wire \u9|mI2C_CTRL_CLK~0_combout ;
wire \u9|mI2C_CTRL_CLK~regout ;
wire \u9|mI2C_CTRL_CLK~clkctrl_outclk ;
wire \u9|u0|Add0~0_combout ;
wire \u9|u0|SD_COUNTER~6_combout ;
wire \u9|u0|SD_COUNTER[5]~1_combout ;
wire \u9|u0|Add0~1 ;
wire \u9|u0|Add0~3 ;
wire \u9|u0|Add0~4_combout ;
wire \u9|u0|SD_COUNTER~4_combout ;
wire \u9|u0|Add0~5 ;
wire \u9|u0|Add0~6_combout ;
wire \u9|u0|SD_COUNTER~3_combout ;
wire \u9|u0|LessThan2~0_combout ;
wire \u9|u0|Add0~7 ;
wire \u9|u0|Add0~8_combout ;
wire \u9|u0|SD_COUNTER~2_combout ;
wire \u9|u0|LessThan2~1_combout ;
wire \u9|u0|SD_COUNTER~5_combout ;
wire \u9|u0|Add0~2_combout ;
wire \u9|u0|SD_COUNTER~7_combout ;
wire \u9|u0|Selector0~2_combout ;
wire \u9|u0|END~0_combout ;
wire \u9|u0|END~regout ;
wire \u9|Selector1~0_combout ;
wire \u9|LUT_INDEX[2]~2_combout ;
wire \u9|LUT_INDEX[0]~7_combout ;
wire \u9|LUT_INDEX[5]~3_combout ;
wire \u9|Mux1~0_combout ;
wire \u9|Add4~1_combout ;
wire \u9|LUT_INDEX[2]~6_combout ;
wire \u9|LUT_INDEX[4]~5_combout ;
wire \u9|LessThan3~0_combout ;
wire \u9|mSetup_ST.0000~regout ;
wire \u9|Selector2~0_combout ;
wire \u9|mSetup_ST.0001~regout ;
wire \u9|u0|Mux0~16_combout ;
wire \u9|u0|ACK2~1_combout ;
wire \u9|u0|ACK2~2_combout ;
wire \u9|u0|ACK2~regout ;
wire \u9|u0|ACK4~4_combout ;
wire \u9|u0|ACK4~10_combout ;
wire \u9|u0|ACK4~9_combout ;
wire \u9|u0|ACK4~regout ;
wire \u9|u0|ACK1~2_combout ;
wire \u9|u0|ACK1~4_combout ;
wire \u9|u0|ACK1~3_combout ;
wire \u9|u0|ACK1~regout ;
wire \u9|u0|ACK~0_combout ;
wire \u9|mSetup_ST~12_combout ;
wire \u9|mSetup_ST.0010~regout ;
wire \u9|Selector0~0_combout ;
wire \u9|mI2C_GO~regout ;
wire \u9|u0|Add0~9 ;
wire \u9|u0|Add0~10_combout ;
wire \u9|u0|SD_COUNTER~0_combout ;
wire \u9|Mux17~0_combout ;
wire \u9|Mux10~2_combout ;
wire \u9|senosr_exposure[1]~15_combout ;
wire \iSW[0]~_wirecell_combout ;
wire \u9|senosr_exposure[1]~16 ;
wire \u9|senosr_exposure[2]~17_combout ;
wire \u9|always1~2_combout ;
wire \u9|senosr_exposure[2]~18 ;
wire \u9|senosr_exposure[3]~19_combout ;
wire \u9|senosr_exposure[3]~20 ;
wire \u9|senosr_exposure[4]~22 ;
wire \u9|senosr_exposure[5]~24 ;
wire \u9|senosr_exposure[6]~26 ;
wire \u9|senosr_exposure[7]~28 ;
wire \u9|senosr_exposure[8]~29_combout ;
wire \u9|senosr_exposure[8]~30 ;
wire \u9|senosr_exposure[9]~32 ;
wire \u9|senosr_exposure[10]~33_combout ;
wire \u9|senosr_exposure[10]~34 ;
wire \u9|senosr_exposure[11]~45 ;
wire \u9|senosr_exposure[12]~46_combout ;
wire \u9|senosr_exposure[11]~44_combout ;
wire \u9|senosr_exposure[7]~27_combout ;
wire \u9|senosr_exposure[2]~41_combout ;
wire \u9|senosr_exposure[12]~47 ;
wire \u9|senosr_exposure[13]~48_combout ;
wire \u9|senosr_exposure[13]~49 ;
wire \u9|senosr_exposure[14]~50_combout ;
wire \u9|senosr_exposure[6]~25_combout ;
wire \u9|senosr_exposure[2]~37_combout ;
wire \u9|senosr_exposure[2]~36_combout ;
wire \u9|senosr_exposure[14]~51 ;
wire \u9|senosr_exposure[15]~52_combout ;
wire \u9|senosr_exposure[2]~35_combout ;
wire \u9|senosr_exposure[2]~38_combout ;
wire \u9|senosr_exposure[2]~42_combout ;
wire \u9|senosr_exposure[2]~43_combout ;
wire \u9|LUT_INDEX[3]~4_combout ;
wire \u9|Mux22~2_combout ;
wire \u9|Mux22~0_combout ;
wire \u9|mI2C_DATA[23]~0_combout ;
wire \u9|u0|SD[23]~0_combout ;
wire \u9|u0|SD[23]~1_combout ;
wire \u9|u0|SD[23]~2_combout ;
wire \u9|u0|Mux0~9_combout ;
wire \u9|u0|Mux0~14_combout ;
wire \u9|u0|Mux0~21_combout ;
wire \u9|u0|Mux0~22_combout ;
wire \u9|u0|SDO~0_combout ;
wire \u9|u0|SDO~regout ;
wire \u9|u0|I2C_SCLK~0_combout ;
wire \u9|u0|SCLK~1_combout ;
wire \u9|u0|SCLK~0_combout ;
wire \u9|u0|SCLK~3_combout ;
wire \u9|u0|Selector0~0_combout ;
wire \u9|u0|SCLK~4_combout ;
wire \u9|u0|SCLK~regout ;
wire \u9|u0|I2C_SCLK~1_combout ;
wire \iCLK_50~combout ;
wire \rClk[0]~0_combout ;
wire \u2|Frame_Cont[1]~32_combout ;
wire \u2|Pre_FVAL~feeder_combout ;
wire \u2|Pre_FVAL~regout ;
wire \u2|always2~0_combout ;
wire \u2|Frame_Cont[1]~33 ;
wire \u2|Frame_Cont[2]~34_combout ;
wire \u2|Frame_Cont[2]~35 ;
wire \u2|Frame_Cont[3]~36_combout ;
wire \u2|Frame_Cont[0]~31_combout ;
wire \u4|u0|WideOr6~0_combout ;
wire \u4|u0|WideOr5~0_combout ;
wire \u4|u0|WideOr4~0_combout ;
wire \u4|u0|WideOr3~0_combout ;
wire \u4|u0|WideOr2~0_combout ;
wire \u4|u0|WideOr1~0_combout ;
wire \u4|u0|WideOr0~0_combout ;
wire \u2|Frame_Cont[3]~37 ;
wire \u2|Frame_Cont[4]~38_combout ;
wire \u2|Frame_Cont[4]~39 ;
wire \u2|Frame_Cont[5]~41 ;
wire \u2|Frame_Cont[6]~43 ;
wire \u2|Frame_Cont[7]~44_combout ;
wire \u2|Frame_Cont[5]~40_combout ;
wire \u2|Frame_Cont[6]~42_combout ;
wire \u4|u1|WideOr6~0_combout ;
wire \u4|u1|WideOr5~0_combout ;
wire \u4|u1|WideOr4~0_combout ;
wire \u4|u1|WideOr3~0_combout ;
wire \u4|u1|WideOr2~0_combout ;
wire \u4|u1|WideOr1~0_combout ;
wire \u4|u1|WideOr0~0_combout ;
wire \u2|Frame_Cont[7]~45 ;
wire \u2|Frame_Cont[8]~47 ;
wire \u2|Frame_Cont[9]~48_combout ;
wire \u2|Frame_Cont[9]~49 ;
wire \u2|Frame_Cont[10]~51 ;
wire \u2|Frame_Cont[11]~52_combout ;
wire \u2|Frame_Cont[10]~50_combout ;
wire \u2|Frame_Cont[8]~46_combout ;
wire \u4|u2|WideOr6~0_combout ;
wire \u4|u2|WideOr5~0_combout ;
wire \u4|u2|WideOr4~0_combout ;
wire \u4|u2|WideOr3~0_combout ;
wire \u4|u2|WideOr2~0_combout ;
wire \u4|u2|WideOr1~0_combout ;
wire \u4|u2|WideOr0~0_combout ;
wire \u2|Frame_Cont[11]~53 ;
wire \u2|Frame_Cont[12]~55 ;
wire \u2|Frame_Cont[13]~56_combout ;
wire \u2|Frame_Cont[13]~57 ;
wire \u2|Frame_Cont[14]~58_combout ;
wire \u2|Frame_Cont[14]~59 ;
wire \u2|Frame_Cont[15]~60_combout ;
wire \u2|Frame_Cont[12]~54_combout ;
wire \u4|u3|WideOr6~0_combout ;
wire \u4|u3|WideOr5~0_combout ;
wire \u4|u3|WideOr4~0_combout ;
wire \u4|u3|WideOr3~0_combout ;
wire \u4|u3|WideOr2~0_combout ;
wire \u4|u3|WideOr1~0_combout ;
wire \u4|u3|WideOr0~0_combout ;
wire \u2|Frame_Cont[15]~61 ;
wire \u2|Frame_Cont[16]~62_combout ;
wire \u2|Frame_Cont[16]~63 ;
wire \u2|Frame_Cont[17]~64_combout ;
wire \u2|Frame_Cont[17]~65 ;
wire \u2|Frame_Cont[18]~66_combout ;
wire \u2|Frame_Cont[18]~67 ;
wire \u2|Frame_Cont[19]~68_combout ;
wire \u4|u4|WideOr6~0_combout ;
wire \u4|u4|WideOr5~0_combout ;
wire \u4|u4|WideOr4~0_combout ;
wire \u4|u4|WideOr3~0_combout ;
wire \u4|u4|WideOr2~0_combout ;
wire \u4|u4|WideOr1~0_combout ;
wire \u4|u4|WideOr0~0_combout ;
wire \u2|Frame_Cont[19]~69 ;
wire \u2|Frame_Cont[20]~70_combout ;
wire \u2|Frame_Cont[20]~71 ;
wire \u2|Frame_Cont[21]~72_combout ;
wire \u2|Frame_Cont[21]~73 ;
wire \u2|Frame_Cont[22]~75 ;
wire \u2|Frame_Cont[23]~76_combout ;
wire \u2|Frame_Cont[22]~74_combout ;
wire \u4|u5|WideOr6~0_combout ;
wire \u4|u5|WideOr5~0_combout ;
wire \u4|u5|WideOr4~0_combout ;
wire \u4|u5|WideOr3~0_combout ;
wire \u4|u5|WideOr2~0_combout ;
wire \u4|u5|WideOr1~0_combout ;
wire \u4|u5|WideOr0~0_combout ;
wire \u2|Frame_Cont[23]~77 ;
wire \u2|Frame_Cont[24]~79 ;
wire \u2|Frame_Cont[25]~80_combout ;
wire \u2|Frame_Cont[25]~81 ;
wire \u2|Frame_Cont[26]~83 ;
wire \u2|Frame_Cont[27]~84_combout ;
wire \u2|Frame_Cont[24]~78_combout ;
wire \u2|Frame_Cont[26]~82_combout ;
wire \u4|u6|WideOr6~0_combout ;
wire \u4|u6|WideOr5~0_combout ;
wire \u4|u6|WideOr4~0_combout ;
wire \u4|u6|WideOr3~0_combout ;
wire \u4|u6|WideOr2~0_combout ;
wire \u4|u6|WideOr1~0_combout ;
wire \u4|u6|WideOr0~0_combout ;
wire \u2|Frame_Cont[27]~85 ;
wire \u2|Frame_Cont[28]~87 ;
wire \u2|Frame_Cont[29]~88_combout ;
wire \u2|Frame_Cont[29]~89 ;
wire \u2|Frame_Cont[30]~90_combout ;
wire \u2|Frame_Cont[30]~91 ;
wire \u2|Frame_Cont[31]~92_combout ;
wire \u2|Frame_Cont[28]~86_combout ;
wire \u4|u7|WideOr6~0_combout ;
wire \u4|u7|WideOr5~0_combout ;
wire \u4|u7|WideOr4~0_combout ;
wire \u4|u7|WideOr3~0_combout ;
wire \u4|u7|WideOr2~0_combout ;
wire \u4|u7|WideOr1~0_combout ;
wire \u4|u7|WideOr0~0_combout ;
wire \u2|Y_Cont[8]~33_combout ;
wire \H0|DISP_SRAM_D_In[0]~15_combout ;
wire \H0|DISP_SRAM_D_In[1]~14_combout ;
wire \H0|DISP_SRAM_D_In[2]~13_combout ;
wire \H0|DISP_SRAM_D_In[3]~12_combout ;
wire \H0|DISP_SRAM_D_In[4]~11_combout ;
wire \H0|DISP_SRAM_D_In[5]~10_combout ;
wire \H0|DISP_SRAM_D_In[6]~9_combout ;
wire \H0|DISP_SRAM_D_In[7]~8_combout ;
wire \H0|DISP_SRAM_D_In[8]~7_combout ;
wire \H0|DISP_SRAM_D_In[9]~6_combout ;
wire \H0|DISP_SRAM_D_In[10]~5_combout ;
wire \H0|DISP_SRAM_D_In[11]~4_combout ;
wire \H0|DISP_SRAM_D_In[12]~3_combout ;
wire \H0|DISP_SRAM_D_In[13]~2_combout ;
wire \H0|DISP_SRAM_D_In[14]~1_combout ;
wire \H0|DISP_SRAM_D_In[15]~0_combout ;
wire \H0|DISP_SRAM_D_In[16]~16_combout ;
wire \H0|DISP_SRAM_D_In[17]~17_combout ;
wire \H0|LessThan1~32_combout ;
wire \H0|LessThan1~1_cout ;
wire \H0|LessThan1~3_cout ;
wire \H0|LessThan1~5_cout ;
wire \H0|LessThan1~7_cout ;
wire \H0|LessThan1~9_cout ;
wire \H0|LessThan1~11_cout ;
wire \H0|LessThan1~13_cout ;
wire \H0|LessThan1~15_cout ;
wire \H0|LessThan1~17_cout ;
wire \H0|LessThan1~19_cout ;
wire \H0|LessThan1~21_cout ;
wire \H0|LessThan1~23_cout ;
wire \H0|LessThan1~25_cout ;
wire \H0|LessThan1~27_cout ;
wire \H0|LessThan1~29_cout ;
wire \H0|LessThan1~30_combout ;
wire \H0|LessThan1~33_combout ;
wire \H0|Gr_Out_His[0]~feeder_combout ;
wire \H0|Gr_Out_His[1]~feeder_combout ;
wire \H0|Gr_Out_His[2]~feeder_combout ;
wire \H0|Gr_Out_His[3]~feeder_combout ;
wire \H0|Gr_Out_His[4]~feeder_combout ;
wire \H0|Gr_Out_His[5]~feeder_combout ;
wire \H0|Gr_Out_His[6]~feeder_combout ;
wire \H0|Gr_Out_His[7]~feeder_combout ;
wire \oLEDR~0_combout ;
wire \iUART_RXD~combout ;
wire \u7|rRD1_ADDR[8]~15_combout ;
wire \u7|rRD1_ADDR[8]~16 ;
wire \u7|rRD1_ADDR[9]~22_combout ;
wire \u7|rRD1_ADDR[20]~21_combout ;
wire \u7|rRD1_ADDR[9]~23 ;
wire \u7|rRD1_ADDR[10]~25 ;
wire \u7|rRD1_ADDR[11]~26_combout ;
wire \u7|rRD1_ADDR[11]~27 ;
wire \u7|rRD1_ADDR[12]~29 ;
wire \u7|rRD1_ADDR[13]~31 ;
wire \u7|rRD1_ADDR[14]~32_combout ;
wire \u7|rRD1_ADDR[14]~33 ;
wire \u7|rRD1_ADDR[15]~35 ;
wire \u7|rRD1_ADDR[16]~36_combout ;
wire \u7|rRD1_ADDR[16]~37 ;
wire \u7|rRD1_ADDR[17]~39 ;
wire \u7|rRD1_ADDR[18]~40_combout ;
wire \u7|rRD1_ADDR[18]~41 ;
wire \u7|rRD1_ADDR[19]~43 ;
wire \u7|rRD1_ADDR[20]~44_combout ;
wire \u7|rRD1_ADDR[20]~45 ;
wire \u7|rRD1_ADDR[21]~46_combout ;
wire \u7|rRD1_ADDR[19]~42_combout ;
wire \u7|rRD1_ADDR[20]~17_combout ;
wire \u7|rRD1_ADDR[17]~38_combout ;
wire \u7|rRD1_ADDR[15]~34_combout ;
wire \u7|rRD1_ADDR[20]~19_combout ;
wire \u7|rRD1_ADDR[20]~20_combout ;
wire \u7|mADDR~0_combout ;
wire \u7|mADDR[8]~1_combout ;
wire \u7|control1|SADDR[8]~feeder_combout ;
wire \u7|command1|SA~0_combout ;
wire \u7|SA~0_combout ;
wire \u7|rWR1_ADDR[8]~15_combout ;
wire \u7|rWR1_ADDR[9]~23 ;
wire \u7|rWR1_ADDR[10]~25 ;
wire \u7|rWR1_ADDR[11]~26_combout ;
wire \u7|ST[4]~15_combout ;
wire \u7|Write~0_combout ;
wire \u7|Write~2_combout ;
wire \u7|Write~regout ;
wire \u7|mWR_DONE~0_combout ;
wire \u7|mWR_DONE~regout ;
wire \u7|rWR1_ADDR[13]~21_combout ;
wire \u7|rWR1_ADDR[11]~27 ;
wire \u7|rWR1_ADDR[12]~29 ;
wire \u7|rWR1_ADDR[13]~31 ;
wire \u7|rWR1_ADDR[14]~32_combout ;
wire \u7|rWR1_ADDR[14]~33 ;
wire \u7|rWR1_ADDR[15]~35 ;
wire \u7|rWR1_ADDR[16]~36_combout ;
wire \u7|rWR1_ADDR[16]~37 ;
wire \u7|rWR1_ADDR[17]~39 ;
wire \u7|rWR1_ADDR[18]~40_combout ;
wire \u7|rWR1_ADDR[18]~41 ;
wire \u7|rWR1_ADDR[19]~43 ;
wire \u7|rWR1_ADDR[20]~44_combout ;
wire \u7|rWR1_ADDR[20]~45 ;
wire \u7|rWR1_ADDR[21]~46_combout ;
wire \u7|rWR1_ADDR[17]~38_combout ;
wire \u7|rWR1_ADDR[15]~34_combout ;
wire \u7|rWR1_ADDR[13]~19_combout ;
wire \u7|rWR1_ADDR[13]~20_combout ;
wire \u7|rWR1_ADDR[8]~16 ;
wire \u7|rWR1_ADDR[9]~22_combout ;
wire \u7|mADDR~2_combout ;
wire \u7|command1|SA~1_combout ;
wire \u7|SA~1_combout ;
wire \u7|rWR1_ADDR[10]~24_combout ;
wire \u7|mADDR~3_combout ;
wire \u7|control1|SADDR[10]~feeder_combout ;
wire \u7|command1|SA~2_combout ;
wire \u7|SA~2_combout ;
wire \u7|mADDR~4_combout ;
wire \u7|control1|SADDR[11]~feeder_combout ;
wire \u7|command1|SA~3_combout ;
wire \u7|SA~3_combout ;
wire \u7|SA~4_combout ;
wire \u7|rWR1_ADDR[13]~30_combout ;
wire \u7|mADDR~6_combout ;
wire \u7|command1|SA~5_combout ;
wire \u7|SA~5_combout ;
wire \u7|mADDR~7_combout ;
wire \u7|command1|SA~6_combout ;
wire \u7|SA~6_combout ;
wire \u7|mADDR~8_combout ;
wire \u7|control1|SADDR[15]~feeder_combout ;
wire \u7|command1|SA~7_combout ;
wire \u7|SA~7_combout ;
wire \u7|mADDR~9_combout ;
wire \u7|control1|SADDR[16]~feeder_combout ;
wire \u7|command1|SA~8_combout ;
wire \u7|SA~8_combout ;
wire \u7|mADDR~10_combout ;
wire \u7|command1|SA~9_combout ;
wire \u7|SA~9_combout ;
wire \u7|command1|always4~0_combout ;
wire \u7|command1|rw_shift~0_combout ;
wire \u7|command1|do_rw~0_combout ;
wire \u7|command1|do_rw~regout ;
wire \u7|command1|rw_flag~0_combout ;
wire \u7|mADDR~11_combout ;
wire \u7|control1|SADDR[18]~feeder_combout ;
wire \u7|command1|SA~10_combout ;
wire \u7|SA~10_combout ;
wire \u7|rWR1_ADDR[19]~42_combout ;
wire \u7|mADDR~12_combout ;
wire \u7|command1|SA~11_combout ;
wire \u7|SA~11_combout ;
wire \u8|rWR1_ADDR[8]~15_combout ;
wire \u8|rWR1_ADDR[8]~16 ;
wire \u8|rWR1_ADDR[9]~22_combout ;
wire \u8|Equal10~0_combout ;
wire \u8|mWR_DONE~0_combout ;
wire \u8|mWR_DONE~regout ;
wire \u8|rWR1_ADDR[16]~21_combout ;
wire \u8|rWR1_ADDR[9]~23 ;
wire \u8|rWR1_ADDR[10]~25 ;
wire \u8|rWR1_ADDR[11]~27 ;
wire \u8|rWR1_ADDR[12]~29 ;
wire \u8|rWR1_ADDR[13]~31 ;
wire \u8|rWR1_ADDR[14]~32_combout ;
wire \u8|rWR1_ADDR[14]~33 ;
wire \u8|rWR1_ADDR[15]~35 ;
wire \u8|rWR1_ADDR[16]~36_combout ;
wire \u8|rWR1_ADDR[16]~37 ;
wire \u8|rWR1_ADDR[17]~39 ;
wire \u8|rWR1_ADDR[18]~40_combout ;
wire \u8|rWR1_ADDR[18]~41 ;
wire \u8|rWR1_ADDR[19]~43 ;
wire \u8|rWR1_ADDR[20]~44_combout ;
wire \u8|rWR1_ADDR[20]~45 ;
wire \u8|rWR1_ADDR[21]~46_combout ;
wire \u8|rWR1_ADDR[21]~47 ;
wire \u8|rWR1_ADDR[22]~48_combout ;
wire \u8|rWR1_ADDR[19]~42_combout ;
wire \u8|rWR1_ADDR[16]~17_combout ;
wire \u8|rWR1_ADDR[16]~20_combout ;
wire \u8|rRD1_ADDR[8]~15_combout ;
wire \u8|rRD1_ADDR[8]~16 ;
wire \u8|rRD1_ADDR[9]~22_combout ;
wire \u8|mRD_DONE~0_combout ;
wire \u8|mRD_DONE~regout ;
wire \u8|rRD1_ADDR[8]~21_combout ;
wire \u8|rRD1_ADDR[9]~23 ;
wire \u8|rRD1_ADDR[10]~24_combout ;
wire \u8|rRD1_ADDR[10]~25 ;
wire \u8|rRD1_ADDR[11]~27 ;
wire \u8|rRD1_ADDR[12]~28_combout ;
wire \u8|rRD1_ADDR[12]~29 ;
wire \u8|rRD1_ADDR[13]~31 ;
wire \u8|rRD1_ADDR[14]~33 ;
wire \u8|rRD1_ADDR[15]~34_combout ;
wire \u8|rRD1_ADDR[15]~35 ;
wire \u8|rRD1_ADDR[16]~37 ;
wire \u8|rRD1_ADDR[17]~38_combout ;
wire \u8|rRD1_ADDR[17]~39 ;
wire \u8|rRD1_ADDR[18]~41 ;
wire \u8|rRD1_ADDR[19]~42_combout ;
wire \u8|rRD1_ADDR[19]~43 ;
wire \u8|rRD1_ADDR[20]~45 ;
wire \u8|rRD1_ADDR[21]~46_combout ;
wire \u8|rRD1_ADDR[21]~47 ;
wire \u8|rRD1_ADDR[22]~48_combout ;
wire \u8|rRD1_ADDR[8]~17_combout ;
wire \u8|rRD1_ADDR[18]~40_combout ;
wire \u8|rRD1_ADDR[8]~20_combout ;
wire \u8|mADDR~0_combout ;
wire \u8|mADDR[8]~1_combout ;
wire \u8|control1|SADDR[8]~feeder_combout ;
wire \u8|command1|SA~0_combout ;
wire \u8|SA~0_combout ;
wire \u8|command1|SA~1_combout ;
wire \u8|SA~1_combout ;
wire \u8|rWR1_ADDR[10]~24_combout ;
wire \u8|mADDR~3_combout ;
wire \u8|control1|SADDR[10]~feeder_combout ;
wire \u8|command1|SA~2_combout ;
wire \u8|SA~2_combout ;
wire \u8|SA~3_combout ;
wire \u8|mADDR~5_combout ;
wire \u8|control1|SADDR[12]~feeder_combout ;
wire \u8|command1|SA~4_combout ;
wire \u8|SA~4_combout ;
wire \u8|rWR1_ADDR[13]~30_combout ;
wire \u8|mADDR~6_combout ;
wire \u8|control1|SADDR[13]~feeder_combout ;
wire \u8|command1|SA~5_combout ;
wire \u8|SA~5_combout ;
wire \u8|rRD1_ADDR[14]~32_combout ;
wire \u8|mADDR~7_combout ;
wire \u8|control1|SADDR[14]~feeder_combout ;
wire \u8|command1|SA~6_combout ;
wire \u8|SA~6_combout ;
wire \u8|command1|SA~7_combout ;
wire \u8|SA~7_combout ;
wire \u8|command1|SA~8_combout ;
wire \u8|SA~8_combout ;
wire \u8|command1|SA~9_combout ;
wire \u8|SA~9_combout ;
wire \u8|command1|do_rw~0_combout ;
wire \u8|command1|do_rw~regout ;
wire \u8|command1|always4~0_combout ;
wire \u8|mADDR~11_combout ;
wire \u8|command1|SA~10_combout ;
wire \u8|SA~10_combout ;
wire \u8|command1|SA~11_combout ;
wire \u8|SA~11_combout ;
wire \u7|LessThan0~0_combout ;
wire \u7|Read~0_combout ;
wire \u7|Read~1_combout ;
wire \u7|Read~regout ;
wire \u7|DQM~0_combout ;
wire \u8|ST[8]~15_combout ;
wire \u8|Read~0_combout ;
wire \u8|Read~1_combout ;
wire \u8|Read~regout ;
wire \u8|LessThan0~0_combout ;
wire \u8|DQM~0_combout ;
wire \u8|DQM[0]~feeder_combout ;
wire \u7|DQM[1]~feeder_combout ;
wire \u7|command1|CS_N~0_combout ;
wire \u7|command1|rw_flag~1_combout ;
wire \u7|command1|rw_flag~regout ;
wire \u7|command1|WE_N~1_combout ;
wire \u7|command1|WE_N~regout ;
wire \u7|WE_N~0_combout ;
wire \u7|WE_N~regout ;
wire \u8|command1|rw_flag~1_combout ;
wire \u8|command1|rw_flag~regout ;
wire \u8|command1|WE_N~0_combout ;
wire \u8|command1|WE_N~1_combout ;
wire \u8|command1|WE_N~regout ;
wire \u8|WE_N~0_combout ;
wire \u8|WE_N~regout ;
wire \u7|command1|WE_N~0_combout ;
wire \u7|command1|CAS_N~0_combout ;
wire \u7|command1|CAS_N~regout ;
wire \u7|CAS_N~0_combout ;
wire \u7|CAS_N~regout ;
wire \u8|command1|CAS_N~0_combout ;
wire \u8|command1|CAS_N~regout ;
wire \u8|CAS_N~0_combout ;
wire \u8|CAS_N~regout ;
wire \u7|command1|RAS_N~0_combout ;
wire \u7|command1|RAS_N~1_combout ;
wire \u7|command1|RAS_N~regout ;
wire \u7|RAS_N~0_combout ;
wire \u7|RAS_N~regout ;
wire \u8|command1|RAS_N~0_combout ;
wire \u8|command1|RAS_N~1_combout ;
wire \u8|command1|RAS_N~regout ;
wire \u8|RAS_N~0_combout ;
wire \u8|RAS_N~regout ;
wire \u7|rWR1_ADDR[21]~47 ;
wire \u7|rWR1_ADDR[22]~48_combout ;
wire \u7|mADDR~13_combout ;
wire \u7|command1|CS_N~1_combout ;
wire \u7|CS_N[0]~feeder_combout ;
wire \u7|command1|do_initial~feeder_combout ;
wire \u7|command1|do_initial~regout ;
wire \u8|mADDR~13_combout ;
wire \u8|command1|CS_N~1_combout ;
wire \u8|CS_N[0]~feeder_combout ;
wire \u7|mADDR~14_combout ;
wire \u7|control1|SADDR[20]~feeder_combout ;
wire \u7|command1|BA~0_combout ;
wire \u7|BA[0]~feeder_combout ;
wire \u7|mADDR~15_combout ;
wire \u7|control1|SADDR[21]~feeder_combout ;
wire \u7|command1|BA~1_combout ;
wire \u7|BA[1]~feeder_combout ;
wire \u8|rRD1_ADDR[20]~44_combout ;
wire \u8|mADDR~14_combout ;
wire \u8|control1|SADDR[20]~feeder_combout ;
wire \u8|command1|BA~0_combout ;
wire \u8|mADDR~15_combout ;
wire \u8|control1|SADDR[21]~feeder_combout ;
wire \u8|command1|BA~1_combout ;
wire \u8|BA[1]~feeder_combout ;
wire \u6|altpll_component|_clk1 ;
wire \u6|altpll_component|_clk1~clkctrl_outclk ;
wire \u6|altpll_component|_clk2 ;
wire \u6|altpll_component|_clk2~clkctrl_outclk ;
wire [19:0] \H0|DispRam|altsyncram_component|auto_generated|q_b ;
wire [19:0] \H0|HDispRam|altsyncram_component|auto_generated|q_b ;
wire [9:0] \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a ;
wire [8:0] \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b ;
wire [9:0] \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a ;
wire [15:0] \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a ;
wire [0:0] \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a ;
wire [8:0] \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b ;
wire [9:0] \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g ;
wire [9:0] \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [9:0] \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a ;
wire [9:0] \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a ;
wire [15:0] \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a ;
wire [0:0] \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a ;
wire [9:0] \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a ;
wire [9:0] \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a ;
wire [9:0] \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a ;
wire [9:0] \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a ;
wire [9:0] \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a ;
wire [9:0] \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a ;
wire [1:0] \u8|BA ;
wire [1:0] \u8|CS_N ;
wire [22:0] \u8|mADDR ;
wire [22:0] \u8|rRD1_ADDR ;
wire [22:0] \u8|rWR1_ADDR ;
wire [1:0] \u8|RD_MASK ;
wire [9:0] \u8|ST ;
wire [1:0] \u8|CMD ;
wire [15:0] \u8|mDATAOUT ;
wire [1:0] \u8|DQM ;
wire [11:0] \u8|SA ;
wire [15:0] \u8|control1|timer ;
wire [22:0] \u8|control1|SADDR ;
wire [1:0] \u8|command1|CS_N ;
wire [1:0] \u8|command1|BA ;
wire [11:0] \u8|command1|SA ;
wire [1:0] \u8|command1|rw_shift ;
wire [3:0] \u8|command1|rp_shift ;
wire [7:0] \u8|command1|command_delay ;
wire [8:0] \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b ;
wire [8:0] \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a ;
wire [9:0] \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g ;
wire [9:0] \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [9:0] \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a ;
wire [9:0] \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a ;
wire [15:0] \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a ;
wire [0:0] \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a ;
wire [9:0] \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a ;
wire [9:0] \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a ;
wire [9:0] \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a ;
wire [9:0] \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a ;
wire [9:0] \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a ;
wire [9:0] \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a ;
wire [8:0] \u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b ;
wire [9:0] \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a ;
wire [15:0] \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a ;
wire [0:0] \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a ;
wire [8:0] \u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b ;
wire [9:0] \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g ;
wire [9:0] \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [9:0] \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a ;
wire [9:0] \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a ;
wire [15:0] \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a ;
wire [0:0] \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a ;
wire [9:0] \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a ;
wire [9:0] \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a ;
wire [9:0] \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a ;
wire [9:0] \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a ;
wire [9:0] \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a ;
wire [9:0] \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a ;
wire [1:0] rClk;
wire [23:0] \u1|Cont ;
wire [11:0] \u2|mCCD_DATA ;
wire [15:0] \u2|Y_Cont ;
wire [15:0] \u2|X_Cont ;
wire [31:0] \u2|Frame_Cont ;
wire [11:0] \u3|wData2_d2 ;
wire [11:0] \u3|wData2_d1 ;
wire [11:0] \u3|wData1_d2 ;
wire [11:0] \u3|wData1_d1 ;
wire [11:0] \u3|wData0_d2 ;
wire [11:0] \u3|wData0_d1 ;
wire [11:0] \u3|rRed ;
wire [12:0] \u3|rGreen ;
wire [11:0] \u3|rBlue ;
wire [35:0] \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b ;
wire [9:0] \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q ;
wire [2:0] \H0|state ;
wire [19:0] \H0|holding ;
wire [11:0] \H0|addrHolding ;
wire [7:0] \H0|PixCount ;
wire [7:0] \H0|Gr_Out_His ;
wire [7:0] \H0|Gr_Out_Cum ;
wire [19:0] \H0|CumVal ;
wire [19:0] \H0|HisRam|altsyncram_component|auto_generated|q_b ;
wire [22:0] \u7|rWR1_ADDR ;
wire [22:0] \u7|rRD1_ADDR ;
wire [15:0] \u7|mDATAOUT ;
wire [22:0] \u7|mADDR ;
wire [9:0] \u7|ST ;
wire [11:0] \u7|SA ;
wire [1:0] \u7|RD_MASK ;
wire [1:0] \u7|DQM ;
wire [1:0] \u7|CS_N ;
wire [1:0] \u7|CMD ;
wire [1:0] \u7|BA ;
wire [15:0] \u7|control1|timer ;
wire [15:0] \u7|control1|init_timer ;
wire [22:0] \u7|control1|SADDR ;
wire [1:0] \u7|command1|rw_shift ;
wire [3:0] \u7|command1|rp_shift ;
wire [7:0] \u7|command1|command_delay ;
wire [11:0] \u7|command1|SA ;
wire [1:0] \u7|command1|CS_N ;
wire [1:0] \u7|command1|BA ;
wire [9:0] \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g ;
wire [8:0] \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b ;
wire [8:0] \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a ;
wire [9:0] \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [9:0] \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a ;
wire [9:0] \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a ;
wire [15:0] \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a ;
wire [0:0] \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a ;
wire [9:0] \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a ;
wire [9:0] \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a ;
wire [9:0] \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a ;
wire [9:0] \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a ;
wire [9:0] \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a ;
wire [15:0] \u9|senosr_exposure ;
wire [31:0] \u9|mI2C_DATA ;
wire [15:0] \u9|mI2C_CLK_DIV ;
wire [3:0] \u9|iexposure_adj_delay ;
wire [24:0] \u9|combo_cnt ;
wire [5:0] \u9|LUT_INDEX ;
wire [6:0] \u9|u0|SD_COUNTER ;
wire [31:0] \u9|u0|SD ;
wire [9:0] \u10|y_cnt ;
wire [10:0] \u10|x_cnt ;
wire [7:0] \u10|oLCD_R ;
wire [7:0] \u10|oLCD_G ;
wire [7:0] \u10|oLCD_B ;
wire [15:0] \u11|m3wire_data ;
wire [5:0] \u11|lut_index ;
wire [4:0] \u11|u0|mST ;
wire [15:0] \u11|u0|mI2S_CLK_DIV ;
wire [11:0] rCCD_DATA;
wire [17:0] \iSW~combout ;
wire [3:0] \iKEY~combout ;

wire [2:0] \u6|altpll_component|pll_CLK_bus ;
wire [17:0] \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [17:0] \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [8:0] \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus ;
wire [8:0] \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus ;
wire [6:0] \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus ;
wire [6:0] \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus ;
wire [8:0] \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus ;
wire [8:0] \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus ;
wire [6:0] \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus ;
wire [6:0] \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus ;
wire [2:0] \u5|altpll_component|pll_CLK_bus ;
wire [8:0] \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus ;
wire [8:0] \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus ;
wire [1:0] \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus ;
wire [3:0] \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus ;
wire [3:0] \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus ;
wire [3:0] \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus ;
wire [3:0] \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus ;
wire [3:0] \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus ;
wire [3:0] \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [3:0] \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus ;
wire [3:0] \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15_PORTBDATAOUT_bus ;
wire [3:0] \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30_PORTBDATAOUT_bus ;
wire [3:0] \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus ;
wire [3:0] \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;

assign \u6|altpll_component|_clk0  = \u6|altpll_component|pll_CLK_bus [0];
assign \u6|altpll_component|_clk1  = \u6|altpll_component|pll_CLK_bus [1];
assign \u6|altpll_component|_clk2  = \u6|altpll_component|pll_CLK_bus [2];

assign \H0|DispRam|altsyncram_component|auto_generated|q_b [0] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [1] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [2] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [3] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [4] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [5] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [6] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [7] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [8] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [9] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [10] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [11] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [12] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [13] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [14] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [15] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [16] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [17] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];

assign \H0|DispRam|altsyncram_component|auto_generated|q_b [18] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \H0|DispRam|altsyncram_component|auto_generated|q_b [19] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [0] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [1] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [2] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [3] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [4] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [6];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [5] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [7];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [6] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [8];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [7] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [9];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [8] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [10];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [9] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [11];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [10] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [12];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [11] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [13];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [12] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [14];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [13] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [15];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [14] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [16];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [15] = \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [17];

assign \H0|HisRam|altsyncram_component|auto_generated|q_b [0] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [1] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [2] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [3] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [4] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [5] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [6] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [7] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [8] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [9] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [10] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [11] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [12] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [13] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [14] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [15] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [16] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [17] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];

assign \H0|HisRam|altsyncram_component|auto_generated|q_b [18] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \H0|HisRam|altsyncram_component|auto_generated|q_b [19] = \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];

assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [0] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [0];
assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [1] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [1];
assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [2];
assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [3];
assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [4];
assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [5];
assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [6];
assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [7];
assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [8];

assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [0] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [0];
assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [1] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [1];
assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [2];
assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [3];
assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [4];
assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [5];
assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [6];
assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [7];
assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [8];

assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [0];
assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [1];
assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [2];
assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [3];
assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [4];
assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [5];
assign \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [15] = \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [6];

assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [0];
assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [1];
assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [2];
assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [3];
assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [4];
assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [5];
assign \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [15] = \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [6];

assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [0] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [0];
assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [1] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [1];
assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [2];
assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [3];
assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [4];
assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [5];
assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [6];
assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [7];
assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [8];

assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [0] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [0];
assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [1] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [1];
assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [2];
assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [3];
assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [4];
assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [5];
assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [6];
assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [7];
assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus [8];

assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [0];
assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [1];
assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [2];
assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [3];
assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [4];
assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [5];
assign \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [15] = \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [6];

assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [0];
assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [1];
assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [2];
assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [3];
assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [4];
assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [5];
assign \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [15] = \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [6];

assign \u5|altpll_component|_clk0  = \u5|altpll_component|pll_CLK_bus [0];
assign \u5|altpll_component|_clk1  = \u5|altpll_component|pll_CLK_bus [1];
assign \u5|altpll_component|pll~CLK2  = \u5|altpll_component|pll_CLK_bus [2];

assign \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2] = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [0];
assign \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3] = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [1];
assign \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4] = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [2];
assign \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5] = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [3];
assign \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6] = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [4];
assign \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7] = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [5];
assign \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8] = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [6];
assign \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10] = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [7];
assign \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11] = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [8];

assign \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2] = \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [0];
assign \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3] = \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [1];
assign \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4] = \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [2];
assign \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5] = \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [3];
assign \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6] = \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [4];
assign \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7] = \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [5];
assign \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8] = \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [6];
assign \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12] = \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [7];
assign \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14] = \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus [8];

assign \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9] = \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [0];
assign \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13] = \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [1];

assign \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9] = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [0];
assign \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12] = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [1];
assign \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13] = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [2];
assign \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14] = \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus [3];

assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [4] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus [0];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [5] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus [1];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [16] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus [2];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus [3];

assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [6] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus [0];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [7] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus [1];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [18] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus [2];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus [3];

assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [8] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus [0];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [9] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus [1];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus [2];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus [3];

assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [10] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus [0];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [11] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus [1];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [22] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus [2];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus [3];

assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [16] = \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [17] = \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [18] = \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [2];
assign \H0|HDispRam|altsyncram_component|auto_generated|q_b [19] = \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [3];

assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [2] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus [0];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [3] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus [1];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [14] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus [2];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [26] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus [3];

assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [15] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15_PORTBDATAOUT_bus [0];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [27] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15_PORTBDATAOUT_bus [1];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [28] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15_PORTBDATAOUT_bus [2];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [29] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15_PORTBDATAOUT_bus [3];

assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [30] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30_PORTBDATAOUT_bus [0];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [31] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30_PORTBDATAOUT_bus [1];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [32] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30_PORTBDATAOUT_bus [2];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [33] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30_PORTBDATAOUT_bus [3];

assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [12] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus [0];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [13] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus [1];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [34] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus [2];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [35] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus [3];

assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [0] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [1] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [24] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [25] = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];

// Location: M4K_X37_Y9
cycloneii_ram_block \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\H0|Mux2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\H0|DISP_SRAM_D_In[17]~17_combout ,\H0|DISP_SRAM_D_In[16]~16_combout ,\H0|DISP_SRAM_D_In[15]~0_combout ,\H0|DISP_SRAM_D_In[14]~1_combout ,\H0|DISP_SRAM_D_In[13]~2_combout ,\H0|DISP_SRAM_D_In[12]~3_combout ,\H0|DISP_SRAM_D_In[11]~4_combout ,
\H0|DISP_SRAM_D_In[10]~5_combout ,\H0|DISP_SRAM_D_In[9]~6_combout ,\H0|DISP_SRAM_D_In[8]~7_combout ,\H0|DISP_SRAM_D_In[7]~8_combout ,\H0|DISP_SRAM_D_In[6]~9_combout ,\H0|DISP_SRAM_D_In[5]~10_combout ,\H0|DISP_SRAM_D_In[4]~11_combout ,
\H0|DISP_SRAM_D_In[3]~12_combout ,\H0|DISP_SRAM_D_In[2]~13_combout ,\H0|DISP_SRAM_D_In[1]~14_combout ,\H0|DISP_SRAM_D_In[0]~15_combout }),
	.portaaddr({\H0|DISP_SRAM_W_Addr_In[7]~7_combout ,\H0|DISP_SRAM_W_Addr_In[6]~6_combout ,\H0|DISP_SRAM_W_Addr_In[5]~5_combout ,\H0|DISP_SRAM_W_Addr_In[4]~4_combout ,\H0|DISP_SRAM_W_Addr_In[3]~3_combout ,\H0|DISP_SRAM_W_Addr_In[2]~2_combout ,
\H0|DISP_SRAM_W_Addr_In[1]~1_combout ,\H0|DISP_SRAM_W_Addr_In[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\H0|DISP_SRAM_R_Addr_In[7]~7_combout ,\H0|DISP_SRAM_R_Addr_In[6]~6_combout ,\H0|DISP_SRAM_R_Addr_In[5]~5_combout ,\H0|DISP_SRAM_R_Addr_In[4]~4_combout ,\H0|DISP_SRAM_R_Addr_In[3]~3_combout ,\H0|DISP_SRAM_R_Addr_In[2]~2_combout ,
\H0|DISP_SRAM_R_Addr_In[1]~1_combout ,\H0|DISP_SRAM_R_Addr_In[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\H0|DispRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Histo:H0|SRAM:DispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ALTSYNCRAM";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 20;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 20;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y8
cycloneii_ram_block \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\H0|Mux2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\H0|CUM_SRAM_D_In[15]~0_combout ,\H0|CUM_SRAM_D_In[14]~1_combout ,\H0|CUM_SRAM_D_In[13]~2_combout ,\H0|CUM_SRAM_D_In[12]~3_combout ,\H0|CUM_SRAM_D_In[11]~4_combout ,\H0|CUM_SRAM_D_In[10]~5_combout ,\H0|CUM_SRAM_D_In[9]~6_combout ,\H0|CUM_SRAM_D_In[8]~7_combout ,
\H0|CUM_SRAM_D_In[7]~8_combout ,\H0|CUM_SRAM_D_In[6]~9_combout ,\H0|CUM_SRAM_D_In[5]~10_combout ,\H0|CUM_SRAM_D_In[4]~11_combout ,\H0|CUM_SRAM_D_In[3]~12_combout ,\H0|CUM_SRAM_D_In[2]~13_combout ,\H0|CUM_SRAM_D_In[1]~14_combout ,\H0|CUM_SRAM_D_In[0]~15_combout ,
\H0|DISP_SRAM_D_In[19]~19_combout ,\H0|DISP_SRAM_D_In[18]~18_combout }),
	.portaaddr({\H0|DISP_SRAM_W_Addr_In[7]~7_combout ,\H0|DISP_SRAM_W_Addr_In[6]~6_combout ,\H0|DISP_SRAM_W_Addr_In[5]~5_combout ,\H0|DISP_SRAM_W_Addr_In[4]~4_combout ,\H0|DISP_SRAM_W_Addr_In[3]~3_combout ,\H0|DISP_SRAM_W_Addr_In[2]~2_combout ,
\H0|DISP_SRAM_W_Addr_In[1]~1_combout ,\H0|DISP_SRAM_W_Addr_In[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\H0|DISP_SRAM_R_Addr_In[7]~7_combout ,\H0|DISP_SRAM_R_Addr_In[6]~6_combout ,\H0|DISP_SRAM_R_Addr_In[5]~5_combout ,\H0|DISP_SRAM_R_Addr_In[4]~4_combout ,\H0|DISP_SRAM_R_Addr_In[3]~3_combout ,\H0|DISP_SRAM_R_Addr_In[2]~2_combout ,
\H0|DISP_SRAM_R_Addr_In[1]~1_combout ,\H0|DISP_SRAM_R_Addr_In[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\H0|DispRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Histo:H0|SRAM:DispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ALTSYNCRAM";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 8;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 18;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 255;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 20;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 8;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock0";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 18;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 255;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 4096;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 20;
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock0";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \H0|DispRam|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X2_Y24_N13
cycloneii_lcell_ff \u1|Cont[18] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[18]~57_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [18]));

// Location: LCFF_X2_Y25_N13
cycloneii_lcell_ff \u1|Cont[2] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[2]~25_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [2]));

// Location: LCFF_X2_Y25_N17
cycloneii_lcell_ff \u1|Cont[4] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[4]~29_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [4]));

// Location: LCFF_X2_Y25_N25
cycloneii_lcell_ff \u1|Cont[8] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[8]~37_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [8]));

// Location: LCFF_X2_Y24_N7
cycloneii_lcell_ff \u1|Cont[15] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[15]~51_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [15]));

// Location: LCFF_X39_Y10_N25
cycloneii_lcell_ff \u2|Y_Cont[12] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[12]~41_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [12]));

// Location: LCFF_X39_Y10_N27
cycloneii_lcell_ff \u2|Y_Cont[13] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[13]~43_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [13]));

// Location: LCFF_X39_Y10_N29
cycloneii_lcell_ff \u2|Y_Cont[14] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[14]~45_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [14]));

// Location: LCFF_X39_Y10_N31
cycloneii_lcell_ff \u2|Y_Cont[15] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[15]~47_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [15]));

// Location: LCCOMB_X13_Y9_N12
cycloneii_lcell_comb \u7|Add4~0 (
// Equation(s):
// \u7|Add4~0_combout  = \u7|ST [0] $ (VCC)
// \u7|Add4~1  = CARRY(\u7|ST [0])

	.dataa(\u7|ST [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|Add4~0_combout ),
	.cout(\u7|Add4~1 ));
// synopsys translate_off
defparam \u7|Add4~0 .lut_mask = 16'h55AA;
defparam \u7|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneii_lcell_comb \u7|Add4~2 (
// Equation(s):
// \u7|Add4~2_combout  = (\u7|ST [1] & (!\u7|Add4~1 )) # (!\u7|ST [1] & ((\u7|Add4~1 ) # (GND)))
// \u7|Add4~3  = CARRY((!\u7|Add4~1 ) # (!\u7|ST [1]))

	.dataa(vcc),
	.datab(\u7|ST [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|Add4~1 ),
	.combout(\u7|Add4~2_combout ),
	.cout(\u7|Add4~3 ));
// synopsys translate_off
defparam \u7|Add4~2 .lut_mask = 16'h3C3F;
defparam \u7|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneii_lcell_comb \u7|Add4~4 (
// Equation(s):
// \u7|Add4~4_combout  = (\u7|ST [2] & (\u7|Add4~3  $ (GND))) # (!\u7|ST [2] & (!\u7|Add4~3  & VCC))
// \u7|Add4~5  = CARRY((\u7|ST [2] & !\u7|Add4~3 ))

	.dataa(vcc),
	.datab(\u7|ST [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|Add4~3 ),
	.combout(\u7|Add4~4_combout ),
	.cout(\u7|Add4~5 ));
// synopsys translate_off
defparam \u7|Add4~4 .lut_mask = 16'hC30C;
defparam \u7|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneii_lcell_comb \u7|Add4~8 (
// Equation(s):
// \u7|Add4~8_combout  = (\u7|ST [4] & (\u7|Add4~7  $ (GND))) # (!\u7|ST [4] & (!\u7|Add4~7  & VCC))
// \u7|Add4~9  = CARRY((\u7|ST [4] & !\u7|Add4~7 ))

	.dataa(vcc),
	.datab(\u7|ST [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|Add4~7 ),
	.combout(\u7|Add4~8_combout ),
	.cout(\u7|Add4~9 ));
// synopsys translate_off
defparam \u7|Add4~8 .lut_mask = 16'hC30C;
defparam \u7|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneii_lcell_comb \u7|Add4~12 (
// Equation(s):
// \u7|Add4~12_combout  = (\u7|ST [6] & (\u7|Add4~11  $ (GND))) # (!\u7|ST [6] & (!\u7|Add4~11  & VCC))
// \u7|Add4~13  = CARRY((\u7|ST [6] & !\u7|Add4~11 ))

	.dataa(\u7|ST [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|Add4~11 ),
	.combout(\u7|Add4~12_combout ),
	.cout(\u7|Add4~13 ));
// synopsys translate_off
defparam \u7|Add4~12 .lut_mask = 16'hA50A;
defparam \u7|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneii_lcell_comb \u7|Add4~14 (
// Equation(s):
// \u7|Add4~14_combout  = (\u7|ST [7] & (!\u7|Add4~13 )) # (!\u7|ST [7] & ((\u7|Add4~13 ) # (GND)))
// \u7|Add4~15  = CARRY((!\u7|Add4~13 ) # (!\u7|ST [7]))

	.dataa(\u7|ST [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|Add4~13 ),
	.combout(\u7|Add4~14_combout ),
	.cout(\u7|Add4~15 ));
// synopsys translate_off
defparam \u7|Add4~14 .lut_mask = 16'h5A5F;
defparam \u7|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneii_lcell_comb \u7|Add4~16 (
// Equation(s):
// \u7|Add4~16_combout  = (\u7|ST [8] & (\u7|Add4~15  $ (GND))) # (!\u7|ST [8] & (!\u7|Add4~15  & VCC))
// \u7|Add4~17  = CARRY((\u7|ST [8] & !\u7|Add4~15 ))

	.dataa(vcc),
	.datab(\u7|ST [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|Add4~15 ),
	.combout(\u7|Add4~16_combout ),
	.cout(\u7|Add4~17 ));
// synopsys translate_off
defparam \u7|Add4~16 .lut_mask = 16'hC30C;
defparam \u7|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneii_lcell_comb \u7|Add4~18 (
// Equation(s):
// \u7|Add4~18_combout  = \u7|Add4~17  $ (\u7|ST [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|ST [9]),
	.cin(\u7|Add4~17 ),
	.combout(\u7|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Add4~18 .lut_mask = 16'h0FF0;
defparam \u7|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N20
cycloneii_lcell_comb \u8|Add4~16 (
// Equation(s):
// \u8|Add4~16_combout  = (\u8|ST [8] & (\u8|Add4~15  $ (GND))) # (!\u8|ST [8] & (!\u8|Add4~15  & VCC))
// \u8|Add4~17  = CARRY((\u8|ST [8] & !\u8|Add4~15 ))

	.dataa(\u8|ST [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|Add4~15 ),
	.combout(\u8|Add4~16_combout ),
	.cout(\u8|Add4~17 ));
// synopsys translate_off
defparam \u8|Add4~16 .lut_mask = 16'hA50A;
defparam \u8|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N22
cycloneii_lcell_comb \u8|Add4~18 (
// Equation(s):
// \u8|Add4~18_combout  = \u8|ST [9] $ (\u8|Add4~17 )

	.dataa(vcc),
	.datab(\u8|ST [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|Add4~17 ),
	.combout(\u8|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Add4~18 .lut_mask = 16'h3C3C;
defparam \u8|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N12
cycloneii_lcell_comb \u1|Cont[2]~25 (
// Equation(s):
// \u1|Cont[2]~25_combout  = (\u1|Cont [2] & (!\u1|Cont[1]~24 )) # (!\u1|Cont [2] & ((\u1|Cont[1]~24 ) # (GND)))
// \u1|Cont[2]~26  = CARRY((!\u1|Cont[1]~24 ) # (!\u1|Cont [2]))

	.dataa(\u1|Cont [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[1]~24 ),
	.combout(\u1|Cont[2]~25_combout ),
	.cout(\u1|Cont[2]~26 ));
// synopsys translate_off
defparam \u1|Cont[2]~25 .lut_mask = 16'h5A5F;
defparam \u1|Cont[2]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N16
cycloneii_lcell_comb \u1|Cont[4]~29 (
// Equation(s):
// \u1|Cont[4]~29_combout  = (\u1|Cont [4] & (!\u1|Cont[3]~28 )) # (!\u1|Cont [4] & ((\u1|Cont[3]~28 ) # (GND)))
// \u1|Cont[4]~30  = CARRY((!\u1|Cont[3]~28 ) # (!\u1|Cont [4]))

	.dataa(\u1|Cont [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[3]~28 ),
	.combout(\u1|Cont[4]~29_combout ),
	.cout(\u1|Cont[4]~30 ));
// synopsys translate_off
defparam \u1|Cont[4]~29 .lut_mask = 16'h5A5F;
defparam \u1|Cont[4]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N24
cycloneii_lcell_comb \u1|Cont[8]~37 (
// Equation(s):
// \u1|Cont[8]~37_combout  = (\u1|Cont [8] & (!\u1|Cont[7]~36 )) # (!\u1|Cont [8] & ((\u1|Cont[7]~36 ) # (GND)))
// \u1|Cont[8]~38  = CARRY((!\u1|Cont[7]~36 ) # (!\u1|Cont [8]))

	.dataa(\u1|Cont [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[7]~36 ),
	.combout(\u1|Cont[8]~37_combout ),
	.cout(\u1|Cont[8]~38 ));
// synopsys translate_off
defparam \u1|Cont[8]~37 .lut_mask = 16'h5A5F;
defparam \u1|Cont[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N6
cycloneii_lcell_comb \u1|Cont[15]~51 (
// Equation(s):
// \u1|Cont[15]~51_combout  = (\u1|Cont [15] & (\u1|Cont[14]~50  $ (GND))) # (!\u1|Cont [15] & (!\u1|Cont[14]~50  & VCC))
// \u1|Cont[15]~52  = CARRY((\u1|Cont [15] & !\u1|Cont[14]~50 ))

	.dataa(\u1|Cont [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[14]~50 ),
	.combout(\u1|Cont[15]~51_combout ),
	.cout(\u1|Cont[15]~52 ));
// synopsys translate_off
defparam \u1|Cont[15]~51 .lut_mask = 16'hA50A;
defparam \u1|Cont[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N12
cycloneii_lcell_comb \u1|Cont[18]~57 (
// Equation(s):
// \u1|Cont[18]~57_combout  = (\u1|Cont [18] & (!\u1|Cont[17]~56 )) # (!\u1|Cont [18] & ((\u1|Cont[17]~56 ) # (GND)))
// \u1|Cont[18]~58  = CARRY((!\u1|Cont[17]~56 ) # (!\u1|Cont [18]))

	.dataa(\u1|Cont [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[17]~56 ),
	.combout(\u1|Cont[18]~57_combout ),
	.cout(\u1|Cont[18]~58 ));
// synopsys translate_off
defparam \u1|Cont[18]~57 .lut_mask = 16'h5A5F;
defparam \u1|Cont[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N22
cycloneii_lcell_comb \u2|Y_Cont[11]~39 (
// Equation(s):
// \u2|Y_Cont[11]~39_combout  = (\u2|Y_Cont [11] & (!\u2|Y_Cont[10]~38 )) # (!\u2|Y_Cont [11] & ((\u2|Y_Cont[10]~38 ) # (GND)))
// \u2|Y_Cont[11]~40  = CARRY((!\u2|Y_Cont[10]~38 ) # (!\u2|Y_Cont [11]))

	.dataa(vcc),
	.datab(\u2|Y_Cont [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Y_Cont[10]~38 ),
	.combout(\u2|Y_Cont[11]~39_combout ),
	.cout(\u2|Y_Cont[11]~40 ));
// synopsys translate_off
defparam \u2|Y_Cont[11]~39 .lut_mask = 16'h3C3F;
defparam \u2|Y_Cont[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N24
cycloneii_lcell_comb \u2|Y_Cont[12]~41 (
// Equation(s):
// \u2|Y_Cont[12]~41_combout  = (\u2|Y_Cont [12] & (\u2|Y_Cont[11]~40  $ (GND))) # (!\u2|Y_Cont [12] & (!\u2|Y_Cont[11]~40  & VCC))
// \u2|Y_Cont[12]~42  = CARRY((\u2|Y_Cont [12] & !\u2|Y_Cont[11]~40 ))

	.dataa(\u2|Y_Cont [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Y_Cont[11]~40 ),
	.combout(\u2|Y_Cont[12]~41_combout ),
	.cout(\u2|Y_Cont[12]~42 ));
// synopsys translate_off
defparam \u2|Y_Cont[12]~41 .lut_mask = 16'hA50A;
defparam \u2|Y_Cont[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N26
cycloneii_lcell_comb \u2|Y_Cont[13]~43 (
// Equation(s):
// \u2|Y_Cont[13]~43_combout  = (\u2|Y_Cont [13] & (!\u2|Y_Cont[12]~42 )) # (!\u2|Y_Cont [13] & ((\u2|Y_Cont[12]~42 ) # (GND)))
// \u2|Y_Cont[13]~44  = CARRY((!\u2|Y_Cont[12]~42 ) # (!\u2|Y_Cont [13]))

	.dataa(vcc),
	.datab(\u2|Y_Cont [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Y_Cont[12]~42 ),
	.combout(\u2|Y_Cont[13]~43_combout ),
	.cout(\u2|Y_Cont[13]~44 ));
// synopsys translate_off
defparam \u2|Y_Cont[13]~43 .lut_mask = 16'h3C3F;
defparam \u2|Y_Cont[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N28
cycloneii_lcell_comb \u2|Y_Cont[14]~45 (
// Equation(s):
// \u2|Y_Cont[14]~45_combout  = (\u2|Y_Cont [14] & (\u2|Y_Cont[13]~44  $ (GND))) # (!\u2|Y_Cont [14] & (!\u2|Y_Cont[13]~44  & VCC))
// \u2|Y_Cont[14]~46  = CARRY((\u2|Y_Cont [14] & !\u2|Y_Cont[13]~44 ))

	.dataa(vcc),
	.datab(\u2|Y_Cont [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Y_Cont[13]~44 ),
	.combout(\u2|Y_Cont[14]~45_combout ),
	.cout(\u2|Y_Cont[14]~46 ));
// synopsys translate_off
defparam \u2|Y_Cont[14]~45 .lut_mask = 16'hC30C;
defparam \u2|Y_Cont[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N30
cycloneii_lcell_comb \u2|Y_Cont[15]~47 (
// Equation(s):
// \u2|Y_Cont[15]~47_combout  = \u2|Y_Cont[14]~46  $ (\u2|Y_Cont [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|Y_Cont [15]),
	.cin(\u2|Y_Cont[14]~46 ),
	.combout(\u2|Y_Cont[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Y_Cont[15]~47 .lut_mask = 16'h0FF0;
defparam \u2|Y_Cont[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y8_N17
cycloneii_lcell_ff \H0|holding[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[2]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [2]));

// Location: LCFF_X50_Y9_N13
cycloneii_lcell_ff \u3|rBlue[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rBlue[8]~6_combout ),
	.sdata(\u3|rBlue~29_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u3|rBlue[11]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rBlue [8]));

// Location: LCFF_X50_Y9_N21
cycloneii_lcell_ff \u3|rBlue[10] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rBlue[10]~8_combout ),
	.sdata(\u3|rBlue~33_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u3|rBlue[11]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rBlue [10]));

// Location: LCFF_X91_Y33_N7
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[3] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[3]~22_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [3]));

// Location: LCFF_X91_Y33_N11
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[5] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[5]~26_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [5]));

// Location: LCFF_X91_Y33_N13
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[6] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[6]~28_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [6]));

// Location: LCFF_X91_Y33_N17
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[8] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[8]~32_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [8]));

// Location: LCFF_X91_Y33_N21
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[10] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[10]~36_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [10]));

// Location: LCFF_X92_Y34_N29
cycloneii_lcell_ff \u11|m3wire_data[13] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|WideOr6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u11|lut_index [4]),
	.sload(gnd),
	.ena(\u11|m3wire_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_data [13]));

// Location: LCFF_X53_Y22_N11
cycloneii_lcell_ff \u9|combo_cnt[1] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[1]~27_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [1]));

// Location: LCFF_X53_Y22_N13
cycloneii_lcell_ff \u9|combo_cnt[2] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[2]~29_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [2]));

// Location: LCFF_X53_Y22_N17
cycloneii_lcell_ff \u9|combo_cnt[4] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[4]~33_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [4]));

// Location: LCFF_X53_Y22_N21
cycloneii_lcell_ff \u9|combo_cnt[6] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[6]~37_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [6]));

// Location: LCFF_X53_Y22_N25
cycloneii_lcell_ff \u9|combo_cnt[8] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[8]~41_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [8]));

// Location: LCFF_X53_Y21_N7
cycloneii_lcell_ff \u9|combo_cnt[15] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[15]~55_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [15]));

// Location: LCFF_X53_Y21_N13
cycloneii_lcell_ff \u9|combo_cnt[18] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[18]~61_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [18]));

// Location: LCFF_X53_Y21_N21
cycloneii_lcell_ff \u9|combo_cnt[22] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[22]~69_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [22]));

// Location: LCCOMB_X58_Y19_N12
cycloneii_lcell_comb \u9|u0|Add0~10 (
// Equation(s):
// \u9|u0|Add0~10_combout  = (\u9|u0|SD_COUNTER [5] & ((\u9|u0|Add0~9 ) # (GND))) # (!\u9|u0|SD_COUNTER [5] & (!\u9|u0|Add0~9 ))
// \u9|u0|Add0~11  = CARRY((\u9|u0|SD_COUNTER [5]) # (!\u9|u0|Add0~9 ))

	.dataa(\u9|u0|SD_COUNTER [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|u0|Add0~9 ),
	.combout(\u9|u0|Add0~10_combout ),
	.cout(\u9|u0|Add0~11 ));
// synopsys translate_off
defparam \u9|u0|Add0~10 .lut_mask = 16'hA5AF;
defparam \u9|u0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y19_N7
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[3] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[3]~22_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [3]));

// Location: LCFF_X51_Y19_N11
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[5] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[5]~26_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [5]));

// Location: LCFF_X51_Y19_N13
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[6] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[6]~28_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [6]));

// Location: LCFF_X51_Y19_N17
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[8] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[8]~32_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [8]));

// Location: LCFF_X51_Y19_N21
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[10] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[10]~36_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [10]));

// Location: LCFF_X51_Y19_N31
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[15] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[15]~46_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [15]));

// Location: LCCOMB_X58_Y19_N14
cycloneii_lcell_comb \u9|u0|Add0~12 (
// Equation(s):
// \u9|u0|Add0~12_combout  = \u9|u0|Add0~11  $ (!\u9|u0|SD_COUNTER [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|u0|SD_COUNTER [6]),
	.cin(\u9|u0|Add0~11 ),
	.combout(\u9|u0|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Add0~12 .lut_mask = 16'hF00F;
defparam \u9|u0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N16
cycloneii_lcell_comb \H0|holding[2]~21 (
// Equation(s):
// \H0|holding[2]~21_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [2] & (!\H0|holding[1]~20 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [2] & ((\H0|holding[1]~20 ) # (GND)))
// \H0|holding[2]~22  = CARRY((!\H0|holding[1]~20 ) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [2]))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[1]~20 ),
	.combout(\H0|holding[2]~21_combout ),
	.cout(\H0|holding[2]~22 ));
// synopsys translate_off
defparam \H0|holding[2]~21 .lut_mask = 16'h5A5F;
defparam \H0|holding[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y11_N13
cycloneii_lcell_ff \u7|control1|init_timer[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[6]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [6]));

// Location: LCFF_X11_Y11_N7
cycloneii_lcell_ff \u7|control1|init_timer[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[3]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [3]));

// Location: LCFF_X8_Y11_N25
cycloneii_lcell_ff \u7|command1|ex_write (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|ex_write~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|control1|INIT_REQ~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|ex_write~regout ));

// Location: LCFF_X10_Y10_N1
cycloneii_lcell_ff \u7|control1|timer[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[0]~16_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [0]));

// Location: LCFF_X10_Y10_N3
cycloneii_lcell_ff \u7|control1|timer[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[1]~18_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [1]));

// Location: LCFF_X10_Y10_N5
cycloneii_lcell_ff \u7|control1|timer[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[2]~20_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [2]));

// Location: LCFF_X10_Y10_N7
cycloneii_lcell_ff \u7|control1|timer[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[3]~22_combout ),
	.sdata(\u7|command1|REF_ACK~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [3]));

// Location: LCFF_X10_Y10_N9
cycloneii_lcell_ff \u7|control1|timer[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[4]~24_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [4]));

// Location: LCFF_X10_Y10_N11
cycloneii_lcell_ff \u7|control1|timer[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[5]~26_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [5]));

// Location: LCFF_X10_Y10_N13
cycloneii_lcell_ff \u7|control1|timer[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[6]~28_combout ),
	.sdata(\u7|command1|REF_ACK~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [6]));

// Location: LCFF_X10_Y10_N15
cycloneii_lcell_ff \u7|control1|timer[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[7]~30_combout ),
	.sdata(\u7|command1|REF_ACK~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [7]));

// Location: LCFF_X10_Y10_N17
cycloneii_lcell_ff \u7|control1|timer[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[8]~32_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [8]));

// Location: LCFF_X10_Y10_N19
cycloneii_lcell_ff \u7|control1|timer[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[9]~34_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [9]));

// Location: LCFF_X10_Y10_N21
cycloneii_lcell_ff \u7|control1|timer[10] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[10]~36_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [10]));

// Location: LCFF_X10_Y10_N23
cycloneii_lcell_ff \u7|control1|timer[11] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[11]~38_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [11]));

// Location: LCFF_X10_Y10_N25
cycloneii_lcell_ff \u7|control1|timer[12] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[12]~40_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [12]));

// Location: LCFF_X10_Y10_N27
cycloneii_lcell_ff \u7|control1|timer[13] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[13]~42_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [13]));

// Location: LCFF_X10_Y10_N29
cycloneii_lcell_ff \u7|control1|timer[14] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[14]~44_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [14]));

// Location: LCFF_X10_Y10_N31
cycloneii_lcell_ff \u7|control1|timer[15] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|timer[15]~46_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u7|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|timer [15]));

// Location: LCFF_X11_Y9_N7
cycloneii_lcell_ff \u7|rRD1_ADDR[10] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rRD1_ADDR[10]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rRD1_ADDR[20]~20_combout ),
	.sload(gnd),
	.ena(\u7|rRD1_ADDR[20]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rRD1_ADDR [10]));

// Location: LCFF_X10_Y9_N11
cycloneii_lcell_ff \u7|rWR1_ADDR[12] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rWR1_ADDR[12]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u7|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rWR1_ADDR [12]));

// Location: LCFF_X11_Y9_N11
cycloneii_lcell_ff \u7|rRD1_ADDR[12] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rRD1_ADDR[12]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rRD1_ADDR[20]~20_combout ),
	.sload(gnd),
	.ena(\u7|rRD1_ADDR[20]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rRD1_ADDR [12]));

// Location: LCFF_X11_Y9_N13
cycloneii_lcell_ff \u7|rRD1_ADDR[13] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rRD1_ADDR[13]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rRD1_ADDR[20]~20_combout ),
	.sload(gnd),
	.ena(\u7|rRD1_ADDR[20]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rRD1_ADDR [13]));

// Location: LCFF_X9_Y17_N21
cycloneii_lcell_ff \u8|command1|ex_read (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|ex_read~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|control1|INIT_REQ~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|ex_read~regout ));

// Location: LCFF_X11_Y17_N11
cycloneii_lcell_ff \u8|control1|timer[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[5]~26_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [5]));

// Location: LCFF_X11_Y17_N21
cycloneii_lcell_ff \u8|control1|timer[10] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[10]~36_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [10]));

// Location: LCFF_X11_Y17_N25
cycloneii_lcell_ff \u8|control1|timer[12] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[12]~40_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [12]));

// Location: LCFF_X11_Y17_N27
cycloneii_lcell_ff \u8|control1|timer[13] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[13]~42_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [13]));

// Location: LCFF_X11_Y17_N29
cycloneii_lcell_ff \u8|control1|timer[14] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[14]~44_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [14]));

// Location: LCFF_X11_Y17_N31
cycloneii_lcell_ff \u8|control1|timer[15] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[15]~46_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [15]));

// Location: LCFF_X9_Y18_N9
cycloneii_lcell_ff \u8|rWR1_ADDR[11] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rWR1_ADDR[11]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rWR1_ADDR[16]~20_combout ),
	.sload(gnd),
	.ena(\u8|rWR1_ADDR[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rWR1_ADDR [11]));

// Location: LCFF_X12_Y18_N7
cycloneii_lcell_ff \u8|rRD1_ADDR[11] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rRD1_ADDR[11]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rRD1_ADDR[8]~20_combout ),
	.sload(gnd),
	.ena(\u8|rRD1_ADDR[8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rRD1_ADDR [11]));

// Location: LCFF_X9_Y18_N11
cycloneii_lcell_ff \u8|rWR1_ADDR[12] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rWR1_ADDR[12]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rWR1_ADDR[16]~20_combout ),
	.sload(gnd),
	.ena(\u8|rWR1_ADDR[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rWR1_ADDR [12]));

// Location: LCFF_X12_Y18_N11
cycloneii_lcell_ff \u8|rRD1_ADDR[13] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rRD1_ADDR[13]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rRD1_ADDR[8]~20_combout ),
	.sload(gnd),
	.ena(\u8|rRD1_ADDR[8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rRD1_ADDR [13]));

// Location: LCFF_X9_Y18_N17
cycloneii_lcell_ff \u8|rWR1_ADDR[15] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rWR1_ADDR[15]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rWR1_ADDR[16]~20_combout ),
	.sload(gnd),
	.ena(\u8|rWR1_ADDR[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rWR1_ADDR [15]));

// Location: LCFF_X12_Y18_N17
cycloneii_lcell_ff \u8|rRD1_ADDR[16] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rRD1_ADDR[16]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rRD1_ADDR[8]~20_combout ),
	.sload(gnd),
	.ena(\u8|rRD1_ADDR[8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rRD1_ADDR [16]));

// Location: LCFF_X9_Y18_N21
cycloneii_lcell_ff \u8|rWR1_ADDR[17] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rWR1_ADDR[17]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rWR1_ADDR[16]~20_combout ),
	.sload(gnd),
	.ena(\u8|rWR1_ADDR[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rWR1_ADDR [17]));

// Location: LCFF_X11_Y9_N31
cycloneii_lcell_ff \u7|rRD1_ADDR[22] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rRD1_ADDR[22]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rRD1_ADDR[20]~20_combout ),
	.sload(gnd),
	.ena(\u7|rRD1_ADDR[20]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rRD1_ADDR [22]));

// Location: M4K_X37_Y10
cycloneii_ram_block \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\H0|Mux2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\H0|CUM_SRAM_D_In[19]~19_combout ,\H0|CUM_SRAM_D_In[18]~18_combout ,\H0|CUM_SRAM_D_In[17]~17_combout ,\H0|CUM_SRAM_D_In[16]~16_combout }),
	.portaaddr({\H0|DISP_SRAM_W_Addr_In[7]~7_combout ,\H0|DISP_SRAM_W_Addr_In[6]~6_combout ,\H0|DISP_SRAM_W_Addr_In[5]~5_combout ,\H0|DISP_SRAM_W_Addr_In[4]~4_combout ,\H0|DISP_SRAM_W_Addr_In[3]~3_combout ,\H0|DISP_SRAM_W_Addr_In[2]~2_combout ,
\H0|DISP_SRAM_W_Addr_In[1]~1_combout ,\H0|DISP_SRAM_W_Addr_In[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\H0|DISP_SRAM_R_Addr_In[7]~7_combout ,\H0|DISP_SRAM_R_Addr_In[6]~6_combout ,\H0|DISP_SRAM_R_Addr_In[5]~5_combout ,\H0|DISP_SRAM_R_Addr_In[4]~4_combout ,\H0|DISP_SRAM_R_Addr_In[3]~3_combout ,\H0|DISP_SRAM_R_Addr_In[2]~2_combout ,
\H0|DISP_SRAM_R_Addr_In[1]~1_combout ,\H0|DISP_SRAM_R_Addr_In[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Histo:H0|SRAM:HDispRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ALTSYNCRAM";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 8;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 4;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 255;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 20;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 8;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_b_byte_enable_clear = "none";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clear = "none";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock0";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 4;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 255;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 4096;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 20;
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clear = "none";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clock = "clock0";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \H0|HDispRam|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N12
cycloneii_lcell_comb \u3|rBlue[8]~6 (
// Equation(s):
// \u3|rBlue[8]~6_combout  = (\u3|rBlue[11]~14_combout  & ((\u3|wData2_d1 [8]))) # (!\u3|rBlue[11]~14_combout  & (\u3|wData0_d1 [8]))

	.dataa(\u3|wData0_d1 [8]),
	.datab(\u3|rBlue[11]~14_combout ),
	.datac(vcc),
	.datad(\u3|wData2_d1 [8]),
	.cin(gnd),
	.combout(\u3|rBlue[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue[8]~6 .lut_mask = 16'hEE22;
defparam \u3|rBlue[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N20
cycloneii_lcell_comb \u3|rBlue[10]~8 (
// Equation(s):
// \u3|rBlue[10]~8_combout  = (\u3|rBlue[11]~14_combout  & (\u3|wData2_d1 [10])) # (!\u3|rBlue[11]~14_combout  & ((\u3|wData0_d1 [10])))

	.dataa(\u3|wData2_d1 [10]),
	.datab(\u3|wData0_d1 [10]),
	.datac(vcc),
	.datad(\u3|rBlue[11]~14_combout ),
	.cin(gnd),
	.combout(\u3|rBlue[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue[10]~8 .lut_mask = 16'hAACC;
defparam \u3|rBlue[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N6
cycloneii_lcell_comb \u3|Add3~6 (
// Equation(s):
// \u3|Add3~6_combout  = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [15] & ((\u3|wData2_d1 [3] & (\u3|Add3~5_cout  & VCC)) # (!\u3|wData2_d1 [3] & (!\u3|Add3~5_cout )))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b 
// [15] & ((\u3|wData2_d1 [3] & (!\u3|Add3~5_cout )) # (!\u3|wData2_d1 [3] & ((\u3|Add3~5_cout ) # (GND)))))
// \u3|Add3~7  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [15] & (!\u3|wData2_d1 [3] & !\u3|Add3~5_cout )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [15] & ((!\u3|Add3~5_cout ) # (!\u3|wData2_d1 [3]))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [15]),
	.datab(\u3|wData2_d1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add3~5_cout ),
	.combout(\u3|Add3~6_combout ),
	.cout(\u3|Add3~7 ));
// synopsys translate_off
defparam \u3|Add3~6 .lut_mask = 16'h9617;
defparam \u3|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N10
cycloneii_lcell_comb \u3|Add3~10 (
// Equation(s):
// \u3|Add3~10_combout  = (\u3|wData2_d1 [5] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17] & (\u3|Add3~9  & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17] & (!\u3|Add3~9 )))) # (!\u3|wData2_d1 [5] & 
// ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17] & (!\u3|Add3~9 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17] & ((\u3|Add3~9 ) # (GND)))))
// \u3|Add3~11  = CARRY((\u3|wData2_d1 [5] & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17] & !\u3|Add3~9 )) # (!\u3|wData2_d1 [5] & ((!\u3|Add3~9 ) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17]))))

	.dataa(\u3|wData2_d1 [5]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add3~9 ),
	.combout(\u3|Add3~10_combout ),
	.cout(\u3|Add3~11 ));
// synopsys translate_off
defparam \u3|Add3~10 .lut_mask = 16'h9617;
defparam \u3|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N12
cycloneii_lcell_comb \u3|Add3~12 (
// Equation(s):
// \u3|Add3~12_combout  = ((\u3|wData2_d1 [6] $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [18] $ (!\u3|Add3~11 )))) # (GND)
// \u3|Add3~13  = CARRY((\u3|wData2_d1 [6] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [18]) # (!\u3|Add3~11 ))) # (!\u3|wData2_d1 [6] & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [18] & !\u3|Add3~11 )))

	.dataa(\u3|wData2_d1 [6]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add3~11 ),
	.combout(\u3|Add3~12_combout ),
	.cout(\u3|Add3~13 ));
// synopsys translate_off
defparam \u3|Add3~12 .lut_mask = 16'h698E;
defparam \u3|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N14
cycloneii_lcell_comb \u3|Add3~14 (
// Equation(s):
// \u3|Add3~14_combout  = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19] & ((\u3|wData2_d1 [7] & (\u3|Add3~13  & VCC)) # (!\u3|wData2_d1 [7] & (!\u3|Add3~13 )))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19] & 
// ((\u3|wData2_d1 [7] & (!\u3|Add3~13 )) # (!\u3|wData2_d1 [7] & ((\u3|Add3~13 ) # (GND)))))
// \u3|Add3~15  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19] & (!\u3|wData2_d1 [7] & !\u3|Add3~13 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19] & ((!\u3|Add3~13 ) # (!\u3|wData2_d1 [7]))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19]),
	.datab(\u3|wData2_d1 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add3~13 ),
	.combout(\u3|Add3~14_combout ),
	.cout(\u3|Add3~15 ));
// synopsys translate_off
defparam \u3|Add3~14 .lut_mask = 16'h9617;
defparam \u3|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N16
cycloneii_lcell_comb \u3|Add3~16 (
// Equation(s):
// \u3|Add3~16_combout  = ((\u3|wData2_d1 [8] $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20] $ (!\u3|Add3~15 )))) # (GND)
// \u3|Add3~17  = CARRY((\u3|wData2_d1 [8] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20]) # (!\u3|Add3~15 ))) # (!\u3|wData2_d1 [8] & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20] & !\u3|Add3~15 )))

	.dataa(\u3|wData2_d1 [8]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add3~15 ),
	.combout(\u3|Add3~16_combout ),
	.cout(\u3|Add3~17 ));
// synopsys translate_off
defparam \u3|Add3~16 .lut_mask = 16'h698E;
defparam \u3|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N6
cycloneii_lcell_comb \u3|Add1~6 (
// Equation(s):
// \u3|Add1~6_combout  = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [27] & ((\u3|wData1_d1 [3] & (\u3|Add1~5_cout  & VCC)) # (!\u3|wData1_d1 [3] & (!\u3|Add1~5_cout )))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b 
// [27] & ((\u3|wData1_d1 [3] & (!\u3|Add1~5_cout )) # (!\u3|wData1_d1 [3] & ((\u3|Add1~5_cout ) # (GND)))))
// \u3|Add1~7  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [27] & (!\u3|wData1_d1 [3] & !\u3|Add1~5_cout )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [27] & ((!\u3|Add1~5_cout ) # (!\u3|wData1_d1 [3]))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [27]),
	.datab(\u3|wData1_d1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add1~5_cout ),
	.combout(\u3|Add1~6_combout ),
	.cout(\u3|Add1~7 ));
// synopsys translate_off
defparam \u3|Add1~6 .lut_mask = 16'h9617;
defparam \u3|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N8
cycloneii_lcell_comb \u3|Add1~8 (
// Equation(s):
// \u3|Add1~8_combout  = ((\u3|wData1_d1 [4] $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [28] $ (!\u3|Add1~7 )))) # (GND)
// \u3|Add1~9  = CARRY((\u3|wData1_d1 [4] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [28]) # (!\u3|Add1~7 ))) # (!\u3|wData1_d1 [4] & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [28] & !\u3|Add1~7 )))

	.dataa(\u3|wData1_d1 [4]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add1~7 ),
	.combout(\u3|Add1~8_combout ),
	.cout(\u3|Add1~9 ));
// synopsys translate_off
defparam \u3|Add1~8 .lut_mask = 16'h698E;
defparam \u3|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N16
cycloneii_lcell_comb \u3|Add1~16 (
// Equation(s):
// \u3|Add1~16_combout  = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [32] $ (\u3|wData1_d1 [8] $ (!\u3|Add1~15 )))) # (GND)
// \u3|Add1~17  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [32] & ((\u3|wData1_d1 [8]) # (!\u3|Add1~15 ))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [32] & (\u3|wData1_d1 [8] & !\u3|Add1~15 )))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [32]),
	.datab(\u3|wData1_d1 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add1~15 ),
	.combout(\u3|Add1~16_combout ),
	.cout(\u3|Add1~17 ));
// synopsys translate_off
defparam \u3|Add1~16 .lut_mask = 16'h698E;
defparam \u3|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N10
cycloneii_lcell_comb \u3|Add2~8 (
// Equation(s):
// \u3|Add2~8_combout  = ((\u3|wData1_d1 [4] $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [4] $ (!\u3|Add2~7 )))) # (GND)
// \u3|Add2~9  = CARRY((\u3|wData1_d1 [4] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [4]) # (!\u3|Add2~7 ))) # (!\u3|wData1_d1 [4] & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [4] & !\u3|Add2~7 )))

	.dataa(\u3|wData1_d1 [4]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add2~7 ),
	.combout(\u3|Add2~8_combout ),
	.cout(\u3|Add2~9 ));
// synopsys translate_off
defparam \u3|Add2~8 .lut_mask = 16'h698E;
defparam \u3|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N16
cycloneii_lcell_comb \u3|Add2~14 (
// Equation(s):
// \u3|Add2~14_combout  = (\u3|wData1_d1 [7] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [7] & (\u3|Add2~13  & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [7] & (!\u3|Add2~13 )))) # (!\u3|wData1_d1 [7] & 
// ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [7] & (!\u3|Add2~13 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [7] & ((\u3|Add2~13 ) # (GND)))))
// \u3|Add2~15  = CARRY((\u3|wData1_d1 [7] & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [7] & !\u3|Add2~13 )) # (!\u3|wData1_d1 [7] & ((!\u3|Add2~13 ) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [7]))))

	.dataa(\u3|wData1_d1 [7]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add2~13 ),
	.combout(\u3|Add2~14_combout ),
	.cout(\u3|Add2~15 ));
// synopsys translate_off
defparam \u3|Add2~14 .lut_mask = 16'h9617;
defparam \u3|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N10
cycloneii_lcell_comb \u3|Add0~10 (
// Equation(s):
// \u3|Add0~10_combout  = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17] & ((\u3|wData0_d1 [5] & (\u3|Add0~9  & VCC)) # (!\u3|wData0_d1 [5] & (!\u3|Add0~9 )))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17] & 
// ((\u3|wData0_d1 [5] & (!\u3|Add0~9 )) # (!\u3|wData0_d1 [5] & ((\u3|Add0~9 ) # (GND)))))
// \u3|Add0~11  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17] & (!\u3|wData0_d1 [5] & !\u3|Add0~9 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17] & ((!\u3|Add0~9 ) # (!\u3|wData0_d1 [5]))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17]),
	.datab(\u3|wData0_d1 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add0~9 ),
	.combout(\u3|Add0~10_combout ),
	.cout(\u3|Add0~11 ));
// synopsys translate_off
defparam \u3|Add0~10 .lut_mask = 16'h9617;
defparam \u3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N18
cycloneii_lcell_comb \u3|Add1~18 (
// Equation(s):
// \u3|Add1~18_combout  = (\u3|wData1_d1 [9] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [33] & (\u3|Add1~17  & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [33] & (!\u3|Add1~17 )))) # (!\u3|wData1_d1 [9] & 
// ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [33] & (!\u3|Add1~17 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [33] & ((\u3|Add1~17 ) # (GND)))))
// \u3|Add1~19  = CARRY((\u3|wData1_d1 [9] & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [33] & !\u3|Add1~17 )) # (!\u3|wData1_d1 [9] & ((!\u3|Add1~17 ) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [33]))))

	.dataa(\u3|wData1_d1 [9]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [33]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add1~17 ),
	.combout(\u3|Add1~18_combout ),
	.cout(\u3|Add1~19 ));
// synopsys translate_off
defparam \u3|Add1~18 .lut_mask = 16'h9617;
defparam \u3|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N18
cycloneii_lcell_comb \u3|Add3~18 (
// Equation(s):
// \u3|Add3~18_combout  = (\u3|wData2_d1 [9] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21] & (\u3|Add3~17  & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21] & (!\u3|Add3~17 )))) # (!\u3|wData2_d1 [9] & 
// ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21] & (!\u3|Add3~17 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21] & ((\u3|Add3~17 ) # (GND)))))
// \u3|Add3~19  = CARRY((\u3|wData2_d1 [9] & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21] & !\u3|Add3~17 )) # (!\u3|wData2_d1 [9] & ((!\u3|Add3~17 ) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21]))))

	.dataa(\u3|wData2_d1 [9]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add3~17 ),
	.combout(\u3|Add3~18_combout ),
	.cout(\u3|Add3~19 ));
// synopsys translate_off
defparam \u3|Add3~18 .lut_mask = 16'h9617;
defparam \u3|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N20
cycloneii_lcell_comb \u3|Add2~18 (
// Equation(s):
// \u3|Add2~18_combout  = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [9] & ((\u3|wData1_d1 [9] & (\u3|Add2~17  & VCC)) # (!\u3|wData1_d1 [9] & (!\u3|Add2~17 )))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [9] & 
// ((\u3|wData1_d1 [9] & (!\u3|Add2~17 )) # (!\u3|wData1_d1 [9] & ((\u3|Add2~17 ) # (GND)))))
// \u3|Add2~19  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [9] & (!\u3|wData1_d1 [9] & !\u3|Add2~17 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [9] & ((!\u3|Add2~17 ) # (!\u3|wData1_d1 [9]))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [9]),
	.datab(\u3|wData1_d1 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add2~17 ),
	.combout(\u3|Add2~18_combout ),
	.cout(\u3|Add2~19 ));
// synopsys translate_off
defparam \u3|Add2~18 .lut_mask = 16'h9617;
defparam \u3|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N18
cycloneii_lcell_comb \u3|Add0~18 (
// Equation(s):
// \u3|Add0~18_combout  = (\u3|wData0_d1 [9] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21] & (\u3|Add0~17  & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21] & (!\u3|Add0~17 )))) # (!\u3|wData0_d1 [9] & 
// ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21] & (!\u3|Add0~17 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21] & ((\u3|Add0~17 ) # (GND)))))
// \u3|Add0~19  = CARRY((\u3|wData0_d1 [9] & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21] & !\u3|Add0~17 )) # (!\u3|wData0_d1 [9] & ((!\u3|Add0~17 ) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21]))))

	.dataa(\u3|wData0_d1 [9]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add0~17 ),
	.combout(\u3|Add0~18_combout ),
	.cout(\u3|Add0~19 ));
// synopsys translate_off
defparam \u3|Add0~18 .lut_mask = 16'h9617;
defparam \u3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N20
cycloneii_lcell_comb \u3|Add3~20 (
// Equation(s):
// \u3|Add3~20_combout  = ((\u3|wData2_d1 [10] $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [22] $ (!\u3|Add3~19 )))) # (GND)
// \u3|Add3~21  = CARRY((\u3|wData2_d1 [10] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [22]) # (!\u3|Add3~19 ))) # (!\u3|wData2_d1 [10] & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [22] & !\u3|Add3~19 )))

	.dataa(\u3|wData2_d1 [10]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add3~19 ),
	.combout(\u3|Add3~20_combout ),
	.cout(\u3|Add3~21 ));
// synopsys translate_off
defparam \u3|Add3~20 .lut_mask = 16'h698E;
defparam \u3|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N20
cycloneii_lcell_comb \u3|Add1~20 (
// Equation(s):
// \u3|Add1~20_combout  = ((\u3|wData1_d1 [10] $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [34] $ (!\u3|Add1~19 )))) # (GND)
// \u3|Add1~21  = CARRY((\u3|wData1_d1 [10] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [34]) # (!\u3|Add1~19 ))) # (!\u3|wData1_d1 [10] & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [34] & !\u3|Add1~19 )))

	.dataa(\u3|wData1_d1 [10]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [34]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add1~19 ),
	.combout(\u3|Add1~20_combout ),
	.cout(\u3|Add1~21 ));
// synopsys translate_off
defparam \u3|Add1~20 .lut_mask = 16'h698E;
defparam \u3|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N22
cycloneii_lcell_comb \u3|Add1~22 (
// Equation(s):
// \u3|Add1~22_combout  = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [35] & ((\u3|wData1_d1 [11] & (\u3|Add1~21  & VCC)) # (!\u3|wData1_d1 [11] & (!\u3|Add1~21 )))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [35] & 
// ((\u3|wData1_d1 [11] & (!\u3|Add1~21 )) # (!\u3|wData1_d1 [11] & ((\u3|Add1~21 ) # (GND)))))
// \u3|Add1~23  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [35] & (!\u3|wData1_d1 [11] & !\u3|Add1~21 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [35] & ((!\u3|Add1~21 ) # (!\u3|wData1_d1 [11]))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [35]),
	.datab(\u3|wData1_d1 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add1~21 ),
	.combout(\u3|Add1~22_combout ),
	.cout(\u3|Add1~23 ));
// synopsys translate_off
defparam \u3|Add1~22 .lut_mask = 16'h9617;
defparam \u3|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N22
cycloneii_lcell_comb \u3|Add3~22 (
// Equation(s):
// \u3|Add3~22_combout  = (\u3|wData2_d1 [11] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23] & (\u3|Add3~21  & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23] & (!\u3|Add3~21 )))) # (!\u3|wData2_d1 [11] & 
// ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23] & (!\u3|Add3~21 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23] & ((\u3|Add3~21 ) # (GND)))))
// \u3|Add3~23  = CARRY((\u3|wData2_d1 [11] & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23] & !\u3|Add3~21 )) # (!\u3|wData2_d1 [11] & ((!\u3|Add3~21 ) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23]))))

	.dataa(\u3|wData2_d1 [11]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add3~21 ),
	.combout(\u3|Add3~22_combout ),
	.cout(\u3|Add3~23 ));
// synopsys translate_off
defparam \u3|Add3~22 .lut_mask = 16'h9617;
defparam \u3|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N22
cycloneii_lcell_comb \u3|Add0~22 (
// Equation(s):
// \u3|Add0~22_combout  = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23] & ((\u3|wData0_d1 [11] & (\u3|Add0~21  & VCC)) # (!\u3|wData0_d1 [11] & (!\u3|Add0~21 )))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23] & 
// ((\u3|wData0_d1 [11] & (!\u3|Add0~21 )) # (!\u3|wData0_d1 [11] & ((\u3|Add0~21 ) # (GND)))))
// \u3|Add0~23  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23] & (!\u3|wData0_d1 [11] & !\u3|Add0~21 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23] & ((!\u3|Add0~21 ) # (!\u3|wData0_d1 [11]))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23]),
	.datab(\u3|wData0_d1 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add0~21 ),
	.combout(\u3|Add0~22_combout ),
	.cout(\u3|Add0~23 ));
// synopsys translate_off
defparam \u3|Add0~22 .lut_mask = 16'h9617;
defparam \u3|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N24
cycloneii_lcell_comb \u3|Add3~24 (
// Equation(s):
// \u3|Add3~24_combout  = !\u3|Add3~23 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add3~23 ),
	.combout(\u3|Add3~24_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Add3~24 .lut_mask = 16'h0F0F;
defparam \u3|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N24
cycloneii_lcell_comb \u3|Add1~24 (
// Equation(s):
// \u3|Add1~24_combout  = !\u3|Add1~23 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add1~23 ),
	.combout(\u3|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Add1~24 .lut_mask = 16'h0F0F;
defparam \u3|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N6
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[3]~22 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[3]~22_combout  = (\u11|u0|mI2S_CLK_DIV [3] & (!\u11|u0|mI2S_CLK_DIV[2]~21 )) # (!\u11|u0|mI2S_CLK_DIV [3] & ((\u11|u0|mI2S_CLK_DIV[2]~21 ) # (GND)))
// \u11|u0|mI2S_CLK_DIV[3]~23  = CARRY((!\u11|u0|mI2S_CLK_DIV[2]~21 ) # (!\u11|u0|mI2S_CLK_DIV [3]))

	.dataa(\u11|u0|mI2S_CLK_DIV [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mI2S_CLK_DIV[2]~21 ),
	.combout(\u11|u0|mI2S_CLK_DIV[3]~22_combout ),
	.cout(\u11|u0|mI2S_CLK_DIV[3]~23 ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[3]~22 .lut_mask = 16'h5A5F;
defparam \u11|u0|mI2S_CLK_DIV[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N10
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[5]~26 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[5]~26_combout  = (\u11|u0|mI2S_CLK_DIV [5] & (!\u11|u0|mI2S_CLK_DIV[4]~25 )) # (!\u11|u0|mI2S_CLK_DIV [5] & ((\u11|u0|mI2S_CLK_DIV[4]~25 ) # (GND)))
// \u11|u0|mI2S_CLK_DIV[5]~27  = CARRY((!\u11|u0|mI2S_CLK_DIV[4]~25 ) # (!\u11|u0|mI2S_CLK_DIV [5]))

	.dataa(\u11|u0|mI2S_CLK_DIV [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mI2S_CLK_DIV[4]~25 ),
	.combout(\u11|u0|mI2S_CLK_DIV[5]~26_combout ),
	.cout(\u11|u0|mI2S_CLK_DIV[5]~27 ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[5]~26 .lut_mask = 16'h5A5F;
defparam \u11|u0|mI2S_CLK_DIV[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N12
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[6]~28 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[6]~28_combout  = (\u11|u0|mI2S_CLK_DIV [6] & (\u11|u0|mI2S_CLK_DIV[5]~27  $ (GND))) # (!\u11|u0|mI2S_CLK_DIV [6] & (!\u11|u0|mI2S_CLK_DIV[5]~27  & VCC))
// \u11|u0|mI2S_CLK_DIV[6]~29  = CARRY((\u11|u0|mI2S_CLK_DIV [6] & !\u11|u0|mI2S_CLK_DIV[5]~27 ))

	.dataa(\u11|u0|mI2S_CLK_DIV [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mI2S_CLK_DIV[5]~27 ),
	.combout(\u11|u0|mI2S_CLK_DIV[6]~28_combout ),
	.cout(\u11|u0|mI2S_CLK_DIV[6]~29 ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[6]~28 .lut_mask = 16'hA50A;
defparam \u11|u0|mI2S_CLK_DIV[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N16
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[8]~32 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[8]~32_combout  = (\u11|u0|mI2S_CLK_DIV [8] & (\u11|u0|mI2S_CLK_DIV[7]~31  $ (GND))) # (!\u11|u0|mI2S_CLK_DIV [8] & (!\u11|u0|mI2S_CLK_DIV[7]~31  & VCC))
// \u11|u0|mI2S_CLK_DIV[8]~33  = CARRY((\u11|u0|mI2S_CLK_DIV [8] & !\u11|u0|mI2S_CLK_DIV[7]~31 ))

	.dataa(\u11|u0|mI2S_CLK_DIV [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mI2S_CLK_DIV[7]~31 ),
	.combout(\u11|u0|mI2S_CLK_DIV[8]~32_combout ),
	.cout(\u11|u0|mI2S_CLK_DIV[8]~33 ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[8]~32 .lut_mask = 16'hA50A;
defparam \u11|u0|mI2S_CLK_DIV[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N20
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[10]~36 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[10]~36_combout  = (\u11|u0|mI2S_CLK_DIV [10] & (\u11|u0|mI2S_CLK_DIV[9]~35  $ (GND))) # (!\u11|u0|mI2S_CLK_DIV [10] & (!\u11|u0|mI2S_CLK_DIV[9]~35  & VCC))
// \u11|u0|mI2S_CLK_DIV[10]~37  = CARRY((\u11|u0|mI2S_CLK_DIV [10] & !\u11|u0|mI2S_CLK_DIV[9]~35 ))

	.dataa(\u11|u0|mI2S_CLK_DIV [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mI2S_CLK_DIV[9]~35 ),
	.combout(\u11|u0|mI2S_CLK_DIV[10]~36_combout ),
	.cout(\u11|u0|mI2S_CLK_DIV[10]~37 ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[10]~36 .lut_mask = 16'hA50A;
defparam \u11|u0|mI2S_CLK_DIV[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N12
cycloneii_lcell_comb \u10|Add0~10 (
// Equation(s):
// \u10|Add0~10_combout  = (\u10|x_cnt [5] & (!\u10|Add0~9 )) # (!\u10|x_cnt [5] & ((\u10|Add0~9 ) # (GND)))
// \u10|Add0~11  = CARRY((!\u10|Add0~9 ) # (!\u10|x_cnt [5]))

	.dataa(vcc),
	.datab(\u10|x_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add0~9 ),
	.combout(\u10|Add0~10_combout ),
	.cout(\u10|Add0~11 ));
// synopsys translate_off
defparam \u10|Add0~10 .lut_mask = 16'h3C3F;
defparam \u10|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N6
cycloneii_lcell_comb \u10|Add1~2 (
// Equation(s):
// \u10|Add1~2_combout  = (\u10|y_cnt [1] & (!\u10|Add1~1 )) # (!\u10|y_cnt [1] & ((\u10|Add1~1 ) # (GND)))
// \u10|Add1~3  = CARRY((!\u10|Add1~1 ) # (!\u10|y_cnt [1]))

	.dataa(\u10|y_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add1~1 ),
	.combout(\u10|Add1~2_combout ),
	.cout(\u10|Add1~3 ));
// synopsys translate_off
defparam \u10|Add1~2 .lut_mask = 16'h5A5F;
defparam \u10|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N16
cycloneii_lcell_comb \u10|Add1~12 (
// Equation(s):
// \u10|Add1~12_combout  = (\u10|y_cnt [6] & (\u10|Add1~11  $ (GND))) # (!\u10|y_cnt [6] & (!\u10|Add1~11  & VCC))
// \u10|Add1~13  = CARRY((\u10|y_cnt [6] & !\u10|Add1~11 ))

	.dataa(\u10|y_cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add1~11 ),
	.combout(\u10|Add1~12_combout ),
	.cout(\u10|Add1~13 ));
// synopsys translate_off
defparam \u10|Add1~12 .lut_mask = 16'hA50A;
defparam \u10|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X54_Y19_N17
cycloneii_lcell_ff \u9|mI2C_DATA[20] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u9|LUT_INDEX [4]),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [20]));

// Location: LCCOMB_X53_Y22_N10
cycloneii_lcell_comb \u9|combo_cnt[1]~27 (
// Equation(s):
// \u9|combo_cnt[1]~27_combout  = (\u9|combo_cnt [1] & (!\u9|combo_cnt[0]~26 )) # (!\u9|combo_cnt [1] & ((\u9|combo_cnt[0]~26 ) # (GND)))
// \u9|combo_cnt[1]~28  = CARRY((!\u9|combo_cnt[0]~26 ) # (!\u9|combo_cnt [1]))

	.dataa(\u9|combo_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[0]~26 ),
	.combout(\u9|combo_cnt[1]~27_combout ),
	.cout(\u9|combo_cnt[1]~28 ));
// synopsys translate_off
defparam \u9|combo_cnt[1]~27 .lut_mask = 16'h5A5F;
defparam \u9|combo_cnt[1]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N12
cycloneii_lcell_comb \u9|combo_cnt[2]~29 (
// Equation(s):
// \u9|combo_cnt[2]~29_combout  = (\u9|combo_cnt [2] & (\u9|combo_cnt[1]~28  $ (GND))) # (!\u9|combo_cnt [2] & (!\u9|combo_cnt[1]~28  & VCC))
// \u9|combo_cnt[2]~30  = CARRY((\u9|combo_cnt [2] & !\u9|combo_cnt[1]~28 ))

	.dataa(\u9|combo_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[1]~28 ),
	.combout(\u9|combo_cnt[2]~29_combout ),
	.cout(\u9|combo_cnt[2]~30 ));
// synopsys translate_off
defparam \u9|combo_cnt[2]~29 .lut_mask = 16'hA50A;
defparam \u9|combo_cnt[2]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N16
cycloneii_lcell_comb \u9|combo_cnt[4]~33 (
// Equation(s):
// \u9|combo_cnt[4]~33_combout  = (\u9|combo_cnt [4] & (\u9|combo_cnt[3]~32  $ (GND))) # (!\u9|combo_cnt [4] & (!\u9|combo_cnt[3]~32  & VCC))
// \u9|combo_cnt[4]~34  = CARRY((\u9|combo_cnt [4] & !\u9|combo_cnt[3]~32 ))

	.dataa(\u9|combo_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[3]~32 ),
	.combout(\u9|combo_cnt[4]~33_combout ),
	.cout(\u9|combo_cnt[4]~34 ));
// synopsys translate_off
defparam \u9|combo_cnt[4]~33 .lut_mask = 16'hA50A;
defparam \u9|combo_cnt[4]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N20
cycloneii_lcell_comb \u9|combo_cnt[6]~37 (
// Equation(s):
// \u9|combo_cnt[6]~37_combout  = (\u9|combo_cnt [6] & (\u9|combo_cnt[5]~36  $ (GND))) # (!\u9|combo_cnt [6] & (!\u9|combo_cnt[5]~36  & VCC))
// \u9|combo_cnt[6]~38  = CARRY((\u9|combo_cnt [6] & !\u9|combo_cnt[5]~36 ))

	.dataa(\u9|combo_cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[5]~36 ),
	.combout(\u9|combo_cnt[6]~37_combout ),
	.cout(\u9|combo_cnt[6]~38 ));
// synopsys translate_off
defparam \u9|combo_cnt[6]~37 .lut_mask = 16'hA50A;
defparam \u9|combo_cnt[6]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N24
cycloneii_lcell_comb \u9|combo_cnt[8]~41 (
// Equation(s):
// \u9|combo_cnt[8]~41_combout  = (\u9|combo_cnt [8] & (\u9|combo_cnt[7]~40  $ (GND))) # (!\u9|combo_cnt [8] & (!\u9|combo_cnt[7]~40  & VCC))
// \u9|combo_cnt[8]~42  = CARRY((\u9|combo_cnt [8] & !\u9|combo_cnt[7]~40 ))

	.dataa(\u9|combo_cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[7]~40 ),
	.combout(\u9|combo_cnt[8]~41_combout ),
	.cout(\u9|combo_cnt[8]~42 ));
// synopsys translate_off
defparam \u9|combo_cnt[8]~41 .lut_mask = 16'hA50A;
defparam \u9|combo_cnt[8]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N6
cycloneii_lcell_comb \u9|combo_cnt[15]~55 (
// Equation(s):
// \u9|combo_cnt[15]~55_combout  = (\u9|combo_cnt [15] & (!\u9|combo_cnt[14]~54 )) # (!\u9|combo_cnt [15] & ((\u9|combo_cnt[14]~54 ) # (GND)))
// \u9|combo_cnt[15]~56  = CARRY((!\u9|combo_cnt[14]~54 ) # (!\u9|combo_cnt [15]))

	.dataa(\u9|combo_cnt [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[14]~54 ),
	.combout(\u9|combo_cnt[15]~55_combout ),
	.cout(\u9|combo_cnt[15]~56 ));
// synopsys translate_off
defparam \u9|combo_cnt[15]~55 .lut_mask = 16'h5A5F;
defparam \u9|combo_cnt[15]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N12
cycloneii_lcell_comb \u9|combo_cnt[18]~61 (
// Equation(s):
// \u9|combo_cnt[18]~61_combout  = (\u9|combo_cnt [18] & (\u9|combo_cnt[17]~60  $ (GND))) # (!\u9|combo_cnt [18] & (!\u9|combo_cnt[17]~60  & VCC))
// \u9|combo_cnt[18]~62  = CARRY((\u9|combo_cnt [18] & !\u9|combo_cnt[17]~60 ))

	.dataa(\u9|combo_cnt [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[17]~60 ),
	.combout(\u9|combo_cnt[18]~61_combout ),
	.cout(\u9|combo_cnt[18]~62 ));
// synopsys translate_off
defparam \u9|combo_cnt[18]~61 .lut_mask = 16'hA50A;
defparam \u9|combo_cnt[18]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N20
cycloneii_lcell_comb \u9|combo_cnt[22]~69 (
// Equation(s):
// \u9|combo_cnt[22]~69_combout  = (\u9|combo_cnt [22] & (\u9|combo_cnt[21]~68  $ (GND))) # (!\u9|combo_cnt [22] & (!\u9|combo_cnt[21]~68  & VCC))
// \u9|combo_cnt[22]~70  = CARRY((\u9|combo_cnt [22] & !\u9|combo_cnt[21]~68 ))

	.dataa(\u9|combo_cnt [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[21]~68 ),
	.combout(\u9|combo_cnt[22]~69_combout ),
	.cout(\u9|combo_cnt[22]~70 ));
// synopsys translate_off
defparam \u9|combo_cnt[22]~69 .lut_mask = 16'hA50A;
defparam \u9|combo_cnt[22]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N6
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[3]~22 (
// Equation(s):
// \u9|mI2C_CLK_DIV[3]~22_combout  = (\u9|mI2C_CLK_DIV [3] & (!\u9|mI2C_CLK_DIV[2]~21 )) # (!\u9|mI2C_CLK_DIV [3] & ((\u9|mI2C_CLK_DIV[2]~21 ) # (GND)))
// \u9|mI2C_CLK_DIV[3]~23  = CARRY((!\u9|mI2C_CLK_DIV[2]~21 ) # (!\u9|mI2C_CLK_DIV [3]))

	.dataa(\u9|mI2C_CLK_DIV [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|mI2C_CLK_DIV[2]~21 ),
	.combout(\u9|mI2C_CLK_DIV[3]~22_combout ),
	.cout(\u9|mI2C_CLK_DIV[3]~23 ));
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[3]~22 .lut_mask = 16'h5A5F;
defparam \u9|mI2C_CLK_DIV[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N10
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[5]~26 (
// Equation(s):
// \u9|mI2C_CLK_DIV[5]~26_combout  = (\u9|mI2C_CLK_DIV [5] & (!\u9|mI2C_CLK_DIV[4]~25 )) # (!\u9|mI2C_CLK_DIV [5] & ((\u9|mI2C_CLK_DIV[4]~25 ) # (GND)))
// \u9|mI2C_CLK_DIV[5]~27  = CARRY((!\u9|mI2C_CLK_DIV[4]~25 ) # (!\u9|mI2C_CLK_DIV [5]))

	.dataa(\u9|mI2C_CLK_DIV [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|mI2C_CLK_DIV[4]~25 ),
	.combout(\u9|mI2C_CLK_DIV[5]~26_combout ),
	.cout(\u9|mI2C_CLK_DIV[5]~27 ));
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[5]~26 .lut_mask = 16'h5A5F;
defparam \u9|mI2C_CLK_DIV[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N12
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[6]~28 (
// Equation(s):
// \u9|mI2C_CLK_DIV[6]~28_combout  = (\u9|mI2C_CLK_DIV [6] & (\u9|mI2C_CLK_DIV[5]~27  $ (GND))) # (!\u9|mI2C_CLK_DIV [6] & (!\u9|mI2C_CLK_DIV[5]~27  & VCC))
// \u9|mI2C_CLK_DIV[6]~29  = CARRY((\u9|mI2C_CLK_DIV [6] & !\u9|mI2C_CLK_DIV[5]~27 ))

	.dataa(\u9|mI2C_CLK_DIV [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|mI2C_CLK_DIV[5]~27 ),
	.combout(\u9|mI2C_CLK_DIV[6]~28_combout ),
	.cout(\u9|mI2C_CLK_DIV[6]~29 ));
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[6]~28 .lut_mask = 16'hA50A;
defparam \u9|mI2C_CLK_DIV[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N16
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[8]~32 (
// Equation(s):
// \u9|mI2C_CLK_DIV[8]~32_combout  = (\u9|mI2C_CLK_DIV [8] & (\u9|mI2C_CLK_DIV[7]~31  $ (GND))) # (!\u9|mI2C_CLK_DIV [8] & (!\u9|mI2C_CLK_DIV[7]~31  & VCC))
// \u9|mI2C_CLK_DIV[8]~33  = CARRY((\u9|mI2C_CLK_DIV [8] & !\u9|mI2C_CLK_DIV[7]~31 ))

	.dataa(\u9|mI2C_CLK_DIV [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|mI2C_CLK_DIV[7]~31 ),
	.combout(\u9|mI2C_CLK_DIV[8]~32_combout ),
	.cout(\u9|mI2C_CLK_DIV[8]~33 ));
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[8]~32 .lut_mask = 16'hA50A;
defparam \u9|mI2C_CLK_DIV[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N20
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[10]~36 (
// Equation(s):
// \u9|mI2C_CLK_DIV[10]~36_combout  = (\u9|mI2C_CLK_DIV [10] & (\u9|mI2C_CLK_DIV[9]~35  $ (GND))) # (!\u9|mI2C_CLK_DIV [10] & (!\u9|mI2C_CLK_DIV[9]~35  & VCC))
// \u9|mI2C_CLK_DIV[10]~37  = CARRY((\u9|mI2C_CLK_DIV [10] & !\u9|mI2C_CLK_DIV[9]~35 ))

	.dataa(\u9|mI2C_CLK_DIV [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|mI2C_CLK_DIV[9]~35 ),
	.combout(\u9|mI2C_CLK_DIV[10]~36_combout ),
	.cout(\u9|mI2C_CLK_DIV[10]~37 ));
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[10]~36 .lut_mask = 16'hA50A;
defparam \u9|mI2C_CLK_DIV[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N28
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[14]~44 (
// Equation(s):
// \u9|mI2C_CLK_DIV[14]~44_combout  = (\u9|mI2C_CLK_DIV [14] & (\u9|mI2C_CLK_DIV[13]~43  $ (GND))) # (!\u9|mI2C_CLK_DIV [14] & (!\u9|mI2C_CLK_DIV[13]~43  & VCC))
// \u9|mI2C_CLK_DIV[14]~45  = CARRY((\u9|mI2C_CLK_DIV [14] & !\u9|mI2C_CLK_DIV[13]~43 ))

	.dataa(vcc),
	.datab(\u9|mI2C_CLK_DIV [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|mI2C_CLK_DIV[13]~43 ),
	.combout(\u9|mI2C_CLK_DIV[14]~44_combout ),
	.cout(\u9|mI2C_CLK_DIV[14]~45 ));
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[14]~44 .lut_mask = 16'hC30C;
defparam \u9|mI2C_CLK_DIV[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N30
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[15]~46 (
// Equation(s):
// \u9|mI2C_CLK_DIV[15]~46_combout  = \u9|mI2C_CLK_DIV[14]~45  $ (\u9|mI2C_CLK_DIV [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|mI2C_CLK_DIV [15]),
	.cin(\u9|mI2C_CLK_DIV[14]~45 ),
	.combout(\u9|mI2C_CLK_DIV[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[15]~46 .lut_mask = 16'h0FF0;
defparam \u9|mI2C_CLK_DIV[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneii_lcell_comb \u7|control1|init_timer[3]~19 (
// Equation(s):
// \u7|control1|init_timer[3]~19_combout  = (\u7|control1|init_timer [3] & (\u7|control1|init_timer[2]~18  $ (GND))) # (!\u7|control1|init_timer [3] & (!\u7|control1|init_timer[2]~18  & VCC))
// \u7|control1|init_timer[3]~20  = CARRY((\u7|control1|init_timer [3] & !\u7|control1|init_timer[2]~18 ))

	.dataa(\u7|control1|init_timer [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|init_timer[2]~18 ),
	.combout(\u7|control1|init_timer[3]~19_combout ),
	.cout(\u7|control1|init_timer[3]~20 ));
// synopsys translate_off
defparam \u7|control1|init_timer[3]~19 .lut_mask = 16'hA50A;
defparam \u7|control1|init_timer[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneii_lcell_comb \u7|control1|init_timer[6]~25 (
// Equation(s):
// \u7|control1|init_timer[6]~25_combout  = (\u7|control1|init_timer [6] & (!\u7|control1|init_timer[5]~24 )) # (!\u7|control1|init_timer [6] & ((\u7|control1|init_timer[5]~24 ) # (GND)))
// \u7|control1|init_timer[6]~26  = CARRY((!\u7|control1|init_timer[5]~24 ) # (!\u7|control1|init_timer [6]))

	.dataa(\u7|control1|init_timer [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|init_timer[5]~24 ),
	.combout(\u7|control1|init_timer[6]~25_combout ),
	.cout(\u7|control1|init_timer[6]~26 ));
// synopsys translate_off
defparam \u7|control1|init_timer[6]~25 .lut_mask = 16'h5A5F;
defparam \u7|control1|init_timer[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneii_lcell_comb \u7|control1|timer[0]~16 (
// Equation(s):
// \u7|control1|timer[0]~16_combout  = \u7|control1|timer [0] $ (VCC)
// \u7|control1|timer[0]~17  = CARRY(\u7|control1|timer [0])

	.dataa(vcc),
	.datab(\u7|control1|timer [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|control1|timer[0]~16_combout ),
	.cout(\u7|control1|timer[0]~17 ));
// synopsys translate_off
defparam \u7|control1|timer[0]~16 .lut_mask = 16'h33CC;
defparam \u7|control1|timer[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneii_lcell_comb \u7|control1|timer[1]~18 (
// Equation(s):
// \u7|control1|timer[1]~18_combout  = (\u7|control1|timer [1] & (\u7|control1|timer[0]~17  & VCC)) # (!\u7|control1|timer [1] & (!\u7|control1|timer[0]~17 ))
// \u7|control1|timer[1]~19  = CARRY((!\u7|control1|timer [1] & !\u7|control1|timer[0]~17 ))

	.dataa(vcc),
	.datab(\u7|control1|timer [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|timer[0]~17 ),
	.combout(\u7|control1|timer[1]~18_combout ),
	.cout(\u7|control1|timer[1]~19 ));
// synopsys translate_off
defparam \u7|control1|timer[1]~18 .lut_mask = 16'hC303;
defparam \u7|control1|timer[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneii_lcell_comb \u7|control1|timer[2]~20 (
// Equation(s):
// \u7|control1|timer[2]~20_combout  = (\u7|control1|timer [2] & ((GND) # (!\u7|control1|timer[1]~19 ))) # (!\u7|control1|timer [2] & (\u7|control1|timer[1]~19  $ (GND)))
// \u7|control1|timer[2]~21  = CARRY((\u7|control1|timer [2]) # (!\u7|control1|timer[1]~19 ))

	.dataa(vcc),
	.datab(\u7|control1|timer [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|timer[1]~19 ),
	.combout(\u7|control1|timer[2]~20_combout ),
	.cout(\u7|control1|timer[2]~21 ));
// synopsys translate_off
defparam \u7|control1|timer[2]~20 .lut_mask = 16'h3CCF;
defparam \u7|control1|timer[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneii_lcell_comb \u7|control1|timer[3]~22 (
// Equation(s):
// \u7|control1|timer[3]~22_combout  = (\u7|control1|timer [3] & (\u7|control1|timer[2]~21  & VCC)) # (!\u7|control1|timer [3] & (!\u7|control1|timer[2]~21 ))
// \u7|control1|timer[3]~23  = CARRY((!\u7|control1|timer [3] & !\u7|control1|timer[2]~21 ))

	.dataa(\u7|control1|timer [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|timer[2]~21 ),
	.combout(\u7|control1|timer[3]~22_combout ),
	.cout(\u7|control1|timer[3]~23 ));
// synopsys translate_off
defparam \u7|control1|timer[3]~22 .lut_mask = 16'hA505;
defparam \u7|control1|timer[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneii_lcell_comb \u7|control1|timer[4]~24 (
// Equation(s):
// \u7|control1|timer[4]~24_combout  = (\u7|control1|timer [4] & ((GND) # (!\u7|control1|timer[3]~23 ))) # (!\u7|control1|timer [4] & (\u7|control1|timer[3]~23  $ (GND)))
// \u7|control1|timer[4]~25  = CARRY((\u7|control1|timer [4]) # (!\u7|control1|timer[3]~23 ))

	.dataa(vcc),
	.datab(\u7|control1|timer [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|timer[3]~23 ),
	.combout(\u7|control1|timer[4]~24_combout ),
	.cout(\u7|control1|timer[4]~25 ));
// synopsys translate_off
defparam \u7|control1|timer[4]~24 .lut_mask = 16'h3CCF;
defparam \u7|control1|timer[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneii_lcell_comb \u7|control1|timer[5]~26 (
// Equation(s):
// \u7|control1|timer[5]~26_combout  = (\u7|control1|timer [5] & (\u7|control1|timer[4]~25  & VCC)) # (!\u7|control1|timer [5] & (!\u7|control1|timer[4]~25 ))
// \u7|control1|timer[5]~27  = CARRY((!\u7|control1|timer [5] & !\u7|control1|timer[4]~25 ))

	.dataa(\u7|control1|timer [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|timer[4]~25 ),
	.combout(\u7|control1|timer[5]~26_combout ),
	.cout(\u7|control1|timer[5]~27 ));
// synopsys translate_off
defparam \u7|control1|timer[5]~26 .lut_mask = 16'hA505;
defparam \u7|control1|timer[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N12
cycloneii_lcell_comb \u7|control1|timer[6]~28 (
// Equation(s):
// \u7|control1|timer[6]~28_combout  = (\u7|control1|timer [6] & ((GND) # (!\u7|control1|timer[5]~27 ))) # (!\u7|control1|timer [6] & (\u7|control1|timer[5]~27  $ (GND)))
// \u7|control1|timer[6]~29  = CARRY((\u7|control1|timer [6]) # (!\u7|control1|timer[5]~27 ))

	.dataa(\u7|control1|timer [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|timer[5]~27 ),
	.combout(\u7|control1|timer[6]~28_combout ),
	.cout(\u7|control1|timer[6]~29 ));
// synopsys translate_off
defparam \u7|control1|timer[6]~28 .lut_mask = 16'h5AAF;
defparam \u7|control1|timer[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneii_lcell_comb \u7|control1|timer[7]~30 (
// Equation(s):
// \u7|control1|timer[7]~30_combout  = (\u7|control1|timer [7] & (\u7|control1|timer[6]~29  & VCC)) # (!\u7|control1|timer [7] & (!\u7|control1|timer[6]~29 ))
// \u7|control1|timer[7]~31  = CARRY((!\u7|control1|timer [7] & !\u7|control1|timer[6]~29 ))

	.dataa(vcc),
	.datab(\u7|control1|timer [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|timer[6]~29 ),
	.combout(\u7|control1|timer[7]~30_combout ),
	.cout(\u7|control1|timer[7]~31 ));
// synopsys translate_off
defparam \u7|control1|timer[7]~30 .lut_mask = 16'hC303;
defparam \u7|control1|timer[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cycloneii_lcell_comb \u7|control1|timer[8]~32 (
// Equation(s):
// \u7|control1|timer[8]~32_combout  = (\u7|control1|timer [8] & ((GND) # (!\u7|control1|timer[7]~31 ))) # (!\u7|control1|timer [8] & (\u7|control1|timer[7]~31  $ (GND)))
// \u7|control1|timer[8]~33  = CARRY((\u7|control1|timer [8]) # (!\u7|control1|timer[7]~31 ))

	.dataa(\u7|control1|timer [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|timer[7]~31 ),
	.combout(\u7|control1|timer[8]~32_combout ),
	.cout(\u7|control1|timer[8]~33 ));
// synopsys translate_off
defparam \u7|control1|timer[8]~32 .lut_mask = 16'h5AAF;
defparam \u7|control1|timer[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cycloneii_lcell_comb \u7|control1|timer[9]~34 (
// Equation(s):
// \u7|control1|timer[9]~34_combout  = (\u7|control1|timer [9] & (\u7|control1|timer[8]~33  & VCC)) # (!\u7|control1|timer [9] & (!\u7|control1|timer[8]~33 ))
// \u7|control1|timer[9]~35  = CARRY((!\u7|control1|timer [9] & !\u7|control1|timer[8]~33 ))

	.dataa(vcc),
	.datab(\u7|control1|timer [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|timer[8]~33 ),
	.combout(\u7|control1|timer[9]~34_combout ),
	.cout(\u7|control1|timer[9]~35 ));
// synopsys translate_off
defparam \u7|control1|timer[9]~34 .lut_mask = 16'hC303;
defparam \u7|control1|timer[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneii_lcell_comb \u7|control1|timer[10]~36 (
// Equation(s):
// \u7|control1|timer[10]~36_combout  = (\u7|control1|timer [10] & ((GND) # (!\u7|control1|timer[9]~35 ))) # (!\u7|control1|timer [10] & (\u7|control1|timer[9]~35  $ (GND)))
// \u7|control1|timer[10]~37  = CARRY((\u7|control1|timer [10]) # (!\u7|control1|timer[9]~35 ))

	.dataa(\u7|control1|timer [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|timer[9]~35 ),
	.combout(\u7|control1|timer[10]~36_combout ),
	.cout(\u7|control1|timer[10]~37 ));
// synopsys translate_off
defparam \u7|control1|timer[10]~36 .lut_mask = 16'h5AAF;
defparam \u7|control1|timer[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneii_lcell_comb \u7|control1|timer[11]~38 (
// Equation(s):
// \u7|control1|timer[11]~38_combout  = (\u7|control1|timer [11] & (\u7|control1|timer[10]~37  & VCC)) # (!\u7|control1|timer [11] & (!\u7|control1|timer[10]~37 ))
// \u7|control1|timer[11]~39  = CARRY((!\u7|control1|timer [11] & !\u7|control1|timer[10]~37 ))

	.dataa(vcc),
	.datab(\u7|control1|timer [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|timer[10]~37 ),
	.combout(\u7|control1|timer[11]~38_combout ),
	.cout(\u7|control1|timer[11]~39 ));
// synopsys translate_off
defparam \u7|control1|timer[11]~38 .lut_mask = 16'hC303;
defparam \u7|control1|timer[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneii_lcell_comb \u7|control1|timer[12]~40 (
// Equation(s):
// \u7|control1|timer[12]~40_combout  = (\u7|control1|timer [12] & ((GND) # (!\u7|control1|timer[11]~39 ))) # (!\u7|control1|timer [12] & (\u7|control1|timer[11]~39  $ (GND)))
// \u7|control1|timer[12]~41  = CARRY((\u7|control1|timer [12]) # (!\u7|control1|timer[11]~39 ))

	.dataa(\u7|control1|timer [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|timer[11]~39 ),
	.combout(\u7|control1|timer[12]~40_combout ),
	.cout(\u7|control1|timer[12]~41 ));
// synopsys translate_off
defparam \u7|control1|timer[12]~40 .lut_mask = 16'h5AAF;
defparam \u7|control1|timer[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneii_lcell_comb \u7|control1|timer[13]~42 (
// Equation(s):
// \u7|control1|timer[13]~42_combout  = (\u7|control1|timer [13] & (\u7|control1|timer[12]~41  & VCC)) # (!\u7|control1|timer [13] & (!\u7|control1|timer[12]~41 ))
// \u7|control1|timer[13]~43  = CARRY((!\u7|control1|timer [13] & !\u7|control1|timer[12]~41 ))

	.dataa(vcc),
	.datab(\u7|control1|timer [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|timer[12]~41 ),
	.combout(\u7|control1|timer[13]~42_combout ),
	.cout(\u7|control1|timer[13]~43 ));
// synopsys translate_off
defparam \u7|control1|timer[13]~42 .lut_mask = 16'hC303;
defparam \u7|control1|timer[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneii_lcell_comb \u7|control1|timer[14]~44 (
// Equation(s):
// \u7|control1|timer[14]~44_combout  = (\u7|control1|timer [14] & ((GND) # (!\u7|control1|timer[13]~43 ))) # (!\u7|control1|timer [14] & (\u7|control1|timer[13]~43  $ (GND)))
// \u7|control1|timer[14]~45  = CARRY((\u7|control1|timer [14]) # (!\u7|control1|timer[13]~43 ))

	.dataa(vcc),
	.datab(\u7|control1|timer [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|timer[13]~43 ),
	.combout(\u7|control1|timer[14]~44_combout ),
	.cout(\u7|control1|timer[14]~45 ));
// synopsys translate_off
defparam \u7|control1|timer[14]~44 .lut_mask = 16'h3CCF;
defparam \u7|control1|timer[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneii_lcell_comb \u7|control1|timer[15]~46 (
// Equation(s):
// \u7|control1|timer[15]~46_combout  = \u7|control1|timer[14]~45  $ (!\u7|control1|timer [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|control1|timer [15]),
	.cin(\u7|control1|timer[14]~45 ),
	.combout(\u7|control1|timer[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|timer[15]~46 .lut_mask = 16'hF00F;
defparam \u7|control1|timer[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
cycloneii_lcell_comb \u7|rRD1_ADDR[10]~24 (
// Equation(s):
// \u7|rRD1_ADDR[10]~24_combout  = (\u7|rRD1_ADDR [10] & (\u7|rRD1_ADDR[9]~23  $ (GND))) # (!\u7|rRD1_ADDR [10] & (!\u7|rRD1_ADDR[9]~23  & VCC))
// \u7|rRD1_ADDR[10]~25  = CARRY((\u7|rRD1_ADDR [10] & !\u7|rRD1_ADDR[9]~23 ))

	.dataa(\u7|rRD1_ADDR [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rRD1_ADDR[9]~23 ),
	.combout(\u7|rRD1_ADDR[10]~24_combout ),
	.cout(\u7|rRD1_ADDR[10]~25 ));
// synopsys translate_off
defparam \u7|rRD1_ADDR[10]~24 .lut_mask = 16'hA50A;
defparam \u7|rRD1_ADDR[10]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cycloneii_lcell_comb \u7|rWR1_ADDR[12]~28 (
// Equation(s):
// \u7|rWR1_ADDR[12]~28_combout  = (\u7|rWR1_ADDR [12] & (\u7|rWR1_ADDR[11]~27  $ (GND))) # (!\u7|rWR1_ADDR [12] & (!\u7|rWR1_ADDR[11]~27  & VCC))
// \u7|rWR1_ADDR[12]~29  = CARRY((\u7|rWR1_ADDR [12] & !\u7|rWR1_ADDR[11]~27 ))

	.dataa(\u7|rWR1_ADDR [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rWR1_ADDR[11]~27 ),
	.combout(\u7|rWR1_ADDR[12]~28_combout ),
	.cout(\u7|rWR1_ADDR[12]~29 ));
// synopsys translate_off
defparam \u7|rWR1_ADDR[12]~28 .lut_mask = 16'hA50A;
defparam \u7|rWR1_ADDR[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneii_lcell_comb \u7|rRD1_ADDR[12]~28 (
// Equation(s):
// \u7|rRD1_ADDR[12]~28_combout  = (\u7|rRD1_ADDR [12] & (\u7|rRD1_ADDR[11]~27  $ (GND))) # (!\u7|rRD1_ADDR [12] & (!\u7|rRD1_ADDR[11]~27  & VCC))
// \u7|rRD1_ADDR[12]~29  = CARRY((\u7|rRD1_ADDR [12] & !\u7|rRD1_ADDR[11]~27 ))

	.dataa(\u7|rRD1_ADDR [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rRD1_ADDR[11]~27 ),
	.combout(\u7|rRD1_ADDR[12]~28_combout ),
	.cout(\u7|rRD1_ADDR[12]~29 ));
// synopsys translate_off
defparam \u7|rRD1_ADDR[12]~28 .lut_mask = 16'hA50A;
defparam \u7|rRD1_ADDR[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cycloneii_lcell_comb \u7|rRD1_ADDR[13]~30 (
// Equation(s):
// \u7|rRD1_ADDR[13]~30_combout  = (\u7|rRD1_ADDR [13] & (!\u7|rRD1_ADDR[12]~29 )) # (!\u7|rRD1_ADDR [13] & ((\u7|rRD1_ADDR[12]~29 ) # (GND)))
// \u7|rRD1_ADDR[13]~31  = CARRY((!\u7|rRD1_ADDR[12]~29 ) # (!\u7|rRD1_ADDR [13]))

	.dataa(\u7|rRD1_ADDR [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rRD1_ADDR[12]~29 ),
	.combout(\u7|rRD1_ADDR[13]~30_combout ),
	.cout(\u7|rRD1_ADDR[13]~31 ));
// synopsys translate_off
defparam \u7|rRD1_ADDR[13]~30 .lut_mask = 16'h5A5F;
defparam \u7|rRD1_ADDR[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneii_lcell_comb \u8|control1|timer[5]~26 (
// Equation(s):
// \u8|control1|timer[5]~26_combout  = (\u8|control1|timer [5] & (\u8|control1|timer[4]~25  & VCC)) # (!\u8|control1|timer [5] & (!\u8|control1|timer[4]~25 ))
// \u8|control1|timer[5]~27  = CARRY((!\u8|control1|timer [5] & !\u8|control1|timer[4]~25 ))

	.dataa(\u8|control1|timer [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|control1|timer[4]~25 ),
	.combout(\u8|control1|timer[5]~26_combout ),
	.cout(\u8|control1|timer[5]~27 ));
// synopsys translate_off
defparam \u8|control1|timer[5]~26 .lut_mask = 16'hA505;
defparam \u8|control1|timer[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cycloneii_lcell_comb \u8|control1|timer[10]~36 (
// Equation(s):
// \u8|control1|timer[10]~36_combout  = (\u8|control1|timer [10] & ((GND) # (!\u8|control1|timer[9]~35 ))) # (!\u8|control1|timer [10] & (\u8|control1|timer[9]~35  $ (GND)))
// \u8|control1|timer[10]~37  = CARRY((\u8|control1|timer [10]) # (!\u8|control1|timer[9]~35 ))

	.dataa(\u8|control1|timer [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|control1|timer[9]~35 ),
	.combout(\u8|control1|timer[10]~36_combout ),
	.cout(\u8|control1|timer[10]~37 ));
// synopsys translate_off
defparam \u8|control1|timer[10]~36 .lut_mask = 16'h5AAF;
defparam \u8|control1|timer[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneii_lcell_comb \u8|control1|timer[11]~38 (
// Equation(s):
// \u8|control1|timer[11]~38_combout  = (\u8|control1|timer [11] & (\u8|control1|timer[10]~37  & VCC)) # (!\u8|control1|timer [11] & (!\u8|control1|timer[10]~37 ))
// \u8|control1|timer[11]~39  = CARRY((!\u8|control1|timer [11] & !\u8|control1|timer[10]~37 ))

	.dataa(vcc),
	.datab(\u8|control1|timer [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|control1|timer[10]~37 ),
	.combout(\u8|control1|timer[11]~38_combout ),
	.cout(\u8|control1|timer[11]~39 ));
// synopsys translate_off
defparam \u8|control1|timer[11]~38 .lut_mask = 16'hC303;
defparam \u8|control1|timer[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneii_lcell_comb \u8|control1|timer[12]~40 (
// Equation(s):
// \u8|control1|timer[12]~40_combout  = (\u8|control1|timer [12] & ((GND) # (!\u8|control1|timer[11]~39 ))) # (!\u8|control1|timer [12] & (\u8|control1|timer[11]~39  $ (GND)))
// \u8|control1|timer[12]~41  = CARRY((\u8|control1|timer [12]) # (!\u8|control1|timer[11]~39 ))

	.dataa(\u8|control1|timer [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|control1|timer[11]~39 ),
	.combout(\u8|control1|timer[12]~40_combout ),
	.cout(\u8|control1|timer[12]~41 ));
// synopsys translate_off
defparam \u8|control1|timer[12]~40 .lut_mask = 16'h5AAF;
defparam \u8|control1|timer[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cycloneii_lcell_comb \u8|control1|timer[13]~42 (
// Equation(s):
// \u8|control1|timer[13]~42_combout  = (\u8|control1|timer [13] & (\u8|control1|timer[12]~41  & VCC)) # (!\u8|control1|timer [13] & (!\u8|control1|timer[12]~41 ))
// \u8|control1|timer[13]~43  = CARRY((!\u8|control1|timer [13] & !\u8|control1|timer[12]~41 ))

	.dataa(vcc),
	.datab(\u8|control1|timer [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|control1|timer[12]~41 ),
	.combout(\u8|control1|timer[13]~42_combout ),
	.cout(\u8|control1|timer[13]~43 ));
// synopsys translate_off
defparam \u8|control1|timer[13]~42 .lut_mask = 16'hC303;
defparam \u8|control1|timer[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneii_lcell_comb \u8|control1|timer[14]~44 (
// Equation(s):
// \u8|control1|timer[14]~44_combout  = (\u8|control1|timer [14] & ((GND) # (!\u8|control1|timer[13]~43 ))) # (!\u8|control1|timer [14] & (\u8|control1|timer[13]~43  $ (GND)))
// \u8|control1|timer[14]~45  = CARRY((\u8|control1|timer [14]) # (!\u8|control1|timer[13]~43 ))

	.dataa(vcc),
	.datab(\u8|control1|timer [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|control1|timer[13]~43 ),
	.combout(\u8|control1|timer[14]~44_combout ),
	.cout(\u8|control1|timer[14]~45 ));
// synopsys translate_off
defparam \u8|control1|timer[14]~44 .lut_mask = 16'h3CCF;
defparam \u8|control1|timer[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
cycloneii_lcell_comb \u8|control1|timer[15]~46 (
// Equation(s):
// \u8|control1|timer[15]~46_combout  = \u8|control1|timer[14]~45  $ (!\u8|control1|timer [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|control1|timer [15]),
	.cin(\u8|control1|timer[14]~45 ),
	.combout(\u8|control1|timer[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|timer[15]~46 .lut_mask = 16'hF00F;
defparam \u8|control1|timer[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N8
cycloneii_lcell_comb \u8|rWR1_ADDR[11]~26 (
// Equation(s):
// \u8|rWR1_ADDR[11]~26_combout  = (\u8|rWR1_ADDR [11] & (!\u8|rWR1_ADDR[10]~25 )) # (!\u8|rWR1_ADDR [11] & ((\u8|rWR1_ADDR[10]~25 ) # (GND)))
// \u8|rWR1_ADDR[11]~27  = CARRY((!\u8|rWR1_ADDR[10]~25 ) # (!\u8|rWR1_ADDR [11]))

	.dataa(\u8|rWR1_ADDR [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rWR1_ADDR[10]~25 ),
	.combout(\u8|rWR1_ADDR[11]~26_combout ),
	.cout(\u8|rWR1_ADDR[11]~27 ));
// synopsys translate_off
defparam \u8|rWR1_ADDR[11]~26 .lut_mask = 16'h5A5F;
defparam \u8|rWR1_ADDR[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneii_lcell_comb \u8|rRD1_ADDR[11]~26 (
// Equation(s):
// \u8|rRD1_ADDR[11]~26_combout  = (\u8|rRD1_ADDR [11] & (!\u8|rRD1_ADDR[10]~25 )) # (!\u8|rRD1_ADDR [11] & ((\u8|rRD1_ADDR[10]~25 ) # (GND)))
// \u8|rRD1_ADDR[11]~27  = CARRY((!\u8|rRD1_ADDR[10]~25 ) # (!\u8|rRD1_ADDR [11]))

	.dataa(\u8|rRD1_ADDR [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rRD1_ADDR[10]~25 ),
	.combout(\u8|rRD1_ADDR[11]~26_combout ),
	.cout(\u8|rRD1_ADDR[11]~27 ));
// synopsys translate_off
defparam \u8|rRD1_ADDR[11]~26 .lut_mask = 16'h5A5F;
defparam \u8|rRD1_ADDR[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N10
cycloneii_lcell_comb \u8|rWR1_ADDR[12]~28 (
// Equation(s):
// \u8|rWR1_ADDR[12]~28_combout  = (\u8|rWR1_ADDR [12] & (\u8|rWR1_ADDR[11]~27  $ (GND))) # (!\u8|rWR1_ADDR [12] & (!\u8|rWR1_ADDR[11]~27  & VCC))
// \u8|rWR1_ADDR[12]~29  = CARRY((\u8|rWR1_ADDR [12] & !\u8|rWR1_ADDR[11]~27 ))

	.dataa(\u8|rWR1_ADDR [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rWR1_ADDR[11]~27 ),
	.combout(\u8|rWR1_ADDR[12]~28_combout ),
	.cout(\u8|rWR1_ADDR[12]~29 ));
// synopsys translate_off
defparam \u8|rWR1_ADDR[12]~28 .lut_mask = 16'hA50A;
defparam \u8|rWR1_ADDR[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneii_lcell_comb \u8|rRD1_ADDR[13]~30 (
// Equation(s):
// \u8|rRD1_ADDR[13]~30_combout  = (\u8|rRD1_ADDR [13] & (!\u8|rRD1_ADDR[12]~29 )) # (!\u8|rRD1_ADDR [13] & ((\u8|rRD1_ADDR[12]~29 ) # (GND)))
// \u8|rRD1_ADDR[13]~31  = CARRY((!\u8|rRD1_ADDR[12]~29 ) # (!\u8|rRD1_ADDR [13]))

	.dataa(\u8|rRD1_ADDR [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rRD1_ADDR[12]~29 ),
	.combout(\u8|rRD1_ADDR[13]~30_combout ),
	.cout(\u8|rRD1_ADDR[13]~31 ));
// synopsys translate_off
defparam \u8|rRD1_ADDR[13]~30 .lut_mask = 16'h5A5F;
defparam \u8|rRD1_ADDR[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N16
cycloneii_lcell_comb \u8|rWR1_ADDR[15]~34 (
// Equation(s):
// \u8|rWR1_ADDR[15]~34_combout  = (\u8|rWR1_ADDR [15] & (!\u8|rWR1_ADDR[14]~33 )) # (!\u8|rWR1_ADDR [15] & ((\u8|rWR1_ADDR[14]~33 ) # (GND)))
// \u8|rWR1_ADDR[15]~35  = CARRY((!\u8|rWR1_ADDR[14]~33 ) # (!\u8|rWR1_ADDR [15]))

	.dataa(\u8|rWR1_ADDR [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rWR1_ADDR[14]~33 ),
	.combout(\u8|rWR1_ADDR[15]~34_combout ),
	.cout(\u8|rWR1_ADDR[15]~35 ));
// synopsys translate_off
defparam \u8|rWR1_ADDR[15]~34 .lut_mask = 16'h5A5F;
defparam \u8|rWR1_ADDR[15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneii_lcell_comb \u8|rRD1_ADDR[16]~36 (
// Equation(s):
// \u8|rRD1_ADDR[16]~36_combout  = (\u8|rRD1_ADDR [16] & (\u8|rRD1_ADDR[15]~35  $ (GND))) # (!\u8|rRD1_ADDR [16] & (!\u8|rRD1_ADDR[15]~35  & VCC))
// \u8|rRD1_ADDR[16]~37  = CARRY((\u8|rRD1_ADDR [16] & !\u8|rRD1_ADDR[15]~35 ))

	.dataa(\u8|rRD1_ADDR [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rRD1_ADDR[15]~35 ),
	.combout(\u8|rRD1_ADDR[16]~36_combout ),
	.cout(\u8|rRD1_ADDR[16]~37 ));
// synopsys translate_off
defparam \u8|rRD1_ADDR[16]~36 .lut_mask = 16'hA50A;
defparam \u8|rRD1_ADDR[16]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N20
cycloneii_lcell_comb \u8|rWR1_ADDR[17]~38 (
// Equation(s):
// \u8|rWR1_ADDR[17]~38_combout  = (\u8|rWR1_ADDR [17] & (!\u8|rWR1_ADDR[16]~37 )) # (!\u8|rWR1_ADDR [17] & ((\u8|rWR1_ADDR[16]~37 ) # (GND)))
// \u8|rWR1_ADDR[17]~39  = CARRY((!\u8|rWR1_ADDR[16]~37 ) # (!\u8|rWR1_ADDR [17]))

	.dataa(\u8|rWR1_ADDR [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rWR1_ADDR[16]~37 ),
	.combout(\u8|rWR1_ADDR[17]~38_combout ),
	.cout(\u8|rWR1_ADDR[17]~39 ));
// synopsys translate_off
defparam \u8|rWR1_ADDR[17]~38 .lut_mask = 16'h5A5F;
defparam \u8|rWR1_ADDR[17]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cycloneii_lcell_comb \u7|rRD1_ADDR[21]~46 (
// Equation(s):
// \u7|rRD1_ADDR[21]~46_combout  = (\u7|rRD1_ADDR [21] & (!\u7|rRD1_ADDR[20]~45 )) # (!\u7|rRD1_ADDR [21] & ((\u7|rRD1_ADDR[20]~45 ) # (GND)))
// \u7|rRD1_ADDR[21]~47  = CARRY((!\u7|rRD1_ADDR[20]~45 ) # (!\u7|rRD1_ADDR [21]))

	.dataa(vcc),
	.datab(\u7|rRD1_ADDR [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rRD1_ADDR[20]~45 ),
	.combout(\u7|rRD1_ADDR[21]~46_combout ),
	.cout(\u7|rRD1_ADDR[21]~47 ));
// synopsys translate_off
defparam \u7|rRD1_ADDR[21]~46 .lut_mask = 16'h3C3F;
defparam \u7|rRD1_ADDR[21]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
cycloneii_lcell_comb \u7|rRD1_ADDR[22]~48 (
// Equation(s):
// \u7|rRD1_ADDR[22]~48_combout  = \u7|rRD1_ADDR[21]~47  $ (!\u7|rRD1_ADDR [22])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|rRD1_ADDR [22]),
	.cin(\u7|rRD1_ADDR[21]~47 ),
	.combout(\u7|rRD1_ADDR[22]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u7|rRD1_ADDR[22]~48 .lut_mask = 16'hF00F;
defparam \u7|rRD1_ADDR[22]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y7_N11
cycloneii_lcell_ff \H0|CumVal[15] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[15]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [15]));

// Location: LCFF_X35_Y7_N13
cycloneii_lcell_ff \H0|CumVal[16] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[16]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [16]));

// Location: LCFF_X35_Y7_N17
cycloneii_lcell_ff \H0|CumVal[18] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[18]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [18]));

// Location: LCFF_X53_Y20_N17
cycloneii_lcell_ff \u9|senosr_exposure[9] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[9]~31_combout ),
	.sdata(\iSW[0]~_wirecell_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u9|senosr_exposure[2]~43_combout ),
	.ena(\u9|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [9]));

// Location: LCFF_X53_Y20_N7
cycloneii_lcell_ff \u9|senosr_exposure[4] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[4]~21_combout ),
	.sdata(\iSW[0]~_wirecell_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u9|senosr_exposure[2]~43_combout ),
	.ena(\u9|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [4]));

// Location: LCFF_X53_Y20_N9
cycloneii_lcell_ff \u9|senosr_exposure[5] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[5]~23_combout ),
	.sdata(\iSW[0]~_wirecell_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u9|senosr_exposure[2]~43_combout ),
	.ena(\u9|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [5]));

// Location: LCCOMB_X35_Y7_N10
cycloneii_lcell_comb \H0|CumVal[15]~50 (
// Equation(s):
// \H0|CumVal[15]~50_combout  = (\H0|CumVal [15] & ((\H0|HisRam|altsyncram_component|auto_generated|q_b [15] & (\H0|CumVal[14]~49  & VCC)) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [15] & (!\H0|CumVal[14]~49 )))) # (!\H0|CumVal [15] & 
// ((\H0|HisRam|altsyncram_component|auto_generated|q_b [15] & (!\H0|CumVal[14]~49 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [15] & ((\H0|CumVal[14]~49 ) # (GND)))))
// \H0|CumVal[15]~51  = CARRY((\H0|CumVal [15] & (!\H0|HisRam|altsyncram_component|auto_generated|q_b [15] & !\H0|CumVal[14]~49 )) # (!\H0|CumVal [15] & ((!\H0|CumVal[14]~49 ) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [15]))))

	.dataa(\H0|CumVal [15]),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[14]~49 ),
	.combout(\H0|CumVal[15]~50_combout ),
	.cout(\H0|CumVal[15]~51 ));
// synopsys translate_off
defparam \H0|CumVal[15]~50 .lut_mask = 16'h9617;
defparam \H0|CumVal[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N12
cycloneii_lcell_comb \H0|CumVal[16]~53 (
// Equation(s):
// \H0|CumVal[16]~53_combout  = ((\H0|CumVal [16] $ (\H0|HisRam|altsyncram_component|auto_generated|q_b [16] $ (!\H0|CumVal[15]~51 )))) # (GND)
// \H0|CumVal[16]~54  = CARRY((\H0|CumVal [16] & ((\H0|HisRam|altsyncram_component|auto_generated|q_b [16]) # (!\H0|CumVal[15]~51 ))) # (!\H0|CumVal [16] & (\H0|HisRam|altsyncram_component|auto_generated|q_b [16] & !\H0|CumVal[15]~51 )))

	.dataa(\H0|CumVal [16]),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[15]~51 ),
	.combout(\H0|CumVal[16]~53_combout ),
	.cout(\H0|CumVal[16]~54 ));
// synopsys translate_off
defparam \H0|CumVal[16]~53 .lut_mask = 16'h698E;
defparam \H0|CumVal[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N16
cycloneii_lcell_comb \H0|CumVal[18]~57 (
// Equation(s):
// \H0|CumVal[18]~57_combout  = ((\H0|CumVal [18] $ (\H0|HisRam|altsyncram_component|auto_generated|q_b [18] $ (!\H0|CumVal[17]~56 )))) # (GND)
// \H0|CumVal[18]~58  = CARRY((\H0|CumVal [18] & ((\H0|HisRam|altsyncram_component|auto_generated|q_b [18]) # (!\H0|CumVal[17]~56 ))) # (!\H0|CumVal [18] & (\H0|HisRam|altsyncram_component|auto_generated|q_b [18] & !\H0|CumVal[17]~56 )))

	.dataa(\H0|CumVal [18]),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[17]~56 ),
	.combout(\H0|CumVal[18]~57_combout ),
	.cout(\H0|CumVal[18]~58 ));
// synopsys translate_off
defparam \H0|CumVal[18]~57 .lut_mask = 16'h698E;
defparam \H0|CumVal[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N6
cycloneii_lcell_comb \u9|senosr_exposure[4]~21 (
// Equation(s):
// \u9|senosr_exposure[4]~21_combout  = (\u9|senosr_exposure [4] & ((\iSW~combout [0] & (!\u9|senosr_exposure[3]~20 )) # (!\iSW~combout [0] & (\u9|senosr_exposure[3]~20  & VCC)))) # (!\u9|senosr_exposure [4] & ((\iSW~combout [0] & ((\u9|senosr_exposure[3]~20 
// ) # (GND))) # (!\iSW~combout [0] & (!\u9|senosr_exposure[3]~20 ))))
// \u9|senosr_exposure[4]~22  = CARRY((\u9|senosr_exposure [4] & (\iSW~combout [0] & !\u9|senosr_exposure[3]~20 )) # (!\u9|senosr_exposure [4] & ((\iSW~combout [0]) # (!\u9|senosr_exposure[3]~20 ))))

	.dataa(\u9|senosr_exposure [4]),
	.datab(\iSW~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|senosr_exposure[3]~20 ),
	.combout(\u9|senosr_exposure[4]~21_combout ),
	.cout(\u9|senosr_exposure[4]~22 ));
// synopsys translate_off
defparam \u9|senosr_exposure[4]~21 .lut_mask = 16'h694D;
defparam \u9|senosr_exposure[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N8
cycloneii_lcell_comb \u9|senosr_exposure[5]~23 (
// Equation(s):
// \u9|senosr_exposure[5]~23_combout  = ((\u9|senosr_exposure [5] $ (\iSW~combout [0] $ (!\u9|senosr_exposure[4]~22 )))) # (GND)
// \u9|senosr_exposure[5]~24  = CARRY((\u9|senosr_exposure [5] & ((\iSW~combout [0]) # (!\u9|senosr_exposure[4]~22 ))) # (!\u9|senosr_exposure [5] & (\iSW~combout [0] & !\u9|senosr_exposure[4]~22 )))

	.dataa(\u9|senosr_exposure [5]),
	.datab(\iSW~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|senosr_exposure[4]~22 ),
	.combout(\u9|senosr_exposure[5]~23_combout ),
	.cout(\u9|senosr_exposure[5]~24 ));
// synopsys translate_off
defparam \u9|senosr_exposure[5]~23 .lut_mask = 16'h698E;
defparam \u9|senosr_exposure[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N16
cycloneii_lcell_comb \u9|senosr_exposure[9]~31 (
// Equation(s):
// \u9|senosr_exposure[9]~31_combout  = ((\u9|senosr_exposure [9] $ (\iSW~combout [0] $ (!\u9|senosr_exposure[8]~30 )))) # (GND)
// \u9|senosr_exposure[9]~32  = CARRY((\u9|senosr_exposure [9] & ((\iSW~combout [0]) # (!\u9|senosr_exposure[8]~30 ))) # (!\u9|senosr_exposure [9] & (\iSW~combout [0] & !\u9|senosr_exposure[8]~30 )))

	.dataa(\u9|senosr_exposure [9]),
	.datab(\iSW~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|senosr_exposure[8]~30 ),
	.combout(\u9|senosr_exposure[9]~31_combout ),
	.cout(\u9|senosr_exposure[9]~32 ));
// synopsys translate_off
defparam \u9|senosr_exposure[9]~31 .lut_mask = 16'h698E;
defparam \u9|senosr_exposure[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X8_Y11_N11
cycloneii_lcell_ff \u7|command1|rp_shift[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|rp_shift~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|control1|INIT_REQ~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|rp_shift [3]));

// Location: LCFF_X9_Y17_N9
cycloneii_lcell_ff \u8|command1|rp_shift[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|rp_shift~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|control1|INIT_REQ~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|rp_shift [3]));

// Location: LCCOMB_X39_Y9_N30
cycloneii_lcell_comb \u3|Equal9~0 (
// Equation(s):
// \u3|Equal9~0_combout  = (!\u2|X_Cont [12] & (!\u2|X_Cont [13] & (!\u2|X_Cont [11] & !\u2|X_Cont [10])))

	.dataa(\u2|X_Cont [12]),
	.datab(\u2|X_Cont [13]),
	.datac(\u2|X_Cont [11]),
	.datad(\u2|X_Cont [10]),
	.cin(gnd),
	.combout(\u3|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal9~0 .lut_mask = 16'h0001;
defparam \u3|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N12
cycloneii_lcell_comb \u3|Equal9~1 (
// Equation(s):
// \u3|Equal9~1_combout  = (!\u2|X_Cont [14] & (!\u2|X_Cont [15] & \u3|Equal9~0_combout ))

	.dataa(vcc),
	.datab(\u2|X_Cont [14]),
	.datac(\u2|X_Cont [15]),
	.datad(\u3|Equal9~0_combout ),
	.cin(gnd),
	.combout(\u3|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal9~1 .lut_mask = 16'h0300;
defparam \u3|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N23
cycloneii_lcell_ff \u7|ST[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|ST[9]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|ST [9]));

// Location: LCFF_X8_Y10_N11
cycloneii_lcell_ff \u7|command1|SA[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|SA~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|SA [4]));

// Location: LCFF_X12_Y19_N13
cycloneii_lcell_ff \u8|ST[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|ST[9]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|ST [9]));

// Location: LCFF_X4_Y18_N13
cycloneii_lcell_ff \u8|command1|SA[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|SA~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|SA [3]));

// Location: LCCOMB_X14_Y9_N6
cycloneii_lcell_comb \u7|Equal5~1 (
// Equation(s):
// \u7|Equal5~1_combout  = (!\u7|ST [4] & !\u7|ST [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|ST [4]),
	.datad(\u7|ST [3]),
	.cin(gnd),
	.combout(\u7|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Equal5~1 .lut_mask = 16'h000F;
defparam \u7|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y19_N13
cycloneii_lcell_ff \u8|Write (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|Write~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|Write~regout ));

// Location: LCCOMB_X2_Y25_N6
cycloneii_lcell_comb \u1|Equal0~3 (
// Equation(s):
// \u1|Equal0~3_combout  = (\u1|Cont [9] & (\u1|Cont [11] & (\u1|Cont [8] & \u1|Cont [10])))

	.dataa(\u1|Cont [9]),
	.datab(\u1|Cont [11]),
	.datac(\u1|Cont [8]),
	.datad(\u1|Cont [10]),
	.cin(gnd),
	.combout(\u1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~3 .lut_mask = 16'h8000;
defparam \u1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N18
cycloneii_lcell_comb \u3|Equal6~3 (
// Equation(s):
// \u3|Equal6~3_combout  = (!\u2|Y_Cont [13] & (!\u2|Y_Cont [15] & !\u2|Y_Cont [14]))

	.dataa(vcc),
	.datab(\u2|Y_Cont [13]),
	.datac(\u2|Y_Cont [15]),
	.datad(\u2|Y_Cont [14]),
	.cin(gnd),
	.combout(\u3|Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal6~3 .lut_mask = 16'h0003;
defparam \u3|Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N0
cycloneii_lcell_comb \H0|Mux2~0 (
// Equation(s):
// \H0|Mux2~0_combout  = \H0|state [0] $ (\H0|state [1])

	.dataa(vcc),
	.datab(\H0|state [0]),
	.datac(\H0|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|Mux2~0 .lut_mask = 16'h3C3C;
defparam \H0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N17
cycloneii_lcell_ff \u7|Pre_WR (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|mWR~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|Pre_WR~regout ));

// Location: LCFF_X16_Y9_N25
cycloneii_lcell_ff \u7|control1|CMD_ACK (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|always1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|CMD_ACK~regout ));

// Location: LCCOMB_X16_Y9_N20
cycloneii_lcell_comb \u7|ST[0]~4 (
// Equation(s):
// \u7|ST[0]~4_combout  = (\u7|Equal5~3_combout ) # ((\u7|Equal4~0_combout  & \u7|Add4~0_combout ))

	.dataa(\u7|Equal4~0_combout ),
	.datab(vcc),
	.datac(\u7|Add4~0_combout ),
	.datad(\u7|Equal5~3_combout ),
	.cin(gnd),
	.combout(\u7|ST[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|ST[0]~4 .lut_mask = 16'hFFA0;
defparam \u7|ST[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneii_lcell_comb \u7|ST[9]~7 (
// Equation(s):
// \u7|ST[9]~7_combout  = (\u7|Add4~18_combout  & (\u7|ST[1]~16_combout  & (!\u7|Equal6~0_combout  & !\u7|ST[4]~3_combout )))

	.dataa(\u7|Add4~18_combout ),
	.datab(\u7|ST[1]~16_combout ),
	.datac(\u7|Equal6~0_combout ),
	.datad(\u7|ST[4]~3_combout ),
	.cin(gnd),
	.combout(\u7|ST[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|ST[9]~7 .lut_mask = 16'h0008;
defparam \u7|ST[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y10_N21
cycloneii_lcell_ff \u7|control1|SADDR[12] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|SADDR[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|SADDR [12]));

// Location: LCCOMB_X8_Y10_N10
cycloneii_lcell_comb \u7|command1|SA~4 (
// Equation(s):
// \u7|command1|SA~4_combout  = (\u7|command1|do_load_mode~regout ) # ((\u7|control1|SADDR [12] & ((\u7|command1|do_writea~regout ) # (\u7|command1|do_reada~regout ))))

	.dataa(\u7|command1|do_writea~regout ),
	.datab(\u7|control1|SADDR [12]),
	.datac(\u7|command1|do_load_mode~regout ),
	.datad(\u7|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u7|command1|SA~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|SA~4 .lut_mask = 16'hFCF8;
defparam \u7|command1|SA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N6
cycloneii_lcell_comb \u8|ST[8]~3 (
// Equation(s):
// \u8|ST[8]~3_combout  = (\u8|Equal5~3_combout  & ((\u8|ST[8]~2_combout ) # ((!\u8|control1|CMD_ACK~regout  & \u8|Equal6~0_combout )))) # (!\u8|Equal5~3_combout  & (((!\u8|control1|CMD_ACK~regout  & \u8|Equal6~0_combout ))))

	.dataa(\u8|Equal5~3_combout ),
	.datab(\u8|ST[8]~2_combout ),
	.datac(\u8|control1|CMD_ACK~regout ),
	.datad(\u8|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u8|ST[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|ST[8]~3 .lut_mask = 16'h8F88;
defparam \u8|ST[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N12
cycloneii_lcell_comb \u8|ST[9]~7 (
// Equation(s):
// \u8|ST[9]~7_combout  = (!\u8|ST[8]~3_combout  & (\u8|ST[1]~16_combout  & (\u8|Add4~18_combout  & !\u8|Equal6~0_combout )))

	.dataa(\u8|ST[8]~3_combout ),
	.datab(\u8|ST[1]~16_combout ),
	.datac(\u8|Add4~18_combout ),
	.datad(\u8|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u8|ST[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u8|ST[9]~7 .lut_mask = 16'h0040;
defparam \u8|ST[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N15
cycloneii_lcell_ff \u8|control1|SADDR[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|SADDR[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|SADDR [9]));

// Location: LCFF_X4_Y18_N25
cycloneii_lcell_ff \u8|control1|SADDR[11] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|SADDR[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|SADDR [11]));

// Location: LCCOMB_X4_Y18_N12
cycloneii_lcell_comb \u8|command1|SA~3 (
// Equation(s):
// \u8|command1|SA~3_combout  = (!\u8|command1|do_load_mode~regout  & (\u8|control1|SADDR [11] & ((\u8|command1|do_writea~regout ) # (\u8|command1|do_reada~regout ))))

	.dataa(\u8|command1|do_writea~regout ),
	.datab(\u8|command1|do_load_mode~regout ),
	.datac(\u8|control1|SADDR [11]),
	.datad(\u8|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u8|command1|SA~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|SA~3 .lut_mask = 16'h3020;
defparam \u8|command1|SA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N11
cycloneii_lcell_ff \u8|control1|SADDR[15] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|SADDR[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|SADDR [15]));

// Location: LCFF_X7_Y18_N13
cycloneii_lcell_ff \u8|control1|SADDR[16] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|SADDR[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|SADDR [16]));

// Location: LCFF_X7_Y18_N7
cycloneii_lcell_ff \u8|control1|SADDR[17] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|SADDR[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|SADDR [17]));

// Location: LCFF_X10_Y18_N11
cycloneii_lcell_ff \u8|control1|SADDR[19] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|mADDR [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|SADDR [19]));

// Location: LCCOMB_X15_Y9_N12
cycloneii_lcell_comb \u7|Equal10~0 (
// Equation(s):
// \u7|Equal10~0_combout  = (\u7|ST [2] & (\u7|Equal7~0_combout  & (!\u7|ST [0] & \u7|ST [8])))

	.dataa(\u7|ST [2]),
	.datab(\u7|Equal7~0_combout ),
	.datac(\u7|ST [0]),
	.datad(\u7|ST [8]),
	.cin(gnd),
	.combout(\u7|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Equal10~0 .lut_mask = 16'h0800;
defparam \u7|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N24
cycloneii_lcell_comb \u7|Write~1 (
// Equation(s):
// \u7|Write~1_combout  = (!\u7|Write~regout  & ((\u7|Pre_RD~regout ) # (!\u7|RD_MASK [0])))

	.dataa(\u7|Pre_RD~regout ),
	.datab(vcc),
	.datac(\u7|RD_MASK [0]),
	.datad(\u7|Write~regout ),
	.cin(gnd),
	.combout(\u7|Write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Write~1 .lut_mask = 16'h00AF;
defparam \u7|Write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
cycloneii_lcell_comb \u8|Equal2~0 (
// Equation(s):
// \u8|Equal2~0_combout  = (!\u8|Pre_RD~regout  & \u8|RD_MASK [0])

	.dataa(vcc),
	.datab(\u8|Pre_RD~regout ),
	.datac(vcc),
	.datad(\u8|RD_MASK [0]),
	.cin(gnd),
	.combout(\u8|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Equal2~0 .lut_mask = 16'h3300;
defparam \u8|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N4
cycloneii_lcell_comb \u8|Write~0 (
// Equation(s):
// \u8|Write~0_combout  = (\u8|Write~regout  & (!\u8|Equal10~0_combout  & ((!\u8|Equal5~3_combout ) # (!\u8|Equal2~0_combout ))))

	.dataa(\u8|Equal2~0_combout ),
	.datab(\u8|Write~regout ),
	.datac(\u8|Equal5~3_combout ),
	.datad(\u8|Equal10~0_combout ),
	.cin(gnd),
	.combout(\u8|Write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Write~0 .lut_mask = 16'h004C;
defparam \u8|Write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneii_lcell_comb \u8|Write~1 (
// Equation(s):
// \u8|Write~1_combout  = (!\u8|Write~regout  & ((\u8|Pre_RD~regout ) # (!\u8|RD_MASK [0])))

	.dataa(\u8|Write~regout ),
	.datab(\u8|Pre_RD~regout ),
	.datac(vcc),
	.datad(\u8|RD_MASK [0]),
	.cin(gnd),
	.combout(\u8|Write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Write~1 .lut_mask = 16'h4455;
defparam \u8|Write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneii_lcell_comb \u8|Write~2 (
// Equation(s):
// \u8|Write~2_combout  = (\u8|Write~0_combout ) # ((\u8|Equal5~3_combout  & (\u8|ST[8]~15_combout  & \u8|Write~1_combout )))

	.dataa(\u8|Equal5~3_combout ),
	.datab(\u8|ST[8]~15_combout ),
	.datac(\u8|Write~0_combout ),
	.datad(\u8|Write~1_combout ),
	.cin(gnd),
	.combout(\u8|Write~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Write~2 .lut_mask = 16'hF8F0;
defparam \u8|Write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N6
cycloneii_lcell_comb \u8|command1|CS_N~0 (
// Equation(s):
// \u8|command1|CS_N~0_combout  = (!\u8|command1|do_load_mode~regout  & (!\u8|command1|do_precharge~regout  & !\u8|command1|do_refresh~regout ))

	.dataa(\u8|command1|do_load_mode~regout ),
	.datab(vcc),
	.datac(\u8|command1|do_precharge~regout ),
	.datad(\u8|command1|do_refresh~regout ),
	.cin(gnd),
	.combout(\u8|command1|CS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|CS_N~0 .lut_mask = 16'h0005;
defparam \u8|command1|CS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N13
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [7]));

// Location: LCFF_X14_Y10_N9
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [6]));

// Location: LCFF_X12_Y10_N3
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [5]));

// Location: LCFF_X12_Y10_N25
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [4]));

// Location: LCFF_X13_Y10_N9
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [3]));

// Location: LCFF_X13_Y10_N7
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [2]));

// Location: LCFF_X13_Y10_N23
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [1]));

// Location: LCFF_X13_Y10_N1
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [0]));

// Location: LCFF_X33_Y15_N11
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [8]));

// Location: LCFF_X33_Y15_N15
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [7]));

// Location: LCFF_X33_Y15_N21
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [6]));

// Location: LCFF_X33_Y15_N25
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [5]));

// Location: LCFF_X33_Y15_N17
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [4]));

// Location: LCFF_X33_Y15_N3
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [3]));

// Location: LCFF_X33_Y15_N13
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [2]));

// Location: LCFF_X33_Y15_N27
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [1]));

// Location: LCFF_X33_Y15_N7
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [0]));

// Location: LCFF_X9_Y11_N1
cycloneii_lcell_ff \u7|command1|CM_ACK (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|CM_ACK~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|CM_ACK~regout ));

// Location: LCCOMB_X16_Y9_N24
cycloneii_lcell_comb \u7|control1|always1~0 (
// Equation(s):
// \u7|control1|always1~0_combout  = (\u7|command1|CM_ACK~regout  & !\u7|control1|CMD_ACK~regout )

	.dataa(\u7|command1|CM_ACK~regout ),
	.datab(vcc),
	.datac(\u7|control1|CMD_ACK~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|control1|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|always1~0 .lut_mask = 16'h0A0A;
defparam \u7|control1|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N1
cycloneii_lcell_ff \u7|mADDR[12] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mADDR~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mADDR [12]));

// Location: LCFF_X13_Y19_N23
cycloneii_lcell_ff \u8|control1|READA (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|READA~regout ));

// Location: LCFF_X14_Y18_N31
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [7]));

// Location: LCFF_X15_Y18_N5
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [6]));

// Location: LCFF_X15_Y18_N3
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [5]));

// Location: LCFF_X14_Y18_N13
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [4]));

// Location: LCFF_X14_Y18_N7
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [3]));

// Location: LCFF_X14_Y18_N25
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [2]));

// Location: LCFF_X14_Y18_N29
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [1]));

// Location: LCFF_X15_Y18_N7
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [0]));

// Location: LCFF_X40_Y22_N17
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [7]));

// Location: LCFF_X40_Y22_N9
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [6]));

// Location: LCFF_X40_Y22_N7
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [5]));

// Location: LCFF_X40_Y22_N11
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [4]));

// Location: LCFF_X40_Y22_N15
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [3]));

// Location: LCFF_X40_Y22_N21
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [2]));

// Location: LCFF_X40_Y22_N23
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [1]));

// Location: LCFF_X40_Y22_N25
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [0]));

// Location: LCFF_X11_Y18_N11
cycloneii_lcell_ff \u8|mADDR[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mADDR~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mADDR [9]));

// Location: LCFF_X11_Y18_N3
cycloneii_lcell_ff \u8|mADDR[11] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mADDR~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mADDR [11]));

// Location: LCFF_X11_Y18_N23
cycloneii_lcell_ff \u8|mADDR[15] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mADDR~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mADDR [15]));

// Location: LCFF_X11_Y18_N9
cycloneii_lcell_ff \u8|mADDR[16] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mADDR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mADDR [16]));

// Location: LCFF_X11_Y18_N19
cycloneii_lcell_ff \u8|mADDR[17] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mADDR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mADDR [17]));

// Location: LCFF_X6_Y18_N21
cycloneii_lcell_ff \u8|command1|rw_shift[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|rw_shift~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|rw_shift [0]));

// Location: LCFF_X10_Y18_N9
cycloneii_lcell_ff \u8|mADDR[19] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mADDR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mADDR [19]));

// Location: LCCOMB_X7_Y10_N6
cycloneii_lcell_comb \u7|command1|oe4~0 (
// Equation(s):
// \u7|command1|oe4~0_combout  = (!\u7|command1|do_initial~regout  & (!\u7|PM_STOP~regout  & (!\u7|command1|do_reada~regout  & !\u7|command1|do_refresh~regout )))

	.dataa(\u7|command1|do_initial~regout ),
	.datab(\u7|PM_STOP~regout ),
	.datac(\u7|command1|do_reada~regout ),
	.datad(\u7|command1|do_refresh~regout ),
	.cin(gnd),
	.combout(\u7|command1|oe4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|oe4~0 .lut_mask = 16'h0001;
defparam \u7|command1|oe4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N12
cycloneii_lcell_comb \u8|command1|oe4~0 (
// Equation(s):
// \u8|command1|oe4~0_combout  = (!\u8|command1|do_reada~regout  & (!\u8|PM_STOP~regout  & (!\u7|command1|do_initial~regout  & !\u8|command1|do_refresh~regout )))

	.dataa(\u8|command1|do_reada~regout ),
	.datab(\u8|PM_STOP~regout ),
	.datac(\u7|command1|do_initial~regout ),
	.datad(\u8|command1|do_refresh~regout ),
	.cin(gnd),
	.combout(\u8|command1|oe4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|oe4~0 .lut_mask = 16'h0001;
defparam \u8|command1|oe4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N3
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]));

// Location: LCFF_X14_Y10_N21
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7] & ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a 
// [6] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7] & 
// ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]) # (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N17
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X18_Y9_N11
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [0]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X19_Y10_N11
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [9]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X19_Y10_N5
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] & ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]) # 
// (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8] $ (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8])))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] & 
// ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8] $ (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hEDB7;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N1
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X18_Y10_N3
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [7]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] & ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] & 
// ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6]) # (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7] $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h6FF6;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N19
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X18_Y10_N31
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [5]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & ((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & 
// ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]) # (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N19
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X18_Y10_N25
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [3]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & ((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & 
// ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]) # (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3]))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h7DBE;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # 
// ((\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # ((\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y10_N13
cycloneii_lcell_ff \u3|rGreen[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rGreen~12_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rGreen [9]));

// Location: LCFF_X16_Y18_N13
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0] & ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a 
// [1] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0] & 
// ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]) # (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7BDE;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N11
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X15_Y18_N17
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]));

// Location: LCCOMB_X15_Y18_N20
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & 
// ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]) # (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h6FF6;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N5
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X18_Y18_N23
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [8]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] & ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]) # 
// (\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8] $ (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8])))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] & 
// ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8] $ (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9])))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hF99F;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N3
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X18_Y18_N25
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [7]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] & ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] & 
// ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6]) # (\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7] $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h6FF6;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N19
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X18_Y18_N21
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [5]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & 
// ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]) # (\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5] $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h6FF6;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N27
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X19_Y18_N15
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [3]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2] & ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a 
// [3] $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2] & 
// ((\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]) # (\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3] $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h6FF6;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # 
// ((\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # ((\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y33_N22
cycloneii_lcell_comb \u11|u0|LessThan0~0 (
// Equation(s):
// \u11|u0|LessThan0~0_combout  = (!\u11|u0|mI2S_CLK_DIV [5] & (!\u11|u0|mI2S_CLK_DIV [3] & (!\u11|u0|mI2S_CLK_DIV [2] & !\u11|u0|mI2S_CLK_DIV [4])))

	.dataa(\u11|u0|mI2S_CLK_DIV [5]),
	.datab(\u11|u0|mI2S_CLK_DIV [3]),
	.datac(\u11|u0|mI2S_CLK_DIV [2]),
	.datad(\u11|u0|mI2S_CLK_DIV [4]),
	.cin(gnd),
	.combout(\u11|u0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|LessThan0~0 .lut_mask = 16'h0001;
defparam \u11|u0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y33_N8
cycloneii_lcell_comb \u11|u0|LessThan0~1 (
// Equation(s):
// \u11|u0|LessThan0~1_combout  = ((!\u11|u0|mI2S_CLK_DIV [6]) # (!\u11|u0|mI2S_CLK_DIV [8])) # (!\u11|u0|mI2S_CLK_DIV [7])

	.dataa(\u11|u0|mI2S_CLK_DIV [7]),
	.datab(\u11|u0|mI2S_CLK_DIV [8]),
	.datac(vcc),
	.datad(\u11|u0|mI2S_CLK_DIV [6]),
	.cin(gnd),
	.combout(\u11|u0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|LessThan0~1 .lut_mask = 16'h77FF;
defparam \u11|u0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y33_N6
cycloneii_lcell_comb \u11|u0|LessThan0~2 (
// Equation(s):
// \u11|u0|LessThan0~2_combout  = (!\u11|u0|mI2S_CLK_DIV [10] & (!\u11|u0|mI2S_CLK_DIV [9] & ((\u11|u0|LessThan0~1_combout ) # (\u11|u0|LessThan0~0_combout ))))

	.dataa(\u11|u0|mI2S_CLK_DIV [10]),
	.datab(\u11|u0|mI2S_CLK_DIV [9]),
	.datac(\u11|u0|LessThan0~1_combout ),
	.datad(\u11|u0|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u11|u0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|LessThan0~2 .lut_mask = 16'h1110;
defparam \u11|u0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y33_N12
cycloneii_lcell_comb \u11|u0|Equal0~0 (
// Equation(s):
// \u11|u0|Equal0~0_combout  = (!\u11|u0|mST [3] & (!\u11|u0|mST [1] & (!\u11|u0|mST [0] & !\u11|u0|mST [2])))

	.dataa(\u11|u0|mST [3]),
	.datab(\u11|u0|mST [1]),
	.datac(\u11|u0|mST [0]),
	.datad(\u11|u0|mST [2]),
	.cin(gnd),
	.combout(\u11|u0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|Equal0~0 .lut_mask = 16'h0001;
defparam \u11|u0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y23_N17
cycloneii_lcell_ff \u10|y_cnt[6] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Add1~12_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|y_cnt [6]));

// Location: LCFF_X61_Y23_N7
cycloneii_lcell_ff \u10|y_cnt[1] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Add1~2_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|y_cnt [1]));

// Location: LCCOMB_X60_Y23_N12
cycloneii_lcell_comb \u10|LessThan2~0 (
// Equation(s):
// \u10|LessThan2~0_combout  = (\u10|y_cnt [6]) # ((\u10|y_cnt [8]) # ((\u10|y_cnt [9]) # (\u10|y_cnt [7])))

	.dataa(\u10|y_cnt [6]),
	.datab(\u10|y_cnt [8]),
	.datac(\u10|y_cnt [9]),
	.datad(\u10|y_cnt [7]),
	.cin(gnd),
	.combout(\u10|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|LessThan2~0 .lut_mask = 16'hFFFE;
defparam \u10|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y34_N9
cycloneii_lcell_ff \u11|m3wire_data[4] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|WideOr14~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|m3wire_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_data [4]));

// Location: LCFF_X94_Y34_N17
cycloneii_lcell_ff \u11|m3wire_data[8] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|WideOr10~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|m3wire_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_data [8]));

// Location: LCFF_X93_Y34_N3
cycloneii_lcell_ff \u11|m3wire_data[14] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|WideOr5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|m3wire_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_data [14]));

// Location: LCFF_X93_Y34_N1
cycloneii_lcell_ff \u11|m3wire_data[15] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|WideOr4~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|m3wire_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_data [15]));

// Location: LCCOMB_X93_Y34_N10
cycloneii_lcell_comb \u11|u0|Mux0~4 (
// Equation(s):
// \u11|u0|Mux0~4_combout  = (\u11|u0|mST [0] & ((\u11|m3wire_data [14]) # ((\u11|u0|mST [1])))) # (!\u11|u0|mST [0] & (((!\u11|u0|mST [1] & \u11|m3wire_data [15]))))

	.dataa(\u11|u0|mST [0]),
	.datab(\u11|m3wire_data [14]),
	.datac(\u11|u0|mST [1]),
	.datad(\u11|m3wire_data [15]),
	.cin(gnd),
	.combout(\u11|u0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|Mux0~4 .lut_mask = 16'hADA8;
defparam \u11|u0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y34_N9
cycloneii_lcell_ff \u11|m3wire_data[12] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|WideOr7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|m3wire_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_data [12]));

// Location: LCCOMB_X93_Y34_N6
cycloneii_lcell_comb \u11|u0|Mux0~5 (
// Equation(s):
// \u11|u0|Mux0~5_combout  = (\u11|u0|mST [1] & ((\u11|u0|Mux0~4_combout  & ((\u11|m3wire_data [12]))) # (!\u11|u0|Mux0~4_combout  & (\u11|m3wire_data [13])))) # (!\u11|u0|mST [1] & (((\u11|u0|Mux0~4_combout ))))

	.dataa(\u11|u0|mST [1]),
	.datab(\u11|m3wire_data [13]),
	.datac(\u11|m3wire_data [12]),
	.datad(\u11|u0|Mux0~4_combout ),
	.cin(gnd),
	.combout(\u11|u0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|Mux0~5 .lut_mask = 16'hF588;
defparam \u11|u0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y19_N29
cycloneii_lcell_ff \u9|u0|SD[10] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [10]));

// Location: LCFF_X56_Y19_N19
cycloneii_lcell_ff \u9|u0|SD[16] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u9|mI2C_DATA [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [16]));

// Location: LCFF_X56_Y19_N5
cycloneii_lcell_ff \u9|u0|SD[17] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [17]));

// Location: LCCOMB_X56_Y19_N18
cycloneii_lcell_comb \u9|u0|Mux0~0 (
// Equation(s):
// \u9|u0|Mux0~0_combout  = (\u9|u0|SD_COUNTER [3] & ((\u9|u0|SD_COUNTER [0] & (\u9|u0|SD [17])) # (!\u9|u0|SD_COUNTER [0] & ((\u9|u0|SD [16]))))) # (!\u9|u0|SD_COUNTER [3] & (((!\u9|u0|SD_COUNTER [0]))))

	.dataa(\u9|u0|SD_COUNTER [3]),
	.datab(\u9|u0|SD [17]),
	.datac(\u9|u0|SD [16]),
	.datad(\u9|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~0 .lut_mask = 16'h88F5;
defparam \u9|u0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y19_N31
cycloneii_lcell_ff \u9|u0|SD[9] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u9|mI2C_DATA [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [9]));

// Location: LCCOMB_X56_Y19_N30
cycloneii_lcell_comb \u9|u0|Mux0~1 (
// Equation(s):
// \u9|u0|Mux0~1_combout  = (\u9|u0|SD_COUNTER [3] & (\u9|u0|Mux0~0_combout )) # (!\u9|u0|SD_COUNTER [3] & ((\u9|u0|Mux0~0_combout  & (\u9|u0|SD [9])) # (!\u9|u0|Mux0~0_combout  & ((\u9|u0|SD [10])))))

	.dataa(\u9|u0|SD_COUNTER [3]),
	.datab(\u9|u0|Mux0~0_combout ),
	.datac(\u9|u0|SD [9]),
	.datad(\u9|u0|SD [10]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~1 .lut_mask = 16'hD9C8;
defparam \u9|u0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y19_N13
cycloneii_lcell_ff \u9|u0|SD[8] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [8]));

// Location: LCFF_X56_Y19_N23
cycloneii_lcell_ff \u9|u0|SD[15] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u9|mI2C_DATA [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [15]));

// Location: LCCOMB_X56_Y19_N22
cycloneii_lcell_comb \u9|u0|Mux0~2 (
// Equation(s):
// \u9|u0|Mux0~2_combout  = (\u9|u0|SD_COUNTER [0] & ((\u9|u0|SD [8]) # ((\u9|u0|SD_COUNTER [3])))) # (!\u9|u0|SD_COUNTER [0] & (((\u9|u0|SD [15]) # (!\u9|u0|SD_COUNTER [3]))))

	.dataa(\u9|u0|SD [8]),
	.datab(\u9|u0|SD_COUNTER [0]),
	.datac(\u9|u0|SD [15]),
	.datad(\u9|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~2 .lut_mask = 16'hFCBB;
defparam \u9|u0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y19_N1
cycloneii_lcell_ff \u9|u0|SD[12] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [12]));

// Location: LCFF_X56_Y19_N27
cycloneii_lcell_ff \u9|u0|SD[18] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u9|mI2C_DATA [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [18]));

// Location: LCFF_X56_Y19_N25
cycloneii_lcell_ff \u9|u0|SD[19] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [19]));

// Location: LCCOMB_X56_Y19_N26
cycloneii_lcell_comb \u9|u0|Mux0~3 (
// Equation(s):
// \u9|u0|Mux0~3_combout  = (\u9|u0|SD_COUNTER [0] & (\u9|u0|SD [19] & ((\u9|u0|SD_COUNTER [3])))) # (!\u9|u0|SD_COUNTER [0] & (((\u9|u0|SD [18]) # (!\u9|u0|SD_COUNTER [3]))))

	.dataa(\u9|u0|SD [19]),
	.datab(\u9|u0|SD_COUNTER [0]),
	.datac(\u9|u0|SD [18]),
	.datad(\u9|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~3 .lut_mask = 16'hB833;
defparam \u9|u0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y19_N7
cycloneii_lcell_ff \u9|u0|SD[11] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u9|mI2C_DATA [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [11]));

// Location: LCCOMB_X56_Y19_N6
cycloneii_lcell_comb \u9|u0|Mux0~4 (
// Equation(s):
// \u9|u0|Mux0~4_combout  = (\u9|u0|SD_COUNTER [3] & (\u9|u0|Mux0~3_combout )) # (!\u9|u0|SD_COUNTER [3] & ((\u9|u0|Mux0~3_combout  & (\u9|u0|SD [11])) # (!\u9|u0|Mux0~3_combout  & ((\u9|u0|SD [12])))))

	.dataa(\u9|u0|SD_COUNTER [3]),
	.datab(\u9|u0|Mux0~3_combout ),
	.datac(\u9|u0|SD [11]),
	.datad(\u9|u0|SD [12]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~4 .lut_mask = 16'hD9C8;
defparam \u9|u0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N16
cycloneii_lcell_comb \u9|u0|Mux0~5 (
// Equation(s):
// \u9|u0|Mux0~5_combout  = (\u9|u0|SD_COUNTER [2] & (\u9|u0|Mux0~4_combout  & (\u9|u0|SD_COUNTER [1]))) # (!\u9|u0|SD_COUNTER [2] & (((\u9|u0|Mux0~2_combout ) # (!\u9|u0|SD_COUNTER [1]))))

	.dataa(\u9|u0|Mux0~4_combout ),
	.datab(\u9|u0|SD_COUNTER [2]),
	.datac(\u9|u0|SD_COUNTER [1]),
	.datad(\u9|u0|Mux0~2_combout ),
	.cin(gnd),
	.combout(\u9|u0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~5 .lut_mask = 16'hB383;
defparam \u9|u0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y19_N3
cycloneii_lcell_ff \u9|u0|SD[7] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u9|mI2C_DATA [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [7]));

// Location: LCFF_X56_Y19_N21
cycloneii_lcell_ff \u9|u0|SD[13] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [13]));

// Location: LCFF_X56_Y19_N11
cycloneii_lcell_ff \u9|u0|SD[14] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u9|mI2C_DATA [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [14]));

// Location: LCCOMB_X56_Y19_N10
cycloneii_lcell_comb \u9|u0|Mux0~6 (
// Equation(s):
// \u9|u0|Mux0~6_combout  = (\u9|u0|SD_COUNTER [0] & (((\u9|u0|SD [14] & \u9|u0|SD_COUNTER [3])))) # (!\u9|u0|SD_COUNTER [0] & ((\u9|u0|SD [13]) # ((!\u9|u0|SD_COUNTER [3]))))

	.dataa(\u9|u0|SD [13]),
	.datab(\u9|u0|SD_COUNTER [0]),
	.datac(\u9|u0|SD [14]),
	.datad(\u9|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~6 .lut_mask = 16'hE233;
defparam \u9|u0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y19_N9
cycloneii_lcell_ff \u9|u0|SD[6] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [6]));

// Location: LCCOMB_X56_Y19_N2
cycloneii_lcell_comb \u9|u0|Mux0~7 (
// Equation(s):
// \u9|u0|Mux0~7_combout  = (\u9|u0|Mux0~6_combout  & ((\u9|u0|SD [6]) # ((\u9|u0|SD_COUNTER [3])))) # (!\u9|u0|Mux0~6_combout  & (((\u9|u0|SD [7] & !\u9|u0|SD_COUNTER [3]))))

	.dataa(\u9|u0|Mux0~6_combout ),
	.datab(\u9|u0|SD [6]),
	.datac(\u9|u0|SD [7]),
	.datad(\u9|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~7 .lut_mask = 16'hAAD8;
defparam \u9|u0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N14
cycloneii_lcell_comb \u9|u0|Mux0~8 (
// Equation(s):
// \u9|u0|Mux0~8_combout  = (\u9|u0|SD_COUNTER [1] & (((\u9|u0|Mux0~5_combout )))) # (!\u9|u0|SD_COUNTER [1] & ((\u9|u0|Mux0~5_combout  & (\u9|u0|Mux0~7_combout )) # (!\u9|u0|Mux0~5_combout  & ((\u9|u0|Mux0~1_combout )))))

	.dataa(\u9|u0|SD_COUNTER [1]),
	.datab(\u9|u0|Mux0~7_combout ),
	.datac(\u9|u0|Mux0~5_combout ),
	.datad(\u9|u0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\u9|u0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~8 .lut_mask = 16'hE5E0;
defparam \u9|u0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y18_N11
cycloneii_lcell_ff \u9|u0|SD[0] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [0]));

// Location: LCCOMB_X57_Y18_N24
cycloneii_lcell_comb \u9|u0|Mux0~10 (
// Equation(s):
// \u9|u0|Mux0~10_combout  = ((\u9|u0|SD_COUNTER [1] & !\u9|u0|SD_COUNTER [0])) # (!\u9|u0|SDO~regout )

	.dataa(\u9|u0|SD_COUNTER [1]),
	.datab(\u9|u0|SD_COUNTER [0]),
	.datac(vcc),
	.datad(\u9|u0|SDO~regout ),
	.cin(gnd),
	.combout(\u9|u0|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~10 .lut_mask = 16'h22FF;
defparam \u9|u0|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y18_N25
cycloneii_lcell_ff \u9|u0|SD[3] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u9|mI2C_DATA [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [3]));

// Location: LCFF_X57_Y18_N19
cycloneii_lcell_ff \u9|u0|SD[4] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u9|mI2C_DATA [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [4]));

// Location: LCFF_X57_Y18_N17
cycloneii_lcell_ff \u9|u0|SD[5] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u9|mI2C_DATA [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [5]));

// Location: LCCOMB_X57_Y18_N18
cycloneii_lcell_comb \u9|u0|Mux0~11 (
// Equation(s):
// \u9|u0|Mux0~11_combout  = (\u9|u0|SD_COUNTER [0] & (\u9|u0|SD [5] & ((\u9|u0|SD_COUNTER [1])))) # (!\u9|u0|SD_COUNTER [0] & (((\u9|u0|SD [4]) # (!\u9|u0|SD_COUNTER [1]))))

	.dataa(\u9|u0|SD [5]),
	.datab(\u9|u0|SD_COUNTER [0]),
	.datac(\u9|u0|SD [4]),
	.datad(\u9|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~11 .lut_mask = 16'hB833;
defparam \u9|u0|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y18_N23
cycloneii_lcell_ff \u9|u0|SD[2] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u9|mI2C_DATA [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [2]));

// Location: LCCOMB_X57_Y18_N22
cycloneii_lcell_comb \u9|u0|Mux0~12 (
// Equation(s):
// \u9|u0|Mux0~12_combout  = (\u9|u0|SD_COUNTER [1] & (((\u9|u0|Mux0~11_combout )))) # (!\u9|u0|SD_COUNTER [1] & ((\u9|u0|Mux0~11_combout  & ((\u9|u0|SD [2]))) # (!\u9|u0|Mux0~11_combout  & (\u9|u0|SD [3]))))

	.dataa(\u9|u0|SD [3]),
	.datab(\u9|u0|SD_COUNTER [1]),
	.datac(\u9|u0|SD [2]),
	.datad(\u9|u0|Mux0~11_combout ),
	.cin(gnd),
	.combout(\u9|u0|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~12 .lut_mask = 16'hFC22;
defparam \u9|u0|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N20
cycloneii_lcell_comb \u9|u0|Mux0~13 (
// Equation(s):
// \u9|u0|Mux0~13_combout  = (\u9|u0|SD_COUNTER [3] & (((\u9|u0|Mux0~12_combout  & \u9|u0|SD_COUNTER [2])))) # (!\u9|u0|SD_COUNTER [3] & ((\u9|u0|Mux0~10_combout ) # ((!\u9|u0|SD_COUNTER [2]))))

	.dataa(\u9|u0|SD_COUNTER [3]),
	.datab(\u9|u0|Mux0~10_combout ),
	.datac(\u9|u0|Mux0~12_combout ),
	.datad(\u9|u0|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~13 .lut_mask = 16'hE455;
defparam \u9|u0|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y18_N13
cycloneii_lcell_ff \u9|u0|SD[23] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u9|mI2C_DATA [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [23]));

// Location: LCFF_X57_Y18_N15
cycloneii_lcell_ff \u9|u0|SD[21] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u9|mI2C_DATA [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [21]));

// Location: LCCOMB_X57_Y18_N12
cycloneii_lcell_comb \u9|u0|Mux0~15 (
// Equation(s):
// \u9|u0|Mux0~15_combout  = (\u9|u0|SD_COUNTER [3] & (!\u9|u0|SD_COUNTER [1])) # (!\u9|u0|SD_COUNTER [3] & ((\u9|u0|SD_COUNTER [1] & (\u9|u0|SD [23])) # (!\u9|u0|SD_COUNTER [1] & ((\u9|u0|SD [21])))))

	.dataa(\u9|u0|SD_COUNTER [3]),
	.datab(\u9|u0|SD_COUNTER [1]),
	.datac(\u9|u0|SD [23]),
	.datad(\u9|u0|SD [21]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~15 .lut_mask = 16'h7362;
defparam \u9|u0|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N14
cycloneii_lcell_comb \u9|u0|Mux0~17 (
// Equation(s):
// \u9|u0|Mux0~17_combout  = (\u9|u0|SD_COUNTER [3] & ((\u9|u0|SD_COUNTER [1]) # (!\u9|u0|SDO~regout )))

	.dataa(\u9|u0|SD_COUNTER [3]),
	.datab(\u9|u0|SD_COUNTER [1]),
	.datac(vcc),
	.datad(\u9|u0|SDO~regout ),
	.cin(gnd),
	.combout(\u9|u0|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~17 .lut_mask = 16'h88AA;
defparam \u9|u0|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N8
cycloneii_lcell_comb \u9|u0|Mux0~18 (
// Equation(s):
// \u9|u0|Mux0~18_combout  = (\u9|u0|SD_COUNTER [0] & (((\u9|u0|Mux0~17_combout  & \u9|u0|SD_COUNTER [2])))) # (!\u9|u0|SD_COUNTER [0] & (((!\u9|u0|SD_COUNTER [2])) # (!\u9|u0|Mux0~16_combout )))

	.dataa(\u9|u0|Mux0~16_combout ),
	.datab(\u9|u0|Mux0~17_combout ),
	.datac(\u9|u0|SD_COUNTER [0]),
	.datad(\u9|u0|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~18 .lut_mask = 16'hC50F;
defparam \u9|u0|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y18_N27
cycloneii_lcell_ff \u9|u0|SD[22] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u9|mI2C_DATA [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [22]));

// Location: LCFF_X57_Y18_N29
cycloneii_lcell_ff \u9|u0|SD[20] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [20]));

// Location: LCCOMB_X57_Y18_N26
cycloneii_lcell_comb \u9|u0|Mux0~19 (
// Equation(s):
// \u9|u0|Mux0~19_combout  = (\u9|u0|SD_COUNTER [3]) # ((\u9|u0|SD_COUNTER [1] & (\u9|u0|SD [22])) # (!\u9|u0|SD_COUNTER [1] & ((\u9|u0|SD [20]))))

	.dataa(\u9|u0|SD_COUNTER [3]),
	.datab(\u9|u0|SD_COUNTER [1]),
	.datac(\u9|u0|SD [22]),
	.datad(\u9|u0|SD [20]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~19 .lut_mask = 16'hFBEA;
defparam \u9|u0|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N6
cycloneii_lcell_comb \u9|u0|Mux0~20 (
// Equation(s):
// \u9|u0|Mux0~20_combout  = (\u9|u0|Mux0~18_combout  & (((\u9|u0|Mux0~19_combout ) # (\u9|u0|SD_COUNTER [2])))) # (!\u9|u0|Mux0~18_combout  & (\u9|u0|Mux0~15_combout  & ((!\u9|u0|SD_COUNTER [2]))))

	.dataa(\u9|u0|Mux0~15_combout ),
	.datab(\u9|u0|Mux0~19_combout ),
	.datac(\u9|u0|Mux0~18_combout ),
	.datad(\u9|u0|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~20 .lut_mask = 16'hF0CA;
defparam \u9|u0|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N4
cycloneii_lcell_comb \u9|Equal4~0 (
// Equation(s):
// \u9|Equal4~0_combout  = (\u9|combo_cnt [2] & (\u9|combo_cnt [3] & (\u9|combo_cnt [0] & \u9|combo_cnt [1])))

	.dataa(\u9|combo_cnt [2]),
	.datab(\u9|combo_cnt [3]),
	.datac(\u9|combo_cnt [0]),
	.datad(\u9|combo_cnt [1]),
	.cin(gnd),
	.combout(\u9|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Equal4~0 .lut_mask = 16'h8000;
defparam \u9|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N6
cycloneii_lcell_comb \u9|Equal4~1 (
// Equation(s):
// \u9|Equal4~1_combout  = (\u9|combo_cnt [6] & (\u9|combo_cnt [7] & (\u9|combo_cnt [4] & \u9|combo_cnt [5])))

	.dataa(\u9|combo_cnt [6]),
	.datab(\u9|combo_cnt [7]),
	.datac(\u9|combo_cnt [4]),
	.datad(\u9|combo_cnt [5]),
	.cin(gnd),
	.combout(\u9|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Equal4~1 .lut_mask = 16'h8000;
defparam \u9|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N0
cycloneii_lcell_comb \u9|Equal4~2 (
// Equation(s):
// \u9|Equal4~2_combout  = (\u9|combo_cnt [11] & (\u9|combo_cnt [10] & (\u9|combo_cnt [8] & \u9|combo_cnt [9])))

	.dataa(\u9|combo_cnt [11]),
	.datab(\u9|combo_cnt [10]),
	.datac(\u9|combo_cnt [8]),
	.datad(\u9|combo_cnt [9]),
	.cin(gnd),
	.combout(\u9|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Equal4~2 .lut_mask = 16'h8000;
defparam \u9|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N26
cycloneii_lcell_comb \u9|Equal4~3 (
// Equation(s):
// \u9|Equal4~3_combout  = (\u9|combo_cnt [15] & (\u9|combo_cnt [13] & (\u9|combo_cnt [14] & \u9|combo_cnt [12])))

	.dataa(\u9|combo_cnt [15]),
	.datab(\u9|combo_cnt [13]),
	.datac(\u9|combo_cnt [14]),
	.datad(\u9|combo_cnt [12]),
	.cin(gnd),
	.combout(\u9|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Equal4~3 .lut_mask = 16'h8000;
defparam \u9|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N2
cycloneii_lcell_comb \u9|Equal4~4 (
// Equation(s):
// \u9|Equal4~4_combout  = (\u9|Equal4~1_combout  & (\u9|Equal4~2_combout  & (\u9|Equal4~0_combout  & \u9|Equal4~3_combout )))

	.dataa(\u9|Equal4~1_combout ),
	.datab(\u9|Equal4~2_combout ),
	.datac(\u9|Equal4~0_combout ),
	.datad(\u9|Equal4~3_combout ),
	.cin(gnd),
	.combout(\u9|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Equal4~4 .lut_mask = 16'h8000;
defparam \u9|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N24
cycloneii_lcell_comb \u9|LessThan2~0 (
// Equation(s):
// \u9|LessThan2~0_combout  = (!\u9|mI2C_CLK_DIV [3] & (!\u9|mI2C_CLK_DIV [5] & (!\u9|mI2C_CLK_DIV [4] & !\u9|mI2C_CLK_DIV [2])))

	.dataa(\u9|mI2C_CLK_DIV [3]),
	.datab(\u9|mI2C_CLK_DIV [5]),
	.datac(\u9|mI2C_CLK_DIV [4]),
	.datad(\u9|mI2C_CLK_DIV [2]),
	.cin(gnd),
	.combout(\u9|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|LessThan2~0 .lut_mask = 16'h0001;
defparam \u9|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N14
cycloneii_lcell_comb \u9|LessThan2~1 (
// Equation(s):
// \u9|LessThan2~1_combout  = ((!\u9|mI2C_CLK_DIV [6]) # (!\u9|mI2C_CLK_DIV [7])) # (!\u9|mI2C_CLK_DIV [8])

	.dataa(\u9|mI2C_CLK_DIV [8]),
	.datab(\u9|mI2C_CLK_DIV [7]),
	.datac(\u9|mI2C_CLK_DIV [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u9|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|LessThan2~1 .lut_mask = 16'h7F7F;
defparam \u9|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N12
cycloneii_lcell_comb \u9|LessThan2~2 (
// Equation(s):
// \u9|LessThan2~2_combout  = (!\u9|mI2C_CLK_DIV [10] & (!\u9|mI2C_CLK_DIV [9] & ((\u9|LessThan2~0_combout ) # (\u9|LessThan2~1_combout ))))

	.dataa(\u9|LessThan2~0_combout ),
	.datab(\u9|mI2C_CLK_DIV [10]),
	.datac(\u9|LessThan2~1_combout ),
	.datad(\u9|mI2C_CLK_DIV [9]),
	.cin(gnd),
	.combout(\u9|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|LessThan2~2 .lut_mask = 16'h0032;
defparam \u9|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N20
cycloneii_lcell_comb \u9|u0|SCLK~2 (
// Equation(s):
// \u9|u0|SCLK~2_combout  = (\u9|u0|SCLK~0_combout  & ((\u9|u0|SD_COUNTER [3] & (!\u9|u0|SCLK~1_combout  & !\u9|u0|SD_COUNTER [2])) # (!\u9|u0|SD_COUNTER [3] & (\u9|u0|SCLK~1_combout  & \u9|u0|SD_COUNTER [2]))))

	.dataa(\u9|u0|SD_COUNTER [3]),
	.datab(\u9|u0|SCLK~1_combout ),
	.datac(\u9|u0|SD_COUNTER [2]),
	.datad(\u9|u0|SCLK~0_combout ),
	.cin(gnd),
	.combout(\u9|u0|SCLK~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SCLK~2 .lut_mask = 16'h4200;
defparam \u9|u0|SCLK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N12
cycloneii_lcell_comb \u3|Equal9~5 (
// Equation(s):
// \u3|Equal9~5_combout  = (\u3|Equal9~4_combout  & (\u3|Equal9~3_combout  & (\u3|Equal9~2_combout  & \u3|Equal9~1_combout )))

	.dataa(\u3|Equal9~4_combout ),
	.datab(\u3|Equal9~3_combout ),
	.datac(\u3|Equal9~2_combout ),
	.datad(\u3|Equal9~1_combout ),
	.cin(gnd),
	.combout(\u3|Equal9~5_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal9~5 .lut_mask = 16'h8000;
defparam \u3|Equal9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N22
cycloneii_lcell_comb \u3|rRed~10 (
// Equation(s):
// \u3|rRed~10_combout  = (\u3|rRed[2]~5_combout  & (\u3|rRed[2]~47_combout )) # (!\u3|rRed[2]~5_combout  & ((\u3|rRed[2]~47_combout  & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17])) # (!\u3|rRed[2]~47_combout  & 
// ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [5])))))

	.dataa(\u3|rRed[2]~5_combout ),
	.datab(\u3|rRed[2]~47_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17]),
	.datad(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [5]),
	.cin(gnd),
	.combout(\u3|rRed~10_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~10 .lut_mask = 16'hD9C8;
defparam \u3|rRed~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N7
cycloneii_lcell_ff \u3|wData0_d2[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData0_d1 [5]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d2 [5]));

// Location: LCCOMB_X47_Y9_N6
cycloneii_lcell_comb \u3|rRed~11 (
// Equation(s):
// \u3|rRed~11_combout  = (\u3|rRed[2]~5_combout  & ((\u3|rRed~10_combout  & (\u3|wData0_d2 [5])) # (!\u3|rRed~10_combout  & ((\u3|wData2_d2 [5]))))) # (!\u3|rRed[2]~5_combout  & (\u3|rRed~10_combout ))

	.dataa(\u3|rRed[2]~5_combout ),
	.datab(\u3|rRed~10_combout ),
	.datac(\u3|wData0_d2 [5]),
	.datad(\u3|wData2_d2 [5]),
	.cin(gnd),
	.combout(\u3|rRed~11_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~11 .lut_mask = 16'hE6C4;
defparam \u3|rRed~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N16
cycloneii_lcell_comb \u3|rRed~12 (
// Equation(s):
// \u3|rRed~12_combout  = (\u3|rRed[2]~46_combout  & (\u2|X_Cont [0])) # (!\u3|rRed[2]~46_combout  & ((\u2|X_Cont [0] & (\u3|wData1_d1 [5])) # (!\u2|X_Cont [0] & ((\u3|rRed~11_combout )))))

	.dataa(\u3|rRed[2]~46_combout ),
	.datab(\u2|X_Cont [0]),
	.datac(\u3|wData1_d1 [5]),
	.datad(\u3|rRed~11_combout ),
	.cin(gnd),
	.combout(\u3|rRed~12_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~12 .lut_mask = 16'hD9C8;
defparam \u3|rRed~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N25
cycloneii_lcell_ff \u3|wData0_d2[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData0_d1 [8]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d2 [8]));

// Location: LCFF_X49_Y9_N11
cycloneii_lcell_ff \u3|wData2_d2[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData2_d1 [8]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d2 [8]));

// Location: LCCOMB_X49_Y9_N24
cycloneii_lcell_comb \u3|rRed~22 (
// Equation(s):
// \u3|rRed~22_combout  = (\u3|rRed[2]~47_combout  & (((\u3|wData0_d2 [8])) # (!\u3|rRed[2]~5_combout ))) # (!\u3|rRed[2]~47_combout  & (\u3|rRed[2]~5_combout  & ((\u3|wData2_d2 [8]))))

	.dataa(\u3|rRed[2]~47_combout ),
	.datab(\u3|rRed[2]~5_combout ),
	.datac(\u3|wData0_d2 [8]),
	.datad(\u3|wData2_d2 [8]),
	.cin(gnd),
	.combout(\u3|rRed~22_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~22 .lut_mask = 16'hE6A2;
defparam \u3|rRed~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N14
cycloneii_lcell_comb \u3|rRed~23 (
// Equation(s):
// \u3|rRed~23_combout  = (\u3|rRed~22_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20]) # ((\u3|rRed[2]~5_combout )))) # (!\u3|rRed~22_combout  & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [8] & 
// !\u3|rRed[2]~5_combout ))))

	.dataa(\u3|rRed~22_combout ),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20]),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [8]),
	.datad(\u3|rRed[2]~5_combout ),
	.cin(gnd),
	.combout(\u3|rRed~23_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~23 .lut_mask = 16'hAAD8;
defparam \u3|rRed~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N18
cycloneii_lcell_comb \u3|rRed~26 (
// Equation(s):
// \u3|rRed~26_combout  = (\u3|rRed[2]~47_combout  & ((\u3|rRed[2]~5_combout ) # ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21])))) # (!\u3|rRed[2]~47_combout  & (!\u3|rRed[2]~5_combout  & 
// (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [9])))

	.dataa(\u3|rRed[2]~47_combout ),
	.datab(\u3|rRed[2]~5_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [9]),
	.datad(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21]),
	.cin(gnd),
	.combout(\u3|rRed~26_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~26 .lut_mask = 16'hBA98;
defparam \u3|rRed~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y10_N25
cycloneii_lcell_ff \u3|wData2_d2[11] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData2_d1 [11]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d2 [11]));

// Location: LCCOMB_X10_Y11_N2
cycloneii_lcell_comb \u7|control1|LOAD_MODE~2 (
// Equation(s):
// \u7|control1|LOAD_MODE~2_combout  = (!\u7|control1|init_timer [6] & (!\u7|control1|init_timer [4] & !\u7|control1|init_timer [5]))

	.dataa(vcc),
	.datab(\u7|control1|init_timer [6]),
	.datac(\u7|control1|init_timer [4]),
	.datad(\u7|control1|init_timer [5]),
	.cin(gnd),
	.combout(\u7|control1|LOAD_MODE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|LOAD_MODE~2 .lut_mask = 16'h0003;
defparam \u7|control1|LOAD_MODE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneii_lcell_comb \u7|control1|always3~1 (
// Equation(s):
// \u7|control1|always3~1_combout  = (\u7|control1|init_timer [8] & ((\u7|control1|init_timer [7]) # (\u7|control1|init_timer [9]))) # (!\u7|control1|init_timer [8] & (\u7|control1|init_timer [7] & \u7|control1|init_timer [9]))

	.dataa(\u7|control1|init_timer [8]),
	.datab(vcc),
	.datac(\u7|control1|init_timer [7]),
	.datad(\u7|control1|init_timer [9]),
	.cin(gnd),
	.combout(\u7|control1|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|always3~1 .lut_mask = 16'hFAA0;
defparam \u7|control1|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneii_lcell_comb \u7|control1|always3~2 (
// Equation(s):
// \u7|control1|always3~2_combout  = (\u7|control1|init_timer [5] & (\u7|control1|init_timer [3] $ (((!\u7|control1|init_timer [4] & \u7|control1|init_timer [2]))))) # (!\u7|control1|init_timer [5] & (!\u7|control1|init_timer [3] & (\u7|control1|init_timer 
// [4] & !\u7|control1|init_timer [2])))

	.dataa(\u7|control1|init_timer [3]),
	.datab(\u7|control1|init_timer [5]),
	.datac(\u7|control1|init_timer [4]),
	.datad(\u7|control1|init_timer [2]),
	.cin(gnd),
	.combout(\u7|control1|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|always3~2 .lut_mask = 16'h8498;
defparam \u7|control1|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneii_lcell_comb \u7|control1|always3~3 (
// Equation(s):
// \u7|control1|always3~3_combout  = (\u7|control1|always3~1_combout  & (\u7|control1|always3~2_combout  & (\u7|control1|init_timer [6] & !\u7|control1|init_timer [9]))) # (!\u7|control1|always3~1_combout  & (\u7|control1|init_timer [9] & 
// (\u7|control1|always3~2_combout  $ (\u7|control1|init_timer [6]))))

	.dataa(\u7|control1|always3~2_combout ),
	.datab(\u7|control1|always3~1_combout ),
	.datac(\u7|control1|init_timer [6]),
	.datad(\u7|control1|init_timer [9]),
	.cin(gnd),
	.combout(\u7|control1|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|always3~3 .lut_mask = 16'h1280;
defparam \u7|control1|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneii_lcell_comb \u7|control1|PRECHARGE~0 (
// Equation(s):
// \u7|control1|PRECHARGE~0_combout  = (\u7|control1|init_timer [8] & (\u7|control1|init_timer [6] & \u7|control1|init_timer [7]))

	.dataa(\u7|control1|init_timer [8]),
	.datab(\u7|control1|init_timer [6]),
	.datac(\u7|control1|init_timer [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|control1|PRECHARGE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|PRECHARGE~0 .lut_mask = 16'h8080;
defparam \u7|control1|PRECHARGE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y11_N7
cycloneii_lcell_ff \u7|command1|rp_shift[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|rp_shift~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|command1|rp_shift[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|rp_shift [0]));

// Location: LCCOMB_X9_Y10_N14
cycloneii_lcell_comb \u7|control1|Equal3~0 (
// Equation(s):
// \u7|control1|Equal3~0_combout  = (!\u7|control1|timer [3] & (!\u7|control1|timer [1] & (!\u7|control1|timer [0] & !\u7|control1|timer [2])))

	.dataa(\u7|control1|timer [3]),
	.datab(\u7|control1|timer [1]),
	.datac(\u7|control1|timer [0]),
	.datad(\u7|control1|timer [2]),
	.cin(gnd),
	.combout(\u7|control1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|Equal3~0 .lut_mask = 16'h0001;
defparam \u7|control1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cycloneii_lcell_comb \u7|control1|Equal3~1 (
// Equation(s):
// \u7|control1|Equal3~1_combout  = (!\u7|control1|timer [6] & (!\u7|control1|timer [7] & (!\u7|control1|timer [4] & !\u7|control1|timer [5])))

	.dataa(\u7|control1|timer [6]),
	.datab(\u7|control1|timer [7]),
	.datac(\u7|control1|timer [4]),
	.datad(\u7|control1|timer [5]),
	.cin(gnd),
	.combout(\u7|control1|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|Equal3~1 .lut_mask = 16'h0001;
defparam \u7|control1|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N18
cycloneii_lcell_comb \u7|control1|Equal3~2 (
// Equation(s):
// \u7|control1|Equal3~2_combout  = (!\u7|control1|timer [10] & (!\u7|control1|timer [11] & (!\u7|control1|timer [8] & !\u7|control1|timer [9])))

	.dataa(\u7|control1|timer [10]),
	.datab(\u7|control1|timer [11]),
	.datac(\u7|control1|timer [8]),
	.datad(\u7|control1|timer [9]),
	.cin(gnd),
	.combout(\u7|control1|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|Equal3~2 .lut_mask = 16'h0001;
defparam \u7|control1|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cycloneii_lcell_comb \u7|control1|Equal3~3 (
// Equation(s):
// \u7|control1|Equal3~3_combout  = (!\u7|control1|timer [12] & (!\u7|control1|timer [14] & (!\u7|control1|timer [13] & !\u7|control1|timer [15])))

	.dataa(\u7|control1|timer [12]),
	.datab(\u7|control1|timer [14]),
	.datac(\u7|control1|timer [13]),
	.datad(\u7|control1|timer [15]),
	.cin(gnd),
	.combout(\u7|control1|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|Equal3~3 .lut_mask = 16'h0001;
defparam \u7|control1|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N2
cycloneii_lcell_comb \u7|control1|Equal3~4 (
// Equation(s):
// \u7|control1|Equal3~4_combout  = (\u7|control1|Equal3~3_combout  & (\u7|control1|Equal3~2_combout  & (\u7|control1|Equal3~0_combout  & \u7|control1|Equal3~1_combout )))

	.dataa(\u7|control1|Equal3~3_combout ),
	.datab(\u7|control1|Equal3~2_combout ),
	.datac(\u7|control1|Equal3~0_combout ),
	.datad(\u7|control1|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u7|control1|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|Equal3~4 .lut_mask = 16'h8000;
defparam \u7|control1|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N10
cycloneii_lcell_comb \u1|oRST_0~0 (
// Equation(s):
// \u1|oRST_0~0_combout  = (\u1|oRST_0~regout ) # ((\u1|Cont [23]) # ((\u1|Cont [22]) # (\u1|Cont [21])))

	.dataa(\u1|oRST_0~regout ),
	.datab(\u1|Cont [23]),
	.datac(\u1|Cont [22]),
	.datad(\u1|Cont [21]),
	.cin(gnd),
	.combout(\u1|oRST_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oRST_0~0 .lut_mask = 16'hFFFE;
defparam \u1|oRST_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .lut_mask = 16'h9966;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5])

	.dataa(vcc),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .lut_mask = 16'h3C3C;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]))

	.dataa(vcc),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .lut_mask = 16'hC33C;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .lut_mask = 16'hA55A;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8] $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7]))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8]),
	.datab(vcc),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .lut_mask = 16'hA55A;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5])

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 16'h33CC;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N18
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]))

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 16'hC33C;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4] $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5] $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N6
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2] $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout )

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 16'h55AA;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N5
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N26
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2] $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]),
	.datab(vcc),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 16'hA55A;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N13
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [0]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0] $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2] $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
cycloneii_lcell_comb \u7|command1|CM_ACK~0 (
// Equation(s):
// \u7|command1|CM_ACK~0_combout  = (\u7|command1|do_refresh~regout  & ((\u7|control1|REF_REQ~regout  & ((\u7|command1|CM_ACK~regout ))) # (!\u7|control1|REF_REQ~regout  & (\u7|command1|always3~0_combout )))) # (!\u7|command1|do_refresh~regout  & 
// (\u7|command1|always3~0_combout ))

	.dataa(\u7|command1|do_refresh~regout ),
	.datab(\u7|command1|always3~0_combout ),
	.datac(\u7|command1|CM_ACK~regout ),
	.datad(\u7|control1|REF_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|CM_ACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|CM_ACK~0 .lut_mask = 16'hE4CC;
defparam \u7|command1|CM_ACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
cycloneii_lcell_comb \u7|mADDR~5 (
// Equation(s):
// \u7|mADDR~5_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u7|rWR1_ADDR [12])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u7|rRD1_ADDR [12])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(vcc),
	.datac(\u7|rWR1_ADDR [12]),
	.datad(\u7|rRD1_ADDR [12]),
	.cin(gnd),
	.combout(\u7|mADDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR~5 .lut_mask = 16'hF5A0;
defparam \u7|mADDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N22
cycloneii_lcell_comb \u8|control1|Equal1~0 (
// Equation(s):
// \u8|control1|Equal1~0_combout  = (!\u8|CMD [1] & \u8|CMD [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|CMD [1]),
	.datad(\u8|CMD [0]),
	.cin(gnd),
	.combout(\u8|control1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|Equal1~0 .lut_mask = 16'h0F00;
defparam \u8|control1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y17_N7
cycloneii_lcell_ff \u8|command1|rp_shift[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|rp_shift~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|command1|rp_shift[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|rp_shift [0]));

// Location: LCCOMB_X10_Y17_N12
cycloneii_lcell_comb \u8|control1|Equal3~3 (
// Equation(s):
// \u8|control1|Equal3~3_combout  = (!\u8|control1|timer [12] & (!\u8|control1|timer [15] & (!\u8|control1|timer [13] & !\u8|control1|timer [14])))

	.dataa(\u8|control1|timer [12]),
	.datab(\u8|control1|timer [15]),
	.datac(\u8|control1|timer [13]),
	.datad(\u8|control1|timer [14]),
	.cin(gnd),
	.combout(\u8|control1|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|Equal3~3 .lut_mask = 16'h0001;
defparam \u8|control1|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]))

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .lut_mask = 16'hC33C;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N2
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout )

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .lut_mask = 16'h3C3C;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .lut_mask = 16'h9966;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(vcc),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .lut_mask = 16'hA55A;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N8
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]))

	.dataa(vcc),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .lut_mask = 16'hC33C;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N16
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8] $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N30
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 16'h0FF0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N0
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5] $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 16'h9966;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1] $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]))

	.dataa(vcc),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 16'hC33C;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N10
cycloneii_lcell_comb \u8|mADDR~2 (
// Equation(s):
// \u8|mADDR~2_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u8|rWR1_ADDR [9]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u8|rRD1_ADDR [9]))

	.dataa(\u8|rRD1_ADDR [9]),
	.datab(vcc),
	.datac(\u8|rWR1_ADDR [9]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR~2 .lut_mask = 16'hF0AA;
defparam \u8|mADDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N2
cycloneii_lcell_comb \u8|mADDR~4 (
// Equation(s):
// \u8|mADDR~4_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u8|rWR1_ADDR [11]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u8|rRD1_ADDR [11]))

	.dataa(\u8|rRD1_ADDR [11]),
	.datab(vcc),
	.datac(\u8|rWR1_ADDR [11]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR~4 .lut_mask = 16'hF0AA;
defparam \u8|mADDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N22
cycloneii_lcell_comb \u8|mADDR~8 (
// Equation(s):
// \u8|mADDR~8_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u8|rWR1_ADDR [15])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u8|rRD1_ADDR [15])))

	.dataa(vcc),
	.datab(\u8|rWR1_ADDR [15]),
	.datac(\u8|rRD1_ADDR [15]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR~8 .lut_mask = 16'hCCF0;
defparam \u8|mADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N8
cycloneii_lcell_comb \u8|mADDR~9 (
// Equation(s):
// \u8|mADDR~9_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u8|rWR1_ADDR [16])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u8|rRD1_ADDR [16])))

	.dataa(\u8|rWR1_ADDR [16]),
	.datab(vcc),
	.datac(\u8|rRD1_ADDR [16]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR~9 .lut_mask = 16'hAAF0;
defparam \u8|mADDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneii_lcell_comb \u8|mADDR~10 (
// Equation(s):
// \u8|mADDR~10_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u8|rWR1_ADDR [17]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u8|rRD1_ADDR [17]))

	.dataa(vcc),
	.datab(\u8|rRD1_ADDR [17]),
	.datac(\u8|rWR1_ADDR [17]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR~10_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR~10 .lut_mask = 16'hF0CC;
defparam \u8|mADDR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y18_N15
cycloneii_lcell_ff \u8|command1|rw_shift[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|command1|always4~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|rw_shift [1]));

// Location: LCCOMB_X6_Y18_N20
cycloneii_lcell_comb \u8|command1|rw_shift~0 (
// Equation(s):
// \u8|command1|rw_shift~0_combout  = (!\u8|command1|do_writea~regout  & (\u8|command1|rw_shift [1] & !\u8|command1|do_reada~regout ))

	.dataa(vcc),
	.datab(\u8|command1|do_writea~regout ),
	.datac(\u8|command1|rw_shift [1]),
	.datad(\u8|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u8|command1|rw_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|rw_shift~0 .lut_mask = 16'h0030;
defparam \u8|command1|rw_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N8
cycloneii_lcell_comb \u8|mADDR~12 (
// Equation(s):
// \u8|mADDR~12_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u8|rWR1_ADDR [19])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u8|rRD1_ADDR [19])))

	.dataa(vcc),
	.datab(\u8|rWR1_ADDR [19]),
	.datac(\u8|rRD1_ADDR [19]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR~12 .lut_mask = 16'hCCF0;
defparam \u8|mADDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N19
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [7]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X15_Y10_N13
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [5]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X18_Y9_N17
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [0]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X13_Y10_N31
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [9]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X13_Y10_N15
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [8]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X13_Y10_N11
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [6]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X18_Y10_N9
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [7]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X18_Y10_N27
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [4]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout  = (\u3|oDval~regout  & (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & 
// ((\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # (\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ))))

	.dataa(\u3|oDval~regout ),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 .lut_mask = 16'h8880;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout  = (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout  & !\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 .lut_mask = 16'h0010;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N5
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [5]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X19_Y10_N29
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [2]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X18_Y10_N23
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [3]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N14
cycloneii_lcell_comb \u3|rBlue~20 (
// Equation(s):
// \u3|rBlue~20_combout  = (\u3|rBlue[11]~15_combout  & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [4]) # (\u3|rBlue[11]~36_combout )))) # (!\u3|rBlue[11]~15_combout  & (\u3|wData1_d1 [4] & ((!\u3|rBlue[11]~36_combout ))))

	.dataa(\u3|rBlue[11]~15_combout ),
	.datab(\u3|wData1_d1 [4]),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [4]),
	.datad(\u3|rBlue[11]~36_combout ),
	.cin(gnd),
	.combout(\u3|rBlue~20_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~20 .lut_mask = 16'hAAE4;
defparam \u3|rBlue~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N16
cycloneii_lcell_comb \u3|rBlue~28 (
// Equation(s):
// \u3|rBlue~28_combout  = (\u3|rBlue[11]~36_combout  & (\u3|rBlue[11]~15_combout )) # (!\u3|rBlue[11]~36_combout  & ((\u3|rBlue[11]~15_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [8]))) # (!\u3|rBlue[11]~15_combout  & 
// (\u3|wData1_d1 [8]))))

	.dataa(\u3|rBlue[11]~36_combout ),
	.datab(\u3|rBlue[11]~15_combout ),
	.datac(\u3|wData1_d1 [8]),
	.datad(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [8]),
	.cin(gnd),
	.combout(\u3|rBlue~28_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~28 .lut_mask = 16'hDC98;
defparam \u3|rBlue~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N30
cycloneii_lcell_comb \u3|rBlue~29 (
// Equation(s):
// \u3|rBlue~29_combout  = (\u3|rBlue[11]~36_combout  & ((\u3|rBlue~28_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [32]))) # (!\u3|rBlue~28_combout  & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20])))) # 
// (!\u3|rBlue[11]~36_combout  & (((\u3|rBlue~28_combout ))))

	.dataa(\u3|rBlue[11]~36_combout ),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20]),
	.datac(\u3|rBlue~28_combout ),
	.datad(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [32]),
	.cin(gnd),
	.combout(\u3|rBlue~29_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~29 .lut_mask = 16'hF858;
defparam \u3|rBlue~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N10
cycloneii_lcell_comb \u3|rBlue~32 (
// Equation(s):
// \u3|rBlue~32_combout  = (\u3|rBlue[11]~36_combout  & (((\u3|rBlue[11]~15_combout )))) # (!\u3|rBlue[11]~36_combout  & ((\u3|rBlue[11]~15_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [10]))) # (!\u3|rBlue[11]~15_combout  & 
// (\u3|wData1_d1 [10]))))

	.dataa(\u3|wData1_d1 [10]),
	.datab(\u3|rBlue[11]~36_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [10]),
	.datad(\u3|rBlue[11]~15_combout ),
	.cin(gnd),
	.combout(\u3|rBlue~32_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~32 .lut_mask = 16'hFC22;
defparam \u3|rBlue~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N16
cycloneii_lcell_comb \u3|rBlue~33 (
// Equation(s):
// \u3|rBlue~33_combout  = (\u3|rBlue[11]~36_combout  & ((\u3|rBlue~32_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [34]))) # (!\u3|rBlue~32_combout  & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [22])))) # 
// (!\u3|rBlue[11]~36_combout  & (((\u3|rBlue~32_combout ))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [22]),
	.datab(\u3|rBlue[11]~36_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [34]),
	.datad(\u3|rBlue~32_combout ),
	.cin(gnd),
	.combout(\u3|rBlue~33_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~33 .lut_mask = 16'hF388;
defparam \u3|rBlue~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N12
cycloneii_lcell_comb \u3|rGreen~4 (
// Equation(s):
// \u3|rGreen~4_combout  = (\u3|rBlue[11]~14_combout  & (\u3|rGreen[7]~46_combout )) # (!\u3|rBlue[11]~14_combout  & ((\u3|rGreen[7]~46_combout  & (\u3|wData1_d2 [7])) # (!\u3|rGreen[7]~46_combout  & ((\u3|Add1~16_combout )))))

	.dataa(\u3|rBlue[11]~14_combout ),
	.datab(\u3|rGreen[7]~46_combout ),
	.datac(\u3|wData1_d2 [7]),
	.datad(\u3|Add1~16_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~4_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~4 .lut_mask = 16'hD9C8;
defparam \u3|rGreen~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N2
cycloneii_lcell_comb \u3|rGreen~5 (
// Equation(s):
// \u3|rGreen~5_combout  = (\u3|rBlue[11]~14_combout  & ((\u3|rGreen~4_combout  & (\u3|wData2_d1 [7])) # (!\u3|rGreen~4_combout  & ((\u3|wData2_d2 [7]))))) # (!\u3|rBlue[11]~14_combout  & (((\u3|rGreen~4_combout ))))

	.dataa(\u3|wData2_d1 [7]),
	.datab(\u3|rBlue[11]~14_combout ),
	.datac(\u3|wData2_d2 [7]),
	.datad(\u3|rGreen~4_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~5_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~5 .lut_mask = 16'hBBC0;
defparam \u3|rGreen~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y9_N27
cycloneii_lcell_ff \u3|wData0_d1[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|wData0_d1[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d1 [0]));

// Location: LCCOMB_X49_Y9_N10
cycloneii_lcell_comb \u3|rGreen~9 (
// Equation(s):
// \u3|rGreen~9_combout  = (\u3|rGreen[7]~46_combout  & ((\u3|wData2_d1 [8]) # ((!\u3|rBlue[11]~14_combout )))) # (!\u3|rGreen[7]~46_combout  & (((\u3|wData2_d2 [8] & \u3|rBlue[11]~14_combout ))))

	.dataa(\u3|rGreen[7]~46_combout ),
	.datab(\u3|wData2_d1 [8]),
	.datac(\u3|wData2_d2 [8]),
	.datad(\u3|rBlue[11]~14_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~9_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~9 .lut_mask = 16'hD8AA;
defparam \u3|rGreen~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N28
cycloneii_lcell_comb \u3|rGreen~10 (
// Equation(s):
// \u3|rGreen~10_combout  = (\u3|rBlue[11]~14_combout  & (\u3|rGreen~9_combout )) # (!\u3|rBlue[11]~14_combout  & ((\u3|rGreen~9_combout  & (\u3|wData1_d2 [8])) # (!\u3|rGreen~9_combout  & ((\u3|Add1~18_combout )))))

	.dataa(\u3|rBlue[11]~14_combout ),
	.datab(\u3|rGreen~9_combout ),
	.datac(\u3|wData1_d2 [8]),
	.datad(\u3|Add1~18_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~10_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~10 .lut_mask = 16'hD9C8;
defparam \u3|rGreen~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N24
cycloneii_lcell_comb \u3|rGreen~11 (
// Equation(s):
// \u3|rGreen~11_combout  = (\u3|rGreen[7]~6_combout  & (((\u3|rGreen[7]~45_combout )))) # (!\u3|rGreen[7]~6_combout  & ((\u3|rGreen[7]~45_combout  & ((\u3|Add3~18_combout ))) # (!\u3|rGreen[7]~45_combout  & (\u3|Add2~18_combout ))))

	.dataa(\u3|Add2~18_combout ),
	.datab(\u3|Add3~18_combout ),
	.datac(\u3|rGreen[7]~6_combout ),
	.datad(\u3|rGreen[7]~45_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~11_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~11 .lut_mask = 16'hFC0A;
defparam \u3|rGreen~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N12
cycloneii_lcell_comb \u3|rGreen~12 (
// Equation(s):
// \u3|rGreen~12_combout  = (\u3|rGreen~11_combout  & (((\u3|Add0~18_combout )) # (!\u3|rGreen[7]~6_combout ))) # (!\u3|rGreen~11_combout  & (\u3|rGreen[7]~6_combout  & ((\u3|rGreen~10_combout ))))

	.dataa(\u3|rGreen~11_combout ),
	.datab(\u3|rGreen[7]~6_combout ),
	.datac(\u3|Add0~18_combout ),
	.datad(\u3|rGreen~10_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~12_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~12 .lut_mask = 16'hE6A2;
defparam \u3|rGreen~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N22
cycloneii_lcell_comb \u3|rGreen~13 (
// Equation(s):
// \u3|rGreen~13_combout  = (\u3|rBlue[11]~14_combout  & (\u3|rGreen[7]~46_combout )) # (!\u3|rBlue[11]~14_combout  & ((\u3|rGreen[7]~46_combout  & (\u3|wData1_d2 [9])) # (!\u3|rGreen[7]~46_combout  & ((\u3|Add1~20_combout )))))

	.dataa(\u3|rBlue[11]~14_combout ),
	.datab(\u3|rGreen[7]~46_combout ),
	.datac(\u3|wData1_d2 [9]),
	.datad(\u3|Add1~20_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~13_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~13 .lut_mask = 16'hD9C8;
defparam \u3|rGreen~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N8
cycloneii_lcell_comb \u3|rGreen~14 (
// Equation(s):
// \u3|rGreen~14_combout  = (\u3|rGreen~13_combout  & ((\u3|wData2_d1 [9]) # ((!\u3|rBlue[11]~14_combout )))) # (!\u3|rGreen~13_combout  & (((\u3|wData2_d2 [9] & \u3|rBlue[11]~14_combout ))))

	.dataa(\u3|rGreen~13_combout ),
	.datab(\u3|wData2_d1 [9]),
	.datac(\u3|wData2_d2 [9]),
	.datad(\u3|rBlue[11]~14_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~14_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~14 .lut_mask = 16'hD8AA;
defparam \u3|rGreen~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N26
cycloneii_lcell_comb \u3|rGreen~21 (
// Equation(s):
// \u3|rGreen~21_combout  = (\u3|rBlue[11]~14_combout  & (((\u3|rGreen[7]~46_combout )))) # (!\u3|rBlue[11]~14_combout  & ((\u3|rGreen[7]~46_combout  & (\u3|wData1_d2 [11])) # (!\u3|rGreen[7]~46_combout  & ((\u3|Add1~24_combout )))))

	.dataa(\u3|rBlue[11]~14_combout ),
	.datab(\u3|wData1_d2 [11]),
	.datac(\u3|Add1~24_combout ),
	.datad(\u3|rGreen[7]~46_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~21_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~21 .lut_mask = 16'hEE50;
defparam \u3|rGreen~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N24
cycloneii_lcell_comb \u3|rGreen~22 (
// Equation(s):
// \u3|rGreen~22_combout  = (\u3|rBlue[11]~14_combout  & ((\u3|rGreen~21_combout  & (\u3|wData2_d1 [11])) # (!\u3|rGreen~21_combout  & ((\u3|wData2_d2 [11]))))) # (!\u3|rBlue[11]~14_combout  & (((\u3|rGreen~21_combout ))))

	.dataa(\u3|rBlue[11]~14_combout ),
	.datab(\u3|wData2_d1 [11]),
	.datac(\u3|wData2_d2 [11]),
	.datad(\u3|rGreen~21_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~22_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~22 .lut_mask = 16'hDDA0;
defparam \u3|rGreen~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N1
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [0]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X18_Y19_N19
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [6]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N19
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [9]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N17
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [8]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N5
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [6]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N21
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [7]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N11
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [4]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X14_Y18_N9
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [5]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X20_Y18_N3
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [2]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X19_Y18_N9
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [3]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & (\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout  & 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N21
cycloneii_lcell_ff \u3|wData1_d2[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData1_d1 [2]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d2 [2]));

// Location: LCFF_X48_Y9_N17
cycloneii_lcell_ff \u3|wData2_d2[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData2_d1 [2]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d2 [2]));

// Location: LCCOMB_X48_Y9_N10
cycloneii_lcell_comb \u3|rRed~42 (
// Equation(s):
// \u3|rRed~42_combout  = (\u3|rRed[2]~5_combout  & (((\u3|rRed[2]~47_combout )))) # (!\u3|rRed[2]~5_combout  & ((\u3|rRed[2]~47_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [15]))) # (!\u3|rRed[2]~47_combout  & 
// (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [3]))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [3]),
	.datab(\u3|rRed[2]~5_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [15]),
	.datad(\u3|rRed[2]~47_combout ),
	.cin(gnd),
	.combout(\u3|rRed~42_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~42 .lut_mask = 16'hFC22;
defparam \u3|rRed~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N16
cycloneii_lcell_comb \u3|rGreen~25 (
// Equation(s):
// \u3|rGreen~25_combout  = (\u3|rBlue[11]~14_combout  & ((\u3|rGreen[7]~46_combout  & (\u3|wData2_d1 [2])) # (!\u3|rGreen[7]~46_combout  & ((\u3|wData2_d2 [2]))))) # (!\u3|rBlue[11]~14_combout  & (((\u3|rGreen[7]~46_combout ))))

	.dataa(\u3|rBlue[11]~14_combout ),
	.datab(\u3|wData2_d1 [2]),
	.datac(\u3|wData2_d2 [2]),
	.datad(\u3|rGreen[7]~46_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~25_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~25 .lut_mask = 16'hDDA0;
defparam \u3|rGreen~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N20
cycloneii_lcell_comb \u3|rGreen~26 (
// Equation(s):
// \u3|rGreen~26_combout  = (\u3|rBlue[11]~14_combout  & (((\u3|rGreen~25_combout )))) # (!\u3|rBlue[11]~14_combout  & ((\u3|rGreen~25_combout  & ((\u3|wData1_d2 [2]))) # (!\u3|rGreen~25_combout  & (\u3|Add1~6_combout ))))

	.dataa(\u3|rBlue[11]~14_combout ),
	.datab(\u3|Add1~6_combout ),
	.datac(\u3|wData1_d2 [2]),
	.datad(\u3|rGreen~25_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~26_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~26 .lut_mask = 16'hFA44;
defparam \u3|rGreen~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N8
cycloneii_lcell_comb \u3|rGreen~29 (
// Equation(s):
// \u3|rGreen~29_combout  = (\u3|rGreen[7]~46_combout  & (((\u3|wData1_d2 [3]) # (\u3|rBlue[11]~14_combout )))) # (!\u3|rGreen[7]~46_combout  & (\u3|Add1~8_combout  & ((!\u3|rBlue[11]~14_combout ))))

	.dataa(\u3|rGreen[7]~46_combout ),
	.datab(\u3|Add1~8_combout ),
	.datac(\u3|wData1_d2 [3]),
	.datad(\u3|rBlue[11]~14_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~29_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~29 .lut_mask = 16'hAAE4;
defparam \u3|rGreen~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N0
cycloneii_lcell_comb \u3|rGreen~30 (
// Equation(s):
// \u3|rGreen~30_combout  = (\u3|rGreen~29_combout  & ((\u3|wData2_d1 [3]) # ((!\u3|rBlue[11]~14_combout )))) # (!\u3|rGreen~29_combout  & (((\u3|wData2_d2 [3] & \u3|rBlue[11]~14_combout ))))

	.dataa(\u3|wData2_d1 [3]),
	.datab(\u3|rGreen~29_combout ),
	.datac(\u3|wData2_d2 [3]),
	.datad(\u3|rBlue[11]~14_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~30_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~30 .lut_mask = 16'hB8CC;
defparam \u3|rGreen~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N14
cycloneii_lcell_comb \u3|rGreen~31 (
// Equation(s):
// \u3|rGreen~31_combout  = (\u3|rGreen[7]~45_combout  & (((\u3|rGreen[7]~6_combout )))) # (!\u3|rGreen[7]~45_combout  & ((\u3|rGreen[7]~6_combout  & (\u3|rGreen~30_combout )) # (!\u3|rGreen[7]~6_combout  & ((\u3|Add2~8_combout )))))

	.dataa(\u3|rGreen~30_combout ),
	.datab(\u3|rGreen[7]~45_combout ),
	.datac(\u3|rGreen[7]~6_combout ),
	.datad(\u3|Add2~8_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~31_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~31 .lut_mask = 16'hE3E0;
defparam \u3|rGreen~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N16
cycloneii_lcell_comb \u3|rGreen~43 (
// Equation(s):
// \u3|rGreen~43_combout  = (\u3|rGreen[7]~6_combout  & (((\u3|rGreen[7]~45_combout )))) # (!\u3|rGreen[7]~6_combout  & ((\u3|rGreen[7]~45_combout  & (\u3|Add3~14_combout )) # (!\u3|rGreen[7]~45_combout  & ((\u3|Add2~14_combout )))))

	.dataa(\u3|Add3~14_combout ),
	.datab(\u3|rGreen[7]~6_combout ),
	.datac(\u3|Add2~14_combout ),
	.datad(\u3|rGreen[7]~45_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~43_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~43 .lut_mask = 16'hEE30;
defparam \u3|rGreen~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N17
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]));

// Location: LCFF_X34_Y25_N13
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X36_Y25_N29
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [4]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X35_Y25_N25
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [5]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & ((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4])) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & 
// ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]) # (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N25
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [2]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0] & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1])) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0] & 
// ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]) # (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7BDE;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5])) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & 
// ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]) # (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N10
cycloneii_lcell_comb \u10|Equal0~1 (
// Equation(s):
// \u10|Equal0~1_combout  = (\u10|x_cnt [10] & (\u10|x_cnt [2] & (\u10|x_cnt [1] & \u10|x_cnt [0])))

	.dataa(\u10|x_cnt [10]),
	.datab(\u10|x_cnt [2]),
	.datac(\u10|x_cnt [1]),
	.datad(\u10|x_cnt [0]),
	.cin(gnd),
	.combout(\u10|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u10|Equal0~1 .lut_mask = 16'h8000;
defparam \u10|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N20
cycloneii_lcell_comb \u10|Equal1~1 (
// Equation(s):
// \u10|Equal1~1_combout  = (\u10|y_cnt [3] & (!\u10|y_cnt [0] & (\u10|y_cnt [9] & !\u10|y_cnt [1])))

	.dataa(\u10|y_cnt [3]),
	.datab(\u10|y_cnt [0]),
	.datac(\u10|y_cnt [9]),
	.datad(\u10|y_cnt [1]),
	.cin(gnd),
	.combout(\u10|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u10|Equal1~1 .lut_mask = 16'h0020;
defparam \u10|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y24_N25
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [8]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X52_Y24_N11
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [9]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N10
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8] & ((\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9] 
// $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9])) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8] & 
// ((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]) # (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9] $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h6FF6;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N9
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N24
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0_combout  = (\u10|LessThan2~2_combout  & (\u10|LessThan3~1_combout  & ((\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ))))

	.dataa(\u10|LessThan2~2_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\u10|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0 .lut_mask = 16'hA800;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N28
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8] & ((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]) # 
// (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9] $ (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9])))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8] & 
// ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9] $ (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9])) # (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hF99F;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y30_N0
cycloneii_lcell_comb \u11|m3wire_data[0]~0 (
// Equation(s):
// \u11|m3wire_data[0]~0_combout  = (\u1|oRST_0~regout  & \u11|msetup_st.0010~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u1|oRST_0~regout ),
	.datad(\u11|msetup_st.0010~regout ),
	.cin(gnd),
	.combout(\u11|m3wire_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|m3wire_data[0]~0 .lut_mask = 16'hF000;
defparam \u11|m3wire_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y34_N12
cycloneii_lcell_comb \u11|WideOr13~1 (
// Equation(s):
// \u11|WideOr13~1_combout  = (\u11|lut_index [3] & (((\u11|lut_index [2]) # (!\u11|lut_index [0])))) # (!\u11|lut_index [3] & (\u11|lut_index [1] $ (\u11|lut_index [0] $ (\u11|lut_index [2]))))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|lut_index [1]),
	.datac(\u11|lut_index [0]),
	.datad(\u11|lut_index [2]),
	.cin(gnd),
	.combout(\u11|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr13~1 .lut_mask = 16'hEB1E;
defparam \u11|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y34_N10
cycloneii_lcell_comb \u11|WideOr11~0 (
// Equation(s):
// \u11|WideOr11~0_combout  = (\u11|lut_index [0] & ((\u11|lut_index [2]) # ((!\u11|lut_index [3] & \u11|lut_index [1])))) # (!\u11|lut_index [0] & (((\u11|lut_index [1]))))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|lut_index [1]),
	.datac(\u11|lut_index [0]),
	.datad(\u11|lut_index [2]),
	.cin(gnd),
	.combout(\u11|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr11~0 .lut_mask = 16'hFC4C;
defparam \u11|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y34_N24
cycloneii_lcell_comb \u11|WideOr14~0 (
// Equation(s):
// \u11|WideOr14~0_combout  = (\u11|lut_index [3]) # ((\u11|lut_index [1] & \u11|lut_index [2]))

	.dataa(vcc),
	.datab(\u11|lut_index [1]),
	.datac(\u11|lut_index [3]),
	.datad(\u11|lut_index [2]),
	.cin(gnd),
	.combout(\u11|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr14~0 .lut_mask = 16'hFCF0;
defparam \u11|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y34_N8
cycloneii_lcell_comb \u11|WideOr14~1 (
// Equation(s):
// \u11|WideOr14~1_combout  = (\u11|WideOr14~0_combout  & (\u11|lut_index [1] & ((!\u11|lut_index [4])))) # (!\u11|WideOr14~0_combout  & (((!\u11|lut_index [0]))))

	.dataa(\u11|WideOr14~0_combout ),
	.datab(\u11|lut_index [1]),
	.datac(\u11|lut_index [0]),
	.datad(\u11|lut_index [4]),
	.cin(gnd),
	.combout(\u11|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr14~1 .lut_mask = 16'h058D;
defparam \u11|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y34_N2
cycloneii_lcell_comb \u11|WideOr10~0 (
// Equation(s):
// \u11|WideOr10~0_combout  = (\u11|lut_index [3]) # ((\u11|lut_index [2] & ((\u11|lut_index [1]) # (\u11|lut_index [0]))))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|lut_index [1]),
	.datac(\u11|lut_index [0]),
	.datad(\u11|lut_index [2]),
	.cin(gnd),
	.combout(\u11|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr10~0 .lut_mask = 16'hFEAA;
defparam \u11|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y34_N16
cycloneii_lcell_comb \u11|WideOr10~1 (
// Equation(s):
// \u11|WideOr10~1_combout  = (!\u11|WideOr10~0_combout ) # (!\u11|lut_index [4])

	.dataa(vcc),
	.datab(\u11|lut_index [4]),
	.datac(vcc),
	.datad(\u11|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\u11|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr10~1 .lut_mask = 16'h33FF;
defparam \u11|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N28
cycloneii_lcell_comb \u11|WideOr6~0 (
// Equation(s):
// \u11|WideOr6~0_combout  = \u11|lut_index [3] $ (((\u11|lut_index [0] & (\u11|lut_index [2] & \u11|lut_index [1]))))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|lut_index [0]),
	.datac(\u11|lut_index [2]),
	.datad(\u11|lut_index [1]),
	.cin(gnd),
	.combout(\u11|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr6~0 .lut_mask = 16'h6AAA;
defparam \u11|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y34_N4
cycloneii_lcell_comb \u11|WideOr4~1 (
// Equation(s):
// \u11|WideOr4~1_combout  = (\u11|lut_index [3] & (\u11|lut_index [0] & (\u11|lut_index [2] & \u11|lut_index [1])))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|lut_index [0]),
	.datac(\u11|lut_index [2]),
	.datad(\u11|lut_index [1]),
	.cin(gnd),
	.combout(\u11|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr4~1 .lut_mask = 16'h8000;
defparam \u11|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y34_N2
cycloneii_lcell_comb \u11|WideOr5~0 (
// Equation(s):
// \u11|WideOr5~0_combout  = (!\u11|WideOr4~1_combout  & !\u11|lut_index [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u11|WideOr4~1_combout ),
	.datad(\u11|lut_index [4]),
	.cin(gnd),
	.combout(\u11|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr5~0 .lut_mask = 16'h000F;
defparam \u11|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y34_N0
cycloneii_lcell_comb \u11|WideOr4~2 (
// Equation(s):
// \u11|WideOr4~2_combout  = (\u11|lut_index [1] & (!\u11|lut_index [4] & (\u11|WideOr4~1_combout ))) # (!\u11|lut_index [1] & ((\u11|WideOr4~0_combout ) # ((!\u11|lut_index [4] & \u11|WideOr4~1_combout ))))

	.dataa(\u11|lut_index [1]),
	.datab(\u11|lut_index [4]),
	.datac(\u11|WideOr4~1_combout ),
	.datad(\u11|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\u11|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr4~2 .lut_mask = 16'h7530;
defparam \u11|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y34_N22
cycloneii_lcell_comb \u11|WideOr7~0 (
// Equation(s):
// \u11|WideOr7~0_combout  = (\u11|lut_index [1] & ((\u11|lut_index [0]) # (\u11|lut_index [4]))) # (!\u11|lut_index [1] & (\u11|lut_index [0] & \u11|lut_index [4]))

	.dataa(\u11|lut_index [1]),
	.datab(vcc),
	.datac(\u11|lut_index [0]),
	.datad(\u11|lut_index [4]),
	.cin(gnd),
	.combout(\u11|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr7~0 .lut_mask = 16'hFAA0;
defparam \u11|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y34_N8
cycloneii_lcell_comb \u11|WideOr7~1 (
// Equation(s):
// \u11|WideOr7~1_combout  = (\u11|WideOr7~0_combout  & (((!\u11|lut_index [2] & !\u11|lut_index [4])))) # (!\u11|WideOr7~0_combout  & (\u11|lut_index [2] & ((!\u11|lut_index [4]) # (!\u11|lut_index [3]))))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|WideOr7~0_combout ),
	.datac(\u11|lut_index [2]),
	.datad(\u11|lut_index [4]),
	.cin(gnd),
	.combout(\u11|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr7~1 .lut_mask = 16'h103C;
defparam \u11|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N10
cycloneii_lcell_comb \u11|Mux0~0 (
// Equation(s):
// \u11|Mux0~0_combout  = (\u11|lut_index [3] & (\u11|lut_index [0] $ (((\u11|lut_index [2]) # (\u11|lut_index [1]))))) # (!\u11|lut_index [3] & ((\u11|lut_index [1] & ((!\u11|lut_index [2]))) # (!\u11|lut_index [1] & (\u11|lut_index [0]))))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|lut_index [0]),
	.datac(\u11|lut_index [2]),
	.datad(\u11|lut_index [1]),
	.cin(gnd),
	.combout(\u11|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|Mux0~0 .lut_mask = 16'h276C;
defparam \u11|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y19_N11
cycloneii_lcell_ff \u9|mI2C_DATA[10] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux13~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [10]));

// Location: LCFF_X54_Y19_N29
cycloneii_lcell_ff \u9|mI2C_DATA[16] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux7~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [16]));

// Location: LCFF_X54_Y19_N7
cycloneii_lcell_ff \u9|mI2C_DATA[17] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [17]));

// Location: LCFF_X56_Y20_N17
cycloneii_lcell_ff \u9|mI2C_DATA[9] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux14~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [9]));

// Location: LCFF_X56_Y20_N11
cycloneii_lcell_ff \u9|mI2C_DATA[8] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux15~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [8]));

// Location: LCFF_X54_Y19_N25
cycloneii_lcell_ff \u9|mI2C_DATA[15] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux8~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [15]));

// Location: LCFF_X56_Y20_N9
cycloneii_lcell_ff \u9|mI2C_DATA[12] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux11~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [12]));

// Location: LCFF_X54_Y19_N3
cycloneii_lcell_ff \u9|mI2C_DATA[18] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux5~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [18]));

// Location: LCFF_X56_Y20_N27
cycloneii_lcell_ff \u9|mI2C_DATA[19] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [19]));

// Location: LCFF_X56_Y20_N21
cycloneii_lcell_ff \u9|mI2C_DATA[11] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux12~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [11]));

// Location: LCFF_X56_Y20_N23
cycloneii_lcell_ff \u9|mI2C_DATA[7] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux16~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [7]));

// Location: LCFF_X57_Y20_N29
cycloneii_lcell_ff \u9|mI2C_DATA[13] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux10~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [13]));

// Location: LCFF_X56_Y20_N29
cycloneii_lcell_ff \u9|mI2C_DATA[14] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux9~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [14]));

// Location: LCFF_X57_Y20_N23
cycloneii_lcell_ff \u9|mI2C_DATA[6] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux17~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [6]));

// Location: LCFF_X57_Y20_N17
cycloneii_lcell_ff \u9|mI2C_DATA[0] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux23~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [0]));

// Location: LCFF_X57_Y20_N19
cycloneii_lcell_ff \u9|mI2C_DATA[3] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux20~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [3]));

// Location: LCFF_X57_Y20_N21
cycloneii_lcell_ff \u9|mI2C_DATA[4] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux19~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [4]));

// Location: LCFF_X54_Y20_N27
cycloneii_lcell_ff \u9|mI2C_DATA[5] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [5]));

// Location: LCFF_X57_Y20_N7
cycloneii_lcell_ff \u9|mI2C_DATA[2] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux21~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [2]));

// Location: LCFF_X56_Y20_N19
cycloneii_lcell_ff \u9|mI2C_DATA[23] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [23]));

// Location: LCFF_X54_Y19_N5
cycloneii_lcell_ff \u9|mI2C_DATA[21] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [21]));

// Location: LCFF_X57_Y20_N5
cycloneii_lcell_ff \u9|mI2C_DATA[22] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [22]));

// Location: LCCOMB_X10_Y11_N14
cycloneii_lcell_comb \u7|control1|LessThan0~0 (
// Equation(s):
// \u7|control1|LessThan0~0_combout  = ((!\u7|control1|init_timer [2] & (!\u7|control1|init_timer [0] & !\u7|control1|init_timer [1]))) # (!\u7|control1|init_timer [3])

	.dataa(\u7|control1|init_timer [2]),
	.datab(\u7|control1|init_timer [3]),
	.datac(\u7|control1|init_timer [0]),
	.datad(\u7|control1|init_timer [1]),
	.cin(gnd),
	.combout(\u7|control1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|LessThan0~0 .lut_mask = 16'h3337;
defparam \u7|control1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneii_lcell_comb \u7|control1|LessThan0~1 (
// Equation(s):
// \u7|control1|LessThan0~1_combout  = (!\u7|control1|init_timer [8] & (((\u7|control1|LessThan0~0_combout  & \u7|control1|LOAD_MODE~2_combout )) # (!\u7|control1|init_timer [7])))

	.dataa(\u7|control1|init_timer [8]),
	.datab(\u7|control1|LessThan0~0_combout ),
	.datac(\u7|control1|init_timer [7]),
	.datad(\u7|control1|LOAD_MODE~2_combout ),
	.cin(gnd),
	.combout(\u7|control1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|LessThan0~1 .lut_mask = 16'h4505;
defparam \u7|control1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cycloneii_lcell_comb \u7|rWR1_ADDR[13]~17 (
// Equation(s):
// \u7|rWR1_ADDR[13]~17_combout  = (\u1|oRST_0~regout  & (!\u7|rWR1_ADDR [22] & (!\u7|rWR1_ADDR [20] & !\u7|rWR1_ADDR [19])))

	.dataa(\u1|oRST_0~regout ),
	.datab(\u7|rWR1_ADDR [22]),
	.datac(\u7|rWR1_ADDR [20]),
	.datad(\u7|rWR1_ADDR [19]),
	.cin(gnd),
	.combout(\u7|rWR1_ADDR[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u7|rWR1_ADDR[13]~17 .lut_mask = 16'h0002;
defparam \u7|rWR1_ADDR[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cycloneii_lcell_comb \u7|LessThan1~0 (
// Equation(s):
// \u7|LessThan1~0_combout  = ((!\u7|rWR1_ADDR [10] & ((!\u7|rWR1_ADDR [9]) # (!\u7|rWR1_ADDR [8])))) # (!\u7|rWR1_ADDR [11])

	.dataa(\u7|rWR1_ADDR [8]),
	.datab(\u7|rWR1_ADDR [11]),
	.datac(\u7|rWR1_ADDR [10]),
	.datad(\u7|rWR1_ADDR [9]),
	.cin(gnd),
	.combout(\u7|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|LessThan1~0 .lut_mask = 16'h373F;
defparam \u7|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
cycloneii_lcell_comb \u7|rWR1_ADDR[13]~18 (
// Equation(s):
// \u7|rWR1_ADDR[13]~18_combout  = (\u7|rWR1_ADDR [14] & ((\u7|rWR1_ADDR [13]) # ((\u7|rWR1_ADDR [12] & !\u7|LessThan1~0_combout ))))

	.dataa(\u7|rWR1_ADDR [14]),
	.datab(\u7|rWR1_ADDR [13]),
	.datac(\u7|rWR1_ADDR [12]),
	.datad(\u7|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u7|rWR1_ADDR[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u7|rWR1_ADDR[13]~18 .lut_mask = 16'h88A8;
defparam \u7|rWR1_ADDR[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneii_lcell_comb \u7|LessThan3~0 (
// Equation(s):
// \u7|LessThan3~0_combout  = ((!\u7|rRD1_ADDR [10] & ((!\u7|rRD1_ADDR [8]) # (!\u7|rRD1_ADDR [9])))) # (!\u7|rRD1_ADDR [11])

	.dataa(\u7|rRD1_ADDR [11]),
	.datab(\u7|rRD1_ADDR [9]),
	.datac(\u7|rRD1_ADDR [10]),
	.datad(\u7|rRD1_ADDR [8]),
	.cin(gnd),
	.combout(\u7|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|LessThan3~0 .lut_mask = 16'h575F;
defparam \u7|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneii_lcell_comb \u7|rRD1_ADDR[20]~18 (
// Equation(s):
// \u7|rRD1_ADDR[20]~18_combout  = (\u7|rRD1_ADDR [14] & ((\u7|rRD1_ADDR [13]) # ((\u7|rRD1_ADDR [12] & !\u7|LessThan3~0_combout ))))

	.dataa(\u7|rRD1_ADDR [12]),
	.datab(\u7|LessThan3~0_combout ),
	.datac(\u7|rRD1_ADDR [14]),
	.datad(\u7|rRD1_ADDR [13]),
	.cin(gnd),
	.combout(\u7|rRD1_ADDR[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u7|rRD1_ADDR[20]~18 .lut_mask = 16'hF020;
defparam \u7|rRD1_ADDR[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y11_N13
cycloneii_lcell_ff \u7|command1|rp_shift[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|rp_shift~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|command1|rp_shift[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|rp_shift [1]));

// Location: LCCOMB_X8_Y11_N6
cycloneii_lcell_comb \u7|command1|rp_shift~2 (
// Equation(s):
// \u7|command1|rp_shift~2_combout  = (!\u7|control1|INIT_REQ~regout  & ((\u7|command1|rp_shift [1]) # ((!\u7|command1|command_delay [0] & \u7|command1|command_done~regout ))))

	.dataa(\u7|command1|rp_shift [1]),
	.datab(\u7|command1|command_delay [0]),
	.datac(\u7|command1|command_done~regout ),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|rp_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|rp_shift~2 .lut_mask = 16'h00BA;
defparam \u7|command1|rp_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N24
cycloneii_lcell_comb \u7|command1|ex_write~0 (
// Equation(s):
// \u7|command1|ex_write~0_combout  = (\u7|command1|rp_shift[1]~0_combout  & (!\u7|PM_STOP~regout  & ((\u7|command1|ex_write~regout ) # (\u7|command1|always0~3_combout )))) # (!\u7|command1|rp_shift[1]~0_combout  & (((\u7|command1|ex_write~regout ) # 
// (\u7|command1|always0~3_combout ))))

	.dataa(\u7|command1|rp_shift[1]~0_combout ),
	.datab(\u7|PM_STOP~regout ),
	.datac(\u7|command1|ex_write~regout ),
	.datad(\u7|command1|always0~3_combout ),
	.cin(gnd),
	.combout(\u7|command1|ex_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|ex_write~0 .lut_mask = 16'h7770;
defparam \u7|command1|ex_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneii_lcell_comb \u7|control1|REF_REQ~1 (
// Equation(s):
// \u7|control1|REF_REQ~1_combout  = (\u7|control1|INIT_REQ~regout ) # (\u7|command1|REF_ACK~regout )

	.dataa(\u7|control1|INIT_REQ~regout ),
	.datab(vcc),
	.datac(\u7|command1|REF_ACK~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|control1|REF_REQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|REF_REQ~1 .lut_mask = 16'hFAFA;
defparam \u7|control1|REF_REQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N23
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [1]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X34_Y22_N9
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [0]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X8_Y18_N13
cycloneii_lcell_ff \u8|command1|command_delay[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|command_delay~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|command_delay [1]));

// Location: LCCOMB_X8_Y18_N10
cycloneii_lcell_comb \u8|LessThan1~0 (
// Equation(s):
// \u8|LessThan1~0_combout  = ((!\u8|rWR1_ADDR [10] & ((!\u8|rWR1_ADDR [8]) # (!\u8|rWR1_ADDR [9])))) # (!\u8|rWR1_ADDR [11])

	.dataa(\u8|rWR1_ADDR [9]),
	.datab(\u8|rWR1_ADDR [10]),
	.datac(\u8|rWR1_ADDR [11]),
	.datad(\u8|rWR1_ADDR [8]),
	.cin(gnd),
	.combout(\u8|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|LessThan1~0 .lut_mask = 16'h1F3F;
defparam \u8|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N8
cycloneii_lcell_comb \u8|rWR1_ADDR[16]~18 (
// Equation(s):
// \u8|rWR1_ADDR[16]~18_combout  = (\u8|rWR1_ADDR [14] & ((\u8|rWR1_ADDR [13]) # ((\u8|rWR1_ADDR [12] & !\u8|LessThan1~0_combout ))))

	.dataa(\u8|rWR1_ADDR [14]),
	.datab(\u8|rWR1_ADDR [12]),
	.datac(\u8|rWR1_ADDR [13]),
	.datad(\u8|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u8|rWR1_ADDR[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u8|rWR1_ADDR[16]~18 .lut_mask = 16'hA0A8;
defparam \u8|rWR1_ADDR[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N14
cycloneii_lcell_comb \u8|rWR1_ADDR[16]~19 (
// Equation(s):
// \u8|rWR1_ADDR[16]~19_combout  = (\u8|rWR1_ADDR [17]) # ((\u8|rWR1_ADDR [15] & (\u8|rWR1_ADDR[16]~18_combout  & \u8|rWR1_ADDR [16])))

	.dataa(\u8|rWR1_ADDR [15]),
	.datab(\u8|rWR1_ADDR [17]),
	.datac(\u8|rWR1_ADDR[16]~18_combout ),
	.datad(\u8|rWR1_ADDR [16]),
	.cin(gnd),
	.combout(\u8|rWR1_ADDR[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u8|rWR1_ADDR[16]~19 .lut_mask = 16'hECCC;
defparam \u8|rWR1_ADDR[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N30
cycloneii_lcell_comb \u8|LessThan3~0 (
// Equation(s):
// \u8|LessThan3~0_combout  = ((!\u8|rRD1_ADDR [10] & ((!\u8|rRD1_ADDR [9]) # (!\u8|rRD1_ADDR [8])))) # (!\u8|rRD1_ADDR [11])

	.dataa(\u8|rRD1_ADDR [11]),
	.datab(\u8|rRD1_ADDR [10]),
	.datac(\u8|rRD1_ADDR [8]),
	.datad(\u8|rRD1_ADDR [9]),
	.cin(gnd),
	.combout(\u8|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|LessThan3~0 .lut_mask = 16'h5777;
defparam \u8|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N0
cycloneii_lcell_comb \u8|rRD1_ADDR[8]~18 (
// Equation(s):
// \u8|rRD1_ADDR[8]~18_combout  = (\u8|rRD1_ADDR [14] & ((\u8|rRD1_ADDR [13]) # ((\u8|rRD1_ADDR [12] & !\u8|LessThan3~0_combout ))))

	.dataa(\u8|rRD1_ADDR [13]),
	.datab(\u8|rRD1_ADDR [12]),
	.datac(\u8|rRD1_ADDR [14]),
	.datad(\u8|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\u8|rRD1_ADDR[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u8|rRD1_ADDR[8]~18 .lut_mask = 16'hA0E0;
defparam \u8|rRD1_ADDR[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N14
cycloneii_lcell_comb \u8|rRD1_ADDR[8]~19 (
// Equation(s):
// \u8|rRD1_ADDR[8]~19_combout  = (\u8|rRD1_ADDR [17]) # ((\u8|rRD1_ADDR [16] & (\u8|rRD1_ADDR [15] & \u8|rRD1_ADDR[8]~18_combout )))

	.dataa(\u8|rRD1_ADDR [16]),
	.datab(\u8|rRD1_ADDR [17]),
	.datac(\u8|rRD1_ADDR [15]),
	.datad(\u8|rRD1_ADDR[8]~18_combout ),
	.cin(gnd),
	.combout(\u8|rRD1_ADDR[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u8|rRD1_ADDR[8]~19 .lut_mask = 16'hECCC;
defparam \u8|rRD1_ADDR[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y17_N25
cycloneii_lcell_ff \u8|command1|rp_shift[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|rp_shift~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|command1|rp_shift[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|rp_shift [1]));

// Location: LCCOMB_X9_Y17_N6
cycloneii_lcell_comb \u8|command1|rp_shift~2 (
// Equation(s):
// \u8|command1|rp_shift~2_combout  = (!\u7|control1|INIT_REQ~regout  & ((\u8|command1|rp_shift [1]) # ((\u8|command1|command_done~regout  & !\u8|command1|command_delay [0]))))

	.dataa(\u8|command1|rp_shift [1]),
	.datab(\u8|command1|command_done~regout ),
	.datac(\u8|command1|command_delay [0]),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u8|command1|rp_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|rp_shift~2 .lut_mask = 16'h00AE;
defparam \u8|command1|rp_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N20
cycloneii_lcell_comb \u8|command1|ex_read~0 (
// Equation(s):
// \u8|command1|ex_read~0_combout  = (\u8|PM_STOP~regout  & (!\u8|command1|rp_shift[0]~0_combout  & ((\u8|command1|always0~2_combout ) # (\u8|command1|ex_read~regout )))) # (!\u8|PM_STOP~regout  & ((\u8|command1|always0~2_combout ) # 
// ((\u8|command1|ex_read~regout ))))

	.dataa(\u8|PM_STOP~regout ),
	.datab(\u8|command1|always0~2_combout ),
	.datac(\u8|command1|ex_read~regout ),
	.datad(\u8|command1|rp_shift[0]~0_combout ),
	.cin(gnd),
	.combout(\u8|command1|ex_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|ex_read~0 .lut_mask = 16'h54FC;
defparam \u8|command1|ex_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N11
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ));

// Location: LCFF_X18_Y10_N7
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]));

// Location: LCFF_X19_Y10_N25
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]));

// Location: LCFF_X18_Y9_N7
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2 (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout ));

// Location: LCFF_X16_Y10_N17
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b [8]),
	.sdata(gnd),
	.aclr(!\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ));

// Location: LCFF_X18_Y8_N17
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b [8]),
	.aclr(!\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ));

// Location: LCFF_X19_Y18_N17
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]));

// Location: LCFF_X18_Y19_N3
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]));

// Location: LCFF_X16_Y19_N21
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ));

// Location: LCFF_X34_Y23_N9
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [8]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X36_Y25_N5
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [4]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X35_Y25_N5
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [5]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X34_Y23_N21
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [2]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X52_Y24_N17
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [8]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X52_Y24_N27
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [9]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X56_Y25_N13
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [2]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N26
cycloneii_lcell_comb \u9|Mux5~0 (
// Equation(s):
// \u9|Mux5~0_combout  = (!\u9|LUT_INDEX [1] & (\u9|LUT_INDEX [4] & (!\u9|LUT_INDEX [3] & \u9|LUT_INDEX [0])))

	.dataa(\u9|LUT_INDEX [1]),
	.datab(\u9|LUT_INDEX [4]),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux5~0 .lut_mask = 16'h0400;
defparam \u9|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N22
cycloneii_lcell_comb \u9|Mux9~0 (
// Equation(s):
// \u9|Mux9~0_combout  = (!\u9|LUT_INDEX [3] & !\u9|LUT_INDEX [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\u9|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux9~0 .lut_mask = 16'h000F;
defparam \u9|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N10
cycloneii_lcell_comb \u9|Mux13~0 (
// Equation(s):
// \u9|Mux13~0_combout  = (\u9|Mux5~0_combout ) # ((\u9|Mux9~0_combout  & (!\u9|senosr_exposure [10] & \u9|Mux17~0_combout )))

	.dataa(\u9|Mux9~0_combout ),
	.datab(\u9|Mux5~0_combout ),
	.datac(\u9|senosr_exposure [10]),
	.datad(\u9|Mux17~0_combout ),
	.cin(gnd),
	.combout(\u9|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux13~0 .lut_mask = 16'hCECC;
defparam \u9|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N20
cycloneii_lcell_comb \u9|Mux7~0 (
// Equation(s):
// \u9|Mux7~0_combout  = (\u9|LUT_INDEX [4] & (\u9|LUT_INDEX [0] $ (((!\u9|LUT_INDEX [1]) # (!\u9|LUT_INDEX [2]))))) # (!\u9|LUT_INDEX [4] & (\u9|LUT_INDEX [1] & ((!\u9|LUT_INDEX [0]) # (!\u9|LUT_INDEX [2]))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|LUT_INDEX [4]),
	.datac(\u9|LUT_INDEX [1]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux7~0 .lut_mask = 16'h907C;
defparam \u9|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N30
cycloneii_lcell_comb \u9|Mux7~1 (
// Equation(s):
// \u9|Mux7~1_combout  = (\u9|LUT_INDEX [2]) # ((\u9|LUT_INDEX [1] & ((\u9|LUT_INDEX [4]) # (!\u9|LUT_INDEX [0]))) # (!\u9|LUT_INDEX [1] & ((\u9|LUT_INDEX [0]))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|LUT_INDEX [4]),
	.datac(\u9|LUT_INDEX [1]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux7~1 .lut_mask = 16'hEFFA;
defparam \u9|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N28
cycloneii_lcell_comb \u9|Mux7~2 (
// Equation(s):
// \u9|Mux7~2_combout  = (\u9|LUT_INDEX [3] & ((!\u9|Mux7~1_combout ))) # (!\u9|LUT_INDEX [3] & (\u9|Mux7~0_combout ))

	.dataa(\u9|Mux7~0_combout ),
	.datab(\u9|Mux7~1_combout ),
	.datac(\u9|LUT_INDEX [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u9|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux7~2 .lut_mask = 16'h3A3A;
defparam \u9|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N0
cycloneii_lcell_comb \u9|Mux14~0 (
// Equation(s):
// \u9|Mux14~0_combout  = (\u9|LUT_INDEX [4] & (!\u9|LUT_INDEX [3] & ((\u9|LUT_INDEX [2]) # (\u9|LUT_INDEX [0])))) # (!\u9|LUT_INDEX [4] & (!\u9|LUT_INDEX [2] & (\u9|LUT_INDEX [3] & !\u9|LUT_INDEX [0])))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|LUT_INDEX [4]),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux14~0 .lut_mask = 16'h0C18;
defparam \u9|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N16
cycloneii_lcell_comb \u9|Mux14~1 (
// Equation(s):
// \u9|Mux14~1_combout  = (\u9|LUT_INDEX [1] & (((\u9|Mux10~2_combout  & \u9|senosr_exposure [9])))) # (!\u9|LUT_INDEX [1] & ((\u9|Mux14~0_combout ) # ((\u9|Mux10~2_combout  & \u9|senosr_exposure [9]))))

	.dataa(\u9|LUT_INDEX [1]),
	.datab(\u9|Mux14~0_combout ),
	.datac(\u9|Mux10~2_combout ),
	.datad(\u9|senosr_exposure [9]),
	.cin(gnd),
	.combout(\u9|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux14~1 .lut_mask = 16'hF444;
defparam \u9|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N20
cycloneii_lcell_comb \u9|Add4~0 (
// Equation(s):
// \u9|Add4~0_combout  = (\u9|LUT_INDEX [1] & \u9|LUT_INDEX [0])

	.dataa(vcc),
	.datab(\u9|LUT_INDEX [1]),
	.datac(vcc),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Add4~0 .lut_mask = 16'hCC00;
defparam \u9|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N30
cycloneii_lcell_comb \u9|Mux15~0 (
// Equation(s):
// \u9|Mux15~0_combout  = (!\u9|LUT_INDEX [3] & (\u9|LUT_INDEX [2] & (\u9|Add4~0_combout  & !\u9|LUT_INDEX [4])))

	.dataa(\u9|LUT_INDEX [3]),
	.datab(\u9|LUT_INDEX [2]),
	.datac(\u9|Add4~0_combout ),
	.datad(\u9|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\u9|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux15~0 .lut_mask = 16'h0040;
defparam \u9|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N6
cycloneii_lcell_comb \u9|Mux15~1 (
// Equation(s):
// \u9|Mux15~1_combout  = (\u9|LUT_INDEX [3] & (!\u9|LUT_INDEX [2] & ((!\u9|LUT_INDEX [0])))) # (!\u9|LUT_INDEX [3] & (\u9|LUT_INDEX [4] & (\u9|LUT_INDEX [2] $ (\u9|LUT_INDEX [0]))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|LUT_INDEX [4]),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux15~1 .lut_mask = 16'h0458;
defparam \u9|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N12
cycloneii_lcell_comb \u9|Mux15~2 (
// Equation(s):
// \u9|Mux15~2_combout  = (\u9|Mux15~1_combout  & !\u9|LUT_INDEX [1])

	.dataa(\u9|Mux15~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\u9|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux15~2 .lut_mask = 16'h00AA;
defparam \u9|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N10
cycloneii_lcell_comb \u9|Mux15~3 (
// Equation(s):
// \u9|Mux15~3_combout  = (\u9|Mux10~2_combout  & (((!\u9|senosr_exposure [8])))) # (!\u9|Mux10~2_combout  & ((\u9|Mux15~2_combout ) # ((\u9|Mux15~0_combout ))))

	.dataa(\u9|Mux15~2_combout ),
	.datab(\u9|Mux15~0_combout ),
	.datac(\u9|Mux10~2_combout ),
	.datad(\u9|senosr_exposure [8]),
	.cin(gnd),
	.combout(\u9|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux15~3 .lut_mask = 16'h0EFE;
defparam \u9|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N8
cycloneii_lcell_comb \u9|Mux8~0 (
// Equation(s):
// \u9|Mux8~0_combout  = (!\u9|LUT_INDEX [1] & (\u9|LUT_INDEX [0] & ((\u9|LUT_INDEX [2]) # (!\iSW~combout [17]))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\iSW~combout [17]),
	.datac(\u9|LUT_INDEX [1]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux8~0 .lut_mask = 16'h0B00;
defparam \u9|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N24
cycloneii_lcell_comb \u9|Mux8~1 (
// Equation(s):
// \u9|Mux8~1_combout  = (\u9|Mux9~0_combout  & ((\u9|Mux8~0_combout ) # ((\u9|senosr_exposure [15] & \u9|Mux17~0_combout ))))

	.dataa(\u9|senosr_exposure [15]),
	.datab(\u9|Mux9~0_combout ),
	.datac(\u9|Mux8~0_combout ),
	.datad(\u9|Mux17~0_combout ),
	.cin(gnd),
	.combout(\u9|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux8~1 .lut_mask = 16'hC8C0;
defparam \u9|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N2
cycloneii_lcell_comb \u9|Mux11~0 (
// Equation(s):
// \u9|Mux11~0_combout  = (\u9|LUT_INDEX [1] & (!\u9|LUT_INDEX [4] & (\u9|LUT_INDEX [3] & \u9|LUT_INDEX [0])))

	.dataa(\u9|LUT_INDEX [1]),
	.datab(\u9|LUT_INDEX [4]),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux11~0 .lut_mask = 16'h2000;
defparam \u9|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N8
cycloneii_lcell_comb \u9|Mux11~1 (
// Equation(s):
// \u9|Mux11~1_combout  = (\u9|LUT_INDEX [2] & (\u9|Mux10~2_combout  & (\u9|senosr_exposure [12]))) # (!\u9|LUT_INDEX [2] & ((\u9|Mux11~0_combout ) # ((\u9|Mux10~2_combout  & \u9|senosr_exposure [12]))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|Mux10~2_combout ),
	.datac(\u9|senosr_exposure [12]),
	.datad(\u9|Mux11~0_combout ),
	.cin(gnd),
	.combout(\u9|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux11~1 .lut_mask = 16'hD5C0;
defparam \u9|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N14
cycloneii_lcell_comb \u9|Mux5~1 (
// Equation(s):
// \u9|Mux5~1_combout  = (\u9|LUT_INDEX [3] & (!\u9|LUT_INDEX [2] & (!\u9|LUT_INDEX [1]))) # (!\u9|LUT_INDEX [3] & ((\u9|LUT_INDEX [1] & ((\u9|LUT_INDEX [0]))) # (!\u9|LUT_INDEX [1] & (\u9|LUT_INDEX [2] & !\u9|LUT_INDEX [0]))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|LUT_INDEX [3]),
	.datac(\u9|LUT_INDEX [1]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux5~1 .lut_mask = 16'h3406;
defparam \u9|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N2
cycloneii_lcell_comb \u9|Mux5~2 (
// Equation(s):
// \u9|Mux5~2_combout  = (\u9|LUT_INDEX [2] & ((\u9|Mux5~0_combout ) # ((\u9|Mux5~1_combout  & !\u9|LUT_INDEX [4])))) # (!\u9|LUT_INDEX [2] & (((\u9|Mux5~1_combout  & !\u9|LUT_INDEX [4]))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|Mux5~0_combout ),
	.datac(\u9|Mux5~1_combout ),
	.datad(\u9|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\u9|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux5~2 .lut_mask = 16'h88F8;
defparam \u9|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N4
cycloneii_lcell_comb \u9|Mux1~1 (
// Equation(s):
// \u9|Mux1~1_combout  = (\u9|LUT_INDEX [4] & (\u9|LUT_INDEX [3] & (!\u9|LUT_INDEX [1] & \u9|Mux1~0_combout )))

	.dataa(\u9|LUT_INDEX [4]),
	.datab(\u9|LUT_INDEX [3]),
	.datac(\u9|LUT_INDEX [1]),
	.datad(\u9|Mux1~0_combout ),
	.cin(gnd),
	.combout(\u9|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux1~1 .lut_mask = 16'h0800;
defparam \u9|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N24
cycloneii_lcell_comb \u9|Mux4~0 (
// Equation(s):
// \u9|Mux4~0_combout  = (\u9|LUT_INDEX [2] & ((\u9|LUT_INDEX [0] & (!\u9|LUT_INDEX [3])) # (!\u9|LUT_INDEX [0] & ((\u9|LUT_INDEX [1]))))) # (!\u9|LUT_INDEX [2] & ((\u9|LUT_INDEX [3] & ((!\u9|LUT_INDEX [1]))) # (!\u9|LUT_INDEX [3] & (!\u9|LUT_INDEX [0] & 
// \u9|LUT_INDEX [1]))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|LUT_INDEX [0]),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\u9|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux4~0 .lut_mask = 16'h2B58;
defparam \u9|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N26
cycloneii_lcell_comb \u9|Mux4~1 (
// Equation(s):
// \u9|Mux4~1_combout  = (\u9|Mux1~1_combout ) # ((\u9|Mux4~0_combout  & !\u9|LUT_INDEX [4]))

	.dataa(\u9|Mux4~0_combout ),
	.datab(\u9|LUT_INDEX [4]),
	.datac(vcc),
	.datad(\u9|Mux1~1_combout ),
	.cin(gnd),
	.combout(\u9|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux4~1 .lut_mask = 16'hFF22;
defparam \u9|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N14
cycloneii_lcell_comb \u9|Mux12~0 (
// Equation(s):
// \u9|Mux12~0_combout  = (!\u9|LUT_INDEX [2] & ((\u9|LUT_INDEX [4] & (!\u9|LUT_INDEX [3] & !\u9|LUT_INDEX [1])) # (!\u9|LUT_INDEX [4] & (\u9|LUT_INDEX [3] & \u9|LUT_INDEX [1]))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|LUT_INDEX [4]),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\u9|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux12~0 .lut_mask = 16'h1004;
defparam \u9|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N20
cycloneii_lcell_comb \u9|Mux12~1 (
// Equation(s):
// \u9|Mux12~1_combout  = (\u9|senosr_exposure [11] & ((\u9|Mux10~2_combout ) # ((\u9|Mux12~0_combout  & \u9|LUT_INDEX [0])))) # (!\u9|senosr_exposure [11] & (((\u9|Mux12~0_combout  & \u9|LUT_INDEX [0]))))

	.dataa(\u9|senosr_exposure [11]),
	.datab(\u9|Mux10~2_combout ),
	.datac(\u9|Mux12~0_combout ),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux12~1 .lut_mask = 16'hF888;
defparam \u9|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N4
cycloneii_lcell_comb \u9|Mux16~0 (
// Equation(s):
// \u9|Mux16~0_combout  = (\u9|LUT_INDEX [4] & ((\u9|LUT_INDEX [2] & (!\u9|LUT_INDEX [3] & !\u9|LUT_INDEX [0])) # (!\u9|LUT_INDEX [2] & (\u9|LUT_INDEX [3] $ (\u9|LUT_INDEX [0])))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|LUT_INDEX [4]),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux16~0 .lut_mask = 16'h0448;
defparam \u9|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N22
cycloneii_lcell_comb \u9|Mux16~1 (
// Equation(s):
// \u9|Mux16~1_combout  = (\u9|senosr_exposure [7] & ((\u9|Mux10~2_combout ) # ((\u9|Mux16~0_combout  & !\u9|LUT_INDEX [1])))) # (!\u9|senosr_exposure [7] & (((\u9|Mux16~0_combout  & !\u9|LUT_INDEX [1]))))

	.dataa(\u9|senosr_exposure [7]),
	.datab(\u9|Mux10~2_combout ),
	.datac(\u9|Mux16~0_combout ),
	.datad(\u9|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\u9|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux16~1 .lut_mask = 16'h88F8;
defparam \u9|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N30
cycloneii_lcell_comb \u9|Mux9~1 (
// Equation(s):
// \u9|Mux9~1_combout  = (!\u9|LUT_INDEX [1] & (!\u9|LUT_INDEX [4] & (!\u9|LUT_INDEX [3] & \u9|LUT_INDEX [0])))

	.dataa(\u9|LUT_INDEX [1]),
	.datab(\u9|LUT_INDEX [4]),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux9~1 .lut_mask = 16'h0100;
defparam \u9|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N28
cycloneii_lcell_comb \u9|Mux9~2 (
// Equation(s):
// \u9|Mux9~2_combout  = (\u9|LUT_INDEX [2] & (((\u9|senosr_exposure [14] & \u9|Mux10~2_combout )))) # (!\u9|LUT_INDEX [2] & ((\u9|Mux9~1_combout ) # ((\u9|senosr_exposure [14] & \u9|Mux10~2_combout ))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|Mux9~1_combout ),
	.datac(\u9|senosr_exposure [14]),
	.datad(\u9|Mux10~2_combout ),
	.cin(gnd),
	.combout(\u9|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux9~2 .lut_mask = 16'hF444;
defparam \u9|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N24
cycloneii_lcell_comb \u9|Mux15~4 (
// Equation(s):
// \u9|Mux15~4_combout  = \u9|LUT_INDEX [2] $ (\u9|LUT_INDEX [0])

	.dataa(\u9|LUT_INDEX [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux15~4 .lut_mask = 16'h55AA;
defparam \u9|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N10
cycloneii_lcell_comb \u9|Mux17~1 (
// Equation(s):
// \u9|Mux17~1_combout  = (\u9|Mux15~4_combout  & (\u9|LUT_INDEX [4] & (!\u9|LUT_INDEX [3] & !\u9|LUT_INDEX [1])))

	.dataa(\u9|Mux15~4_combout ),
	.datab(\u9|LUT_INDEX [4]),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\u9|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux17~1 .lut_mask = 16'h0008;
defparam \u9|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N0
cycloneii_lcell_comb \u9|Mux11~2 (
// Equation(s):
// \u9|Mux11~2_combout  = (!\u9|LUT_INDEX [4] & \u9|LUT_INDEX [3])

	.dataa(vcc),
	.datab(\u9|LUT_INDEX [4]),
	.datac(\u9|LUT_INDEX [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u9|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux11~2 .lut_mask = 16'h3030;
defparam \u9|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N30
cycloneii_lcell_comb \u9|Mux14~2 (
// Equation(s):
// \u9|Mux14~2_combout  = (!\u9|LUT_INDEX [1] & \u9|LUT_INDEX [0])

	.dataa(vcc),
	.datab(\u9|LUT_INDEX [1]),
	.datac(vcc),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux14~2 .lut_mask = 16'h3300;
defparam \u9|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N8
cycloneii_lcell_comb \u9|Mux17~2 (
// Equation(s):
// \u9|Mux17~2_combout  = (\u9|Mux11~2_combout  & ((\u9|Mux17~0_combout ) # ((\u9|LUT_INDEX [2] & \u9|Mux14~2_combout ))))

	.dataa(\u9|Mux17~0_combout ),
	.datab(\u9|LUT_INDEX [2]),
	.datac(\u9|Mux11~2_combout ),
	.datad(\u9|Mux14~2_combout ),
	.cin(gnd),
	.combout(\u9|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux17~2 .lut_mask = 16'hE0A0;
defparam \u9|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N22
cycloneii_lcell_comb \u9|Mux17~3 (
// Equation(s):
// \u9|Mux17~3_combout  = (\u9|Mux10~2_combout  & (\u9|senosr_exposure [6])) # (!\u9|Mux10~2_combout  & (((\u9|Mux17~2_combout ) # (\u9|Mux17~1_combout ))))

	.dataa(\u9|senosr_exposure [6]),
	.datab(\u9|Mux17~2_combout ),
	.datac(\u9|Mux17~1_combout ),
	.datad(\u9|Mux10~2_combout ),
	.cin(gnd),
	.combout(\u9|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux17~3 .lut_mask = 16'hAAFC;
defparam \u9|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N31
cycloneii_lcell_ff \u9|senosr_exposure[0] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[0]~54_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [0]));

// Location: LCCOMB_X57_Y20_N14
cycloneii_lcell_comb \u9|Mux23~4 (
// Equation(s):
// \u9|Mux23~4_combout  = (!\u9|LUT_INDEX [3] & ((\u9|Mux14~2_combout  & ((\u9|LUT_INDEX [4]))) # (!\u9|Mux14~2_combout  & (\u9|LUT_INDEX [2]))))

	.dataa(\u9|LUT_INDEX [3]),
	.datab(\u9|Mux14~2_combout ),
	.datac(\u9|LUT_INDEX [2]),
	.datad(\u9|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\u9|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux23~4 .lut_mask = 16'h5410;
defparam \u9|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N16
cycloneii_lcell_comb \u9|Mux23~5 (
// Equation(s):
// \u9|Mux23~5_combout  = (\u9|Mux10~2_combout  & (\u9|senosr_exposure [0])) # (!\u9|Mux10~2_combout  & (((\u9|Mux23~6_combout ) # (\u9|Mux23~4_combout ))))

	.dataa(\u9|senosr_exposure [0]),
	.datab(\u9|Mux23~6_combout ),
	.datac(\u9|Mux23~4_combout ),
	.datad(\u9|Mux10~2_combout ),
	.cin(gnd),
	.combout(\u9|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux23~5 .lut_mask = 16'hAAFC;
defparam \u9|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N0
cycloneii_lcell_comb \u9|Mux20~0 (
// Equation(s):
// \u9|Mux20~0_combout  = (\u9|LUT_INDEX [3] & (!\u9|LUT_INDEX [0] & (!\u9|LUT_INDEX [2]))) # (!\u9|LUT_INDEX [3] & ((\u9|LUT_INDEX [0] & ((\u9|LUT_INDEX [4]))) # (!\u9|LUT_INDEX [0] & (\u9|LUT_INDEX [2] & !\u9|LUT_INDEX [4]))))

	.dataa(\u9|LUT_INDEX [3]),
	.datab(\u9|LUT_INDEX [0]),
	.datac(\u9|LUT_INDEX [2]),
	.datad(\u9|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\u9|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux20~0 .lut_mask = 16'h4612;
defparam \u9|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N18
cycloneii_lcell_comb \u9|Mux20~1 (
// Equation(s):
// \u9|Mux20~1_combout  = (\u9|Mux10~2_combout  & ((\u9|senosr_exposure [3]) # ((\u9|Mux20~0_combout  & !\u9|LUT_INDEX [1])))) # (!\u9|Mux10~2_combout  & (\u9|Mux20~0_combout  & (!\u9|LUT_INDEX [1])))

	.dataa(\u9|Mux10~2_combout ),
	.datab(\u9|Mux20~0_combout ),
	.datac(\u9|LUT_INDEX [1]),
	.datad(\u9|senosr_exposure [3]),
	.cin(gnd),
	.combout(\u9|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux20~1 .lut_mask = 16'hAE0C;
defparam \u9|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N20
cycloneii_lcell_comb \u9|Mux19~0 (
// Equation(s):
// \u9|Mux19~0_combout  = (\u9|LUT_INDEX [4] & ((\u9|LUT_INDEX [0]))) # (!\u9|LUT_INDEX [4] & (\u9|LUT_INDEX [2] & !\u9|LUT_INDEX [0]))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(vcc),
	.datac(\u9|LUT_INDEX [4]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux19~0 .lut_mask = 16'hF00A;
defparam \u9|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N22
cycloneii_lcell_comb \u9|Mux19~1 (
// Equation(s):
// \u9|Mux19~1_combout  = (\u9|LUT_INDEX [2]) # ((\u9|LUT_INDEX [4]) # ((\u9|senosr_exposure [4] & !\u9|LUT_INDEX [0])))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|LUT_INDEX [4]),
	.datac(\u9|senosr_exposure [4]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux19~1 .lut_mask = 16'hEEFE;
defparam \u9|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N28
cycloneii_lcell_comb \u9|Mux19~2 (
// Equation(s):
// \u9|Mux19~2_combout  = (!\u9|LUT_INDEX [3] & ((\u9|Mux19~0_combout ) # ((\u9|Mux19~1_combout  & \u9|LUT_INDEX [1]))))

	.dataa(\u9|Mux19~0_combout ),
	.datab(\u9|Mux19~1_combout ),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\u9|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux19~2 .lut_mask = 16'h0E0A;
defparam \u9|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N20
cycloneii_lcell_comb \u9|Mux19~3 (
// Equation(s):
// \u9|Mux19~3_combout  = (\u9|Mux19~2_combout ) # ((\u9|Mux11~2_combout  & ((\u9|Mux1~0_combout ) # (\u9|Mux14~2_combout ))))

	.dataa(\u9|Mux1~0_combout ),
	.datab(\u9|Mux14~2_combout ),
	.datac(\u9|Mux11~2_combout ),
	.datad(\u9|Mux19~2_combout ),
	.cin(gnd),
	.combout(\u9|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux19~3 .lut_mask = 16'hFFE0;
defparam \u9|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N26
cycloneii_lcell_comb \u9|Mux18~0 (
// Equation(s):
// \u9|Mux18~0_combout  = (\u9|Mux10~2_combout  & (\u9|senosr_exposure [5])) # (!\u9|Mux10~2_combout  & ((\u9|Mux18~2_combout )))

	.dataa(\u9|senosr_exposure [5]),
	.datab(vcc),
	.datac(\u9|Mux10~2_combout ),
	.datad(\u9|Mux18~2_combout ),
	.cin(gnd),
	.combout(\u9|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux18~0 .lut_mask = 16'hAFA0;
defparam \u9|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N26
cycloneii_lcell_comb \u9|Mux21~0 (
// Equation(s):
// \u9|Mux21~0_combout  = (\u9|Add4~0_combout  & (!\u9|LUT_INDEX [4] & (\u9|LUT_INDEX [3] $ (\u9|LUT_INDEX [2]))))

	.dataa(\u9|LUT_INDEX [3]),
	.datab(\u9|LUT_INDEX [2]),
	.datac(\u9|Add4~0_combout ),
	.datad(\u9|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\u9|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux21~0 .lut_mask = 16'h0060;
defparam \u9|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N24
cycloneii_lcell_comb \u9|Mux21~1 (
// Equation(s):
// \u9|Mux21~1_combout  = (!\u9|LUT_INDEX [3] & (\u9|LUT_INDEX [4] & ((\u9|Mux14~2_combout ) # (\u9|Mux17~0_combout ))))

	.dataa(\u9|LUT_INDEX [3]),
	.datab(\u9|Mux14~2_combout ),
	.datac(\u9|Mux17~0_combout ),
	.datad(\u9|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\u9|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux21~1 .lut_mask = 16'h5400;
defparam \u9|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N6
cycloneii_lcell_comb \u9|Mux21~2 (
// Equation(s):
// \u9|Mux21~2_combout  = (\u9|Mux10~2_combout  & (((\u9|senosr_exposure [2])))) # (!\u9|Mux10~2_combout  & ((\u9|Mux21~1_combout ) # ((\u9|Mux21~0_combout ))))

	.dataa(\u9|Mux21~1_combout ),
	.datab(\u9|Mux10~2_combout ),
	.datac(\u9|senosr_exposure [2]),
	.datad(\u9|Mux21~0_combout ),
	.cin(gnd),
	.combout(\u9|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux21~2 .lut_mask = 16'hF3E2;
defparam \u9|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y20_N18
cycloneii_lcell_comb \u9|Mux0~0 (
// Equation(s):
// \u9|Mux0~0_combout  = (\u9|LUT_INDEX [2] & (!\u9|LUT_INDEX [4] & (\u9|LUT_INDEX [3] & \u9|LUT_INDEX [1]))) # (!\u9|LUT_INDEX [2] & (\u9|LUT_INDEX [4] & (!\u9|LUT_INDEX [3] & !\u9|LUT_INDEX [1])))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|LUT_INDEX [4]),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\u9|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux0~0 .lut_mask = 16'h2004;
defparam \u9|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N12
cycloneii_lcell_comb \u9|Mux2~0 (
// Equation(s):
// \u9|Mux2~0_combout  = (\u9|LUT_INDEX [4] & (\u9|LUT_INDEX [2] $ ((!\u9|LUT_INDEX [3])))) # (!\u9|LUT_INDEX [4] & ((\u9|LUT_INDEX [0] & (!\u9|LUT_INDEX [2])) # (!\u9|LUT_INDEX [0] & ((\u9|LUT_INDEX [3])))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|LUT_INDEX [4]),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux2~0 .lut_mask = 16'h95B4;
defparam \u9|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N4
cycloneii_lcell_comb \u9|Mux2~1 (
// Equation(s):
// \u9|Mux2~1_combout  = (\u9|LUT_INDEX [2] & (\u9|LUT_INDEX [1] & !\u9|Mux2~0_combout )) # (!\u9|LUT_INDEX [2] & (!\u9|LUT_INDEX [1] & \u9|Mux2~0_combout ))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(vcc),
	.datac(\u9|LUT_INDEX [1]),
	.datad(\u9|Mux2~0_combout ),
	.cin(gnd),
	.combout(\u9|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux2~1 .lut_mask = 16'h05A0;
defparam \u9|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N16
cycloneii_lcell_comb \u9|Mux3~0 (
// Equation(s):
// \u9|Mux3~0_combout  = (\u9|LUT_INDEX [3] & ((\u9|LUT_INDEX [2] & ((!\u9|LUT_INDEX [0]) # (!\u9|LUT_INDEX [1]))) # (!\u9|LUT_INDEX [2] & (\u9|LUT_INDEX [1]))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|LUT_INDEX [3]),
	.datac(\u9|LUT_INDEX [1]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux3~0 .lut_mask = 16'h48C8;
defparam \u9|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N6
cycloneii_lcell_comb \u9|u0|Selector0~1 (
// Equation(s):
// \u9|u0|Selector0~1_combout  = (\u9|u0|SD_COUNTER [5] & (\u9|u0|SD_COUNTER [0] & \u9|u0|SD_COUNTER [3])) # (!\u9|u0|SD_COUNTER [5] & (!\u9|u0|SD_COUNTER [0] & !\u9|u0|SD_COUNTER [3]))

	.dataa(vcc),
	.datab(\u9|u0|SD_COUNTER [5]),
	.datac(\u9|u0|SD_COUNTER [0]),
	.datad(\u9|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u9|u0|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Selector0~1 .lut_mask = 16'hC003;
defparam \u9|u0|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y18_N17
cycloneii_lcell_ff \u9|u0|ACK3 (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|ACK3~2_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|ACK3~regout ));

// Location: LCCOMB_X56_Y9_N26
cycloneii_lcell_comb \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2 (
// Equation(s):
// \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2_combout  = (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1] & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1]),
	.datad(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]),
	.cin(gnd),
	.combout(\u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2 .lut_mask = 16'h0F00;
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y11_N23
cycloneii_lcell_ff \u7|command1|rp_shift[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|rp_shift~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|command1|rp_shift[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|rp_shift [2]));

// Location: LCCOMB_X8_Y11_N12
cycloneii_lcell_comb \u7|command1|rp_shift~3 (
// Equation(s):
// \u7|command1|rp_shift~3_combout  = (!\u7|control1|INIT_REQ~regout  & ((\u7|command1|rp_shift [2]) # ((!\u7|command1|command_delay [0] & \u7|command1|command_done~regout ))))

	.dataa(\u7|control1|INIT_REQ~regout ),
	.datab(\u7|command1|command_delay [0]),
	.datac(\u7|command1|command_done~regout ),
	.datad(\u7|command1|rp_shift [2]),
	.cin(gnd),
	.combout(\u7|command1|rp_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|rp_shift~3 .lut_mask = 16'h5510;
defparam \u7|command1|rp_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y18_N25
cycloneii_lcell_ff \u8|command1|command_delay[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|command_delay~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|command_delay [2]));

// Location: LCCOMB_X8_Y18_N12
cycloneii_lcell_comb \u8|command1|command_delay~3 (
// Equation(s):
// \u8|command1|command_delay~3_combout  = (!\u7|control1|INIT_REQ~regout  & ((\u8|command1|command_delay [2]) # ((!\u8|command1|always0~5_combout ) # (!\u8|command1|rw_flag~0_combout ))))

	.dataa(\u8|command1|command_delay [2]),
	.datab(\u8|command1|rw_flag~0_combout ),
	.datac(\u7|control1|INIT_REQ~regout ),
	.datad(\u8|command1|always0~5_combout ),
	.cin(gnd),
	.combout(\u8|command1|command_delay~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|command_delay~3 .lut_mask = 16'h0B0F;
defparam \u8|command1|command_delay~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y17_N19
cycloneii_lcell_ff \u8|command1|rp_shift[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|rp_shift~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|command1|rp_shift[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|rp_shift [2]));

// Location: LCCOMB_X9_Y17_N24
cycloneii_lcell_comb \u8|command1|rp_shift~3 (
// Equation(s):
// \u8|command1|rp_shift~3_combout  = (!\u7|control1|INIT_REQ~regout  & ((\u8|command1|rp_shift [2]) # ((!\u8|command1|command_delay [0] & \u8|command1|command_done~regout ))))

	.dataa(\u8|command1|command_delay [0]),
	.datab(\u7|control1|INIT_REQ~regout ),
	.datac(\u8|command1|command_done~regout ),
	.datad(\u8|command1|rp_shift [2]),
	.cin(gnd),
	.combout(\u8|command1|rp_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|rp_shift~3 .lut_mask = 16'h3310;
defparam \u8|command1|rp_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N27
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ));

// Location: LCFF_X53_Y24_N13
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ));

// Location: LCFF_X53_Y24_N15
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout ));

// Location: LCCOMB_X53_Y24_N10
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout  $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout  $ 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 .lut_mask = 16'h5AA5;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0])))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N13
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]));

// Location: LCFF_X33_Y25_N1
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]));

// Location: LCFF_X34_Y25_N25
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]));

// Location: LCFF_X33_Y23_N17
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]));

// Location: LCFF_X36_Y24_N13
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1 (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.sdata(gnd),
	.aclr(!\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ));

// Location: LCFF_X52_Y24_N13
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]));

// Location: LCFF_X52_Y24_N19
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]));

// Location: LCFF_X53_Y24_N29
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]));

// Location: LCFF_X56_Y23_N7
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1 (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.sdata(gnd),
	.aclr(!\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ));

// Location: LCCOMB_X54_Y20_N24
cycloneii_lcell_comb \u9|always1~0 (
// Equation(s):
// \u9|always1~0_combout  = (((!\u9|senosr_exposure [2]) # (!\u9|senosr_exposure [3])) # (!\u9|senosr_exposure [4])) # (!\u9|senosr_exposure [1])

	.dataa(\u9|senosr_exposure [1]),
	.datab(\u9|senosr_exposure [4]),
	.datac(\u9|senosr_exposure [3]),
	.datad(\u9|senosr_exposure [2]),
	.cin(gnd),
	.combout(\u9|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|always1~0 .lut_mask = 16'h7FFF;
defparam \u9|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N6
cycloneii_lcell_comb \u9|always1~1 (
// Equation(s):
// \u9|always1~1_combout  = (\u9|senosr_exposure [1]) # ((\u9|senosr_exposure [4]) # ((\u9|senosr_exposure [3]) # (\u9|senosr_exposure [2])))

	.dataa(\u9|senosr_exposure [1]),
	.datab(\u9|senosr_exposure [4]),
	.datac(\u9|senosr_exposure [3]),
	.datad(\u9|senosr_exposure [2]),
	.cin(gnd),
	.combout(\u9|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|always1~1 .lut_mask = 16'hFFFE;
defparam \u9|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N4
cycloneii_lcell_comb \u9|senosr_exposure[2]~39 (
// Equation(s):
// \u9|senosr_exposure[2]~39_combout  = (!\iSW~combout [0] & !\u9|senosr_exposure [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\iSW~combout [0]),
	.datad(\u9|senosr_exposure [10]),
	.cin(gnd),
	.combout(\u9|senosr_exposure[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u9|senosr_exposure[2]~39 .lut_mask = 16'h000F;
defparam \u9|senosr_exposure[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N10
cycloneii_lcell_comb \u9|senosr_exposure[2]~40 (
// Equation(s):
// \u9|senosr_exposure[2]~40_combout  = (\u9|always1~1_combout  & (\u9|senosr_exposure [15] & (\u9|senosr_exposure[2]~39_combout  & \u9|senosr_exposure [9])))

	.dataa(\u9|always1~1_combout ),
	.datab(\u9|senosr_exposure [15]),
	.datac(\u9|senosr_exposure[2]~39_combout ),
	.datad(\u9|senosr_exposure [9]),
	.cin(gnd),
	.combout(\u9|senosr_exposure[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u9|senosr_exposure[2]~40 .lut_mask = 16'h8000;
defparam \u9|senosr_exposure[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N30
cycloneii_lcell_comb \u9|senosr_exposure[0]~54 (
// Equation(s):
// \u9|senosr_exposure[0]~54_combout  = (\u9|always1~2_combout  & ((\u9|senosr_exposure[2]~43_combout  & ((!\iSW~combout [0]))) # (!\u9|senosr_exposure[2]~43_combout  & (\u9|senosr_exposure [0])))) # (!\u9|always1~2_combout  & (((\u9|senosr_exposure [0]))))

	.dataa(\u9|always1~2_combout ),
	.datab(\u9|senosr_exposure[2]~43_combout ),
	.datac(\u9|senosr_exposure [0]),
	.datad(\iSW~combout [0]),
	.cin(gnd),
	.combout(\u9|senosr_exposure[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u9|senosr_exposure[0]~54 .lut_mask = 16'h70F8;
defparam \u9|senosr_exposure[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N20
cycloneii_lcell_comb \u9|u0|ACK2~0 (
// Equation(s):
// \u9|u0|ACK2~0_combout  = (\u9|u0|SD_COUNTER [4] & ((\u9|u0|SD_COUNTER [0]) # (!\u9|u0|SD_COUNTER [2]))) # (!\u9|u0|SD_COUNTER [4] & (\u9|u0|SD_COUNTER [0] & !\u9|u0|SD_COUNTER [2]))

	.dataa(\u9|u0|SD_COUNTER [4]),
	.datab(vcc),
	.datac(\u9|u0|SD_COUNTER [0]),
	.datad(\u9|u0|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\u9|u0|ACK2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|ACK2~0 .lut_mask = 16'hA0FA;
defparam \u9|u0|ACK2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N24
cycloneii_lcell_comb \u9|u0|Selector3~0 (
// Equation(s):
// \u9|u0|Selector3~0_combout  = (\u9|u0|SD_COUNTER [4] & (\u9|u0|SD_COUNTER [3] & (\u9|u0|SD_COUNTER [2] & \u9|u0|SD_COUNTER [1]))) # (!\u9|u0|SD_COUNTER [4] & (!\u9|u0|SD_COUNTER [3] & (!\u9|u0|SD_COUNTER [2] & !\u9|u0|SD_COUNTER [1])))

	.dataa(\u9|u0|SD_COUNTER [4]),
	.datab(\u9|u0|SD_COUNTER [3]),
	.datac(\u9|u0|SD_COUNTER [2]),
	.datad(\u9|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u9|u0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Selector3~0 .lut_mask = 16'h8001;
defparam \u9|u0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N16
cycloneii_lcell_comb \u9|u0|ACK3~2 (
// Equation(s):
// \u9|u0|ACK3~2_combout  = (\u9|u0|ACK3~3_combout  & (!\u9|u0|SD_COUNTER [4] & ((\GPIO_1[19]~30 )))) # (!\u9|u0|ACK3~3_combout  & (((\u9|u0|ACK3~regout ))))

	.dataa(\u9|u0|SD_COUNTER [4]),
	.datab(\u9|u0|ACK3~3_combout ),
	.datac(\u9|u0|ACK3~regout ),
	.datad(\GPIO_1[19]~30 ),
	.cin(gnd),
	.combout(\u9|u0|ACK3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|ACK3~2 .lut_mask = 16'h7430;
defparam \u9|u0|ACK3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N22
cycloneii_lcell_comb \u7|command1|rp_shift~4 (
// Equation(s):
// \u7|command1|rp_shift~4_combout  = (!\u7|control1|INIT_REQ~regout  & ((\u7|command1|rp_shift [3]) # ((!\u7|command1|command_delay [0] & \u7|command1|command_done~regout ))))

	.dataa(\u7|command1|rp_shift [3]),
	.datab(\u7|command1|command_delay [0]),
	.datac(\u7|command1|command_done~regout ),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|rp_shift~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|rp_shift~4 .lut_mask = 16'h00BA;
defparam \u7|command1|rp_shift~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y18_N31
cycloneii_lcell_ff \u8|command1|command_delay[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|command_delay~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|command_delay [3]));

// Location: LCCOMB_X8_Y18_N24
cycloneii_lcell_comb \u8|command1|command_delay~4 (
// Equation(s):
// \u8|command1|command_delay~4_combout  = (!\u7|control1|INIT_REQ~regout  & (((\u8|command1|command_delay [3]) # (!\u8|command1|rw_flag~0_combout )) # (!\u8|command1|always0~5_combout )))

	.dataa(\u8|command1|always0~5_combout ),
	.datab(\u8|command1|rw_flag~0_combout ),
	.datac(\u7|control1|INIT_REQ~regout ),
	.datad(\u8|command1|command_delay [3]),
	.cin(gnd),
	.combout(\u8|command1|command_delay~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|command_delay~4 .lut_mask = 16'h0F07;
defparam \u8|command1|command_delay~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N18
cycloneii_lcell_comb \u8|command1|rp_shift~4 (
// Equation(s):
// \u8|command1|rp_shift~4_combout  = (!\u7|control1|INIT_REQ~regout  & ((\u8|command1|rp_shift [3]) # ((!\u8|command1|command_delay [0] & \u8|command1|command_done~regout ))))

	.dataa(\u8|command1|command_delay [0]),
	.datab(\u8|command1|command_done~regout ),
	.datac(\u8|command1|rp_shift [3]),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u8|command1|rp_shift~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|rp_shift~4 .lut_mask = 16'h00F4;
defparam \u8|command1|rp_shift~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N26
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 .lut_mask = 16'h9669;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N12
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7 .lut_mask = 16'h6996;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7])))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h6996;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N6
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h6996;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N16
cycloneii_lcell_comb \u7|command1|rp_shift~5 (
// Equation(s):
// \u7|command1|rp_shift~5_combout  = (\u7|command1|rp_shift [3] & (!\u7|PM_STOP~regout  & ((\u7|command1|ex_write~regout ) # (\u7|command1|ex_read~regout ))))

	.dataa(\u7|command1|rp_shift [3]),
	.datab(\u7|PM_STOP~regout ),
	.datac(\u7|command1|ex_write~regout ),
	.datad(\u7|command1|ex_read~regout ),
	.cin(gnd),
	.combout(\u7|command1|rp_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|rp_shift~5 .lut_mask = 16'h2220;
defparam \u7|command1|rp_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N10
cycloneii_lcell_comb \u7|command1|rp_shift~6 (
// Equation(s):
// \u7|command1|rp_shift~6_combout  = (\u7|command1|rp_shift~5_combout ) # ((!\u7|command1|command_delay [0] & \u7|command1|command_done~regout ))

	.dataa(\u7|command1|rp_shift~5_combout ),
	.datab(\u7|command1|command_delay [0]),
	.datac(\u7|command1|command_done~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|command1|rp_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|rp_shift~6 .lut_mask = 16'hBABA;
defparam \u7|command1|rp_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y18_N5
cycloneii_lcell_ff \u8|command1|command_delay[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|command_delay~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|command_delay [4]));

// Location: LCCOMB_X8_Y18_N30
cycloneii_lcell_comb \u8|command1|command_delay~5 (
// Equation(s):
// \u8|command1|command_delay~5_combout  = (!\u7|control1|INIT_REQ~regout  & (((\u8|command1|command_delay [4]) # (!\u8|command1|rw_flag~0_combout )) # (!\u8|command1|always0~5_combout )))

	.dataa(\u8|command1|always0~5_combout ),
	.datab(\u8|command1|command_delay [4]),
	.datac(\u7|control1|INIT_REQ~regout ),
	.datad(\u8|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u8|command1|command_delay~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|command_delay~5 .lut_mask = 16'h0D0F;
defparam \u8|command1|command_delay~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N28
cycloneii_lcell_comb \u8|command1|rp_shift~5 (
// Equation(s):
// \u8|command1|rp_shift~5_combout  = (\u8|command1|rp_shift [3] & (!\u8|PM_STOP~regout  & ((\u8|command1|ex_read~regout ) # (\u8|command1|ex_write~regout ))))

	.dataa(\u8|command1|ex_read~regout ),
	.datab(\u8|command1|rp_shift [3]),
	.datac(\u8|PM_STOP~regout ),
	.datad(\u8|command1|ex_write~regout ),
	.cin(gnd),
	.combout(\u8|command1|rp_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|rp_shift~5 .lut_mask = 16'h0C08;
defparam \u8|command1|rp_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N8
cycloneii_lcell_comb \u8|command1|rp_shift~6 (
// Equation(s):
// \u8|command1|rp_shift~6_combout  = (\u8|command1|rp_shift~5_combout ) # ((\u8|command1|command_done~regout  & !\u8|command1|command_delay [0]))

	.dataa(vcc),
	.datab(\u8|command1|command_done~regout ),
	.datac(\u8|command1|command_delay [0]),
	.datad(\u8|command1|rp_shift~5_combout ),
	.cin(gnd),
	.combout(\u8|command1|rp_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|rp_shift~6 .lut_mask = 16'hFF0C;
defparam \u8|command1|rp_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y18_N23
cycloneii_lcell_ff \u8|command1|command_delay[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|command_delay~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|command_delay [5]));

// Location: LCCOMB_X8_Y18_N4
cycloneii_lcell_comb \u8|command1|command_delay~6 (
// Equation(s):
// \u8|command1|command_delay~6_combout  = (!\u7|control1|INIT_REQ~regout  & (((\u8|command1|command_delay [5]) # (!\u8|command1|rw_flag~0_combout )) # (!\u8|command1|always0~5_combout )))

	.dataa(\u8|command1|always0~5_combout ),
	.datab(\u8|command1|rw_flag~0_combout ),
	.datac(\u7|control1|INIT_REQ~regout ),
	.datad(\u8|command1|command_delay [5]),
	.cin(gnd),
	.combout(\u8|command1|command_delay~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|command_delay~6 .lut_mask = 16'h0F07;
defparam \u8|command1|command_delay~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y18_N21
cycloneii_lcell_ff \u8|command1|command_delay[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|command_delay~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|command_delay [6]));

// Location: LCCOMB_X8_Y18_N22
cycloneii_lcell_comb \u8|command1|command_delay~7 (
// Equation(s):
// \u8|command1|command_delay~7_combout  = (!\u7|control1|INIT_REQ~regout  & (((\u8|command1|command_delay [6]) # (!\u8|command1|rw_flag~0_combout )) # (!\u8|command1|always0~5_combout )))

	.dataa(\u8|command1|always0~5_combout ),
	.datab(\u7|control1|INIT_REQ~regout ),
	.datac(\u8|command1|command_delay [6]),
	.datad(\u8|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u8|command1|command_delay~7_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|command_delay~7 .lut_mask = 16'h3133;
defparam \u8|command1|command_delay~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y18_N27
cycloneii_lcell_ff \u8|command1|command_delay[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|command_delay~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|command_delay [7]));

// Location: LCCOMB_X8_Y18_N20
cycloneii_lcell_comb \u8|command1|command_delay~8 (
// Equation(s):
// \u8|command1|command_delay~8_combout  = (!\u7|control1|INIT_REQ~regout  & (((\u8|command1|command_delay [7]) # (!\u8|command1|rw_flag~0_combout )) # (!\u8|command1|always0~5_combout )))

	.dataa(\u8|command1|always0~5_combout ),
	.datab(\u8|command1|rw_flag~0_combout ),
	.datac(\u7|control1|INIT_REQ~regout ),
	.datad(\u8|command1|command_delay [7]),
	.cin(gnd),
	.combout(\u8|command1|command_delay~8_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|command_delay~8 .lut_mask = 16'h0F07;
defparam \u8|command1|command_delay~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N28
cycloneii_lcell_comb \u9|Mux10~3 (
// Equation(s):
// \u9|Mux10~3_combout  = (!\u9|LUT_INDEX [3] & (\u9|senosr_exposure [13] & (\u9|Mux17~0_combout  & !\u9|LUT_INDEX [4])))

	.dataa(\u9|LUT_INDEX [3]),
	.datab(\u9|senosr_exposure [13]),
	.datac(\u9|Mux17~0_combout ),
	.datad(\u9|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\u9|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux10~3 .lut_mask = 16'h0040;
defparam \u9|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N2
cycloneii_lcell_comb \u9|Mux23~6 (
// Equation(s):
// \u9|Mux23~6_combout  = (!\u9|LUT_INDEX [4] & (\u9|LUT_INDEX [3] & ((\u9|Mux1~0_combout ) # (!\u9|LUT_INDEX [1]))))

	.dataa(\u9|LUT_INDEX [4]),
	.datab(\u9|LUT_INDEX [3]),
	.datac(\u9|LUT_INDEX [1]),
	.datad(\u9|Mux1~0_combout ),
	.cin(gnd),
	.combout(\u9|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux23~6 .lut_mask = 16'h4404;
defparam \u9|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N4
cycloneii_lcell_comb \u9|u0|ACK3~3 (
// Equation(s):
// \u9|u0|ACK3~3_combout  = (\u9|u0|Selector3~0_combout  & (\u9|u0|SD_COUNTER [5] & (\u9|u0|SD_COUNTER [0] & !\u9|u0|SD_COUNTER [6])))

	.dataa(\u9|u0|Selector3~0_combout ),
	.datab(\u9|u0|SD_COUNTER [5]),
	.datac(\u9|u0|SD_COUNTER [0]),
	.datad(\u9|u0|SD_COUNTER [6]),
	.cin(gnd),
	.combout(\u9|u0|ACK3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|ACK3~3 .lut_mask = 16'h0080;
defparam \u9|u0|ACK3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N26
cycloneii_lcell_comb \u8|command1|command_delay~9 (
// Equation(s):
// \u8|command1|command_delay~9_combout  = (!\u7|control1|INIT_REQ~regout  & (((\u8|command1|do_load_mode~regout ) # (\u8|command1|do_precharge~regout )) # (!\u8|command1|always0~5_combout )))

	.dataa(\u8|command1|always0~5_combout ),
	.datab(\u7|control1|INIT_REQ~regout ),
	.datac(\u8|command1|do_load_mode~regout ),
	.datad(\u8|command1|do_precharge~regout ),
	.cin(gnd),
	.combout(\u8|command1|command_delay~9_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|command_delay~9 .lut_mask = 16'h3331;
defparam \u8|command1|command_delay~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N2
cycloneii_lcell_comb \u9|Mux18~1 (
// Equation(s):
// \u9|Mux18~1_combout  = (\u9|LUT_INDEX [1] & ((\u9|LUT_INDEX [2] & (!\u9|LUT_INDEX [4])) # (!\u9|LUT_INDEX [2] & (\u9|LUT_INDEX [4] & !\u9|LUT_INDEX [0])))) # (!\u9|LUT_INDEX [1] & (((\u9|LUT_INDEX [4] & \u9|LUT_INDEX [0]))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|LUT_INDEX [1]),
	.datac(\u9|LUT_INDEX [4]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux18~1 .lut_mask = 16'h3848;
defparam \u9|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N12
cycloneii_lcell_comb \u9|Mux18~2 (
// Equation(s):
// \u9|Mux18~2_combout  = (\u9|Mux18~1_combout  & (((!\u9|LUT_INDEX [3])))) # (!\u9|Mux18~1_combout  & (!\u9|LUT_INDEX [2] & (\u9|LUT_INDEX [3] & !\u9|LUT_INDEX [1])))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|Mux18~1_combout ),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\u9|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux18~2 .lut_mask = 16'h0C1C;
defparam \u9|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N6
cycloneii_lcell_comb \u9|Mux22~1 (
// Equation(s):
// \u9|Mux22~1_combout  = (\u9|LUT_INDEX [1] & (!\u9|LUT_INDEX [0] & (\u9|LUT_INDEX [2] $ (\u9|LUT_INDEX [4])))) # (!\u9|LUT_INDEX [1] & (\u9|LUT_INDEX [4] & ((\u9|LUT_INDEX [2]) # (\u9|LUT_INDEX [0]))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|LUT_INDEX [1]),
	.datac(\u9|LUT_INDEX [4]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux22~1 .lut_mask = 16'h3068;
defparam \u9|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N18
cycloneii_lcell_comb \u9|Mux6~0 (
// Equation(s):
// \u9|Mux6~0_combout  = (\u9|LUT_INDEX [3] & (((!\u9|LUT_INDEX [1] & !\u9|LUT_INDEX [4])))) # (!\u9|LUT_INDEX [3] & (\u9|LUT_INDEX [4] $ (((\u9|LUT_INDEX [2] & !\u9|LUT_INDEX [1])))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|LUT_INDEX [3]),
	.datac(\u9|LUT_INDEX [1]),
	.datad(\u9|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\u9|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux6~0 .lut_mask = 16'h310E;
defparam \u9|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y19_N6
cycloneii_lcell_comb \u9|Mux6~1 (
// Equation(s):
// \u9|Mux6~1_combout  = (\u9|LUT_INDEX [3] & (\u9|Mux6~0_combout  & (\u9|LUT_INDEX [2] $ (\u9|LUT_INDEX [0])))) # (!\u9|LUT_INDEX [3] & ((\u9|LUT_INDEX [0] & ((\u9|Mux6~0_combout ))) # (!\u9|LUT_INDEX [0] & (\u9|LUT_INDEX [2]))))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(\u9|Mux6~0_combout ),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux6~1 .lut_mask = 16'h4C8A;
defparam \u9|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N30
cycloneii_lcell_comb \u7|command1|REF_ACK~_wirecell (
// Equation(s):
// \u7|command1|REF_ACK~_wirecell_combout  = !\u7|command1|REF_ACK~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|command1|REF_ACK~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|command1|REF_ACK~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|REF_ACK~_wirecell .lut_mask = 16'h0F0F;
defparam \u7|command1|REF_ACK~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \iCLK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\iCLK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\iCLK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \iCLK_50~clkctrl .clock_type = "global clock";
defparam \iCLK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N26
cycloneii_lcell_comb \u3|wData0_d1[0]~feeder (
// Equation(s):
// \u3|wData0_d1[0]~feeder_combout  = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [24]),
	.cin(gnd),
	.combout(\u3|wData0_d1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|wData0_d1[0]~feeder .lut_mask = 16'hFF00;
defparam \u3|wData0_d1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N28
cycloneii_lcell_comb \u9|u0|SD[20]~feeder (
// Equation(s):
// \u9|u0|SD[20]~feeder_combout  = \u9|mI2C_DATA [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|mI2C_DATA [20]),
	.cin(gnd),
	.combout(\u9|u0|SD[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD[20]~feeder .lut_mask = 16'hFF00;
defparam \u9|u0|SD[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N20
cycloneii_lcell_comb \u7|control1|SADDR[12]~feeder (
// Equation(s):
// \u7|control1|SADDR[12]~feeder_combout  = \u7|mADDR [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|mADDR [12]),
	.cin(gnd),
	.combout(\u7|control1|SADDR[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|SADDR[12]~feeder .lut_mask = 16'hFF00;
defparam \u7|control1|SADDR[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N14
cycloneii_lcell_comb \u8|control1|SADDR[9]~feeder (
// Equation(s):
// \u8|control1|SADDR[9]~feeder_combout  = \u8|mADDR [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|mADDR [9]),
	.cin(gnd),
	.combout(\u8|control1|SADDR[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|SADDR[9]~feeder .lut_mask = 16'hFF00;
defparam \u8|control1|SADDR[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y18_N24
cycloneii_lcell_comb \u8|control1|SADDR[11]~feeder (
// Equation(s):
// \u8|control1|SADDR[11]~feeder_combout  = \u8|mADDR [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|mADDR [11]),
	.cin(gnd),
	.combout(\u8|control1|SADDR[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|SADDR[11]~feeder .lut_mask = 16'hFF00;
defparam \u8|control1|SADDR[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N10
cycloneii_lcell_comb \u8|control1|SADDR[15]~feeder (
// Equation(s):
// \u8|control1|SADDR[15]~feeder_combout  = \u8|mADDR [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|mADDR [15]),
	.cin(gnd),
	.combout(\u8|control1|SADDR[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|SADDR[15]~feeder .lut_mask = 16'hFF00;
defparam \u8|control1|SADDR[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N12
cycloneii_lcell_comb \u8|control1|SADDR[16]~feeder (
// Equation(s):
// \u8|control1|SADDR[16]~feeder_combout  = \u8|mADDR [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|mADDR [16]),
	.cin(gnd),
	.combout(\u8|control1|SADDR[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|SADDR[16]~feeder .lut_mask = 16'hFF00;
defparam \u8|control1|SADDR[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N6
cycloneii_lcell_comb \u8|control1|SADDR[17]~feeder (
// Equation(s):
// \u8|control1|SADDR[17]~feeder_combout  = \u8|mADDR [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|mADDR [17]),
	.cin(gnd),
	.combout(\u8|control1|SADDR[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|SADDR[17]~feeder .lut_mask = 16'hFF00;
defparam \u8|control1|SADDR[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N12
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N2
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N6
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N18
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [7]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N16
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [5]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [8]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [6]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [4]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [2]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [0]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [6]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [9]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [6]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [4]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [2]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N28
cycloneii_lcell_comb \u9|u0|SD[10]~feeder (
// Equation(s):
// \u9|u0|SD[10]~feeder_combout  = \u9|mI2C_DATA [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|mI2C_DATA [10]),
	.cin(gnd),
	.combout(\u9|u0|SD[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD[10]~feeder .lut_mask = 16'hFF00;
defparam \u9|u0|SD[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N4
cycloneii_lcell_comb \u9|u0|SD[17]~feeder (
// Equation(s):
// \u9|u0|SD[17]~feeder_combout  = \u9|mI2C_DATA [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|mI2C_DATA [17]),
	.cin(gnd),
	.combout(\u9|u0|SD[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD[17]~feeder .lut_mask = 16'hFF00;
defparam \u9|u0|SD[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N12
cycloneii_lcell_comb \u9|u0|SD[8]~feeder (
// Equation(s):
// \u9|u0|SD[8]~feeder_combout  = \u9|mI2C_DATA [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|mI2C_DATA [8]),
	.cin(gnd),
	.combout(\u9|u0|SD[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD[8]~feeder .lut_mask = 16'hFF00;
defparam \u9|u0|SD[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N0
cycloneii_lcell_comb \u9|u0|SD[12]~feeder (
// Equation(s):
// \u9|u0|SD[12]~feeder_combout  = \u9|mI2C_DATA [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|mI2C_DATA [12]),
	.cin(gnd),
	.combout(\u9|u0|SD[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD[12]~feeder .lut_mask = 16'hFF00;
defparam \u9|u0|SD[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N24
cycloneii_lcell_comb \u9|u0|SD[19]~feeder (
// Equation(s):
// \u9|u0|SD[19]~feeder_combout  = \u9|mI2C_DATA [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|mI2C_DATA [19]),
	.cin(gnd),
	.combout(\u9|u0|SD[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD[19]~feeder .lut_mask = 16'hFF00;
defparam \u9|u0|SD[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N20
cycloneii_lcell_comb \u9|u0|SD[13]~feeder (
// Equation(s):
// \u9|u0|SD[13]~feeder_combout  = \u9|mI2C_DATA [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|mI2C_DATA [13]),
	.cin(gnd),
	.combout(\u9|u0|SD[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD[13]~feeder .lut_mask = 16'hFF00;
defparam \u9|u0|SD[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y19_N8
cycloneii_lcell_comb \u9|u0|SD[6]~feeder (
// Equation(s):
// \u9|u0|SD[6]~feeder_combout  = \u9|mI2C_DATA [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|mI2C_DATA [6]),
	.cin(gnd),
	.combout(\u9|u0|SD[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD[6]~feeder .lut_mask = 16'hFF00;
defparam \u9|u0|SD[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N10
cycloneii_lcell_comb \u9|u0|SD[0]~feeder (
// Equation(s):
// \u9|u0|SD[0]~feeder_combout  = \u9|mI2C_DATA [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|mI2C_DATA [0]),
	.cin(gnd),
	.combout(\u9|u0|SD[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD[0]~feeder .lut_mask = 16'hFF00;
defparam \u9|u0|SD[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [1]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N12
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [8]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [2]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N16
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N26
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N12
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[2]~I (
	.datain(\u7|mDATAIN[2]~2_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u7|mDATAOUT [2]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[2]));
// synopsys translate_off
defparam \DRAM_DQ[2]~I .input_async_reset = "none";
defparam \DRAM_DQ[2]~I .input_power_up = "low";
defparam \DRAM_DQ[2]~I .input_register_mode = "register";
defparam \DRAM_DQ[2]~I .input_sync_reset = "none";
defparam \DRAM_DQ[2]~I .oe_async_reset = "none";
defparam \DRAM_DQ[2]~I .oe_power_up = "low";
defparam \DRAM_DQ[2]~I .oe_register_mode = "register";
defparam \DRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[2]~I .operation_mode = "bidir";
defparam \DRAM_DQ[2]~I .output_async_reset = "none";
defparam \DRAM_DQ[2]~I .output_power_up = "low";
defparam \DRAM_DQ[2]~I .output_register_mode = "none";
defparam \DRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[3]~I (
	.datain(\u7|mDATAIN[3]~3_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u7|mDATAOUT [3]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[3]));
// synopsys translate_off
defparam \DRAM_DQ[3]~I .input_async_reset = "none";
defparam \DRAM_DQ[3]~I .input_power_up = "low";
defparam \DRAM_DQ[3]~I .input_register_mode = "register";
defparam \DRAM_DQ[3]~I .input_sync_reset = "none";
defparam \DRAM_DQ[3]~I .oe_async_reset = "none";
defparam \DRAM_DQ[3]~I .oe_power_up = "low";
defparam \DRAM_DQ[3]~I .oe_register_mode = "register";
defparam \DRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[3]~I .operation_mode = "bidir";
defparam \DRAM_DQ[3]~I .output_async_reset = "none";
defparam \DRAM_DQ[3]~I .output_power_up = "low";
defparam \DRAM_DQ[3]~I .output_register_mode = "none";
defparam \DRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[4]~I (
	.datain(\u7|mDATAIN[4]~4_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u7|mDATAOUT [4]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[4]));
// synopsys translate_off
defparam \DRAM_DQ[4]~I .input_async_reset = "none";
defparam \DRAM_DQ[4]~I .input_power_up = "low";
defparam \DRAM_DQ[4]~I .input_register_mode = "register";
defparam \DRAM_DQ[4]~I .input_sync_reset = "none";
defparam \DRAM_DQ[4]~I .oe_async_reset = "none";
defparam \DRAM_DQ[4]~I .oe_power_up = "low";
defparam \DRAM_DQ[4]~I .oe_register_mode = "register";
defparam \DRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[4]~I .operation_mode = "bidir";
defparam \DRAM_DQ[4]~I .output_async_reset = "none";
defparam \DRAM_DQ[4]~I .output_power_up = "low";
defparam \DRAM_DQ[4]~I .output_register_mode = "none";
defparam \DRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[5]~I (
	.datain(\u7|mDATAIN[5]~5_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u7|mDATAOUT [5]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[5]));
// synopsys translate_off
defparam \DRAM_DQ[5]~I .input_async_reset = "none";
defparam \DRAM_DQ[5]~I .input_power_up = "low";
defparam \DRAM_DQ[5]~I .input_register_mode = "register";
defparam \DRAM_DQ[5]~I .input_sync_reset = "none";
defparam \DRAM_DQ[5]~I .oe_async_reset = "none";
defparam \DRAM_DQ[5]~I .oe_power_up = "low";
defparam \DRAM_DQ[5]~I .oe_register_mode = "register";
defparam \DRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[5]~I .operation_mode = "bidir";
defparam \DRAM_DQ[5]~I .output_async_reset = "none";
defparam \DRAM_DQ[5]~I .output_power_up = "low";
defparam \DRAM_DQ[5]~I .output_register_mode = "none";
defparam \DRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[6]~I (
	.datain(\u7|mDATAIN[6]~6_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u7|mDATAOUT [6]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[6]));
// synopsys translate_off
defparam \DRAM_DQ[6]~I .input_async_reset = "none";
defparam \DRAM_DQ[6]~I .input_power_up = "low";
defparam \DRAM_DQ[6]~I .input_register_mode = "register";
defparam \DRAM_DQ[6]~I .input_sync_reset = "none";
defparam \DRAM_DQ[6]~I .oe_async_reset = "none";
defparam \DRAM_DQ[6]~I .oe_power_up = "low";
defparam \DRAM_DQ[6]~I .oe_register_mode = "register";
defparam \DRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[6]~I .operation_mode = "bidir";
defparam \DRAM_DQ[6]~I .output_async_reset = "none";
defparam \DRAM_DQ[6]~I .output_power_up = "low";
defparam \DRAM_DQ[6]~I .output_register_mode = "none";
defparam \DRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[7]~I (
	.datain(\u7|mDATAIN[7]~7_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u7|mDATAOUT [7]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[7]));
// synopsys translate_off
defparam \DRAM_DQ[7]~I .input_async_reset = "none";
defparam \DRAM_DQ[7]~I .input_power_up = "low";
defparam \DRAM_DQ[7]~I .input_register_mode = "register";
defparam \DRAM_DQ[7]~I .input_sync_reset = "none";
defparam \DRAM_DQ[7]~I .oe_async_reset = "none";
defparam \DRAM_DQ[7]~I .oe_power_up = "low";
defparam \DRAM_DQ[7]~I .oe_register_mode = "register";
defparam \DRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[7]~I .operation_mode = "bidir";
defparam \DRAM_DQ[7]~I .output_async_reset = "none";
defparam \DRAM_DQ[7]~I .output_power_up = "low";
defparam \DRAM_DQ[7]~I .output_register_mode = "none";
defparam \DRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[8]~I (
	.datain(\u7|mDATAIN[8]~8_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u7|mDATAOUT [8]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[8]));
// synopsys translate_off
defparam \DRAM_DQ[8]~I .input_async_reset = "none";
defparam \DRAM_DQ[8]~I .input_power_up = "low";
defparam \DRAM_DQ[8]~I .input_register_mode = "register";
defparam \DRAM_DQ[8]~I .input_sync_reset = "none";
defparam \DRAM_DQ[8]~I .oe_async_reset = "none";
defparam \DRAM_DQ[8]~I .oe_power_up = "low";
defparam \DRAM_DQ[8]~I .oe_register_mode = "register";
defparam \DRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[8]~I .operation_mode = "bidir";
defparam \DRAM_DQ[8]~I .output_async_reset = "none";
defparam \DRAM_DQ[8]~I .output_power_up = "low";
defparam \DRAM_DQ[8]~I .output_register_mode = "none";
defparam \DRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[9]~I (
	.datain(\u7|mDATAIN[9]~9_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u7|mDATAOUT [9]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[9]));
// synopsys translate_off
defparam \DRAM_DQ[9]~I .input_async_reset = "none";
defparam \DRAM_DQ[9]~I .input_power_up = "low";
defparam \DRAM_DQ[9]~I .input_register_mode = "register";
defparam \DRAM_DQ[9]~I .input_sync_reset = "none";
defparam \DRAM_DQ[9]~I .oe_async_reset = "none";
defparam \DRAM_DQ[9]~I .oe_power_up = "low";
defparam \DRAM_DQ[9]~I .oe_register_mode = "register";
defparam \DRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[9]~I .operation_mode = "bidir";
defparam \DRAM_DQ[9]~I .output_async_reset = "none";
defparam \DRAM_DQ[9]~I .output_power_up = "low";
defparam \DRAM_DQ[9]~I .output_register_mode = "none";
defparam \DRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[10]~I (
	.datain(\u7|mDATAIN[10]~10_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u7|mDATAOUT [10]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[10]));
// synopsys translate_off
defparam \DRAM_DQ[10]~I .input_async_reset = "none";
defparam \DRAM_DQ[10]~I .input_power_up = "low";
defparam \DRAM_DQ[10]~I .input_register_mode = "register";
defparam \DRAM_DQ[10]~I .input_sync_reset = "none";
defparam \DRAM_DQ[10]~I .oe_async_reset = "none";
defparam \DRAM_DQ[10]~I .oe_power_up = "low";
defparam \DRAM_DQ[10]~I .oe_register_mode = "register";
defparam \DRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[10]~I .operation_mode = "bidir";
defparam \DRAM_DQ[10]~I .output_async_reset = "none";
defparam \DRAM_DQ[10]~I .output_power_up = "low";
defparam \DRAM_DQ[10]~I .output_register_mode = "none";
defparam \DRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[11]~I (
	.datain(\u7|mDATAIN[11]~11_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u7|mDATAOUT [11]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[11]));
// synopsys translate_off
defparam \DRAM_DQ[11]~I .input_async_reset = "none";
defparam \DRAM_DQ[11]~I .input_power_up = "low";
defparam \DRAM_DQ[11]~I .input_register_mode = "register";
defparam \DRAM_DQ[11]~I .input_sync_reset = "none";
defparam \DRAM_DQ[11]~I .oe_async_reset = "none";
defparam \DRAM_DQ[11]~I .oe_power_up = "low";
defparam \DRAM_DQ[11]~I .oe_register_mode = "register";
defparam \DRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[11]~I .operation_mode = "bidir";
defparam \DRAM_DQ[11]~I .output_async_reset = "none";
defparam \DRAM_DQ[11]~I .output_power_up = "low";
defparam \DRAM_DQ[11]~I .output_register_mode = "none";
defparam \DRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[12]~I (
	.datain(\u7|mDATAIN[12]~12_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u7|mDATAOUT [12]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[12]));
// synopsys translate_off
defparam \DRAM_DQ[12]~I .input_async_reset = "none";
defparam \DRAM_DQ[12]~I .input_power_up = "low";
defparam \DRAM_DQ[12]~I .input_register_mode = "register";
defparam \DRAM_DQ[12]~I .input_sync_reset = "none";
defparam \DRAM_DQ[12]~I .oe_async_reset = "none";
defparam \DRAM_DQ[12]~I .oe_power_up = "low";
defparam \DRAM_DQ[12]~I .oe_register_mode = "register";
defparam \DRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[12]~I .operation_mode = "bidir";
defparam \DRAM_DQ[12]~I .output_async_reset = "none";
defparam \DRAM_DQ[12]~I .output_power_up = "low";
defparam \DRAM_DQ[12]~I .output_register_mode = "none";
defparam \DRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[13]~I (
	.datain(\u7|mDATAIN[13]~13_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u7|mDATAOUT [13]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[13]));
// synopsys translate_off
defparam \DRAM_DQ[13]~I .input_async_reset = "none";
defparam \DRAM_DQ[13]~I .input_power_up = "low";
defparam \DRAM_DQ[13]~I .input_register_mode = "register";
defparam \DRAM_DQ[13]~I .input_sync_reset = "none";
defparam \DRAM_DQ[13]~I .oe_async_reset = "none";
defparam \DRAM_DQ[13]~I .oe_power_up = "low";
defparam \DRAM_DQ[13]~I .oe_register_mode = "register";
defparam \DRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[13]~I .operation_mode = "bidir";
defparam \DRAM_DQ[13]~I .output_async_reset = "none";
defparam \DRAM_DQ[13]~I .output_power_up = "low";
defparam \DRAM_DQ[13]~I .output_register_mode = "none";
defparam \DRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[14]~I (
	.datain(\u7|mDATAIN[14]~14_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u7|mDATAOUT [14]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[14]));
// synopsys translate_off
defparam \DRAM_DQ[14]~I .input_async_reset = "none";
defparam \DRAM_DQ[14]~I .input_power_up = "low";
defparam \DRAM_DQ[14]~I .input_register_mode = "register";
defparam \DRAM_DQ[14]~I .input_sync_reset = "none";
defparam \DRAM_DQ[14]~I .oe_async_reset = "none";
defparam \DRAM_DQ[14]~I .oe_power_up = "low";
defparam \DRAM_DQ[14]~I .oe_register_mode = "register";
defparam \DRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[14]~I .operation_mode = "bidir";
defparam \DRAM_DQ[14]~I .output_async_reset = "none";
defparam \DRAM_DQ[14]~I .output_power_up = "low";
defparam \DRAM_DQ[14]~I .output_register_mode = "none";
defparam \DRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[18]~I (
	.datain(\u8|mDATAIN[2]~2_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u8|mDATAOUT [2]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[18]));
// synopsys translate_off
defparam \DRAM_DQ[18]~I .input_async_reset = "none";
defparam \DRAM_DQ[18]~I .input_power_up = "low";
defparam \DRAM_DQ[18]~I .input_register_mode = "register";
defparam \DRAM_DQ[18]~I .input_sync_reset = "none";
defparam \DRAM_DQ[18]~I .oe_async_reset = "none";
defparam \DRAM_DQ[18]~I .oe_power_up = "low";
defparam \DRAM_DQ[18]~I .oe_register_mode = "register";
defparam \DRAM_DQ[18]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[18]~I .operation_mode = "bidir";
defparam \DRAM_DQ[18]~I .output_async_reset = "none";
defparam \DRAM_DQ[18]~I .output_power_up = "low";
defparam \DRAM_DQ[18]~I .output_register_mode = "none";
defparam \DRAM_DQ[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[19]~I (
	.datain(\u8|mDATAIN[3]~3_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u8|mDATAOUT [3]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[19]));
// synopsys translate_off
defparam \DRAM_DQ[19]~I .input_async_reset = "none";
defparam \DRAM_DQ[19]~I .input_power_up = "low";
defparam \DRAM_DQ[19]~I .input_register_mode = "register";
defparam \DRAM_DQ[19]~I .input_sync_reset = "none";
defparam \DRAM_DQ[19]~I .oe_async_reset = "none";
defparam \DRAM_DQ[19]~I .oe_power_up = "low";
defparam \DRAM_DQ[19]~I .oe_register_mode = "register";
defparam \DRAM_DQ[19]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[19]~I .operation_mode = "bidir";
defparam \DRAM_DQ[19]~I .output_async_reset = "none";
defparam \DRAM_DQ[19]~I .output_power_up = "low";
defparam \DRAM_DQ[19]~I .output_register_mode = "none";
defparam \DRAM_DQ[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[20]~I (
	.datain(\u8|mDATAIN[4]~4_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u8|mDATAOUT [4]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[20]));
// synopsys translate_off
defparam \DRAM_DQ[20]~I .input_async_reset = "none";
defparam \DRAM_DQ[20]~I .input_power_up = "low";
defparam \DRAM_DQ[20]~I .input_register_mode = "register";
defparam \DRAM_DQ[20]~I .input_sync_reset = "none";
defparam \DRAM_DQ[20]~I .oe_async_reset = "none";
defparam \DRAM_DQ[20]~I .oe_power_up = "low";
defparam \DRAM_DQ[20]~I .oe_register_mode = "register";
defparam \DRAM_DQ[20]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[20]~I .operation_mode = "bidir";
defparam \DRAM_DQ[20]~I .output_async_reset = "none";
defparam \DRAM_DQ[20]~I .output_power_up = "low";
defparam \DRAM_DQ[20]~I .output_register_mode = "none";
defparam \DRAM_DQ[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[21]~I (
	.datain(\u8|mDATAIN[5]~5_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u8|mDATAOUT [5]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[21]));
// synopsys translate_off
defparam \DRAM_DQ[21]~I .input_async_reset = "none";
defparam \DRAM_DQ[21]~I .input_power_up = "low";
defparam \DRAM_DQ[21]~I .input_register_mode = "register";
defparam \DRAM_DQ[21]~I .input_sync_reset = "none";
defparam \DRAM_DQ[21]~I .oe_async_reset = "none";
defparam \DRAM_DQ[21]~I .oe_power_up = "low";
defparam \DRAM_DQ[21]~I .oe_register_mode = "register";
defparam \DRAM_DQ[21]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[21]~I .operation_mode = "bidir";
defparam \DRAM_DQ[21]~I .output_async_reset = "none";
defparam \DRAM_DQ[21]~I .output_power_up = "low";
defparam \DRAM_DQ[21]~I .output_register_mode = "none";
defparam \DRAM_DQ[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[22]~I (
	.datain(\u8|mDATAIN[6]~6_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u8|mDATAOUT [6]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[22]));
// synopsys translate_off
defparam \DRAM_DQ[22]~I .input_async_reset = "none";
defparam \DRAM_DQ[22]~I .input_power_up = "low";
defparam \DRAM_DQ[22]~I .input_register_mode = "register";
defparam \DRAM_DQ[22]~I .input_sync_reset = "none";
defparam \DRAM_DQ[22]~I .oe_async_reset = "none";
defparam \DRAM_DQ[22]~I .oe_power_up = "low";
defparam \DRAM_DQ[22]~I .oe_register_mode = "register";
defparam \DRAM_DQ[22]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[22]~I .operation_mode = "bidir";
defparam \DRAM_DQ[22]~I .output_async_reset = "none";
defparam \DRAM_DQ[22]~I .output_power_up = "low";
defparam \DRAM_DQ[22]~I .output_register_mode = "none";
defparam \DRAM_DQ[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[23]~I (
	.datain(\u8|mDATAIN[7]~7_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u8|mDATAOUT [7]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[23]));
// synopsys translate_off
defparam \DRAM_DQ[23]~I .input_async_reset = "none";
defparam \DRAM_DQ[23]~I .input_power_up = "low";
defparam \DRAM_DQ[23]~I .input_register_mode = "register";
defparam \DRAM_DQ[23]~I .input_sync_reset = "none";
defparam \DRAM_DQ[23]~I .oe_async_reset = "none";
defparam \DRAM_DQ[23]~I .oe_power_up = "low";
defparam \DRAM_DQ[23]~I .oe_register_mode = "register";
defparam \DRAM_DQ[23]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[23]~I .operation_mode = "bidir";
defparam \DRAM_DQ[23]~I .output_async_reset = "none";
defparam \DRAM_DQ[23]~I .output_power_up = "low";
defparam \DRAM_DQ[23]~I .output_register_mode = "none";
defparam \DRAM_DQ[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[24]~I (
	.datain(\u8|mDATAIN[8]~8_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u8|mDATAOUT [8]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[24]));
// synopsys translate_off
defparam \DRAM_DQ[24]~I .input_async_reset = "none";
defparam \DRAM_DQ[24]~I .input_power_up = "low";
defparam \DRAM_DQ[24]~I .input_register_mode = "register";
defparam \DRAM_DQ[24]~I .input_sync_reset = "none";
defparam \DRAM_DQ[24]~I .oe_async_reset = "none";
defparam \DRAM_DQ[24]~I .oe_power_up = "low";
defparam \DRAM_DQ[24]~I .oe_register_mode = "register";
defparam \DRAM_DQ[24]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[24]~I .operation_mode = "bidir";
defparam \DRAM_DQ[24]~I .output_async_reset = "none";
defparam \DRAM_DQ[24]~I .output_power_up = "low";
defparam \DRAM_DQ[24]~I .output_register_mode = "none";
defparam \DRAM_DQ[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[25]~I (
	.datain(\u8|mDATAIN[9]~9_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u8|mDATAOUT [9]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[25]));
// synopsys translate_off
defparam \DRAM_DQ[25]~I .input_async_reset = "none";
defparam \DRAM_DQ[25]~I .input_power_up = "low";
defparam \DRAM_DQ[25]~I .input_register_mode = "register";
defparam \DRAM_DQ[25]~I .input_sync_reset = "none";
defparam \DRAM_DQ[25]~I .oe_async_reset = "none";
defparam \DRAM_DQ[25]~I .oe_power_up = "low";
defparam \DRAM_DQ[25]~I .oe_register_mode = "register";
defparam \DRAM_DQ[25]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[25]~I .operation_mode = "bidir";
defparam \DRAM_DQ[25]~I .output_async_reset = "none";
defparam \DRAM_DQ[25]~I .output_power_up = "low";
defparam \DRAM_DQ[25]~I .output_register_mode = "none";
defparam \DRAM_DQ[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[28]~I (
	.datain(\u8|mDATAIN[12]~12_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u8|mDATAOUT [12]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[28]));
// synopsys translate_off
defparam \DRAM_DQ[28]~I .input_async_reset = "none";
defparam \DRAM_DQ[28]~I .input_power_up = "low";
defparam \DRAM_DQ[28]~I .input_register_mode = "register";
defparam \DRAM_DQ[28]~I .input_sync_reset = "none";
defparam \DRAM_DQ[28]~I .oe_async_reset = "none";
defparam \DRAM_DQ[28]~I .oe_power_up = "low";
defparam \DRAM_DQ[28]~I .oe_register_mode = "register";
defparam \DRAM_DQ[28]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[28]~I .operation_mode = "bidir";
defparam \DRAM_DQ[28]~I .output_async_reset = "none";
defparam \DRAM_DQ[28]~I .output_power_up = "low";
defparam \DRAM_DQ[28]~I .output_register_mode = "none";
defparam \DRAM_DQ[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[29]~I (
	.datain(\u8|mDATAIN[13]~13_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u8|mDATAOUT [13]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[29]));
// synopsys translate_off
defparam \DRAM_DQ[29]~I .input_async_reset = "none";
defparam \DRAM_DQ[29]~I .input_power_up = "low";
defparam \DRAM_DQ[29]~I .input_register_mode = "register";
defparam \DRAM_DQ[29]~I .input_sync_reset = "none";
defparam \DRAM_DQ[29]~I .oe_async_reset = "none";
defparam \DRAM_DQ[29]~I .oe_power_up = "low";
defparam \DRAM_DQ[29]~I .oe_register_mode = "register";
defparam \DRAM_DQ[29]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[29]~I .operation_mode = "bidir";
defparam \DRAM_DQ[29]~I .output_async_reset = "none";
defparam \DRAM_DQ[29]~I .output_power_up = "low";
defparam \DRAM_DQ[29]~I .output_register_mode = "none";
defparam \DRAM_DQ[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[30]~I (
	.datain(\u8|mDATAIN[14]~14_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(\u8|mDATAOUT [14]),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[30]));
// synopsys translate_off
defparam \DRAM_DQ[30]~I .input_async_reset = "none";
defparam \DRAM_DQ[30]~I .input_power_up = "low";
defparam \DRAM_DQ[30]~I .input_register_mode = "register";
defparam \DRAM_DQ[30]~I .input_sync_reset = "none";
defparam \DRAM_DQ[30]~I .oe_async_reset = "none";
defparam \DRAM_DQ[30]~I .oe_power_up = "low";
defparam \DRAM_DQ[30]~I .oe_register_mode = "register";
defparam \DRAM_DQ[30]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[30]~I .operation_mode = "bidir";
defparam \DRAM_DQ[30]~I .output_async_reset = "none";
defparam \DRAM_DQ[30]~I .output_power_up = "low";
defparam \DRAM_DQ[30]~I .output_register_mode = "none";
defparam \DRAM_DQ[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(rCCD_DATA[11]),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[0]));
// synopsys translate_off
defparam \GPIO_1[0]~I .input_async_reset = "none";
defparam \GPIO_1[0]~I .input_power_up = "low";
defparam \GPIO_1[0]~I .input_register_mode = "register";
defparam \GPIO_1[0]~I .input_sync_reset = "none";
defparam \GPIO_1[0]~I .oe_async_reset = "none";
defparam \GPIO_1[0]~I .oe_power_up = "low";
defparam \GPIO_1[0]~I .oe_register_mode = "none";
defparam \GPIO_1[0]~I .oe_sync_reset = "none";
defparam \GPIO_1[0]~I .open_drain_output = "true";
defparam \GPIO_1[0]~I .operation_mode = "bidir";
defparam \GPIO_1[0]~I .output_async_reset = "none";
defparam \GPIO_1[0]~I .output_power_up = "low";
defparam \GPIO_1[0]~I .output_register_mode = "none";
defparam \GPIO_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(rCCD_DATA[10]),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[1]));
// synopsys translate_off
defparam \GPIO_1[1]~I .input_async_reset = "none";
defparam \GPIO_1[1]~I .input_power_up = "low";
defparam \GPIO_1[1]~I .input_register_mode = "register";
defparam \GPIO_1[1]~I .input_sync_reset = "none";
defparam \GPIO_1[1]~I .oe_async_reset = "none";
defparam \GPIO_1[1]~I .oe_power_up = "low";
defparam \GPIO_1[1]~I .oe_register_mode = "none";
defparam \GPIO_1[1]~I .oe_sync_reset = "none";
defparam \GPIO_1[1]~I .open_drain_output = "true";
defparam \GPIO_1[1]~I .operation_mode = "bidir";
defparam \GPIO_1[1]~I .output_async_reset = "none";
defparam \GPIO_1[1]~I .output_power_up = "low";
defparam \GPIO_1[1]~I .output_register_mode = "none";
defparam \GPIO_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(rCCD_DATA[9]),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[2]));
// synopsys translate_off
defparam \GPIO_1[2]~I .input_async_reset = "none";
defparam \GPIO_1[2]~I .input_power_up = "low";
defparam \GPIO_1[2]~I .input_register_mode = "register";
defparam \GPIO_1[2]~I .input_sync_reset = "none";
defparam \GPIO_1[2]~I .oe_async_reset = "none";
defparam \GPIO_1[2]~I .oe_power_up = "low";
defparam \GPIO_1[2]~I .oe_register_mode = "none";
defparam \GPIO_1[2]~I .oe_sync_reset = "none";
defparam \GPIO_1[2]~I .open_drain_output = "true";
defparam \GPIO_1[2]~I .operation_mode = "bidir";
defparam \GPIO_1[2]~I .output_async_reset = "none";
defparam \GPIO_1[2]~I .output_power_up = "low";
defparam \GPIO_1[2]~I .output_register_mode = "none";
defparam \GPIO_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(rCCD_DATA[8]),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[3]));
// synopsys translate_off
defparam \GPIO_1[3]~I .input_async_reset = "none";
defparam \GPIO_1[3]~I .input_power_up = "low";
defparam \GPIO_1[3]~I .input_register_mode = "register";
defparam \GPIO_1[3]~I .input_sync_reset = "none";
defparam \GPIO_1[3]~I .oe_async_reset = "none";
defparam \GPIO_1[3]~I .oe_power_up = "low";
defparam \GPIO_1[3]~I .oe_register_mode = "none";
defparam \GPIO_1[3]~I .oe_sync_reset = "none";
defparam \GPIO_1[3]~I .open_drain_output = "true";
defparam \GPIO_1[3]~I .operation_mode = "bidir";
defparam \GPIO_1[3]~I .output_async_reset = "none";
defparam \GPIO_1[3]~I .output_power_up = "low";
defparam \GPIO_1[3]~I .output_register_mode = "none";
defparam \GPIO_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(rCCD_DATA[7]),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[4]));
// synopsys translate_off
defparam \GPIO_1[4]~I .input_async_reset = "none";
defparam \GPIO_1[4]~I .input_power_up = "low";
defparam \GPIO_1[4]~I .input_register_mode = "register";
defparam \GPIO_1[4]~I .input_sync_reset = "none";
defparam \GPIO_1[4]~I .oe_async_reset = "none";
defparam \GPIO_1[4]~I .oe_power_up = "low";
defparam \GPIO_1[4]~I .oe_register_mode = "none";
defparam \GPIO_1[4]~I .oe_sync_reset = "none";
defparam \GPIO_1[4]~I .open_drain_output = "true";
defparam \GPIO_1[4]~I .operation_mode = "bidir";
defparam \GPIO_1[4]~I .output_async_reset = "none";
defparam \GPIO_1[4]~I .output_power_up = "low";
defparam \GPIO_1[4]~I .output_register_mode = "none";
defparam \GPIO_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(rCCD_DATA[6]),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[5]));
// synopsys translate_off
defparam \GPIO_1[5]~I .input_async_reset = "none";
defparam \GPIO_1[5]~I .input_power_up = "low";
defparam \GPIO_1[5]~I .input_register_mode = "register";
defparam \GPIO_1[5]~I .input_sync_reset = "none";
defparam \GPIO_1[5]~I .oe_async_reset = "none";
defparam \GPIO_1[5]~I .oe_power_up = "low";
defparam \GPIO_1[5]~I .oe_register_mode = "none";
defparam \GPIO_1[5]~I .oe_sync_reset = "none";
defparam \GPIO_1[5]~I .open_drain_output = "true";
defparam \GPIO_1[5]~I .operation_mode = "bidir";
defparam \GPIO_1[5]~I .output_async_reset = "none";
defparam \GPIO_1[5]~I .output_power_up = "low";
defparam \GPIO_1[5]~I .output_register_mode = "none";
defparam \GPIO_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(rCCD_DATA[5]),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[6]));
// synopsys translate_off
defparam \GPIO_1[6]~I .input_async_reset = "none";
defparam \GPIO_1[6]~I .input_power_up = "low";
defparam \GPIO_1[6]~I .input_register_mode = "register";
defparam \GPIO_1[6]~I .input_sync_reset = "none";
defparam \GPIO_1[6]~I .oe_async_reset = "none";
defparam \GPIO_1[6]~I .oe_power_up = "low";
defparam \GPIO_1[6]~I .oe_register_mode = "none";
defparam \GPIO_1[6]~I .oe_sync_reset = "none";
defparam \GPIO_1[6]~I .open_drain_output = "true";
defparam \GPIO_1[6]~I .operation_mode = "bidir";
defparam \GPIO_1[6]~I .output_async_reset = "none";
defparam \GPIO_1[6]~I .output_power_up = "low";
defparam \GPIO_1[6]~I .output_register_mode = "none";
defparam \GPIO_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(rCCD_DATA[4]),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[7]));
// synopsys translate_off
defparam \GPIO_1[7]~I .input_async_reset = "none";
defparam \GPIO_1[7]~I .input_power_up = "low";
defparam \GPIO_1[7]~I .input_register_mode = "register";
defparam \GPIO_1[7]~I .input_sync_reset = "none";
defparam \GPIO_1[7]~I .oe_async_reset = "none";
defparam \GPIO_1[7]~I .oe_power_up = "low";
defparam \GPIO_1[7]~I .oe_register_mode = "none";
defparam \GPIO_1[7]~I .oe_sync_reset = "none";
defparam \GPIO_1[7]~I .open_drain_output = "true";
defparam \GPIO_1[7]~I .operation_mode = "bidir";
defparam \GPIO_1[7]~I .output_async_reset = "none";
defparam \GPIO_1[7]~I .output_power_up = "low";
defparam \GPIO_1[7]~I .output_register_mode = "none";
defparam \GPIO_1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(rCCD_DATA[3]),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[8]));
// synopsys translate_off
defparam \GPIO_1[8]~I .input_async_reset = "none";
defparam \GPIO_1[8]~I .input_power_up = "low";
defparam \GPIO_1[8]~I .input_register_mode = "register";
defparam \GPIO_1[8]~I .input_sync_reset = "none";
defparam \GPIO_1[8]~I .oe_async_reset = "none";
defparam \GPIO_1[8]~I .oe_power_up = "low";
defparam \GPIO_1[8]~I .oe_register_mode = "none";
defparam \GPIO_1[8]~I .oe_sync_reset = "none";
defparam \GPIO_1[8]~I .open_drain_output = "true";
defparam \GPIO_1[8]~I .operation_mode = "bidir";
defparam \GPIO_1[8]~I .output_async_reset = "none";
defparam \GPIO_1[8]~I .output_power_up = "low";
defparam \GPIO_1[8]~I .output_register_mode = "none";
defparam \GPIO_1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(rCCD_DATA[2]),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[9]));
// synopsys translate_off
defparam \GPIO_1[9]~I .input_async_reset = "none";
defparam \GPIO_1[9]~I .input_power_up = "low";
defparam \GPIO_1[9]~I .input_register_mode = "register";
defparam \GPIO_1[9]~I .input_sync_reset = "none";
defparam \GPIO_1[9]~I .oe_async_reset = "none";
defparam \GPIO_1[9]~I .oe_power_up = "low";
defparam \GPIO_1[9]~I .oe_register_mode = "none";
defparam \GPIO_1[9]~I .oe_sync_reset = "none";
defparam \GPIO_1[9]~I .open_drain_output = "true";
defparam \GPIO_1[9]~I .operation_mode = "bidir";
defparam \GPIO_1[9]~I .output_async_reset = "none";
defparam \GPIO_1[9]~I .output_power_up = "low";
defparam \GPIO_1[9]~I .output_register_mode = "none";
defparam \GPIO_1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(rCCD_DATA[1]),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[10]));
// synopsys translate_off
defparam \GPIO_1[10]~I .input_async_reset = "none";
defparam \GPIO_1[10]~I .input_power_up = "low";
defparam \GPIO_1[10]~I .input_register_mode = "register";
defparam \GPIO_1[10]~I .input_sync_reset = "none";
defparam \GPIO_1[10]~I .oe_async_reset = "none";
defparam \GPIO_1[10]~I .oe_power_up = "low";
defparam \GPIO_1[10]~I .oe_register_mode = "none";
defparam \GPIO_1[10]~I .oe_sync_reset = "none";
defparam \GPIO_1[10]~I .open_drain_output = "true";
defparam \GPIO_1[10]~I .operation_mode = "bidir";
defparam \GPIO_1[10]~I .output_async_reset = "none";
defparam \GPIO_1[10]~I .output_power_up = "low";
defparam \GPIO_1[10]~I .output_register_mode = "none";
defparam \GPIO_1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(rCCD_DATA[0]),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[11]));
// synopsys translate_off
defparam \GPIO_1[11]~I .input_async_reset = "none";
defparam \GPIO_1[11]~I .input_power_up = "low";
defparam \GPIO_1[11]~I .input_register_mode = "register";
defparam \GPIO_1[11]~I .input_sync_reset = "none";
defparam \GPIO_1[11]~I .oe_async_reset = "none";
defparam \GPIO_1[11]~I .oe_power_up = "low";
defparam \GPIO_1[11]~I .oe_register_mode = "none";
defparam \GPIO_1[11]~I .oe_sync_reset = "none";
defparam \GPIO_1[11]~I .open_drain_output = "true";
defparam \GPIO_1[11]~I .operation_mode = "bidir";
defparam \GPIO_1[11]~I .output_async_reset = "none";
defparam \GPIO_1[11]~I .output_power_up = "low";
defparam \GPIO_1[11]~I .output_register_mode = "none";
defparam \GPIO_1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(rCCD_LVAL),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[17]));
// synopsys translate_off
defparam \GPIO_1[17]~I .input_async_reset = "none";
defparam \GPIO_1[17]~I .input_power_up = "low";
defparam \GPIO_1[17]~I .input_register_mode = "register";
defparam \GPIO_1[17]~I .input_sync_reset = "none";
defparam \GPIO_1[17]~I .oe_async_reset = "none";
defparam \GPIO_1[17]~I .oe_power_up = "low";
defparam \GPIO_1[17]~I .oe_register_mode = "none";
defparam \GPIO_1[17]~I .oe_sync_reset = "none";
defparam \GPIO_1[17]~I .open_drain_output = "true";
defparam \GPIO_1[17]~I .operation_mode = "bidir";
defparam \GPIO_1[17]~I .output_async_reset = "none";
defparam \GPIO_1[17]~I .output_power_up = "low";
defparam \GPIO_1[17]~I .output_register_mode = "none";
defparam \GPIO_1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(rCCD_FVAL),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[18]));
// synopsys translate_off
defparam \GPIO_1[18]~I .input_async_reset = "none";
defparam \GPIO_1[18]~I .input_power_up = "low";
defparam \GPIO_1[18]~I .input_register_mode = "register";
defparam \GPIO_1[18]~I .input_sync_reset = "none";
defparam \GPIO_1[18]~I .oe_async_reset = "none";
defparam \GPIO_1[18]~I .oe_power_up = "low";
defparam \GPIO_1[18]~I .oe_register_mode = "none";
defparam \GPIO_1[18]~I .oe_sync_reset = "none";
defparam \GPIO_1[18]~I .open_drain_output = "true";
defparam \GPIO_1[18]~I .operation_mode = "bidir";
defparam \GPIO_1[18]~I .output_async_reset = "none";
defparam \GPIO_1[18]~I .output_power_up = "low";
defparam \GPIO_1[18]~I .output_register_mode = "none";
defparam \GPIO_1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[19]~I (
	.datain(!\u9|u0|SDO~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\GPIO_1[19]~30 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[19]));
// synopsys translate_off
defparam \GPIO_1[19]~I .input_async_reset = "none";
defparam \GPIO_1[19]~I .input_power_up = "low";
defparam \GPIO_1[19]~I .input_register_mode = "none";
defparam \GPIO_1[19]~I .input_sync_reset = "none";
defparam \GPIO_1[19]~I .oe_async_reset = "none";
defparam \GPIO_1[19]~I .oe_power_up = "low";
defparam \GPIO_1[19]~I .oe_register_mode = "none";
defparam \GPIO_1[19]~I .oe_sync_reset = "none";
defparam \GPIO_1[19]~I .open_drain_output = "true";
defparam \GPIO_1[19]~I .operation_mode = "bidir";
defparam \GPIO_1[19]~I .output_async_reset = "none";
defparam \GPIO_1[19]~I .output_power_up = "low";
defparam \GPIO_1[19]~I .output_register_mode = "none";
defparam \GPIO_1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & 
// (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0100;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] & 
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(vcc),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 .lut_mask = 16'h3CF0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder .lut_mask = 16'hFFFF;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N10
cycloneii_lcell_comb \u1|Cont[17]~55 (
// Equation(s):
// \u1|Cont[17]~55_combout  = (\u1|Cont [17] & (\u1|Cont[16]~54  $ (GND))) # (!\u1|Cont [17] & (!\u1|Cont[16]~54  & VCC))
// \u1|Cont[17]~56  = CARRY((\u1|Cont [17] & !\u1|Cont[16]~54 ))

	.dataa(\u1|Cont [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[16]~54 ),
	.combout(\u1|Cont[17]~55_combout ),
	.cout(\u1|Cont[17]~56 ));
// synopsys translate_off
defparam \u1|Cont[17]~55 .lut_mask = 16'hA50A;
defparam \u1|Cont[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iKEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iKEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iKEY[0]));
// synopsys translate_off
defparam \iKEY[0]~I .input_async_reset = "none";
defparam \iKEY[0]~I .input_power_up = "low";
defparam \iKEY[0]~I .input_register_mode = "none";
defparam \iKEY[0]~I .input_sync_reset = "none";
defparam \iKEY[0]~I .oe_async_reset = "none";
defparam \iKEY[0]~I .oe_power_up = "low";
defparam \iKEY[0]~I .oe_register_mode = "none";
defparam \iKEY[0]~I .oe_sync_reset = "none";
defparam \iKEY[0]~I .operation_mode = "input";
defparam \iKEY[0]~I .output_async_reset = "none";
defparam \iKEY[0]~I .output_power_up = "low";
defparam \iKEY[0]~I .output_register_mode = "none";
defparam \iKEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X2_Y24_N11
cycloneii_lcell_ff \u1|Cont[17] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[17]~55_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [17]));

// Location: LCCOMB_X2_Y24_N28
cycloneii_lcell_comb \u1|Equal0~0 (
// Equation(s):
// \u1|Equal0~0_combout  = (\u1|Cont [18] & (\u1|Cont [16] & (\u1|Cont [19] & \u1|Cont [17])))

	.dataa(\u1|Cont [18]),
	.datab(\u1|Cont [16]),
	.datac(\u1|Cont [19]),
	.datad(\u1|Cont [17]),
	.cin(gnd),
	.combout(\u1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~0 .lut_mask = 16'h8000;
defparam \u1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N16
cycloneii_lcell_comb \u1|Cont[20]~61 (
// Equation(s):
// \u1|Cont[20]~61_combout  = (\u1|Cont [20] & (!\u1|Cont[19]~60 )) # (!\u1|Cont [20] & ((\u1|Cont[19]~60 ) # (GND)))
// \u1|Cont[20]~62  = CARRY((!\u1|Cont[19]~60 ) # (!\u1|Cont [20]))

	.dataa(\u1|Cont [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[19]~60 ),
	.combout(\u1|Cont[20]~61_combout ),
	.cout(\u1|Cont[20]~62 ));
// synopsys translate_off
defparam \u1|Cont[20]~61 .lut_mask = 16'h5A5F;
defparam \u1|Cont[20]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N18
cycloneii_lcell_comb \u1|Cont[21]~64 (
// Equation(s):
// \u1|Cont[21]~64_combout  = (\u1|Cont [21] & (\u1|Cont[20]~62  $ (GND))) # (!\u1|Cont [21] & (!\u1|Cont[20]~62  & VCC))
// \u1|Cont[21]~65  = CARRY((\u1|Cont [21] & !\u1|Cont[20]~62 ))

	.dataa(vcc),
	.datab(\u1|Cont [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[20]~62 ),
	.combout(\u1|Cont[21]~64_combout ),
	.cout(\u1|Cont[21]~65 ));
// synopsys translate_off
defparam \u1|Cont[21]~64 .lut_mask = 16'hC30C;
defparam \u1|Cont[21]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y24_N19
cycloneii_lcell_ff \u1|Cont[21] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[21]~64_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [21]));

// Location: LCCOMB_X2_Y24_N20
cycloneii_lcell_comb \u1|Cont[22]~66 (
// Equation(s):
// \u1|Cont[22]~66_combout  = (\u1|Cont [22] & (!\u1|Cont[21]~65 )) # (!\u1|Cont [22] & ((\u1|Cont[21]~65 ) # (GND)))
// \u1|Cont[22]~67  = CARRY((!\u1|Cont[21]~65 ) # (!\u1|Cont [22]))

	.dataa(\u1|Cont [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[21]~65 ),
	.combout(\u1|Cont[22]~66_combout ),
	.cout(\u1|Cont[22]~67 ));
// synopsys translate_off
defparam \u1|Cont[22]~66 .lut_mask = 16'h5A5F;
defparam \u1|Cont[22]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y24_N21
cycloneii_lcell_ff \u1|Cont[22] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[22]~66_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [22]));

// Location: LCCOMB_X2_Y24_N22
cycloneii_lcell_comb \u1|Cont[23]~68 (
// Equation(s):
// \u1|Cont[23]~68_combout  = \u1|Cont[22]~67  $ (!\u1|Cont [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u1|Cont [23]),
	.cin(\u1|Cont[22]~67 ),
	.combout(\u1|Cont[23]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Cont[23]~68 .lut_mask = 16'hF00F;
defparam \u1|Cont[23]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y24_N23
cycloneii_lcell_ff \u1|Cont[23] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[23]~68_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [23]));

// Location: LCCOMB_X1_Y25_N26
cycloneii_lcell_comb \u1|Equal0~6 (
// Equation(s):
// \u1|Equal0~6_combout  = (\u1|Cont [21] & (\u1|Cont [22] & \u1|Cont [23]))

	.dataa(\u1|Cont [21]),
	.datab(vcc),
	.datac(\u1|Cont [22]),
	.datad(\u1|Cont [23]),
	.cin(gnd),
	.combout(\u1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~6 .lut_mask = 16'hA000;
defparam \u1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N16
cycloneii_lcell_comb \u1|Equal0~7 (
// Equation(s):
// \u1|Equal0~7_combout  = ((\u1|Cont [20]) # ((!\u1|Equal0~6_combout ) # (!\u1|Equal0~0_combout ))) # (!\u1|Equal0~5_combout )

	.dataa(\u1|Equal0~5_combout ),
	.datab(\u1|Cont [20]),
	.datac(\u1|Equal0~0_combout ),
	.datad(\u1|Equal0~6_combout ),
	.cin(gnd),
	.combout(\u1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~7 .lut_mask = 16'hDFFF;
defparam \u1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N0
cycloneii_lcell_comb \u1|Cont[0]~63 (
// Equation(s):
// \u1|Cont[0]~63_combout  = (!\u1|Equal0~7_combout ) # (!\u1|Cont [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u1|Cont [0]),
	.datad(\u1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|Cont[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Cont[0]~63 .lut_mask = 16'h0FFF;
defparam \u1|Cont[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y25_N1
cycloneii_lcell_ff \u1|Cont[0] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[0]~63_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [0]));

// Location: LCCOMB_X2_Y25_N10
cycloneii_lcell_comb \u1|Cont[1]~23 (
// Equation(s):
// \u1|Cont[1]~23_combout  = (\u1|Cont [1] & (\u1|Cont [0] $ (VCC))) # (!\u1|Cont [1] & (\u1|Cont [0] & VCC))
// \u1|Cont[1]~24  = CARRY((\u1|Cont [1] & \u1|Cont [0]))

	.dataa(\u1|Cont [1]),
	.datab(\u1|Cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|Cont[1]~23_combout ),
	.cout(\u1|Cont[1]~24 ));
// synopsys translate_off
defparam \u1|Cont[1]~23 .lut_mask = 16'h6688;
defparam \u1|Cont[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N14
cycloneii_lcell_comb \u1|Cont[3]~27 (
// Equation(s):
// \u1|Cont[3]~27_combout  = (\u1|Cont [3] & (\u1|Cont[2]~26  $ (GND))) # (!\u1|Cont [3] & (!\u1|Cont[2]~26  & VCC))
// \u1|Cont[3]~28  = CARRY((\u1|Cont [3] & !\u1|Cont[2]~26 ))

	.dataa(vcc),
	.datab(\u1|Cont [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[2]~26 ),
	.combout(\u1|Cont[3]~27_combout ),
	.cout(\u1|Cont[3]~28 ));
// synopsys translate_off
defparam \u1|Cont[3]~27 .lut_mask = 16'hC30C;
defparam \u1|Cont[3]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y25_N15
cycloneii_lcell_ff \u1|Cont[3] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[3]~27_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [3]));

// Location: LCCOMB_X2_Y25_N18
cycloneii_lcell_comb \u1|Cont[5]~31 (
// Equation(s):
// \u1|Cont[5]~31_combout  = (\u1|Cont [5] & (\u1|Cont[4]~30  $ (GND))) # (!\u1|Cont [5] & (!\u1|Cont[4]~30  & VCC))
// \u1|Cont[5]~32  = CARRY((\u1|Cont [5] & !\u1|Cont[4]~30 ))

	.dataa(vcc),
	.datab(\u1|Cont [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[4]~30 ),
	.combout(\u1|Cont[5]~31_combout ),
	.cout(\u1|Cont[5]~32 ));
// synopsys translate_off
defparam \u1|Cont[5]~31 .lut_mask = 16'hC30C;
defparam \u1|Cont[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y25_N19
cycloneii_lcell_ff \u1|Cont[5] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[5]~31_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [5]));

// Location: LCCOMB_X2_Y25_N20
cycloneii_lcell_comb \u1|Cont[6]~33 (
// Equation(s):
// \u1|Cont[6]~33_combout  = (\u1|Cont [6] & (!\u1|Cont[5]~32 )) # (!\u1|Cont [6] & ((\u1|Cont[5]~32 ) # (GND)))
// \u1|Cont[6]~34  = CARRY((!\u1|Cont[5]~32 ) # (!\u1|Cont [6]))

	.dataa(\u1|Cont [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[5]~32 ),
	.combout(\u1|Cont[6]~33_combout ),
	.cout(\u1|Cont[6]~34 ));
// synopsys translate_off
defparam \u1|Cont[6]~33 .lut_mask = 16'h5A5F;
defparam \u1|Cont[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N22
cycloneii_lcell_comb \u1|Cont[7]~35 (
// Equation(s):
// \u1|Cont[7]~35_combout  = (\u1|Cont [7] & (\u1|Cont[6]~34  $ (GND))) # (!\u1|Cont [7] & (!\u1|Cont[6]~34  & VCC))
// \u1|Cont[7]~36  = CARRY((\u1|Cont [7] & !\u1|Cont[6]~34 ))

	.dataa(vcc),
	.datab(\u1|Cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[6]~34 ),
	.combout(\u1|Cont[7]~35_combout ),
	.cout(\u1|Cont[7]~36 ));
// synopsys translate_off
defparam \u1|Cont[7]~35 .lut_mask = 16'hC30C;
defparam \u1|Cont[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y25_N23
cycloneii_lcell_ff \u1|Cont[7] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[7]~35_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [7]));

// Location: LCCOMB_X2_Y25_N26
cycloneii_lcell_comb \u1|Cont[9]~39 (
// Equation(s):
// \u1|Cont[9]~39_combout  = (\u1|Cont [9] & (\u1|Cont[8]~38  $ (GND))) # (!\u1|Cont [9] & (!\u1|Cont[8]~38  & VCC))
// \u1|Cont[9]~40  = CARRY((\u1|Cont [9] & !\u1|Cont[8]~38 ))

	.dataa(vcc),
	.datab(\u1|Cont [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[8]~38 ),
	.combout(\u1|Cont[9]~39_combout ),
	.cout(\u1|Cont[9]~40 ));
// synopsys translate_off
defparam \u1|Cont[9]~39 .lut_mask = 16'hC30C;
defparam \u1|Cont[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y25_N27
cycloneii_lcell_ff \u1|Cont[9] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[9]~39_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [9]));

// Location: LCCOMB_X2_Y25_N28
cycloneii_lcell_comb \u1|Cont[10]~41 (
// Equation(s):
// \u1|Cont[10]~41_combout  = (\u1|Cont [10] & (!\u1|Cont[9]~40 )) # (!\u1|Cont [10] & ((\u1|Cont[9]~40 ) # (GND)))
// \u1|Cont[10]~42  = CARRY((!\u1|Cont[9]~40 ) # (!\u1|Cont [10]))

	.dataa(vcc),
	.datab(\u1|Cont [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[9]~40 ),
	.combout(\u1|Cont[10]~41_combout ),
	.cout(\u1|Cont[10]~42 ));
// synopsys translate_off
defparam \u1|Cont[10]~41 .lut_mask = 16'h3C3F;
defparam \u1|Cont[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y25_N29
cycloneii_lcell_ff \u1|Cont[10] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[10]~41_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [10]));

// Location: LCCOMB_X2_Y25_N30
cycloneii_lcell_comb \u1|Cont[11]~43 (
// Equation(s):
// \u1|Cont[11]~43_combout  = (\u1|Cont [11] & (\u1|Cont[10]~42  $ (GND))) # (!\u1|Cont [11] & (!\u1|Cont[10]~42  & VCC))
// \u1|Cont[11]~44  = CARRY((\u1|Cont [11] & !\u1|Cont[10]~42 ))

	.dataa(vcc),
	.datab(\u1|Cont [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[10]~42 ),
	.combout(\u1|Cont[11]~43_combout ),
	.cout(\u1|Cont[11]~44 ));
// synopsys translate_off
defparam \u1|Cont[11]~43 .lut_mask = 16'hC30C;
defparam \u1|Cont[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y25_N31
cycloneii_lcell_ff \u1|Cont[11] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[11]~43_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [11]));

// Location: LCCOMB_X2_Y24_N0
cycloneii_lcell_comb \u1|Cont[12]~45 (
// Equation(s):
// \u1|Cont[12]~45_combout  = (\u1|Cont [12] & (!\u1|Cont[11]~44 )) # (!\u1|Cont [12] & ((\u1|Cont[11]~44 ) # (GND)))
// \u1|Cont[12]~46  = CARRY((!\u1|Cont[11]~44 ) # (!\u1|Cont [12]))

	.dataa(vcc),
	.datab(\u1|Cont [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[11]~44 ),
	.combout(\u1|Cont[12]~45_combout ),
	.cout(\u1|Cont[12]~46 ));
// synopsys translate_off
defparam \u1|Cont[12]~45 .lut_mask = 16'h3C3F;
defparam \u1|Cont[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y24_N1
cycloneii_lcell_ff \u1|Cont[12] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[12]~45_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [12]));

// Location: LCCOMB_X2_Y24_N2
cycloneii_lcell_comb \u1|Cont[13]~47 (
// Equation(s):
// \u1|Cont[13]~47_combout  = (\u1|Cont [13] & (\u1|Cont[12]~46  $ (GND))) # (!\u1|Cont [13] & (!\u1|Cont[12]~46  & VCC))
// \u1|Cont[13]~48  = CARRY((\u1|Cont [13] & !\u1|Cont[12]~46 ))

	.dataa(vcc),
	.datab(\u1|Cont [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[12]~46 ),
	.combout(\u1|Cont[13]~47_combout ),
	.cout(\u1|Cont[13]~48 ));
// synopsys translate_off
defparam \u1|Cont[13]~47 .lut_mask = 16'hC30C;
defparam \u1|Cont[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y24_N3
cycloneii_lcell_ff \u1|Cont[13] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[13]~47_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [13]));

// Location: LCCOMB_X2_Y24_N4
cycloneii_lcell_comb \u1|Cont[14]~49 (
// Equation(s):
// \u1|Cont[14]~49_combout  = (\u1|Cont [14] & (!\u1|Cont[13]~48 )) # (!\u1|Cont [14] & ((\u1|Cont[13]~48 ) # (GND)))
// \u1|Cont[14]~50  = CARRY((!\u1|Cont[13]~48 ) # (!\u1|Cont [14]))

	.dataa(vcc),
	.datab(\u1|Cont [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[13]~48 ),
	.combout(\u1|Cont[14]~49_combout ),
	.cout(\u1|Cont[14]~50 ));
// synopsys translate_off
defparam \u1|Cont[14]~49 .lut_mask = 16'h3C3F;
defparam \u1|Cont[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y24_N5
cycloneii_lcell_ff \u1|Cont[14] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[14]~49_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [14]));

// Location: LCCOMB_X2_Y24_N8
cycloneii_lcell_comb \u1|Cont[16]~53 (
// Equation(s):
// \u1|Cont[16]~53_combout  = (\u1|Cont [16] & (!\u1|Cont[15]~52 )) # (!\u1|Cont [16] & ((\u1|Cont[15]~52 ) # (GND)))
// \u1|Cont[16]~54  = CARRY((!\u1|Cont[15]~52 ) # (!\u1|Cont [16]))

	.dataa(vcc),
	.datab(\u1|Cont [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[15]~52 ),
	.combout(\u1|Cont[16]~53_combout ),
	.cout(\u1|Cont[16]~54 ));
// synopsys translate_off
defparam \u1|Cont[16]~53 .lut_mask = 16'h3C3F;
defparam \u1|Cont[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y24_N9
cycloneii_lcell_ff \u1|Cont[16] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[16]~53_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [16]));

// Location: LCCOMB_X2_Y24_N14
cycloneii_lcell_comb \u1|Cont[19]~59 (
// Equation(s):
// \u1|Cont[19]~59_combout  = (\u1|Cont [19] & (\u1|Cont[18]~58  $ (GND))) # (!\u1|Cont [19] & (!\u1|Cont[18]~58  & VCC))
// \u1|Cont[19]~60  = CARRY((\u1|Cont [19] & !\u1|Cont[18]~58 ))

	.dataa(vcc),
	.datab(\u1|Cont [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u1|Cont[18]~58 ),
	.combout(\u1|Cont[19]~59_combout ),
	.cout(\u1|Cont[19]~60 ));
// synopsys translate_off
defparam \u1|Cont[19]~59 .lut_mask = 16'hC30C;
defparam \u1|Cont[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y24_N15
cycloneii_lcell_ff \u1|Cont[19] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[19]~59_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [19]));

// Location: LCFF_X2_Y24_N17
cycloneii_lcell_ff \u1|Cont[20] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[20]~61_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [20]));

// Location: LCFF_X2_Y25_N11
cycloneii_lcell_ff \u1|Cont[1] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[1]~23_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [1]));

// Location: LCCOMB_X2_Y25_N2
cycloneii_lcell_comb \u1|Equal0~1 (
// Equation(s):
// \u1|Equal0~1_combout  = (\u1|Cont [2] & (\u1|Cont [0] & (\u1|Cont [3] & \u1|Cont [1])))

	.dataa(\u1|Cont [2]),
	.datab(\u1|Cont [0]),
	.datac(\u1|Cont [3]),
	.datad(\u1|Cont [1]),
	.cin(gnd),
	.combout(\u1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~1 .lut_mask = 16'h8000;
defparam \u1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y25_N21
cycloneii_lcell_ff \u1|Cont[6] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|Cont[6]~33_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|Equal0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|Cont [6]));

// Location: LCCOMB_X2_Y25_N8
cycloneii_lcell_comb \u1|Equal0~2 (
// Equation(s):
// \u1|Equal0~2_combout  = (\u1|Cont [4] & (\u1|Cont [5] & (\u1|Cont [6] & \u1|Cont [7])))

	.dataa(\u1|Cont [4]),
	.datab(\u1|Cont [5]),
	.datac(\u1|Cont [6]),
	.datad(\u1|Cont [7]),
	.cin(gnd),
	.combout(\u1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~2 .lut_mask = 16'h8000;
defparam \u1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N26
cycloneii_lcell_comb \u1|Equal0~4 (
// Equation(s):
// \u1|Equal0~4_combout  = (\u1|Cont [15] & (\u1|Cont [13] & (\u1|Cont [14] & \u1|Cont [12])))

	.dataa(\u1|Cont [15]),
	.datab(\u1|Cont [13]),
	.datac(\u1|Cont [14]),
	.datad(\u1|Cont [12]),
	.cin(gnd),
	.combout(\u1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~4 .lut_mask = 16'h8000;
defparam \u1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N4
cycloneii_lcell_comb \u1|Equal0~5 (
// Equation(s):
// \u1|Equal0~5_combout  = (\u1|Equal0~3_combout  & (\u1|Equal0~1_combout  & (\u1|Equal0~2_combout  & \u1|Equal0~4_combout )))

	.dataa(\u1|Equal0~3_combout ),
	.datab(\u1|Equal0~1_combout ),
	.datac(\u1|Equal0~2_combout ),
	.datad(\u1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|Equal0~5 .lut_mask = 16'h8000;
defparam \u1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N12
cycloneii_lcell_comb \u1|oRST_0~1 (
// Equation(s):
// \u1|oRST_0~1_combout  = (\u1|oRST_0~0_combout ) # ((\u1|Cont [20] & (\u1|Equal0~0_combout  & \u1|Equal0~5_combout )))

	.dataa(\u1|oRST_0~0_combout ),
	.datab(\u1|Cont [20]),
	.datac(\u1|Equal0~0_combout ),
	.datad(\u1|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u1|oRST_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oRST_0~1 .lut_mask = 16'hEAAA;
defparam \u1|oRST_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N13
cycloneii_lcell_ff \u1|oRST_0 (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|oRST_0~1_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|oRST_0~regout ));

// Location: CLKCTRL_G0
cycloneii_clkctrl \u1|oRST_0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u1|oRST_0~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|oRST_0~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|oRST_0~clkctrl .clock_type = "global clock";
defparam \u1|oRST_0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X11_Y10_N17
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0] (
	.clk(!\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]));

// Location: LCFF_X16_Y10_N5
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]));

// Location: LCCOMB_X16_Y10_N14
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .lut_mask = 16'h78F0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N5
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]));

// Location: LCCOMB_X16_Y9_N2
cycloneii_lcell_comb \u7|Equal6~0 (
// Equation(s):
// \u7|Equal6~0_combout  = (\u7|ST [0] & (!\u7|ST [1] & \u7|Equal5~2_combout ))

	.dataa(\u7|ST [0]),
	.datab(vcc),
	.datac(\u7|ST [1]),
	.datad(\u7|Equal5~2_combout ),
	.cin(gnd),
	.combout(\u7|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Equal6~0 .lut_mask = 16'h0A00;
defparam \u7|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneii_lcell_comb \u7|ST[4]~11 (
// Equation(s):
// \u7|ST[4]~11_combout  = (\u7|Add4~8_combout  & (\u7|ST[1]~16_combout  & (!\u7|Equal6~0_combout  & !\u7|ST[4]~3_combout )))

	.dataa(\u7|Add4~8_combout ),
	.datab(\u7|ST[1]~16_combout ),
	.datac(\u7|Equal6~0_combout ),
	.datad(\u7|ST[4]~3_combout ),
	.cin(gnd),
	.combout(\u7|ST[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u7|ST[4]~11 .lut_mask = 16'h0008;
defparam \u7|ST[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N9
cycloneii_lcell_ff \u7|ST[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|ST[4]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|ST [4]));

// Location: LCCOMB_X14_Y9_N20
cycloneii_lcell_comb \u7|ST[2]~14 (
// Equation(s):
// \u7|ST[2]~14_combout  = (\u7|Add4~4_combout  & (\u7|ST[1]~16_combout  & (!\u7|Equal6~0_combout  & !\u7|ST[4]~3_combout )))

	.dataa(\u7|Add4~4_combout ),
	.datab(\u7|ST[1]~16_combout ),
	.datac(\u7|Equal6~0_combout ),
	.datad(\u7|ST[4]~3_combout ),
	.cin(gnd),
	.combout(\u7|ST[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u7|ST[2]~14 .lut_mask = 16'h0008;
defparam \u7|ST[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N21
cycloneii_lcell_ff \u7|ST[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|ST[2]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|ST [2]));

// Location: LCCOMB_X13_Y9_N18
cycloneii_lcell_comb \u7|Add4~6 (
// Equation(s):
// \u7|Add4~6_combout  = (\u7|ST [3] & (!\u7|Add4~5 )) # (!\u7|ST [3] & ((\u7|Add4~5 ) # (GND)))
// \u7|Add4~7  = CARRY((!\u7|Add4~5 ) # (!\u7|ST [3]))

	.dataa(vcc),
	.datab(\u7|ST [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|Add4~5 ),
	.combout(\u7|Add4~6_combout ),
	.cout(\u7|Add4~7 ));
// synopsys translate_off
defparam \u7|Add4~6 .lut_mask = 16'h3C3F;
defparam \u7|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneii_lcell_comb \u7|ST[3]~12 (
// Equation(s):
// \u7|ST[3]~12_combout  = (!\u7|Equal6~0_combout  & (\u7|Add4~6_combout  & (\u7|ST[1]~16_combout  & !\u7|ST[4]~3_combout )))

	.dataa(\u7|Equal6~0_combout ),
	.datab(\u7|Add4~6_combout ),
	.datac(\u7|ST[1]~16_combout ),
	.datad(\u7|ST[4]~3_combout ),
	.cin(gnd),
	.combout(\u7|ST[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u7|ST[3]~12 .lut_mask = 16'h0040;
defparam \u7|ST[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N11
cycloneii_lcell_ff \u7|ST[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|ST[3]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|ST [3]));

// Location: LCCOMB_X13_Y9_N22
cycloneii_lcell_comb \u7|Add4~10 (
// Equation(s):
// \u7|Add4~10_combout  = (\u7|ST [5] & (!\u7|Add4~9 )) # (!\u7|ST [5] & ((\u7|Add4~9 ) # (GND)))
// \u7|Add4~11  = CARRY((!\u7|Add4~9 ) # (!\u7|ST [5]))

	.dataa(vcc),
	.datab(\u7|ST [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|Add4~9 ),
	.combout(\u7|Add4~10_combout ),
	.cout(\u7|Add4~11 ));
// synopsys translate_off
defparam \u7|Add4~10 .lut_mask = 16'h3C3F;
defparam \u7|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneii_lcell_comb \u7|ST[5]~10 (
// Equation(s):
// \u7|ST[5]~10_combout  = (!\u7|Equal6~0_combout  & (\u7|Add4~10_combout  & (\u7|ST[1]~16_combout  & !\u7|ST[4]~3_combout )))

	.dataa(\u7|Equal6~0_combout ),
	.datab(\u7|Add4~10_combout ),
	.datac(\u7|ST[1]~16_combout ),
	.datad(\u7|ST[4]~3_combout ),
	.cin(gnd),
	.combout(\u7|ST[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u7|ST[5]~10 .lut_mask = 16'h0040;
defparam \u7|ST[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N29
cycloneii_lcell_ff \u7|ST[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|ST[5]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|ST [5]));

// Location: LCCOMB_X14_Y9_N30
cycloneii_lcell_comb \u7|ST[8]~13 (
// Equation(s):
// \u7|ST[8]~13_combout  = (!\u7|Equal6~0_combout  & (\u7|Add4~16_combout  & (\u7|ST[1]~16_combout  & !\u7|ST[4]~3_combout )))

	.dataa(\u7|Equal6~0_combout ),
	.datab(\u7|Add4~16_combout ),
	.datac(\u7|ST[1]~16_combout ),
	.datad(\u7|ST[4]~3_combout ),
	.cin(gnd),
	.combout(\u7|ST[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u7|ST[8]~13 .lut_mask = 16'h0040;
defparam \u7|ST[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N31
cycloneii_lcell_ff \u7|ST[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|ST[8]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|ST [8]));

// Location: LCCOMB_X14_Y9_N24
cycloneii_lcell_comb \u7|Equal7~0 (
// Equation(s):
// \u7|Equal7~0_combout  = (!\u7|ST [3] & (\u7|Equal5~0_combout  & (!\u7|ST [4] & \u7|ST [1])))

	.dataa(\u7|ST [3]),
	.datab(\u7|Equal5~0_combout ),
	.datac(\u7|ST [4]),
	.datad(\u7|ST [1]),
	.cin(gnd),
	.combout(\u7|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Equal7~0 .lut_mask = 16'h0400;
defparam \u7|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneii_lcell_comb \u7|ST[0]~5 (
// Equation(s):
// \u7|ST[0]~5_combout  = (\u7|ST[4]~3_combout  & (((\u7|ST [0])))) # (!\u7|ST[4]~3_combout  & (\u7|ST[0]~4_combout  & (!\u7|Equal6~0_combout )))

	.dataa(\u7|ST[0]~4_combout ),
	.datab(\u7|Equal6~0_combout ),
	.datac(\u7|ST [0]),
	.datad(\u7|ST[4]~3_combout ),
	.cin(gnd),
	.combout(\u7|ST[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|ST[0]~5 .lut_mask = 16'hF022;
defparam \u7|ST[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N17
cycloneii_lcell_ff \u7|ST[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|ST[0]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|ST [0]));

// Location: LCCOMB_X14_Y9_N2
cycloneii_lcell_comb \u7|Equal4~0 (
// Equation(s):
// \u7|Equal4~0_combout  = (((!\u7|ST [0]) # (!\u7|Equal7~0_combout )) # (!\u7|ST [8])) # (!\u7|ST [2])

	.dataa(\u7|ST [2]),
	.datab(\u7|ST [8]),
	.datac(\u7|Equal7~0_combout ),
	.datad(\u7|ST [0]),
	.cin(gnd),
	.combout(\u7|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Equal4~0 .lut_mask = 16'h7FFF;
defparam \u7|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N10
cycloneii_lcell_comb \u7|Equal7~1 (
// Equation(s):
// \u7|Equal7~1_combout  = (\u7|ST [2] & (\u7|Equal7~0_combout  & (\u7|ST [0] & !\u7|ST [8])))

	.dataa(\u7|ST [2]),
	.datab(\u7|Equal7~0_combout ),
	.datac(\u7|ST [0]),
	.datad(\u7|ST [8]),
	.cin(gnd),
	.combout(\u7|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Equal7~1 .lut_mask = 16'h0080;
defparam \u7|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneii_lcell_comb \u7|mRD_DONE~0 (
// Equation(s):
// \u7|mRD_DONE~0_combout  = (\u7|Read~regout  & ((\u7|mRD_DONE~regout ) # ((!\u7|Equal4~0_combout  & !\u7|Equal7~1_combout ))))

	.dataa(\u7|Read~regout ),
	.datab(\u7|Equal4~0_combout ),
	.datac(\u7|mRD_DONE~regout ),
	.datad(\u7|Equal7~1_combout ),
	.cin(gnd),
	.combout(\u7|mRD_DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mRD_DONE~0 .lut_mask = 16'hA0A2;
defparam \u7|mRD_DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N29
cycloneii_lcell_ff \u7|mRD_DONE (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mRD_DONE~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mRD_DONE~regout ));

// Location: LCCOMB_X61_Y23_N4
cycloneii_lcell_comb \u10|Add1~0 (
// Equation(s):
// \u10|Add1~0_combout  = \u10|y_cnt [0] $ (VCC)
// \u10|Add1~1  = CARRY(\u10|y_cnt [0])

	.dataa(vcc),
	.datab(\u10|y_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u10|Add1~0_combout ),
	.cout(\u10|Add1~1 ));
// synopsys translate_off
defparam \u10|Add1~0 .lut_mask = 16'h33CC;
defparam \u10|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N14
cycloneii_lcell_comb \u10|Add1~10 (
// Equation(s):
// \u10|Add1~10_combout  = (\u10|y_cnt [5] & (!\u10|Add1~9 )) # (!\u10|y_cnt [5] & ((\u10|Add1~9 ) # (GND)))
// \u10|Add1~11  = CARRY((!\u10|Add1~9 ) # (!\u10|y_cnt [5]))

	.dataa(vcc),
	.datab(\u10|y_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add1~9 ),
	.combout(\u10|Add1~10_combout ),
	.cout(\u10|Add1~11 ));
// synopsys translate_off
defparam \u10|Add1~10 .lut_mask = 16'h3C3F;
defparam \u10|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N18
cycloneii_lcell_comb \u10|Add1~14 (
// Equation(s):
// \u10|Add1~14_combout  = (\u10|y_cnt [7] & (!\u10|Add1~13 )) # (!\u10|y_cnt [7] & ((\u10|Add1~13 ) # (GND)))
// \u10|Add1~15  = CARRY((!\u10|Add1~13 ) # (!\u10|y_cnt [7]))

	.dataa(vcc),
	.datab(\u10|y_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add1~13 ),
	.combout(\u10|Add1~14_combout ),
	.cout(\u10|Add1~15 ));
// synopsys translate_off
defparam \u10|Add1~14 .lut_mask = 16'h3C3F;
defparam \u10|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N0
cycloneii_lcell_comb \u1|oRST_2~0 (
// Equation(s):
// \u1|oRST_2~0_combout  = (\u1|Cont [20]) # ((\u1|Equal0~0_combout  & \u1|Equal0~5_combout ))

	.dataa(vcc),
	.datab(\u1|Cont [20]),
	.datac(\u1|Equal0~0_combout ),
	.datad(\u1|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u1|oRST_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oRST_2~0 .lut_mask = 16'hFCCC;
defparam \u1|oRST_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N28
cycloneii_lcell_comb \u1|oRST_2~1 (
// Equation(s):
// \u1|oRST_2~1_combout  = (\u1|oRST_2~regout ) # ((\u1|oRST_2~0_combout  & \u1|Equal0~6_combout ))

	.dataa(vcc),
	.datab(\u1|oRST_2~0_combout ),
	.datac(\u1|oRST_2~regout ),
	.datad(\u1|Equal0~6_combout ),
	.cin(gnd),
	.combout(\u1|oRST_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oRST_2~1 .lut_mask = 16'hFCF0;
defparam \u1|oRST_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N29
cycloneii_lcell_ff \u1|oRST_2 (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u1|oRST_2~1_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|oRST_2~regout ));

// Location: CLKCTRL_G2
cycloneii_clkctrl \u1|oRST_2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u1|oRST_2~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|oRST_2~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|oRST_2~clkctrl .clock_type = "global clock";
defparam \u1|oRST_2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N28
cycloneii_lcell_comb \u10|x_cnt~1 (
// Equation(s):
// \u10|x_cnt~1_combout  = (\u10|Add0~10_combout  & !\u10|Equal0~3_combout )

	.dataa(\u10|Add0~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u10|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u10|x_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u10|x_cnt~1 .lut_mask = 16'h00AA;
defparam \u10|x_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y23_N29
cycloneii_lcell_ff \u10|x_cnt[5] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|x_cnt~1_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|x_cnt [5]));

// Location: LCCOMB_X58_Y23_N2
cycloneii_lcell_comb \u10|Add0~0 (
// Equation(s):
// \u10|Add0~0_combout  = \u10|x_cnt [0] $ (VCC)
// \u10|Add0~1  = CARRY(\u10|x_cnt [0])

	.dataa(vcc),
	.datab(\u10|x_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u10|Add0~0_combout ),
	.cout(\u10|Add0~1 ));
// synopsys translate_off
defparam \u10|Add0~0 .lut_mask = 16'h33CC;
defparam \u10|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y23_N3
cycloneii_lcell_ff \u10|x_cnt[0] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Add0~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|x_cnt [0]));

// Location: LCCOMB_X58_Y23_N4
cycloneii_lcell_comb \u10|Add0~2 (
// Equation(s):
// \u10|Add0~2_combout  = (\u10|x_cnt [1] & (!\u10|Add0~1 )) # (!\u10|x_cnt [1] & ((\u10|Add0~1 ) # (GND)))
// \u10|Add0~3  = CARRY((!\u10|Add0~1 ) # (!\u10|x_cnt [1]))

	.dataa(vcc),
	.datab(\u10|x_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add0~1 ),
	.combout(\u10|Add0~2_combout ),
	.cout(\u10|Add0~3 ));
// synopsys translate_off
defparam \u10|Add0~2 .lut_mask = 16'h3C3F;
defparam \u10|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y23_N5
cycloneii_lcell_ff \u10|x_cnt[1] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Add0~2_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|x_cnt [1]));

// Location: LCCOMB_X58_Y23_N6
cycloneii_lcell_comb \u10|Add0~4 (
// Equation(s):
// \u10|Add0~4_combout  = (\u10|x_cnt [2] & (\u10|Add0~3  $ (GND))) # (!\u10|x_cnt [2] & (!\u10|Add0~3  & VCC))
// \u10|Add0~5  = CARRY((\u10|x_cnt [2] & !\u10|Add0~3 ))

	.dataa(\u10|x_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add0~3 ),
	.combout(\u10|Add0~4_combout ),
	.cout(\u10|Add0~5 ));
// synopsys translate_off
defparam \u10|Add0~4 .lut_mask = 16'hA50A;
defparam \u10|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N8
cycloneii_lcell_comb \u10|Add0~6 (
// Equation(s):
// \u10|Add0~6_combout  = (\u10|x_cnt [3] & (!\u10|Add0~5 )) # (!\u10|x_cnt [3] & ((\u10|Add0~5 ) # (GND)))
// \u10|Add0~7  = CARRY((!\u10|Add0~5 ) # (!\u10|x_cnt [3]))

	.dataa(vcc),
	.datab(\u10|x_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add0~5 ),
	.combout(\u10|Add0~6_combout ),
	.cout(\u10|Add0~7 ));
// synopsys translate_off
defparam \u10|Add0~6 .lut_mask = 16'h3C3F;
defparam \u10|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y23_N9
cycloneii_lcell_ff \u10|x_cnt[3] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Add0~6_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|x_cnt [3]));

// Location: LCCOMB_X58_Y23_N10
cycloneii_lcell_comb \u10|Add0~8 (
// Equation(s):
// \u10|Add0~8_combout  = (\u10|x_cnt [4] & (\u10|Add0~7  $ (GND))) # (!\u10|x_cnt [4] & (!\u10|Add0~7  & VCC))
// \u10|Add0~9  = CARRY((\u10|x_cnt [4] & !\u10|Add0~7 ))

	.dataa(\u10|x_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add0~7 ),
	.combout(\u10|Add0~8_combout ),
	.cout(\u10|Add0~9 ));
// synopsys translate_off
defparam \u10|Add0~8 .lut_mask = 16'hA50A;
defparam \u10|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N14
cycloneii_lcell_comb \u10|Add0~12 (
// Equation(s):
// \u10|Add0~12_combout  = (\u10|x_cnt [6] & (\u10|Add0~11  $ (GND))) # (!\u10|x_cnt [6] & (!\u10|Add0~11  & VCC))
// \u10|Add0~13  = CARRY((\u10|x_cnt [6] & !\u10|Add0~11 ))

	.dataa(vcc),
	.datab(\u10|x_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add0~11 ),
	.combout(\u10|Add0~12_combout ),
	.cout(\u10|Add0~13 ));
// synopsys translate_off
defparam \u10|Add0~12 .lut_mask = 16'hC30C;
defparam \u10|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y23_N15
cycloneii_lcell_ff \u10|x_cnt[6] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Add0~12_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|x_cnt [6]));

// Location: LCCOMB_X58_Y23_N16
cycloneii_lcell_comb \u10|Add0~14 (
// Equation(s):
// \u10|Add0~14_combout  = (\u10|x_cnt [7] & (!\u10|Add0~13 )) # (!\u10|x_cnt [7] & ((\u10|Add0~13 ) # (GND)))
// \u10|Add0~15  = CARRY((!\u10|Add0~13 ) # (!\u10|x_cnt [7]))

	.dataa(\u10|x_cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add0~13 ),
	.combout(\u10|Add0~14_combout ),
	.cout(\u10|Add0~15 ));
// synopsys translate_off
defparam \u10|Add0~14 .lut_mask = 16'h5A5F;
defparam \u10|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y23_N17
cycloneii_lcell_ff \u10|x_cnt[7] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Add0~14_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|x_cnt [7]));

// Location: LCCOMB_X59_Y23_N4
cycloneii_lcell_comb \u10|Equal0~2 (
// Equation(s):
// \u10|Equal0~2_combout  = (\u10|Equal0~1_combout  & (!\u10|x_cnt [5] & (!\u10|x_cnt [7] & !\u10|x_cnt [6])))

	.dataa(\u10|Equal0~1_combout ),
	.datab(\u10|x_cnt [5]),
	.datac(\u10|x_cnt [7]),
	.datad(\u10|x_cnt [6]),
	.cin(gnd),
	.combout(\u10|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u10|Equal0~2 .lut_mask = 16'h0002;
defparam \u10|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N18
cycloneii_lcell_comb \u10|Add0~16 (
// Equation(s):
// \u10|Add0~16_combout  = (\u10|x_cnt [8] & (\u10|Add0~15  $ (GND))) # (!\u10|x_cnt [8] & (!\u10|Add0~15  & VCC))
// \u10|Add0~17  = CARRY((\u10|x_cnt [8] & !\u10|Add0~15 ))

	.dataa(vcc),
	.datab(\u10|x_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add0~15 ),
	.combout(\u10|Add0~16_combout ),
	.cout(\u10|Add0~17 ));
// synopsys translate_off
defparam \u10|Add0~16 .lut_mask = 16'hC30C;
defparam \u10|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y23_N19
cycloneii_lcell_ff \u10|x_cnt[8] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Add0~16_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|x_cnt [8]));

// Location: LCCOMB_X58_Y23_N20
cycloneii_lcell_comb \u10|Add0~18 (
// Equation(s):
// \u10|Add0~18_combout  = (\u10|x_cnt [9] & (!\u10|Add0~17 )) # (!\u10|x_cnt [9] & ((\u10|Add0~17 ) # (GND)))
// \u10|Add0~19  = CARRY((!\u10|Add0~17 ) # (!\u10|x_cnt [9]))

	.dataa(\u10|x_cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add0~17 ),
	.combout(\u10|Add0~18_combout ),
	.cout(\u10|Add0~19 ));
// synopsys translate_off
defparam \u10|Add0~18 .lut_mask = 16'h5A5F;
defparam \u10|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X58_Y23_N21
cycloneii_lcell_ff \u10|x_cnt[9] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Add0~18_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|x_cnt [9]));

// Location: LCCOMB_X59_Y23_N24
cycloneii_lcell_comb \u10|Equal0~0 (
// Equation(s):
// \u10|Equal0~0_combout  = (!\u10|x_cnt [9] & !\u10|x_cnt [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u10|x_cnt [9]),
	.datad(\u10|x_cnt [8]),
	.cin(gnd),
	.combout(\u10|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|Equal0~0 .lut_mask = 16'h000F;
defparam \u10|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y23_N11
cycloneii_lcell_ff \u10|x_cnt[4] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Add0~8_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|x_cnt [4]));

// Location: LCCOMB_X59_Y23_N18
cycloneii_lcell_comb \u10|Equal0~3 (
// Equation(s):
// \u10|Equal0~3_combout  = (\u10|x_cnt [3] & (\u10|Equal0~2_combout  & (\u10|Equal0~0_combout  & \u10|x_cnt [4])))

	.dataa(\u10|x_cnt [3]),
	.datab(\u10|Equal0~2_combout ),
	.datac(\u10|Equal0~0_combout ),
	.datad(\u10|x_cnt [4]),
	.cin(gnd),
	.combout(\u10|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u10|Equal0~3 .lut_mask = 16'h8000;
defparam \u10|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y23_N19
cycloneii_lcell_ff \u10|y_cnt[7] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Add1~14_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|y_cnt [7]));

// Location: LCCOMB_X61_Y23_N20
cycloneii_lcell_comb \u10|Add1~16 (
// Equation(s):
// \u10|Add1~16_combout  = (\u10|y_cnt [8] & (\u10|Add1~15  $ (GND))) # (!\u10|y_cnt [8] & (!\u10|Add1~15  & VCC))
// \u10|Add1~17  = CARRY((\u10|y_cnt [8] & !\u10|Add1~15 ))

	.dataa(\u10|y_cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add1~15 ),
	.combout(\u10|Add1~16_combout ),
	.cout(\u10|Add1~17 ));
// synopsys translate_off
defparam \u10|Add1~16 .lut_mask = 16'hA50A;
defparam \u10|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X61_Y23_N21
cycloneii_lcell_ff \u10|y_cnt[8] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Add1~16_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|y_cnt [8]));

// Location: LCCOMB_X60_Y23_N26
cycloneii_lcell_comb \u10|Equal1~0 (
// Equation(s):
// \u10|Equal1~0_combout  = (!\u10|y_cnt [6] & (!\u10|y_cnt [8] & (!\u10|y_cnt [5] & !\u10|y_cnt [7])))

	.dataa(\u10|y_cnt [6]),
	.datab(\u10|y_cnt [8]),
	.datac(\u10|y_cnt [5]),
	.datad(\u10|y_cnt [7]),
	.cin(gnd),
	.combout(\u10|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|Equal1~0 .lut_mask = 16'h0001;
defparam \u10|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N12
cycloneii_lcell_comb \u10|Add1~8 (
// Equation(s):
// \u10|Add1~8_combout  = (\u10|y_cnt [4] & (\u10|Add1~7  $ (GND))) # (!\u10|y_cnt [4] & (!\u10|Add1~7  & VCC))
// \u10|Add1~9  = CARRY((\u10|y_cnt [4] & !\u10|Add1~7 ))

	.dataa(\u10|y_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add1~7 ),
	.combout(\u10|Add1~8_combout ),
	.cout(\u10|Add1~9 ));
// synopsys translate_off
defparam \u10|Add1~8 .lut_mask = 16'hA50A;
defparam \u10|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X61_Y23_N13
cycloneii_lcell_ff \u10|y_cnt[4] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Add1~8_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|y_cnt [4]));

// Location: LCCOMB_X60_Y23_N14
cycloneii_lcell_comb \u10|Equal1~2 (
// Equation(s):
// \u10|Equal1~2_combout  = (\u10|Equal1~1_combout  & (\u10|Equal1~0_combout  & (!\u10|y_cnt [4] & \u10|y_cnt [2])))

	.dataa(\u10|Equal1~1_combout ),
	.datab(\u10|Equal1~0_combout ),
	.datac(\u10|y_cnt [4]),
	.datad(\u10|y_cnt [2]),
	.cin(gnd),
	.combout(\u10|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u10|Equal1~2 .lut_mask = 16'h0800;
defparam \u10|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N28
cycloneii_lcell_comb \u10|y_cnt~2 (
// Equation(s):
// \u10|y_cnt~2_combout  = (\u10|Add1~0_combout  & !\u10|Equal1~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u10|Add1~0_combout ),
	.datad(\u10|Equal1~2_combout ),
	.cin(gnd),
	.combout(\u10|y_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u10|y_cnt~2 .lut_mask = 16'h00F0;
defparam \u10|y_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y23_N29
cycloneii_lcell_ff \u10|y_cnt[0] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|y_cnt~2_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|y_cnt [0]));

// Location: LCCOMB_X61_Y23_N8
cycloneii_lcell_comb \u10|Add1~4 (
// Equation(s):
// \u10|Add1~4_combout  = (\u10|y_cnt [2] & (\u10|Add1~3  $ (GND))) # (!\u10|y_cnt [2] & (!\u10|Add1~3  & VCC))
// \u10|Add1~5  = CARRY((\u10|y_cnt [2] & !\u10|Add1~3 ))

	.dataa(vcc),
	.datab(\u10|y_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add1~3 ),
	.combout(\u10|Add1~4_combout ),
	.cout(\u10|Add1~5 ));
// synopsys translate_off
defparam \u10|Add1~4 .lut_mask = 16'hC30C;
defparam \u10|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N30
cycloneii_lcell_comb \u10|y_cnt~3 (
// Equation(s):
// \u10|y_cnt~3_combout  = (\u10|Add1~4_combout  & !\u10|Equal1~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u10|Add1~4_combout ),
	.datad(\u10|Equal1~2_combout ),
	.cin(gnd),
	.combout(\u10|y_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u10|y_cnt~3 .lut_mask = 16'h00F0;
defparam \u10|y_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y23_N31
cycloneii_lcell_ff \u10|y_cnt[2] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|y_cnt~3_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|y_cnt [2]));

// Location: LCCOMB_X61_Y23_N10
cycloneii_lcell_comb \u10|Add1~6 (
// Equation(s):
// \u10|Add1~6_combout  = (\u10|y_cnt [3] & (!\u10|Add1~5 )) # (!\u10|y_cnt [3] & ((\u10|Add1~5 ) # (GND)))
// \u10|Add1~7  = CARRY((!\u10|Add1~5 ) # (!\u10|y_cnt [3]))

	.dataa(vcc),
	.datab(\u10|y_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u10|Add1~5 ),
	.combout(\u10|Add1~6_combout ),
	.cout(\u10|Add1~7 ));
// synopsys translate_off
defparam \u10|Add1~6 .lut_mask = 16'h3C3F;
defparam \u10|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N26
cycloneii_lcell_comb \u10|y_cnt~1 (
// Equation(s):
// \u10|y_cnt~1_combout  = (!\u10|Equal1~2_combout  & \u10|Add1~6_combout )

	.dataa(\u10|Equal1~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u10|Add1~6_combout ),
	.cin(gnd),
	.combout(\u10|y_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u10|y_cnt~1 .lut_mask = 16'h5500;
defparam \u10|y_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y23_N27
cycloneii_lcell_ff \u10|y_cnt[3] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|y_cnt~1_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|y_cnt [3]));

// Location: LCFF_X61_Y23_N15
cycloneii_lcell_ff \u10|y_cnt[5] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Add1~10_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|y_cnt [5]));

// Location: LCCOMB_X60_Y23_N2
cycloneii_lcell_comb \u10|LessThan2~1 (
// Equation(s):
// \u10|LessThan2~1_combout  = (\u10|y_cnt [2]) # ((\u10|y_cnt [3]) # ((\u10|y_cnt [1] & \u10|y_cnt [0])))

	.dataa(\u10|y_cnt [1]),
	.datab(\u10|y_cnt [2]),
	.datac(\u10|y_cnt [3]),
	.datad(\u10|y_cnt [0]),
	.cin(gnd),
	.combout(\u10|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u10|LessThan2~1 .lut_mask = 16'hFEFC;
defparam \u10|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N0
cycloneii_lcell_comb \u10|LessThan2~2 (
// Equation(s):
// \u10|LessThan2~2_combout  = (\u10|LessThan2~0_combout ) # ((\u10|y_cnt [5] & ((\u10|y_cnt [4]) # (\u10|LessThan2~1_combout ))))

	.dataa(\u10|LessThan2~0_combout ),
	.datab(\u10|y_cnt [5]),
	.datac(\u10|y_cnt [4]),
	.datad(\u10|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\u10|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u10|LessThan2~2 .lut_mask = 16'hEEEA;
defparam \u10|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneii_lcell_comb \u7|OUT_VALID~0 (
// Equation(s):
// \u7|OUT_VALID~0_combout  = (\u7|Read~regout  & ((\u7|Equal7~1_combout ) # ((\u7|Equal4~0_combout  & \u7|OUT_VALID~regout )))) # (!\u7|Read~regout  & (((\u7|OUT_VALID~regout ))))

	.dataa(\u7|Read~regout ),
	.datab(\u7|Equal4~0_combout ),
	.datac(\u7|OUT_VALID~regout ),
	.datad(\u7|Equal7~1_combout ),
	.cin(gnd),
	.combout(\u7|OUT_VALID~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|OUT_VALID~0 .lut_mask = 16'hFAD0;
defparam \u7|OUT_VALID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N25
cycloneii_lcell_ff \u7|OUT_VALID (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|OUT_VALID~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|OUT_VALID~regout ));

// Location: LCCOMB_X36_Y25_N18
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] $ (((!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] & 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] & \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 .lut_mask = 16'hB4F0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N22
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder .lut_mask = 16'hFFFF;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N23
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0] (
	.clk(!\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]));

// Location: LCFF_X36_Y25_N19
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ),
	.sdata(gnd),
	.aclr(!\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]));

// Location: LCCOMB_X36_Y25_N22
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9] $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  & 
// !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7])))

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 .lut_mask = 16'hF03C;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N23
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ),
	.sdata(gnd),
	.aclr(!\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]));

// Location: LCCOMB_X35_Y25_N30
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N2
cycloneii_lcell_comb \u10|LessThan4~0 (
// Equation(s):
// \u10|LessThan4~0_combout  = (\u10|x_cnt [7] & \u10|x_cnt [6])

	.dataa(vcc),
	.datab(\u10|x_cnt [7]),
	.datac(vcc),
	.datad(\u10|x_cnt [6]),
	.cin(gnd),
	.combout(\u10|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|LessThan4~0 .lut_mask = 16'hCC00;
defparam \u10|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y23_N7
cycloneii_lcell_ff \u10|x_cnt[2] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Add0~4_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|x_cnt [2]));

// Location: LCCOMB_X59_Y23_N28
cycloneii_lcell_comb \u10|LessThan1~0 (
// Equation(s):
// \u10|LessThan1~0_combout  = (!\u10|x_cnt [3] & (((!\u10|x_cnt [0]) # (!\u10|x_cnt [1])) # (!\u10|x_cnt [2])))

	.dataa(\u10|x_cnt [3]),
	.datab(\u10|x_cnt [2]),
	.datac(\u10|x_cnt [1]),
	.datad(\u10|x_cnt [0]),
	.cin(gnd),
	.combout(\u10|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|LessThan1~0 .lut_mask = 16'h1555;
defparam \u10|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N22
cycloneii_lcell_comb \u10|LessThan0~0 (
// Equation(s):
// \u10|LessThan0~0_combout  = (\u10|LessThan4~0_combout  & ((\u10|x_cnt [5]) # ((\u10|x_cnt [4] & !\u10|LessThan1~0_combout ))))

	.dataa(\u10|x_cnt [4]),
	.datab(\u10|LessThan4~0_combout ),
	.datac(\u10|x_cnt [5]),
	.datad(\u10|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u10|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|LessThan0~0 .lut_mask = 16'hC0C8;
defparam \u10|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N16
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\u10|LessThan5~1_combout  & (\u10|LessThan1~0_combout  & ((\u10|LessThan0~0_combout ) # (!\u10|Equal0~0_combout )))) # (!\u10|LessThan5~1_combout  & ((\u10|LessThan0~0_combout ) # 
// ((!\u10|Equal0~0_combout ))))

	.dataa(\u10|LessThan5~1_combout ),
	.datab(\u10|LessThan0~0_combout ),
	.datac(\u10|Equal0~0_combout ),
	.datad(\u10|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCF45;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N22
cycloneii_lcell_comb \u10|Add0~20 (
// Equation(s):
// \u10|Add0~20_combout  = \u10|Add0~19  $ (!\u10|x_cnt [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u10|x_cnt [10]),
	.cin(\u10|Add0~19 ),
	.combout(\u10|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \u10|Add0~20 .lut_mask = 16'hF00F;
defparam \u10|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N0
cycloneii_lcell_comb \u10|x_cnt~0 (
// Equation(s):
// \u10|x_cnt~0_combout  = (\u10|Add0~20_combout  & !\u10|Equal0~3_combout )

	.dataa(vcc),
	.datab(\u10|Add0~20_combout ),
	.datac(vcc),
	.datad(\u10|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u10|x_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|x_cnt~0 .lut_mask = 16'h00CC;
defparam \u10|x_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y23_N1
cycloneii_lcell_ff \u10|x_cnt[10] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|x_cnt~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|x_cnt [10]));

// Location: LCCOMB_X61_Y23_N22
cycloneii_lcell_comb \u10|Add1~18 (
// Equation(s):
// \u10|Add1~18_combout  = \u10|Add1~17  $ (\u10|y_cnt [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u10|y_cnt [9]),
	.cin(\u10|Add1~17 ),
	.combout(\u10|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \u10|Add1~18 .lut_mask = 16'h0FF0;
defparam \u10|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N0
cycloneii_lcell_comb \u10|y_cnt~0 (
// Equation(s):
// \u10|y_cnt~0_combout  = (!\u10|Equal1~2_combout  & \u10|Add1~18_combout )

	.dataa(\u10|Equal1~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u10|Add1~18_combout ),
	.cin(gnd),
	.combout(\u10|y_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|y_cnt~0 .lut_mask = 16'h5500;
defparam \u10|y_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y23_N1
cycloneii_lcell_ff \u10|y_cnt[9] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|y_cnt~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|y_cnt [9]));

// Location: LCCOMB_X60_Y23_N28
cycloneii_lcell_comb \u10|LessThan3~0 (
// Equation(s):
// \u10|LessThan3~0_combout  = (!\u10|y_cnt [2] & (!\u10|y_cnt [4] & ((!\u10|y_cnt [0]) # (!\u10|y_cnt [1]))))

	.dataa(\u10|y_cnt [1]),
	.datab(\u10|y_cnt [2]),
	.datac(\u10|y_cnt [4]),
	.datad(\u10|y_cnt [0]),
	.cin(gnd),
	.combout(\u10|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|LessThan3~0 .lut_mask = 16'h0103;
defparam \u10|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N6
cycloneii_lcell_comb \u10|LessThan3~1 (
// Equation(s):
// \u10|LessThan3~1_combout  = ((!\u10|y_cnt [3] & (\u10|Equal1~0_combout  & \u10|LessThan3~0_combout ))) # (!\u10|y_cnt [9])

	.dataa(\u10|y_cnt [3]),
	.datab(\u10|Equal1~0_combout ),
	.datac(\u10|y_cnt [9]),
	.datad(\u10|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\u10|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u10|LessThan3~1 .lut_mask = 16'h4F0F;
defparam \u10|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N16
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  = (\u10|LessThan2~2_combout  & (\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\u10|x_cnt [10] & \u10|LessThan3~1_combout )))

	.dataa(\u10|LessThan2~2_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\u10|x_cnt [10]),
	.datad(\u10|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 .lut_mask = 16'h0800;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N26
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout  = (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// (\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 .lut_mask = 16'h1000;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N16
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ (((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & 
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout )))

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6 .lut_mask = 16'h3CF0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N17
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]));

// Location: LCCOMB_X33_Y25_N22
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout  = (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 .lut_mask = 16'h0100;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N12
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout  = (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] & (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & 
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 .lut_mask = 16'h1100;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N6
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] $ (((!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] & 
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout )))

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0 .lut_mask = 16'hC3F0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N7
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]));

// Location: LCFF_X33_Y23_N15
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]));

// Location: LCCOMB_X34_Y23_N22
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N23
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [9]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X34_Y25_N7
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [9]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8] & ((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9])) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8] & 
// ((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]) # (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7DBE;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N29
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]));

// Location: LCCOMB_X34_Y23_N16
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N17
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]));

// Location: LCFF_X34_Y23_N15
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [3]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X34_Y23_N3
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [3]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N31
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]));

// Location: LCCOMB_X34_Y23_N2
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2] & ((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3])) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2] & 
// ((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]) # (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3]))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h7DBE;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ (((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & 
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datab(vcc),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3 .lut_mask = 16'h5AF0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N17
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]));

// Location: LCFF_X34_Y25_N21
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]));

// Location: LCFF_X35_Y25_N1
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [6]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [6]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N27
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N3
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]));

// Location: LCCOMB_X35_Y25_N14
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N15
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [7]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X35_Y25_N23
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [7]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X35_Y25_N13
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]));

// Location: LCCOMB_X35_Y25_N22
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6])) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7]))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & 
// ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7]) # (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6] $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # 
// ((\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # ((\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ((\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout )))

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2 .lut_mask = 16'hF0C0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N31
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]));

// Location: LCCOMB_X34_Y25_N14
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N15
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [9]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X33_Y25_N31
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [9]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N30
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8] & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8]) # 
// (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9] $ (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9])))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8] & 
// ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9] $ (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9])) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8])))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hF99F;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N13
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [3]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X33_Y25_N29
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [3]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N31
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [2]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X33_Y25_N5
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [2]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N4
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2])) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3]))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & 
// ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3]) # (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h6FF6;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N17
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]));

// Location: LCFF_X34_Y25_N19
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [7]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [7]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N23
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6] & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7])) # (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6] & 
// ((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]) # (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N18
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # 
// ((\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # ((\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N14
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\u7|RD_MASK [0] & (\u7|OUT_VALID~regout  & ((\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\u7|RD_MASK [0]),
	.datac(\u7|OUT_VALID~regout ),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hC080;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 .lut_mask = 16'h0800;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7 .lut_mask = 16'h0FF0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N25
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]));

// Location: LCCOMB_X33_Y25_N20
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ (((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5 .lut_mask = 16'hD2F0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N21
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]));

// Location: LCCOMB_X33_Y25_N0
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout  = (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 .lut_mask = 16'h1000;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N8
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4 .lut_mask = 16'h0FF0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N9
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]));

// Location: LCCOMB_X34_Y25_N28
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] $ (((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] & 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2 .lut_mask = 16'hD2F0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N29
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]));

// Location: LCCOMB_X33_Y25_N10
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8] $ (((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] & 
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout )))

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1 .lut_mask = 16'h3CF0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N11
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]));

// Location: LCCOMB_X33_Y25_N28
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8])

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .lut_mask = 16'h55AA;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N27
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout ));

// Location: LCCOMB_X33_Y23_N24
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7])))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7 .lut_mask = 16'h6996;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N25
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~7_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ));

// Location: LCCOMB_X33_Y23_N2
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0])))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 .lut_mask = 16'h9669;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N3
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ));

// Location: LCCOMB_X33_Y23_N0
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout  $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout  $ 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ))

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 .lut_mask = 16'h3CC3;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N1
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ));

// Location: LCCOMB_X34_Y22_N14
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ (((!\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & 
// \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9 .lut_mask = 16'hC3F0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N15
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]));

// Location: LCCOMB_X34_Y22_N30
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ (((\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & \u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8 .lut_mask = 16'h78F0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N31
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]));

// Location: LCFF_X33_Y23_N11
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]));

// Location: LCCOMB_X34_Y23_N26
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N27
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [1]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [1]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N19
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N28
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N29
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]));

// Location: LCCOMB_X34_Y23_N28
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N29
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [0]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [0]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N1
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N19
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]));

// Location: LCCOMB_X35_Y23_N24
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1])) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0]))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & 
// ((\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0]) # (\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1] $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7BDE;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y23_N0
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0_combout  = (\u10|LessThan2~2_combout  & (\u10|LessThan3~1_combout  & ((\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u10|LessThan2~2_combout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\u10|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0 .lut_mask = 16'hC800;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y23_N0
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder .lut_mask = 16'hFFFF;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y23_N1
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|p0addr (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout ));

// Location: LCCOMB_X48_Y23_N6
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout  = ((!\u10|x_cnt [10] & (\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0_combout  & \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ))) # 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout )

	.dataa(\u10|x_cnt [10]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0_combout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|p0addr~regout ),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1 .lut_mask = 16'h4F0F;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .lut_mask = 16'h78F0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N21
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]));

// Location: LCCOMB_X36_Y25_N14
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0400;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & 
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2])))

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .lut_mask = 16'h3CF0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N7
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.sdata(gnd),
	.aclr(!\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]));

// Location: LCCOMB_X36_Y24_N18
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] $ (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2])))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h9669;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N19
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0 (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.sdata(gnd),
	.aclr(!\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ));

// Location: LCCOMB_X36_Y25_N28
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8] (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b [8] = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8] $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9])

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b [8]),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8] .lut_mask = 16'h6666;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b [8]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N27
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2 (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ));

// Location: LCCOMB_X36_Y24_N2
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout  $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout  $ 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h6699;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N3
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5 (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.sdata(gnd),
	.aclr(!\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ));

// Location: LCCOMB_X36_Y24_N28
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .lut_mask = 16'h0FF0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N1
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]));

// Location: LCCOMB_X36_Y25_N8
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] $ (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'hF00F;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N9
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sdata(gnd),
	.aclr(!\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]));

// Location: LCCOMB_X36_Y25_N24
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0])))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0004;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & \u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h1000;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] & 
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datab(vcc),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 .lut_mask = 16'h5AF0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N13
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ),
	.sdata(gnd),
	.aclr(!\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]));

// Location: LCCOMB_X36_Y25_N2
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3])))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0020;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 .lut_mask = 16'h0FF0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N17
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ),
	.sdata(gnd),
	.aclr(!\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]));

// Location: LCCOMB_X36_Y25_N26
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] & (!\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] & 
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ))

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h0300;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8] $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  & 
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7])))

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 .lut_mask = 16'h3CF0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N31
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ),
	.sdata(gnd),
	.aclr(!\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]));

// Location: LCCOMB_X35_Y25_N20
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N21
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]));

// Location: LCCOMB_X34_Y25_N4
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N5
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [8]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N2
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [8]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y25_N3
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9] $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8])

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .lut_mask = 16'h55AA;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y15_N21
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [8]));

// Location: LCCOMB_X33_Y23_N4
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]))

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .lut_mask = 16'hC33C;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N23
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [7]));

// Location: LCFF_X34_Y25_N9
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [6]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X34_Y25_N31
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [6]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8] $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9] $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7])))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N9
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [6]));

// Location: LCFF_X35_Y25_N7
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]));

// Location: LCCOMB_X34_Y25_N26
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N27
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [5]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X33_Y25_N13
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [5]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5] $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 16'h0FF0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N19
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [5]));

// Location: LCCOMB_X36_Y25_N10
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] $ (((\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & 
// (\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & !\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .lut_mask = 16'hF078;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N11
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.sdata(gnd),
	.aclr(!\u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]));

// Location: LCCOMB_X35_Y25_N28
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N29
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]));

// Location: LCCOMB_X34_Y25_N0
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N1
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [4]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X33_Y25_N25
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [4]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5] $ (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ))

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 16'hC33C;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N14
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y15_N15
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [4]));

// Location: LCCOMB_X33_Y23_N30
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7])))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N20
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N0
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N1
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [3]));

// Location: LCCOMB_X33_Y15_N4
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout )

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 16'h33CC;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N5
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [2]));

// Location: LCCOMB_X33_Y15_N30
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]))

	.dataa(vcc),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 16'hC33C;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N31
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [1]));

// Location: LCCOMB_X33_Y23_N22
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0])))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datac(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N28
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0]~feeder (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0]~feeder_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.cin(gnd),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0]~feeder .lut_mask = 16'hFF00;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N29
cycloneii_lcell_ff \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [0]));

// Location: LCCOMB_X33_Y15_N8
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|op_2~1 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout  = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [0]) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [0]))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [0]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~1 .lut_mask = 16'h00DD;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N10
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|op_2~3 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout  = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [1] & ((!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ) # 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [1]))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [1] & (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [1] & 
// !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [1]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ),
	.combout(),
	.cout(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout ));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~3 .lut_mask = 16'h002B;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N12
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|op_2~5 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout  = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [2] & (\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [2] & 
// !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout )) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [2] & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [2]) # 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout ))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [2]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout ),
	.combout(),
	.cout(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout ));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~5 .lut_mask = 16'h004D;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N14
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|op_2~7 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout  = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [3] & ((!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout ) # 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [3]))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [3] & (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [3] & 
// !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [3]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout ),
	.combout(),
	.cout(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout ));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~7 .lut_mask = 16'h002B;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N16
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|op_2~9 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout  = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [4] & ((!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout ) # 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [4]))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [4] & (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [4] & 
// !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [4]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout ),
	.combout(),
	.cout(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~9 .lut_mask = 16'h002B;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N18
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|op_2~11 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout  = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [5] & (\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [5] & 
// !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout )) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [5] & ((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [5]) # 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ))))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [5]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ),
	.combout(),
	.cout(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~11 .lut_mask = 16'h004D;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N20
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|op_2~13 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout  = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [6] & ((!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ) # 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [6]))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [6] & (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [6] & 
// !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [6]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ),
	.combout(),
	.cout(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~13 .lut_mask = 16'h002B;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N22
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|op_2~15 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout  = CARRY((\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [7] & ((!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ) # 
// (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [7]))) # (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [7] & (!\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [7] & 
// !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [7]),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ),
	.combout(),
	.cout(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout ));
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~15 .lut_mask = 16'h002B;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N24
cycloneii_lcell_comb \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16 (
// Equation(s):
// \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout  = \u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [8] $ (\u7|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout  $ 
// (\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [8]))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [8]),
	.cin(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout ),
	.combout(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ),
	.cout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16 .lut_mask = 16'hA55A;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N6
cycloneii_lcell_comb \u7|RD_MASK~0 (
// Equation(s):
// \u7|RD_MASK~0_combout  = (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & !\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout )

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ),
	.cin(gnd),
	.combout(\u7|RD_MASK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|RD_MASK~0 .lut_mask = 16'h0055;
defparam \u7|RD_MASK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N18
cycloneii_lcell_comb \u7|RD_MASK~1 (
// Equation(s):
// \u7|RD_MASK~1_combout  = (!\u7|mRD_DONE~regout  & ((\u7|RD_MASK [0]) # ((\u7|always3~1_combout  & \u7|RD_MASK~0_combout ))))

	.dataa(\u7|always3~1_combout ),
	.datab(\u7|mRD_DONE~regout ),
	.datac(\u7|RD_MASK [0]),
	.datad(\u7|RD_MASK~0_combout ),
	.cin(gnd),
	.combout(\u7|RD_MASK~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|RD_MASK~1 .lut_mask = 16'h3230;
defparam \u7|RD_MASK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N19
cycloneii_lcell_ff \u7|RD_MASK[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|RD_MASK~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|RD_MASK [0]));

// Location: LCFF_X15_Y9_N23
cycloneii_lcell_ff \u7|Pre_RD (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|RD_MASK [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|Pre_RD~regout ));

// Location: LCCOMB_X15_Y9_N4
cycloneii_lcell_comb \u7|ST[4]~2 (
// Equation(s):
// \u7|ST[4]~2_combout  = (\u7|Pre_WR~regout  & (((\u7|Pre_RD~regout ) # (!\u7|RD_MASK [0])))) # (!\u7|Pre_WR~regout  & (!\u7|mWR~regout  & ((\u7|Pre_RD~regout ) # (!\u7|RD_MASK [0]))))

	.dataa(\u7|Pre_WR~regout ),
	.datab(\u7|mWR~regout ),
	.datac(\u7|Pre_RD~regout ),
	.datad(\u7|RD_MASK [0]),
	.cin(gnd),
	.combout(\u7|ST[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|ST[4]~2 .lut_mask = 16'hB0BB;
defparam \u7|ST[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneii_lcell_comb \u7|Equal5~3 (
// Equation(s):
// \u7|Equal5~3_combout  = (!\u7|ST [0] & (!\u7|ST [1] & \u7|Equal5~2_combout ))

	.dataa(\u7|ST [0]),
	.datab(vcc),
	.datac(\u7|ST [1]),
	.datad(\u7|Equal5~2_combout ),
	.cin(gnd),
	.combout(\u7|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Equal5~3 .lut_mask = 16'h0500;
defparam \u7|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneii_lcell_comb \u7|ST[4]~3 (
// Equation(s):
// \u7|ST[4]~3_combout  = (\u7|control1|CMD_ACK~regout  & (((\u7|ST[4]~2_combout  & \u7|Equal5~3_combout )))) # (!\u7|control1|CMD_ACK~regout  & ((\u7|Equal6~0_combout ) # ((\u7|ST[4]~2_combout  & \u7|Equal5~3_combout ))))

	.dataa(\u7|control1|CMD_ACK~regout ),
	.datab(\u7|Equal6~0_combout ),
	.datac(\u7|ST[4]~2_combout ),
	.datad(\u7|Equal5~3_combout ),
	.cin(gnd),
	.combout(\u7|ST[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|ST[4]~3 .lut_mask = 16'hF444;
defparam \u7|ST[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneii_lcell_comb \u7|ST[1]~6 (
// Equation(s):
// \u7|ST[1]~6_combout  = (!\u7|ST[4]~3_combout  & ((\u7|Equal6~0_combout ) # ((\u7|Add4~2_combout  & \u7|ST[1]~16_combout ))))

	.dataa(\u7|Add4~2_combout ),
	.datab(\u7|ST[1]~16_combout ),
	.datac(\u7|Equal6~0_combout ),
	.datad(\u7|ST[4]~3_combout ),
	.cin(gnd),
	.combout(\u7|ST[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|ST[1]~6 .lut_mask = 16'h00F8;
defparam \u7|ST[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N1
cycloneii_lcell_ff \u7|ST[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|ST[1]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|ST [1]));

// Location: LCCOMB_X14_Y9_N14
cycloneii_lcell_comb \u7|ST[1]~16 (
// Equation(s):
// \u7|ST[1]~16_combout  = (\u7|Equal4~0_combout  & ((\u7|ST [0]) # ((\u7|ST [1]) # (!\u7|Equal5~2_combout ))))

	.dataa(\u7|ST [0]),
	.datab(\u7|ST [1]),
	.datac(\u7|Equal5~2_combout ),
	.datad(\u7|Equal4~0_combout ),
	.cin(gnd),
	.combout(\u7|ST[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u7|ST[1]~16 .lut_mask = 16'hEF00;
defparam \u7|ST[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneii_lcell_comb \u7|ST[6]~9 (
// Equation(s):
// \u7|ST[6]~9_combout  = (\u7|Add4~12_combout  & (\u7|ST[1]~16_combout  & (!\u7|Equal6~0_combout  & !\u7|ST[4]~3_combout )))

	.dataa(\u7|Add4~12_combout ),
	.datab(\u7|ST[1]~16_combout ),
	.datac(\u7|Equal6~0_combout ),
	.datad(\u7|ST[4]~3_combout ),
	.cin(gnd),
	.combout(\u7|ST[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u7|ST[6]~9 .lut_mask = 16'h0008;
defparam \u7|ST[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N27
cycloneii_lcell_ff \u7|ST[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|ST[6]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|ST [6]));

// Location: LCCOMB_X14_Y9_N16
cycloneii_lcell_comb \u7|ST[7]~8 (
// Equation(s):
// \u7|ST[7]~8_combout  = (\u7|Add4~14_combout  & (\u7|ST[1]~16_combout  & (!\u7|Equal6~0_combout  & !\u7|ST[4]~3_combout )))

	.dataa(\u7|Add4~14_combout ),
	.datab(\u7|ST[1]~16_combout ),
	.datac(\u7|Equal6~0_combout ),
	.datad(\u7|ST[4]~3_combout ),
	.cin(gnd),
	.combout(\u7|ST[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|ST[7]~8 .lut_mask = 16'h0008;
defparam \u7|ST[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N17
cycloneii_lcell_ff \u7|ST[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|ST[7]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|ST [7]));

// Location: LCCOMB_X14_Y9_N18
cycloneii_lcell_comb \u7|Equal5~0 (
// Equation(s):
// \u7|Equal5~0_combout  = (!\u7|ST [9] & (!\u7|ST [6] & (!\u7|ST [7] & !\u7|ST [5])))

	.dataa(\u7|ST [9]),
	.datab(\u7|ST [6]),
	.datac(\u7|ST [7]),
	.datad(\u7|ST [5]),
	.cin(gnd),
	.combout(\u7|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Equal5~0 .lut_mask = 16'h0001;
defparam \u7|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneii_lcell_comb \u7|Equal5~2 (
// Equation(s):
// \u7|Equal5~2_combout  = (\u7|Equal5~1_combout  & (\u7|Equal5~0_combout  & (!\u7|ST [2] & !\u7|ST [8])))

	.dataa(\u7|Equal5~1_combout ),
	.datab(\u7|Equal5~0_combout ),
	.datac(\u7|ST [2]),
	.datad(\u7|ST [8]),
	.cin(gnd),
	.combout(\u7|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Equal5~2 .lut_mask = 16'h0008;
defparam \u7|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N16
cycloneii_lcell_comb \u7|Equal8~0 (
// Equation(s):
// \u7|Equal8~0_combout  = (!\u7|ST [0] & (\u7|Equal5~2_combout  & \u7|ST [1]))

	.dataa(\u7|ST [0]),
	.datab(\u7|Equal5~2_combout ),
	.datac(vcc),
	.datad(\u7|ST [1]),
	.cin(gnd),
	.combout(\u7|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Equal8~0 .lut_mask = 16'h4400;
defparam \u7|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N0
cycloneii_lcell_comb \u7|Equal9~0 (
// Equation(s):
// \u7|Equal9~0_combout  = (!\u7|ST [2] & (\u7|Equal7~0_combout  & (!\u7|ST [0] & \u7|ST [8])))

	.dataa(\u7|ST [2]),
	.datab(\u7|Equal7~0_combout ),
	.datac(\u7|ST [0]),
	.datad(\u7|ST [8]),
	.cin(gnd),
	.combout(\u7|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Equal9~0 .lut_mask = 16'h0400;
defparam \u7|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N26
cycloneii_lcell_comb \u7|IN_REQ~0 (
// Equation(s):
// \u7|IN_REQ~0_combout  = (\u7|Write~regout  & ((\u7|Equal8~0_combout ) # ((\u7|IN_REQ~regout  & !\u7|Equal9~0_combout )))) # (!\u7|Write~regout  & (((\u7|IN_REQ~regout ))))

	.dataa(\u7|Write~regout ),
	.datab(\u7|Equal8~0_combout ),
	.datac(\u7|IN_REQ~regout ),
	.datad(\u7|Equal9~0_combout ),
	.cin(gnd),
	.combout(\u7|IN_REQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|IN_REQ~0 .lut_mask = 16'hD8F8;
defparam \u7|IN_REQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N27
cycloneii_lcell_ff \u7|IN_REQ (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|IN_REQ~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|IN_REQ~regout ));

// Location: LCCOMB_X15_Y10_N28
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N29
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]));

// Location: LCFF_X15_Y10_N5
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]));

// Location: LCCOMB_X18_Y9_N2
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & 
// (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6 .lut_mask = 16'hB4F0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N3
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]));

// Location: LCFF_X18_Y10_N15
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]));

// Location: LCFF_X14_Y10_N27
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [4]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N30
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [4]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N31
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N4
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5] & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5] & 
// ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]) # (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h6FF6;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N12
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout  & 
// (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & !\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7 .lut_mask = 16'hF078;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N13
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]));

// Location: LCCOMB_X18_Y10_N14
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout  = (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout  & 
// (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & !\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0 .lut_mask = 16'h0004;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & 
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4 .lut_mask = 16'h5AF0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N7
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]));

// Location: LCCOMB_X19_Y10_N26
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout  & (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & 
// !\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 .lut_mask = 16'h000A;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] & 
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3 .lut_mask = 16'hA5F0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N13
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]));

// Location: LCCOMB_X19_Y10_N22
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N23
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]));

// Location: LCFF_X15_Y10_N19
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [9]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [9]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N5
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8] $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] & 
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 .lut_mask = 16'h5AF0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N7
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]));

// Location: LCFF_X14_Y10_N31
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]));

// Location: LCCOMB_X19_Y10_N30
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8] $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] & 
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2 .lut_mask = 16'h5AF0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N31
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]));

// Location: LCCOMB_X18_Y10_N12
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N13
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]));

// Location: LCCOMB_X14_Y10_N6
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N7
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [8]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [8]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N29
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & 
// ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]) # (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h6FF6;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N4
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout  & 
// (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & !\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8 .lut_mask = 16'hF078;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N5
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]));

// Location: LCCOMB_X18_Y10_N28
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N29
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]));

// Location: LCFF_X15_Y10_N23
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [2]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X15_Y10_N3
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [2]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N11
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]));

// Location: LCCOMB_X15_Y10_N8
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N9
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [3]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X15_Y10_N11
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [3]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X15_Y10_N1
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]));

// Location: LCCOMB_X15_Y10_N10
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]) # (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h6FF6;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N6
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N20
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout  = (\u7|mWR~regout  & (\u7|IN_REQ~regout  & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ))))

	.dataa(\u7|mWR~regout ),
	.datab(\u7|IN_REQ~regout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq .lut_mask = 16'h8880;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N13
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]));

// Location: LCCOMB_X19_Y10_N8
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N9
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [1]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X19_Y10_N17
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [1]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0] & ((\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a 
// [1] $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0] & 
// ((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]) # (\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1] $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N24
cycloneii_lcell_comb \u2|mCCD_LVAL~feeder (
// Equation(s):
// \u2|mCCD_LVAL~feeder_combout  = rCCD_LVAL

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(rCCD_LVAL),
	.cin(gnd),
	.combout(\u2|mCCD_LVAL~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|mCCD_LVAL~feeder .lut_mask = 16'hFF00;
defparam \u2|mCCD_LVAL~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y15_N25
cycloneii_lcell_ff \u2|mCCD_LVAL (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|mCCD_LVAL~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|mCCD_LVAL~regout ));

// Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iKEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iKEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iKEY[2]));
// synopsys translate_off
defparam \iKEY[2]~I .input_async_reset = "none";
defparam \iKEY[2]~I .input_power_up = "low";
defparam \iKEY[2]~I .input_register_mode = "none";
defparam \iKEY[2]~I .input_sync_reset = "none";
defparam \iKEY[2]~I .oe_async_reset = "none";
defparam \iKEY[2]~I .oe_power_up = "low";
defparam \iKEY[2]~I .oe_register_mode = "none";
defparam \iKEY[2]~I .oe_sync_reset = "none";
defparam \iKEY[2]~I .operation_mode = "input";
defparam \iKEY[2]~I .output_async_reset = "none";
defparam \iKEY[2]~I .output_power_up = "low";
defparam \iKEY[2]~I .output_register_mode = "none";
defparam \iKEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iKEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iKEY~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iKEY[3]));
// synopsys translate_off
defparam \iKEY[3]~I .input_async_reset = "none";
defparam \iKEY[3]~I .input_power_up = "low";
defparam \iKEY[3]~I .input_register_mode = "none";
defparam \iKEY[3]~I .input_sync_reset = "none";
defparam \iKEY[3]~I .oe_async_reset = "none";
defparam \iKEY[3]~I .oe_power_up = "low";
defparam \iKEY[3]~I .oe_register_mode = "none";
defparam \iKEY[3]~I .oe_sync_reset = "none";
defparam \iKEY[3]~I .operation_mode = "input";
defparam \iKEY[3]~I .output_async_reset = "none";
defparam \iKEY[3]~I .output_power_up = "low";
defparam \iKEY[3]~I .output_register_mode = "none";
defparam \iKEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y23_N12
cycloneii_lcell_comb \u2|mSTART~0 (
// Equation(s):
// \u2|mSTART~0_combout  = (\iKEY~combout [2] & ((\u2|mSTART~regout ) # (!\iKEY~combout [3])))

	.dataa(vcc),
	.datab(\iKEY~combout [2]),
	.datac(\u2|mSTART~regout ),
	.datad(\iKEY~combout [3]),
	.cin(gnd),
	.combout(\u2|mSTART~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|mSTART~0 .lut_mask = 16'hC0CC;
defparam \u2|mSTART~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y23_N13
cycloneii_lcell_ff \u2|mSTART (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|mSTART~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|mSTART~regout ));

// Location: LCCOMB_X20_Y8_N24
cycloneii_lcell_comb \u2|mCCD_FVAL~0 (
// Equation(s):
// \u2|mCCD_FVAL~0_combout  = (\u2|Pre_FVAL~regout  & (((\u2|mCCD_FVAL~regout  & rCCD_FVAL)))) # (!\u2|Pre_FVAL~regout  & ((\u2|mCCD_FVAL~regout ) # ((\u2|mSTART~regout  & rCCD_FVAL))))

	.dataa(\u2|Pre_FVAL~regout ),
	.datab(\u2|mSTART~regout ),
	.datac(\u2|mCCD_FVAL~regout ),
	.datad(rCCD_FVAL),
	.cin(gnd),
	.combout(\u2|mCCD_FVAL~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|mCCD_FVAL~0 .lut_mask = 16'hF450;
defparam \u2|mCCD_FVAL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N25
cycloneii_lcell_ff \u2|mCCD_FVAL (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|mCCD_FVAL~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|mCCD_FVAL~regout ));

// Location: LCCOMB_X40_Y9_N22
cycloneii_lcell_comb \u3|oDval~0 (
// Equation(s):
// \u3|oDval~0_combout  = (!\u3|Equal6~4_combout  & (\u2|mCCD_LVAL~regout  & \u2|mCCD_FVAL~regout ))

	.dataa(\u3|Equal6~4_combout ),
	.datab(\u2|mCCD_LVAL~regout ),
	.datac(\u2|mCCD_FVAL~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|oDval~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|oDval~0 .lut_mask = 16'h4040;
defparam \u3|oDval~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N22
cycloneii_lcell_comb \u1|oRST_1~0 (
// Equation(s):
// \u1|oRST_1~0_combout  = (\u1|oRST_1~regout ) # ((\u1|Cont [22]) # (\u1|Cont [23]))

	.dataa(\u1|oRST_1~regout ),
	.datab(vcc),
	.datac(\u1|Cont [22]),
	.datad(\u1|Cont [23]),
	.cin(gnd),
	.combout(\u1|oRST_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oRST_1~0 .lut_mask = 16'hFFFA;
defparam \u1|oRST_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N20
cycloneii_lcell_comb \u1|oRST_1~1 (
// Equation(s):
// \u1|oRST_1~1_combout  = (\u1|oRST_1~0_combout ) # ((\u1|Cont [21] & \u1|oRST_2~0_combout ))

	.dataa(\u1|Cont [21]),
	.datab(\u1|oRST_2~0_combout ),
	.datac(vcc),
	.datad(\u1|oRST_1~0_combout ),
	.cin(gnd),
	.combout(\u1|oRST_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|oRST_1~1 .lut_mask = 16'hFF88;
defparam \u1|oRST_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N21
cycloneii_lcell_ff \u1|oRST_1 (
	.clk(\iCLK_50~combout ),
	.datain(\u1|oRST_1~1_combout ),
	.sdata(gnd),
	.aclr(!\iKEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u1|oRST_1~regout ));

// Location: CLKCTRL_G3
cycloneii_clkctrl \u1|oRST_1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u1|oRST_1~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|oRST_1~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|oRST_1~clkctrl .clock_type = "global clock";
defparam \u1|oRST_1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X40_Y9_N23
cycloneii_lcell_ff \u3|oDval (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|oDval~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|oDval~regout ));

// Location: LCCOMB_X18_Y9_N10
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\u3|oDval~regout  & ((\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(vcc),
	.datad(\u3|oDval~regout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hEE00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & 
// \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(vcc),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0 .lut_mask = 16'hC3F0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N23
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]));

// Location: LCCOMB_X18_Y9_N0
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 .lut_mask = 16'h0200;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout  & 
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2])))

	.dataa(vcc),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9 .lut_mask = 16'h3CF0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N31
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]));

// Location: LCCOMB_X18_Y9_N14
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 .lut_mask = 16'h9669;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N15
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0 (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ));

// Location: LCCOMB_X19_Y10_N20
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & 
// (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] & \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5 .lut_mask = 16'hB4F0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N21
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]));

// Location: LCCOMB_X18_Y9_N18
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 .lut_mask = 16'h6996;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N19
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1 (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ));

// Location: LCCOMB_X18_Y9_N26
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout  $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout  $ 
// (!\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout ),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 .lut_mask = 16'h5AA5;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N27
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11 (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ));

// Location: LCCOMB_X18_Y9_N8
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ (((\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & 
// (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & \u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1 .lut_mask = 16'h78F0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N9
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]));

// Location: LCFF_X18_Y9_N29
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]));

// Location: LCCOMB_X12_Y10_N16
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N17
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [1]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X12_Y10_N19
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [1]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X18_Y9_N1
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]));

// Location: LCCOMB_X12_Y10_N10
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N11
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [0]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [0]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N15
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] $ (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'hF00F;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N9
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]));

// Location: LCCOMB_X12_Y10_N28
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N29
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]));

// Location: LCCOMB_X12_Y10_N8
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1] & ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1] & 
// ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]) # (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h6FF6;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder .lut_mask = 16'hFFFF;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N27
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|p0addr (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|p0addr~regout ));

// Location: LCCOMB_X15_Y10_N22
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\u7|IN_REQ~regout  & \u7|mWR~regout )

	.dataa(vcc),
	.datab(\u7|IN_REQ~regout ),
	.datac(vcc),
	.datad(\u7|mWR~regout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCC00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N14
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout  = ((\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout )))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|p0addr~regout )

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|p0addr~regout ),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena .lut_mask = 16'hEF0F;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N15
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ));

// Location: LCCOMB_X16_Y10_N12
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] $ (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N13
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ));

// Location: LCCOMB_X16_Y10_N2
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout  $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout  $ 
// (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h6699;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N3
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ));

// Location: LCCOMB_X16_Y10_N28
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & 
// (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0400;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .lut_mask = 16'h5AF0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N31
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]));

// Location: LCCOMB_X16_Y10_N20
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .lut_mask = 16'hB4F0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N21
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]));

// Location: LCCOMB_X16_Y10_N22
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & 
// (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0400;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 .lut_mask = 16'h0FF0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N19
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]));

// Location: LCCOMB_X16_Y10_N26
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] & (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] & 
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ))

	.dataa(vcc),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0300;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9] $ (((!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] & 
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 .lut_mask = 16'hA5F0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N25
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]));

// Location: LCCOMB_X14_Y10_N10
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N11
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]));

// Location: LCCOMB_X13_Y10_N20
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .lut_mask = 16'h0FF0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N21
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [8]));

// Location: LCCOMB_X13_Y10_N26
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8])

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .lut_mask = 16'h55AA;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N19
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [8]));

// Location: LCCOMB_X13_Y10_N24
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .lut_mask = 16'h9966;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N17
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [7]));

// Location: LCFF_X14_Y10_N15
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]));

// Location: LCCOMB_X13_Y10_N30
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N25
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [6]));

// Location: LCCOMB_X18_Y10_N20
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N21
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]));

// Location: LCCOMB_X14_Y10_N12
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N13
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [6]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [6]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N1
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6]));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout )

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .lut_mask = 16'h5A5A;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N23
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [5]));

// Location: LCCOMB_X14_Y10_N24
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .lut_mask = 16'hA55A;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N25
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [4]));

// Location: LCCOMB_X14_Y10_N8
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N27
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [3]));

// Location: LCCOMB_X13_Y10_N28
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  $ (\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N29
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [2]));

// Location: LCCOMB_X12_Y10_N6
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & \u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .lut_mask = 16'h0FF0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N23
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]));

// Location: LCCOMB_X15_Y10_N24
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N25
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]));

// Location: LCCOMB_X12_Y10_N18
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .lut_mask = 16'h9966;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N5
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [1]));

// Location: LCCOMB_X12_Y10_N20
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N3
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [0]));

// Location: LCCOMB_X13_Y10_N2
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout  = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [0]) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [0]))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [0]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~1 .lut_mask = 16'h00BB;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|op_1~3 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout  = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [1] & (\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [1] & 
// !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout )) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [1] & ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [1]) # 
// (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [1]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~3 .lut_mask = 16'h004D;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|op_1~5 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout  = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [2] & (\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [2] & 
// !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout )) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [2] & ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [2]) # 
// (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [2]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~5 .lut_mask = 16'h004D;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|op_1~7 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout  = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [3] & ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ) # 
// (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [3]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [3] & (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [3] & 
// !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [3]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~7 .lut_mask = 16'h002B;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|op_1~9 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout  = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [4] & (\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [4] & 
// !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout )) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [4] & ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [4]) # 
// (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [4]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~9 .lut_mask = 16'h004D;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|op_1~11 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout  = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [5] & ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ) # 
// (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [5]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [5] & (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [5] & 
// !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [5]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~11 .lut_mask = 16'h002B;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|op_1~13 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout  = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [6] & ((!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ) # 
// (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [6]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [6] & (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [6] & 
// !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [6]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~13 .lut_mask = 16'h002B;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|op_1~15 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout  = CARRY((\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [7] & (\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [7] & 
// !\u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout )) # (!\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [7] & ((\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [7]) # 
// (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [7]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ),
	.combout(),
	.cout(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout ));
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~15 .lut_mask = 16'h004D;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [8] $ (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout  $ 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [8]))

	.dataa(vcc),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [8]),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [8]),
	.cin(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout ),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16 .lut_mask = 16'hC33C;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N30
cycloneii_lcell_comb \u7|always3~0 (
// Equation(s):
// \u7|always3~0_combout  = (\u1|oRST_0~regout  & (!\u7|mWR~regout  & !\u7|RD_MASK [0]))

	.dataa(vcc),
	.datab(\u1|oRST_0~regout ),
	.datac(\u7|mWR~regout ),
	.datad(\u7|RD_MASK [0]),
	.cin(gnd),
	.combout(\u7|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|always3~0 .lut_mask = 16'h000C;
defparam \u7|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneii_lcell_comb \u7|always3~1 (
// Equation(s):
// \u7|always3~1_combout  = (!\u7|ST [0] & (!\u7|ST [1] & (\u7|Equal5~2_combout  & \u7|always3~0_combout )))

	.dataa(\u7|ST [0]),
	.datab(\u7|ST [1]),
	.datac(\u7|Equal5~2_combout ),
	.datad(\u7|always3~0_combout ),
	.cin(gnd),
	.combout(\u7|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|always3~1 .lut_mask = 16'h1000;
defparam \u7|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N8
cycloneii_lcell_comb \u7|mWR~0 (
// Equation(s):
// \u7|mWR~0_combout  = (!\u7|mWR_DONE~regout  & ((\u7|mWR~regout ) # ((\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & \u7|always3~1_combout ))))

	.dataa(\u7|mWR_DONE~regout ),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datac(\u7|mWR~regout ),
	.datad(\u7|always3~1_combout ),
	.cin(gnd),
	.combout(\u7|mWR~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mWR~0 .lut_mask = 16'h5450;
defparam \u7|mWR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y8_N9
cycloneii_lcell_ff \u7|mWR (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mWR~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mWR~regout ));

// Location: LCCOMB_X19_Y8_N4
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder .lut_mask = 16'hFFFF;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder .lut_mask = 16'hFFFF;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N31
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0] (
	.clk(!\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]));

// Location: LCFF_X19_Y8_N5
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|p0addr (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ));

// Location: LCCOMB_X18_Y8_N26
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout  = !\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell .lut_mask = 16'h00FF;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iCLK_50_3~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iCLK_50_3~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iCLK_50_3));
// synopsys translate_off
defparam \iCLK_50_3~I .input_async_reset = "none";
defparam \iCLK_50_3~I .input_power_up = "low";
defparam \iCLK_50_3~I .input_register_mode = "none";
defparam \iCLK_50_3~I .input_sync_reset = "none";
defparam \iCLK_50_3~I .oe_async_reset = "none";
defparam \iCLK_50_3~I .oe_power_up = "low";
defparam \iCLK_50_3~I .oe_register_mode = "none";
defparam \iCLK_50_3~I .oe_sync_reset = "none";
defparam \iCLK_50_3~I .operation_mode = "input";
defparam \iCLK_50_3~I .output_async_reset = "none";
defparam \iCLK_50_3~I .output_power_up = "low";
defparam \iCLK_50_3~I .output_register_mode = "none";
defparam \iCLK_50_3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_2
cycloneii_pll \u6|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\iCLK_50_3~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\u6|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \u6|altpll_component|pll .bandwidth = 0;
defparam \u6|altpll_component|pll .bandwidth_type = "low";
defparam \u6|altpll_component|pll .c0_high = 3;
defparam \u6|altpll_component|pll .c0_initial = 2;
defparam \u6|altpll_component|pll .c0_low = 2;
defparam \u6|altpll_component|pll .c0_mode = "odd";
defparam \u6|altpll_component|pll .c0_ph = 2;
defparam \u6|altpll_component|pll .c1_high = 3;
defparam \u6|altpll_component|pll .c1_initial = 1;
defparam \u6|altpll_component|pll .c1_low = 2;
defparam \u6|altpll_component|pll .c1_mode = "odd";
defparam \u6|altpll_component|pll .c1_ph = 0;
defparam \u6|altpll_component|pll .c2_high = 3;
defparam \u6|altpll_component|pll .c2_initial = 1;
defparam \u6|altpll_component|pll .c2_low = 2;
defparam \u6|altpll_component|pll .c2_mode = "odd";
defparam \u6|altpll_component|pll .c2_ph = 0;
defparam \u6|altpll_component|pll .charge_pump_current = 80;
defparam \u6|altpll_component|pll .clk0_counter = "c0";
defparam \u6|altpll_component|pll .clk0_divide_by = 1;
defparam \u6|altpll_component|pll .clk0_duty_cycle = 50;
defparam \u6|altpll_component|pll .clk0_multiply_by = 3;
defparam \u6|altpll_component|pll .clk0_phase_shift = "0";
defparam \u6|altpll_component|pll .clk1_counter = "c1";
defparam \u6|altpll_component|pll .clk1_divide_by = 1;
defparam \u6|altpll_component|pll .clk1_duty_cycle = 50;
defparam \u6|altpll_component|pll .clk1_multiply_by = 3;
defparam \u6|altpll_component|pll .clk1_phase_shift = "-1667";
defparam \u6|altpll_component|pll .clk2_counter = "c2";
defparam \u6|altpll_component|pll .clk2_divide_by = 1;
defparam \u6|altpll_component|pll .clk2_duty_cycle = 50;
defparam \u6|altpll_component|pll .clk2_multiply_by = 3;
defparam \u6|altpll_component|pll .clk2_phase_shift = "-1667";
defparam \u6|altpll_component|pll .compensate_clock = "clk0";
defparam \u6|altpll_component|pll .gate_lock_counter = 0;
defparam \u6|altpll_component|pll .gate_lock_signal = "no";
defparam \u6|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \u6|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \u6|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \u6|altpll_component|pll .loop_filter_c = 3;
defparam \u6|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \u6|altpll_component|pll .m = 15;
defparam \u6|altpll_component|pll .m_initial = 2;
defparam \u6|altpll_component|pll .m_ph = 2;
defparam \u6|altpll_component|pll .n = 1;
defparam \u6|altpll_component|pll .operation_mode = "normal";
defparam \u6|altpll_component|pll .pfd_max = 100000;
defparam \u6|altpll_component|pll .pfd_min = 2484;
defparam \u6|altpll_component|pll .pll_compensation_delay = 5633;
defparam \u6|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \u6|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \u6|altpll_component|pll .simulation_type = "timing";
defparam \u6|altpll_component|pll .valid_lock_multiplier = 1;
defparam \u6|altpll_component|pll .vco_center = 1333;
defparam \u6|altpll_component|pll .vco_max = 2000;
defparam \u6|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \u6|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u6|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \u6|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \u6|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & 
// (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & !\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout )))

	.dataa(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datab(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0004;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & 
// (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & !\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout )))

	.dataa(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datab(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0008;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout  = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2])

	.dataa(vcc),
	.datab(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .lut_mask = 16'h3C3C;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N29
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]));

// Location: LCCOMB_X18_Y8_N0
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout  = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & 
// (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & !\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]))))

	.dataa(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datab(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .lut_mask = 16'hF078;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N1
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]));

// Location: LCCOMB_X18_Y8_N12
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & 
// (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & !\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2])))

	.dataa(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datab(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0040;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout  = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 .lut_mask = 16'h0FF0;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N15
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]));

// Location: LCCOMB_X18_Y8_N2
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & 
// (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & !\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2])))

	.dataa(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datab(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0004;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout  = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] & 
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datab(vcc),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 .lut_mask = 16'h5AF0;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N19
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]));

// Location: LCCOMB_X19_Y8_N16
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout  = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] $ (((!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] & 
// (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ))))

	.dataa(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datab(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 .lut_mask = 16'hB4F0;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N17
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]));

// Location: LCCOMB_X18_Y8_N22
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] $ 
// (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7])))

	.dataa(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datab(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N23
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ));

// Location: LCCOMB_X18_Y8_N10
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout  = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] $ (((!\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout  & 
// (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ))))

	.dataa(\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.datab(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .lut_mask = 16'hB4F0;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N11
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]));

// Location: LCCOMB_X18_Y8_N24
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] $ 
// (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] $ (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1])))

	.dataa(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datab(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N25
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ));

// Location: LCCOMB_X18_Y8_N18
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout  $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout  $ 
// (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ))

	.dataa(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ),
	.datab(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h6969;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N19
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ));

// Location: LCCOMB_X18_Y8_N8
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] $ (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'hF00F;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N9
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]));

// Location: LCCOMB_X18_Y8_N6
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout  = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & 
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2])))

	.dataa(vcc),
	.datab(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .lut_mask = 16'h3CF0;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N7
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]));

// Location: LCCOMB_X19_Y8_N0
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & (!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] & 
// !\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]))

	.dataa(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datab(vcc),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h000A;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout  = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8] $ (((\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] & 
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datab(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 .lut_mask = 16'h7878;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N21
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]));

// Location: LCCOMB_X19_Y8_N6
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout  = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9] $ (((!\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] & 
// \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datab(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 .lut_mask = 16'hB4B4;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N7
cycloneii_lcell_ff \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]));

// Location: LCCOMB_X18_Y8_N20
cycloneii_lcell_comb \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8] (
// Equation(s):
// \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b [8] = \u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8] $ (\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9])

	.dataa(vcc),
	.datab(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.datac(vcc),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.cin(gnd),
	.combout(\u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b [8]),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8] .lut_mask = 16'h33CC;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N30
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y8
cycloneii_ram_block \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 (
	.portawe(gnd),
	.portaaddrstall(!\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout ),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b [8],\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7],\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6],
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5],\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .data_interleave_offset_in_bits = 1;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .data_interleave_width_in_bits = 1;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .logical_ram_name = "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .operation_mode = "bidir_dual_port";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_address_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_address_width = 9;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_byte_enable_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_byte_enable_clock = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_in_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_out_clear = "clear1";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_out_clock = "clock0";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_width = 9;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_disable_ce_on_input_registers = "on";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_first_address = 0;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_first_bit_number = 0;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_last_address = 511;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_logical_ram_depth = 512;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_logical_ram_width = 16;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_write_enable_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_address_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_address_clock = "clock1";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_address_width = 9;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_byte_enable_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_in_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_in_clock = "clock1";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_out_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_out_clock = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_width = 9;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_first_address = 0;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_first_bit_number = 0;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_last_address = 511;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_logical_ram_depth = 512;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_logical_ram_width = 16;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_read_enable_write_enable_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .ram_block_type = "M4K";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \GPIO_CLKIN_N1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\GPIO_CLKIN_N1~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_CLKIN_N1));
// synopsys translate_off
defparam \GPIO_CLKIN_N1~I .input_async_reset = "none";
defparam \GPIO_CLKIN_N1~I .input_power_up = "low";
defparam \GPIO_CLKIN_N1~I .input_register_mode = "none";
defparam \GPIO_CLKIN_N1~I .input_sync_reset = "none";
defparam \GPIO_CLKIN_N1~I .oe_async_reset = "none";
defparam \GPIO_CLKIN_N1~I .oe_power_up = "low";
defparam \GPIO_CLKIN_N1~I .oe_register_mode = "none";
defparam \GPIO_CLKIN_N1~I .oe_sync_reset = "none";
defparam \GPIO_CLKIN_N1~I .operation_mode = "input";
defparam \GPIO_CLKIN_N1~I .output_async_reset = "none";
defparam \GPIO_CLKIN_N1~I .output_power_up = "low";
defparam \GPIO_CLKIN_N1~I .output_register_mode = "none";
defparam \GPIO_CLKIN_N1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \GPIO_CLKIN_N1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\GPIO_CLKIN_N1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\GPIO_CLKIN_N1~clkctrl_outclk ));
// synopsys translate_off
defparam \GPIO_CLKIN_N1~clkctrl .clock_type = "global clock";
defparam \GPIO_CLKIN_N1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout  = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] $ (((\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] & 
// (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & !\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]))))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 .lut_mask = 16'hF078;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y10_N11
cycloneii_lcell_ff \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ),
	.sdata(gnd),
	.aclr(!\u7|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]));

// Location: LCCOMB_X16_Y10_N16
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b [8] = \u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9] $ (\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b [8]),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] .lut_mask = 16'h0FF0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N30
cycloneii_lcell_comb \u2|oDVAL (
// Equation(s):
// \u2|oDVAL~combout  = (\u2|mCCD_FVAL~regout  & \u2|mCCD_LVAL~regout )

	.dataa(\u2|mCCD_FVAL~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|mCCD_LVAL~regout ),
	.cin(gnd),
	.combout(\u2|oDVAL~combout ),
	.cout());
// synopsys translate_off
defparam \u2|oDVAL .lut_mask = 16'hAA00;
defparam \u2|oDVAL .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N26
cycloneii_lcell_comb \u2|mCCD_DATA~8 (
// Equation(s):
// \u2|mCCD_DATA~8_combout  = (rCCD_LVAL & rCCD_DATA[2])

	.dataa(vcc),
	.datab(rCCD_LVAL),
	.datac(vcc),
	.datad(rCCD_DATA[2]),
	.cin(gnd),
	.combout(\u2|mCCD_DATA~8_combout ),
	.cout());
// synopsys translate_off
defparam \u2|mCCD_DATA~8 .lut_mask = 16'hCC00;
defparam \u2|mCCD_DATA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y15_N27
cycloneii_lcell_ff \u2|mCCD_DATA[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|mCCD_DATA~8_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|mCCD_DATA [2]));

// Location: LCCOMB_X56_Y9_N2
cycloneii_lcell_comb \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout  = \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0] $ (VCC)
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0])

	.dataa(vcc),
	.datab(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N4
cycloneii_lcell_comb \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout  = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1] & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT )) # 
// (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1] & ((\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT ) # (GND)))
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY((!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT ) # (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1]))

	.dataa(vcc),
	.datab(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.combout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y9_N5
cycloneii_lcell_ff \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u2|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1]));

// Location: LCCOMB_X56_Y9_N6
cycloneii_lcell_comb \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout  = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2] & (\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT  $ (GND))) # 
// (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2] & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT  & VCC))
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY((\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2] & !\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT ))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.combout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N8
cycloneii_lcell_comb \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout  = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3] & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT )) # 
// (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3] & ((\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT ) # (GND)))
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT  = CARRY((!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT ) # (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3]))

	.dataa(vcc),
	.datab(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.combout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y9_N9
cycloneii_lcell_ff \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u2|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3]));

// Location: LCCOMB_X56_Y9_N10
cycloneii_lcell_comb \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout  = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4] & (\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT  $ (GND))) # 
// (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4] & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT  & VCC))
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY((\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4] & !\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT ))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.combout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N12
cycloneii_lcell_comb \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout  = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5] & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT )) # 
// (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5] & ((\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT ) # (GND)))
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT  = CARRY((!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT ) # (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5]))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.combout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N14
cycloneii_lcell_comb \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6 (
// Equation(s):
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout  = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6] & (\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT  $ (GND))) # 
// (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6] & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT  & VCC))
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT  = CARRY((\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6] & !\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT ))

	.dataa(vcc),
	.datab(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.combout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout ),
	.cout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y9_N15
cycloneii_lcell_ff \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u2|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6]));

// Location: LCCOMB_X56_Y9_N16
cycloneii_lcell_comb \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7 (
// Equation(s):
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout  = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7] & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT )) # 
// (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7] & ((\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT ) # (GND)))
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT  = CARRY((!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT ) # (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7]))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.combout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout ),
	.cout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7 .lut_mask = 16'h5A5F;
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y9_N17
cycloneii_lcell_ff \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u2|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7]));

// Location: LCCOMB_X56_Y9_N18
cycloneii_lcell_comb \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8 (
// Equation(s):
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout  = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8] & (\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT  $ (GND))) # 
// (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8] & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT  & VCC))
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT  = CARRY((\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8] & !\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT ))

	.dataa(vcc),
	.datab(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita7~COUT ),
	.combout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout ),
	.cout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y9_N19
cycloneii_lcell_ff \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u2|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8]));

// Location: LCCOMB_X56_Y9_N28
cycloneii_lcell_comb \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0 (
// Equation(s):
// \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout  = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9] & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6] & 
// (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7] & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8])))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6]),
	.datac(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7]),
	.datad(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8]),
	.cin(gnd),
	.combout(\u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0 .lut_mask = 16'h0200;
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y9_N7
cycloneii_lcell_ff \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita2~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u2|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2]));

// Location: LCFF_X56_Y9_N11
cycloneii_lcell_ff \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita4~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u2|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4]));

// Location: LCCOMB_X56_Y9_N24
cycloneii_lcell_comb \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1 (
// Equation(s):
// \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout  = (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5] & (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2] & 
// (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3] & \u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4])))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2]),
	.datac(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3]),
	.datad(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4]),
	.cin(gnd),
	.combout(\u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1 .lut_mask = 16'h4000;
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N20
cycloneii_lcell_comb \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9 (
// Equation(s):
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout  = (\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9] & (!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT )) # 
// (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9] & ((\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT ) # (GND)))
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT  = CARRY((!\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT ) # (!\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9]))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita8~COUT ),
	.combout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout ),
	.cout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N22
cycloneii_lcell_comb \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0 (
// Equation(s):
// \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0_combout  = !\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~COUT ),
	.combout(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0 .lut_mask = 16'h0F0F;
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N0
cycloneii_lcell_comb \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual (
// Equation(s):
// \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout  = (\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0_combout ) # ((\u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2_combout  & 
// (\u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout  & \u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout )))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~2_combout ),
	.datab(\u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~1_combout ),
	.datad(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~0_combout ),
	.cin(gnd),
	.combout(\u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual .lut_mask = 16'hFF80;
defparam \u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y9_N3
cycloneii_lcell_ff \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita0~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u2|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]));

// Location: LCFF_X56_Y9_N13
cycloneii_lcell_ff \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita5~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u2|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5]));

// Location: LCFF_X56_Y9_N21
cycloneii_lcell_ff \u3|L1|altshift_taps_component|auto_generated|cntr1|counter_reg_bit4a[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|L1|altshift_taps_component|auto_generated|cntr1|counter_comb_bita9~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u3|L1|altshift_taps_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u2|oDVAL~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9]));

// Location: LCCOMB_X91_Y15_N28
cycloneii_lcell_comb \u2|mCCD_DATA~9 (
// Equation(s):
// \u2|mCCD_DATA~9_combout  = (rCCD_LVAL & rCCD_DATA[3])

	.dataa(vcc),
	.datab(rCCD_LVAL),
	.datac(rCCD_DATA[3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|mCCD_DATA~9_combout ),
	.cout());
// synopsys translate_off
defparam \u2|mCCD_DATA~9 .lut_mask = 16'hC0C0;
defparam \u2|mCCD_DATA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y15_N29
cycloneii_lcell_ff \u2|mCCD_DATA[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|mCCD_DATA~9_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|mCCD_DATA [3]));

// Location: M4K_X64_Y9
cycloneii_ram_block \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u2|oDVAL~combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [14],\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [2],\u2|mCCD_DATA [3],\u2|mCCD_DATA [2]}),
	.portaaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .logical_ram_name = "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .mixed_port_feed_through_mode = "old";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .operation_mode = "dual_port";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_data_out_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_first_bit_number = 2;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_a_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_address_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_data_out_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_first_bit_number = 2;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_read_enable_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .port_b_read_enable_write_enable_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .ram_block_type = "M4K";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a2 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X54_Y9_N31
cycloneii_lcell_ff \u3|wData2_d1[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [2]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d1 [2]));

// Location: LCCOMB_X39_Y10_N0
cycloneii_lcell_comb \u2|Y_Cont[0]~16 (
// Equation(s):
// \u2|Y_Cont[0]~16_combout  = \u2|Y_Cont [0] $ (VCC)
// \u2|Y_Cont[0]~17  = CARRY(\u2|Y_Cont [0])

	.dataa(vcc),
	.datab(\u2|Y_Cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Y_Cont[0]~16_combout ),
	.cout(\u2|Y_Cont[0]~17 ));
// synopsys translate_off
defparam \u2|Y_Cont[0]~16 .lut_mask = 16'h33CC;
defparam \u2|Y_Cont[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N0
cycloneii_lcell_comb \u2|X_Cont[0]~16 (
// Equation(s):
// \u2|X_Cont[0]~16_combout  = \u2|X_Cont [0] $ (VCC)
// \u2|X_Cont[0]~17  = CARRY(\u2|X_Cont [0])

	.dataa(vcc),
	.datab(\u2|X_Cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|X_Cont[0]~16_combout ),
	.cout(\u2|X_Cont[0]~17 ));
// synopsys translate_off
defparam \u2|X_Cont[0]~16 .lut_mask = 16'h33CC;
defparam \u2|X_Cont[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N16
cycloneii_lcell_comb \u2|X_Cont[4]~34 (
// Equation(s):
// \u2|X_Cont[4]~34_combout  = ((!\u2|mCCD_FVAL~regout ) # (!\u2|LessThan0~2_combout )) # (!\u3|Equal9~1_combout )

	.dataa(\u3|Equal9~1_combout ),
	.datab(\u2|LessThan0~2_combout ),
	.datac(\u2|mCCD_FVAL~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|X_Cont[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u2|X_Cont[4]~34 .lut_mask = 16'h7F7F;
defparam \u2|X_Cont[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N18
cycloneii_lcell_comb \u2|X_Cont[4]~35 (
// Equation(s):
// \u2|X_Cont[4]~35_combout  = (\u2|mCCD_LVAL~regout ) # (!\u2|mCCD_FVAL~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|mCCD_FVAL~regout ),
	.datad(\u2|mCCD_LVAL~regout ),
	.cin(gnd),
	.combout(\u2|X_Cont[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u2|X_Cont[4]~35 .lut_mask = 16'hFF0F;
defparam \u2|X_Cont[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y8_N1
cycloneii_lcell_ff \u2|X_Cont[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[0]~16_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [0]));

// Location: LCCOMB_X39_Y8_N2
cycloneii_lcell_comb \u2|X_Cont[1]~18 (
// Equation(s):
// \u2|X_Cont[1]~18_combout  = (\u2|X_Cont [1] & (!\u2|X_Cont[0]~17 )) # (!\u2|X_Cont [1] & ((\u2|X_Cont[0]~17 ) # (GND)))
// \u2|X_Cont[1]~19  = CARRY((!\u2|X_Cont[0]~17 ) # (!\u2|X_Cont [1]))

	.dataa(vcc),
	.datab(\u2|X_Cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|X_Cont[0]~17 ),
	.combout(\u2|X_Cont[1]~18_combout ),
	.cout(\u2|X_Cont[1]~19 ));
// synopsys translate_off
defparam \u2|X_Cont[1]~18 .lut_mask = 16'h3C3F;
defparam \u2|X_Cont[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y8_N3
cycloneii_lcell_ff \u2|X_Cont[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[1]~18_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [1]));

// Location: LCCOMB_X39_Y8_N4
cycloneii_lcell_comb \u2|X_Cont[2]~20 (
// Equation(s):
// \u2|X_Cont[2]~20_combout  = (\u2|X_Cont [2] & (\u2|X_Cont[1]~19  $ (GND))) # (!\u2|X_Cont [2] & (!\u2|X_Cont[1]~19  & VCC))
// \u2|X_Cont[2]~21  = CARRY((\u2|X_Cont [2] & !\u2|X_Cont[1]~19 ))

	.dataa(vcc),
	.datab(\u2|X_Cont [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|X_Cont[1]~19 ),
	.combout(\u2|X_Cont[2]~20_combout ),
	.cout(\u2|X_Cont[2]~21 ));
// synopsys translate_off
defparam \u2|X_Cont[2]~20 .lut_mask = 16'hC30C;
defparam \u2|X_Cont[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y8_N5
cycloneii_lcell_ff \u2|X_Cont[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[2]~20_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [2]));

// Location: LCCOMB_X39_Y8_N6
cycloneii_lcell_comb \u2|X_Cont[3]~22 (
// Equation(s):
// \u2|X_Cont[3]~22_combout  = (\u2|X_Cont [3] & (!\u2|X_Cont[2]~21 )) # (!\u2|X_Cont [3] & ((\u2|X_Cont[2]~21 ) # (GND)))
// \u2|X_Cont[3]~23  = CARRY((!\u2|X_Cont[2]~21 ) # (!\u2|X_Cont [3]))

	.dataa(\u2|X_Cont [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|X_Cont[2]~21 ),
	.combout(\u2|X_Cont[3]~22_combout ),
	.cout(\u2|X_Cont[3]~23 ));
// synopsys translate_off
defparam \u2|X_Cont[3]~22 .lut_mask = 16'h5A5F;
defparam \u2|X_Cont[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N8
cycloneii_lcell_comb \u2|X_Cont[4]~24 (
// Equation(s):
// \u2|X_Cont[4]~24_combout  = (\u2|X_Cont [4] & (\u2|X_Cont[3]~23  $ (GND))) # (!\u2|X_Cont [4] & (!\u2|X_Cont[3]~23  & VCC))
// \u2|X_Cont[4]~25  = CARRY((\u2|X_Cont [4] & !\u2|X_Cont[3]~23 ))

	.dataa(vcc),
	.datab(\u2|X_Cont [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|X_Cont[3]~23 ),
	.combout(\u2|X_Cont[4]~24_combout ),
	.cout(\u2|X_Cont[4]~25 ));
// synopsys translate_off
defparam \u2|X_Cont[4]~24 .lut_mask = 16'hC30C;
defparam \u2|X_Cont[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y8_N9
cycloneii_lcell_ff \u2|X_Cont[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[4]~24_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [4]));

// Location: LCCOMB_X39_Y8_N10
cycloneii_lcell_comb \u2|X_Cont[5]~26 (
// Equation(s):
// \u2|X_Cont[5]~26_combout  = (\u2|X_Cont [5] & (!\u2|X_Cont[4]~25 )) # (!\u2|X_Cont [5] & ((\u2|X_Cont[4]~25 ) # (GND)))
// \u2|X_Cont[5]~27  = CARRY((!\u2|X_Cont[4]~25 ) # (!\u2|X_Cont [5]))

	.dataa(\u2|X_Cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|X_Cont[4]~25 ),
	.combout(\u2|X_Cont[5]~26_combout ),
	.cout(\u2|X_Cont[5]~27 ));
// synopsys translate_off
defparam \u2|X_Cont[5]~26 .lut_mask = 16'h5A5F;
defparam \u2|X_Cont[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N12
cycloneii_lcell_comb \u2|X_Cont[6]~28 (
// Equation(s):
// \u2|X_Cont[6]~28_combout  = (\u2|X_Cont [6] & (\u2|X_Cont[5]~27  $ (GND))) # (!\u2|X_Cont [6] & (!\u2|X_Cont[5]~27  & VCC))
// \u2|X_Cont[6]~29  = CARRY((\u2|X_Cont [6] & !\u2|X_Cont[5]~27 ))

	.dataa(\u2|X_Cont [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|X_Cont[5]~27 ),
	.combout(\u2|X_Cont[6]~28_combout ),
	.cout(\u2|X_Cont[6]~29 ));
// synopsys translate_off
defparam \u2|X_Cont[6]~28 .lut_mask = 16'hA50A;
defparam \u2|X_Cont[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N14
cycloneii_lcell_comb \u2|X_Cont[7]~30 (
// Equation(s):
// \u2|X_Cont[7]~30_combout  = (\u2|X_Cont [7] & (!\u2|X_Cont[6]~29 )) # (!\u2|X_Cont [7] & ((\u2|X_Cont[6]~29 ) # (GND)))
// \u2|X_Cont[7]~31  = CARRY((!\u2|X_Cont[6]~29 ) # (!\u2|X_Cont [7]))

	.dataa(vcc),
	.datab(\u2|X_Cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|X_Cont[6]~29 ),
	.combout(\u2|X_Cont[7]~30_combout ),
	.cout(\u2|X_Cont[7]~31 ));
// synopsys translate_off
defparam \u2|X_Cont[7]~30 .lut_mask = 16'h3C3F;
defparam \u2|X_Cont[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y8_N15
cycloneii_lcell_ff \u2|X_Cont[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[7]~30_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [7]));

// Location: LCCOMB_X39_Y8_N16
cycloneii_lcell_comb \u2|X_Cont[8]~32 (
// Equation(s):
// \u2|X_Cont[8]~32_combout  = (\u2|X_Cont [8] & (\u2|X_Cont[7]~31  $ (GND))) # (!\u2|X_Cont [8] & (!\u2|X_Cont[7]~31  & VCC))
// \u2|X_Cont[8]~33  = CARRY((\u2|X_Cont [8] & !\u2|X_Cont[7]~31 ))

	.dataa(\u2|X_Cont [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|X_Cont[7]~31 ),
	.combout(\u2|X_Cont[8]~32_combout ),
	.cout(\u2|X_Cont[8]~33 ));
// synopsys translate_off
defparam \u2|X_Cont[8]~32 .lut_mask = 16'hA50A;
defparam \u2|X_Cont[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y8_N17
cycloneii_lcell_ff \u2|X_Cont[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[8]~32_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [8]));

// Location: LCFF_X39_Y8_N13
cycloneii_lcell_ff \u2|X_Cont[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[6]~28_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [6]));

// Location: LCCOMB_X40_Y9_N4
cycloneii_lcell_comb \u2|LessThan0~0 (
// Equation(s):
// \u2|LessThan0~0_combout  = (((!\u2|X_Cont [0]) # (!\u2|X_Cont [1])) # (!\u2|X_Cont [2])) # (!\u2|X_Cont [3])

	.dataa(\u2|X_Cont [3]),
	.datab(\u2|X_Cont [2]),
	.datac(\u2|X_Cont [1]),
	.datad(\u2|X_Cont [0]),
	.cin(gnd),
	.combout(\u2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \u2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N28
cycloneii_lcell_comb \u2|LessThan0~1 (
// Equation(s):
// \u2|LessThan0~1_combout  = (\u2|X_Cont [5]) # ((\u2|X_Cont [7]) # ((\u2|X_Cont [4] & !\u2|LessThan0~0_combout )))

	.dataa(\u2|X_Cont [5]),
	.datab(\u2|X_Cont [4]),
	.datac(\u2|X_Cont [7]),
	.datad(\u2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u2|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|LessThan0~1 .lut_mask = 16'hFAFE;
defparam \u2|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N26
cycloneii_lcell_comb \u2|LessThan0~2 (
// Equation(s):
// \u2|LessThan0~2_combout  = (((!\u2|X_Cont [6] & !\u2|LessThan0~1_combout )) # (!\u2|X_Cont [8])) # (!\u2|X_Cont [9])

	.dataa(\u2|X_Cont [9]),
	.datab(\u2|X_Cont [8]),
	.datac(\u2|X_Cont [6]),
	.datad(\u2|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u2|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|LessThan0~2 .lut_mask = 16'h777F;
defparam \u2|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N12
cycloneii_lcell_comb \u2|Y_Cont[8]~18 (
// Equation(s):
// \u2|Y_Cont[8]~18_combout  = ((\u2|mCCD_LVAL~regout  & ((!\u2|LessThan0~2_combout ) # (!\u3|Equal9~1_combout )))) # (!\u2|mCCD_FVAL~regout )

	.dataa(\u3|Equal9~1_combout ),
	.datab(\u2|LessThan0~2_combout ),
	.datac(\u2|mCCD_FVAL~regout ),
	.datad(\u2|mCCD_LVAL~regout ),
	.cin(gnd),
	.combout(\u2|Y_Cont[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Y_Cont[8]~18 .lut_mask = 16'h7F0F;
defparam \u2|Y_Cont[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y10_N1
cycloneii_lcell_ff \u2|Y_Cont[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[0]~16_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [0]));

// Location: LCCOMB_X39_Y10_N2
cycloneii_lcell_comb \u2|Y_Cont[1]~19 (
// Equation(s):
// \u2|Y_Cont[1]~19_combout  = (\u2|Y_Cont [1] & (!\u2|Y_Cont[0]~17 )) # (!\u2|Y_Cont [1] & ((\u2|Y_Cont[0]~17 ) # (GND)))
// \u2|Y_Cont[1]~20  = CARRY((!\u2|Y_Cont[0]~17 ) # (!\u2|Y_Cont [1]))

	.dataa(vcc),
	.datab(\u2|Y_Cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Y_Cont[0]~17 ),
	.combout(\u2|Y_Cont[1]~19_combout ),
	.cout(\u2|Y_Cont[1]~20 ));
// synopsys translate_off
defparam \u2|Y_Cont[1]~19 .lut_mask = 16'h3C3F;
defparam \u2|Y_Cont[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y10_N3
cycloneii_lcell_ff \u2|Y_Cont[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[1]~19_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [1]));

// Location: LCCOMB_X39_Y10_N4
cycloneii_lcell_comb \u2|Y_Cont[2]~21 (
// Equation(s):
// \u2|Y_Cont[2]~21_combout  = (\u2|Y_Cont [2] & (\u2|Y_Cont[1]~20  $ (GND))) # (!\u2|Y_Cont [2] & (!\u2|Y_Cont[1]~20  & VCC))
// \u2|Y_Cont[2]~22  = CARRY((\u2|Y_Cont [2] & !\u2|Y_Cont[1]~20 ))

	.dataa(vcc),
	.datab(\u2|Y_Cont [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Y_Cont[1]~20 ),
	.combout(\u2|Y_Cont[2]~21_combout ),
	.cout(\u2|Y_Cont[2]~22 ));
// synopsys translate_off
defparam \u2|Y_Cont[2]~21 .lut_mask = 16'hC30C;
defparam \u2|Y_Cont[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y10_N5
cycloneii_lcell_ff \u2|Y_Cont[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[2]~21_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [2]));

// Location: LCCOMB_X39_Y10_N6
cycloneii_lcell_comb \u2|Y_Cont[3]~23 (
// Equation(s):
// \u2|Y_Cont[3]~23_combout  = (\u2|Y_Cont [3] & (!\u2|Y_Cont[2]~22 )) # (!\u2|Y_Cont [3] & ((\u2|Y_Cont[2]~22 ) # (GND)))
// \u2|Y_Cont[3]~24  = CARRY((!\u2|Y_Cont[2]~22 ) # (!\u2|Y_Cont [3]))

	.dataa(\u2|Y_Cont [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Y_Cont[2]~22 ),
	.combout(\u2|Y_Cont[3]~23_combout ),
	.cout(\u2|Y_Cont[3]~24 ));
// synopsys translate_off
defparam \u2|Y_Cont[3]~23 .lut_mask = 16'h5A5F;
defparam \u2|Y_Cont[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N8
cycloneii_lcell_comb \u2|Y_Cont[4]~25 (
// Equation(s):
// \u2|Y_Cont[4]~25_combout  = (\u2|Y_Cont [4] & (\u2|Y_Cont[3]~24  $ (GND))) # (!\u2|Y_Cont [4] & (!\u2|Y_Cont[3]~24  & VCC))
// \u2|Y_Cont[4]~26  = CARRY((\u2|Y_Cont [4] & !\u2|Y_Cont[3]~24 ))

	.dataa(vcc),
	.datab(\u2|Y_Cont [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Y_Cont[3]~24 ),
	.combout(\u2|Y_Cont[4]~25_combout ),
	.cout(\u2|Y_Cont[4]~26 ));
// synopsys translate_off
defparam \u2|Y_Cont[4]~25 .lut_mask = 16'hC30C;
defparam \u2|Y_Cont[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y10_N9
cycloneii_lcell_ff \u2|Y_Cont[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[4]~25_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [4]));

// Location: LCCOMB_X39_Y10_N10
cycloneii_lcell_comb \u2|Y_Cont[5]~27 (
// Equation(s):
// \u2|Y_Cont[5]~27_combout  = (\u2|Y_Cont [5] & (!\u2|Y_Cont[4]~26 )) # (!\u2|Y_Cont [5] & ((\u2|Y_Cont[4]~26 ) # (GND)))
// \u2|Y_Cont[5]~28  = CARRY((!\u2|Y_Cont[4]~26 ) # (!\u2|Y_Cont [5]))

	.dataa(\u2|Y_Cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Y_Cont[4]~26 ),
	.combout(\u2|Y_Cont[5]~27_combout ),
	.cout(\u2|Y_Cont[5]~28 ));
// synopsys translate_off
defparam \u2|Y_Cont[5]~27 .lut_mask = 16'h5A5F;
defparam \u2|Y_Cont[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N12
cycloneii_lcell_comb \u2|Y_Cont[6]~29 (
// Equation(s):
// \u2|Y_Cont[6]~29_combout  = (\u2|Y_Cont [6] & (\u2|Y_Cont[5]~28  $ (GND))) # (!\u2|Y_Cont [6] & (!\u2|Y_Cont[5]~28  & VCC))
// \u2|Y_Cont[6]~30  = CARRY((\u2|Y_Cont [6] & !\u2|Y_Cont[5]~28 ))

	.dataa(\u2|Y_Cont [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Y_Cont[5]~28 ),
	.combout(\u2|Y_Cont[6]~29_combout ),
	.cout(\u2|Y_Cont[6]~30 ));
// synopsys translate_off
defparam \u2|Y_Cont[6]~29 .lut_mask = 16'hA50A;
defparam \u2|Y_Cont[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y10_N13
cycloneii_lcell_ff \u2|Y_Cont[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[6]~29_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [6]));

// Location: LCCOMB_X39_Y10_N14
cycloneii_lcell_comb \u2|Y_Cont[7]~31 (
// Equation(s):
// \u2|Y_Cont[7]~31_combout  = (\u2|Y_Cont [7] & (!\u2|Y_Cont[6]~30 )) # (!\u2|Y_Cont [7] & ((\u2|Y_Cont[6]~30 ) # (GND)))
// \u2|Y_Cont[7]~32  = CARRY((!\u2|Y_Cont[6]~30 ) # (!\u2|Y_Cont [7]))

	.dataa(vcc),
	.datab(\u2|Y_Cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Y_Cont[6]~30 ),
	.combout(\u2|Y_Cont[7]~31_combout ),
	.cout(\u2|Y_Cont[7]~32 ));
// synopsys translate_off
defparam \u2|Y_Cont[7]~31 .lut_mask = 16'h3C3F;
defparam \u2|Y_Cont[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y10_N15
cycloneii_lcell_ff \u2|Y_Cont[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[7]~31_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [7]));

// Location: LCFF_X39_Y10_N11
cycloneii_lcell_ff \u2|Y_Cont[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[5]~27_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [5]));

// Location: LCCOMB_X39_Y9_N16
cycloneii_lcell_comb \u3|Equal6~1 (
// Equation(s):
// \u3|Equal6~1_combout  = (!\u2|Y_Cont [8] & (!\u2|Y_Cont [6] & (!\u2|Y_Cont [7] & !\u2|Y_Cont [5])))

	.dataa(\u2|Y_Cont [8]),
	.datab(\u2|Y_Cont [6]),
	.datac(\u2|Y_Cont [7]),
	.datad(\u2|Y_Cont [5]),
	.cin(gnd),
	.combout(\u3|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal6~1 .lut_mask = 16'h0001;
defparam \u3|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N16
cycloneii_lcell_comb \u2|Y_Cont[8]~33 (
// Equation(s):
// \u2|Y_Cont[8]~33_combout  = (\u2|Y_Cont [8] & (\u2|Y_Cont[7]~32  $ (GND))) # (!\u2|Y_Cont [8] & (!\u2|Y_Cont[7]~32  & VCC))
// \u2|Y_Cont[8]~34  = CARRY((\u2|Y_Cont [8] & !\u2|Y_Cont[7]~32 ))

	.dataa(\u2|Y_Cont [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Y_Cont[7]~32 ),
	.combout(\u2|Y_Cont[8]~33_combout ),
	.cout(\u2|Y_Cont[8]~34 ));
// synopsys translate_off
defparam \u2|Y_Cont[8]~33 .lut_mask = 16'hA50A;
defparam \u2|Y_Cont[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N18
cycloneii_lcell_comb \u2|Y_Cont[9]~35 (
// Equation(s):
// \u2|Y_Cont[9]~35_combout  = (\u2|Y_Cont [9] & (!\u2|Y_Cont[8]~34 )) # (!\u2|Y_Cont [9] & ((\u2|Y_Cont[8]~34 ) # (GND)))
// \u2|Y_Cont[9]~36  = CARRY((!\u2|Y_Cont[8]~34 ) # (!\u2|Y_Cont [9]))

	.dataa(vcc),
	.datab(\u2|Y_Cont [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Y_Cont[8]~34 ),
	.combout(\u2|Y_Cont[9]~35_combout ),
	.cout(\u2|Y_Cont[9]~36 ));
// synopsys translate_off
defparam \u2|Y_Cont[9]~35 .lut_mask = 16'h3C3F;
defparam \u2|Y_Cont[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y10_N19
cycloneii_lcell_ff \u2|Y_Cont[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[9]~35_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [9]));

// Location: LCCOMB_X39_Y10_N20
cycloneii_lcell_comb \u2|Y_Cont[10]~37 (
// Equation(s):
// \u2|Y_Cont[10]~37_combout  = (\u2|Y_Cont [10] & (\u2|Y_Cont[9]~36  $ (GND))) # (!\u2|Y_Cont [10] & (!\u2|Y_Cont[9]~36  & VCC))
// \u2|Y_Cont[10]~38  = CARRY((\u2|Y_Cont [10] & !\u2|Y_Cont[9]~36 ))

	.dataa(\u2|Y_Cont [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Y_Cont[9]~36 ),
	.combout(\u2|Y_Cont[10]~37_combout ),
	.cout(\u2|Y_Cont[10]~38 ));
// synopsys translate_off
defparam \u2|Y_Cont[10]~37 .lut_mask = 16'hA50A;
defparam \u2|Y_Cont[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y10_N23
cycloneii_lcell_ff \u2|Y_Cont[11] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[11]~39_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [11]));

// Location: LCFF_X39_Y10_N21
cycloneii_lcell_ff \u2|Y_Cont[10] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[10]~37_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [10]));

// Location: LCCOMB_X40_Y10_N16
cycloneii_lcell_comb \u3|Equal6~2 (
// Equation(s):
// \u3|Equal6~2_combout  = (!\u2|Y_Cont [12] & (!\u2|Y_Cont [11] & (!\u2|Y_Cont [10] & !\u2|Y_Cont [9])))

	.dataa(\u2|Y_Cont [12]),
	.datab(\u2|Y_Cont [11]),
	.datac(\u2|Y_Cont [10]),
	.datad(\u2|Y_Cont [9]),
	.cin(gnd),
	.combout(\u3|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal6~2 .lut_mask = 16'h0001;
defparam \u3|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N14
cycloneii_lcell_comb \u3|Equal6~0 (
// Equation(s):
// \u3|Equal6~0_combout  = (!\u2|Y_Cont [3] & (!\u2|Y_Cont [4] & (!\u2|Y_Cont [1] & !\u2|Y_Cont [2])))

	.dataa(\u2|Y_Cont [3]),
	.datab(\u2|Y_Cont [4]),
	.datac(\u2|Y_Cont [1]),
	.datad(\u2|Y_Cont [2]),
	.cin(gnd),
	.combout(\u3|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal6~0 .lut_mask = 16'h0001;
defparam \u3|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N20
cycloneii_lcell_comb \u3|Equal6~4 (
// Equation(s):
// \u3|Equal6~4_combout  = (\u3|Equal6~3_combout  & (\u3|Equal6~1_combout  & (\u3|Equal6~2_combout  & \u3|Equal6~0_combout )))

	.dataa(\u3|Equal6~3_combout ),
	.datab(\u3|Equal6~1_combout ),
	.datac(\u3|Equal6~2_combout ),
	.datad(\u3|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u3|Equal6~4_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal6~4 .lut_mask = 16'h8000;
defparam \u3|Equal6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iSW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[17]));
// synopsys translate_off
defparam \iSW[17]~I .input_async_reset = "none";
defparam \iSW[17]~I .input_power_up = "low";
defparam \iSW[17]~I .input_register_mode = "none";
defparam \iSW[17]~I .input_sync_reset = "none";
defparam \iSW[17]~I .oe_async_reset = "none";
defparam \iSW[17]~I .oe_power_up = "low";
defparam \iSW[17]~I .oe_register_mode = "none";
defparam \iSW[17]~I .oe_sync_reset = "none";
defparam \iSW[17]~I .operation_mode = "input";
defparam \iSW[17]~I .output_async_reset = "none";
defparam \iSW[17]~I .output_power_up = "low";
defparam \iSW[17]~I .output_register_mode = "none";
defparam \iSW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N22
cycloneii_lcell_comb \u3|mirror_sw~feeder (
// Equation(s):
// \u3|mirror_sw~feeder_combout  = \iSW~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\iSW~combout [17]),
	.cin(gnd),
	.combout(\u3|mirror_sw~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mirror_sw~feeder .lut_mask = 16'hFF00;
defparam \u3|mirror_sw~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y9_N23
cycloneii_lcell_ff \u3|mirror_sw (
	.clk(\u1|oRST_1~clkctrl_outclk ),
	.datain(\u3|mirror_sw~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mirror_sw~regout ));

// Location: LCCOMB_X43_Y9_N14
cycloneii_lcell_comb \u3|rBlue[11]~14 (
// Equation(s):
// \u3|rBlue[11]~14_combout  = ((\u3|mirror_sw~regout ) # (!\u3|Equal6~4_combout )) # (!\u2|Y_Cont [0])

	.dataa(vcc),
	.datab(\u2|Y_Cont [0]),
	.datac(\u3|Equal6~4_combout ),
	.datad(\u3|mirror_sw~regout ),
	.cin(gnd),
	.combout(\u3|rBlue[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue[11]~14 .lut_mask = 16'hFF3F;
defparam \u3|rBlue[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N28
cycloneii_lcell_comb \u3|rBlue[2]~0 (
// Equation(s):
// \u3|rBlue[2]~0_combout  = (\u3|rBlue[11]~14_combout  & ((\u3|wData2_d1 [2]))) # (!\u3|rBlue[11]~14_combout  & (\u3|wData0_d1 [2]))

	.dataa(\u3|wData0_d1 [2]),
	.datab(\u3|wData2_d1 [2]),
	.datac(vcc),
	.datad(\u3|rBlue[11]~14_combout ),
	.cin(gnd),
	.combout(\u3|rBlue[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue[2]~0 .lut_mask = 16'hCCAA;
defparam \u3|rBlue[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N28
cycloneii_lcell_comb \u3|rBlue[11]~15 (
// Equation(s):
// \u3|rBlue[11]~15_combout  = (\u2|X_Cont [0] & (\u2|Y_Cont [0] $ (\u3|mirror_sw~regout )))

	.dataa(vcc),
	.datab(\u2|Y_Cont [0]),
	.datac(\u2|X_Cont [0]),
	.datad(\u3|mirror_sw~regout ),
	.cin(gnd),
	.combout(\u3|rBlue[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue[11]~15 .lut_mask = 16'h30C0;
defparam \u3|rBlue[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N27
cycloneii_lcell_ff \u3|wData1_d1[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [14]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d1 [2]));

// Location: LCCOMB_X48_Y9_N26
cycloneii_lcell_comb \u3|rBlue~16 (
// Equation(s):
// \u3|rBlue~16_combout  = (\u3|rBlue[11]~36_combout  & (\u3|rBlue[11]~15_combout )) # (!\u3|rBlue[11]~36_combout  & ((\u3|rBlue[11]~15_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [2]))) # (!\u3|rBlue[11]~15_combout  & 
// (\u3|wData1_d1 [2]))))

	.dataa(\u3|rBlue[11]~36_combout ),
	.datab(\u3|rBlue[11]~15_combout ),
	.datac(\u3|wData1_d1 [2]),
	.datad(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [2]),
	.cin(gnd),
	.combout(\u3|rBlue~16_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~16 .lut_mask = 16'hDC98;
defparam \u3|rBlue~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N14
cycloneii_lcell_comb \u3|rBlue~17 (
// Equation(s):
// \u3|rBlue~17_combout  = (\u3|rBlue[11]~36_combout  & ((\u3|rBlue~16_combout  & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [26])) # (!\u3|rBlue~16_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [14]))))) # 
// (!\u3|rBlue[11]~36_combout  & (\u3|rBlue~16_combout ))

	.dataa(\u3|rBlue[11]~36_combout ),
	.datab(\u3|rBlue~16_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [26]),
	.datad(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [14]),
	.cin(gnd),
	.combout(\u3|rBlue~17_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~17 .lut_mask = 16'hE6C4;
defparam \u3|rBlue~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N4
cycloneii_lcell_comb \u3|rBlue[11]~37 (
// Equation(s):
// \u3|rBlue[11]~37_combout  = (\u2|X_Cont [0]) # (\u3|Equal9~5_combout  $ (\u2|Y_Cont [0] $ (!\u3|mirror_sw~regout )))

	.dataa(\u3|Equal9~5_combout ),
	.datab(\u2|Y_Cont [0]),
	.datac(\u2|X_Cont [0]),
	.datad(\u3|mirror_sw~regout ),
	.cin(gnd),
	.combout(\u3|rBlue[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue[11]~37 .lut_mask = 16'hF6F9;
defparam \u3|rBlue[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y9_N29
cycloneii_lcell_ff \u3|rBlue[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rBlue[2]~0_combout ),
	.sdata(\u3|rBlue~17_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u3|rBlue[11]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rBlue [2]));

// Location: LCCOMB_X39_Y8_N18
cycloneii_lcell_comb \u2|X_Cont[9]~36 (
// Equation(s):
// \u2|X_Cont[9]~36_combout  = (\u2|X_Cont [9] & (!\u2|X_Cont[8]~33 )) # (!\u2|X_Cont [9] & ((\u2|X_Cont[8]~33 ) # (GND)))
// \u2|X_Cont[9]~37  = CARRY((!\u2|X_Cont[8]~33 ) # (!\u2|X_Cont [9]))

	.dataa(vcc),
	.datab(\u2|X_Cont [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|X_Cont[8]~33 ),
	.combout(\u2|X_Cont[9]~36_combout ),
	.cout(\u2|X_Cont[9]~37 ));
// synopsys translate_off
defparam \u2|X_Cont[9]~36 .lut_mask = 16'h3C3F;
defparam \u2|X_Cont[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y8_N19
cycloneii_lcell_ff \u2|X_Cont[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[9]~36_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [9]));

// Location: LCCOMB_X39_Y8_N20
cycloneii_lcell_comb \u2|X_Cont[10]~38 (
// Equation(s):
// \u2|X_Cont[10]~38_combout  = (\u2|X_Cont [10] & (\u2|X_Cont[9]~37  $ (GND))) # (!\u2|X_Cont [10] & (!\u2|X_Cont[9]~37  & VCC))
// \u2|X_Cont[10]~39  = CARRY((\u2|X_Cont [10] & !\u2|X_Cont[9]~37 ))

	.dataa(\u2|X_Cont [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|X_Cont[9]~37 ),
	.combout(\u2|X_Cont[10]~38_combout ),
	.cout(\u2|X_Cont[10]~39 ));
// synopsys translate_off
defparam \u2|X_Cont[10]~38 .lut_mask = 16'hA50A;
defparam \u2|X_Cont[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N22
cycloneii_lcell_comb \u2|X_Cont[11]~40 (
// Equation(s):
// \u2|X_Cont[11]~40_combout  = (\u2|X_Cont [11] & (!\u2|X_Cont[10]~39 )) # (!\u2|X_Cont [11] & ((\u2|X_Cont[10]~39 ) # (GND)))
// \u2|X_Cont[11]~41  = CARRY((!\u2|X_Cont[10]~39 ) # (!\u2|X_Cont [11]))

	.dataa(vcc),
	.datab(\u2|X_Cont [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|X_Cont[10]~39 ),
	.combout(\u2|X_Cont[11]~40_combout ),
	.cout(\u2|X_Cont[11]~41 ));
// synopsys translate_off
defparam \u2|X_Cont[11]~40 .lut_mask = 16'h3C3F;
defparam \u2|X_Cont[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y8_N23
cycloneii_lcell_ff \u2|X_Cont[11] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[11]~40_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [11]));

// Location: LCCOMB_X39_Y8_N24
cycloneii_lcell_comb \u2|X_Cont[12]~42 (
// Equation(s):
// \u2|X_Cont[12]~42_combout  = (\u2|X_Cont [12] & (\u2|X_Cont[11]~41  $ (GND))) # (!\u2|X_Cont [12] & (!\u2|X_Cont[11]~41  & VCC))
// \u2|X_Cont[12]~43  = CARRY((\u2|X_Cont [12] & !\u2|X_Cont[11]~41 ))

	.dataa(\u2|X_Cont [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|X_Cont[11]~41 ),
	.combout(\u2|X_Cont[12]~42_combout ),
	.cout(\u2|X_Cont[12]~43 ));
// synopsys translate_off
defparam \u2|X_Cont[12]~42 .lut_mask = 16'hA50A;
defparam \u2|X_Cont[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N26
cycloneii_lcell_comb \u2|X_Cont[13]~44 (
// Equation(s):
// \u2|X_Cont[13]~44_combout  = (\u2|X_Cont [13] & (!\u2|X_Cont[12]~43 )) # (!\u2|X_Cont [13] & ((\u2|X_Cont[12]~43 ) # (GND)))
// \u2|X_Cont[13]~45  = CARRY((!\u2|X_Cont[12]~43 ) # (!\u2|X_Cont [13]))

	.dataa(vcc),
	.datab(\u2|X_Cont [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|X_Cont[12]~43 ),
	.combout(\u2|X_Cont[13]~44_combout ),
	.cout(\u2|X_Cont[13]~45 ));
// synopsys translate_off
defparam \u2|X_Cont[13]~44 .lut_mask = 16'h3C3F;
defparam \u2|X_Cont[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y8_N27
cycloneii_lcell_ff \u2|X_Cont[13] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[13]~44_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [13]));

// Location: LCCOMB_X39_Y8_N28
cycloneii_lcell_comb \u2|X_Cont[14]~46 (
// Equation(s):
// \u2|X_Cont[14]~46_combout  = (\u2|X_Cont [14] & (\u2|X_Cont[13]~45  $ (GND))) # (!\u2|X_Cont [14] & (!\u2|X_Cont[13]~45  & VCC))
// \u2|X_Cont[14]~47  = CARRY((\u2|X_Cont [14] & !\u2|X_Cont[13]~45 ))

	.dataa(vcc),
	.datab(\u2|X_Cont [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|X_Cont[13]~45 ),
	.combout(\u2|X_Cont[14]~46_combout ),
	.cout(\u2|X_Cont[14]~47 ));
// synopsys translate_off
defparam \u2|X_Cont[14]~46 .lut_mask = 16'hC30C;
defparam \u2|X_Cont[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y8_N29
cycloneii_lcell_ff \u2|X_Cont[14] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[14]~46_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [14]));

// Location: LCCOMB_X39_Y8_N30
cycloneii_lcell_comb \u2|X_Cont[15]~48 (
// Equation(s):
// \u2|X_Cont[15]~48_combout  = \u2|X_Cont[14]~47  $ (\u2|X_Cont [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|X_Cont [15]),
	.cin(\u2|X_Cont[14]~47 ),
	.combout(\u2|X_Cont[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u2|X_Cont[15]~48 .lut_mask = 16'h0FF0;
defparam \u2|X_Cont[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y8_N31
cycloneii_lcell_ff \u2|X_Cont[15] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[15]~48_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [15]));

// Location: LCCOMB_X35_Y10_N12
cycloneii_lcell_comb \H0|PixCount[0]~8 (
// Equation(s):
// \H0|PixCount[0]~8_combout  = \H0|PixCount [0] $ (VCC)
// \H0|PixCount[0]~9  = CARRY(\H0|PixCount [0])

	.dataa(\H0|PixCount [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|PixCount[0]~8_combout ),
	.cout(\H0|PixCount[0]~9 ));
// synopsys translate_off
defparam \H0|PixCount[0]~8 .lut_mask = 16'h55AA;
defparam \H0|PixCount[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N14
cycloneii_lcell_comb \H0|PixCount[1]~11 (
// Equation(s):
// \H0|PixCount[1]~11_combout  = (\H0|PixCount [1] & (!\H0|PixCount[0]~9 )) # (!\H0|PixCount [1] & ((\H0|PixCount[0]~9 ) # (GND)))
// \H0|PixCount[1]~12  = CARRY((!\H0|PixCount[0]~9 ) # (!\H0|PixCount [1]))

	.dataa(vcc),
	.datab(\H0|PixCount [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|PixCount[0]~9 ),
	.combout(\H0|PixCount[1]~11_combout ),
	.cout(\H0|PixCount[1]~12 ));
// synopsys translate_off
defparam \H0|PixCount[1]~11 .lut_mask = 16'h3C3F;
defparam \H0|PixCount[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
cycloneii_lcell_comb \H0|always0~0 (
// Equation(s):
// \H0|always0~0_combout  = (\u3|oDval~regout  & rCCD_FVAL)

	.dataa(vcc),
	.datab(vcc),
	.datac(\u3|oDval~regout ),
	.datad(rCCD_FVAL),
	.cin(gnd),
	.combout(\H0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|always0~0 .lut_mask = 16'hF000;
defparam \H0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N2
cycloneii_lcell_comb \H0|PixCount[3]~10 (
// Equation(s):
// \H0|PixCount[3]~10_combout  = (\H0|always0~0_combout ) # ((\H0|state [1] & (!\H0|state [0] & \H0|LessThan0~2_combout )) # (!\H0|state [1] & ((\H0|LessThan0~2_combout ) # (!\H0|state [0]))))

	.dataa(\H0|state [1]),
	.datab(\H0|state [0]),
	.datac(\H0|always0~0_combout ),
	.datad(\H0|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\H0|PixCount[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \H0|PixCount[3]~10 .lut_mask = 16'hF7F1;
defparam \H0|PixCount[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y10_N15
cycloneii_lcell_ff \H0|PixCount[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|PixCount[1]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|PixCount[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|PixCount [1]));

// Location: LCCOMB_X35_Y10_N16
cycloneii_lcell_comb \H0|PixCount[2]~13 (
// Equation(s):
// \H0|PixCount[2]~13_combout  = (\H0|PixCount [2] & (\H0|PixCount[1]~12  $ (GND))) # (!\H0|PixCount [2] & (!\H0|PixCount[1]~12  & VCC))
// \H0|PixCount[2]~14  = CARRY((\H0|PixCount [2] & !\H0|PixCount[1]~12 ))

	.dataa(\H0|PixCount [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|PixCount[1]~12 ),
	.combout(\H0|PixCount[2]~13_combout ),
	.cout(\H0|PixCount[2]~14 ));
// synopsys translate_off
defparam \H0|PixCount[2]~13 .lut_mask = 16'hA50A;
defparam \H0|PixCount[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N18
cycloneii_lcell_comb \H0|PixCount[3]~15 (
// Equation(s):
// \H0|PixCount[3]~15_combout  = (\H0|PixCount [3] & (!\H0|PixCount[2]~14 )) # (!\H0|PixCount [3] & ((\H0|PixCount[2]~14 ) # (GND)))
// \H0|PixCount[3]~16  = CARRY((!\H0|PixCount[2]~14 ) # (!\H0|PixCount [3]))

	.dataa(vcc),
	.datab(\H0|PixCount [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|PixCount[2]~14 ),
	.combout(\H0|PixCount[3]~15_combout ),
	.cout(\H0|PixCount[3]~16 ));
// synopsys translate_off
defparam \H0|PixCount[3]~15 .lut_mask = 16'h3C3F;
defparam \H0|PixCount[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y10_N19
cycloneii_lcell_ff \H0|PixCount[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|PixCount[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|PixCount[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|PixCount [3]));

// Location: LCCOMB_X35_Y10_N20
cycloneii_lcell_comb \H0|PixCount[4]~17 (
// Equation(s):
// \H0|PixCount[4]~17_combout  = (\H0|PixCount [4] & (\H0|PixCount[3]~16  $ (GND))) # (!\H0|PixCount [4] & (!\H0|PixCount[3]~16  & VCC))
// \H0|PixCount[4]~18  = CARRY((\H0|PixCount [4] & !\H0|PixCount[3]~16 ))

	.dataa(\H0|PixCount [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|PixCount[3]~16 ),
	.combout(\H0|PixCount[4]~17_combout ),
	.cout(\H0|PixCount[4]~18 ));
// synopsys translate_off
defparam \H0|PixCount[4]~17 .lut_mask = 16'hA50A;
defparam \H0|PixCount[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N22
cycloneii_lcell_comb \H0|PixCount[5]~19 (
// Equation(s):
// \H0|PixCount[5]~19_combout  = (\H0|PixCount [5] & (!\H0|PixCount[4]~18 )) # (!\H0|PixCount [5] & ((\H0|PixCount[4]~18 ) # (GND)))
// \H0|PixCount[5]~20  = CARRY((!\H0|PixCount[4]~18 ) # (!\H0|PixCount [5]))

	.dataa(vcc),
	.datab(\H0|PixCount [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|PixCount[4]~18 ),
	.combout(\H0|PixCount[5]~19_combout ),
	.cout(\H0|PixCount[5]~20 ));
// synopsys translate_off
defparam \H0|PixCount[5]~19 .lut_mask = 16'h3C3F;
defparam \H0|PixCount[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y10_N23
cycloneii_lcell_ff \H0|PixCount[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|PixCount[5]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|PixCount[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|PixCount [5]));

// Location: LCCOMB_X35_Y10_N24
cycloneii_lcell_comb \H0|PixCount[6]~21 (
// Equation(s):
// \H0|PixCount[6]~21_combout  = (\H0|PixCount [6] & (\H0|PixCount[5]~20  $ (GND))) # (!\H0|PixCount [6] & (!\H0|PixCount[5]~20  & VCC))
// \H0|PixCount[6]~22  = CARRY((\H0|PixCount [6] & !\H0|PixCount[5]~20 ))

	.dataa(\H0|PixCount [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|PixCount[5]~20 ),
	.combout(\H0|PixCount[6]~21_combout ),
	.cout(\H0|PixCount[6]~22 ));
// synopsys translate_off
defparam \H0|PixCount[6]~21 .lut_mask = 16'hA50A;
defparam \H0|PixCount[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N26
cycloneii_lcell_comb \H0|PixCount[7]~23 (
// Equation(s):
// \H0|PixCount[7]~23_combout  = \H0|PixCount[6]~22  $ (\H0|PixCount [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\H0|PixCount [7]),
	.cin(\H0|PixCount[6]~22 ),
	.combout(\H0|PixCount[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \H0|PixCount[7]~23 .lut_mask = 16'h0FF0;
defparam \H0|PixCount[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y10_N27
cycloneii_lcell_ff \H0|PixCount[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|PixCount[7]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|PixCount[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|PixCount [7]));

// Location: LCFF_X35_Y10_N21
cycloneii_lcell_ff \H0|PixCount[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|PixCount[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|PixCount[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|PixCount [4]));

// Location: LCCOMB_X35_Y10_N30
cycloneii_lcell_comb \H0|LessThan0~1 (
// Equation(s):
// \H0|LessThan0~1_combout  = (((!\H0|PixCount [5]) # (!\H0|PixCount [4])) # (!\H0|PixCount [7])) # (!\H0|PixCount [6])

	.dataa(\H0|PixCount [6]),
	.datab(\H0|PixCount [7]),
	.datac(\H0|PixCount [4]),
	.datad(\H0|PixCount [5]),
	.cin(gnd),
	.combout(\H0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \H0|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \H0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y10_N13
cycloneii_lcell_ff \H0|PixCount[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|PixCount[0]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|PixCount[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|PixCount [0]));

// Location: LCCOMB_X35_Y10_N0
cycloneii_lcell_comb \H0|LessThan0~0 (
// Equation(s):
// \H0|LessThan0~0_combout  = (((!\H0|PixCount [0]) # (!\H0|PixCount [1])) # (!\H0|PixCount [3])) # (!\H0|PixCount [2])

	.dataa(\H0|PixCount [2]),
	.datab(\H0|PixCount [3]),
	.datac(\H0|PixCount [1]),
	.datad(\H0|PixCount [0]),
	.cin(gnd),
	.combout(\H0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \H0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N8
cycloneii_lcell_comb \H0|LessThan0~2 (
// Equation(s):
// \H0|LessThan0~2_combout  = (!\H0|LessThan0~1_combout  & !\H0|LessThan0~0_combout )

	.dataa(vcc),
	.datab(\H0|LessThan0~1_combout ),
	.datac(vcc),
	.datad(\H0|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\H0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \H0|LessThan0~2 .lut_mask = 16'h0033;
defparam \H0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N4
cycloneii_lcell_comb \H0|state~0 (
// Equation(s):
// \H0|state~0_combout  = (!\H0|always0~0_combout  & ((\H0|state [1] & ((\H0|state [0]) # (\H0|LessThan0~2_combout ))) # (!\H0|state [1] & ((!\H0|LessThan0~2_combout ) # (!\H0|state [0])))))

	.dataa(\H0|always0~0_combout ),
	.datab(\H0|state [1]),
	.datac(\H0|state [0]),
	.datad(\H0|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\H0|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|state~0 .lut_mask = 16'h4551;
defparam \H0|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y10_N5
cycloneii_lcell_ff \H0|state[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|state [0]));

// Location: LCCOMB_X35_Y10_N10
cycloneii_lcell_comb \H0|state[1]~1 (
// Equation(s):
// \H0|state[1]~1_combout  = (!\H0|always0~0_combout  & ((\H0|state [1]) # ((\H0|state [0] & \H0|LessThan0~2_combout ))))

	.dataa(\H0|always0~0_combout ),
	.datab(\H0|state [0]),
	.datac(\H0|state [1]),
	.datad(\H0|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\H0|state[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H0|state[1]~1 .lut_mask = 16'h5450;
defparam \H0|state[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y10_N11
cycloneii_lcell_ff \H0|state[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|state[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|state [1]));

// Location: LCCOMB_X91_Y15_N14
cycloneii_lcell_comb \u2|mCCD_DATA~0 (
// Equation(s):
// \u2|mCCD_DATA~0_combout  = (rCCD_LVAL & rCCD_DATA[4])

	.dataa(vcc),
	.datab(rCCD_LVAL),
	.datac(vcc),
	.datad(rCCD_DATA[4]),
	.cin(gnd),
	.combout(\u2|mCCD_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|mCCD_DATA~0 .lut_mask = 16'hCC00;
defparam \u2|mCCD_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y15_N15
cycloneii_lcell_ff \u2|mCCD_DATA[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|mCCD_DATA~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|mCCD_DATA [4]));

// Location: LCCOMB_X91_Y15_N12
cycloneii_lcell_comb \u2|mCCD_DATA~1 (
// Equation(s):
// \u2|mCCD_DATA~1_combout  = (rCCD_LVAL & rCCD_DATA[5])

	.dataa(vcc),
	.datab(rCCD_LVAL),
	.datac(vcc),
	.datad(rCCD_DATA[5]),
	.cin(gnd),
	.combout(\u2|mCCD_DATA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|mCCD_DATA~1 .lut_mask = 16'hCC00;
defparam \u2|mCCD_DATA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y15_N13
cycloneii_lcell_ff \u2|mCCD_DATA[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|mCCD_DATA~1_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|mCCD_DATA [5]));

// Location: M4K_X64_Y8
cycloneii_ram_block \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u2|oDVAL~combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [5],\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [4],\u2|mCCD_DATA [5],\u2|mCCD_DATA [4]}),
	.portaaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .logical_ram_name = "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .mixed_port_feed_through_mode = "old";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .operation_mode = "dual_port";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_data_out_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_first_bit_number = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_a_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_address_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_data_out_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_first_bit_number = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_read_enable_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .ram_block_type = "M4K";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X47_Y9_N13
cycloneii_lcell_ff \u3|wData1_d1[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [16]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d1 [4]));

// Location: LCCOMB_X43_Y9_N20
cycloneii_lcell_comb \u3|rRed[2]~47 (
// Equation(s):
// \u3|rRed[2]~47_combout  = (\u3|Equal9~5_combout  & (\u2|Y_Cont [0] & (\u3|Equal6~4_combout  & !\u3|mirror_sw~regout ))) # (!\u3|Equal9~5_combout  & (\u2|Y_Cont [0] $ (((\u3|mirror_sw~regout )))))

	.dataa(\u3|Equal9~5_combout ),
	.datab(\u2|Y_Cont [0]),
	.datac(\u3|Equal6~4_combout ),
	.datad(\u3|mirror_sw~regout ),
	.cin(gnd),
	.combout(\u3|rRed[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed[2]~47 .lut_mask = 16'h11C4;
defparam \u3|rRed[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y8
cycloneii_ram_block \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u2|oDVAL~combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17],\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [16],\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [15],\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [3]}),
	.portaaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .logical_ram_name = "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .mixed_port_feed_through_mode = "old";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .operation_mode = "dual_port";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_a_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_a_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_a_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_a_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_a_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_a_data_out_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_a_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_a_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_a_first_bit_number = 15;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_a_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_a_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_a_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_a_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_b_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_b_address_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_b_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_b_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_b_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_b_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_b_data_out_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_b_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_b_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_b_first_bit_number = 15;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_b_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_b_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_b_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_b_read_enable_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .port_b_read_enable_write_enable_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .ram_block_type = "M4K";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a15 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X51_Y9_N27
cycloneii_lcell_ff \u3|wData0_d1[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [28]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d1 [4]));

// Location: LCFF_X47_Y9_N1
cycloneii_lcell_ff \u3|wData0_d2[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData0_d1 [4]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d2 [4]));

// Location: LCFF_X53_Y9_N11
cycloneii_lcell_ff \u3|wData2_d1[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [4]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d1 [4]));

// Location: LCFF_X47_Y9_N27
cycloneii_lcell_ff \u3|wData2_d2[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData2_d1 [4]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d2 [4]));

// Location: LCCOMB_X47_Y9_N0
cycloneii_lcell_comb \u3|rRed~6 (
// Equation(s):
// \u3|rRed~6_combout  = (\u3|rRed[2]~5_combout  & ((\u3|rRed[2]~47_combout  & (\u3|wData0_d2 [4])) # (!\u3|rRed[2]~47_combout  & ((\u3|wData2_d2 [4]))))) # (!\u3|rRed[2]~5_combout  & (\u3|rRed[2]~47_combout ))

	.dataa(\u3|rRed[2]~5_combout ),
	.datab(\u3|rRed[2]~47_combout ),
	.datac(\u3|wData0_d2 [4]),
	.datad(\u3|wData2_d2 [4]),
	.cin(gnd),
	.combout(\u3|rRed~6_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~6 .lut_mask = 16'hE6C4;
defparam \u3|rRed~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N12
cycloneii_lcell_comb \u3|rRed~7 (
// Equation(s):
// \u3|rRed~7_combout  = (\u3|rRed[2]~5_combout  & (((\u3|rRed~6_combout )))) # (!\u3|rRed[2]~5_combout  & ((\u3|rRed~6_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [16]))) # (!\u3|rRed~6_combout  & 
// (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [4]))))

	.dataa(\u3|rRed[2]~5_combout ),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [4]),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [16]),
	.datad(\u3|rRed~6_combout ),
	.cin(gnd),
	.combout(\u3|rRed~7_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~7 .lut_mask = 16'hFA44;
defparam \u3|rRed~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N4
cycloneii_lcell_comb \u3|rRed~8 (
// Equation(s):
// \u3|rRed~8_combout  = (\u3|rRed[2]~46_combout  & (\u2|X_Cont [0])) # (!\u3|rRed[2]~46_combout  & ((\u2|X_Cont [0] & (\u3|wData1_d1 [4])) # (!\u2|X_Cont [0] & ((\u3|rRed~7_combout )))))

	.dataa(\u3|rRed[2]~46_combout ),
	.datab(\u2|X_Cont [0]),
	.datac(\u3|wData1_d1 [4]),
	.datad(\u3|rRed~7_combout ),
	.cin(gnd),
	.combout(\u3|rRed~8_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~8 .lut_mask = 16'hD9C8;
defparam \u3|rRed~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N25
cycloneii_lcell_ff \u3|wData1_d2[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData1_d1 [4]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d2 [4]));

// Location: LCCOMB_X47_Y9_N28
cycloneii_lcell_comb \u3|rRed~9 (
// Equation(s):
// \u3|rRed~9_combout  = (\u3|rRed[2]~46_combout  & ((\u3|rRed~8_combout  & (\u3|wData2_d1 [4])) # (!\u3|rRed~8_combout  & ((\u3|wData1_d2 [4]))))) # (!\u3|rRed[2]~46_combout  & (\u3|rRed~8_combout ))

	.dataa(\u3|rRed[2]~46_combout ),
	.datab(\u3|rRed~8_combout ),
	.datac(\u3|wData2_d1 [4]),
	.datad(\u3|wData1_d2 [4]),
	.cin(gnd),
	.combout(\u3|rRed~9_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~9 .lut_mask = 16'hE6C4;
defparam \u3|rRed~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N29
cycloneii_lcell_ff \u3|rRed[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rRed~9_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rRed [4]));

// Location: LCFF_X36_Y10_N17
cycloneii_lcell_ff \H0|addrHolding[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|rRed [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|addrHolding [0]));

// Location: LCCOMB_X36_Y10_N16
cycloneii_lcell_comb \H0|SRAM_W_Addr_In[0]~0 (
// Equation(s):
// \H0|SRAM_W_Addr_In[0]~0_combout  = (\H0|state [0] & (\H0|PixCount [0] & ((\H0|state [1])))) # (!\H0|state [0] & (((\H0|addrHolding [0] & !\H0|state [1]))))

	.dataa(\H0|state [0]),
	.datab(\H0|PixCount [0]),
	.datac(\H0|addrHolding [0]),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|SRAM_W_Addr_In[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_W_Addr_In[0]~0 .lut_mask = 16'h8850;
defparam \H0|SRAM_W_Addr_In[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N6
cycloneii_lcell_comb \u3|rRed[2]~46 (
// Equation(s):
// \u3|rRed[2]~46_combout  = (\u3|Equal9~5_combout  & (\u2|Y_Cont [0] $ (((!\u3|mirror_sw~regout ))))) # (!\u3|Equal9~5_combout  & (\u2|X_Cont [0] & (\u2|Y_Cont [0] $ (!\u3|mirror_sw~regout ))))

	.dataa(\u3|Equal9~5_combout ),
	.datab(\u2|Y_Cont [0]),
	.datac(\u2|X_Cont [0]),
	.datad(\u3|mirror_sw~regout ),
	.cin(gnd),
	.combout(\u3|rRed[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed[2]~46 .lut_mask = 16'hC832;
defparam \u3|rRed[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y9_N9
cycloneii_lcell_ff \u3|wData2_d1[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [5]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d1 [5]));

// Location: LCFF_X51_Y9_N11
cycloneii_lcell_ff \u3|wData1_d1[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d1 [5]));

// Location: LCFF_X47_Y9_N19
cycloneii_lcell_ff \u3|wData1_d2[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData1_d1 [5]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d2 [5]));

// Location: LCCOMB_X47_Y9_N8
cycloneii_lcell_comb \u3|rRed~13 (
// Equation(s):
// \u3|rRed~13_combout  = (\u3|rRed~12_combout  & (((\u3|wData2_d1 [5])) # (!\u3|rRed[2]~46_combout ))) # (!\u3|rRed~12_combout  & (\u3|rRed[2]~46_combout  & ((\u3|wData1_d2 [5]))))

	.dataa(\u3|rRed~12_combout ),
	.datab(\u3|rRed[2]~46_combout ),
	.datac(\u3|wData2_d1 [5]),
	.datad(\u3|wData1_d2 [5]),
	.cin(gnd),
	.combout(\u3|rRed~13_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~13 .lut_mask = 16'hE6A2;
defparam \u3|rRed~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N9
cycloneii_lcell_ff \u3|rRed[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rRed~13_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rRed [5]));

// Location: LCFF_X36_Y10_N27
cycloneii_lcell_ff \H0|addrHolding[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|rRed [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|addrHolding [1]));

// Location: LCCOMB_X36_Y10_N26
cycloneii_lcell_comb \H0|SRAM_W_Addr_In[1]~1 (
// Equation(s):
// \H0|SRAM_W_Addr_In[1]~1_combout  = (\H0|state [0] & (\H0|state [1] & ((\H0|PixCount [1])))) # (!\H0|state [0] & (!\H0|state [1] & (\H0|addrHolding [1])))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\H0|addrHolding [1]),
	.datad(\H0|PixCount [1]),
	.cin(gnd),
	.combout(\H0|SRAM_W_Addr_In[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_W_Addr_In[1]~1 .lut_mask = 16'h9810;
defparam \H0|SRAM_W_Addr_In[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N22
cycloneii_lcell_comb \u2|mCCD_DATA~2 (
// Equation(s):
// \u2|mCCD_DATA~2_combout  = (rCCD_LVAL & rCCD_DATA[6])

	.dataa(vcc),
	.datab(rCCD_LVAL),
	.datac(vcc),
	.datad(rCCD_DATA[6]),
	.cin(gnd),
	.combout(\u2|mCCD_DATA~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|mCCD_DATA~2 .lut_mask = 16'hCC00;
defparam \u2|mCCD_DATA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y15_N23
cycloneii_lcell_ff \u2|mCCD_DATA[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|mCCD_DATA~2_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|mCCD_DATA [6]));

// Location: LCCOMB_X91_Y15_N4
cycloneii_lcell_comb \u2|mCCD_DATA~3 (
// Equation(s):
// \u2|mCCD_DATA~3_combout  = (rCCD_LVAL & rCCD_DATA[7])

	.dataa(vcc),
	.datab(rCCD_LVAL),
	.datac(vcc),
	.datad(rCCD_DATA[7]),
	.cin(gnd),
	.combout(\u2|mCCD_DATA~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|mCCD_DATA~3 .lut_mask = 16'hCC00;
defparam \u2|mCCD_DATA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y15_N5
cycloneii_lcell_ff \u2|mCCD_DATA[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|mCCD_DATA~3_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|mCCD_DATA [7]));

// Location: M4K_X55_Y7
cycloneii_ram_block \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u2|oDVAL~combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [7],\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [6],\u2|mCCD_DATA [7],\u2|mCCD_DATA [6]}),
	.portaaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .logical_ram_name = "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .mixed_port_feed_through_mode = "old";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .operation_mode = "dual_port";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_a_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_a_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_a_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_a_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_a_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_a_data_out_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_a_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_a_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_a_first_bit_number = 6;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_a_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_a_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_a_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_a_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_b_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_b_address_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_b_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_b_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_b_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_b_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_b_data_out_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_b_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_b_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_b_first_bit_number = 6;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_b_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_b_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_b_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_b_read_enable_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .port_b_read_enable_write_enable_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .ram_block_type = "M4K";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a6 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X45_Y9_N29
cycloneii_lcell_ff \u3|wData1_d1[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [18]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d1 [6]));

// Location: LCFF_X45_Y9_N1
cycloneii_lcell_ff \u3|wData1_d2[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData1_d1 [6]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d2 [6]));

// Location: LCFF_X53_Y9_N21
cycloneii_lcell_ff \u3|wData2_d1[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [6]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d1 [6]));

// Location: LCFF_X45_Y9_N23
cycloneii_lcell_ff \u3|wData2_d2[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData2_d1 [6]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d2 [6]));

// Location: LCCOMB_X91_Y15_N18
cycloneii_lcell_comb \u2|mCCD_DATA~4 (
// Equation(s):
// \u2|mCCD_DATA~4_combout  = (rCCD_DATA[8] & rCCD_LVAL)

	.dataa(vcc),
	.datab(vcc),
	.datac(rCCD_DATA[8]),
	.datad(rCCD_LVAL),
	.cin(gnd),
	.combout(\u2|mCCD_DATA~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|mCCD_DATA~4 .lut_mask = 16'hF000;
defparam \u2|mCCD_DATA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y15_N19
cycloneii_lcell_ff \u2|mCCD_DATA[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|mCCD_DATA~4_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|mCCD_DATA [8]));

// Location: LCCOMB_X91_Y15_N0
cycloneii_lcell_comb \u2|mCCD_DATA~5 (
// Equation(s):
// \u2|mCCD_DATA~5_combout  = (rCCD_LVAL & rCCD_DATA[9])

	.dataa(vcc),
	.datab(rCCD_LVAL),
	.datac(rCCD_DATA[9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|mCCD_DATA~5_combout ),
	.cout());
// synopsys translate_off
defparam \u2|mCCD_DATA~5 .lut_mask = 16'hC0C0;
defparam \u2|mCCD_DATA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y15_N1
cycloneii_lcell_ff \u2|mCCD_DATA[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|mCCD_DATA~5_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|mCCD_DATA [9]));

// Location: M4K_X64_Y11
cycloneii_ram_block \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u2|oDVAL~combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [9],\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [8],\u2|mCCD_DATA [9],\u2|mCCD_DATA [8]}),
	.portaaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .logical_ram_name = "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .mixed_port_feed_through_mode = "old";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .operation_mode = "dual_port";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_data_out_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_first_bit_number = 8;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_a_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_address_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_data_out_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_first_bit_number = 8;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_read_enable_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .port_b_read_enable_write_enable_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .ram_block_type = "M4K";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y9
cycloneii_ram_block \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u2|oDVAL~combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21],\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20],\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19],\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [18]}),
	.portaaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .logical_ram_name = "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .mixed_port_feed_through_mode = "old";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .operation_mode = "dual_port";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_a_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_a_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_a_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_a_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_a_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_a_data_out_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_a_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_a_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_a_first_bit_number = 30;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_a_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_a_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_a_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_a_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_b_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_b_address_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_b_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_b_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_b_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_b_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_b_data_out_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_b_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_b_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_b_first_bit_number = 30;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_b_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_b_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_b_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_b_read_enable_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .port_b_read_enable_write_enable_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .ram_block_type = "M4K";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a30 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X45_Y9_N11
cycloneii_lcell_ff \u3|wData0_d1[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [30]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d1 [6]));

// Location: LCFF_X45_Y9_N15
cycloneii_lcell_ff \u3|wData0_d2[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData0_d1 [6]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d2 [6]));

// Location: LCCOMB_X43_Y9_N8
cycloneii_lcell_comb \u3|rRed[2]~4 (
// Equation(s):
// \u3|rRed[2]~4_combout  = \u2|Y_Cont [0] $ (\u3|mirror_sw~regout )

	.dataa(vcc),
	.datab(\u2|Y_Cont [0]),
	.datac(vcc),
	.datad(\u3|mirror_sw~regout ),
	.cin(gnd),
	.combout(\u3|rRed[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed[2]~4 .lut_mask = 16'h33CC;
defparam \u3|rRed[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N4
cycloneii_lcell_comb \u3|Equal9~2 (
// Equation(s):
// \u3|Equal9~2_combout  = (!\u2|X_Cont [9] & !\u2|X_Cont [8])

	.dataa(\u2|X_Cont [9]),
	.datab(vcc),
	.datac(\u2|X_Cont [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal9~2 .lut_mask = 16'h0505;
defparam \u3|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N2
cycloneii_lcell_comb \u3|Equal9~3 (
// Equation(s):
// \u3|Equal9~3_combout  = (!\u2|X_Cont [5] & (!\u2|X_Cont [6] & (!\u2|X_Cont [7] & !\u2|X_Cont [0])))

	.dataa(\u2|X_Cont [5]),
	.datab(\u2|X_Cont [6]),
	.datac(\u2|X_Cont [7]),
	.datad(\u2|X_Cont [0]),
	.cin(gnd),
	.combout(\u3|Equal9~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal9~3 .lut_mask = 16'h0001;
defparam \u3|Equal9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y8_N7
cycloneii_lcell_ff \u2|X_Cont[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[3]~22_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [3]));

// Location: LCCOMB_X39_Y9_N22
cycloneii_lcell_comb \u3|Equal9~4 (
// Equation(s):
// \u3|Equal9~4_combout  = (!\u2|X_Cont [2] & (!\u2|X_Cont [1] & (!\u2|X_Cont [4] & !\u2|X_Cont [3])))

	.dataa(\u2|X_Cont [2]),
	.datab(\u2|X_Cont [1]),
	.datac(\u2|X_Cont [4]),
	.datad(\u2|X_Cont [3]),
	.cin(gnd),
	.combout(\u3|Equal9~4_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal9~4 .lut_mask = 16'h0001;
defparam \u3|Equal9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N26
cycloneii_lcell_comb \u3|Equal9~6 (
// Equation(s):
// \u3|Equal9~6_combout  = (\u3|Equal9~3_combout  & \u3|Equal9~4_combout )

	.dataa(vcc),
	.datab(\u3|Equal9~3_combout ),
	.datac(\u3|Equal9~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|Equal9~6_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal9~6 .lut_mask = 16'hC0C0;
defparam \u3|Equal9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N0
cycloneii_lcell_comb \u3|rRed[2]~5 (
// Equation(s):
// \u3|rRed[2]~5_combout  = (\u3|Equal9~1_combout  & (\u3|rRed[2]~4_combout  & (\u3|Equal9~2_combout  & \u3|Equal9~6_combout )))

	.dataa(\u3|Equal9~1_combout ),
	.datab(\u3|rRed[2]~4_combout ),
	.datac(\u3|Equal9~2_combout ),
	.datad(\u3|Equal9~6_combout ),
	.cin(gnd),
	.combout(\u3|rRed[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed[2]~5 .lut_mask = 16'h8000;
defparam \u3|rRed[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N14
cycloneii_lcell_comb \u3|rRed~14 (
// Equation(s):
// \u3|rRed~14_combout  = (\u3|rRed[2]~47_combout  & (((\u3|wData0_d2 [6]) # (!\u3|rRed[2]~5_combout )))) # (!\u3|rRed[2]~47_combout  & (\u3|wData2_d2 [6] & ((\u3|rRed[2]~5_combout ))))

	.dataa(\u3|rRed[2]~47_combout ),
	.datab(\u3|wData2_d2 [6]),
	.datac(\u3|wData0_d2 [6]),
	.datad(\u3|rRed[2]~5_combout ),
	.cin(gnd),
	.combout(\u3|rRed~14_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~14 .lut_mask = 16'hE4AA;
defparam \u3|rRed~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N18
cycloneii_lcell_comb \u3|rRed~15 (
// Equation(s):
// \u3|rRed~15_combout  = (\u3|rRed[2]~5_combout  & (((\u3|rRed~14_combout )))) # (!\u3|rRed[2]~5_combout  & ((\u3|rRed~14_combout  & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [18])) # (!\u3|rRed~14_combout  & 
// ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [6])))))

	.dataa(\u3|rRed[2]~5_combout ),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [18]),
	.datac(\u3|rRed~14_combout ),
	.datad(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [6]),
	.cin(gnd),
	.combout(\u3|rRed~15_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~15 .lut_mask = 16'hE5E0;
defparam \u3|rRed~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N28
cycloneii_lcell_comb \u3|rRed~16 (
// Equation(s):
// \u3|rRed~16_combout  = (\u3|rRed[2]~46_combout  & (\u2|X_Cont [0])) # (!\u3|rRed[2]~46_combout  & ((\u2|X_Cont [0] & (\u3|wData1_d1 [6])) # (!\u2|X_Cont [0] & ((\u3|rRed~15_combout )))))

	.dataa(\u3|rRed[2]~46_combout ),
	.datab(\u2|X_Cont [0]),
	.datac(\u3|wData1_d1 [6]),
	.datad(\u3|rRed~15_combout ),
	.cin(gnd),
	.combout(\u3|rRed~16_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~16 .lut_mask = 16'hD9C8;
defparam \u3|rRed~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N24
cycloneii_lcell_comb \u3|rRed~17 (
// Equation(s):
// \u3|rRed~17_combout  = (\u3|rRed[2]~46_combout  & ((\u3|rRed~16_combout  & ((\u3|wData2_d1 [6]))) # (!\u3|rRed~16_combout  & (\u3|wData1_d2 [6])))) # (!\u3|rRed[2]~46_combout  & (((\u3|rRed~16_combout ))))

	.dataa(\u3|rRed[2]~46_combout ),
	.datab(\u3|wData1_d2 [6]),
	.datac(\u3|wData2_d1 [6]),
	.datad(\u3|rRed~16_combout ),
	.cin(gnd),
	.combout(\u3|rRed~17_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~17 .lut_mask = 16'hF588;
defparam \u3|rRed~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y9_N25
cycloneii_lcell_ff \u3|rRed[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rRed~17_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rRed [6]));

// Location: LCFF_X36_Y10_N5
cycloneii_lcell_ff \H0|addrHolding[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|rRed [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|addrHolding [2]));

// Location: LCFF_X35_Y10_N17
cycloneii_lcell_ff \H0|PixCount[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|PixCount[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|PixCount[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|PixCount [2]));

// Location: LCCOMB_X36_Y10_N4
cycloneii_lcell_comb \H0|SRAM_W_Addr_In[2]~2 (
// Equation(s):
// \H0|SRAM_W_Addr_In[2]~2_combout  = (\H0|state [0] & (\H0|state [1] & ((\H0|PixCount [2])))) # (!\H0|state [0] & (!\H0|state [1] & (\H0|addrHolding [2])))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\H0|addrHolding [2]),
	.datad(\H0|PixCount [2]),
	.cin(gnd),
	.combout(\H0|SRAM_W_Addr_In[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_W_Addr_In[2]~2 .lut_mask = 16'h9810;
defparam \H0|SRAM_W_Addr_In[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y9_N15
cycloneii_lcell_ff \u3|wData1_d1[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d1 [7]));

// Location: LCFF_X45_Y9_N13
cycloneii_lcell_ff \u3|wData1_d2[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData1_d1 [7]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d2 [7]));

// Location: LCFF_X45_Y9_N27
cycloneii_lcell_ff \u3|wData2_d1[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [7]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d1 [7]));

// Location: LCCOMB_X45_Y9_N26
cycloneii_lcell_comb \u3|rRed~18 (
// Equation(s):
// \u3|rRed~18_combout  = (\u3|rRed[2]~47_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19]) # ((\u3|rRed[2]~5_combout )))) # (!\u3|rRed[2]~47_combout  & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [7] & 
// !\u3|rRed[2]~5_combout ))))

	.dataa(\u3|rRed[2]~47_combout ),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19]),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [7]),
	.datad(\u3|rRed[2]~5_combout ),
	.cin(gnd),
	.combout(\u3|rRed~18_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~18 .lut_mask = 16'hAAD8;
defparam \u3|rRed~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N15
cycloneii_lcell_ff \u3|wData0_d1[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [31]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d1 [7]));

// Location: LCFF_X45_Y9_N21
cycloneii_lcell_ff \u3|wData0_d2[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData0_d1 [7]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d2 [7]));

// Location: LCFF_X45_Y9_N3
cycloneii_lcell_ff \u3|wData2_d2[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData2_d1 [7]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d2 [7]));

// Location: LCCOMB_X45_Y9_N20
cycloneii_lcell_comb \u3|rRed~19 (
// Equation(s):
// \u3|rRed~19_combout  = (\u3|rRed[2]~5_combout  & ((\u3|rRed~18_combout  & (\u3|wData0_d2 [7])) # (!\u3|rRed~18_combout  & ((\u3|wData2_d2 [7]))))) # (!\u3|rRed[2]~5_combout  & (\u3|rRed~18_combout ))

	.dataa(\u3|rRed[2]~5_combout ),
	.datab(\u3|rRed~18_combout ),
	.datac(\u3|wData0_d2 [7]),
	.datad(\u3|wData2_d2 [7]),
	.cin(gnd),
	.combout(\u3|rRed~19_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~19 .lut_mask = 16'hE6C4;
defparam \u3|rRed~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N6
cycloneii_lcell_comb \u3|rRed~20 (
// Equation(s):
// \u3|rRed~20_combout  = (\u3|rRed[2]~46_combout  & (\u2|X_Cont [0])) # (!\u3|rRed[2]~46_combout  & ((\u2|X_Cont [0] & ((\u3|wData1_d1 [7]))) # (!\u2|X_Cont [0] & (\u3|rRed~19_combout ))))

	.dataa(\u3|rRed[2]~46_combout ),
	.datab(\u2|X_Cont [0]),
	.datac(\u3|rRed~19_combout ),
	.datad(\u3|wData1_d1 [7]),
	.cin(gnd),
	.combout(\u3|rRed~20_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~20 .lut_mask = 16'hDC98;
defparam \u3|rRed~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N8
cycloneii_lcell_comb \u3|rRed~21 (
// Equation(s):
// \u3|rRed~21_combout  = (\u3|rRed[2]~46_combout  & ((\u3|rRed~20_combout  & ((\u3|wData2_d1 [7]))) # (!\u3|rRed~20_combout  & (\u3|wData1_d2 [7])))) # (!\u3|rRed[2]~46_combout  & (((\u3|rRed~20_combout ))))

	.dataa(\u3|rRed[2]~46_combout ),
	.datab(\u3|wData1_d2 [7]),
	.datac(\u3|wData2_d1 [7]),
	.datad(\u3|rRed~20_combout ),
	.cin(gnd),
	.combout(\u3|rRed~21_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~21 .lut_mask = 16'hF588;
defparam \u3|rRed~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y9_N9
cycloneii_lcell_ff \u3|rRed[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rRed~21_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rRed [7]));

// Location: LCFF_X38_Y10_N15
cycloneii_lcell_ff \H0|addrHolding[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|rRed [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|addrHolding [3]));

// Location: LCCOMB_X38_Y10_N14
cycloneii_lcell_comb \H0|SRAM_W_Addr_In[3]~3 (
// Equation(s):
// \H0|SRAM_W_Addr_In[3]~3_combout  = (\H0|state [0] & (\H0|state [1] & ((\H0|PixCount [3])))) # (!\H0|state [0] & (!\H0|state [1] & (\H0|addrHolding [3])))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\H0|addrHolding [3]),
	.datad(\H0|PixCount [3]),
	.cin(gnd),
	.combout(\H0|SRAM_W_Addr_In[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_W_Addr_In[3]~3 .lut_mask = 16'h9810;
defparam \H0|SRAM_W_Addr_In[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N30
cycloneii_lcell_comb \u3|wData1_d1[8]~feeder (
// Equation(s):
// \u3|wData1_d1[8]~feeder_combout  = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20]),
	.cin(gnd),
	.combout(\u3|wData1_d1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|wData1_d1[8]~feeder .lut_mask = 16'hFF00;
defparam \u3|wData1_d1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N31
cycloneii_lcell_ff \u3|wData1_d1[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|wData1_d1[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d1 [8]));

// Location: LCFF_X49_Y9_N29
cycloneii_lcell_ff \u3|wData1_d2[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData1_d1 [8]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d2 [8]));

// Location: LCFF_X49_Y9_N15
cycloneii_lcell_ff \u3|wData2_d1[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [8]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d1 [8]));

// Location: LCCOMB_X49_Y9_N12
cycloneii_lcell_comb \u3|rRed~24 (
// Equation(s):
// \u3|rRed~24_combout  = (\u2|X_Cont [0] & (((\u3|rRed[2]~46_combout ) # (\u3|wData1_d1 [8])))) # (!\u2|X_Cont [0] & (\u3|rRed~23_combout  & (!\u3|rRed[2]~46_combout )))

	.dataa(\u3|rRed~23_combout ),
	.datab(\u2|X_Cont [0]),
	.datac(\u3|rRed[2]~46_combout ),
	.datad(\u3|wData1_d1 [8]),
	.cin(gnd),
	.combout(\u3|rRed~24_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~24 .lut_mask = 16'hCEC2;
defparam \u3|rRed~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N6
cycloneii_lcell_comb \u3|rRed~25 (
// Equation(s):
// \u3|rRed~25_combout  = (\u3|rRed[2]~46_combout  & ((\u3|rRed~24_combout  & ((\u3|wData2_d1 [8]))) # (!\u3|rRed~24_combout  & (\u3|wData1_d2 [8])))) # (!\u3|rRed[2]~46_combout  & (((\u3|rRed~24_combout ))))

	.dataa(\u3|rRed[2]~46_combout ),
	.datab(\u3|wData1_d2 [8]),
	.datac(\u3|wData2_d1 [8]),
	.datad(\u3|rRed~24_combout ),
	.cin(gnd),
	.combout(\u3|rRed~25_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~25 .lut_mask = 16'hF588;
defparam \u3|rRed~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N7
cycloneii_lcell_ff \u3|rRed[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rRed~25_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rRed [8]));

// Location: LCFF_X38_Y7_N17
cycloneii_lcell_ff \H0|addrHolding[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|rRed [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|addrHolding [4]));

// Location: LCCOMB_X38_Y7_N16
cycloneii_lcell_comb \H0|SRAM_W_Addr_In[4]~4 (
// Equation(s):
// \H0|SRAM_W_Addr_In[4]~4_combout  = (\H0|state [1] & (\H0|state [0] & ((\H0|PixCount [4])))) # (!\H0|state [1] & (!\H0|state [0] & (\H0|addrHolding [4])))

	.dataa(\H0|state [1]),
	.datab(\H0|state [0]),
	.datac(\H0|addrHolding [4]),
	.datad(\H0|PixCount [4]),
	.cin(gnd),
	.combout(\H0|SRAM_W_Addr_In[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_W_Addr_In[4]~4 .lut_mask = 16'h9810;
defparam \H0|SRAM_W_Addr_In[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y9_N3
cycloneii_lcell_ff \u3|wData2_d1[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [9]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d1 [9]));

// Location: LCFF_X49_Y9_N9
cycloneii_lcell_ff \u3|wData2_d2[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData2_d1 [9]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d2 [9]));

// Location: LCFF_X49_Y9_N21
cycloneii_lcell_ff \u3|wData0_d1[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [33]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d1 [9]));

// Location: LCFF_X49_Y9_N27
cycloneii_lcell_ff \u3|wData0_d2[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData0_d1 [9]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d2 [9]));

// Location: LCCOMB_X49_Y9_N26
cycloneii_lcell_comb \u3|rRed~27 (
// Equation(s):
// \u3|rRed~27_combout  = (\u3|rRed~26_combout  & (((\u3|wData0_d2 [9]) # (!\u3|rRed[2]~5_combout )))) # (!\u3|rRed~26_combout  & (\u3|wData2_d2 [9] & ((\u3|rRed[2]~5_combout ))))

	.dataa(\u3|rRed~26_combout ),
	.datab(\u3|wData2_d2 [9]),
	.datac(\u3|wData0_d2 [9]),
	.datad(\u3|rRed[2]~5_combout ),
	.cin(gnd),
	.combout(\u3|rRed~27_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~27 .lut_mask = 16'hE4AA;
defparam \u3|rRed~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N4
cycloneii_lcell_comb \u3|rRed~28 (
// Equation(s):
// \u3|rRed~28_combout  = (\u2|X_Cont [0] & ((\u3|wData1_d1 [9]) # ((\u3|rRed[2]~46_combout )))) # (!\u2|X_Cont [0] & (((!\u3|rRed[2]~46_combout  & \u3|rRed~27_combout ))))

	.dataa(\u3|wData1_d1 [9]),
	.datab(\u2|X_Cont [0]),
	.datac(\u3|rRed[2]~46_combout ),
	.datad(\u3|rRed~27_combout ),
	.cin(gnd),
	.combout(\u3|rRed~28_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~28 .lut_mask = 16'hCBC8;
defparam \u3|rRed~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N9
cycloneii_lcell_ff \u3|wData1_d1[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d1 [9]));

// Location: LCFF_X49_Y9_N23
cycloneii_lcell_ff \u3|wData1_d2[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData1_d1 [9]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d2 [9]));

// Location: LCCOMB_X49_Y9_N0
cycloneii_lcell_comb \u3|rRed~29 (
// Equation(s):
// \u3|rRed~29_combout  = (\u3|rRed[2]~46_combout  & ((\u3|rRed~28_combout  & (\u3|wData2_d1 [9])) # (!\u3|rRed~28_combout  & ((\u3|wData1_d2 [9]))))) # (!\u3|rRed[2]~46_combout  & (\u3|rRed~28_combout ))

	.dataa(\u3|rRed[2]~46_combout ),
	.datab(\u3|rRed~28_combout ),
	.datac(\u3|wData2_d1 [9]),
	.datad(\u3|wData1_d2 [9]),
	.cin(gnd),
	.combout(\u3|rRed~29_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~29 .lut_mask = 16'hE6C4;
defparam \u3|rRed~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N1
cycloneii_lcell_ff \u3|rRed[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rRed~29_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rRed [9]));

// Location: LCFF_X38_Y10_N17
cycloneii_lcell_ff \H0|addrHolding[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|rRed [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|addrHolding [5]));

// Location: LCCOMB_X38_Y10_N16
cycloneii_lcell_comb \H0|SRAM_W_Addr_In[5]~5 (
// Equation(s):
// \H0|SRAM_W_Addr_In[5]~5_combout  = (\H0|state [0] & (\H0|state [1] & ((\H0|PixCount [5])))) # (!\H0|state [0] & (!\H0|state [1] & (\H0|addrHolding [5])))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\H0|addrHolding [5]),
	.datad(\H0|PixCount [5]),
	.cin(gnd),
	.combout(\H0|SRAM_W_Addr_In[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_W_Addr_In[5]~5 .lut_mask = 16'h9810;
defparam \H0|SRAM_W_Addr_In[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y15_N30
cycloneii_lcell_comb \u2|mCCD_DATA~6 (
// Equation(s):
// \u2|mCCD_DATA~6_combout  = (rCCD_LVAL & rCCD_DATA[10])

	.dataa(vcc),
	.datab(rCCD_LVAL),
	.datac(rCCD_DATA[10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|mCCD_DATA~6_combout ),
	.cout());
// synopsys translate_off
defparam \u2|mCCD_DATA~6 .lut_mask = 16'hC0C0;
defparam \u2|mCCD_DATA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y15_N31
cycloneii_lcell_ff \u2|mCCD_DATA[10] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|mCCD_DATA~6_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|mCCD_DATA [10]));

// Location: LCCOMB_X91_Y15_N16
cycloneii_lcell_comb \u2|mCCD_DATA~7 (
// Equation(s):
// \u2|mCCD_DATA~7_combout  = (rCCD_LVAL & rCCD_DATA[11])

	.dataa(vcc),
	.datab(rCCD_LVAL),
	.datac(vcc),
	.datad(rCCD_DATA[11]),
	.cin(gnd),
	.combout(\u2|mCCD_DATA~7_combout ),
	.cout());
// synopsys translate_off
defparam \u2|mCCD_DATA~7 .lut_mask = 16'hCC00;
defparam \u2|mCCD_DATA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y15_N17
cycloneii_lcell_ff \u2|mCCD_DATA[11] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|mCCD_DATA~7_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|mCCD_DATA [11]));

// Location: M4K_X64_Y10
cycloneii_ram_block \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u2|oDVAL~combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [11],\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [10],\u2|mCCD_DATA [11],\u2|mCCD_DATA [10]}),
	.portaaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .logical_ram_name = "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .mixed_port_feed_through_mode = "old";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .operation_mode = "dual_port";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_a_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_a_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_a_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_a_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_a_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_a_data_out_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_a_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_a_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_a_first_bit_number = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_a_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_a_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_a_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_a_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_b_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_b_address_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_b_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_b_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_b_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_b_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_b_data_out_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_b_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_b_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_b_first_bit_number = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_b_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_b_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_b_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_b_read_enable_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .port_b_read_enable_write_enable_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .ram_block_type = "M4K";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a10 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X51_Y10_N3
cycloneii_lcell_ff \u3|wData2_d1[10] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [10]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d1 [10]));

// Location: LCFF_X51_Y10_N23
cycloneii_lcell_ff \u3|wData2_d2[10] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData2_d1 [10]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d2 [10]));

// Location: LCCOMB_X91_Y15_N8
cycloneii_lcell_comb \u2|mCCD_DATA~11 (
// Equation(s):
// \u2|mCCD_DATA~11_combout  = (rCCD_DATA[0] & rCCD_LVAL)

	.dataa(vcc),
	.datab(vcc),
	.datac(rCCD_DATA[0]),
	.datad(rCCD_LVAL),
	.cin(gnd),
	.combout(\u2|mCCD_DATA~11_combout ),
	.cout());
// synopsys translate_off
defparam \u2|mCCD_DATA~11 .lut_mask = 16'hF000;
defparam \u2|mCCD_DATA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y15_N9
cycloneii_lcell_ff \u2|mCCD_DATA[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|mCCD_DATA~11_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|mCCD_DATA [0]));

// Location: LCCOMB_X91_Y15_N10
cycloneii_lcell_comb \u2|mCCD_DATA~10 (
// Equation(s):
// \u2|mCCD_DATA~10_combout  = (rCCD_LVAL & rCCD_DATA[1])

	.dataa(vcc),
	.datab(rCCD_LVAL),
	.datac(vcc),
	.datad(rCCD_DATA[1]),
	.cin(gnd),
	.combout(\u2|mCCD_DATA~10_combout ),
	.cout());
// synopsys translate_off
defparam \u2|mCCD_DATA~10 .lut_mask = 16'hCC00;
defparam \u2|mCCD_DATA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y15_N11
cycloneii_lcell_ff \u2|mCCD_DATA[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|mCCD_DATA~10_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|mCCD_DATA [1]));

// Location: M4K_X55_Y10
cycloneii_ram_block \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u2|oDVAL~combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23],\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [22],\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [1],\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [0]}),
	.portaaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .logical_ram_name = "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .mixed_port_feed_through_mode = "old";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .operation_mode = "dual_port";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_a_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_a_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_a_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_a_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_a_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_a_data_out_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_a_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_a_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_a_first_bit_number = 12;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_a_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_a_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_a_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_a_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_b_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_b_address_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_b_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_b_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_b_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_b_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_b_data_out_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_b_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_b_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_b_first_bit_number = 12;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_b_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_b_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_b_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_b_read_enable_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .port_b_read_enable_write_enable_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .ram_block_type = "M4K";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y11
cycloneii_ram_block \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u2|oDVAL~combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [13],\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [12],\u2|mCCD_DATA [1],\u2|mCCD_DATA [0]}),
	.portaaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [9],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [8],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [7],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [6],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [5],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [4],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [3],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [2],
\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [1],\u3|L1|altshift_taps_component|auto_generated|cntr1|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ALTSYNCRAM";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 10;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_in_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 4;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 1023;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 798;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 36;
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M4K";
defparam \u3|L1|altshift_taps_component|auto_generated|altsyncram2|ram_block3a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X51_Y10_N17
cycloneii_lcell_ff \u3|wData0_d1[10] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [34]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d1 [10]));

// Location: LCFF_X51_Y10_N21
cycloneii_lcell_ff \u3|wData0_d2[10] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData0_d1 [10]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d2 [10]));

// Location: LCCOMB_X51_Y10_N20
cycloneii_lcell_comb \u3|rRed~30 (
// Equation(s):
// \u3|rRed~30_combout  = (\u3|rRed[2]~47_combout  & (((\u3|wData0_d2 [10]) # (!\u3|rRed[2]~5_combout )))) # (!\u3|rRed[2]~47_combout  & (\u3|wData2_d2 [10] & ((\u3|rRed[2]~5_combout ))))

	.dataa(\u3|rRed[2]~47_combout ),
	.datab(\u3|wData2_d2 [10]),
	.datac(\u3|wData0_d2 [10]),
	.datad(\u3|rRed[2]~5_combout ),
	.cin(gnd),
	.combout(\u3|rRed~30_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~30 .lut_mask = 16'hE4AA;
defparam \u3|rRed~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N2
cycloneii_lcell_comb \u3|rRed~31 (
// Equation(s):
// \u3|rRed~31_combout  = (\u3|rRed~30_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [22]) # ((\u3|rRed[2]~5_combout )))) # (!\u3|rRed~30_combout  & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [10] & 
// !\u3|rRed[2]~5_combout ))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [22]),
	.datab(\u3|rRed~30_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [10]),
	.datad(\u3|rRed[2]~5_combout ),
	.cin(gnd),
	.combout(\u3|rRed~31_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~31 .lut_mask = 16'hCCB8;
defparam \u3|rRed~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N14
cycloneii_lcell_comb \u3|rRed~32 (
// Equation(s):
// \u3|rRed~32_combout  = (\u2|X_Cont [0] & ((\u3|wData1_d1 [10]) # ((\u3|rRed[2]~46_combout )))) # (!\u2|X_Cont [0] & (((\u3|rRed~31_combout  & !\u3|rRed[2]~46_combout ))))

	.dataa(\u3|wData1_d1 [10]),
	.datab(\u3|rRed~31_combout ),
	.datac(\u2|X_Cont [0]),
	.datad(\u3|rRed[2]~46_combout ),
	.cin(gnd),
	.combout(\u3|rRed~32_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~32 .lut_mask = 16'hF0AC;
defparam \u3|rRed~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y9_N21
cycloneii_lcell_ff \u3|wData1_d1[10] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [22]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d1 [10]));

// Location: LCFF_X51_Y10_N31
cycloneii_lcell_ff \u3|wData1_d2[10] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData1_d1 [10]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d2 [10]));

// Location: LCCOMB_X51_Y10_N28
cycloneii_lcell_comb \u3|rRed~33 (
// Equation(s):
// \u3|rRed~33_combout  = (\u3|rRed[2]~46_combout  & ((\u3|rRed~32_combout  & (\u3|wData2_d1 [10])) # (!\u3|rRed~32_combout  & ((\u3|wData1_d2 [10]))))) # (!\u3|rRed[2]~46_combout  & (\u3|rRed~32_combout ))

	.dataa(\u3|rRed[2]~46_combout ),
	.datab(\u3|rRed~32_combout ),
	.datac(\u3|wData2_d1 [10]),
	.datad(\u3|wData1_d2 [10]),
	.cin(gnd),
	.combout(\u3|rRed~33_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~33 .lut_mask = 16'hE6C4;
defparam \u3|rRed~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y10_N29
cycloneii_lcell_ff \u3|rRed[10] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rRed~33_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rRed [10]));

// Location: LCFF_X36_Y10_N3
cycloneii_lcell_ff \H0|addrHolding[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|rRed [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|addrHolding [6]));

// Location: LCFF_X35_Y10_N25
cycloneii_lcell_ff \H0|PixCount[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|PixCount[6]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|PixCount[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|PixCount [6]));

// Location: LCCOMB_X36_Y10_N2
cycloneii_lcell_comb \H0|SRAM_W_Addr_In[6]~6 (
// Equation(s):
// \H0|SRAM_W_Addr_In[6]~6_combout  = (\H0|state [0] & (\H0|state [1] & ((\H0|PixCount [6])))) # (!\H0|state [0] & (!\H0|state [1] & (\H0|addrHolding [6])))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\H0|addrHolding [6]),
	.datad(\H0|PixCount [6]),
	.cin(gnd),
	.combout(\H0|SRAM_W_Addr_In[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_W_Addr_In[6]~6 .lut_mask = 16'h9810;
defparam \H0|SRAM_W_Addr_In[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N23
cycloneii_lcell_ff \u3|wData0_d1[11] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [35]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d1 [11]));

// Location: LCFF_X51_Y10_N5
cycloneii_lcell_ff \u3|wData0_d2[11] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData0_d1 [11]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d2 [11]));

// Location: LCCOMB_X51_Y10_N12
cycloneii_lcell_comb \u3|rRed~34 (
// Equation(s):
// \u3|rRed~34_combout  = (\u3|rRed[2]~47_combout  & ((\u3|rRed[2]~5_combout ) # ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23])))) # (!\u3|rRed[2]~47_combout  & (!\u3|rRed[2]~5_combout  & 
// (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [11])))

	.dataa(\u3|rRed[2]~47_combout ),
	.datab(\u3|rRed[2]~5_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [11]),
	.datad(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23]),
	.cin(gnd),
	.combout(\u3|rRed~34_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~34 .lut_mask = 16'hBA98;
defparam \u3|rRed~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N4
cycloneii_lcell_comb \u3|rRed~35 (
// Equation(s):
// \u3|rRed~35_combout  = (\u3|rRed[2]~5_combout  & ((\u3|rRed~34_combout  & ((\u3|wData0_d2 [11]))) # (!\u3|rRed~34_combout  & (\u3|wData2_d2 [11])))) # (!\u3|rRed[2]~5_combout  & (((\u3|rRed~34_combout ))))

	.dataa(\u3|wData2_d2 [11]),
	.datab(\u3|rRed[2]~5_combout ),
	.datac(\u3|wData0_d2 [11]),
	.datad(\u3|rRed~34_combout ),
	.cin(gnd),
	.combout(\u3|rRed~35_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~35 .lut_mask = 16'hF388;
defparam \u3|rRed~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N25
cycloneii_lcell_ff \u3|wData1_d1[11] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d1 [11]));

// Location: LCCOMB_X51_Y10_N8
cycloneii_lcell_comb \u3|rRed~36 (
// Equation(s):
// \u3|rRed~36_combout  = (\u3|rRed[2]~46_combout  & (((\u2|X_Cont [0])))) # (!\u3|rRed[2]~46_combout  & ((\u2|X_Cont [0] & ((\u3|wData1_d1 [11]))) # (!\u2|X_Cont [0] & (\u3|rRed~35_combout ))))

	.dataa(\u3|rRed[2]~46_combout ),
	.datab(\u3|rRed~35_combout ),
	.datac(\u2|X_Cont [0]),
	.datad(\u3|wData1_d1 [11]),
	.cin(gnd),
	.combout(\u3|rRed~36_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~36 .lut_mask = 16'hF4A4;
defparam \u3|rRed~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y9_N13
cycloneii_lcell_ff \u3|wData2_d1[11] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [11]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d1 [11]));

// Location: LCCOMB_X52_Y10_N28
cycloneii_lcell_comb \u3|wData1_d2[11]~feeder (
// Equation(s):
// \u3|wData1_d2[11]~feeder_combout  = \u3|wData1_d1 [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u3|wData1_d1 [11]),
	.cin(gnd),
	.combout(\u3|wData1_d2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|wData1_d2[11]~feeder .lut_mask = 16'hFF00;
defparam \u3|wData1_d2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y10_N29
cycloneii_lcell_ff \u3|wData1_d2[11] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|wData1_d2[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d2 [11]));

// Location: LCCOMB_X51_Y10_N6
cycloneii_lcell_comb \u3|rRed~37 (
// Equation(s):
// \u3|rRed~37_combout  = (\u3|rRed[2]~46_combout  & ((\u3|rRed~36_combout  & (\u3|wData2_d1 [11])) # (!\u3|rRed~36_combout  & ((\u3|wData1_d2 [11]))))) # (!\u3|rRed[2]~46_combout  & (\u3|rRed~36_combout ))

	.dataa(\u3|rRed[2]~46_combout ),
	.datab(\u3|rRed~36_combout ),
	.datac(\u3|wData2_d1 [11]),
	.datad(\u3|wData1_d2 [11]),
	.cin(gnd),
	.combout(\u3|rRed~37_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~37 .lut_mask = 16'hE6C4;
defparam \u3|rRed~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y10_N7
cycloneii_lcell_ff \u3|rRed[11] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rRed~37_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rRed [11]));

// Location: LCFF_X38_Y10_N31
cycloneii_lcell_ff \H0|addrHolding[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|rRed [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|addrHolding [7]));

// Location: LCCOMB_X38_Y10_N30
cycloneii_lcell_comb \H0|SRAM_W_Addr_In[7]~7 (
// Equation(s):
// \H0|SRAM_W_Addr_In[7]~7_combout  = (\H0|state [0] & (\H0|state [1] & ((\H0|PixCount [7])))) # (!\H0|state [0] & (!\H0|state [1] & (\H0|addrHolding [7])))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\H0|addrHolding [7]),
	.datad(\H0|PixCount [7]),
	.cin(gnd),
	.combout(\H0|SRAM_W_Addr_In[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_W_Addr_In[7]~7 .lut_mask = 16'h9810;
defparam \H0|SRAM_W_Addr_In[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N8
cycloneii_lcell_comb \H0|SRAM_R_Addr_In[0]~0 (
// Equation(s):
// \H0|SRAM_R_Addr_In[0]~0_combout  = (!\H0|state [0] & ((\H0|state [1] & (\H0|PixCount [0])) # (!\H0|state [1] & ((\u3|rRed [4])))))

	.dataa(\H0|state [0]),
	.datab(\H0|PixCount [0]),
	.datac(\u3|rRed [4]),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|SRAM_R_Addr_In[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_R_Addr_In[0]~0 .lut_mask = 16'h4450;
defparam \H0|SRAM_R_Addr_In[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N6
cycloneii_lcell_comb \H0|SRAM_R_Addr_In[1]~1 (
// Equation(s):
// \H0|SRAM_R_Addr_In[1]~1_combout  = (!\H0|state [0] & ((\H0|state [1] & (\H0|PixCount [1])) # (!\H0|state [1] & ((\u3|rRed [5])))))

	.dataa(\H0|PixCount [1]),
	.datab(\H0|state [1]),
	.datac(\H0|state [0]),
	.datad(\u3|rRed [5]),
	.cin(gnd),
	.combout(\H0|SRAM_R_Addr_In[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_R_Addr_In[1]~1 .lut_mask = 16'h0B08;
defparam \H0|SRAM_R_Addr_In[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N12
cycloneii_lcell_comb \H0|SRAM_R_Addr_In[2]~2 (
// Equation(s):
// \H0|SRAM_R_Addr_In[2]~2_combout  = (!\H0|state [0] & ((\H0|state [1] & ((\H0|PixCount [2]))) # (!\H0|state [1] & (\u3|rRed [6]))))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\u3|rRed [6]),
	.datad(\H0|PixCount [2]),
	.cin(gnd),
	.combout(\H0|SRAM_R_Addr_In[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_R_Addr_In[2]~2 .lut_mask = 16'h5410;
defparam \H0|SRAM_R_Addr_In[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N8
cycloneii_lcell_comb \H0|SRAM_R_Addr_In[3]~3 (
// Equation(s):
// \H0|SRAM_R_Addr_In[3]~3_combout  = (!\H0|state [0] & ((\H0|state [1] & ((\H0|PixCount [3]))) # (!\H0|state [1] & (\u3|rRed [7]))))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\u3|rRed [7]),
	.datad(\H0|PixCount [3]),
	.cin(gnd),
	.combout(\H0|SRAM_R_Addr_In[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_R_Addr_In[3]~3 .lut_mask = 16'h5410;
defparam \H0|SRAM_R_Addr_In[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N22
cycloneii_lcell_comb \H0|SRAM_R_Addr_In[4]~4 (
// Equation(s):
// \H0|SRAM_R_Addr_In[4]~4_combout  = (!\H0|state [0] & ((\H0|state [1] & ((\H0|PixCount [4]))) # (!\H0|state [1] & (\u3|rRed [8]))))

	.dataa(\H0|state [1]),
	.datab(\u3|rRed [8]),
	.datac(\H0|state [0]),
	.datad(\H0|PixCount [4]),
	.cin(gnd),
	.combout(\H0|SRAM_R_Addr_In[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_R_Addr_In[4]~4 .lut_mask = 16'h0E04;
defparam \H0|SRAM_R_Addr_In[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N26
cycloneii_lcell_comb \H0|SRAM_R_Addr_In[5]~5 (
// Equation(s):
// \H0|SRAM_R_Addr_In[5]~5_combout  = (!\H0|state [0] & ((\H0|state [1] & ((\H0|PixCount [5]))) # (!\H0|state [1] & (\u3|rRed [9]))))

	.dataa(\u3|rRed [9]),
	.datab(\H0|state [0]),
	.datac(\H0|state [1]),
	.datad(\H0|PixCount [5]),
	.cin(gnd),
	.combout(\H0|SRAM_R_Addr_In[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_R_Addr_In[5]~5 .lut_mask = 16'h3202;
defparam \H0|SRAM_R_Addr_In[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N18
cycloneii_lcell_comb \H0|SRAM_R_Addr_In[6]~6 (
// Equation(s):
// \H0|SRAM_R_Addr_In[6]~6_combout  = (!\H0|state [0] & ((\H0|state [1] & ((\H0|PixCount [6]))) # (!\H0|state [1] & (\u3|rRed [10]))))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\u3|rRed [10]),
	.datad(\H0|PixCount [6]),
	.cin(gnd),
	.combout(\H0|SRAM_R_Addr_In[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_R_Addr_In[6]~6 .lut_mask = 16'h5410;
defparam \H0|SRAM_R_Addr_In[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N4
cycloneii_lcell_comb \H0|SRAM_R_Addr_In[7]~7 (
// Equation(s):
// \H0|SRAM_R_Addr_In[7]~7_combout  = (!\H0|state [0] & ((\H0|state [1] & ((\H0|PixCount [7]))) # (!\H0|state [1] & (\u3|rRed [11]))))

	.dataa(\u3|rRed [11]),
	.datab(\H0|state [0]),
	.datac(\H0|state [1]),
	.datad(\H0|PixCount [7]),
	.cin(gnd),
	.combout(\H0|SRAM_R_Addr_In[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_R_Addr_In[7]~7 .lut_mask = 16'h3202;
defparam \H0|SRAM_R_Addr_In[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N26
cycloneii_lcell_comb \H0|SRAM_D_In[2]~13 (
// Equation(s):
// \H0|SRAM_D_In[2]~13_combout  = (\H0|holding [2] & (!\H0|state [0] & !\H0|state [1]))

	.dataa(\H0|holding [2]),
	.datab(\H0|state [0]),
	.datac(vcc),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[2]~13 .lut_mask = 16'h0022;
defparam \H0|SRAM_D_In[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N14
cycloneii_lcell_comb \H0|holding[1]~19 (
// Equation(s):
// \H0|holding[1]~19_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [0] & (\H0|HisRam|altsyncram_component|auto_generated|q_b [1] $ (VCC))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [0] & 
// (\H0|HisRam|altsyncram_component|auto_generated|q_b [1] & VCC))
// \H0|holding[1]~20  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [0] & \H0|HisRam|altsyncram_component|auto_generated|q_b [1]))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [0]),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|holding[1]~19_combout ),
	.cout(\H0|holding[1]~20 ));
// synopsys translate_off
defparam \H0|holding[1]~19 .lut_mask = 16'h6688;
defparam \H0|holding[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N18
cycloneii_lcell_comb \H0|holding[3]~23 (
// Equation(s):
// \H0|holding[3]~23_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [3] & (\H0|holding[2]~22  $ (GND))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [3] & (!\H0|holding[2]~22  & VCC))
// \H0|holding[3]~24  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [3] & !\H0|holding[2]~22 ))

	.dataa(vcc),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[2]~22 ),
	.combout(\H0|holding[3]~23_combout ),
	.cout(\H0|holding[3]~24 ));
// synopsys translate_off
defparam \H0|holding[3]~23 .lut_mask = 16'hC30C;
defparam \H0|holding[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N20
cycloneii_lcell_comb \H0|holding[4]~25 (
// Equation(s):
// \H0|holding[4]~25_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [4] & (!\H0|holding[3]~24 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [4] & ((\H0|holding[3]~24 ) # (GND)))
// \H0|holding[4]~26  = CARRY((!\H0|holding[3]~24 ) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [4]))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[3]~24 ),
	.combout(\H0|holding[4]~25_combout ),
	.cout(\H0|holding[4]~26 ));
// synopsys translate_off
defparam \H0|holding[4]~25 .lut_mask = 16'h5A5F;
defparam \H0|holding[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y8_N21
cycloneii_lcell_ff \H0|holding[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[4]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [4]));

// Location: LCCOMB_X38_Y7_N14
cycloneii_lcell_comb \H0|SRAM_D_In[4]~11 (
// Equation(s):
// \H0|SRAM_D_In[4]~11_combout  = (!\H0|state [1] & (!\H0|state [0] & \H0|holding [4]))

	.dataa(\H0|state [1]),
	.datab(vcc),
	.datac(\H0|state [0]),
	.datad(\H0|holding [4]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[4]~11 .lut_mask = 16'h0500;
defparam \H0|SRAM_D_In[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N22
cycloneii_lcell_comb \H0|holding[5]~27 (
// Equation(s):
// \H0|holding[5]~27_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [5] & (\H0|holding[4]~26  $ (GND))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [5] & (!\H0|holding[4]~26  & VCC))
// \H0|holding[5]~28  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [5] & !\H0|holding[4]~26 ))

	.dataa(vcc),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[4]~26 ),
	.combout(\H0|holding[5]~27_combout ),
	.cout(\H0|holding[5]~28 ));
// synopsys translate_off
defparam \H0|holding[5]~27 .lut_mask = 16'hC30C;
defparam \H0|holding[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N24
cycloneii_lcell_comb \H0|holding[6]~29 (
// Equation(s):
// \H0|holding[6]~29_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [6] & (!\H0|holding[5]~28 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [6] & ((\H0|holding[5]~28 ) # (GND)))
// \H0|holding[6]~30  = CARRY((!\H0|holding[5]~28 ) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [6]))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[5]~28 ),
	.combout(\H0|holding[6]~29_combout ),
	.cout(\H0|holding[6]~30 ));
// synopsys translate_off
defparam \H0|holding[6]~29 .lut_mask = 16'h5A5F;
defparam \H0|holding[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y8_N25
cycloneii_lcell_ff \H0|holding[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[6]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [6]));

// Location: LCCOMB_X36_Y8_N6
cycloneii_lcell_comb \H0|SRAM_D_In[6]~9 (
// Equation(s):
// \H0|SRAM_D_In[6]~9_combout  = (!\H0|state [1] & (\H0|holding [6] & !\H0|state [0]))

	.dataa(vcc),
	.datab(\H0|state [1]),
	.datac(\H0|holding [6]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[6]~9 .lut_mask = 16'h0030;
defparam \H0|SRAM_D_In[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N26
cycloneii_lcell_comb \H0|holding[7]~31 (
// Equation(s):
// \H0|holding[7]~31_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [7] & (\H0|holding[6]~30  $ (GND))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [7] & (!\H0|holding[6]~30  & VCC))
// \H0|holding[7]~32  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [7] & !\H0|holding[6]~30 ))

	.dataa(vcc),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[6]~30 ),
	.combout(\H0|holding[7]~31_combout ),
	.cout(\H0|holding[7]~32 ));
// synopsys translate_off
defparam \H0|holding[7]~31 .lut_mask = 16'hC30C;
defparam \H0|holding[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N28
cycloneii_lcell_comb \H0|holding[8]~33 (
// Equation(s):
// \H0|holding[8]~33_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [8] & (!\H0|holding[7]~32 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [8] & ((\H0|holding[7]~32 ) # (GND)))
// \H0|holding[8]~34  = CARRY((!\H0|holding[7]~32 ) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [8]))

	.dataa(vcc),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[7]~32 ),
	.combout(\H0|holding[8]~33_combout ),
	.cout(\H0|holding[8]~34 ));
// synopsys translate_off
defparam \H0|holding[8]~33 .lut_mask = 16'h3C3F;
defparam \H0|holding[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N30
cycloneii_lcell_comb \H0|holding[9]~35 (
// Equation(s):
// \H0|holding[9]~35_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [9] & (\H0|holding[8]~34  $ (GND))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [9] & (!\H0|holding[8]~34  & VCC))
// \H0|holding[9]~36  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [9] & !\H0|holding[8]~34 ))

	.dataa(vcc),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[8]~34 ),
	.combout(\H0|holding[9]~35_combout ),
	.cout(\H0|holding[9]~36 ));
// synopsys translate_off
defparam \H0|holding[9]~35 .lut_mask = 16'hC30C;
defparam \H0|holding[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N0
cycloneii_lcell_comb \H0|holding[10]~37 (
// Equation(s):
// \H0|holding[10]~37_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [10] & (!\H0|holding[9]~36 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [10] & ((\H0|holding[9]~36 ) # (GND)))
// \H0|holding[10]~38  = CARRY((!\H0|holding[9]~36 ) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [10]))

	.dataa(vcc),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[9]~36 ),
	.combout(\H0|holding[10]~37_combout ),
	.cout(\H0|holding[10]~38 ));
// synopsys translate_off
defparam \H0|holding[10]~37 .lut_mask = 16'h3C3F;
defparam \H0|holding[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N2
cycloneii_lcell_comb \H0|holding[11]~39 (
// Equation(s):
// \H0|holding[11]~39_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [11] & (\H0|holding[10]~38  $ (GND))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [11] & (!\H0|holding[10]~38  & VCC))
// \H0|holding[11]~40  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [11] & !\H0|holding[10]~38 ))

	.dataa(vcc),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[10]~38 ),
	.combout(\H0|holding[11]~39_combout ),
	.cout(\H0|holding[11]~40 ));
// synopsys translate_off
defparam \H0|holding[11]~39 .lut_mask = 16'hC30C;
defparam \H0|holding[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N4
cycloneii_lcell_comb \H0|holding[12]~41 (
// Equation(s):
// \H0|holding[12]~41_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [12] & (!\H0|holding[11]~40 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [12] & ((\H0|holding[11]~40 ) # (GND)))
// \H0|holding[12]~42  = CARRY((!\H0|holding[11]~40 ) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [12]))

	.dataa(vcc),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[11]~40 ),
	.combout(\H0|holding[12]~41_combout ),
	.cout(\H0|holding[12]~42 ));
// synopsys translate_off
defparam \H0|holding[12]~41 .lut_mask = 16'h3C3F;
defparam \H0|holding[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N6
cycloneii_lcell_comb \H0|holding[13]~43 (
// Equation(s):
// \H0|holding[13]~43_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [13] & (\H0|holding[12]~42  $ (GND))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [13] & (!\H0|holding[12]~42  & VCC))
// \H0|holding[13]~44  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [13] & !\H0|holding[12]~42 ))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[12]~42 ),
	.combout(\H0|holding[13]~43_combout ),
	.cout(\H0|holding[13]~44 ));
// synopsys translate_off
defparam \H0|holding[13]~43 .lut_mask = 16'hA50A;
defparam \H0|holding[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y7_N7
cycloneii_lcell_ff \H0|holding[13] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[13]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [13]));

// Location: LCCOMB_X36_Y7_N24
cycloneii_lcell_comb \H0|SRAM_D_In[13]~2 (
// Equation(s):
// \H0|SRAM_D_In[13]~2_combout  = (!\H0|state [0] & (\H0|holding [13] & !\H0|state [1]))

	.dataa(\H0|state [0]),
	.datab(vcc),
	.datac(\H0|holding [13]),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[13]~2 .lut_mask = 16'h0050;
defparam \H0|SRAM_D_In[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N8
cycloneii_lcell_comb \H0|holding[14]~45 (
// Equation(s):
// \H0|holding[14]~45_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [14] & (!\H0|holding[13]~44 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [14] & ((\H0|holding[13]~44 ) # (GND)))
// \H0|holding[14]~46  = CARRY((!\H0|holding[13]~44 ) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [14]))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[13]~44 ),
	.combout(\H0|holding[14]~45_combout ),
	.cout(\H0|holding[14]~46 ));
// synopsys translate_off
defparam \H0|holding[14]~45 .lut_mask = 16'h5A5F;
defparam \H0|holding[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y7_N9
cycloneii_lcell_ff \H0|holding[14] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[14]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [14]));

// Location: LCCOMB_X36_Y7_N30
cycloneii_lcell_comb \H0|SRAM_D_In[14]~1 (
// Equation(s):
// \H0|SRAM_D_In[14]~1_combout  = (!\H0|state [1] & (\H0|holding [14] & !\H0|state [0]))

	.dataa(\H0|state [1]),
	.datab(vcc),
	.datac(\H0|holding [14]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[14]~1 .lut_mask = 16'h0050;
defparam \H0|SRAM_D_In[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N10
cycloneii_lcell_comb \H0|holding[15]~47 (
// Equation(s):
// \H0|holding[15]~47_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [15] & (\H0|holding[14]~46  $ (GND))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [15] & (!\H0|holding[14]~46  & VCC))
// \H0|holding[15]~48  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [15] & !\H0|holding[14]~46 ))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[14]~46 ),
	.combout(\H0|holding[15]~47_combout ),
	.cout(\H0|holding[15]~48 ));
// synopsys translate_off
defparam \H0|holding[15]~47 .lut_mask = 16'hA50A;
defparam \H0|holding[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y7_N11
cycloneii_lcell_ff \H0|holding[15] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[15]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [15]));

// Location: LCCOMB_X36_Y7_N20
cycloneii_lcell_comb \H0|SRAM_D_In[15]~0 (
// Equation(s):
// \H0|SRAM_D_In[15]~0_combout  = (!\H0|state [0] & (\H0|holding [15] & !\H0|state [1]))

	.dataa(\H0|state [0]),
	.datab(vcc),
	.datac(\H0|holding [15]),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[15]~0 .lut_mask = 16'h0050;
defparam \H0|SRAM_D_In[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N12
cycloneii_lcell_comb \H0|holding[16]~49 (
// Equation(s):
// \H0|holding[16]~49_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [16] & (!\H0|holding[15]~48 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [16] & ((\H0|holding[15]~48 ) # (GND)))
// \H0|holding[16]~50  = CARRY((!\H0|holding[15]~48 ) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [16]))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[15]~48 ),
	.combout(\H0|holding[16]~49_combout ),
	.cout(\H0|holding[16]~50 ));
// synopsys translate_off
defparam \H0|holding[16]~49 .lut_mask = 16'h5A5F;
defparam \H0|holding[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y7_N13
cycloneii_lcell_ff \H0|holding[16] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[16]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [16]));

// Location: LCCOMB_X36_Y7_N28
cycloneii_lcell_comb \H0|SRAM_D_In[16]~16 (
// Equation(s):
// \H0|SRAM_D_In[16]~16_combout  = (!\H0|state [0] & (\H0|holding [16] & !\H0|state [1]))

	.dataa(\H0|state [0]),
	.datab(vcc),
	.datac(\H0|holding [16]),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[16]~16 .lut_mask = 16'h0050;
defparam \H0|SRAM_D_In[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N14
cycloneii_lcell_comb \H0|holding[17]~51 (
// Equation(s):
// \H0|holding[17]~51_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [17] & (\H0|holding[16]~50  $ (GND))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [17] & (!\H0|holding[16]~50  & VCC))
// \H0|holding[17]~52  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [17] & !\H0|holding[16]~50 ))

	.dataa(vcc),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[16]~50 ),
	.combout(\H0|holding[17]~51_combout ),
	.cout(\H0|holding[17]~52 ));
// synopsys translate_off
defparam \H0|holding[17]~51 .lut_mask = 16'hC30C;
defparam \H0|holding[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y7_N15
cycloneii_lcell_ff \H0|holding[17] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[17]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [17]));

// Location: LCCOMB_X38_Y7_N30
cycloneii_lcell_comb \H0|SRAM_D_In[17]~17 (
// Equation(s):
// \H0|SRAM_D_In[17]~17_combout  = (!\H0|state [1] & (!\H0|state [0] & \H0|holding [17]))

	.dataa(\H0|state [1]),
	.datab(vcc),
	.datac(\H0|state [0]),
	.datad(\H0|holding [17]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[17]~17 .lut_mask = 16'h0500;
defparam \H0|SRAM_D_In[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y7
cycloneii_ram_block \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(!\H0|Mux2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\H0|SRAM_D_In[17]~17_combout ,\H0|SRAM_D_In[16]~16_combout ,\H0|SRAM_D_In[15]~0_combout ,\H0|SRAM_D_In[14]~1_combout ,\H0|SRAM_D_In[13]~2_combout ,\H0|SRAM_D_In[12]~3_combout ,\H0|SRAM_D_In[11]~4_combout ,\H0|SRAM_D_In[10]~5_combout ,\H0|SRAM_D_In[9]~6_combout ,
\H0|SRAM_D_In[8]~7_combout ,\H0|SRAM_D_In[7]~8_combout ,\H0|SRAM_D_In[6]~9_combout ,\H0|SRAM_D_In[5]~10_combout ,\H0|SRAM_D_In[4]~11_combout ,\H0|SRAM_D_In[3]~12_combout ,\H0|SRAM_D_In[2]~13_combout ,\H0|SRAM_D_In[1]~14_combout ,\H0|SRAM_D_In[0]~15_combout }),
	.portaaddr({\H0|SRAM_W_Addr_In[7]~7_combout ,\H0|SRAM_W_Addr_In[6]~6_combout ,\H0|SRAM_W_Addr_In[5]~5_combout ,\H0|SRAM_W_Addr_In[4]~4_combout ,\H0|SRAM_W_Addr_In[3]~3_combout ,\H0|SRAM_W_Addr_In[2]~2_combout ,\H0|SRAM_W_Addr_In[1]~1_combout ,\H0|SRAM_W_Addr_In[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\H0|SRAM_R_Addr_In[7]~7_combout ,\H0|SRAM_R_Addr_In[6]~6_combout ,\H0|SRAM_R_Addr_In[5]~5_combout ,\H0|SRAM_R_Addr_In[4]~4_combout ,\H0|SRAM_R_Addr_In[3]~3_combout ,\H0|SRAM_R_Addr_In[2]~2_combout ,\H0|SRAM_R_Addr_In[1]~1_combout ,\H0|SRAM_R_Addr_In[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\H0|HisRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Histo:H0|SRAM:HisRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ALTSYNCRAM";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 20;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 20;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X36_Y7_N5
cycloneii_lcell_ff \H0|holding[12] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[12]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [12]));

// Location: LCCOMB_X36_Y7_N26
cycloneii_lcell_comb \H0|SRAM_D_In[12]~3 (
// Equation(s):
// \H0|SRAM_D_In[12]~3_combout  = (!\H0|state [1] & (\H0|holding [12] & !\H0|state [0]))

	.dataa(\H0|state [1]),
	.datab(vcc),
	.datac(\H0|holding [12]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[12]~3 .lut_mask = 16'h0050;
defparam \H0|SRAM_D_In[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y7_N3
cycloneii_lcell_ff \H0|holding[11] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[11]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [11]));

// Location: LCCOMB_X38_Y7_N8
cycloneii_lcell_comb \H0|SRAM_D_In[11]~4 (
// Equation(s):
// \H0|SRAM_D_In[11]~4_combout  = (!\H0|state [1] & (!\H0|state [0] & \H0|holding [11]))

	.dataa(\H0|state [1]),
	.datab(vcc),
	.datac(\H0|state [0]),
	.datad(\H0|holding [11]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[11]~4 .lut_mask = 16'h0500;
defparam \H0|SRAM_D_In[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y7_N1
cycloneii_lcell_ff \H0|holding[10] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[10]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [10]));

// Location: LCCOMB_X38_Y7_N10
cycloneii_lcell_comb \H0|SRAM_D_In[10]~5 (
// Equation(s):
// \H0|SRAM_D_In[10]~5_combout  = (\H0|holding [10] & (!\H0|state [0] & !\H0|state [1]))

	.dataa(vcc),
	.datab(\H0|holding [10]),
	.datac(\H0|state [0]),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[10]~5 .lut_mask = 16'h000C;
defparam \H0|SRAM_D_In[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y8_N31
cycloneii_lcell_ff \H0|holding[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[9]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [9]));

// Location: LCCOMB_X38_Y7_N12
cycloneii_lcell_comb \H0|SRAM_D_In[9]~6 (
// Equation(s):
// \H0|SRAM_D_In[9]~6_combout  = (!\H0|state [1] & (!\H0|state [0] & \H0|holding [9]))

	.dataa(\H0|state [1]),
	.datab(vcc),
	.datac(\H0|state [0]),
	.datad(\H0|holding [9]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[9]~6 .lut_mask = 16'h0500;
defparam \H0|SRAM_D_In[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y8_N29
cycloneii_lcell_ff \H0|holding[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[8]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [8]));

// Location: LCCOMB_X38_Y7_N6
cycloneii_lcell_comb \H0|SRAM_D_In[8]~7 (
// Equation(s):
// \H0|SRAM_D_In[8]~7_combout  = (!\H0|state [1] & (!\H0|state [0] & \H0|holding [8]))

	.dataa(\H0|state [1]),
	.datab(vcc),
	.datac(\H0|state [0]),
	.datad(\H0|holding [8]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[8]~7 .lut_mask = 16'h0500;
defparam \H0|SRAM_D_In[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y8_N27
cycloneii_lcell_ff \H0|holding[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[7]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [7]));

// Location: LCCOMB_X36_Y8_N8
cycloneii_lcell_comb \H0|SRAM_D_In[7]~8 (
// Equation(s):
// \H0|SRAM_D_In[7]~8_combout  = (!\H0|state [1] & (!\H0|state [0] & \H0|holding [7]))

	.dataa(vcc),
	.datab(\H0|state [1]),
	.datac(\H0|state [0]),
	.datad(\H0|holding [7]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[7]~8 .lut_mask = 16'h0300;
defparam \H0|SRAM_D_In[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y8_N23
cycloneii_lcell_ff \H0|holding[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[5]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [5]));

// Location: LCCOMB_X38_Y7_N4
cycloneii_lcell_comb \H0|SRAM_D_In[5]~10 (
// Equation(s):
// \H0|SRAM_D_In[5]~10_combout  = (!\H0|state [1] & (!\H0|state [0] & \H0|holding [5]))

	.dataa(\H0|state [1]),
	.datab(vcc),
	.datac(\H0|state [0]),
	.datad(\H0|holding [5]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[5]~10 .lut_mask = 16'h0500;
defparam \H0|SRAM_D_In[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y8_N19
cycloneii_lcell_ff \H0|holding[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[3]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [3]));

// Location: LCCOMB_X38_Y7_N28
cycloneii_lcell_comb \H0|SRAM_D_In[3]~12 (
// Equation(s):
// \H0|SRAM_D_In[3]~12_combout  = (!\H0|state [1] & (!\H0|state [0] & \H0|holding [3]))

	.dataa(\H0|state [1]),
	.datab(vcc),
	.datac(\H0|state [0]),
	.datad(\H0|holding [3]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[3]~12 .lut_mask = 16'h0500;
defparam \H0|SRAM_D_In[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y8_N15
cycloneii_lcell_ff \H0|holding[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[1]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [1]));

// Location: LCCOMB_X38_Y7_N20
cycloneii_lcell_comb \H0|SRAM_D_In[1]~14 (
// Equation(s):
// \H0|SRAM_D_In[1]~14_combout  = (\H0|holding [1] & (!\H0|state [0] & !\H0|state [1]))

	.dataa(vcc),
	.datab(\H0|holding [1]),
	.datac(\H0|state [0]),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[1]~14 .lut_mask = 16'h000C;
defparam \H0|SRAM_D_In[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N18
cycloneii_lcell_comb \H0|holding[0]~57 (
// Equation(s):
// \H0|holding[0]~57_combout  = !\H0|HisRam|altsyncram_component|auto_generated|q_b [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\H0|HisRam|altsyncram_component|auto_generated|q_b [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|holding[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \H0|holding[0]~57 .lut_mask = 16'h0F0F;
defparam \H0|holding[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y7_N19
cycloneii_lcell_ff \H0|holding[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[0]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [0]));

// Location: LCCOMB_X38_Y7_N0
cycloneii_lcell_comb \H0|SRAM_D_In[0]~15 (
// Equation(s):
// \H0|SRAM_D_In[0]~15_combout  = (!\H0|state [1] & (!\H0|state [0] & \H0|holding [0]))

	.dataa(\H0|state [1]),
	.datab(vcc),
	.datac(\H0|state [0]),
	.datad(\H0|holding [0]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[0]~15 .lut_mask = 16'h0500;
defparam \H0|SRAM_D_In[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N16
cycloneii_lcell_comb \H0|holding[18]~53 (
// Equation(s):
// \H0|holding[18]~53_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [18] & (!\H0|holding[17]~52 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [18] & ((\H0|holding[17]~52 ) # (GND)))
// \H0|holding[18]~54  = CARRY((!\H0|holding[17]~52 ) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [18]))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|holding[17]~52 ),
	.combout(\H0|holding[18]~53_combout ),
	.cout(\H0|holding[18]~54 ));
// synopsys translate_off
defparam \H0|holding[18]~53 .lut_mask = 16'h5A5F;
defparam \H0|holding[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y7_N17
cycloneii_lcell_ff \H0|holding[18] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[18]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [18]));

// Location: LCCOMB_X36_Y7_N22
cycloneii_lcell_comb \H0|SRAM_D_In[18]~18 (
// Equation(s):
// \H0|SRAM_D_In[18]~18_combout  = (!\H0|state [1] & (\H0|holding [18] & !\H0|state [0]))

	.dataa(\H0|state [1]),
	.datab(vcc),
	.datac(\H0|holding [18]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[18]~18 .lut_mask = 16'h0050;
defparam \H0|SRAM_D_In[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y6
cycloneii_ram_block \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(!\H0|Mux2~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\H0|SRAM_D_In[19]~19_combout ,\H0|SRAM_D_In[18]~18_combout }),
	.portaaddr({\H0|SRAM_W_Addr_In[7]~7_combout ,\H0|SRAM_W_Addr_In[6]~6_combout ,\H0|SRAM_W_Addr_In[5]~5_combout ,\H0|SRAM_W_Addr_In[4]~4_combout ,\H0|SRAM_W_Addr_In[3]~3_combout ,\H0|SRAM_W_Addr_In[2]~2_combout ,\H0|SRAM_W_Addr_In[1]~1_combout ,\H0|SRAM_W_Addr_In[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\H0|SRAM_R_Addr_In[7]~7_combout ,\H0|SRAM_R_Addr_In[6]~6_combout ,\H0|SRAM_R_Addr_In[5]~5_combout ,\H0|SRAM_R_Addr_In[4]~4_combout ,\H0|SRAM_R_Addr_In[3]~3_combout ,\H0|SRAM_R_Addr_In[2]~2_combout ,\H0|SRAM_R_Addr_In[1]~1_combout ,\H0|SRAM_R_Addr_In[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\H0|HisRam|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Histo:H0|SRAM:HisRam|altsyncram:altsyncram_component|altsyncram_uio1:auto_generated|ALTSYNCRAM";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 8;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 255;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 20;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 8;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock0";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 255;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 4096;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 20;
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock0";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \H0|HisRam|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N18
cycloneii_lcell_comb \H0|holding[19]~55 (
// Equation(s):
// \H0|holding[19]~55_combout  = \H0|holding[18]~54  $ (!\H0|HisRam|altsyncram_component|auto_generated|q_b [19])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\H0|HisRam|altsyncram_component|auto_generated|q_b [19]),
	.cin(\H0|holding[18]~54 ),
	.combout(\H0|holding[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \H0|holding[19]~55 .lut_mask = 16'hF00F;
defparam \H0|holding[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X36_Y7_N19
cycloneii_lcell_ff \H0|holding[19] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|holding[19]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|holding [19]));

// Location: LCCOMB_X35_Y7_N20
cycloneii_lcell_comb \H0|SRAM_D_In[19]~19 (
// Equation(s):
// \H0|SRAM_D_In[19]~19_combout  = (!\H0|state [0] & (!\H0|state [1] & \H0|holding [19]))

	.dataa(\H0|state [0]),
	.datab(vcc),
	.datac(\H0|state [1]),
	.datad(\H0|holding [19]),
	.cin(gnd),
	.combout(\H0|SRAM_D_In[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \H0|SRAM_D_In[19]~19 .lut_mask = 16'h0500;
defparam \H0|SRAM_D_In[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N0
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[18]~18 (
// Equation(s):
// \H0|DISP_SRAM_D_In[18]~18_combout  = (\H0|state [1] & (\H0|HisRam|altsyncram_component|auto_generated|q_b [18] & !\H0|state [0]))

	.dataa(vcc),
	.datab(\H0|state [1]),
	.datac(\H0|HisRam|altsyncram_component|auto_generated|q_b [18]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[18]~18 .lut_mask = 16'h00C0;
defparam \H0|DISP_SRAM_D_In[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N0
cycloneii_lcell_comb \H0|DISP_SRAM_W_Addr_In[0]~0 (
// Equation(s):
// \H0|DISP_SRAM_W_Addr_In[0]~0_combout  = (\H0|PixCount [0] & (\H0|state [0] $ (\H0|state [1])))

	.dataa(\H0|state [0]),
	.datab(\H0|PixCount [0]),
	.datac(\H0|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_W_Addr_In[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_W_Addr_In[0]~0 .lut_mask = 16'h4848;
defparam \H0|DISP_SRAM_W_Addr_In[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N22
cycloneii_lcell_comb \H0|DISP_SRAM_W_Addr_In[1]~1 (
// Equation(s):
// \H0|DISP_SRAM_W_Addr_In[1]~1_combout  = (\H0|PixCount [1] & (\H0|state [0] $ (\H0|state [1])))

	.dataa(\H0|state [0]),
	.datab(vcc),
	.datac(\H0|state [1]),
	.datad(\H0|PixCount [1]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_W_Addr_In[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_W_Addr_In[1]~1 .lut_mask = 16'h5A00;
defparam \H0|DISP_SRAM_W_Addr_In[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N24
cycloneii_lcell_comb \H0|DISP_SRAM_W_Addr_In[2]~2 (
// Equation(s):
// \H0|DISP_SRAM_W_Addr_In[2]~2_combout  = (\H0|PixCount [2] & (\H0|state [0] $ (\H0|state [1])))

	.dataa(\H0|state [0]),
	.datab(vcc),
	.datac(\H0|state [1]),
	.datad(\H0|PixCount [2]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_W_Addr_In[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_W_Addr_In[2]~2 .lut_mask = 16'h5A00;
defparam \H0|DISP_SRAM_W_Addr_In[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N22
cycloneii_lcell_comb \H0|DISP_SRAM_W_Addr_In[3]~3 (
// Equation(s):
// \H0|DISP_SRAM_W_Addr_In[3]~3_combout  = (\H0|PixCount [3] & (\H0|state [0] $ (\H0|state [1])))

	.dataa(vcc),
	.datab(\H0|state [0]),
	.datac(\H0|state [1]),
	.datad(\H0|PixCount [3]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_W_Addr_In[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_W_Addr_In[3]~3 .lut_mask = 16'h3C00;
defparam \H0|DISP_SRAM_W_Addr_In[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N28
cycloneii_lcell_comb \H0|DISP_SRAM_W_Addr_In[4]~4 (
// Equation(s):
// \H0|DISP_SRAM_W_Addr_In[4]~4_combout  = (\H0|PixCount [4] & (\H0|state [1] $ (\H0|state [0])))

	.dataa(\H0|state [1]),
	.datab(\H0|state [0]),
	.datac(\H0|PixCount [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_W_Addr_In[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_W_Addr_In[4]~4 .lut_mask = 16'h6060;
defparam \H0|DISP_SRAM_W_Addr_In[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N6
cycloneii_lcell_comb \H0|DISP_SRAM_W_Addr_In[5]~5 (
// Equation(s):
// \H0|DISP_SRAM_W_Addr_In[5]~5_combout  = (\H0|PixCount [5] & (\H0|state [1] $ (\H0|state [0])))

	.dataa(\H0|state [1]),
	.datab(vcc),
	.datac(\H0|state [0]),
	.datad(\H0|PixCount [5]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_W_Addr_In[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_W_Addr_In[5]~5 .lut_mask = 16'h5A00;
defparam \H0|DISP_SRAM_W_Addr_In[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N14
cycloneii_lcell_comb \H0|DISP_SRAM_W_Addr_In[6]~6 (
// Equation(s):
// \H0|DISP_SRAM_W_Addr_In[6]~6_combout  = (\H0|PixCount [6] & (\H0|state [0] $ (\H0|state [1])))

	.dataa(\H0|state [0]),
	.datab(vcc),
	.datac(\H0|state [1]),
	.datad(\H0|PixCount [6]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_W_Addr_In[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_W_Addr_In[6]~6 .lut_mask = 16'h5A00;
defparam \H0|DISP_SRAM_W_Addr_In[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N20
cycloneii_lcell_comb \H0|DISP_SRAM_W_Addr_In[7]~7 (
// Equation(s):
// \H0|DISP_SRAM_W_Addr_In[7]~7_combout  = (\H0|PixCount [7] & (\H0|state [0] $ (\H0|state [1])))

	.dataa(vcc),
	.datab(\H0|state [0]),
	.datac(\H0|state [1]),
	.datad(\H0|PixCount [7]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_W_Addr_In[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_W_Addr_In[7]~7 .lut_mask = 16'h3C00;
defparam \H0|DISP_SRAM_W_Addr_In[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N2
cycloneii_lcell_comb \H0|DISP_SRAM_R_Addr_In[0]~0 (
// Equation(s):
// \H0|DISP_SRAM_R_Addr_In[0]~0_combout  = (\u2|Y_Cont [0] & (!\H0|state [0] & !\H0|state [1]))

	.dataa(\u2|Y_Cont [0]),
	.datab(\H0|state [0]),
	.datac(vcc),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_R_Addr_In[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_R_Addr_In[0]~0 .lut_mask = 16'h0022;
defparam \H0|DISP_SRAM_R_Addr_In[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N0
cycloneii_lcell_comb \H0|DISP_SRAM_R_Addr_In[1]~1 (
// Equation(s):
// \H0|DISP_SRAM_R_Addr_In[1]~1_combout  = (\u2|Y_Cont [1] & (!\H0|state [0] & !\H0|state [1]))

	.dataa(\u2|Y_Cont [1]),
	.datab(\H0|state [0]),
	.datac(vcc),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_R_Addr_In[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_R_Addr_In[1]~1 .lut_mask = 16'h0022;
defparam \H0|DISP_SRAM_R_Addr_In[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N10
cycloneii_lcell_comb \H0|DISP_SRAM_R_Addr_In[2]~2 (
// Equation(s):
// \H0|DISP_SRAM_R_Addr_In[2]~2_combout  = (!\H0|state [0] & (!\H0|state [1] & \u2|Y_Cont [2]))

	.dataa(vcc),
	.datab(\H0|state [0]),
	.datac(\H0|state [1]),
	.datad(\u2|Y_Cont [2]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_R_Addr_In[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_R_Addr_In[2]~2 .lut_mask = 16'h0300;
defparam \H0|DISP_SRAM_R_Addr_In[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y10_N7
cycloneii_lcell_ff \u2|Y_Cont[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[3]~23_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [3]));

// Location: LCCOMB_X39_Y9_N24
cycloneii_lcell_comb \H0|DISP_SRAM_R_Addr_In[3]~3 (
// Equation(s):
// \H0|DISP_SRAM_R_Addr_In[3]~3_combout  = (!\H0|state [0] & (\u2|Y_Cont [3] & !\H0|state [1]))

	.dataa(vcc),
	.datab(\H0|state [0]),
	.datac(\u2|Y_Cont [3]),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_R_Addr_In[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_R_Addr_In[3]~3 .lut_mask = 16'h0030;
defparam \H0|DISP_SRAM_R_Addr_In[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N6
cycloneii_lcell_comb \H0|DISP_SRAM_R_Addr_In[4]~4 (
// Equation(s):
// \H0|DISP_SRAM_R_Addr_In[4]~4_combout  = (!\H0|state [0] & (!\H0|state [1] & \u2|Y_Cont [4]))

	.dataa(vcc),
	.datab(\H0|state [0]),
	.datac(\H0|state [1]),
	.datad(\u2|Y_Cont [4]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_R_Addr_In[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_R_Addr_In[4]~4 .lut_mask = 16'h0300;
defparam \H0|DISP_SRAM_R_Addr_In[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N20
cycloneii_lcell_comb \H0|DISP_SRAM_R_Addr_In[5]~5 (
// Equation(s):
// \H0|DISP_SRAM_R_Addr_In[5]~5_combout  = (!\H0|state [0] & (!\H0|state [1] & \u2|Y_Cont [5]))

	.dataa(vcc),
	.datab(\H0|state [0]),
	.datac(\H0|state [1]),
	.datad(\u2|Y_Cont [5]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_R_Addr_In[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_R_Addr_In[5]~5 .lut_mask = 16'h0300;
defparam \H0|DISP_SRAM_R_Addr_In[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N18
cycloneii_lcell_comb \H0|DISP_SRAM_R_Addr_In[6]~6 (
// Equation(s):
// \H0|DISP_SRAM_R_Addr_In[6]~6_combout  = (!\H0|state [0] & (!\H0|state [1] & \u2|Y_Cont [6]))

	.dataa(vcc),
	.datab(\H0|state [0]),
	.datac(\H0|state [1]),
	.datad(\u2|Y_Cont [6]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_R_Addr_In[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_R_Addr_In[6]~6 .lut_mask = 16'h0300;
defparam \H0|DISP_SRAM_R_Addr_In[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N8
cycloneii_lcell_comb \H0|DISP_SRAM_R_Addr_In[7]~7 (
// Equation(s):
// \H0|DISP_SRAM_R_Addr_In[7]~7_combout  = (!\H0|state [0] & (\u2|Y_Cont [7] & !\H0|state [1]))

	.dataa(vcc),
	.datab(\H0|state [0]),
	.datac(\u2|Y_Cont [7]),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_R_Addr_In[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_R_Addr_In[7]~7 .lut_mask = 16'h0030;
defparam \H0|DISP_SRAM_R_Addr_In[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N2
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[19]~19 (
// Equation(s):
// \H0|DISP_SRAM_D_In[19]~19_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [19] & (\H0|state [1] & !\H0|state [0]))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [19]),
	.datab(\H0|state [1]),
	.datac(vcc),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[19]~19 .lut_mask = 16'h0088;
defparam \H0|DISP_SRAM_D_In[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N12
cycloneii_lcell_comb \H0|CumVal[0]~20 (
// Equation(s):
// \H0|CumVal[0]~20_combout  = (\H0|CumVal [0] & (\H0|HisRam|altsyncram_component|auto_generated|q_b [0] $ (VCC))) # (!\H0|CumVal [0] & (\H0|HisRam|altsyncram_component|auto_generated|q_b [0] & VCC))
// \H0|CumVal[0]~21  = CARRY((\H0|CumVal [0] & \H0|HisRam|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\H0|CumVal [0]),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|CumVal[0]~20_combout ),
	.cout(\H0|CumVal[0]~21 ));
// synopsys translate_off
defparam \H0|CumVal[0]~20 .lut_mask = 16'h6688;
defparam \H0|CumVal[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
cycloneii_lcell_comb \H0|CumVal[19]~52 (
// Equation(s):
// \H0|CumVal[19]~52_combout  = (\H0|state [1] & (!\H0|state [0] & ((!rCCD_FVAL) # (!\u3|oDval~regout ))))

	.dataa(\H0|state [1]),
	.datab(\H0|state [0]),
	.datac(\u3|oDval~regout ),
	.datad(rCCD_FVAL),
	.cin(gnd),
	.combout(\H0|CumVal[19]~52_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CumVal[19]~52 .lut_mask = 16'h0222;
defparam \H0|CumVal[19]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y8_N13
cycloneii_lcell_ff \H0|CumVal[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[0]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [0]));

// Location: LCCOMB_X35_Y8_N10
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[0]~15 (
// Equation(s):
// \H0|CUM_SRAM_D_In[0]~15_combout  = (\H0|state [1] & (!\H0|state [0] & \H0|CumVal [0]))

	.dataa(vcc),
	.datab(\H0|state [1]),
	.datac(\H0|state [0]),
	.datad(\H0|CumVal [0]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[0]~15 .lut_mask = 16'h0C00;
defparam \H0|CUM_SRAM_D_In[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N4
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[1]~14 (
// Equation(s):
// \H0|CUM_SRAM_D_In[1]~14_combout  = (\H0|CumVal [1] & (\H0|state [1] & !\H0|state [0]))

	.dataa(\H0|CumVal [1]),
	.datab(\H0|state [1]),
	.datac(vcc),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[1]~14 .lut_mask = 16'h0088;
defparam \H0|CUM_SRAM_D_In[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N14
cycloneii_lcell_comb \H0|CumVal[1]~22 (
// Equation(s):
// \H0|CumVal[1]~22_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [1] & ((\H0|CumVal [1] & (\H0|CumVal[0]~21  & VCC)) # (!\H0|CumVal [1] & (!\H0|CumVal[0]~21 )))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [1] & ((\H0|CumVal [1] 
// & (!\H0|CumVal[0]~21 )) # (!\H0|CumVal [1] & ((\H0|CumVal[0]~21 ) # (GND)))))
// \H0|CumVal[1]~23  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [1] & (!\H0|CumVal [1] & !\H0|CumVal[0]~21 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [1] & ((!\H0|CumVal[0]~21 ) # (!\H0|CumVal [1]))))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [1]),
	.datab(\H0|CumVal [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[0]~21 ),
	.combout(\H0|CumVal[1]~22_combout ),
	.cout(\H0|CumVal[1]~23 ));
// synopsys translate_off
defparam \H0|CumVal[1]~22 .lut_mask = 16'h9617;
defparam \H0|CumVal[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y8_N15
cycloneii_lcell_ff \H0|CumVal[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[1]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [1]));

// Location: LCCOMB_X35_Y8_N16
cycloneii_lcell_comb \H0|CumVal[2]~24 (
// Equation(s):
// \H0|CumVal[2]~24_combout  = ((\H0|CumVal [2] $ (\H0|HisRam|altsyncram_component|auto_generated|q_b [2] $ (!\H0|CumVal[1]~23 )))) # (GND)
// \H0|CumVal[2]~25  = CARRY((\H0|CumVal [2] & ((\H0|HisRam|altsyncram_component|auto_generated|q_b [2]) # (!\H0|CumVal[1]~23 ))) # (!\H0|CumVal [2] & (\H0|HisRam|altsyncram_component|auto_generated|q_b [2] & !\H0|CumVal[1]~23 )))

	.dataa(\H0|CumVal [2]),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[1]~23 ),
	.combout(\H0|CumVal[2]~24_combout ),
	.cout(\H0|CumVal[2]~25 ));
// synopsys translate_off
defparam \H0|CumVal[2]~24 .lut_mask = 16'h698E;
defparam \H0|CumVal[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y8_N17
cycloneii_lcell_ff \H0|CumVal[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[2]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [2]));

// Location: LCCOMB_X35_Y8_N8
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[2]~13 (
// Equation(s):
// \H0|CUM_SRAM_D_In[2]~13_combout  = (!\H0|state [0] & (\H0|state [1] & \H0|CumVal [2]))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\H0|CumVal [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[2]~13 .lut_mask = 16'h4040;
defparam \H0|CUM_SRAM_D_In[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N18
cycloneii_lcell_comb \H0|CumVal[3]~26 (
// Equation(s):
// \H0|CumVal[3]~26_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [3] & ((\H0|CumVal [3] & (\H0|CumVal[2]~25  & VCC)) # (!\H0|CumVal [3] & (!\H0|CumVal[2]~25 )))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [3] & ((\H0|CumVal [3] 
// & (!\H0|CumVal[2]~25 )) # (!\H0|CumVal [3] & ((\H0|CumVal[2]~25 ) # (GND)))))
// \H0|CumVal[3]~27  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [3] & (!\H0|CumVal [3] & !\H0|CumVal[2]~25 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [3] & ((!\H0|CumVal[2]~25 ) # (!\H0|CumVal [3]))))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [3]),
	.datab(\H0|CumVal [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[2]~25 ),
	.combout(\H0|CumVal[3]~26_combout ),
	.cout(\H0|CumVal[3]~27 ));
// synopsys translate_off
defparam \H0|CumVal[3]~26 .lut_mask = 16'h9617;
defparam \H0|CumVal[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y8_N19
cycloneii_lcell_ff \H0|CumVal[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[3]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [3]));

// Location: LCCOMB_X35_Y8_N2
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[3]~12 (
// Equation(s):
// \H0|CUM_SRAM_D_In[3]~12_combout  = (\H0|CumVal [3] & (!\H0|state [0] & \H0|state [1]))

	.dataa(vcc),
	.datab(\H0|CumVal [3]),
	.datac(\H0|state [0]),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[3]~12 .lut_mask = 16'h0C00;
defparam \H0|CUM_SRAM_D_In[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N20
cycloneii_lcell_comb \H0|CumVal[4]~28 (
// Equation(s):
// \H0|CumVal[4]~28_combout  = ((\H0|CumVal [4] $ (\H0|HisRam|altsyncram_component|auto_generated|q_b [4] $ (!\H0|CumVal[3]~27 )))) # (GND)
// \H0|CumVal[4]~29  = CARRY((\H0|CumVal [4] & ((\H0|HisRam|altsyncram_component|auto_generated|q_b [4]) # (!\H0|CumVal[3]~27 ))) # (!\H0|CumVal [4] & (\H0|HisRam|altsyncram_component|auto_generated|q_b [4] & !\H0|CumVal[3]~27 )))

	.dataa(\H0|CumVal [4]),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[3]~27 ),
	.combout(\H0|CumVal[4]~28_combout ),
	.cout(\H0|CumVal[4]~29 ));
// synopsys translate_off
defparam \H0|CumVal[4]~28 .lut_mask = 16'h698E;
defparam \H0|CumVal[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y8_N21
cycloneii_lcell_ff \H0|CumVal[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[4]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [4]));

// Location: LCCOMB_X35_Y8_N4
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[4]~11 (
// Equation(s):
// \H0|CUM_SRAM_D_In[4]~11_combout  = (!\H0|state [0] & (\H0|state [1] & \H0|CumVal [4]))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\H0|CumVal [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[4]~11 .lut_mask = 16'h4040;
defparam \H0|CUM_SRAM_D_In[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N22
cycloneii_lcell_comb \H0|CumVal[5]~30 (
// Equation(s):
// \H0|CumVal[5]~30_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [5] & ((\H0|CumVal [5] & (\H0|CumVal[4]~29  & VCC)) # (!\H0|CumVal [5] & (!\H0|CumVal[4]~29 )))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [5] & ((\H0|CumVal [5] 
// & (!\H0|CumVal[4]~29 )) # (!\H0|CumVal [5] & ((\H0|CumVal[4]~29 ) # (GND)))))
// \H0|CumVal[5]~31  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [5] & (!\H0|CumVal [5] & !\H0|CumVal[4]~29 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [5] & ((!\H0|CumVal[4]~29 ) # (!\H0|CumVal [5]))))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [5]),
	.datab(\H0|CumVal [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[4]~29 ),
	.combout(\H0|CumVal[5]~30_combout ),
	.cout(\H0|CumVal[5]~31 ));
// synopsys translate_off
defparam \H0|CumVal[5]~30 .lut_mask = 16'h9617;
defparam \H0|CumVal[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y8_N23
cycloneii_lcell_ff \H0|CumVal[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[5]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [5]));

// Location: LCCOMB_X34_Y8_N18
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[5]~10 (
// Equation(s):
// \H0|CUM_SRAM_D_In[5]~10_combout  = (\H0|CumVal [5] & (!\H0|state [0] & \H0|state [1]))

	.dataa(vcc),
	.datab(\H0|CumVal [5]),
	.datac(\H0|state [0]),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[5]~10 .lut_mask = 16'h0C00;
defparam \H0|CUM_SRAM_D_In[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N24
cycloneii_lcell_comb \H0|CumVal[6]~32 (
// Equation(s):
// \H0|CumVal[6]~32_combout  = ((\H0|CumVal [6] $ (\H0|HisRam|altsyncram_component|auto_generated|q_b [6] $ (!\H0|CumVal[5]~31 )))) # (GND)
// \H0|CumVal[6]~33  = CARRY((\H0|CumVal [6] & ((\H0|HisRam|altsyncram_component|auto_generated|q_b [6]) # (!\H0|CumVal[5]~31 ))) # (!\H0|CumVal [6] & (\H0|HisRam|altsyncram_component|auto_generated|q_b [6] & !\H0|CumVal[5]~31 )))

	.dataa(\H0|CumVal [6]),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[5]~31 ),
	.combout(\H0|CumVal[6]~32_combout ),
	.cout(\H0|CumVal[6]~33 ));
// synopsys translate_off
defparam \H0|CumVal[6]~32 .lut_mask = 16'h698E;
defparam \H0|CumVal[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y8_N25
cycloneii_lcell_ff \H0|CumVal[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[6]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [6]));

// Location: LCCOMB_X34_Y8_N4
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[6]~9 (
// Equation(s):
// \H0|CUM_SRAM_D_In[6]~9_combout  = (\H0|CumVal [6] & (!\H0|state [0] & \H0|state [1]))

	.dataa(vcc),
	.datab(\H0|CumVal [6]),
	.datac(\H0|state [0]),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[6]~9 .lut_mask = 16'h0C00;
defparam \H0|CUM_SRAM_D_In[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N26
cycloneii_lcell_comb \H0|CumVal[7]~34 (
// Equation(s):
// \H0|CumVal[7]~34_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [7] & ((\H0|CumVal [7] & (\H0|CumVal[6]~33  & VCC)) # (!\H0|CumVal [7] & (!\H0|CumVal[6]~33 )))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [7] & ((\H0|CumVal [7] 
// & (!\H0|CumVal[6]~33 )) # (!\H0|CumVal [7] & ((\H0|CumVal[6]~33 ) # (GND)))))
// \H0|CumVal[7]~35  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [7] & (!\H0|CumVal [7] & !\H0|CumVal[6]~33 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [7] & ((!\H0|CumVal[6]~33 ) # (!\H0|CumVal [7]))))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [7]),
	.datab(\H0|CumVal [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[6]~33 ),
	.combout(\H0|CumVal[7]~34_combout ),
	.cout(\H0|CumVal[7]~35 ));
// synopsys translate_off
defparam \H0|CumVal[7]~34 .lut_mask = 16'h9617;
defparam \H0|CumVal[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y8_N27
cycloneii_lcell_ff \H0|CumVal[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[7]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [7]));

// Location: LCCOMB_X36_Y8_N10
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[7]~8 (
// Equation(s):
// \H0|CUM_SRAM_D_In[7]~8_combout  = (\H0|state [1] & (\H0|CumVal [7] & !\H0|state [0]))

	.dataa(vcc),
	.datab(\H0|state [1]),
	.datac(\H0|CumVal [7]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[7]~8 .lut_mask = 16'h00C0;
defparam \H0|CUM_SRAM_D_In[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N28
cycloneii_lcell_comb \H0|CumVal[8]~36 (
// Equation(s):
// \H0|CumVal[8]~36_combout  = ((\H0|HisRam|altsyncram_component|auto_generated|q_b [8] $ (\H0|CumVal [8] $ (!\H0|CumVal[7]~35 )))) # (GND)
// \H0|CumVal[8]~37  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [8] & ((\H0|CumVal [8]) # (!\H0|CumVal[7]~35 ))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [8] & (\H0|CumVal [8] & !\H0|CumVal[7]~35 )))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [8]),
	.datab(\H0|CumVal [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[7]~35 ),
	.combout(\H0|CumVal[8]~36_combout ),
	.cout(\H0|CumVal[8]~37 ));
// synopsys translate_off
defparam \H0|CumVal[8]~36 .lut_mask = 16'h698E;
defparam \H0|CumVal[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y8_N29
cycloneii_lcell_ff \H0|CumVal[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[8]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [8]));

// Location: LCCOMB_X36_Y8_N12
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[8]~7 (
// Equation(s):
// \H0|CUM_SRAM_D_In[8]~7_combout  = (\H0|state [1] & (\H0|CumVal [8] & !\H0|state [0]))

	.dataa(vcc),
	.datab(\H0|state [1]),
	.datac(\H0|CumVal [8]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[8]~7 .lut_mask = 16'h00C0;
defparam \H0|CUM_SRAM_D_In[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N30
cycloneii_lcell_comb \H0|CumVal[9]~38 (
// Equation(s):
// \H0|CumVal[9]~38_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [9] & ((\H0|CumVal [9] & (\H0|CumVal[8]~37  & VCC)) # (!\H0|CumVal [9] & (!\H0|CumVal[8]~37 )))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [9] & ((\H0|CumVal [9] 
// & (!\H0|CumVal[8]~37 )) # (!\H0|CumVal [9] & ((\H0|CumVal[8]~37 ) # (GND)))))
// \H0|CumVal[9]~39  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [9] & (!\H0|CumVal [9] & !\H0|CumVal[8]~37 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [9] & ((!\H0|CumVal[8]~37 ) # (!\H0|CumVal [9]))))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [9]),
	.datab(\H0|CumVal [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[8]~37 ),
	.combout(\H0|CumVal[9]~38_combout ),
	.cout(\H0|CumVal[9]~39 ));
// synopsys translate_off
defparam \H0|CumVal[9]~38 .lut_mask = 16'h9617;
defparam \H0|CumVal[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y8_N31
cycloneii_lcell_ff \H0|CumVal[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[9]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [9]));

// Location: LCCOMB_X35_Y8_N6
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[9]~6 (
// Equation(s):
// \H0|CUM_SRAM_D_In[9]~6_combout  = (\H0|CumVal [9] & (!\H0|state [0] & \H0|state [1]))

	.dataa(vcc),
	.datab(\H0|CumVal [9]),
	.datac(\H0|state [0]),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[9]~6 .lut_mask = 16'h0C00;
defparam \H0|CUM_SRAM_D_In[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N0
cycloneii_lcell_comb \H0|CumVal[10]~40 (
// Equation(s):
// \H0|CumVal[10]~40_combout  = ((\H0|CumVal [10] $ (\H0|HisRam|altsyncram_component|auto_generated|q_b [10] $ (!\H0|CumVal[9]~39 )))) # (GND)
// \H0|CumVal[10]~41  = CARRY((\H0|CumVal [10] & ((\H0|HisRam|altsyncram_component|auto_generated|q_b [10]) # (!\H0|CumVal[9]~39 ))) # (!\H0|CumVal [10] & (\H0|HisRam|altsyncram_component|auto_generated|q_b [10] & !\H0|CumVal[9]~39 )))

	.dataa(\H0|CumVal [10]),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[9]~39 ),
	.combout(\H0|CumVal[10]~40_combout ),
	.cout(\H0|CumVal[10]~41 ));
// synopsys translate_off
defparam \H0|CumVal[10]~40 .lut_mask = 16'h698E;
defparam \H0|CumVal[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y7_N1
cycloneii_lcell_ff \H0|CumVal[10] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[10]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [10]));

// Location: LCCOMB_X35_Y7_N28
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[10]~5 (
// Equation(s):
// \H0|CUM_SRAM_D_In[10]~5_combout  = (\H0|CumVal [10] & (\H0|state [1] & !\H0|state [0]))

	.dataa(vcc),
	.datab(\H0|CumVal [10]),
	.datac(\H0|state [1]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[10]~5 .lut_mask = 16'h00C0;
defparam \H0|CUM_SRAM_D_In[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N4
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[11]~4 (
// Equation(s):
// \H0|CUM_SRAM_D_In[11]~4_combout  = (\H0|CumVal [11] & (\H0|state [1] & !\H0|state [0]))

	.dataa(\H0|CumVal [11]),
	.datab(vcc),
	.datac(\H0|state [1]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[11]~4 .lut_mask = 16'h00A0;
defparam \H0|CUM_SRAM_D_In[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N10
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[12]~3 (
// Equation(s):
// \H0|CUM_SRAM_D_In[12]~3_combout  = (\H0|CumVal [12] & (\H0|state [1] & !\H0|state [0]))

	.dataa(\H0|CumVal [12]),
	.datab(vcc),
	.datac(\H0|state [1]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[12]~3 .lut_mask = 16'h00A0;
defparam \H0|CUM_SRAM_D_In[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N2
cycloneii_lcell_comb \H0|CumVal[11]~42 (
// Equation(s):
// \H0|CumVal[11]~42_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [11] & ((\H0|CumVal [11] & (\H0|CumVal[10]~41  & VCC)) # (!\H0|CumVal [11] & (!\H0|CumVal[10]~41 )))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [11] & 
// ((\H0|CumVal [11] & (!\H0|CumVal[10]~41 )) # (!\H0|CumVal [11] & ((\H0|CumVal[10]~41 ) # (GND)))))
// \H0|CumVal[11]~43  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [11] & (!\H0|CumVal [11] & !\H0|CumVal[10]~41 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [11] & ((!\H0|CumVal[10]~41 ) # (!\H0|CumVal [11]))))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [11]),
	.datab(\H0|CumVal [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[10]~41 ),
	.combout(\H0|CumVal[11]~42_combout ),
	.cout(\H0|CumVal[11]~43 ));
// synopsys translate_off
defparam \H0|CumVal[11]~42 .lut_mask = 16'h9617;
defparam \H0|CumVal[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y7_N3
cycloneii_lcell_ff \H0|CumVal[11] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[11]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [11]));

// Location: LCCOMB_X35_Y7_N4
cycloneii_lcell_comb \H0|CumVal[12]~44 (
// Equation(s):
// \H0|CumVal[12]~44_combout  = ((\H0|HisRam|altsyncram_component|auto_generated|q_b [12] $ (\H0|CumVal [12] $ (!\H0|CumVal[11]~43 )))) # (GND)
// \H0|CumVal[12]~45  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [12] & ((\H0|CumVal [12]) # (!\H0|CumVal[11]~43 ))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [12] & (\H0|CumVal [12] & !\H0|CumVal[11]~43 )))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [12]),
	.datab(\H0|CumVal [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[11]~43 ),
	.combout(\H0|CumVal[12]~44_combout ),
	.cout(\H0|CumVal[12]~45 ));
// synopsys translate_off
defparam \H0|CumVal[12]~44 .lut_mask = 16'h698E;
defparam \H0|CumVal[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y7_N5
cycloneii_lcell_ff \H0|CumVal[12] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[12]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [12]));

// Location: LCCOMB_X35_Y7_N6
cycloneii_lcell_comb \H0|CumVal[13]~46 (
// Equation(s):
// \H0|CumVal[13]~46_combout  = (\H0|CumVal [13] & ((\H0|HisRam|altsyncram_component|auto_generated|q_b [13] & (\H0|CumVal[12]~45  & VCC)) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [13] & (!\H0|CumVal[12]~45 )))) # (!\H0|CumVal [13] & 
// ((\H0|HisRam|altsyncram_component|auto_generated|q_b [13] & (!\H0|CumVal[12]~45 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [13] & ((\H0|CumVal[12]~45 ) # (GND)))))
// \H0|CumVal[13]~47  = CARRY((\H0|CumVal [13] & (!\H0|HisRam|altsyncram_component|auto_generated|q_b [13] & !\H0|CumVal[12]~45 )) # (!\H0|CumVal [13] & ((!\H0|CumVal[12]~45 ) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [13]))))

	.dataa(\H0|CumVal [13]),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[12]~45 ),
	.combout(\H0|CumVal[13]~46_combout ),
	.cout(\H0|CumVal[13]~47 ));
// synopsys translate_off
defparam \H0|CumVal[13]~46 .lut_mask = 16'h9617;
defparam \H0|CumVal[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y7_N7
cycloneii_lcell_ff \H0|CumVal[13] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[13]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [13]));

// Location: LCCOMB_X35_Y8_N0
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[13]~2 (
// Equation(s):
// \H0|CUM_SRAM_D_In[13]~2_combout  = (!\H0|state [0] & (\H0|state [1] & \H0|CumVal [13]))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\H0|CumVal [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[13]~2 .lut_mask = 16'h4040;
defparam \H0|CUM_SRAM_D_In[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N8
cycloneii_lcell_comb \H0|CumVal[14]~48 (
// Equation(s):
// \H0|CumVal[14]~48_combout  = ((\H0|CumVal [14] $ (\H0|HisRam|altsyncram_component|auto_generated|q_b [14] $ (!\H0|CumVal[13]~47 )))) # (GND)
// \H0|CumVal[14]~49  = CARRY((\H0|CumVal [14] & ((\H0|HisRam|altsyncram_component|auto_generated|q_b [14]) # (!\H0|CumVal[13]~47 ))) # (!\H0|CumVal [14] & (\H0|HisRam|altsyncram_component|auto_generated|q_b [14] & !\H0|CumVal[13]~47 )))

	.dataa(\H0|CumVal [14]),
	.datab(\H0|HisRam|altsyncram_component|auto_generated|q_b [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[13]~47 ),
	.combout(\H0|CumVal[14]~48_combout ),
	.cout(\H0|CumVal[14]~49 ));
// synopsys translate_off
defparam \H0|CumVal[14]~48 .lut_mask = 16'h698E;
defparam \H0|CumVal[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y7_N9
cycloneii_lcell_ff \H0|CumVal[14] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[14]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [14]));

// Location: LCCOMB_X34_Y7_N0
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[14]~1 (
// Equation(s):
// \H0|CUM_SRAM_D_In[14]~1_combout  = (\H0|state [1] & (\H0|CumVal [14] & !\H0|state [0]))

	.dataa(vcc),
	.datab(\H0|state [1]),
	.datac(\H0|CumVal [14]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[14]~1 .lut_mask = 16'h00C0;
defparam \H0|CUM_SRAM_D_In[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N22
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[15]~0 (
// Equation(s):
// \H0|CUM_SRAM_D_In[15]~0_combout  = (\H0|CumVal [15] & (\H0|state [1] & !\H0|state [0]))

	.dataa(\H0|CumVal [15]),
	.datab(vcc),
	.datac(\H0|state [1]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[15]~0 .lut_mask = 16'h00A0;
defparam \H0|CUM_SRAM_D_In[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y8_N25
cycloneii_lcell_ff \u2|X_Cont[12] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[12]~42_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [12]));

// Location: LCFF_X39_Y8_N21
cycloneii_lcell_ff \u2|X_Cont[10] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[10]~38_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [10]));

// Location: LCFF_X39_Y8_N11
cycloneii_lcell_ff \u2|X_Cont[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|X_Cont[5]~26_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(\u2|X_Cont[4]~34_combout ),
	.sload(gnd),
	.ena(\u2|X_Cont[4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|X_Cont [5]));

// Location: LCCOMB_X38_Y8_N0
cycloneii_lcell_comb \H0|LessThan2~1 (
// Equation(s):
// \H0|LessThan2~1_cout  = CARRY((!\H0|HDispRam|altsyncram_component|auto_generated|q_b [0] & \u2|X_Cont [0]))

	.dataa(\H0|HDispRam|altsyncram_component|auto_generated|q_b [0]),
	.datab(\u2|X_Cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\H0|LessThan2~1_cout ));
// synopsys translate_off
defparam \H0|LessThan2~1 .lut_mask = 16'h0044;
defparam \H0|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N2
cycloneii_lcell_comb \H0|LessThan2~3 (
// Equation(s):
// \H0|LessThan2~3_cout  = CARRY((\H0|HDispRam|altsyncram_component|auto_generated|q_b [1] & ((!\H0|LessThan2~1_cout ) # (!\u2|X_Cont [1]))) # (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [1] & (!\u2|X_Cont [1] & !\H0|LessThan2~1_cout )))

	.dataa(\H0|HDispRam|altsyncram_component|auto_generated|q_b [1]),
	.datab(\u2|X_Cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan2~1_cout ),
	.combout(),
	.cout(\H0|LessThan2~3_cout ));
// synopsys translate_off
defparam \H0|LessThan2~3 .lut_mask = 16'h002B;
defparam \H0|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N4
cycloneii_lcell_comb \H0|LessThan2~5 (
// Equation(s):
// \H0|LessThan2~5_cout  = CARRY((\u2|X_Cont [2] & ((!\H0|LessThan2~3_cout ) # (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [2]))) # (!\u2|X_Cont [2] & (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [2] & !\H0|LessThan2~3_cout )))

	.dataa(\u2|X_Cont [2]),
	.datab(\H0|HDispRam|altsyncram_component|auto_generated|q_b [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan2~3_cout ),
	.combout(),
	.cout(\H0|LessThan2~5_cout ));
// synopsys translate_off
defparam \H0|LessThan2~5 .lut_mask = 16'h002B;
defparam \H0|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N6
cycloneii_lcell_comb \H0|LessThan2~7 (
// Equation(s):
// \H0|LessThan2~7_cout  = CARRY((\u2|X_Cont [3] & (\H0|HDispRam|altsyncram_component|auto_generated|q_b [3] & !\H0|LessThan2~5_cout )) # (!\u2|X_Cont [3] & ((\H0|HDispRam|altsyncram_component|auto_generated|q_b [3]) # (!\H0|LessThan2~5_cout ))))

	.dataa(\u2|X_Cont [3]),
	.datab(\H0|HDispRam|altsyncram_component|auto_generated|q_b [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan2~5_cout ),
	.combout(),
	.cout(\H0|LessThan2~7_cout ));
// synopsys translate_off
defparam \H0|LessThan2~7 .lut_mask = 16'h004D;
defparam \H0|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N8
cycloneii_lcell_comb \H0|LessThan2~9 (
// Equation(s):
// \H0|LessThan2~9_cout  = CARRY((\H0|HDispRam|altsyncram_component|auto_generated|q_b [4] & (\u2|X_Cont [4] & !\H0|LessThan2~7_cout )) # (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [4] & ((\u2|X_Cont [4]) # (!\H0|LessThan2~7_cout ))))

	.dataa(\H0|HDispRam|altsyncram_component|auto_generated|q_b [4]),
	.datab(\u2|X_Cont [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan2~7_cout ),
	.combout(),
	.cout(\H0|LessThan2~9_cout ));
// synopsys translate_off
defparam \H0|LessThan2~9 .lut_mask = 16'h004D;
defparam \H0|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N10
cycloneii_lcell_comb \H0|LessThan2~11 (
// Equation(s):
// \H0|LessThan2~11_cout  = CARRY((\H0|HDispRam|altsyncram_component|auto_generated|q_b [5] & ((!\H0|LessThan2~9_cout ) # (!\u2|X_Cont [5]))) # (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [5] & (!\u2|X_Cont [5] & !\H0|LessThan2~9_cout )))

	.dataa(\H0|HDispRam|altsyncram_component|auto_generated|q_b [5]),
	.datab(\u2|X_Cont [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan2~9_cout ),
	.combout(),
	.cout(\H0|LessThan2~11_cout ));
// synopsys translate_off
defparam \H0|LessThan2~11 .lut_mask = 16'h002B;
defparam \H0|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N12
cycloneii_lcell_comb \H0|LessThan2~13 (
// Equation(s):
// \H0|LessThan2~13_cout  = CARRY((\H0|HDispRam|altsyncram_component|auto_generated|q_b [6] & (\u2|X_Cont [6] & !\H0|LessThan2~11_cout )) # (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [6] & ((\u2|X_Cont [6]) # (!\H0|LessThan2~11_cout ))))

	.dataa(\H0|HDispRam|altsyncram_component|auto_generated|q_b [6]),
	.datab(\u2|X_Cont [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan2~11_cout ),
	.combout(),
	.cout(\H0|LessThan2~13_cout ));
// synopsys translate_off
defparam \H0|LessThan2~13 .lut_mask = 16'h004D;
defparam \H0|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N14
cycloneii_lcell_comb \H0|LessThan2~15 (
// Equation(s):
// \H0|LessThan2~15_cout  = CARRY((\u2|X_Cont [7] & (\H0|HDispRam|altsyncram_component|auto_generated|q_b [7] & !\H0|LessThan2~13_cout )) # (!\u2|X_Cont [7] & ((\H0|HDispRam|altsyncram_component|auto_generated|q_b [7]) # (!\H0|LessThan2~13_cout ))))

	.dataa(\u2|X_Cont [7]),
	.datab(\H0|HDispRam|altsyncram_component|auto_generated|q_b [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan2~13_cout ),
	.combout(),
	.cout(\H0|LessThan2~15_cout ));
// synopsys translate_off
defparam \H0|LessThan2~15 .lut_mask = 16'h004D;
defparam \H0|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N16
cycloneii_lcell_comb \H0|LessThan2~17 (
// Equation(s):
// \H0|LessThan2~17_cout  = CARRY((\u2|X_Cont [8] & ((!\H0|LessThan2~15_cout ) # (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [8]))) # (!\u2|X_Cont [8] & (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [8] & !\H0|LessThan2~15_cout )))

	.dataa(\u2|X_Cont [8]),
	.datab(\H0|HDispRam|altsyncram_component|auto_generated|q_b [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan2~15_cout ),
	.combout(),
	.cout(\H0|LessThan2~17_cout ));
// synopsys translate_off
defparam \H0|LessThan2~17 .lut_mask = 16'h002B;
defparam \H0|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N18
cycloneii_lcell_comb \H0|LessThan2~19 (
// Equation(s):
// \H0|LessThan2~19_cout  = CARRY((\H0|HDispRam|altsyncram_component|auto_generated|q_b [9] & ((!\H0|LessThan2~17_cout ) # (!\u2|X_Cont [9]))) # (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [9] & (!\u2|X_Cont [9] & !\H0|LessThan2~17_cout )))

	.dataa(\H0|HDispRam|altsyncram_component|auto_generated|q_b [9]),
	.datab(\u2|X_Cont [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan2~17_cout ),
	.combout(),
	.cout(\H0|LessThan2~19_cout ));
// synopsys translate_off
defparam \H0|LessThan2~19 .lut_mask = 16'h002B;
defparam \H0|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N20
cycloneii_lcell_comb \H0|LessThan2~21 (
// Equation(s):
// \H0|LessThan2~21_cout  = CARRY((\H0|HDispRam|altsyncram_component|auto_generated|q_b [10] & (\u2|X_Cont [10] & !\H0|LessThan2~19_cout )) # (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [10] & ((\u2|X_Cont [10]) # (!\H0|LessThan2~19_cout ))))

	.dataa(\H0|HDispRam|altsyncram_component|auto_generated|q_b [10]),
	.datab(\u2|X_Cont [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan2~19_cout ),
	.combout(),
	.cout(\H0|LessThan2~21_cout ));
// synopsys translate_off
defparam \H0|LessThan2~21 .lut_mask = 16'h004D;
defparam \H0|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N22
cycloneii_lcell_comb \H0|LessThan2~23 (
// Equation(s):
// \H0|LessThan2~23_cout  = CARRY((\u2|X_Cont [11] & (\H0|HDispRam|altsyncram_component|auto_generated|q_b [11] & !\H0|LessThan2~21_cout )) # (!\u2|X_Cont [11] & ((\H0|HDispRam|altsyncram_component|auto_generated|q_b [11]) # (!\H0|LessThan2~21_cout ))))

	.dataa(\u2|X_Cont [11]),
	.datab(\H0|HDispRam|altsyncram_component|auto_generated|q_b [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan2~21_cout ),
	.combout(),
	.cout(\H0|LessThan2~23_cout ));
// synopsys translate_off
defparam \H0|LessThan2~23 .lut_mask = 16'h004D;
defparam \H0|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N24
cycloneii_lcell_comb \H0|LessThan2~25 (
// Equation(s):
// \H0|LessThan2~25_cout  = CARRY((\H0|HDispRam|altsyncram_component|auto_generated|q_b [12] & (\u2|X_Cont [12] & !\H0|LessThan2~23_cout )) # (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [12] & ((\u2|X_Cont [12]) # (!\H0|LessThan2~23_cout ))))

	.dataa(\H0|HDispRam|altsyncram_component|auto_generated|q_b [12]),
	.datab(\u2|X_Cont [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan2~23_cout ),
	.combout(),
	.cout(\H0|LessThan2~25_cout ));
// synopsys translate_off
defparam \H0|LessThan2~25 .lut_mask = 16'h004D;
defparam \H0|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N26
cycloneii_lcell_comb \H0|LessThan2~27 (
// Equation(s):
// \H0|LessThan2~27_cout  = CARRY((\u2|X_Cont [13] & (\H0|HDispRam|altsyncram_component|auto_generated|q_b [13] & !\H0|LessThan2~25_cout )) # (!\u2|X_Cont [13] & ((\H0|HDispRam|altsyncram_component|auto_generated|q_b [13]) # (!\H0|LessThan2~25_cout ))))

	.dataa(\u2|X_Cont [13]),
	.datab(\H0|HDispRam|altsyncram_component|auto_generated|q_b [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan2~25_cout ),
	.combout(),
	.cout(\H0|LessThan2~27_cout ));
// synopsys translate_off
defparam \H0|LessThan2~27 .lut_mask = 16'h004D;
defparam \H0|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N28
cycloneii_lcell_comb \H0|LessThan2~29 (
// Equation(s):
// \H0|LessThan2~29_cout  = CARRY((\u2|X_Cont [14] & ((!\H0|LessThan2~27_cout ) # (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [14]))) # (!\u2|X_Cont [14] & (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [14] & !\H0|LessThan2~27_cout )))

	.dataa(\u2|X_Cont [14]),
	.datab(\H0|HDispRam|altsyncram_component|auto_generated|q_b [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan2~27_cout ),
	.combout(),
	.cout(\H0|LessThan2~29_cout ));
// synopsys translate_off
defparam \H0|LessThan2~29 .lut_mask = 16'h002B;
defparam \H0|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N30
cycloneii_lcell_comb \H0|LessThan2~30 (
// Equation(s):
// \H0|LessThan2~30_combout  = (\H0|HDispRam|altsyncram_component|auto_generated|q_b [15] & (\H0|LessThan2~29_cout  & \u2|X_Cont [15])) # (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [15] & ((\H0|LessThan2~29_cout ) # (\u2|X_Cont [15])))

	.dataa(\H0|HDispRam|altsyncram_component|auto_generated|q_b [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|X_Cont [15]),
	.cin(\H0|LessThan2~29_cout ),
	.combout(\H0|LessThan2~30_combout ),
	.cout());
// synopsys translate_off
defparam \H0|LessThan2~30 .lut_mask = 16'hF550;
defparam \H0|LessThan2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N26
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[16]~16 (
// Equation(s):
// \H0|CUM_SRAM_D_In[16]~16_combout  = (\H0|CumVal [16] & (\H0|state [1] & !\H0|state [0]))

	.dataa(\H0|CumVal [16]),
	.datab(vcc),
	.datac(\H0|state [1]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[16]~16 .lut_mask = 16'h00A0;
defparam \H0|CUM_SRAM_D_In[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N14
cycloneii_lcell_comb \H0|CumVal[17]~55 (
// Equation(s):
// \H0|CumVal[17]~55_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [17] & ((\H0|CumVal [17] & (\H0|CumVal[16]~54  & VCC)) # (!\H0|CumVal [17] & (!\H0|CumVal[16]~54 )))) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [17] & 
// ((\H0|CumVal [17] & (!\H0|CumVal[16]~54 )) # (!\H0|CumVal [17] & ((\H0|CumVal[16]~54 ) # (GND)))))
// \H0|CumVal[17]~56  = CARRY((\H0|HisRam|altsyncram_component|auto_generated|q_b [17] & (!\H0|CumVal [17] & !\H0|CumVal[16]~54 )) # (!\H0|HisRam|altsyncram_component|auto_generated|q_b [17] & ((!\H0|CumVal[16]~54 ) # (!\H0|CumVal [17]))))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [17]),
	.datab(\H0|CumVal [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|CumVal[16]~54 ),
	.combout(\H0|CumVal[17]~55_combout ),
	.cout(\H0|CumVal[17]~56 ));
// synopsys translate_off
defparam \H0|CumVal[17]~55 .lut_mask = 16'h9617;
defparam \H0|CumVal[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y7_N15
cycloneii_lcell_ff \H0|CumVal[17] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[17]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [17]));

// Location: LCCOMB_X35_Y7_N24
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[17]~17 (
// Equation(s):
// \H0|CUM_SRAM_D_In[17]~17_combout  = (\H0|state [1] & (\H0|CumVal [17] & !\H0|state [0]))

	.dataa(vcc),
	.datab(\H0|state [1]),
	.datac(\H0|CumVal [17]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[17]~17 .lut_mask = 16'h00C0;
defparam \H0|CUM_SRAM_D_In[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N10
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[18]~18 (
// Equation(s):
// \H0|CUM_SRAM_D_In[18]~18_combout  = (\H0|CumVal [18] & (\H0|state [1] & !\H0|state [0]))

	.dataa(\H0|CumVal [18]),
	.datab(\H0|state [1]),
	.datac(\H0|state [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[18]~18 .lut_mask = 16'h0808;
defparam \H0|CUM_SRAM_D_In[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N18
cycloneii_lcell_comb \H0|CumVal[19]~59 (
// Equation(s):
// \H0|CumVal[19]~59_combout  = \H0|CumVal [19] $ (\H0|CumVal[18]~58  $ (\H0|HisRam|altsyncram_component|auto_generated|q_b [19]))

	.dataa(vcc),
	.datab(\H0|CumVal [19]),
	.datac(vcc),
	.datad(\H0|HisRam|altsyncram_component|auto_generated|q_b [19]),
	.cin(\H0|CumVal[18]~58 ),
	.combout(\H0|CumVal[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CumVal[19]~59 .lut_mask = 16'hC33C;
defparam \H0|CumVal[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y7_N19
cycloneii_lcell_ff \H0|CumVal[19] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|CumVal[19]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\H0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\H0|CumVal[19]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|CumVal [19]));

// Location: LCCOMB_X35_Y7_N30
cycloneii_lcell_comb \H0|CUM_SRAM_D_In[19]~19 (
// Equation(s):
// \H0|CUM_SRAM_D_In[19]~19_combout  = (\H0|CumVal [19] & (\H0|state [1] & !\H0|state [0]))

	.dataa(vcc),
	.datab(\H0|CumVal [19]),
	.datac(\H0|state [1]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\H0|CUM_SRAM_D_In[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \H0|CUM_SRAM_D_In[19]~19 .lut_mask = 16'h00C0;
defparam \H0|CUM_SRAM_D_In[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N12
cycloneii_lcell_comb \H0|LessThan2~32 (
// Equation(s):
// \H0|LessThan2~32_combout  = (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [17] & (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [19] & (!\H0|HDispRam|altsyncram_component|auto_generated|q_b [18] & 
// !\H0|HDispRam|altsyncram_component|auto_generated|q_b [16])))

	.dataa(\H0|HDispRam|altsyncram_component|auto_generated|q_b [17]),
	.datab(\H0|HDispRam|altsyncram_component|auto_generated|q_b [19]),
	.datac(\H0|HDispRam|altsyncram_component|auto_generated|q_b [18]),
	.datad(\H0|HDispRam|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\H0|LessThan2~32_combout ),
	.cout());
// synopsys translate_off
defparam \H0|LessThan2~32 .lut_mask = 16'h0001;
defparam \H0|LessThan2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N18
cycloneii_lcell_comb \H0|LessThan2~33 (
// Equation(s):
// \H0|LessThan2~33_combout  = (!\H0|LessThan2~32_combout ) # (!\H0|LessThan2~30_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\H0|LessThan2~30_combout ),
	.datad(\H0|LessThan2~32_combout ),
	.cin(gnd),
	.combout(\H0|LessThan2~33_combout ),
	.cout());
// synopsys translate_off
defparam \H0|LessThan2~33 .lut_mask = 16'h0FFF;
defparam \H0|LessThan2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y10_N19
cycloneii_lcell_ff \H0|Gr_Out_Cum[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|LessThan2~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|Gr_Out_Cum [7]));

// Location: LCCOMB_X44_Y9_N16
cycloneii_lcell_comb \wr1_data[0]~0 (
// Equation(s):
// \wr1_data[0]~0_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rBlue [2]))

	.dataa(\iSW~combout [1]),
	.datab(\u3|rBlue [2]),
	.datac(vcc),
	.datad(\H0|Gr_Out_Cum [7]),
	.cin(gnd),
	.combout(\wr1_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wr1_data[0]~0 .lut_mask = 16'hEE44;
defparam \wr1_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneii_lcell_comb \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8] = \u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] $ (\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8])

	.dataa(vcc),
	.datab(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.datac(vcc),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.cin(gnd),
	.combout(\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8]),
	.cout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 16'h33CC;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N29
cycloneii_lcell_ff \u3|wData0_d1[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [27]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d1 [3]));

// Location: LCFF_X54_Y9_N29
cycloneii_lcell_ff \u3|wData2_d1[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [3]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d1 [3]));

// Location: LCCOMB_X44_Y9_N26
cycloneii_lcell_comb \u3|rBlue[3]~1 (
// Equation(s):
// \u3|rBlue[3]~1_combout  = (\u3|rBlue[11]~14_combout  & ((\u3|wData2_d1 [3]))) # (!\u3|rBlue[11]~14_combout  & (\u3|wData0_d1 [3]))

	.dataa(\u3|rBlue[11]~14_combout ),
	.datab(\u3|wData0_d1 [3]),
	.datac(vcc),
	.datad(\u3|wData2_d1 [3]),
	.cin(gnd),
	.combout(\u3|rBlue[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue[3]~1 .lut_mask = 16'hEE44;
defparam \u3|rBlue[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y9_N23
cycloneii_lcell_ff \u3|wData1_d1[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [15]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d1 [3]));

// Location: LCCOMB_X48_Y9_N28
cycloneii_lcell_comb \u3|rBlue~18 (
// Equation(s):
// \u3|rBlue~18_combout  = (\u3|rBlue[11]~36_combout  & ((\u3|rBlue[11]~15_combout ) # ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [15])))) # (!\u3|rBlue[11]~36_combout  & (!\u3|rBlue[11]~15_combout  & ((\u3|wData1_d1 [3]))))

	.dataa(\u3|rBlue[11]~36_combout ),
	.datab(\u3|rBlue[11]~15_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [15]),
	.datad(\u3|wData1_d1 [3]),
	.cin(gnd),
	.combout(\u3|rBlue~18_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~18 .lut_mask = 16'hB9A8;
defparam \u3|rBlue~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N18
cycloneii_lcell_comb \u3|rBlue~19 (
// Equation(s):
// \u3|rBlue~19_combout  = (\u3|rBlue~18_combout  & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [27]) # (!\u3|rBlue[11]~15_combout )))) # (!\u3|rBlue~18_combout  & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [3] & 
// ((\u3|rBlue[11]~15_combout ))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [3]),
	.datab(\u3|rBlue~18_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [27]),
	.datad(\u3|rBlue[11]~15_combout ),
	.cin(gnd),
	.combout(\u3|rBlue~19_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~19 .lut_mask = 16'hE2CC;
defparam \u3|rBlue~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y9_N27
cycloneii_lcell_ff \u3|rBlue[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rBlue[3]~1_combout ),
	.sdata(\u3|rBlue~19_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u3|rBlue[11]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rBlue [3]));

// Location: LCCOMB_X44_Y9_N18
cycloneii_lcell_comb \wr1_data[1]~1 (
// Equation(s):
// \wr1_data[1]~1_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rBlue [3]))

	.dataa(\iSW~combout [1]),
	.datab(\u3|rBlue [3]),
	.datac(vcc),
	.datad(\H0|Gr_Out_Cum [7]),
	.cin(gnd),
	.combout(\wr1_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wr1_data[1]~1 .lut_mask = 16'hEE44;
defparam \wr1_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N8
cycloneii_lcell_comb \u3|rBlue[4]~2 (
// Equation(s):
// \u3|rBlue[4]~2_combout  = (\u3|rBlue[11]~14_combout  & ((\u3|wData2_d1 [4]))) # (!\u3|rBlue[11]~14_combout  & (\u3|wData0_d1 [4]))

	.dataa(\u3|wData0_d1 [4]),
	.datab(\u3|wData2_d1 [4]),
	.datac(vcc),
	.datad(\u3|rBlue[11]~14_combout ),
	.cin(gnd),
	.combout(\u3|rBlue[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue[4]~2 .lut_mask = 16'hCCAA;
defparam \u3|rBlue[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N18
cycloneii_lcell_comb \u3|rBlue[11]~36 (
// Equation(s):
// \u3|rBlue[11]~36_combout  = (\u2|X_Cont [0] & ((\u2|Y_Cont [0] & ((\u3|Equal6~4_combout ) # (\u3|mirror_sw~regout ))) # (!\u2|Y_Cont [0] & ((!\u3|mirror_sw~regout )))))

	.dataa(\u3|Equal6~4_combout ),
	.datab(\u2|Y_Cont [0]),
	.datac(\u2|X_Cont [0]),
	.datad(\u3|mirror_sw~regout ),
	.cin(gnd),
	.combout(\u3|rBlue[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue[11]~36 .lut_mask = 16'hC0B0;
defparam \u3|rBlue[11]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N20
cycloneii_lcell_comb \u3|rBlue~21 (
// Equation(s):
// \u3|rBlue~21_combout  = (\u3|rBlue~20_combout  & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [28])) # (!\u3|rBlue[11]~36_combout ))) # (!\u3|rBlue~20_combout  & (\u3|rBlue[11]~36_combout  & 
// (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [16])))

	.dataa(\u3|rBlue~20_combout ),
	.datab(\u3|rBlue[11]~36_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [16]),
	.datad(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [28]),
	.cin(gnd),
	.combout(\u3|rBlue~21_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~21 .lut_mask = 16'hEA62;
defparam \u3|rBlue~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y9_N9
cycloneii_lcell_ff \u3|rBlue[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rBlue[4]~2_combout ),
	.sdata(\u3|rBlue~21_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u3|rBlue[11]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rBlue [4]));

// Location: LCCOMB_X44_Y9_N12
cycloneii_lcell_comb \wr1_data[2]~2 (
// Equation(s):
// \wr1_data[2]~2_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rBlue [4]))

	.dataa(\iSW~combout [1]),
	.datab(\u3|rBlue [4]),
	.datac(vcc),
	.datad(\H0|Gr_Out_Cum [7]),
	.cin(gnd),
	.combout(\wr1_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \wr1_data[2]~2 .lut_mask = 16'hEE44;
defparam \wr1_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N17
cycloneii_lcell_ff \u3|wData0_d1[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [29]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d1 [5]));

// Location: LCCOMB_X44_Y9_N30
cycloneii_lcell_comb \u3|rBlue[5]~3 (
// Equation(s):
// \u3|rBlue[5]~3_combout  = (\u3|rBlue[11]~14_combout  & (\u3|wData2_d1 [5])) # (!\u3|rBlue[11]~14_combout  & ((\u3|wData0_d1 [5])))

	.dataa(\u3|wData2_d1 [5]),
	.datab(\u3|wData0_d1 [5]),
	.datac(vcc),
	.datad(\u3|rBlue[11]~14_combout ),
	.cin(gnd),
	.combout(\u3|rBlue[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue[5]~3 .lut_mask = 16'hAACC;
defparam \u3|rBlue[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N10
cycloneii_lcell_comb \u3|rBlue~22 (
// Equation(s):
// \u3|rBlue~22_combout  = (\u3|rBlue[11]~15_combout  & (((\u3|rBlue[11]~36_combout )))) # (!\u3|rBlue[11]~15_combout  & ((\u3|rBlue[11]~36_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17]))) # (!\u3|rBlue[11]~36_combout  & 
// (\u3|wData1_d1 [5]))))

	.dataa(\u3|rBlue[11]~15_combout ),
	.datab(\u3|wData1_d1 [5]),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [17]),
	.datad(\u3|rBlue[11]~36_combout ),
	.cin(gnd),
	.combout(\u3|rBlue~22_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~22 .lut_mask = 16'hFA44;
defparam \u3|rBlue~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N2
cycloneii_lcell_comb \u3|rBlue~23 (
// Equation(s):
// \u3|rBlue~23_combout  = (\u3|rBlue~22_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [29]) # ((!\u3|rBlue[11]~15_combout )))) # (!\u3|rBlue~22_combout  & (((\u3|rBlue[11]~15_combout  & 
// \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [5]))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [29]),
	.datab(\u3|rBlue~22_combout ),
	.datac(\u3|rBlue[11]~15_combout ),
	.datad(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [5]),
	.cin(gnd),
	.combout(\u3|rBlue~23_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~23 .lut_mask = 16'hBC8C;
defparam \u3|rBlue~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y9_N31
cycloneii_lcell_ff \u3|rBlue[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rBlue[5]~3_combout ),
	.sdata(\u3|rBlue~23_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u3|rBlue[11]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rBlue [5]));

// Location: LCCOMB_X44_Y9_N14
cycloneii_lcell_comb \wr1_data[3]~3 (
// Equation(s):
// \wr1_data[3]~3_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rBlue [5]))

	.dataa(\iSW~combout [1]),
	.datab(\u3|rBlue [5]),
	.datac(vcc),
	.datad(\H0|Gr_Out_Cum [7]),
	.cin(gnd),
	.combout(\wr1_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \wr1_data[3]~3 .lut_mask = 16'hEE44;
defparam \wr1_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N0
cycloneii_lcell_comb \u3|rBlue[6]~4 (
// Equation(s):
// \u3|rBlue[6]~4_combout  = (\u3|rBlue[11]~14_combout  & (\u3|wData2_d1 [6])) # (!\u3|rBlue[11]~14_combout  & ((\u3|wData0_d1 [6])))

	.dataa(\u3|rBlue[11]~14_combout ),
	.datab(\u3|wData2_d1 [6]),
	.datac(vcc),
	.datad(\u3|wData0_d1 [6]),
	.cin(gnd),
	.combout(\u3|rBlue[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue[6]~4 .lut_mask = 16'hDD88;
defparam \u3|rBlue[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N30
cycloneii_lcell_comb \u3|rBlue~24 (
// Equation(s):
// \u3|rBlue~24_combout  = (\u3|rBlue[11]~15_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [6]) # ((\u3|rBlue[11]~36_combout )))) # (!\u3|rBlue[11]~15_combout  & (((\u3|wData1_d1 [6] & !\u3|rBlue[11]~36_combout ))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [6]),
	.datab(\u3|rBlue[11]~15_combout ),
	.datac(\u3|wData1_d1 [6]),
	.datad(\u3|rBlue[11]~36_combout ),
	.cin(gnd),
	.combout(\u3|rBlue~24_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~24 .lut_mask = 16'hCCB8;
defparam \u3|rBlue~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N10
cycloneii_lcell_comb \u3|rBlue~25 (
// Equation(s):
// \u3|rBlue~25_combout  = (\u3|rBlue~24_combout  & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [30]) # (!\u3|rBlue[11]~36_combout )))) # (!\u3|rBlue~24_combout  & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [18] & 
// ((\u3|rBlue[11]~36_combout ))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [18]),
	.datab(\u3|rBlue~24_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [30]),
	.datad(\u3|rBlue[11]~36_combout ),
	.cin(gnd),
	.combout(\u3|rBlue~25_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~25 .lut_mask = 16'hE2CC;
defparam \u3|rBlue~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y9_N1
cycloneii_lcell_ff \u3|rBlue[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rBlue[6]~4_combout ),
	.sdata(\u3|rBlue~25_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u3|rBlue[11]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rBlue [6]));

// Location: LCCOMB_X44_Y9_N20
cycloneii_lcell_comb \wr1_data[4]~4 (
// Equation(s):
// \wr1_data[4]~4_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rBlue [6]))

	.dataa(\iSW~combout [1]),
	.datab(\u3|rBlue [6]),
	.datac(vcc),
	.datad(\H0|Gr_Out_Cum [7]),
	.cin(gnd),
	.combout(\wr1_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \wr1_data[4]~4 .lut_mask = 16'hEE44;
defparam \wr1_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N22
cycloneii_lcell_comb \u3|rBlue[7]~5 (
// Equation(s):
// \u3|rBlue[7]~5_combout  = (\u3|rBlue[11]~14_combout  & (\u3|wData2_d1 [7])) # (!\u3|rBlue[11]~14_combout  & ((\u3|wData0_d1 [7])))

	.dataa(\u3|wData2_d1 [7]),
	.datab(\u3|wData0_d1 [7]),
	.datac(vcc),
	.datad(\u3|rBlue[11]~14_combout ),
	.cin(gnd),
	.combout(\u3|rBlue[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue[7]~5 .lut_mask = 16'hAACC;
defparam \u3|rBlue[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N4
cycloneii_lcell_comb \u3|rBlue~26 (
// Equation(s):
// \u3|rBlue~26_combout  = (\u3|rBlue[11]~36_combout  & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19]) # (\u3|rBlue[11]~15_combout )))) # (!\u3|rBlue[11]~36_combout  & (\u3|wData1_d1 [7] & ((!\u3|rBlue[11]~15_combout ))))

	.dataa(\u3|wData1_d1 [7]),
	.datab(\u3|rBlue[11]~36_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19]),
	.datad(\u3|rBlue[11]~15_combout ),
	.cin(gnd),
	.combout(\u3|rBlue~26_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~26 .lut_mask = 16'hCCE2;
defparam \u3|rBlue~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N16
cycloneii_lcell_comb \u3|rBlue~27 (
// Equation(s):
// \u3|rBlue~27_combout  = (\u3|rBlue~26_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [31]) # ((!\u3|rBlue[11]~15_combout )))) # (!\u3|rBlue~26_combout  & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [7] & 
// \u3|rBlue[11]~15_combout ))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [31]),
	.datab(\u3|rBlue~26_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [7]),
	.datad(\u3|rBlue[11]~15_combout ),
	.cin(gnd),
	.combout(\u3|rBlue~27_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~27 .lut_mask = 16'hB8CC;
defparam \u3|rBlue~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y9_N23
cycloneii_lcell_ff \u3|rBlue[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rBlue[7]~5_combout ),
	.sdata(\u3|rBlue~27_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u3|rBlue[11]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rBlue [7]));

// Location: LCCOMB_X44_Y9_N10
cycloneii_lcell_comb \wr1_data[5]~5 (
// Equation(s):
// \wr1_data[5]~5_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rBlue [7]))

	.dataa(\iSW~combout [1]),
	.datab(\u3|rBlue [7]),
	.datac(vcc),
	.datad(\H0|Gr_Out_Cum [7]),
	.cin(gnd),
	.combout(\wr1_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \wr1_data[5]~5 .lut_mask = 16'hEE44;
defparam \wr1_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iSW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[1]));
// synopsys translate_off
defparam \iSW[1]~I .input_async_reset = "none";
defparam \iSW[1]~I .input_power_up = "low";
defparam \iSW[1]~I .input_register_mode = "none";
defparam \iSW[1]~I .input_sync_reset = "none";
defparam \iSW[1]~I .oe_async_reset = "none";
defparam \iSW[1]~I .oe_power_up = "low";
defparam \iSW[1]~I .oe_register_mode = "none";
defparam \iSW[1]~I .oe_sync_reset = "none";
defparam \iSW[1]~I .operation_mode = "input";
defparam \iSW[1]~I .output_async_reset = "none";
defparam \iSW[1]~I .output_power_up = "low";
defparam \iSW[1]~I .output_register_mode = "none";
defparam \iSW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N4
cycloneii_lcell_comb \wr1_data[6]~6 (
// Equation(s):
// \wr1_data[6]~6_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rBlue [8]))

	.dataa(\u3|rBlue [8]),
	.datab(vcc),
	.datac(\H0|Gr_Out_Cum [7]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr1_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \wr1_data[6]~6 .lut_mask = 16'hF0AA;
defparam \wr1_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N18
cycloneii_lcell_comb \u3|rBlue[9]~7 (
// Equation(s):
// \u3|rBlue[9]~7_combout  = (\u3|rBlue[11]~14_combout  & ((\u3|wData2_d1 [9]))) # (!\u3|rBlue[11]~14_combout  & (\u3|wData0_d1 [9]))

	.dataa(\u3|wData0_d1 [9]),
	.datab(\u3|wData2_d1 [9]),
	.datac(vcc),
	.datad(\u3|rBlue[11]~14_combout ),
	.cin(gnd),
	.combout(\u3|rBlue[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue[9]~7 .lut_mask = 16'hCCAA;
defparam \u3|rBlue[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N2
cycloneii_lcell_comb \u3|rBlue~30 (
// Equation(s):
// \u3|rBlue~30_combout  = (\u3|rBlue[11]~36_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21]) # ((\u3|rBlue[11]~15_combout )))) # (!\u3|rBlue[11]~36_combout  & (((\u3|wData1_d1 [9] & !\u3|rBlue[11]~15_combout ))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [21]),
	.datab(\u3|wData1_d1 [9]),
	.datac(\u3|rBlue[11]~36_combout ),
	.datad(\u3|rBlue[11]~15_combout ),
	.cin(gnd),
	.combout(\u3|rBlue~30_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~30 .lut_mask = 16'hF0AC;
defparam \u3|rBlue~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N20
cycloneii_lcell_comb \u3|rBlue~31 (
// Equation(s):
// \u3|rBlue~31_combout  = (\u3|rBlue[11]~15_combout  & ((\u3|rBlue~30_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [33]))) # (!\u3|rBlue~30_combout  & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [9])))) # 
// (!\u3|rBlue[11]~15_combout  & (((\u3|rBlue~30_combout ))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [9]),
	.datab(\u3|rBlue[11]~15_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [33]),
	.datad(\u3|rBlue~30_combout ),
	.cin(gnd),
	.combout(\u3|rBlue~31_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~31 .lut_mask = 16'hF388;
defparam \u3|rBlue~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N19
cycloneii_lcell_ff \u3|rBlue[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rBlue[9]~7_combout ),
	.sdata(\u3|rBlue~31_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u3|rBlue[11]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rBlue [9]));

// Location: LCCOMB_X50_Y9_N22
cycloneii_lcell_comb \wr1_data[7]~7 (
// Equation(s):
// \wr1_data[7]~7_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rBlue [9]))

	.dataa(vcc),
	.datab(\u3|rBlue [9]),
	.datac(\H0|Gr_Out_Cum [7]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr1_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \wr1_data[7]~7 .lut_mask = 16'hF0CC;
defparam \wr1_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N24
cycloneii_lcell_comb \wr1_data[8]~8 (
// Equation(s):
// \wr1_data[8]~8_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rBlue [10]))

	.dataa(\u3|rBlue [10]),
	.datab(vcc),
	.datac(\H0|Gr_Out_Cum [7]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr1_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \wr1_data[8]~8 .lut_mask = 16'hF0AA;
defparam \wr1_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y9
cycloneii_ram_block \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 (
	.portawe(gnd),
	.portaaddrstall(!\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.portbrewe(\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.ena0(\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena1(\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.clr0(gnd),
	.clr1(!\u1|oRST_0~clkctrl_outclk ),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b [8],\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7],\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6],
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5],\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\wr1_data[8]~8_combout ,\wr1_data[7]~7_combout ,\wr1_data[6]~6_combout ,\wr1_data[5]~5_combout ,\wr1_data[4]~4_combout ,\wr1_data[3]~3_combout ,\wr1_data[2]~2_combout ,\wr1_data[1]~1_combout ,\wr1_data[0]~0_combout }),
	.portbaddr({\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8],\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7],\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6],
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5],\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4],\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3],
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2],\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1],\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .data_interleave_offset_in_bits = 1;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .data_interleave_width_in_bits = 1;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .logical_ram_name = "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .operation_mode = "bidir_dual_port";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_address_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_address_width = 9;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_byte_enable_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_byte_enable_clock = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_in_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_out_clear = "clear1";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_out_clock = "clock0";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_width = 9;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_disable_ce_on_input_registers = "on";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_first_address = 0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_first_bit_number = 0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_last_address = 511;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_logical_ram_depth = 512;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_logical_ram_width = 16;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_write_enable_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_address_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_address_clock = "clock1";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_address_width = 9;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_byte_enable_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_in_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_in_clock = "clock1";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_out_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_out_clock = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_width = 9;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_first_address = 0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_first_bit_number = 0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_last_address = 511;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_logical_ram_depth = 512;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_logical_ram_width = 16;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_read_enable_write_enable_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .ram_block_type = "M4K";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N0
cycloneii_lcell_comb \u7|mDATAIN[0]~0 (
// Equation(s):
// \u7|mDATAIN[0]~0_combout  = (\u7|mWR~regout  & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [0]))) # (!\u7|mWR~regout  & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [0]))

	.dataa(vcc),
	.datab(\u7|mWR~regout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [0]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [0]),
	.cin(gnd),
	.combout(\u7|mDATAIN[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[0]~0 .lut_mask = 16'hFC30;
defparam \u7|mDATAIN[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneii_lcell_comb \u7|control1|init_timer[1]~15 (
// Equation(s):
// \u7|control1|init_timer[1]~15_combout  = (\u7|control1|init_timer [0] & (\u7|control1|init_timer [1] $ (VCC))) # (!\u7|control1|init_timer [0] & (\u7|control1|init_timer [1] & VCC))
// \u7|control1|init_timer[1]~16  = CARRY((\u7|control1|init_timer [0] & \u7|control1|init_timer [1]))

	.dataa(\u7|control1|init_timer [0]),
	.datab(\u7|control1|init_timer [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|control1|init_timer[1]~15_combout ),
	.cout(\u7|control1|init_timer[1]~16 ));
// synopsys translate_off
defparam \u7|control1|init_timer[1]~15 .lut_mask = 16'h6688;
defparam \u7|control1|init_timer[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneii_lcell_comb \u7|control1|init_timer[10]~33 (
// Equation(s):
// \u7|control1|init_timer[10]~33_combout  = (\u7|control1|init_timer [10] & (!\u7|control1|init_timer[9]~32 )) # (!\u7|control1|init_timer [10] & ((\u7|control1|init_timer[9]~32 ) # (GND)))
// \u7|control1|init_timer[10]~34  = CARRY((!\u7|control1|init_timer[9]~32 ) # (!\u7|control1|init_timer [10]))

	.dataa(\u7|control1|init_timer [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|init_timer[9]~32 ),
	.combout(\u7|control1|init_timer[10]~33_combout ),
	.cout(\u7|control1|init_timer[10]~34 ));
// synopsys translate_off
defparam \u7|control1|init_timer[10]~33 .lut_mask = 16'h5A5F;
defparam \u7|control1|init_timer[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y11_N21
cycloneii_lcell_ff \u7|control1|init_timer[10] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[10]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [10]));

// Location: LCCOMB_X11_Y11_N24
cycloneii_lcell_comb \u7|control1|init_timer[12]~37 (
// Equation(s):
// \u7|control1|init_timer[12]~37_combout  = (\u7|control1|init_timer [12] & (!\u7|control1|init_timer[11]~36 )) # (!\u7|control1|init_timer [12] & ((\u7|control1|init_timer[11]~36 ) # (GND)))
// \u7|control1|init_timer[12]~38  = CARRY((!\u7|control1|init_timer[11]~36 ) # (!\u7|control1|init_timer [12]))

	.dataa(\u7|control1|init_timer [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|init_timer[11]~36 ),
	.combout(\u7|control1|init_timer[12]~37_combout ),
	.cout(\u7|control1|init_timer[12]~38 ));
// synopsys translate_off
defparam \u7|control1|init_timer[12]~37 .lut_mask = 16'h5A5F;
defparam \u7|control1|init_timer[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y11_N25
cycloneii_lcell_ff \u7|control1|init_timer[12] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[12]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [12]));

// Location: LCCOMB_X10_Y11_N26
cycloneii_lcell_comb \u7|control1|LessThan1~0 (
// Equation(s):
// \u7|control1|LessThan1~0_combout  = (\u7|control1|init_timer [11] & (\u7|control1|init_timer [10] & \u7|control1|init_timer [12]))

	.dataa(vcc),
	.datab(\u7|control1|init_timer [11]),
	.datac(\u7|control1|init_timer [10]),
	.datad(\u7|control1|init_timer [12]),
	.cin(gnd),
	.combout(\u7|control1|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|LessThan1~0 .lut_mask = 16'hC000;
defparam \u7|control1|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneii_lcell_comb \u7|control1|LessThan0~2 (
// Equation(s):
// \u7|control1|LessThan0~2_combout  = (!\u7|control1|init_timer [13] & ((\u7|control1|LessThan0~1_combout ) # ((!\u7|control1|LessThan1~0_combout ) # (!\u7|control1|init_timer [9]))))

	.dataa(\u7|control1|LessThan0~1_combout ),
	.datab(\u7|control1|init_timer [9]),
	.datac(\u7|control1|init_timer [13]),
	.datad(\u7|control1|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u7|control1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|LessThan0~2 .lut_mask = 16'h0B0F;
defparam \u7|control1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneii_lcell_comb \u7|control1|init_timer[14]~41 (
// Equation(s):
// \u7|control1|init_timer[14]~41_combout  = (\u7|control1|init_timer [14] & (!\u7|control1|init_timer[13]~40 )) # (!\u7|control1|init_timer [14] & ((\u7|control1|init_timer[13]~40 ) # (GND)))
// \u7|control1|init_timer[14]~42  = CARRY((!\u7|control1|init_timer[13]~40 ) # (!\u7|control1|init_timer [14]))

	.dataa(vcc),
	.datab(\u7|control1|init_timer [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|init_timer[13]~40 ),
	.combout(\u7|control1|init_timer[14]~41_combout ),
	.cout(\u7|control1|init_timer[14]~42 ));
// synopsys translate_off
defparam \u7|control1|init_timer[14]~41 .lut_mask = 16'h3C3F;
defparam \u7|control1|init_timer[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneii_lcell_comb \u7|control1|init_timer[15]~44 (
// Equation(s):
// \u7|control1|init_timer[15]~44_combout  = \u7|control1|init_timer[14]~42  $ (!\u7|control1|init_timer [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|control1|init_timer [15]),
	.cin(\u7|control1|init_timer[14]~42 ),
	.combout(\u7|control1|init_timer[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|init_timer[15]~44 .lut_mask = 16'hF00F;
defparam \u7|control1|init_timer[15]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y11_N31
cycloneii_lcell_ff \u7|control1|init_timer[15] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[15]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [15]));

// Location: LCCOMB_X11_Y11_N0
cycloneii_lcell_comb \u7|control1|LessThan0~3 (
// Equation(s):
// \u7|control1|LessThan0~3_combout  = (!\u7|control1|init_timer [15] & ((\u7|control1|LessThan0~2_combout ) # (!\u7|control1|init_timer [14])))

	.dataa(vcc),
	.datab(\u7|control1|init_timer [14]),
	.datac(\u7|control1|LessThan0~2_combout ),
	.datad(\u7|control1|init_timer [15]),
	.cin(gnd),
	.combout(\u7|control1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|LessThan0~3 .lut_mask = 16'h00F3;
defparam \u7|control1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y11_N3
cycloneii_lcell_ff \u7|control1|init_timer[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[1]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [1]));

// Location: LCCOMB_X11_Y11_N4
cycloneii_lcell_comb \u7|control1|init_timer[2]~17 (
// Equation(s):
// \u7|control1|init_timer[2]~17_combout  = (\u7|control1|init_timer [2] & (!\u7|control1|init_timer[1]~16 )) # (!\u7|control1|init_timer [2] & ((\u7|control1|init_timer[1]~16 ) # (GND)))
// \u7|control1|init_timer[2]~18  = CARRY((!\u7|control1|init_timer[1]~16 ) # (!\u7|control1|init_timer [2]))

	.dataa(vcc),
	.datab(\u7|control1|init_timer [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|init_timer[1]~16 ),
	.combout(\u7|control1|init_timer[2]~17_combout ),
	.cout(\u7|control1|init_timer[2]~18 ));
// synopsys translate_off
defparam \u7|control1|init_timer[2]~17 .lut_mask = 16'h3C3F;
defparam \u7|control1|init_timer[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y11_N5
cycloneii_lcell_ff \u7|control1|init_timer[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[2]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [2]));

// Location: LCCOMB_X11_Y11_N8
cycloneii_lcell_comb \u7|control1|init_timer[4]~21 (
// Equation(s):
// \u7|control1|init_timer[4]~21_combout  = (\u7|control1|init_timer [4] & (!\u7|control1|init_timer[3]~20 )) # (!\u7|control1|init_timer [4] & ((\u7|control1|init_timer[3]~20 ) # (GND)))
// \u7|control1|init_timer[4]~22  = CARRY((!\u7|control1|init_timer[3]~20 ) # (!\u7|control1|init_timer [4]))

	.dataa(vcc),
	.datab(\u7|control1|init_timer [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|init_timer[3]~20 ),
	.combout(\u7|control1|init_timer[4]~21_combout ),
	.cout(\u7|control1|init_timer[4]~22 ));
// synopsys translate_off
defparam \u7|control1|init_timer[4]~21 .lut_mask = 16'h3C3F;
defparam \u7|control1|init_timer[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y11_N9
cycloneii_lcell_ff \u7|control1|init_timer[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[4]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [4]));

// Location: LCCOMB_X11_Y11_N10
cycloneii_lcell_comb \u7|control1|init_timer[5]~23 (
// Equation(s):
// \u7|control1|init_timer[5]~23_combout  = (\u7|control1|init_timer [5] & (\u7|control1|init_timer[4]~22  $ (GND))) # (!\u7|control1|init_timer [5] & (!\u7|control1|init_timer[4]~22  & VCC))
// \u7|control1|init_timer[5]~24  = CARRY((\u7|control1|init_timer [5] & !\u7|control1|init_timer[4]~22 ))

	.dataa(\u7|control1|init_timer [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|init_timer[4]~22 ),
	.combout(\u7|control1|init_timer[5]~23_combout ),
	.cout(\u7|control1|init_timer[5]~24 ));
// synopsys translate_off
defparam \u7|control1|init_timer[5]~23 .lut_mask = 16'hA50A;
defparam \u7|control1|init_timer[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneii_lcell_comb \u7|control1|init_timer[7]~27 (
// Equation(s):
// \u7|control1|init_timer[7]~27_combout  = (\u7|control1|init_timer [7] & (\u7|control1|init_timer[6]~26  $ (GND))) # (!\u7|control1|init_timer [7] & (!\u7|control1|init_timer[6]~26  & VCC))
// \u7|control1|init_timer[7]~28  = CARRY((\u7|control1|init_timer [7] & !\u7|control1|init_timer[6]~26 ))

	.dataa(vcc),
	.datab(\u7|control1|init_timer [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|init_timer[6]~26 ),
	.combout(\u7|control1|init_timer[7]~27_combout ),
	.cout(\u7|control1|init_timer[7]~28 ));
// synopsys translate_off
defparam \u7|control1|init_timer[7]~27 .lut_mask = 16'hC30C;
defparam \u7|control1|init_timer[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y11_N15
cycloneii_lcell_ff \u7|control1|init_timer[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[7]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [7]));

// Location: LCCOMB_X11_Y11_N16
cycloneii_lcell_comb \u7|control1|init_timer[8]~29 (
// Equation(s):
// \u7|control1|init_timer[8]~29_combout  = (\u7|control1|init_timer [8] & (!\u7|control1|init_timer[7]~28 )) # (!\u7|control1|init_timer [8] & ((\u7|control1|init_timer[7]~28 ) # (GND)))
// \u7|control1|init_timer[8]~30  = CARRY((!\u7|control1|init_timer[7]~28 ) # (!\u7|control1|init_timer [8]))

	.dataa(\u7|control1|init_timer [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|init_timer[7]~28 ),
	.combout(\u7|control1|init_timer[8]~29_combout ),
	.cout(\u7|control1|init_timer[8]~30 ));
// synopsys translate_off
defparam \u7|control1|init_timer[8]~29 .lut_mask = 16'h5A5F;
defparam \u7|control1|init_timer[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneii_lcell_comb \u7|control1|init_timer[9]~31 (
// Equation(s):
// \u7|control1|init_timer[9]~31_combout  = (\u7|control1|init_timer [9] & (\u7|control1|init_timer[8]~30  $ (GND))) # (!\u7|control1|init_timer [9] & (!\u7|control1|init_timer[8]~30  & VCC))
// \u7|control1|init_timer[9]~32  = CARRY((\u7|control1|init_timer [9] & !\u7|control1|init_timer[8]~30 ))

	.dataa(vcc),
	.datab(\u7|control1|init_timer [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|init_timer[8]~30 ),
	.combout(\u7|control1|init_timer[9]~31_combout ),
	.cout(\u7|control1|init_timer[9]~32 ));
// synopsys translate_off
defparam \u7|control1|init_timer[9]~31 .lut_mask = 16'hC30C;
defparam \u7|control1|init_timer[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y11_N19
cycloneii_lcell_ff \u7|control1|init_timer[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[9]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [9]));

// Location: LCCOMB_X11_Y11_N22
cycloneii_lcell_comb \u7|control1|init_timer[11]~35 (
// Equation(s):
// \u7|control1|init_timer[11]~35_combout  = (\u7|control1|init_timer [11] & (\u7|control1|init_timer[10]~34  $ (GND))) # (!\u7|control1|init_timer [11] & (!\u7|control1|init_timer[10]~34  & VCC))
// \u7|control1|init_timer[11]~36  = CARRY((\u7|control1|init_timer [11] & !\u7|control1|init_timer[10]~34 ))

	.dataa(vcc),
	.datab(\u7|control1|init_timer [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|init_timer[10]~34 ),
	.combout(\u7|control1|init_timer[11]~35_combout ),
	.cout(\u7|control1|init_timer[11]~36 ));
// synopsys translate_off
defparam \u7|control1|init_timer[11]~35 .lut_mask = 16'hC30C;
defparam \u7|control1|init_timer[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y11_N23
cycloneii_lcell_ff \u7|control1|init_timer[11] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[11]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [11]));

// Location: LCCOMB_X11_Y11_N26
cycloneii_lcell_comb \u7|control1|init_timer[13]~39 (
// Equation(s):
// \u7|control1|init_timer[13]~39_combout  = (\u7|control1|init_timer [13] & (\u7|control1|init_timer[12]~38  $ (GND))) # (!\u7|control1|init_timer [13] & (!\u7|control1|init_timer[12]~38  & VCC))
// \u7|control1|init_timer[13]~40  = CARRY((\u7|control1|init_timer [13] & !\u7|control1|init_timer[12]~38 ))

	.dataa(vcc),
	.datab(\u7|control1|init_timer [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|control1|init_timer[12]~38 ),
	.combout(\u7|control1|init_timer[13]~39_combout ),
	.cout(\u7|control1|init_timer[13]~40 ));
// synopsys translate_off
defparam \u7|control1|init_timer[13]~39 .lut_mask = 16'hC30C;
defparam \u7|control1|init_timer[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y11_N27
cycloneii_lcell_ff \u7|control1|init_timer[13] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[13]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [13]));

// Location: LCFF_X11_Y11_N29
cycloneii_lcell_ff \u7|control1|init_timer[14] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[14]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [14]));

// Location: LCCOMB_X10_Y11_N16
cycloneii_lcell_comb \u7|control1|LessThan1~1 (
// Equation(s):
// \u7|control1|LessThan1~1_combout  = (!\u7|control1|init_timer [13] & (((!\u7|control1|PRECHARGE~0_combout  & !\u7|control1|init_timer [9])) # (!\u7|control1|LessThan1~0_combout )))

	.dataa(\u7|control1|PRECHARGE~0_combout ),
	.datab(\u7|control1|LessThan1~0_combout ),
	.datac(\u7|control1|init_timer [13]),
	.datad(\u7|control1|init_timer [9]),
	.cin(gnd),
	.combout(\u7|control1|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|LessThan1~1 .lut_mask = 16'h0307;
defparam \u7|control1|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneii_lcell_comb \u7|control1|LessThan1~2 (
// Equation(s):
// \u7|control1|LessThan1~2_combout  = (!\u7|control1|init_timer [15] & ((\u7|control1|LessThan1~1_combout ) # (!\u7|control1|init_timer [14])))

	.dataa(\u7|control1|init_timer [15]),
	.datab(\u7|control1|init_timer [14]),
	.datac(\u7|control1|LessThan1~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|control1|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|LessThan1~2 .lut_mask = 16'h5151;
defparam \u7|control1|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
cycloneii_lcell_comb \u7|control1|INIT_REQ~feeder (
// Equation(s):
// \u7|control1|INIT_REQ~feeder_combout  = \u7|control1|LessThan1~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|control1|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\u7|control1|INIT_REQ~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|INIT_REQ~feeder .lut_mask = 16'hFF00;
defparam \u7|control1|INIT_REQ~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N3
cycloneii_lcell_ff \u7|control1|INIT_REQ (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|INIT_REQ~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|INIT_REQ~regout ));

// Location: LCCOMB_X15_Y9_N22
cycloneii_lcell_comb \u7|Equal2~0 (
// Equation(s):
// \u7|Equal2~0_combout  = (\u7|RD_MASK [0] & !\u7|Pre_RD~regout )

	.dataa(\u7|RD_MASK [0]),
	.datab(vcc),
	.datac(\u7|Pre_RD~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Equal2~0 .lut_mask = 16'h0A0A;
defparam \u7|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneii_lcell_comb \u7|Selector1~0 (
// Equation(s):
// \u7|Selector1~0_combout  = (\u7|Equal2~0_combout  & (((\u7|ST [1]) # (!\u7|ST [0])) # (!\u7|Equal5~2_combout )))

	.dataa(\u7|Equal5~2_combout ),
	.datab(\u7|ST [1]),
	.datac(\u7|ST [0]),
	.datad(\u7|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u7|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Selector1~0 .lut_mask = 16'hDF00;
defparam \u7|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneii_lcell_comb \u7|CMD[1]~0 (
// Equation(s):
// \u7|CMD[1]~0_combout  = (\u7|control1|CMD_ACK~regout  & ((\u7|Equal6~0_combout ) # ((!\u7|ST[4]~2_combout  & \u7|Equal5~3_combout )))) # (!\u7|control1|CMD_ACK~regout  & (((!\u7|ST[4]~2_combout  & \u7|Equal5~3_combout ))))

	.dataa(\u7|control1|CMD_ACK~regout ),
	.datab(\u7|Equal6~0_combout ),
	.datac(\u7|ST[4]~2_combout ),
	.datad(\u7|Equal5~3_combout ),
	.cin(gnd),
	.combout(\u7|CMD[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|CMD[1]~0 .lut_mask = 16'h8F88;
defparam \u7|CMD[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N15
cycloneii_lcell_ff \u7|CMD[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|CMD[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|CMD [0]));

// Location: LCCOMB_X16_Y9_N0
cycloneii_lcell_comb \u7|Selector0~0 (
// Equation(s):
// \u7|Selector0~0_combout  = (!\u7|Equal2~0_combout  & (((\u7|ST [1]) # (!\u7|ST [0])) # (!\u7|Equal5~2_combout )))

	.dataa(\u7|Equal5~2_combout ),
	.datab(\u7|ST [1]),
	.datac(\u7|ST [0]),
	.datad(\u7|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u7|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Selector0~0 .lut_mask = 16'h00DF;
defparam \u7|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N1
cycloneii_lcell_ff \u7|CMD[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|CMD[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|CMD [1]));

// Location: LCCOMB_X9_Y11_N4
cycloneii_lcell_comb \u7|control1|Equal1~0 (
// Equation(s):
// \u7|control1|Equal1~0_combout  = (\u7|CMD [0] & !\u7|CMD [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|CMD [0]),
	.datad(\u7|CMD [1]),
	.cin(gnd),
	.combout(\u7|control1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|Equal1~0 .lut_mask = 16'h00F0;
defparam \u7|control1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N5
cycloneii_lcell_ff \u7|control1|READA (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|READA~regout ));

// Location: LCCOMB_X9_Y11_N28
cycloneii_lcell_comb \u7|command1|always0~2 (
// Equation(s):
// \u7|command1|always0~2_combout  = (!\u7|control1|REF_REQ~regout  & (\u7|control1|READA~regout  & (\u7|command1|always0~1_combout  & !\u7|command1|do_reada~regout )))

	.dataa(\u7|control1|REF_REQ~regout ),
	.datab(\u7|control1|READA~regout ),
	.datac(\u7|command1|always0~1_combout ),
	.datad(\u7|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u7|command1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|always0~2 .lut_mask = 16'h0040;
defparam \u7|command1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneii_lcell_comb \u7|command1|do_reada~0 (
// Equation(s):
// \u7|command1|do_reada~0_combout  = (!\u7|control1|INIT_REQ~regout  & \u7|command1|always0~2_combout )

	.dataa(vcc),
	.datab(\u7|control1|INIT_REQ~regout ),
	.datac(vcc),
	.datad(\u7|command1|always0~2_combout ),
	.cin(gnd),
	.combout(\u7|command1|do_reada~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|do_reada~0 .lut_mask = 16'h3300;
defparam \u7|command1|do_reada~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N19
cycloneii_lcell_ff \u7|command1|do_reada (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|do_reada~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|do_reada~regout ));

// Location: LCCOMB_X7_Y11_N8
cycloneii_lcell_comb \u7|command1|always3~0 (
// Equation(s):
// \u7|command1|always3~0_combout  = ((\u7|command1|do_writea~regout ) # ((\u7|command1|do_refresh~regout ) # (\u7|command1|do_reada~regout ))) # (!\u7|command1|rw_flag~0_combout )

	.dataa(\u7|command1|rw_flag~0_combout ),
	.datab(\u7|command1|do_writea~regout ),
	.datac(\u7|command1|do_refresh~regout ),
	.datad(\u7|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u7|command1|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|always3~0 .lut_mask = 16'hFFFD;
defparam \u7|command1|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneii_lcell_comb \u7|command1|REF_ACK~0 (
// Equation(s):
// \u7|command1|REF_ACK~0_combout  = (\u7|command1|do_refresh~regout  & ((\u7|control1|REF_REQ~regout ) # ((\u7|command1|always3~0_combout  & \u7|command1|REF_ACK~regout )))) # (!\u7|command1|do_refresh~regout  & (\u7|command1|always3~0_combout  & 
// (\u7|command1|REF_ACK~regout )))

	.dataa(\u7|command1|do_refresh~regout ),
	.datab(\u7|command1|always3~0_combout ),
	.datac(\u7|command1|REF_ACK~regout ),
	.datad(\u7|control1|REF_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|REF_ACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|REF_ACK~0 .lut_mask = 16'hEAC0;
defparam \u7|command1|REF_ACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N27
cycloneii_lcell_ff \u7|command1|REF_ACK (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|REF_ACK~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|REF_ACK~regout ));

// Location: LCCOMB_X9_Y11_N6
cycloneii_lcell_comb \u7|control1|REF_REQ~0 (
// Equation(s):
// \u7|control1|REF_REQ~0_combout  = (\u7|control1|Equal3~4_combout ) # ((!\u7|command1|REF_ACK~regout  & (\u7|control1|REF_REQ~regout  & !\u7|control1|INIT_REQ~regout )))

	.dataa(\u7|control1|Equal3~4_combout ),
	.datab(\u7|command1|REF_ACK~regout ),
	.datac(\u7|control1|REF_REQ~regout ),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u7|control1|REF_REQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|REF_REQ~0 .lut_mask = 16'hAABA;
defparam \u7|control1|REF_REQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N7
cycloneii_lcell_ff \u7|control1|REF_REQ (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|REF_REQ~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|REF_REQ~regout ));

// Location: LCCOMB_X9_Y11_N20
cycloneii_lcell_comb \u7|command1|always0~6 (
// Equation(s):
// \u7|command1|always0~6_combout  = (\u7|command1|always0~1_combout  & (\u7|command1|always0~5_combout  & ((\u7|control1|REFRESH~regout ) # (\u7|control1|REF_REQ~regout ))))

	.dataa(\u7|control1|REFRESH~regout ),
	.datab(\u7|command1|always0~1_combout ),
	.datac(\u7|command1|always0~5_combout ),
	.datad(\u7|control1|REF_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|always0~6 .lut_mask = 16'hC080;
defparam \u7|command1|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N21
cycloneii_lcell_ff \u7|command1|do_refresh (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|always0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|control1|INIT_REQ~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|do_refresh~regout ));

// Location: LCCOMB_X8_Y11_N0
cycloneii_lcell_comb \u7|command1|always0~5 (
// Equation(s):
// \u7|command1|always0~5_combout  = (!\u7|command1|do_writea~regout  & (!\u7|command1|do_refresh~regout  & !\u7|command1|do_reada~regout ))

	.dataa(vcc),
	.datab(\u7|command1|do_writea~regout ),
	.datac(\u7|command1|do_refresh~regout ),
	.datad(\u7|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u7|command1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|always0~5 .lut_mask = 16'h0003;
defparam \u7|command1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y11_N11
cycloneii_lcell_ff \u7|control1|init_timer[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[5]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [5]));

// Location: LCCOMB_X9_Y11_N16
cycloneii_lcell_comb \u7|control1|PRECHARGE~1 (
// Equation(s):
// \u7|control1|PRECHARGE~1_combout  = (!\u7|control1|init_timer [3] & (\u7|control1|init_timer [2] & (!\u7|control1|init_timer [5] & \u7|control1|init_timer [4])))

	.dataa(\u7|control1|init_timer [3]),
	.datab(\u7|control1|init_timer [2]),
	.datac(\u7|control1|init_timer [5]),
	.datad(\u7|control1|init_timer [4]),
	.cin(gnd),
	.combout(\u7|control1|PRECHARGE~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|PRECHARGE~1 .lut_mask = 16'h0400;
defparam \u7|control1|PRECHARGE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N8
cycloneii_lcell_comb \u7|control1|init_timer[0]~43 (
// Equation(s):
// \u7|control1|init_timer[0]~43_combout  = \u7|control1|init_timer [0] $ (((!\u7|control1|init_timer [15] & ((\u7|control1|LessThan0~2_combout ) # (!\u7|control1|init_timer [14])))))

	.dataa(\u7|control1|init_timer [15]),
	.datab(\u7|control1|init_timer [14]),
	.datac(\u7|control1|init_timer [0]),
	.datad(\u7|control1|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u7|control1|init_timer[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|init_timer[0]~43 .lut_mask = 16'hA5E1;
defparam \u7|control1|init_timer[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N9
cycloneii_lcell_ff \u7|control1|init_timer[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[0]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [0]));

// Location: LCCOMB_X10_Y11_N22
cycloneii_lcell_comb \u7|control1|LOAD_MODE~0 (
// Equation(s):
// \u7|control1|LOAD_MODE~0_combout  = (!\u7|control1|init_timer [1] & (\u7|control1|init_timer [14] & (!\u7|control1|init_timer [0] & !\u7|control1|init_timer [15])))

	.dataa(\u7|control1|init_timer [1]),
	.datab(\u7|control1|init_timer [14]),
	.datac(\u7|control1|init_timer [0]),
	.datad(\u7|control1|init_timer [15]),
	.cin(gnd),
	.combout(\u7|control1|LOAD_MODE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|LOAD_MODE~0 .lut_mask = 16'h0004;
defparam \u7|control1|LOAD_MODE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneii_lcell_comb \u7|control1|LOAD_MODE~1 (
// Equation(s):
// \u7|control1|LOAD_MODE~1_combout  = (\u7|control1|LOAD_MODE~0_combout  & (!\u7|control1|init_timer [13] & \u7|control1|LessThan1~0_combout ))

	.dataa(vcc),
	.datab(\u7|control1|LOAD_MODE~0_combout ),
	.datac(\u7|control1|init_timer [13]),
	.datad(\u7|control1|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u7|control1|LOAD_MODE~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|LOAD_MODE~1 .lut_mask = 16'h0C00;
defparam \u7|control1|LOAD_MODE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneii_lcell_comb \u7|control1|PRECHARGE~2 (
// Equation(s):
// \u7|control1|PRECHARGE~2_combout  = (\u7|control1|PRECHARGE~0_combout  & (\u7|control1|PRECHARGE~1_combout  & (\u7|control1|LOAD_MODE~1_combout  & !\u7|control1|init_timer [9])))

	.dataa(\u7|control1|PRECHARGE~0_combout ),
	.datab(\u7|control1|PRECHARGE~1_combout ),
	.datac(\u7|control1|LOAD_MODE~1_combout ),
	.datad(\u7|control1|init_timer [9]),
	.cin(gnd),
	.combout(\u7|control1|PRECHARGE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|PRECHARGE~2 .lut_mask = 16'h0080;
defparam \u7|control1|PRECHARGE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N1
cycloneii_lcell_ff \u7|control1|PRECHARGE (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|PRECHARGE~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|PRECHARGE~regout ));

// Location: LCCOMB_X7_Y11_N0
cycloneii_lcell_comb \u7|command1|always0~4 (
// Equation(s):
// \u7|command1|always0~4_combout  = (!\u7|command1|command_done~regout  & (!\u7|command1|do_precharge~regout  & \u7|control1|PRECHARGE~regout ))

	.dataa(vcc),
	.datab(\u7|command1|command_done~regout ),
	.datac(\u7|command1|do_precharge~regout ),
	.datad(\u7|control1|PRECHARGE~regout ),
	.cin(gnd),
	.combout(\u7|command1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|always0~4 .lut_mask = 16'h0300;
defparam \u7|command1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N1
cycloneii_lcell_ff \u7|command1|do_precharge (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|always0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|control1|INIT_REQ~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|do_precharge~regout ));

// Location: LCFF_X11_Y11_N17
cycloneii_lcell_ff \u7|control1|init_timer[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|init_timer[8]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|control1|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|init_timer [8]));

// Location: LCCOMB_X10_Y11_N28
cycloneii_lcell_comb \u7|control1|LOAD_MODE~3 (
// Equation(s):
// \u7|control1|LOAD_MODE~3_combout  = (\u7|control1|init_timer [3] & (\u7|control1|init_timer [7] & (!\u7|control1|init_timer [8] & \u7|control1|init_timer [9])))

	.dataa(\u7|control1|init_timer [3]),
	.datab(\u7|control1|init_timer [7]),
	.datac(\u7|control1|init_timer [8]),
	.datad(\u7|control1|init_timer [9]),
	.cin(gnd),
	.combout(\u7|control1|LOAD_MODE~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|LOAD_MODE~3 .lut_mask = 16'h0800;
defparam \u7|control1|LOAD_MODE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneii_lcell_comb \u7|control1|LOAD_MODE~4 (
// Equation(s):
// \u7|control1|LOAD_MODE~4_combout  = (\u7|control1|LOAD_MODE~2_combout  & (\u7|control1|LOAD_MODE~1_combout  & (!\u7|control1|init_timer [2] & \u7|control1|LOAD_MODE~3_combout )))

	.dataa(\u7|control1|LOAD_MODE~2_combout ),
	.datab(\u7|control1|LOAD_MODE~1_combout ),
	.datac(\u7|control1|init_timer [2]),
	.datad(\u7|control1|LOAD_MODE~3_combout ),
	.cin(gnd),
	.combout(\u7|control1|LOAD_MODE~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|LOAD_MODE~4 .lut_mask = 16'h0800;
defparam \u7|control1|LOAD_MODE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneii_lcell_comb \u7|control1|LOAD_MODE~5 (
// Equation(s):
// \u7|control1|LOAD_MODE~5_combout  = (!\u7|control1|always3~4_combout  & (\u7|control1|LOAD_MODE~4_combout  & !\u7|control1|LessThan1~2_combout ))

	.dataa(\u7|control1|always3~4_combout ),
	.datab(vcc),
	.datac(\u7|control1|LOAD_MODE~4_combout ),
	.datad(\u7|control1|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\u7|control1|LOAD_MODE~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|LOAD_MODE~5 .lut_mask = 16'h0050;
defparam \u7|control1|LOAD_MODE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N25
cycloneii_lcell_ff \u7|control1|LOAD_MODE (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|LOAD_MODE~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|LOAD_MODE~regout ));

// Location: LCCOMB_X8_Y11_N20
cycloneii_lcell_comb \u7|command1|always0~0 (
// Equation(s):
// \u7|command1|always0~0_combout  = (!\u7|command1|command_done~regout  & (!\u7|command1|do_load_mode~regout  & \u7|control1|LOAD_MODE~regout ))

	.dataa(vcc),
	.datab(\u7|command1|command_done~regout ),
	.datac(\u7|command1|do_load_mode~regout ),
	.datad(\u7|control1|LOAD_MODE~regout ),
	.cin(gnd),
	.combout(\u7|command1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|always0~0 .lut_mask = 16'h0300;
defparam \u7|command1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y11_N21
cycloneii_lcell_ff \u7|command1|do_load_mode (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|always0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|control1|INIT_REQ~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|do_load_mode~regout ));

// Location: LCCOMB_X7_Y11_N22
cycloneii_lcell_comb \u7|command1|command_delay~9 (
// Equation(s):
// \u7|command1|command_delay~9_combout  = (!\u7|control1|INIT_REQ~regout  & ((\u7|command1|do_precharge~regout ) # ((\u7|command1|do_load_mode~regout ) # (!\u7|command1|always0~5_combout ))))

	.dataa(\u7|control1|INIT_REQ~regout ),
	.datab(\u7|command1|do_precharge~regout ),
	.datac(\u7|command1|always0~5_combout ),
	.datad(\u7|command1|do_load_mode~regout ),
	.cin(gnd),
	.combout(\u7|command1|command_delay~9_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|command_delay~9 .lut_mask = 16'h5545;
defparam \u7|command1|command_delay~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N23
cycloneii_lcell_ff \u7|command1|command_delay[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|command_delay~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|command_delay [7]));

// Location: LCCOMB_X7_Y11_N24
cycloneii_lcell_comb \u7|command1|command_delay~8 (
// Equation(s):
// \u7|command1|command_delay~8_combout  = (!\u7|control1|INIT_REQ~regout  & (((\u7|command1|command_delay [7]) # (!\u7|command1|always0~5_combout )) # (!\u7|command1|rw_flag~0_combout )))

	.dataa(\u7|command1|rw_flag~0_combout ),
	.datab(\u7|command1|command_delay [7]),
	.datac(\u7|command1|always0~5_combout ),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|command_delay~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|command_delay~8 .lut_mask = 16'h00DF;
defparam \u7|command1|command_delay~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N25
cycloneii_lcell_ff \u7|command1|command_delay[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|command_delay~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|command_delay [6]));

// Location: LCCOMB_X7_Y11_N2
cycloneii_lcell_comb \u7|command1|command_delay~7 (
// Equation(s):
// \u7|command1|command_delay~7_combout  = (!\u7|control1|INIT_REQ~regout  & (((\u7|command1|command_delay [6]) # (!\u7|command1|always0~5_combout )) # (!\u7|command1|rw_flag~0_combout )))

	.dataa(\u7|command1|rw_flag~0_combout ),
	.datab(\u7|command1|always0~5_combout ),
	.datac(\u7|command1|command_delay [6]),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|command_delay~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|command_delay~7 .lut_mask = 16'h00F7;
defparam \u7|command1|command_delay~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N3
cycloneii_lcell_ff \u7|command1|command_delay[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|command_delay~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|command_delay [5]));

// Location: LCCOMB_X7_Y11_N28
cycloneii_lcell_comb \u7|command1|command_delay~6 (
// Equation(s):
// \u7|command1|command_delay~6_combout  = (!\u7|control1|INIT_REQ~regout  & (((\u7|command1|command_delay [5]) # (!\u7|command1|always0~5_combout )) # (!\u7|command1|rw_flag~0_combout )))

	.dataa(\u7|command1|rw_flag~0_combout ),
	.datab(\u7|command1|command_delay [5]),
	.datac(\u7|command1|always0~5_combout ),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|command_delay~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|command_delay~6 .lut_mask = 16'h00DF;
defparam \u7|command1|command_delay~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N29
cycloneii_lcell_ff \u7|command1|command_delay[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|command_delay~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|command_delay [4]));

// Location: LCCOMB_X7_Y11_N18
cycloneii_lcell_comb \u7|command1|command_delay~5 (
// Equation(s):
// \u7|command1|command_delay~5_combout  = (!\u7|control1|INIT_REQ~regout  & (((\u7|command1|command_delay [4]) # (!\u7|command1|always0~5_combout )) # (!\u7|command1|rw_flag~0_combout )))

	.dataa(\u7|command1|rw_flag~0_combout ),
	.datab(\u7|command1|command_delay [4]),
	.datac(\u7|command1|always0~5_combout ),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|command_delay~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|command_delay~5 .lut_mask = 16'h00DF;
defparam \u7|command1|command_delay~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N19
cycloneii_lcell_ff \u7|command1|command_delay[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|command_delay~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|command_delay [3]));

// Location: LCCOMB_X7_Y11_N12
cycloneii_lcell_comb \u7|command1|command_delay~4 (
// Equation(s):
// \u7|command1|command_delay~4_combout  = (!\u7|control1|INIT_REQ~regout  & (((\u7|command1|command_delay [3]) # (!\u7|command1|always0~5_combout )) # (!\u7|command1|rw_flag~0_combout )))

	.dataa(\u7|command1|rw_flag~0_combout ),
	.datab(\u7|command1|command_delay [3]),
	.datac(\u7|command1|always0~5_combout ),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|command_delay~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|command_delay~4 .lut_mask = 16'h00DF;
defparam \u7|command1|command_delay~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N13
cycloneii_lcell_ff \u7|command1|command_delay[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|command_delay~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|command_delay [2]));

// Location: LCCOMB_X7_Y11_N14
cycloneii_lcell_comb \u7|command1|command_delay~3 (
// Equation(s):
// \u7|command1|command_delay~3_combout  = (!\u7|control1|INIT_REQ~regout  & (((\u7|command1|command_delay [2]) # (!\u7|command1|always0~5_combout )) # (!\u7|command1|rw_flag~0_combout )))

	.dataa(\u7|command1|rw_flag~0_combout ),
	.datab(\u7|command1|command_delay [2]),
	.datac(\u7|command1|always0~5_combout ),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|command_delay~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|command_delay~3 .lut_mask = 16'h00DF;
defparam \u7|command1|command_delay~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N15
cycloneii_lcell_ff \u7|command1|command_delay[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|command_delay~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|command_delay [1]));

// Location: LCCOMB_X7_Y11_N26
cycloneii_lcell_comb \u7|command1|command_delay~2 (
// Equation(s):
// \u7|command1|command_delay~2_combout  = (!\u7|control1|INIT_REQ~regout  & (((\u7|command1|command_delay [1]) # (!\u7|command1|always0~5_combout )) # (!\u7|command1|rw_flag~0_combout )))

	.dataa(\u7|command1|rw_flag~0_combout ),
	.datab(\u7|command1|always0~5_combout ),
	.datac(\u7|command1|command_delay [1]),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|command_delay~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|command_delay~2 .lut_mask = 16'h00F7;
defparam \u7|command1|command_delay~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N27
cycloneii_lcell_ff \u7|command1|command_delay[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|command_delay~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|command_delay [0]));

// Location: LCCOMB_X7_Y11_N4
cycloneii_lcell_comb \u7|command1|command_done~0 (
// Equation(s):
// \u7|command1|command_done~0_combout  = (!\u7|control1|INIT_REQ~regout  & (((\u7|command1|command_delay [0]) # (!\u7|command1|always0~5_combout )) # (!\u7|command1|rw_flag~0_combout )))

	.dataa(\u7|command1|rw_flag~0_combout ),
	.datab(\u7|command1|command_delay [0]),
	.datac(\u7|command1|always0~5_combout ),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|command_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|command_done~0 .lut_mask = 16'h00DF;
defparam \u7|command1|command_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N5
cycloneii_lcell_ff \u7|command1|command_done (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|command_done~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|command_done~regout ));

// Location: LCCOMB_X8_Y11_N18
cycloneii_lcell_comb \u7|command1|rp_done~0 (
// Equation(s):
// \u7|command1|rp_done~0_combout  = (!\u7|control1|INIT_REQ~regout  & ((\u7|command1|rp_shift [0]) # ((!\u7|command1|command_delay [0] & \u7|command1|command_done~regout ))))

	.dataa(\u7|command1|rp_shift [0]),
	.datab(\u7|command1|command_delay [0]),
	.datac(\u7|command1|command_done~regout ),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|rp_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|rp_done~0 .lut_mask = 16'h00BA;
defparam \u7|command1|rp_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneii_lcell_comb \u7|Equal0~0 (
// Equation(s):
// \u7|Equal0~0_combout  = (\u7|Equal7~0_combout  & (\u7|ST [8] & (\u7|ST [0] & !\u7|ST [2])))

	.dataa(\u7|Equal7~0_combout ),
	.datab(\u7|ST [8]),
	.datac(\u7|ST [0]),
	.datad(\u7|ST [2]),
	.cin(gnd),
	.combout(\u7|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Equal0~0 .lut_mask = 16'h0080;
defparam \u7|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N12
cycloneii_lcell_comb \u7|PM_STOP~feeder (
// Equation(s):
// \u7|PM_STOP~feeder_combout  = \u7|Equal0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u7|PM_STOP~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|PM_STOP~feeder .lut_mask = 16'hFF00;
defparam \u7|PM_STOP~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N13
cycloneii_lcell_ff \u7|PM_STOP (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|PM_STOP~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|PM_STOP~regout ));

// Location: LCCOMB_X8_Y11_N26
cycloneii_lcell_comb \u7|command1|ex_read~0 (
// Equation(s):
// \u7|command1|ex_read~0_combout  = (\u7|command1|rp_shift[1]~0_combout  & (!\u7|PM_STOP~regout  & ((\u7|command1|ex_read~regout ) # (\u7|command1|always0~2_combout )))) # (!\u7|command1|rp_shift[1]~0_combout  & (((\u7|command1|ex_read~regout ) # 
// (\u7|command1|always0~2_combout ))))

	.dataa(\u7|command1|rp_shift[1]~0_combout ),
	.datab(\u7|PM_STOP~regout ),
	.datac(\u7|command1|ex_read~regout ),
	.datad(\u7|command1|always0~2_combout ),
	.cin(gnd),
	.combout(\u7|command1|ex_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|ex_read~0 .lut_mask = 16'h7770;
defparam \u7|command1|ex_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y11_N27
cycloneii_lcell_ff \u7|command1|ex_read (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|ex_read~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|control1|INIT_REQ~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|ex_read~regout ));

// Location: LCCOMB_X8_Y11_N8
cycloneii_lcell_comb \u7|command1|rp_shift[1]~0 (
// Equation(s):
// \u7|command1|rp_shift[1]~0_combout  = (\u7|command1|ex_write~regout  & ((\u7|command1|command_delay [0]) # ((!\u7|command1|command_done~regout )))) # (!\u7|command1|ex_write~regout  & (\u7|command1|ex_read~regout  & ((\u7|command1|command_delay [0]) # 
// (!\u7|command1|command_done~regout ))))

	.dataa(\u7|command1|ex_write~regout ),
	.datab(\u7|command1|command_delay [0]),
	.datac(\u7|command1|command_done~regout ),
	.datad(\u7|command1|ex_read~regout ),
	.cin(gnd),
	.combout(\u7|command1|rp_shift[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|rp_shift[1]~0 .lut_mask = 16'hCF8A;
defparam \u7|command1|rp_shift[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N14
cycloneii_lcell_comb \u7|command1|rp_shift[1]~1 (
// Equation(s):
// \u7|command1|rp_shift[1]~1_combout  = ((\u7|PM_STOP~regout ) # (\u7|control1|INIT_REQ~regout )) # (!\u7|command1|rp_shift[1]~0_combout )

	.dataa(vcc),
	.datab(\u7|command1|rp_shift[1]~0_combout ),
	.datac(\u7|PM_STOP~regout ),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|rp_shift[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|rp_shift[1]~1 .lut_mask = 16'hFFF3;
defparam \u7|command1|rp_shift[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y11_N19
cycloneii_lcell_ff \u7|command1|rp_done (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|rp_done~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|command1|rp_shift[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|rp_done~regout ));

// Location: LCCOMB_X8_Y11_N4
cycloneii_lcell_comb \u7|command1|always0~1 (
// Equation(s):
// \u7|command1|always0~1_combout  = (!\u7|command1|command_done~regout  & !\u7|command1|rp_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|command1|command_done~regout ),
	.datad(\u7|command1|rp_done~regout ),
	.cin(gnd),
	.combout(\u7|command1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|always0~1 .lut_mask = 16'h000F;
defparam \u7|command1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
cycloneii_lcell_comb \u7|control1|Equal2~0 (
// Equation(s):
// \u7|control1|Equal2~0_combout  = (!\u7|CMD [0] & \u7|CMD [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|CMD [0]),
	.datad(\u7|CMD [1]),
	.cin(gnd),
	.combout(\u7|control1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|Equal2~0 .lut_mask = 16'h0F00;
defparam \u7|control1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N23
cycloneii_lcell_ff \u7|control1|WRITEA (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|Equal2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|WRITEA~regout ));

// Location: LCCOMB_X8_Y11_N30
cycloneii_lcell_comb \u7|command1|always0~3 (
// Equation(s):
// \u7|command1|always0~3_combout  = (!\u7|control1|REF_REQ~regout  & (!\u7|command1|do_writea~regout  & (\u7|command1|always0~1_combout  & \u7|control1|WRITEA~regout )))

	.dataa(\u7|control1|REF_REQ~regout ),
	.datab(\u7|command1|do_writea~regout ),
	.datac(\u7|command1|always0~1_combout ),
	.datad(\u7|control1|WRITEA~regout ),
	.cin(gnd),
	.combout(\u7|command1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|always0~3 .lut_mask = 16'h1000;
defparam \u7|command1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N28
cycloneii_lcell_comb \u7|command1|do_writea~0 (
// Equation(s):
// \u7|command1|do_writea~0_combout  = (\u7|command1|always0~3_combout  & !\u7|control1|INIT_REQ~regout )

	.dataa(vcc),
	.datab(\u7|command1|always0~3_combout ),
	.datac(vcc),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u7|command1|do_writea~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|do_writea~0 .lut_mask = 16'h00CC;
defparam \u7|command1|do_writea~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y11_N29
cycloneii_lcell_ff \u7|command1|do_writea (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|do_writea~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|do_writea~regout ));

// Location: LCCOMB_X7_Y10_N0
cycloneii_lcell_comb \u7|command1|oe4~1 (
// Equation(s):
// \u7|command1|oe4~1_combout  = (\u7|command1|do_writea~regout ) # ((\u7|command1|oe4~0_combout  & (\u7|command1|oe4~regout  & !\u7|command1|do_precharge~regout )))

	.dataa(\u7|command1|oe4~0_combout ),
	.datab(\u7|command1|do_writea~regout ),
	.datac(\u7|command1|oe4~regout ),
	.datad(\u7|command1|do_precharge~regout ),
	.cin(gnd),
	.combout(\u7|command1|oe4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|oe4~1 .lut_mask = 16'hCCEC;
defparam \u7|command1|oe4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N1
cycloneii_lcell_ff \u7|command1|oe4 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|oe4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|oe4~regout ));

// Location: LCCOMB_X1_Y12_N6
cycloneii_lcell_comb \u7|mDATAIN[1]~1 (
// Equation(s):
// \u7|mDATAIN[1]~1_combout  = (\u7|mWR~regout  & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [1]))) # (!\u7|mWR~regout  & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [1]))

	.dataa(vcc),
	.datab(\u7|mWR~regout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [1]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [1]),
	.cin(gnd),
	.combout(\u7|mDATAIN[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[1]~1 .lut_mask = 16'hFC30;
defparam \u7|mDATAIN[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N20
cycloneii_lcell_comb \u7|mDATAIN[2]~2 (
// Equation(s):
// \u7|mDATAIN[2]~2_combout  = (\u7|mWR~regout  & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2])) # (!\u7|mWR~regout  & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2])))

	.dataa(\u7|mWR~regout ),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2]),
	.cin(gnd),
	.combout(\u7|mDATAIN[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[2]~2 .lut_mask = 16'hF5A0;
defparam \u7|mDATAIN[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N6
cycloneii_lcell_comb \u7|mDATAIN[3]~3 (
// Equation(s):
// \u7|mDATAIN[3]~3_combout  = (\u7|mWR~regout  & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3])) # (!\u7|mWR~regout  & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3])))

	.dataa(\u7|mWR~regout ),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3]),
	.cin(gnd),
	.combout(\u7|mDATAIN[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[3]~3 .lut_mask = 16'hF5A0;
defparam \u7|mDATAIN[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N12
cycloneii_lcell_comb \u7|mDATAIN[4]~4 (
// Equation(s):
// \u7|mDATAIN[4]~4_combout  = (\u7|mWR~regout  & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4])) # (!\u7|mWR~regout  & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4])))

	.dataa(\u7|mWR~regout ),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4]),
	.cin(gnd),
	.combout(\u7|mDATAIN[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[4]~4 .lut_mask = 16'hF5A0;
defparam \u7|mDATAIN[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N20
cycloneii_lcell_comb \u7|mDATAIN[5]~5 (
// Equation(s):
// \u7|mDATAIN[5]~5_combout  = (\u7|mWR~regout  & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5]))) # (!\u7|mWR~regout  & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5]))

	.dataa(vcc),
	.datab(\u7|mWR~regout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5]),
	.cin(gnd),
	.combout(\u7|mDATAIN[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[5]~5 .lut_mask = 16'hFC30;
defparam \u7|mDATAIN[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N18
cycloneii_lcell_comb \u7|mDATAIN[6]~6 (
// Equation(s):
// \u7|mDATAIN[6]~6_combout  = (\u7|mWR~regout  & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6]))) # (!\u7|mWR~regout  & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6]))

	.dataa(vcc),
	.datab(\u7|mWR~regout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6]),
	.cin(gnd),
	.combout(\u7|mDATAIN[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[6]~6 .lut_mask = 16'hFC30;
defparam \u7|mDATAIN[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N12
cycloneii_lcell_comb \u7|mDATAIN[7]~7 (
// Equation(s):
// \u7|mDATAIN[7]~7_combout  = (\u7|mWR~regout  & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7]))) # (!\u7|mWR~regout  & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7]))

	.dataa(vcc),
	.datab(\u7|mWR~regout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7]),
	.cin(gnd),
	.combout(\u7|mDATAIN[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[7]~7 .lut_mask = 16'hFC30;
defparam \u7|mDATAIN[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N28
cycloneii_lcell_comb \u7|mDATAIN[8]~8 (
// Equation(s):
// \u7|mDATAIN[8]~8_combout  = (\u7|mWR~regout  & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8]))) # (!\u7|mWR~regout  & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8]))

	.dataa(vcc),
	.datab(\u7|mWR~regout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8]),
	.cin(gnd),
	.combout(\u7|mDATAIN[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[8]~8 .lut_mask = 16'hFC30;
defparam \u7|mDATAIN[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N10
cycloneii_lcell_comb \u3|rBlue[11]~9 (
// Equation(s):
// \u3|rBlue[11]~9_combout  = (\u3|rBlue[11]~14_combout  & ((\u3|wData2_d1 [11]))) # (!\u3|rBlue[11]~14_combout  & (\u3|wData0_d1 [11]))

	.dataa(\u3|wData0_d1 [11]),
	.datab(\u3|wData2_d1 [11]),
	.datac(vcc),
	.datad(\u3|rBlue[11]~14_combout ),
	.cin(gnd),
	.combout(\u3|rBlue[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue[11]~9 .lut_mask = 16'hCCAA;
defparam \u3|rBlue[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N0
cycloneii_lcell_comb \u3|rBlue~34 (
// Equation(s):
// \u3|rBlue~34_combout  = (\u3|rBlue[11]~15_combout  & (((\u3|rBlue[11]~36_combout )))) # (!\u3|rBlue[11]~15_combout  & ((\u3|rBlue[11]~36_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23]))) # (!\u3|rBlue[11]~36_combout  & 
// (\u3|wData1_d1 [11]))))

	.dataa(\u3|wData1_d1 [11]),
	.datab(\u3|rBlue[11]~15_combout ),
	.datac(\u3|rBlue[11]~36_combout ),
	.datad(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [23]),
	.cin(gnd),
	.combout(\u3|rBlue~34_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~34 .lut_mask = 16'hF2C2;
defparam \u3|rBlue~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N18
cycloneii_lcell_comb \u3|rBlue~35 (
// Equation(s):
// \u3|rBlue~35_combout  = (\u3|rBlue~34_combout  & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [35]) # ((!\u3|rBlue[11]~15_combout )))) # (!\u3|rBlue~34_combout  & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [11] & 
// \u3|rBlue[11]~15_combout ))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [35]),
	.datab(\u3|rBlue~34_combout ),
	.datac(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [11]),
	.datad(\u3|rBlue[11]~15_combout ),
	.cin(gnd),
	.combout(\u3|rBlue~35_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rBlue~35 .lut_mask = 16'hB8CC;
defparam \u3|rBlue~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N11
cycloneii_lcell_ff \u3|rBlue[11] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rBlue[11]~9_combout ),
	.sdata(\u3|rBlue~35_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u3|rBlue[11]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rBlue [11]));

// Location: LCCOMB_X44_Y9_N24
cycloneii_lcell_comb \wr1_data[9]~9 (
// Equation(s):
// \wr1_data[9]~9_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rBlue [11]))

	.dataa(\iSW~combout [1]),
	.datab(\u3|rBlue [11]),
	.datac(vcc),
	.datad(\H0|Gr_Out_Cum [7]),
	.cin(gnd),
	.combout(\wr1_data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \wr1_data[9]~9 .lut_mask = 16'hEE44;
defparam \wr1_data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N30
cycloneii_lcell_comb \u3|rGreen[7]~45 (
// Equation(s):
// \u3|rGreen[7]~45_combout  = (\u2|X_Cont [0] & ((\u2|Y_Cont [0] $ (\u3|mirror_sw~regout )))) # (!\u2|X_Cont [0] & (!\u3|Equal9~5_combout  & (\u2|Y_Cont [0] $ (!\u3|mirror_sw~regout ))))

	.dataa(\u3|Equal9~5_combout ),
	.datab(\u2|Y_Cont [0]),
	.datac(\u2|X_Cont [0]),
	.datad(\u3|mirror_sw~regout ),
	.cin(gnd),
	.combout(\u3|rGreen[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen[7]~45 .lut_mask = 16'h34C1;
defparam \u3|rGreen[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N19
cycloneii_lcell_ff \u3|wData0_d1[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [32]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d1 [8]));

// Location: LCFF_X48_Y9_N15
cycloneii_lcell_ff \u3|wData0_d1[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [26]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d1 [2]));

// Location: LCFF_X51_Y9_N3
cycloneii_lcell_ff \u3|wData0_d1[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [25]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d1 [1]));

// Location: LCCOMB_X51_Y9_N0
cycloneii_lcell_comb \u3|Add0~1 (
// Equation(s):
// \u3|Add0~1_cout  = CARRY((\u3|wData0_d1 [0] & \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [12]))

	.dataa(\u3|wData0_d1 [0]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u3|Add0~1_cout ));
// synopsys translate_off
defparam \u3|Add0~1 .lut_mask = 16'h0088;
defparam \u3|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N2
cycloneii_lcell_comb \u3|Add0~3 (
// Equation(s):
// \u3|Add0~3_cout  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [13] & (!\u3|wData0_d1 [1] & !\u3|Add0~1_cout )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [13] & ((!\u3|Add0~1_cout ) # (!\u3|wData0_d1 
// [1]))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [13]),
	.datab(\u3|wData0_d1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add0~1_cout ),
	.combout(),
	.cout(\u3|Add0~3_cout ));
// synopsys translate_off
defparam \u3|Add0~3 .lut_mask = 16'h0017;
defparam \u3|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N4
cycloneii_lcell_comb \u3|Add0~5 (
// Equation(s):
// \u3|Add0~5_cout  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [14] & ((\u3|wData0_d1 [2]) # (!\u3|Add0~3_cout ))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [14] & (\u3|wData0_d1 [2] & !\u3|Add0~3_cout )))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [14]),
	.datab(\u3|wData0_d1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add0~3_cout ),
	.combout(),
	.cout(\u3|Add0~5_cout ));
// synopsys translate_off
defparam \u3|Add0~5 .lut_mask = 16'h008E;
defparam \u3|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N6
cycloneii_lcell_comb \u3|Add0~6 (
// Equation(s):
// \u3|Add0~6_combout  = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [15] & ((\u3|wData0_d1 [3] & (\u3|Add0~5_cout  & VCC)) # (!\u3|wData0_d1 [3] & (!\u3|Add0~5_cout )))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b 
// [15] & ((\u3|wData0_d1 [3] & (!\u3|Add0~5_cout )) # (!\u3|wData0_d1 [3] & ((\u3|Add0~5_cout ) # (GND)))))
// \u3|Add0~7  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [15] & (!\u3|wData0_d1 [3] & !\u3|Add0~5_cout )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [15] & ((!\u3|Add0~5_cout ) # (!\u3|wData0_d1 [3]))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [15]),
	.datab(\u3|wData0_d1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add0~5_cout ),
	.combout(\u3|Add0~6_combout ),
	.cout(\u3|Add0~7 ));
// synopsys translate_off
defparam \u3|Add0~6 .lut_mask = 16'h9617;
defparam \u3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N8
cycloneii_lcell_comb \u3|Add0~8 (
// Equation(s):
// \u3|Add0~8_combout  = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [16] $ (\u3|wData0_d1 [4] $ (!\u3|Add0~7 )))) # (GND)
// \u3|Add0~9  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [16] & ((\u3|wData0_d1 [4]) # (!\u3|Add0~7 ))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [16] & (\u3|wData0_d1 [4] & !\u3|Add0~7 )))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [16]),
	.datab(\u3|wData0_d1 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add0~7 ),
	.combout(\u3|Add0~8_combout ),
	.cout(\u3|Add0~9 ));
// synopsys translate_off
defparam \u3|Add0~8 .lut_mask = 16'h698E;
defparam \u3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N12
cycloneii_lcell_comb \u3|Add0~12 (
// Equation(s):
// \u3|Add0~12_combout  = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [18] $ (\u3|wData0_d1 [6] $ (!\u3|Add0~11 )))) # (GND)
// \u3|Add0~13  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [18] & ((\u3|wData0_d1 [6]) # (!\u3|Add0~11 ))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [18] & (\u3|wData0_d1 [6] & !\u3|Add0~11 )))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [18]),
	.datab(\u3|wData0_d1 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add0~11 ),
	.combout(\u3|Add0~12_combout ),
	.cout(\u3|Add0~13 ));
// synopsys translate_off
defparam \u3|Add0~12 .lut_mask = 16'h698E;
defparam \u3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N14
cycloneii_lcell_comb \u3|Add0~14 (
// Equation(s):
// \u3|Add0~14_combout  = (\u3|wData0_d1 [7] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19] & (\u3|Add0~13  & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19] & (!\u3|Add0~13 )))) # (!\u3|wData0_d1 [7] & 
// ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19] & (!\u3|Add0~13 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19] & ((\u3|Add0~13 ) # (GND)))))
// \u3|Add0~15  = CARRY((\u3|wData0_d1 [7] & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19] & !\u3|Add0~13 )) # (!\u3|wData0_d1 [7] & ((!\u3|Add0~13 ) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19]))))

	.dataa(\u3|wData0_d1 [7]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add0~13 ),
	.combout(\u3|Add0~14_combout ),
	.cout(\u3|Add0~15 ));
// synopsys translate_off
defparam \u3|Add0~14 .lut_mask = 16'h9617;
defparam \u3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N16
cycloneii_lcell_comb \u3|Add0~16 (
// Equation(s):
// \u3|Add0~16_combout  = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20] $ (\u3|wData0_d1 [8] $ (!\u3|Add0~15 )))) # (GND)
// \u3|Add0~17  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20] & ((\u3|wData0_d1 [8]) # (!\u3|Add0~15 ))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20] & (\u3|wData0_d1 [8] & !\u3|Add0~15 )))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [20]),
	.datab(\u3|wData0_d1 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add0~15 ),
	.combout(\u3|Add0~16_combout ),
	.cout(\u3|Add0~17 ));
// synopsys translate_off
defparam \u3|Add0~16 .lut_mask = 16'h698E;
defparam \u3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N10
cycloneii_lcell_comb \u3|Equal6~5 (
// Equation(s):
// \u3|Equal6~5_combout  = (\u2|Y_Cont [0] & \u3|Equal6~4_combout )

	.dataa(vcc),
	.datab(\u2|Y_Cont [0]),
	.datac(\u3|Equal6~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|Equal6~5_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Equal6~5 .lut_mask = 16'hC0C0;
defparam \u3|Equal6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N16
cycloneii_lcell_comb \u3|rGreen[7]~6 (
// Equation(s):
// \u3|rGreen[7]~6_combout  = (\u3|Equal9~5_combout  & (((\u3|rRed[2]~4_combout  & \u3|Equal6~5_combout )) # (!\u2|X_Cont [0]))) # (!\u3|Equal9~5_combout  & (\u3|rRed[2]~4_combout  & ((\u3|Equal6~5_combout ))))

	.dataa(\u3|Equal9~5_combout ),
	.datab(\u3|rRed[2]~4_combout ),
	.datac(\u2|X_Cont [0]),
	.datad(\u3|Equal6~5_combout ),
	.cin(gnd),
	.combout(\u3|rGreen[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen[7]~6 .lut_mask = 16'hCE0A;
defparam \u3|rGreen[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N28
cycloneii_lcell_comb \u3|wData1_d1[0]~feeder (
// Equation(s):
// \u3|wData1_d1[0]~feeder_combout  = \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [12]),
	.cin(gnd),
	.combout(\u3|wData1_d1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|wData1_d1[0]~feeder .lut_mask = 16'hFF00;
defparam \u3|wData1_d1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y9_N29
cycloneii_lcell_ff \u3|wData1_d1[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|wData1_d1[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d1 [0]));

// Location: LCCOMB_X53_Y9_N2
cycloneii_lcell_comb \u3|Add2~1 (
// Equation(s):
// \u3|Add2~1_cout  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [0] & \u3|wData1_d1 [0]))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [0]),
	.datab(\u3|wData1_d1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u3|Add2~1_cout ));
// synopsys translate_off
defparam \u3|Add2~1 .lut_mask = 16'h0088;
defparam \u3|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N4
cycloneii_lcell_comb \u3|Add2~3 (
// Equation(s):
// \u3|Add2~3_cout  = CARRY((\u3|wData1_d1 [1] & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [1] & !\u3|Add2~1_cout )) # (!\u3|wData1_d1 [1] & ((!\u3|Add2~1_cout ) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [1]))))

	.dataa(\u3|wData1_d1 [1]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add2~1_cout ),
	.combout(),
	.cout(\u3|Add2~3_cout ));
// synopsys translate_off
defparam \u3|Add2~3 .lut_mask = 16'h0017;
defparam \u3|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N6
cycloneii_lcell_comb \u3|Add2~5 (
// Equation(s):
// \u3|Add2~5_cout  = CARRY((\u3|wData1_d1 [2] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [2]) # (!\u3|Add2~3_cout ))) # (!\u3|wData1_d1 [2] & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [2] & !\u3|Add2~3_cout )))

	.dataa(\u3|wData1_d1 [2]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add2~3_cout ),
	.combout(),
	.cout(\u3|Add2~5_cout ));
// synopsys translate_off
defparam \u3|Add2~5 .lut_mask = 16'h008E;
defparam \u3|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N8
cycloneii_lcell_comb \u3|Add2~6 (
// Equation(s):
// \u3|Add2~6_combout  = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [3] & ((\u3|wData1_d1 [3] & (\u3|Add2~5_cout  & VCC)) # (!\u3|wData1_d1 [3] & (!\u3|Add2~5_cout )))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [3] 
// & ((\u3|wData1_d1 [3] & (!\u3|Add2~5_cout )) # (!\u3|wData1_d1 [3] & ((\u3|Add2~5_cout ) # (GND)))))
// \u3|Add2~7  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [3] & (!\u3|wData1_d1 [3] & !\u3|Add2~5_cout )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [3] & ((!\u3|Add2~5_cout ) # (!\u3|wData1_d1 [3]))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [3]),
	.datab(\u3|wData1_d1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add2~5_cout ),
	.combout(\u3|Add2~6_combout ),
	.cout(\u3|Add2~7 ));
// synopsys translate_off
defparam \u3|Add2~6 .lut_mask = 16'h9617;
defparam \u3|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N12
cycloneii_lcell_comb \u3|Add2~10 (
// Equation(s):
// \u3|Add2~10_combout  = (\u3|wData1_d1 [5] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [5] & (\u3|Add2~9  & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [5] & (!\u3|Add2~9 )))) # (!\u3|wData1_d1 [5] & 
// ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [5] & (!\u3|Add2~9 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [5] & ((\u3|Add2~9 ) # (GND)))))
// \u3|Add2~11  = CARRY((\u3|wData1_d1 [5] & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [5] & !\u3|Add2~9 )) # (!\u3|wData1_d1 [5] & ((!\u3|Add2~9 ) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [5]))))

	.dataa(\u3|wData1_d1 [5]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add2~9 ),
	.combout(\u3|Add2~10_combout ),
	.cout(\u3|Add2~11 ));
// synopsys translate_off
defparam \u3|Add2~10 .lut_mask = 16'h9617;
defparam \u3|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N14
cycloneii_lcell_comb \u3|Add2~12 (
// Equation(s):
// \u3|Add2~12_combout  = ((\u3|wData1_d1 [6] $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [6] $ (!\u3|Add2~11 )))) # (GND)
// \u3|Add2~13  = CARRY((\u3|wData1_d1 [6] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [6]) # (!\u3|Add2~11 ))) # (!\u3|wData1_d1 [6] & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [6] & !\u3|Add2~11 )))

	.dataa(\u3|wData1_d1 [6]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add2~11 ),
	.combout(\u3|Add2~12_combout ),
	.cout(\u3|Add2~13 ));
// synopsys translate_off
defparam \u3|Add2~12 .lut_mask = 16'h698E;
defparam \u3|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N18
cycloneii_lcell_comb \u3|Add2~16 (
// Equation(s):
// \u3|Add2~16_combout  = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [8] $ (\u3|wData1_d1 [8] $ (!\u3|Add2~15 )))) # (GND)
// \u3|Add2~17  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [8] & ((\u3|wData1_d1 [8]) # (!\u3|Add2~15 ))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [8] & (\u3|wData1_d1 [8] & !\u3|Add2~15 )))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [8]),
	.datab(\u3|wData1_d1 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add2~15 ),
	.combout(\u3|Add2~16_combout ),
	.cout(\u3|Add2~17 ));
// synopsys translate_off
defparam \u3|Add2~16 .lut_mask = 16'h698E;
defparam \u3|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N24
cycloneii_lcell_comb \u3|rGreen~7 (
// Equation(s):
// \u3|rGreen~7_combout  = (\u3|rGreen[7]~45_combout  & (((\u3|rGreen[7]~6_combout )))) # (!\u3|rGreen[7]~45_combout  & ((\u3|rGreen[7]~6_combout  & (\u3|rGreen~5_combout )) # (!\u3|rGreen[7]~6_combout  & ((\u3|Add2~16_combout )))))

	.dataa(\u3|rGreen~5_combout ),
	.datab(\u3|rGreen[7]~45_combout ),
	.datac(\u3|rGreen[7]~6_combout ),
	.datad(\u3|Add2~16_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~7_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~7 .lut_mask = 16'hE3E0;
defparam \u3|rGreen~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N4
cycloneii_lcell_comb \u3|rGreen~8 (
// Equation(s):
// \u3|rGreen~8_combout  = (\u3|rGreen[7]~45_combout  & ((\u3|rGreen~7_combout  & ((\u3|Add0~16_combout ))) # (!\u3|rGreen~7_combout  & (\u3|Add3~16_combout )))) # (!\u3|rGreen[7]~45_combout  & (((\u3|rGreen~7_combout ))))

	.dataa(\u3|Add3~16_combout ),
	.datab(\u3|rGreen[7]~45_combout ),
	.datac(\u3|Add0~16_combout ),
	.datad(\u3|rGreen~7_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~8_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~8 .lut_mask = 16'hF388;
defparam \u3|rGreen~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y10_N5
cycloneii_lcell_ff \u3|rGreen[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rGreen~8_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rGreen [8]));

// Location: LCCOMB_X50_Y10_N10
cycloneii_lcell_comb \wr1_data[10]~10 (
// Equation(s):
// \wr1_data[10]~10_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rGreen [8]))

	.dataa(vcc),
	.datab(\u3|rGreen [8]),
	.datac(\H0|Gr_Out_Cum [7]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr1_data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \wr1_data[10]~10 .lut_mask = 16'hF0CC;
defparam \wr1_data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N26
cycloneii_lcell_comb \wr1_data[11]~11 (
// Equation(s):
// \wr1_data[11]~11_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rGreen [9]))

	.dataa(\u3|rGreen [9]),
	.datab(vcc),
	.datac(\H0|Gr_Out_Cum [7]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr1_data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \wr1_data[11]~11 .lut_mask = 16'hF0AA;
defparam \wr1_data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N20
cycloneii_lcell_comb \u3|Add0~20 (
// Equation(s):
// \u3|Add0~20_combout  = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [22] $ (\u3|wData0_d1 [10] $ (!\u3|Add0~19 )))) # (GND)
// \u3|Add0~21  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [22] & ((\u3|wData0_d1 [10]) # (!\u3|Add0~19 ))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [22] & (\u3|wData0_d1 [10] & !\u3|Add0~19 )))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [22]),
	.datab(\u3|wData0_d1 [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add0~19 ),
	.combout(\u3|Add0~20_combout ),
	.cout(\u3|Add0~21 ));
// synopsys translate_off
defparam \u3|Add0~20 .lut_mask = 16'h698E;
defparam \u3|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N22
cycloneii_lcell_comb \u3|Add2~20 (
// Equation(s):
// \u3|Add2~20_combout  = ((\u3|wData1_d1 [10] $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [10] $ (!\u3|Add2~19 )))) # (GND)
// \u3|Add2~21  = CARRY((\u3|wData1_d1 [10] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [10]) # (!\u3|Add2~19 ))) # (!\u3|wData1_d1 [10] & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [10] & !\u3|Add2~19 )))

	.dataa(\u3|wData1_d1 [10]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add2~19 ),
	.combout(\u3|Add2~20_combout ),
	.cout(\u3|Add2~21 ));
// synopsys translate_off
defparam \u3|Add2~20 .lut_mask = 16'h698E;
defparam \u3|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N8
cycloneii_lcell_comb \u3|rGreen~15 (
// Equation(s):
// \u3|rGreen~15_combout  = (\u3|rGreen[7]~45_combout  & (((\u3|rGreen[7]~6_combout )))) # (!\u3|rGreen[7]~45_combout  & ((\u3|rGreen[7]~6_combout  & (\u3|rGreen~14_combout )) # (!\u3|rGreen[7]~6_combout  & ((\u3|Add2~20_combout )))))

	.dataa(\u3|rGreen~14_combout ),
	.datab(\u3|rGreen[7]~45_combout ),
	.datac(\u3|Add2~20_combout ),
	.datad(\u3|rGreen[7]~6_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~15_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~15 .lut_mask = 16'hEE30;
defparam \u3|rGreen~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N26
cycloneii_lcell_comb \u3|rGreen~16 (
// Equation(s):
// \u3|rGreen~16_combout  = (\u3|rGreen~15_combout  & (((\u3|Add0~20_combout ) # (!\u3|rGreen[7]~45_combout )))) # (!\u3|rGreen~15_combout  & (\u3|Add3~20_combout  & ((\u3|rGreen[7]~45_combout ))))

	.dataa(\u3|Add3~20_combout ),
	.datab(\u3|Add0~20_combout ),
	.datac(\u3|rGreen~15_combout ),
	.datad(\u3|rGreen[7]~45_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~16_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~16 .lut_mask = 16'hCAF0;
defparam \u3|rGreen~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N27
cycloneii_lcell_ff \u3|rGreen[10] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rGreen~16_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rGreen [10]));

// Location: LCCOMB_X44_Y9_N6
cycloneii_lcell_comb \wr1_data[12]~12 (
// Equation(s):
// \wr1_data[12]~12_combout  = (\u3|rGreen [10] & !\iSW~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u3|rGreen [10]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr1_data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \wr1_data[12]~12 .lut_mask = 16'h00F0;
defparam \wr1_data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N24
cycloneii_lcell_comb \u3|Add2~22 (
// Equation(s):
// \u3|Add2~22_combout  = (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [11] & ((\u3|wData1_d1 [11] & (\u3|Add2~21  & VCC)) # (!\u3|wData1_d1 [11] & (!\u3|Add2~21 )))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [11] & 
// ((\u3|wData1_d1 [11] & (!\u3|Add2~21 )) # (!\u3|wData1_d1 [11] & ((\u3|Add2~21 ) # (GND)))))
// \u3|Add2~23  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [11] & (!\u3|wData1_d1 [11] & !\u3|Add2~21 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [11] & ((!\u3|Add2~21 ) # (!\u3|wData1_d1 [11]))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [11]),
	.datab(\u3|wData1_d1 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add2~21 ),
	.combout(\u3|Add2~22_combout ),
	.cout(\u3|Add2~23 ));
// synopsys translate_off
defparam \u3|Add2~22 .lut_mask = 16'h9617;
defparam \u3|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X54_Y9_N3
cycloneii_lcell_ff \u3|wData2_d1[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [1]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d1 [1]));

// Location: LCFF_X54_Y9_N1
cycloneii_lcell_ff \u3|wData2_d1[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [0]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d1 [0]));

// Location: LCCOMB_X54_Y9_N0
cycloneii_lcell_comb \u3|Add3~1 (
// Equation(s):
// \u3|Add3~1_cout  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [12] & \u3|wData2_d1 [0]))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [12]),
	.datab(\u3|wData2_d1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u3|Add3~1_cout ));
// synopsys translate_off
defparam \u3|Add3~1 .lut_mask = 16'h0088;
defparam \u3|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N2
cycloneii_lcell_comb \u3|Add3~3 (
// Equation(s):
// \u3|Add3~3_cout  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [13] & (!\u3|wData2_d1 [1] & !\u3|Add3~1_cout )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [13] & ((!\u3|Add3~1_cout ) # (!\u3|wData2_d1 
// [1]))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [13]),
	.datab(\u3|wData2_d1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add3~1_cout ),
	.combout(),
	.cout(\u3|Add3~3_cout ));
// synopsys translate_off
defparam \u3|Add3~3 .lut_mask = 16'h0017;
defparam \u3|Add3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N4
cycloneii_lcell_comb \u3|Add3~5 (
// Equation(s):
// \u3|Add3~5_cout  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [14] & ((\u3|wData2_d1 [2]) # (!\u3|Add3~3_cout ))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [14] & (\u3|wData2_d1 [2] & !\u3|Add3~3_cout )))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [14]),
	.datab(\u3|wData2_d1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add3~3_cout ),
	.combout(),
	.cout(\u3|Add3~5_cout ));
// synopsys translate_off
defparam \u3|Add3~5 .lut_mask = 16'h008E;
defparam \u3|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N8
cycloneii_lcell_comb \u3|Add3~8 (
// Equation(s):
// \u3|Add3~8_combout  = ((\u3|wData2_d1 [4] $ (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [16] $ (!\u3|Add3~7 )))) # (GND)
// \u3|Add3~9  = CARRY((\u3|wData2_d1 [4] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [16]) # (!\u3|Add3~7 ))) # (!\u3|wData2_d1 [4] & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [16] & !\u3|Add3~7 )))

	.dataa(\u3|wData2_d1 [4]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add3~7 ),
	.combout(\u3|Add3~8_combout ),
	.cout(\u3|Add3~9 ));
// synopsys translate_off
defparam \u3|Add3~8 .lut_mask = 16'h698E;
defparam \u3|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N0
cycloneii_lcell_comb \u3|rGreen~19 (
// Equation(s):
// \u3|rGreen~19_combout  = (\u3|rGreen[7]~6_combout  & (\u3|rGreen[7]~45_combout )) # (!\u3|rGreen[7]~6_combout  & ((\u3|rGreen[7]~45_combout  & ((\u3|Add3~22_combout ))) # (!\u3|rGreen[7]~45_combout  & (\u3|Add2~22_combout ))))

	.dataa(\u3|rGreen[7]~6_combout ),
	.datab(\u3|rGreen[7]~45_combout ),
	.datac(\u3|Add2~22_combout ),
	.datad(\u3|Add3~22_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~19_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~19 .lut_mask = 16'hDC98;
defparam \u3|rGreen~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N24
cycloneii_lcell_comb \u3|rGreen[7]~46 (
// Equation(s):
// \u3|rGreen[7]~46_combout  = (\u2|Y_Cont [0] & (!\u3|mirror_sw~regout  & ((\u3|Equal9~5_combout ) # (!\u3|Equal6~4_combout )))) # (!\u2|Y_Cont [0] & (((\u3|mirror_sw~regout ))))

	.dataa(\u3|Equal9~5_combout ),
	.datab(\u2|Y_Cont [0]),
	.datac(\u3|Equal6~4_combout ),
	.datad(\u3|mirror_sw~regout ),
	.cin(gnd),
	.combout(\u3|rGreen[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen[7]~46 .lut_mask = 16'h338C;
defparam \u3|rGreen[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N22
cycloneii_lcell_comb \u3|rGreen~17 (
// Equation(s):
// \u3|rGreen~17_combout  = (\u3|rBlue[11]~14_combout  & ((\u3|rGreen[7]~46_combout  & (\u3|wData2_d1 [10])) # (!\u3|rGreen[7]~46_combout  & ((\u3|wData2_d2 [10]))))) # (!\u3|rBlue[11]~14_combout  & (((\u3|rGreen[7]~46_combout ))))

	.dataa(\u3|rBlue[11]~14_combout ),
	.datab(\u3|wData2_d1 [10]),
	.datac(\u3|wData2_d2 [10]),
	.datad(\u3|rGreen[7]~46_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~17_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~17 .lut_mask = 16'hDDA0;
defparam \u3|rGreen~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y9_N31
cycloneii_lcell_ff \u3|wData1_d1[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [13]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d1 [1]));

// Location: LCCOMB_X52_Y9_N0
cycloneii_lcell_comb \u3|Add1~1 (
// Equation(s):
// \u3|Add1~1_cout  = CARRY((\u3|wData1_d1 [0] & \u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [24]))

	.dataa(\u3|wData1_d1 [0]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u3|Add1~1_cout ));
// synopsys translate_off
defparam \u3|Add1~1 .lut_mask = 16'h0088;
defparam \u3|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N2
cycloneii_lcell_comb \u3|Add1~3 (
// Equation(s):
// \u3|Add1~3_cout  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [25] & (!\u3|wData1_d1 [1] & !\u3|Add1~1_cout )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [25] & ((!\u3|Add1~1_cout ) # (!\u3|wData1_d1 
// [1]))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [25]),
	.datab(\u3|wData1_d1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add1~1_cout ),
	.combout(),
	.cout(\u3|Add1~3_cout ));
// synopsys translate_off
defparam \u3|Add1~3 .lut_mask = 16'h0017;
defparam \u3|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N4
cycloneii_lcell_comb \u3|Add1~5 (
// Equation(s):
// \u3|Add1~5_cout  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [26] & ((\u3|wData1_d1 [2]) # (!\u3|Add1~3_cout ))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [26] & (\u3|wData1_d1 [2] & !\u3|Add1~3_cout )))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [26]),
	.datab(\u3|wData1_d1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add1~3_cout ),
	.combout(),
	.cout(\u3|Add1~5_cout ));
// synopsys translate_off
defparam \u3|Add1~5 .lut_mask = 16'h008E;
defparam \u3|Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N10
cycloneii_lcell_comb \u3|Add1~10 (
// Equation(s):
// \u3|Add1~10_combout  = (\u3|wData1_d1 [5] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [29] & (\u3|Add1~9  & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [29] & (!\u3|Add1~9 )))) # (!\u3|wData1_d1 [5] & 
// ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [29] & (!\u3|Add1~9 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [29] & ((\u3|Add1~9 ) # (GND)))))
// \u3|Add1~11  = CARRY((\u3|wData1_d1 [5] & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [29] & !\u3|Add1~9 )) # (!\u3|wData1_d1 [5] & ((!\u3|Add1~9 ) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [29]))))

	.dataa(\u3|wData1_d1 [5]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add1~9 ),
	.combout(\u3|Add1~10_combout ),
	.cout(\u3|Add1~11 ));
// synopsys translate_off
defparam \u3|Add1~10 .lut_mask = 16'h9617;
defparam \u3|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N12
cycloneii_lcell_comb \u3|Add1~12 (
// Equation(s):
// \u3|Add1~12_combout  = ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [30] $ (\u3|wData1_d1 [6] $ (!\u3|Add1~11 )))) # (GND)
// \u3|Add1~13  = CARRY((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [30] & ((\u3|wData1_d1 [6]) # (!\u3|Add1~11 ))) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [30] & (\u3|wData1_d1 [6] & !\u3|Add1~11 )))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [30]),
	.datab(\u3|wData1_d1 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add1~11 ),
	.combout(\u3|Add1~12_combout ),
	.cout(\u3|Add1~13 ));
// synopsys translate_off
defparam \u3|Add1~12 .lut_mask = 16'h698E;
defparam \u3|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N14
cycloneii_lcell_comb \u3|Add1~14 (
// Equation(s):
// \u3|Add1~14_combout  = (\u3|wData1_d1 [7] & ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [31] & (\u3|Add1~13  & VCC)) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [31] & (!\u3|Add1~13 )))) # (!\u3|wData1_d1 [7] & 
// ((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [31] & (!\u3|Add1~13 )) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [31] & ((\u3|Add1~13 ) # (GND)))))
// \u3|Add1~15  = CARRY((\u3|wData1_d1 [7] & (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [31] & !\u3|Add1~13 )) # (!\u3|wData1_d1 [7] & ((!\u3|Add1~13 ) # (!\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [31]))))

	.dataa(\u3|wData1_d1 [7]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add1~13 ),
	.combout(\u3|Add1~14_combout ),
	.cout(\u3|Add1~15 ));
// synopsys translate_off
defparam \u3|Add1~14 .lut_mask = 16'h9617;
defparam \u3|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N30
cycloneii_lcell_comb \u3|rGreen~18 (
// Equation(s):
// \u3|rGreen~18_combout  = (\u3|rBlue[11]~14_combout  & (\u3|rGreen~17_combout )) # (!\u3|rBlue[11]~14_combout  & ((\u3|rGreen~17_combout  & (\u3|wData1_d2 [10])) # (!\u3|rGreen~17_combout  & ((\u3|Add1~22_combout )))))

	.dataa(\u3|rBlue[11]~14_combout ),
	.datab(\u3|rGreen~17_combout ),
	.datac(\u3|wData1_d2 [10]),
	.datad(\u3|Add1~22_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~18_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~18 .lut_mask = 16'hD9C8;
defparam \u3|rGreen~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N0
cycloneii_lcell_comb \u3|rGreen~20 (
// Equation(s):
// \u3|rGreen~20_combout  = (\u3|rGreen[7]~6_combout  & ((\u3|rGreen~19_combout  & (\u3|Add0~22_combout )) # (!\u3|rGreen~19_combout  & ((\u3|rGreen~18_combout ))))) # (!\u3|rGreen[7]~6_combout  & (((\u3|rGreen~19_combout ))))

	.dataa(\u3|Add0~22_combout ),
	.datab(\u3|rGreen[7]~6_combout ),
	.datac(\u3|rGreen~19_combout ),
	.datad(\u3|rGreen~18_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~20_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~20 .lut_mask = 16'hBCB0;
defparam \u3|rGreen~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y10_N1
cycloneii_lcell_ff \u3|rGreen[11] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rGreen~20_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rGreen [11]));

// Location: LCCOMB_X50_Y10_N6
cycloneii_lcell_comb \wr1_data[13]~13 (
// Equation(s):
// \wr1_data[13]~13_combout  = (\u3|rGreen [11] & !\iSW~combout [1])

	.dataa(vcc),
	.datab(\u3|rGreen [11]),
	.datac(vcc),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr1_data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \wr1_data[13]~13 .lut_mask = 16'h00CC;
defparam \wr1_data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N24
cycloneii_lcell_comb \u3|Add0~24 (
// Equation(s):
// \u3|Add0~24_combout  = !\u3|Add0~23 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add0~23 ),
	.combout(\u3|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Add0~24 .lut_mask = 16'h0F0F;
defparam \u3|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N26
cycloneii_lcell_comb \u3|Add2~24 (
// Equation(s):
// \u3|Add2~24_combout  = !\u3|Add2~23 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|Add2~23 ),
	.combout(\u3|Add2~24_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Add2~24 .lut_mask = 16'h0F0F;
defparam \u3|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N30
cycloneii_lcell_comb \u3|rGreen~23 (
// Equation(s):
// \u3|rGreen~23_combout  = (\u3|rGreen[7]~45_combout  & (((\u3|rGreen[7]~6_combout )))) # (!\u3|rGreen[7]~45_combout  & ((\u3|rGreen[7]~6_combout  & (\u3|rGreen~22_combout )) # (!\u3|rGreen[7]~6_combout  & ((\u3|Add2~24_combout )))))

	.dataa(\u3|rGreen~22_combout ),
	.datab(\u3|rGreen[7]~45_combout ),
	.datac(\u3|rGreen[7]~6_combout ),
	.datad(\u3|Add2~24_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~23_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~23 .lut_mask = 16'hE3E0;
defparam \u3|rGreen~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N20
cycloneii_lcell_comb \u3|rGreen~24 (
// Equation(s):
// \u3|rGreen~24_combout  = (\u3|rGreen[7]~45_combout  & ((\u3|rGreen~23_combout  & ((\u3|Add0~24_combout ))) # (!\u3|rGreen~23_combout  & (\u3|Add3~24_combout )))) # (!\u3|rGreen[7]~45_combout  & (((\u3|rGreen~23_combout ))))

	.dataa(\u3|Add3~24_combout ),
	.datab(\u3|rGreen[7]~45_combout ),
	.datac(\u3|Add0~24_combout ),
	.datad(\u3|rGreen~23_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~24_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~24 .lut_mask = 16'hF388;
defparam \u3|rGreen~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y10_N21
cycloneii_lcell_ff \u3|rGreen[12] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rGreen~24_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rGreen [12]));

// Location: LCCOMB_X50_Y10_N2
cycloneii_lcell_comb \wr1_data[14]~14 (
// Equation(s):
// \wr1_data[14]~14_combout  = (\u3|rGreen [12] & !\iSW~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u3|rGreen [12]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr1_data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \wr1_data[14]~14 .lut_mask = 16'h00F0;
defparam \wr1_data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y6
cycloneii_ram_block \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 (
	.portawe(gnd),
	.portaaddrstall(!\u7|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.portbrewe(\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.ena0(\u7|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena1(\u7|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.clr0(gnd),
	.clr1(!\u1|oRST_0~clkctrl_outclk ),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_b [8],\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7],\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6],
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5],\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\u7|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\wr1_data[14]~14_combout ,\wr1_data[13]~13_combout ,\wr1_data[12]~12_combout ,\wr1_data[11]~11_combout ,\wr1_data[10]~10_combout ,\wr1_data[9]~9_combout }),
	.portbaddr({\u7|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8],\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7],\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6],
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5],\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4],\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3],
\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2],\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1],\u7|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .data_interleave_offset_in_bits = 1;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .data_interleave_width_in_bits = 1;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .logical_ram_name = "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .mixed_port_feed_through_mode = "dont_care";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .operation_mode = "bidir_dual_port";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_address_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_address_width = 9;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_byte_enable_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_byte_enable_clock = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_in_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_out_clear = "clear1";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_out_clock = "clock0";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_width = 7;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_disable_ce_on_input_registers = "on";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_first_address = 0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_first_bit_number = 9;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_last_address = 511;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_logical_ram_depth = 512;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_logical_ram_width = 16;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_write_enable_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_clock = "clock1";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_width = 9;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_byte_enable_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_in_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_in_clock = "clock1";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_out_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_out_clock = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_width = 7;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_first_address = 0;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_first_bit_number = 9;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_last_address = 511;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_logical_ram_depth = 512;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_logical_ram_width = 16;
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_read_enable_write_enable_clear = "none";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .ram_block_type = "M4K";
defparam \u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X17_Y5
cycloneii_ram_block \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 (
	.portawe(gnd),
	.portaaddrstall(!\u7|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout ),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\u7|write_fifo2|dcfifo_component|auto_generated|ram_address_b [8],\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7],\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6],
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5],\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\u7|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .data_interleave_offset_in_bits = 1;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .data_interleave_width_in_bits = 1;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .logical_ram_name = "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .mixed_port_feed_through_mode = "dont_care";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .operation_mode = "bidir_dual_port";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_address_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_address_width = 9;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_byte_enable_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_byte_enable_clock = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_in_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_out_clear = "clear1";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_out_clock = "clock0";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_width = 7;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_disable_ce_on_input_registers = "on";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_first_address = 0;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_first_bit_number = 9;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_last_address = 511;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_logical_ram_depth = 512;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_logical_ram_width = 16;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_write_enable_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_clock = "clock1";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_width = 9;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_byte_enable_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_in_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_in_clock = "clock1";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_out_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_out_clock = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_width = 7;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_first_address = 0;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_first_bit_number = 9;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_last_address = 511;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_logical_ram_depth = 512;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_logical_ram_width = 16;
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_read_enable_write_enable_clear = "none";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .ram_block_type = "M4K";
defparam \u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N20
cycloneii_lcell_comb \u7|mDATAIN[9]~9 (
// Equation(s):
// \u7|mDATAIN[9]~9_combout  = (\u7|mWR~regout  & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9])) # (!\u7|mWR~regout  & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9])))

	.dataa(vcc),
	.datab(\u7|mWR~regout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9]),
	.cin(gnd),
	.combout(\u7|mDATAIN[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[9]~9 .lut_mask = 16'hF3C0;
defparam \u7|mDATAIN[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N6
cycloneii_lcell_comb \u7|mDATAIN[10]~10 (
// Equation(s):
// \u7|mDATAIN[10]~10_combout  = (\u7|mWR~regout  & (\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10])) # (!\u7|mWR~regout  & ((\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10])))

	.dataa(vcc),
	.datab(\u7|mWR~regout ),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10]),
	.datad(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10]),
	.cin(gnd),
	.combout(\u7|mDATAIN[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[10]~10 .lut_mask = 16'hF3C0;
defparam \u7|mDATAIN[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y3_N20
cycloneii_lcell_comb \u7|mDATAIN[11]~11 (
// Equation(s):
// \u7|mDATAIN[11]~11_combout  = (\u7|mWR~regout  & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11]))) # (!\u7|mWR~regout  & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11]))

	.dataa(vcc),
	.datab(\u7|mWR~regout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11]),
	.cin(gnd),
	.combout(\u7|mDATAIN[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[11]~11 .lut_mask = 16'hFC30;
defparam \u7|mDATAIN[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N20
cycloneii_lcell_comb \u7|mDATAIN[12]~12 (
// Equation(s):
// \u7|mDATAIN[12]~12_combout  = (\u7|mWR~regout  & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12]))) # (!\u7|mWR~regout  & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12]))

	.dataa(vcc),
	.datab(\u7|mWR~regout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12]),
	.cin(gnd),
	.combout(\u7|mDATAIN[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[12]~12 .lut_mask = 16'hFC30;
defparam \u7|mDATAIN[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N2
cycloneii_lcell_comb \u7|mDATAIN[13]~13 (
// Equation(s):
// \u7|mDATAIN[13]~13_combout  = (\u7|mWR~regout  & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13]))) # (!\u7|mWR~regout  & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13]))

	.dataa(vcc),
	.datab(\u7|mWR~regout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13]),
	.cin(gnd),
	.combout(\u7|mDATAIN[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[13]~13 .lut_mask = 16'hFC30;
defparam \u7|mDATAIN[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N12
cycloneii_lcell_comb \u7|mDATAIN[14]~14 (
// Equation(s):
// \u7|mDATAIN[14]~14_combout  = (\u7|mWR~regout  & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14]))) # (!\u7|mWR~regout  & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14]))

	.dataa(vcc),
	.datab(\u7|mWR~regout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14]),
	.cin(gnd),
	.combout(\u7|mDATAIN[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[14]~14 .lut_mask = 16'hFC30;
defparam \u7|mDATAIN[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N6
cycloneii_lcell_comb \u7|mDATAIN[15]~15 (
// Equation(s):
// \u7|mDATAIN[15]~15_combout  = (\u7|mWR~regout  & ((\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [15]))) # (!\u7|mWR~regout  & (\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [15]))

	.dataa(vcc),
	.datab(\u7|mWR~regout ),
	.datac(\u7|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [15]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [15]),
	.cin(gnd),
	.combout(\u7|mDATAIN[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mDATAIN[15]~15 .lut_mask = 16'hFC30;
defparam \u7|mDATAIN[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N4
cycloneii_lcell_comb \u8|Add4~0 (
// Equation(s):
// \u8|Add4~0_combout  = \u8|ST [0] $ (VCC)
// \u8|Add4~1  = CARRY(\u8|ST [0])

	.dataa(vcc),
	.datab(\u8|ST [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|Add4~0_combout ),
	.cout(\u8|Add4~1 ));
// synopsys translate_off
defparam \u8|Add4~0 .lut_mask = 16'h33CC;
defparam \u8|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N6
cycloneii_lcell_comb \u8|Add4~2 (
// Equation(s):
// \u8|Add4~2_combout  = (\u8|ST [1] & (!\u8|Add4~1 )) # (!\u8|ST [1] & ((\u8|Add4~1 ) # (GND)))
// \u8|Add4~3  = CARRY((!\u8|Add4~1 ) # (!\u8|ST [1]))

	.dataa(\u8|ST [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|Add4~1 ),
	.combout(\u8|Add4~2_combout ),
	.cout(\u8|Add4~3 ));
// synopsys translate_off
defparam \u8|Add4~2 .lut_mask = 16'h5A5F;
defparam \u8|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N18
cycloneii_lcell_comb \u8|Equal6~0 (
// Equation(s):
// \u8|Equal6~0_combout  = (\u8|ST [0] & (!\u8|ST [1] & \u8|Equal5~2_combout ))

	.dataa(\u8|ST [0]),
	.datab(\u8|ST [1]),
	.datac(vcc),
	.datad(\u8|Equal5~2_combout ),
	.cin(gnd),
	.combout(\u8|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Equal6~0 .lut_mask = 16'h2200;
defparam \u8|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N6
cycloneii_lcell_comb \u8|ST[1]~6 (
// Equation(s):
// \u8|ST[1]~6_combout  = (!\u8|ST[8]~3_combout  & ((\u8|Equal6~0_combout ) # ((\u8|ST[1]~16_combout  & \u8|Add4~2_combout ))))

	.dataa(\u8|ST[8]~3_combout ),
	.datab(\u8|ST[1]~16_combout ),
	.datac(\u8|Add4~2_combout ),
	.datad(\u8|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u8|ST[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|ST[1]~6 .lut_mask = 16'h5540;
defparam \u8|ST[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N7
cycloneii_lcell_ff \u8|ST[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|ST[1]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|ST [1]));

// Location: LCCOMB_X13_Y19_N20
cycloneii_lcell_comb \u8|Equal5~3 (
// Equation(s):
// \u8|Equal5~3_combout  = (!\u8|ST [0] & (!\u8|ST [1] & \u8|Equal5~2_combout ))

	.dataa(vcc),
	.datab(\u8|ST [0]),
	.datac(\u8|ST [1]),
	.datad(\u8|Equal5~2_combout ),
	.cin(gnd),
	.combout(\u8|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Equal5~3 .lut_mask = 16'h0300;
defparam \u8|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N26
cycloneii_lcell_comb \u8|ST[0]~4 (
// Equation(s):
// \u8|ST[0]~4_combout  = (\u8|Equal5~3_combout ) # ((\u8|Equal4~0_combout  & \u8|Add4~0_combout ))

	.dataa(\u8|Equal4~0_combout ),
	.datab(vcc),
	.datac(\u8|Add4~0_combout ),
	.datad(\u8|Equal5~3_combout ),
	.cin(gnd),
	.combout(\u8|ST[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|ST[0]~4 .lut_mask = 16'hFFA0;
defparam \u8|ST[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N24
cycloneii_lcell_comb \u8|ST[0]~5 (
// Equation(s):
// \u8|ST[0]~5_combout  = (\u8|ST[8]~3_combout  & (((\u8|ST [0])))) # (!\u8|ST[8]~3_combout  & (\u8|ST[0]~4_combout  & ((!\u8|Equal6~0_combout ))))

	.dataa(\u8|ST[8]~3_combout ),
	.datab(\u8|ST[0]~4_combout ),
	.datac(\u8|ST [0]),
	.datad(\u8|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u8|ST[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|ST[0]~5 .lut_mask = 16'hA0E4;
defparam \u8|ST[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N25
cycloneii_lcell_ff \u8|ST[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|ST[0]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|ST [0]));

// Location: LCCOMB_X11_Y19_N8
cycloneii_lcell_comb \u8|Add4~4 (
// Equation(s):
// \u8|Add4~4_combout  = (\u8|ST [2] & (\u8|Add4~3  $ (GND))) # (!\u8|ST [2] & (!\u8|Add4~3  & VCC))
// \u8|Add4~5  = CARRY((\u8|ST [2] & !\u8|Add4~3 ))

	.dataa(\u8|ST [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|Add4~3 ),
	.combout(\u8|Add4~4_combout ),
	.cout(\u8|Add4~5 ));
// synopsys translate_off
defparam \u8|Add4~4 .lut_mask = 16'hA50A;
defparam \u8|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N10
cycloneii_lcell_comb \u8|Add4~6 (
// Equation(s):
// \u8|Add4~6_combout  = (\u8|ST [3] & (!\u8|Add4~5 )) # (!\u8|ST [3] & ((\u8|Add4~5 ) # (GND)))
// \u8|Add4~7  = CARRY((!\u8|Add4~5 ) # (!\u8|ST [3]))

	.dataa(vcc),
	.datab(\u8|ST [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|Add4~5 ),
	.combout(\u8|Add4~6_combout ),
	.cout(\u8|Add4~7 ));
// synopsys translate_off
defparam \u8|Add4~6 .lut_mask = 16'h3C3F;
defparam \u8|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N8
cycloneii_lcell_comb \u8|ST[3]~12 (
// Equation(s):
// \u8|ST[3]~12_combout  = (!\u8|ST[8]~3_combout  & (!\u8|Equal6~0_combout  & (\u8|ST[1]~16_combout  & \u8|Add4~6_combout )))

	.dataa(\u8|ST[8]~3_combout ),
	.datab(\u8|Equal6~0_combout ),
	.datac(\u8|ST[1]~16_combout ),
	.datad(\u8|Add4~6_combout ),
	.cin(gnd),
	.combout(\u8|ST[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u8|ST[3]~12 .lut_mask = 16'h1000;
defparam \u8|ST[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N9
cycloneii_lcell_ff \u8|ST[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|ST[3]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|ST [3]));

// Location: LCCOMB_X11_Y19_N12
cycloneii_lcell_comb \u8|Add4~8 (
// Equation(s):
// \u8|Add4~8_combout  = (\u8|ST [4] & (\u8|Add4~7  $ (GND))) # (!\u8|ST [4] & (!\u8|Add4~7  & VCC))
// \u8|Add4~9  = CARRY((\u8|ST [4] & !\u8|Add4~7 ))

	.dataa(vcc),
	.datab(\u8|ST [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|Add4~7 ),
	.combout(\u8|Add4~8_combout ),
	.cout(\u8|Add4~9 ));
// synopsys translate_off
defparam \u8|Add4~8 .lut_mask = 16'hC30C;
defparam \u8|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N10
cycloneii_lcell_comb \u8|ST[4]~11 (
// Equation(s):
// \u8|ST[4]~11_combout  = (!\u8|ST[8]~3_combout  & (!\u8|Equal6~0_combout  & (\u8|Add4~8_combout  & \u8|ST[1]~16_combout )))

	.dataa(\u8|ST[8]~3_combout ),
	.datab(\u8|Equal6~0_combout ),
	.datac(\u8|Add4~8_combout ),
	.datad(\u8|ST[1]~16_combout ),
	.cin(gnd),
	.combout(\u8|ST[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u8|ST[4]~11 .lut_mask = 16'h1000;
defparam \u8|ST[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N11
cycloneii_lcell_ff \u8|ST[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|ST[4]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|ST [4]));

// Location: LCCOMB_X11_Y19_N14
cycloneii_lcell_comb \u8|Add4~10 (
// Equation(s):
// \u8|Add4~10_combout  = (\u8|ST [5] & (!\u8|Add4~9 )) # (!\u8|ST [5] & ((\u8|Add4~9 ) # (GND)))
// \u8|Add4~11  = CARRY((!\u8|Add4~9 ) # (!\u8|ST [5]))

	.dataa(vcc),
	.datab(\u8|ST [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|Add4~9 ),
	.combout(\u8|Add4~10_combout ),
	.cout(\u8|Add4~11 ));
// synopsys translate_off
defparam \u8|Add4~10 .lut_mask = 16'h3C3F;
defparam \u8|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N14
cycloneii_lcell_comb \u8|ST[5]~10 (
// Equation(s):
// \u8|ST[5]~10_combout  = (!\u8|ST[8]~3_combout  & (!\u8|Equal6~0_combout  & (\u8|Add4~10_combout  & \u8|ST[1]~16_combout )))

	.dataa(\u8|ST[8]~3_combout ),
	.datab(\u8|Equal6~0_combout ),
	.datac(\u8|Add4~10_combout ),
	.datad(\u8|ST[1]~16_combout ),
	.cin(gnd),
	.combout(\u8|ST[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u8|ST[5]~10 .lut_mask = 16'h1000;
defparam \u8|ST[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N15
cycloneii_lcell_ff \u8|ST[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|ST[5]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|ST [5]));

// Location: LCCOMB_X11_Y19_N16
cycloneii_lcell_comb \u8|Add4~12 (
// Equation(s):
// \u8|Add4~12_combout  = (\u8|ST [6] & (\u8|Add4~11  $ (GND))) # (!\u8|ST [6] & (!\u8|Add4~11  & VCC))
// \u8|Add4~13  = CARRY((\u8|ST [6] & !\u8|Add4~11 ))

	.dataa(\u8|ST [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|Add4~11 ),
	.combout(\u8|Add4~12_combout ),
	.cout(\u8|Add4~13 ));
// synopsys translate_off
defparam \u8|Add4~12 .lut_mask = 16'hA50A;
defparam \u8|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N4
cycloneii_lcell_comb \u8|ST[6]~9 (
// Equation(s):
// \u8|ST[6]~9_combout  = (!\u8|ST[8]~3_combout  & (\u8|Add4~12_combout  & (\u8|ST[1]~16_combout  & !\u8|Equal6~0_combout )))

	.dataa(\u8|ST[8]~3_combout ),
	.datab(\u8|Add4~12_combout ),
	.datac(\u8|ST[1]~16_combout ),
	.datad(\u8|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u8|ST[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u8|ST[6]~9 .lut_mask = 16'h0040;
defparam \u8|ST[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N5
cycloneii_lcell_ff \u8|ST[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|ST[6]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|ST [6]));

// Location: LCCOMB_X11_Y19_N18
cycloneii_lcell_comb \u8|Add4~14 (
// Equation(s):
// \u8|Add4~14_combout  = (\u8|ST [7] & (!\u8|Add4~13 )) # (!\u8|ST [7] & ((\u8|Add4~13 ) # (GND)))
// \u8|Add4~15  = CARRY((!\u8|Add4~13 ) # (!\u8|ST [7]))

	.dataa(vcc),
	.datab(\u8|ST [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|Add4~13 ),
	.combout(\u8|Add4~14_combout ),
	.cout(\u8|Add4~15 ));
// synopsys translate_off
defparam \u8|Add4~14 .lut_mask = 16'h3C3F;
defparam \u8|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N30
cycloneii_lcell_comb \u8|ST[7]~8 (
// Equation(s):
// \u8|ST[7]~8_combout  = (!\u8|ST[8]~3_combout  & (\u8|ST[1]~16_combout  & (\u8|Add4~14_combout  & !\u8|Equal6~0_combout )))

	.dataa(\u8|ST[8]~3_combout ),
	.datab(\u8|ST[1]~16_combout ),
	.datac(\u8|Add4~14_combout ),
	.datad(\u8|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u8|ST[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u8|ST[7]~8 .lut_mask = 16'h0040;
defparam \u8|ST[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N31
cycloneii_lcell_ff \u8|ST[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|ST[7]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|ST [7]));

// Location: LCCOMB_X12_Y19_N0
cycloneii_lcell_comb \u8|Equal5~0 (
// Equation(s):
// \u8|Equal5~0_combout  = (!\u8|ST [9] & (!\u8|ST [6] & (!\u8|ST [5] & !\u8|ST [7])))

	.dataa(\u8|ST [9]),
	.datab(\u8|ST [6]),
	.datac(\u8|ST [5]),
	.datad(\u8|ST [7]),
	.cin(gnd),
	.combout(\u8|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Equal5~0 .lut_mask = 16'h0001;
defparam \u8|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N28
cycloneii_lcell_comb \u8|Equal7~0 (
// Equation(s):
// \u8|Equal7~0_combout  = (\u8|ST [1] & (!\u8|ST [3] & (!\u8|ST [4] & \u8|Equal5~0_combout )))

	.dataa(\u8|ST [1]),
	.datab(\u8|ST [3]),
	.datac(\u8|ST [4]),
	.datad(\u8|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u8|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Equal7~0 .lut_mask = 16'h0200;
defparam \u8|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneii_lcell_comb \u8|Equal4~0 (
// Equation(s):
// \u8|Equal4~0_combout  = (((!\u8|Equal7~0_combout ) # (!\u8|ST [8])) # (!\u8|ST [0])) # (!\u8|ST [2])

	.dataa(\u8|ST [2]),
	.datab(\u8|ST [0]),
	.datac(\u8|ST [8]),
	.datad(\u8|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u8|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Equal4~0 .lut_mask = 16'h7FFF;
defparam \u8|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
cycloneii_lcell_comb \u8|ST[1]~16 (
// Equation(s):
// \u8|ST[1]~16_combout  = (\u8|Equal4~0_combout  & ((\u8|ST [1]) # ((\u8|ST [0]) # (!\u8|Equal5~2_combout ))))

	.dataa(\u8|ST [1]),
	.datab(\u8|Equal5~2_combout ),
	.datac(\u8|Equal4~0_combout ),
	.datad(\u8|ST [0]),
	.cin(gnd),
	.combout(\u8|ST[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u8|ST[1]~16 .lut_mask = 16'hF0B0;
defparam \u8|ST[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N22
cycloneii_lcell_comb \u8|ST[8]~13 (
// Equation(s):
// \u8|ST[8]~13_combout  = (!\u8|ST[8]~3_combout  & (\u8|ST[1]~16_combout  & (\u8|Add4~16_combout  & !\u8|Equal6~0_combout )))

	.dataa(\u8|ST[8]~3_combout ),
	.datab(\u8|ST[1]~16_combout ),
	.datac(\u8|Add4~16_combout ),
	.datad(\u8|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u8|ST[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u8|ST[8]~13 .lut_mask = 16'h0040;
defparam \u8|ST[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N23
cycloneii_lcell_ff \u8|ST[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|ST[8]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|ST [8]));

// Location: LCCOMB_X12_Y19_N16
cycloneii_lcell_comb \u8|ST[2]~14 (
// Equation(s):
// \u8|ST[2]~14_combout  = (!\u8|ST[8]~3_combout  & (!\u8|Equal6~0_combout  & (\u8|ST[1]~16_combout  & \u8|Add4~4_combout )))

	.dataa(\u8|ST[8]~3_combout ),
	.datab(\u8|Equal6~0_combout ),
	.datac(\u8|ST[1]~16_combout ),
	.datad(\u8|Add4~4_combout ),
	.cin(gnd),
	.combout(\u8|ST[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u8|ST[2]~14 .lut_mask = 16'h1000;
defparam \u8|ST[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y19_N17
cycloneii_lcell_ff \u8|ST[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|ST[2]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|ST [2]));

// Location: LCCOMB_X12_Y19_N18
cycloneii_lcell_comb \u8|Equal5~1 (
// Equation(s):
// \u8|Equal5~1_combout  = (!\u8|ST [3] & !\u8|ST [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|ST [3]),
	.datad(\u8|ST [4]),
	.cin(gnd),
	.combout(\u8|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Equal5~1 .lut_mask = 16'h000F;
defparam \u8|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneii_lcell_comb \u8|Equal5~2 (
// Equation(s):
// \u8|Equal5~2_combout  = (\u8|Equal5~0_combout  & (!\u8|ST [8] & (!\u8|ST [2] & \u8|Equal5~1_combout )))

	.dataa(\u8|Equal5~0_combout ),
	.datab(\u8|ST [8]),
	.datac(\u8|ST [2]),
	.datad(\u8|Equal5~1_combout ),
	.cin(gnd),
	.combout(\u8|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Equal5~2 .lut_mask = 16'h0200;
defparam \u8|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2])

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datab(vcc),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .lut_mask = 16'h5A5A;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder .lut_mask = 16'hFFFF;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N11
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0] (
	.clk(!\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]));

// Location: LCFF_X16_Y18_N27
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]));

// Location: LCCOMB_X16_Y19_N28
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h1000;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N22
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 .lut_mask = 16'h0FF0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N23
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]));

// Location: LCCOMB_X15_Y19_N24
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ (((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & 
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5])))

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 .lut_mask = 16'h3CF0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N25
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]));

// Location: LCCOMB_X16_Y19_N22
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5])))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N28
cycloneii_lcell_comb \u8|Equal8~0 (
// Equation(s):
// \u8|Equal8~0_combout  = (!\u8|ST [0] & (\u8|ST [1] & \u8|Equal5~2_combout ))

	.dataa(\u8|ST [0]),
	.datab(\u8|ST [1]),
	.datac(vcc),
	.datad(\u8|Equal5~2_combout ),
	.cin(gnd),
	.combout(\u8|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Equal8~0 .lut_mask = 16'h4400;
defparam \u8|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N12
cycloneii_lcell_comb \u8|Equal9~0 (
// Equation(s):
// \u8|Equal9~0_combout  = (\u8|ST [8] & (!\u8|ST [0] & (\u8|Equal7~0_combout  & !\u8|ST [2])))

	.dataa(\u8|ST [8]),
	.datab(\u8|ST [0]),
	.datac(\u8|Equal7~0_combout ),
	.datad(\u8|ST [2]),
	.cin(gnd),
	.combout(\u8|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Equal9~0 .lut_mask = 16'h0020;
defparam \u8|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneii_lcell_comb \u8|IN_REQ~0 (
// Equation(s):
// \u8|IN_REQ~0_combout  = (\u8|Write~regout  & ((\u8|Equal8~0_combout ) # ((\u8|IN_REQ~regout  & !\u8|Equal9~0_combout )))) # (!\u8|Write~regout  & (((\u8|IN_REQ~regout ))))

	.dataa(\u8|Write~regout ),
	.datab(\u8|Equal8~0_combout ),
	.datac(\u8|IN_REQ~regout ),
	.datad(\u8|Equal9~0_combout ),
	.cin(gnd),
	.combout(\u8|IN_REQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|IN_REQ~0 .lut_mask = 16'hD8F8;
defparam \u8|IN_REQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N17
cycloneii_lcell_ff \u8|IN_REQ (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|IN_REQ~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|IN_REQ~regout ));

// Location: LCCOMB_X15_Y19_N28
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\u8|mWR~regout  & \u8|IN_REQ~regout )

	.dataa(vcc),
	.datab(\u8|mWR~regout ),
	.datac(vcc),
	.datad(\u8|IN_REQ~regout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCC00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder .lut_mask = 16'hFFFF;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N3
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|p0addr (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|p0addr~regout ));

// Location: LCCOMB_X16_Y18_N14
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] $ (((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout  & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .lut_mask = 16'h78F0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N15
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]));

// Location: LCCOMB_X16_Y19_N24
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout  = (\u8|mWR~regout  & (\u8|IN_REQ~regout  & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\u8|mWR~regout ),
	.datac(\u8|IN_REQ~regout ),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq .lut_mask = 16'hC080;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N31
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]));

// Location: LCFF_X18_Y18_N31
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [1]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X19_Y18_N3
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [1]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X16_Y18_N7
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]));

// Location: LCCOMB_X20_Y18_N18
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N19
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [0]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [0]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N29
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & ((\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// ((\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1]) # (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ (\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0]))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7BDE;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\u3|oDval~regout  & ((\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(vcc),
	.datad(\u3|oDval~regout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hEE00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ (((!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & 
// \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datab(vcc),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0 .lut_mask = 16'hA5F0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N27
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]));

// Location: LCCOMB_X19_Y18_N20
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ (((\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & 
// (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1 .lut_mask = 16'h78F0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N21
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]));

// Location: LCCOMB_X19_Y18_N12
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & 
// (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & \u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 .lut_mask = 16'h0200;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ (((\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & 
// (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6 .lut_mask = 16'hD2F0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N11
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~6_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]));

// Location: LCCOMB_X20_Y18_N20
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ (((\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & 
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(vcc),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9 .lut_mask = 16'h5AF0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N21
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~9_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]));

// Location: LCCOMB_X20_Y18_N12
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout  = (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & 
// (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 .lut_mask = 16'h0400;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7 .lut_mask = 16'h0FF0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N1
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~7_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]));

// Location: LCCOMB_X19_Y18_N18
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] $ (((\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] & 
// (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5 .lut_mask = 16'hD2F0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N19
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~5_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]));

// Location: LCCOMB_X18_Y18_N28
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8] $ (((\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout  & 
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7])))

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2 .lut_mask = 16'h3CF0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N29
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~2_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]));

// Location: LCCOMB_X18_Y18_N12
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8] = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8])

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8]),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 16'h55AA;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N27
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2 (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout ));

// Location: LCCOMB_X19_Y18_N24
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3])))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 .lut_mask = 16'h9669;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N25
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0 (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~5_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ));

// Location: LCCOMB_X19_Y18_N0
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7])))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 .lut_mask = 16'h6996;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N1
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1 (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~6_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ));

// Location: LCCOMB_X19_Y18_N6
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout  $ (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout  $ 
// (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ))

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a2~regout ),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a0~regout ),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|sub_parity12a1~regout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 .lut_mask = 16'h3CC3;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N7
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11 (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ));

// Location: LCCOMB_X19_Y18_N4
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout  = (\u3|oDval~regout  & (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & 
// ((\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # (\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\u3|oDval~regout ),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 .lut_mask = 16'hC080;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (((\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout  & !\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8 .lut_mask = 16'hF078;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N31
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~8_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]));

// Location: LCCOMB_X19_Y18_N28
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout  & (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & 
// (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & !\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3])))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0 .lut_mask = 16'h0002;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout  = (!\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] & (\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout  & 
// !\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 .lut_mask = 16'h0044;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] $ (((\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout  & 
// !\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7])))

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3 .lut_mask = 16'hF03C;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N11
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~3_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]));

// Location: LCCOMB_X18_Y18_N6
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N7
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]));

// Location: LCFF_X15_Y19_N7
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [9]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X15_Y19_N29
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [9]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] & (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & 
// !\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0044;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8] $ (((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] & 
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 .lut_mask = 16'h3CF0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N15
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]));

// Location: LCFF_X15_Y19_N17
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]));

// Location: LCCOMB_X15_Y19_N16
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8] & ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a 
// [9] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8] & 
// ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]) # (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N1
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]));

// Location: LCCOMB_X18_Y19_N28
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N29
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [7]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [7]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N31
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X15_Y19_N9
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]));

// Location: LCCOMB_X15_Y19_N18
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N19
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]));

// Location: LCCOMB_X15_Y19_N8
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6] & ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a 
// [7] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6] & 
// ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]) # (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N9
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]));

// Location: LCFF_X18_Y18_N13
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]));

// Location: LCCOMB_X16_Y18_N4
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N5
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [3]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X16_Y18_N17
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [3]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X16_Y18_N29
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]));

// Location: LCCOMB_X16_Y18_N16
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2] & ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a 
// [3] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2] & 
// ((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]) # (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h6FF6;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ) # 
// ((\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # ((\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout  = ((\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout )))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|p0addr~regout )

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|p0addr~regout ),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena .lut_mask = 16'hCF8F;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N23
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ));

// Location: LCCOMB_X16_Y19_N16
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b [8] = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b [8]),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] .lut_mask = 16'h0FF0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N1
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b [8]),
	.aclr(!\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ));

// Location: LCCOMB_X16_Y19_N8
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout  $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout  $ 
// (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h6699;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N9
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ));

// Location: LCCOMB_X16_Y19_N30
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  $ (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0])

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'hC3C3;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N31
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]));

// Location: LCCOMB_X16_Y19_N26
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & \u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h1000;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ (((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(vcc),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .lut_mask = 16'h5AF0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N1
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]));

// Location: LCCOMB_X15_Y19_N20
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] $ (((!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .lut_mask = 16'hB4F0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N21
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]));

// Location: LCCOMB_X16_Y19_N14
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// (!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0100;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N2
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] $ (((\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] & 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & !\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 .lut_mask = 16'hF078;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N3
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]));

// Location: LCCOMB_X15_Y19_N4
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9] $ (((!\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] & 
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 .lut_mask = 16'hC3F0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N5
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]));

// Location: LCCOMB_X15_Y19_N26
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N27
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]));

// Location: LCCOMB_X14_Y18_N0
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8])

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .lut_mask = 16'h33CC;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N1
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [8]));

// Location: LCCOMB_X18_Y18_N0
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N1
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]));

// Location: LCCOMB_X18_Y19_N8
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N9
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [8]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X15_Y19_N13
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [8]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N28
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .lut_mask = 16'h0FF0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N29
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [8]));

// Location: LCCOMB_X15_Y18_N10
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .lut_mask = 16'h9696;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N11
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [7]));

// Location: LCCOMB_X14_Y18_N22
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8])))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N23
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [6]));

// Location: LCFF_X15_Y18_N13
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]));

// Location: LCCOMB_X14_Y18_N26
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout )

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .lut_mask = 16'h33CC;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N15
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [5]));

// Location: LCFF_X19_Y18_N11
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]));

// Location: LCCOMB_X16_Y18_N20
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N21
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [5]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [5]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N15
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9])))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [8]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [9]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N29
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]));

// Location: LCFF_X15_Y18_N9
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [4]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X15_Y18_N23
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [4]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N0
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]))

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .lut_mask = 16'hC33C;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N1
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [4]));

// Location: LCCOMB_X15_Y18_N18
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4])))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N31
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [3]));

// Location: LCCOMB_X18_Y18_N8
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N9
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]));

// Location: LCCOMB_X16_Y18_N18
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N19
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [2]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [2]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N11
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2])

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .lut_mask = 16'h3C3C;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N25
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [2]));

// Location: LCCOMB_X15_Y18_N8
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .lut_mask = 16'h9966;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N3
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [1]));

// Location: LCFF_X19_Y18_N23
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]));

// Location: LCCOMB_X16_Y18_N24
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder .lut_mask = 16'hFF00;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N25
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [1]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X16_Y18_N23
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [1]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2] $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1] $ (\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N27
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [0]));

// Location: LCCOMB_X14_Y18_N4
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout  = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [0]) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [0]))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [0]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~1 .lut_mask = 16'h00DD;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|op_1~3 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout  = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [1] & ((!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ) # 
// (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [1]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [1] & (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [1] & 
// !\u8|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [1]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~3 .lut_mask = 16'h002B;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|op_1~5 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout  = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [2] & (\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [2] & 
// !\u8|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout )) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [2] & ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [2]) # 
// (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [2]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~5 .lut_mask = 16'h004D;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|op_1~7 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout  = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [3] & ((!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ) # 
// (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [3]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [3] & (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [3] & 
// !\u8|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [3]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~7 .lut_mask = 16'h002B;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|op_1~9 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout  = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [4] & (\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [4] & 
// !\u8|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout )) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [4] & ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [4]) # 
// (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [4]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~9 .lut_mask = 16'h004D;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|op_1~11 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout  = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [5] & (\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [5] & 
// !\u8|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout )) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [5] & ((\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [5]) # 
// (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ))))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [5]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~11 .lut_mask = 16'h004D;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|op_1~13 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout  = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [6] & ((!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ) # 
// (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [6]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [6] & (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [6] & 
// !\u8|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [6]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~13 .lut_mask = 16'h002B;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|op_1~15 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout  = CARRY((\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [7] & ((!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ) # 
// (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [7]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [7] & (!\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [7] & 
// !\u8|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout )))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [7]),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ),
	.combout(),
	.cout(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout ));
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~15 .lut_mask = 16'h002B;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [8] $ (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout  $ 
// (\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [8]))

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe17a [8]),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe17a [8]),
	.cin(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~15_cout ),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16 .lut_mask = 16'hC33C;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N18
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder .lut_mask = 16'hFFFF;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N14
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder .lut_mask = 16'hFFFF;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y23_N15
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0] (
	.clk(!\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]));

// Location: LCFF_X57_Y23_N19
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|p0addr (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|p0addr~regout ));

// Location: LCCOMB_X57_Y23_N2
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout  = ((\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0_combout  & (!\u10|x_cnt [10] & \u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ))) # 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|p0addr~regout )

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~0_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|p0addr~regout ),
	.datac(\u10|x_cnt [10]),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1 .lut_mask = 16'h3B33;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N22
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] $ (((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & 
// (\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout  & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .lut_mask = 16'h78F0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y23_N23
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]));

// Location: LCCOMB_X56_Y23_N4
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout  & (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & 
// (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h2000;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N2
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2])

	.dataa(vcc),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .lut_mask = 16'h3C3C;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N3
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]));

// Location: LCCOMB_X57_Y23_N12
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ (((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & 
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .lut_mask = 16'h5AF0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y23_N13
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.sdata(gnd),
	.aclr(!\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]));

// Location: LCCOMB_X57_Y23_N10
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] $ (((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & 
// (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & !\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .lut_mask = 16'hF078;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y23_N11
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.sdata(gnd),
	.aclr(!\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]));

// Location: LCCOMB_X57_Y23_N20
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & (\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout  & 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & !\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0008;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N26
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & 
// (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & !\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0040;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N28
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 .lut_mask = 16'h0FF0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y23_N29
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ),
	.sdata(gnd),
	.aclr(!\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]));

// Location: LCCOMB_X56_Y23_N8
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ (((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  & 
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 .lut_mask = 16'h5AF0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N9
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ),
	.sdata(gnd),
	.aclr(!\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]));

// Location: LCCOMB_X56_Y23_N18
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] & (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & 
// (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & !\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0010;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N20
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout  & (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0200;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N30
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] & (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  & 
// !\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]))

	.dataa(vcc),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h0030;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N10
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] $ (((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  & 
// (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] & !\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 .lut_mask = 16'hF078;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N11
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ),
	.sdata(gnd),
	.aclr(!\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]));

// Location: LCCOMB_X56_Y23_N26
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8] $ (((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  & 
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7])))

	.dataa(vcc),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 .lut_mask = 16'h3CF0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N27
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ),
	.sdata(gnd),
	.aclr(!\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]));

// Location: LCCOMB_X56_Y23_N24
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9] $ (((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  & 
// !\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7])))

	.dataa(vcc),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 .lut_mask = 16'hF03C;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N25
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ),
	.sdata(gnd),
	.aclr(!\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]));

// Location: LCCOMB_X56_Y23_N12
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8] (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b [8] = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8] $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9])

	.dataa(vcc),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b [8]),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8] .lut_mask = 16'h3C3C;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N16
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b [8]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N17
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2 (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ));

// Location: LCCOMB_X56_Y23_N28
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h9669;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N29
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0 (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.sdata(gnd),
	.aclr(!\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ));

// Location: LCCOMB_X56_Y23_N14
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout  $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout  $ 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h5AA5;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N15
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5 (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.sdata(gnd),
	.aclr(!\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ));

// Location: LCCOMB_X56_Y23_N0
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  $ (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0])

	.dataa(vcc),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'hC3C3;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y23_N1
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sdata(gnd),
	.aclr(!\u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]));

// Location: LCCOMB_X56_Y24_N30
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y24_N0
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y24_N1
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]));

// Location: LCCOMB_X52_Y24_N20
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y24_N21
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [6]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X52_Y24_N29
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [6]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N6
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] $ (((!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2 .lut_mask = 16'hB4F0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N7
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[7]~2_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]));

// Location: LCFF_X52_Y24_N23
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]));

// Location: LCCOMB_X52_Y24_N14
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y24_N15
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [7]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X52_Y24_N3
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [7]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N24
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N25
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]));

// Location: LCCOMB_X52_Y24_N2
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] & ((\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7])) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6]))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] & 
// ((\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6]) # (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7] $ (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [6]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [7]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h6FF6;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N30
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N31
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]));

// Location: LCCOMB_X54_Y24_N10
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ (((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout  & 
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6 .lut_mask = 16'h5AF0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N11
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[3]~6_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]));

// Location: LCCOMB_X56_Y25_N0
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N1
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]));

// Location: LCCOMB_X56_Y25_N30
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N31
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [3]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X57_Y25_N17
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [3]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N28
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N29
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]));

// Location: LCCOMB_X57_Y25_N16
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2] & ((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3])) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2] & 
// ((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]) # (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3]))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [2]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [3]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h7DBE;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N4
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N5
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]));

// Location: LCCOMB_X54_Y24_N20
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 .lut_mask = 16'h0200;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N0
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] $ (((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5 .lut_mask = 16'hD2F0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N1
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[4]~5_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]));

// Location: LCCOMB_X53_Y24_N28
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout  = (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout )))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 .lut_mask = 16'h0400;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N24
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~3_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4 .lut_mask = 16'h0FF0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N25
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[5]~4_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]));

// Location: LCFF_X53_Y24_N19
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]));

// Location: LCCOMB_X57_Y24_N20
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N21
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [5]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X57_Y24_N7
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [5]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X56_Y24_N3
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]));

// Location: LCCOMB_X57_Y24_N18
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N19
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [4]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N28
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [4]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N29
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N6
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & ((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5])) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & 
// ((\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]) # (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [5]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [4]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7DBE;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N16
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # ((\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N16
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N17
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]));

// Location: LCFF_X56_Y24_N29
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]));

// Location: LCCOMB_X57_Y24_N4
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N5
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [1]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X57_Y24_N11
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [1]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X56_Y24_N19
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]));

// Location: LCCOMB_X57_Y24_N30
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N31
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [0]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N12
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe19a [0]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N13
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N10
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & ((\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1])) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0]))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & 
// ((\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0]) # (\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ (\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [1]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe18|dffe20a [0]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N0
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ((\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hAAA0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N31
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]));

// Location: LCFF_X57_Y24_N25
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [0]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X53_Y24_N5
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [0]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N4
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1] & ((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0])) # (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1] & 
// ((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]) # (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0]))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N27
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [5]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X53_Y24_N7
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [5]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X56_Y24_N15
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]));

// Location: LCFF_X56_Y24_N7
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [4]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X53_Y24_N9
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [4]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N8
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4])) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & 
// ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]) # (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4] $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h6FF6;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N18
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y25_N19
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [3]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X54_Y24_N3
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [3]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N0
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N1
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [2]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X54_Y24_N5
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [2]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N4
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2])) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3]))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] & 
// ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3]) # (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2] $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h6FF6;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N31
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [7]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X54_Y24_N19
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [7]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N18
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6] & ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7])) # (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6] & 
// ((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]) # (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7] $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h6FF6;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N8
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # ((\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ) # 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneii_lcell_comb \u8|Equal7~1 (
// Equation(s):
// \u8|Equal7~1_combout  = (!\u8|ST [8] & (\u8|ST [0] & (\u8|Equal7~0_combout  & \u8|ST [2])))

	.dataa(\u8|ST [8]),
	.datab(\u8|ST [0]),
	.datac(\u8|Equal7~0_combout ),
	.datad(\u8|ST [2]),
	.cin(gnd),
	.combout(\u8|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Equal7~1 .lut_mask = 16'h4000;
defparam \u8|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneii_lcell_comb \u8|OUT_VALID~0 (
// Equation(s):
// \u8|OUT_VALID~0_combout  = (\u8|Read~regout  & ((\u8|Equal7~1_combout ) # ((\u8|Equal4~0_combout  & \u8|OUT_VALID~regout )))) # (!\u8|Read~regout  & (((\u8|OUT_VALID~regout ))))

	.dataa(\u8|Read~regout ),
	.datab(\u8|Equal4~0_combout ),
	.datac(\u8|OUT_VALID~regout ),
	.datad(\u8|Equal7~1_combout ),
	.cin(gnd),
	.combout(\u8|OUT_VALID~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|OUT_VALID~0 .lut_mask = 16'hFAD0;
defparam \u8|OUT_VALID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N7
cycloneii_lcell_ff \u8|OUT_VALID (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|OUT_VALID~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|OUT_VALID~regout ));

// Location: LCCOMB_X54_Y24_N26
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\u8|RD_MASK [0] & (\u8|OUT_VALID~regout  & ((\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ))))

	.dataa(\u8|RD_MASK [0]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datad(\u8|OUT_VALID~regout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hA800;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N22
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] $ (((!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & 
// \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9 .lut_mask = 16'hA5F0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N23
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[0]~9_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]));

// Location: LCCOMB_X53_Y24_N2
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ (((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8 .lut_mask = 16'h78F0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y24_N3
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[1]~8_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]));

// Location: LCCOMB_X56_Y24_N12
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout  = (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout  & (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] & 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0] & \u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|parity11~regout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 .lut_mask = 16'h0800;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N0
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~4_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7 .lut_mask = 16'h0FF0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N1
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[2]~7_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]));

// Location: LCCOMB_X54_Y24_N0
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout  = (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4] & (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2] & 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout  & !\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~0_combout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 .lut_mask = 16'h0010;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N14
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ (((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & 
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout )))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3 .lut_mask = 16'h5AF0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N15
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~3_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]));

// Location: LCCOMB_X54_Y24_N12
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout  = (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] & (!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] & 
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~1_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 .lut_mask = 16'h1100;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N22
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8] $ (((\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] & 
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout )))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1 .lut_mask = 16'h5AF0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N23
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[8]~1_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]));

// Location: LCCOMB_X54_Y24_N30
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9] $ (((!\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7] & 
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout )))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7]),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|_~2_combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0 .lut_mask = 16'hA5F0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N31
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[9]~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]));

// Location: LCCOMB_X53_Y24_N14
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8] $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [8]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [9]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .lut_mask = 16'h0FF0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N29
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [8]));

// Location: LCCOMB_X56_Y24_N8
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N9
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]));

// Location: LCFF_X54_Y24_N13
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [9]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X54_Y24_N29
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [9]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N2
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8] $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9])

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .lut_mask = 16'h55AA;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N6
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N7
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [8]));

// Location: LCFF_X56_Y24_N27
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]));

// Location: LCCOMB_X56_Y24_N10
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N11
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [8]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X54_Y24_N17
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [8]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N16
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7] $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]))

	.dataa(vcc),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .lut_mask = 16'hC33C;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N1
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [7]));

// Location: LCCOMB_X56_Y24_N22
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N23
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]));

// Location: LCCOMB_X56_Y24_N20
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N21
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [6]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X54_Y24_N25
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [6]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N24
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8] $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6] $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [8]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [7]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [6]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [9]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N19
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [6]));

// Location: LCCOMB_X40_Y22_N30
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5] $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout )

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 16'h55AA;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N13
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [5]));

// Location: LCCOMB_X53_Y24_N30
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 16'h9966;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N5
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [4]));

// Location: LCCOMB_X53_Y24_N6
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3] $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5] $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout )))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [3]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [4]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [5]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N3
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [3]));

// Location: LCCOMB_X40_Y22_N26
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N27
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [2]));

// Location: LCCOMB_X53_Y24_N18
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5] $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4])))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1] $ (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1]),
	.datab(vcc),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 16'hA55A;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N29
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [1]));

// Location: LCCOMB_X57_Y24_N2
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder .lut_mask = 16'hFF00;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N3
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [1]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCFF_X53_Y24_N21
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a [1]),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1]));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N20
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2] $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0] $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1] $ (\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout )))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [2]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [0]),
	.datac(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe24a [1]),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N31
cycloneii_lcell_ff \u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [0]));

// Location: LCCOMB_X40_Y22_N2
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|op_2~1 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout  = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [0]) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [0]))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [0]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~1 .lut_mask = 16'h00BB;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|op_2~3 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout  = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [1] & ((!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ) # 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [1]))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [1] & (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [1] & 
// !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout )))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [1]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~1_cout ),
	.combout(),
	.cout(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout ));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~3 .lut_mask = 16'h002B;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|op_2~5 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout  = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [2] & ((!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout ) # 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [2]))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [2] & (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [2] & 
// !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout )))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [2]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~3_cout ),
	.combout(),
	.cout(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout ));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~5 .lut_mask = 16'h002B;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|op_2~7 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout  = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [3] & (\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [3] & 
// !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout )) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [3] & ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [3]) # 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout ))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [3]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~5_cout ),
	.combout(),
	.cout(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout ));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~7 .lut_mask = 16'h004D;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|op_2~9 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout  = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [4] & (\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [4] & 
// !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout )) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [4] & ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [4]) # 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout ))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [4]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~7_cout ),
	.combout(),
	.cout(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~9 .lut_mask = 16'h004D;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|op_2~11 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout  = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [5] & (\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [5] & 
// !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout )) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [5] & ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [5]) # 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [5]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~9_cout ),
	.combout(),
	.cout(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~11 .lut_mask = 16'h004D;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|op_2~13 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout  = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [6] & ((!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ) # 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [6]))) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [6] & (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [6] & 
// !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout )))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [6]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~11_cout ),
	.combout(),
	.cout(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~13 .lut_mask = 16'h002B;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|op_2~15 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout  = CARRY((\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [7] & (\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [7] & 
// !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout )) # (!\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [7] & ((\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [7]) # 
// (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ))))

	.dataa(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [7]),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~13_cout ),
	.combout(),
	.cout(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout ));
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~15 .lut_mask = 16'h004D;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneii_lcell_comb \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16 (
// Equation(s):
// \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout  = \u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [8] $ (\u8|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout  $ 
// (\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [8]))

	.dataa(vcc),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe21a [8]),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe21a [8]),
	.cin(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~15_cout ),
	.combout(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ),
	.cout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16 .lut_mask = 16'hC33C;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneii_lcell_comb \u8|RD_MASK~0 (
// Equation(s):
// \u8|RD_MASK~0_combout  = (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & !\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ),
	.cin(gnd),
	.combout(\u8|RD_MASK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|RD_MASK~0 .lut_mask = 16'h000F;
defparam \u8|RD_MASK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneii_lcell_comb \u8|RD_MASK~1 (
// Equation(s):
// \u8|RD_MASK~1_combout  = (!\u8|mRD_DONE~regout  & ((\u8|RD_MASK [0]) # ((\u8|always3~1_combout  & \u8|RD_MASK~0_combout ))))

	.dataa(\u8|mRD_DONE~regout ),
	.datab(\u8|always3~1_combout ),
	.datac(\u8|RD_MASK [0]),
	.datad(\u8|RD_MASK~0_combout ),
	.cin(gnd),
	.combout(\u8|RD_MASK~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|RD_MASK~1 .lut_mask = 16'h5450;
defparam \u8|RD_MASK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N31
cycloneii_lcell_ff \u8|RD_MASK[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|RD_MASK~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|RD_MASK [0]));

// Location: LCCOMB_X13_Y19_N30
cycloneii_lcell_comb \u8|always3~0 (
// Equation(s):
// \u8|always3~0_combout  = (\u1|oRST_0~regout  & (!\u8|RD_MASK [0] & !\u8|mWR~regout ))

	.dataa(\u1|oRST_0~regout ),
	.datab(\u8|RD_MASK [0]),
	.datac(\u8|mWR~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|always3~0 .lut_mask = 16'h0202;
defparam \u8|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N20
cycloneii_lcell_comb \u8|always3~1 (
// Equation(s):
// \u8|always3~1_combout  = (!\u8|ST [1] & (\u8|Equal5~2_combout  & (!\u8|ST [0] & \u8|always3~0_combout )))

	.dataa(\u8|ST [1]),
	.datab(\u8|Equal5~2_combout ),
	.datac(\u8|ST [0]),
	.datad(\u8|always3~0_combout ),
	.cin(gnd),
	.combout(\u8|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|always3~1 .lut_mask = 16'h0400;
defparam \u8|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneii_lcell_comb \u8|mWR~0 (
// Equation(s):
// \u8|mWR~0_combout  = (!\u8|mWR_DONE~regout  & ((\u8|mWR~regout ) # ((\u8|always3~1_combout  & \u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ))))

	.dataa(\u8|mWR_DONE~regout ),
	.datab(\u8|always3~1_combout ),
	.datac(\u8|mWR~regout ),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mWR~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mWR~0 .lut_mask = 16'h5450;
defparam \u8|mWR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y17_N25
cycloneii_lcell_ff \u8|mWR (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mWR~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mWR~regout ));

// Location: LCFF_X48_Y9_N25
cycloneii_lcell_ff \u3|wData0_d2[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData0_d1 [2]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d2 [2]));

// Location: LCCOMB_X48_Y9_N24
cycloneii_lcell_comb \u3|rRed~38 (
// Equation(s):
// \u3|rRed~38_combout  = (\u3|rRed[2]~47_combout  & (((\u3|wData0_d2 [2]) # (!\u3|rRed[2]~5_combout )))) # (!\u3|rRed[2]~47_combout  & (\u3|wData2_d2 [2] & ((\u3|rRed[2]~5_combout ))))

	.dataa(\u3|wData2_d2 [2]),
	.datab(\u3|rRed[2]~47_combout ),
	.datac(\u3|wData0_d2 [2]),
	.datad(\u3|rRed[2]~5_combout ),
	.cin(gnd),
	.combout(\u3|rRed~38_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~38 .lut_mask = 16'hE2CC;
defparam \u3|rRed~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N2
cycloneii_lcell_comb \u3|rRed~39 (
// Equation(s):
// \u3|rRed~39_combout  = (\u3|rRed~38_combout  & (((\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [14]) # (\u3|rRed[2]~5_combout )))) # (!\u3|rRed~38_combout  & (\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [2] & 
// ((!\u3|rRed[2]~5_combout ))))

	.dataa(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [2]),
	.datab(\u3|L1|altshift_taps_component|auto_generated|altsyncram2|q_b [14]),
	.datac(\u3|rRed~38_combout ),
	.datad(\u3|rRed[2]~5_combout ),
	.cin(gnd),
	.combout(\u3|rRed~39_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~39 .lut_mask = 16'hF0CA;
defparam \u3|rRed~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N22
cycloneii_lcell_comb \u3|rRed~40 (
// Equation(s):
// \u3|rRed~40_combout  = (\u2|X_Cont [0] & ((\u3|wData1_d1 [2]) # ((\u3|rRed[2]~46_combout )))) # (!\u2|X_Cont [0] & (((!\u3|rRed[2]~46_combout  & \u3|rRed~39_combout ))))

	.dataa(\u2|X_Cont [0]),
	.datab(\u3|wData1_d1 [2]),
	.datac(\u3|rRed[2]~46_combout ),
	.datad(\u3|rRed~39_combout ),
	.cin(gnd),
	.combout(\u3|rRed~40_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~40 .lut_mask = 16'hADA8;
defparam \u3|rRed~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N6
cycloneii_lcell_comb \u3|rRed~41 (
// Equation(s):
// \u3|rRed~41_combout  = (\u3|rRed[2]~46_combout  & ((\u3|rRed~40_combout  & ((\u3|wData2_d1 [2]))) # (!\u3|rRed~40_combout  & (\u3|wData1_d2 [2])))) # (!\u3|rRed[2]~46_combout  & (((\u3|rRed~40_combout ))))

	.dataa(\u3|wData1_d2 [2]),
	.datab(\u3|rRed[2]~46_combout ),
	.datac(\u3|wData2_d1 [2]),
	.datad(\u3|rRed~40_combout ),
	.cin(gnd),
	.combout(\u3|rRed~41_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~41 .lut_mask = 16'hF388;
defparam \u3|rRed~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N7
cycloneii_lcell_ff \u3|rRed[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rRed~41_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rRed [2]));

// Location: LCCOMB_X44_Y9_N4
cycloneii_lcell_comb \wr2_data[0]~0 (
// Equation(s):
// \wr2_data[0]~0_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rRed [2]))

	.dataa(\iSW~combout [1]),
	.datab(vcc),
	.datac(\u3|rRed [2]),
	.datad(\H0|Gr_Out_Cum [7]),
	.cin(gnd),
	.combout(\wr2_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wr2_data[0]~0 .lut_mask = 16'hFA50;
defparam \wr2_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneii_lcell_comb \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4 (
// Equation(s):
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout  = \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6] $ (((\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout  & 
// \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5])))

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|cntr_cout[5]~0_combout ),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5]),
	.cin(gnd),
	.combout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4 .lut_mask = 16'h3CF0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N17
cycloneii_lcell_ff \u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a[6]~4_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6]));

// Location: LCFF_X48_Y9_N13
cycloneii_lcell_ff \u3|wData0_d2[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData0_d1 [3]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData0_d2 [3]));

// Location: LCFF_X48_Y9_N1
cycloneii_lcell_ff \u3|wData2_d2[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData2_d1 [3]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d2 [3]));

// Location: LCCOMB_X48_Y9_N12
cycloneii_lcell_comb \u3|rRed~43 (
// Equation(s):
// \u3|rRed~43_combout  = (\u3|rRed~42_combout  & (((\u3|wData0_d2 [3])) # (!\u3|rRed[2]~5_combout ))) # (!\u3|rRed~42_combout  & (\u3|rRed[2]~5_combout  & ((\u3|wData2_d2 [3]))))

	.dataa(\u3|rRed~42_combout ),
	.datab(\u3|rRed[2]~5_combout ),
	.datac(\u3|wData0_d2 [3]),
	.datad(\u3|wData2_d2 [3]),
	.cin(gnd),
	.combout(\u3|rRed~43_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~43 .lut_mask = 16'hE6A2;
defparam \u3|rRed~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N30
cycloneii_lcell_comb \u3|rRed~44 (
// Equation(s):
// \u3|rRed~44_combout  = (\u2|X_Cont [0] & ((\u3|rRed[2]~46_combout ) # ((\u3|wData1_d1 [3])))) # (!\u2|X_Cont [0] & (!\u3|rRed[2]~46_combout  & ((\u3|rRed~43_combout ))))

	.dataa(\u2|X_Cont [0]),
	.datab(\u3|rRed[2]~46_combout ),
	.datac(\u3|wData1_d1 [3]),
	.datad(\u3|rRed~43_combout ),
	.cin(gnd),
	.combout(\u3|rRed~44_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~44 .lut_mask = 16'hB9A8;
defparam \u3|rRed~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N9
cycloneii_lcell_ff \u3|wData1_d2[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData1_d1 [3]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData1_d2 [3]));

// Location: LCCOMB_X48_Y9_N4
cycloneii_lcell_comb \u3|rRed~45 (
// Equation(s):
// \u3|rRed~45_combout  = (\u3|rRed~44_combout  & ((\u3|wData2_d1 [3]) # ((!\u3|rRed[2]~46_combout )))) # (!\u3|rRed~44_combout  & (((\u3|rRed[2]~46_combout  & \u3|wData1_d2 [3]))))

	.dataa(\u3|wData2_d1 [3]),
	.datab(\u3|rRed~44_combout ),
	.datac(\u3|rRed[2]~46_combout ),
	.datad(\u3|wData1_d2 [3]),
	.cin(gnd),
	.combout(\u3|rRed~45_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rRed~45 .lut_mask = 16'hBC8C;
defparam \u3|rRed~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N5
cycloneii_lcell_ff \u3|rRed[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rRed~45_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rRed [3]));

// Location: LCCOMB_X44_Y9_N2
cycloneii_lcell_comb \wr2_data[1]~1 (
// Equation(s):
// \wr2_data[1]~1_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rRed [3]))

	.dataa(\iSW~combout [1]),
	.datab(vcc),
	.datac(\u3|rRed [3]),
	.datad(\H0|Gr_Out_Cum [7]),
	.cin(gnd),
	.combout(\wr2_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wr2_data[1]~1 .lut_mask = 16'hFA50;
defparam \wr2_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N20
cycloneii_lcell_comb \wr2_data[2]~2 (
// Equation(s):
// \wr2_data[2]~2_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rRed [4]))

	.dataa(\u3|rRed [4]),
	.datab(\H0|Gr_Out_Cum [7]),
	.datac(vcc),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr2_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \wr2_data[2]~2 .lut_mask = 16'hCCAA;
defparam \wr2_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N30
cycloneii_lcell_comb \wr2_data[3]~3 (
// Equation(s):
// \wr2_data[3]~3_combout  = (\iSW~combout [1] & (\H0|Gr_Out_Cum [7])) # (!\iSW~combout [1] & ((\u3|rRed [5])))

	.dataa(vcc),
	.datab(\H0|Gr_Out_Cum [7]),
	.datac(\u3|rRed [5]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr2_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \wr2_data[3]~3 .lut_mask = 16'hCCF0;
defparam \wr2_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N28
cycloneii_lcell_comb \wr2_data[4]~4 (
// Equation(s):
// \wr2_data[4]~4_combout  = (\iSW~combout [1] & (\H0|Gr_Out_Cum [7])) # (!\iSW~combout [1] & ((\u3|rRed [6])))

	.dataa(vcc),
	.datab(\H0|Gr_Out_Cum [7]),
	.datac(\u3|rRed [6]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr2_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \wr2_data[4]~4 .lut_mask = 16'hCCF0;
defparam \wr2_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N28
cycloneii_lcell_comb \wr2_data[5]~5 (
// Equation(s):
// \wr2_data[5]~5_combout  = (\iSW~combout [1] & (\H0|Gr_Out_Cum [7])) # (!\iSW~combout [1] & ((\u3|rRed [7])))

	.dataa(vcc),
	.datab(\H0|Gr_Out_Cum [7]),
	.datac(\u3|rRed [7]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr2_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \wr2_data[5]~5 .lut_mask = 16'hCCF0;
defparam \wr2_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N2
cycloneii_lcell_comb \wr2_data[6]~6 (
// Equation(s):
// \wr2_data[6]~6_combout  = (\iSW~combout [1] & (\H0|Gr_Out_Cum [7])) # (!\iSW~combout [1] & ((\u3|rRed [8])))

	.dataa(\iSW~combout [1]),
	.datab(\H0|Gr_Out_Cum [7]),
	.datac(vcc),
	.datad(\u3|rRed [8]),
	.cin(gnd),
	.combout(\wr2_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \wr2_data[6]~6 .lut_mask = 16'hDD88;
defparam \wr2_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N24
cycloneii_lcell_comb \wr2_data[7]~7 (
// Equation(s):
// \wr2_data[7]~7_combout  = (\iSW~combout [1] & (\H0|Gr_Out_Cum [7])) # (!\iSW~combout [1] & ((\u3|rRed [9])))

	.dataa(vcc),
	.datab(\H0|Gr_Out_Cum [7]),
	.datac(\u3|rRed [9]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr2_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \wr2_data[7]~7 .lut_mask = 16'hCCF0;
defparam \wr2_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N10
cycloneii_lcell_comb \wr2_data[8]~8 (
// Equation(s):
// \wr2_data[8]~8_combout  = (\iSW~combout [1] & (\H0|Gr_Out_Cum [7])) # (!\iSW~combout [1] & ((\u3|rRed [10])))

	.dataa(vcc),
	.datab(\H0|Gr_Out_Cum [7]),
	.datac(\u3|rRed [10]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr2_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \wr2_data[8]~8 .lut_mask = 16'hCCF0;
defparam \wr2_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y19
cycloneii_ram_block \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 (
	.portawe(gnd),
	.portaaddrstall(!\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.portbrewe(\u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.ena0(\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena1(\u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.clr0(gnd),
	.clr1(!\u1|oRST_0~clkctrl_outclk ),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b [8],\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7],\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6],
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5],\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\wr2_data[8]~8_combout ,\wr2_data[7]~7_combout ,\wr2_data[6]~6_combout ,\wr2_data[5]~5_combout ,\wr2_data[4]~4_combout ,\wr2_data[3]~3_combout ,\wr2_data[2]~2_combout ,\wr2_data[1]~1_combout ,\wr2_data[0]~0_combout }),
	.portbaddr({\u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8],\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7],\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6],
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5],\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4],\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3],
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2],\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1],\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .data_interleave_offset_in_bits = 1;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .data_interleave_width_in_bits = 1;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .logical_ram_name = "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .operation_mode = "bidir_dual_port";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_address_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_address_width = 9;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_byte_enable_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_byte_enable_clock = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_in_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_out_clear = "clear1";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_out_clock = "clock0";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_width = 9;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_disable_ce_on_input_registers = "on";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_first_address = 0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_first_bit_number = 0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_last_address = 511;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_logical_ram_depth = 512;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_logical_ram_width = 16;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_write_enable_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_address_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_address_clock = "clock1";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_address_width = 9;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_byte_enable_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_in_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_in_clock = "clock1";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_out_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_out_clock = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_width = 9;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_first_address = 0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_first_bit_number = 0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_last_address = 511;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_logical_ram_depth = 512;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_logical_ram_width = 16;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_read_enable_write_enable_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .ram_block_type = "M4K";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder .lut_mask = 16'hFFFF;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder .lut_mask = 16'hFFFF;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N13
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0] (
	.clk(!\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]));

// Location: LCFF_X18_Y17_N21
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|p0addr (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ));

// Location: LCCOMB_X18_Y17_N14
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout  = !\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell .lut_mask = 16'h0F0F;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout  = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] $ (((!\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout  & 
// (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ))))

	.dataa(\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .lut_mask = 16'hB4F0;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N1
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]));

// Location: LCCOMB_X18_Y17_N18
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & 
// (!\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout  & !\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0])))

	.dataa(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0008;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout  = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] $ (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .lut_mask = 16'h0FF0;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N31
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]));

// Location: LCCOMB_X18_Y17_N16
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout  = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ (((\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & 
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2])))

	.dataa(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(vcc),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .lut_mask = 16'h5AF0;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N17
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]));

// Location: LCCOMB_X18_Y17_N22
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] $ (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] $ 
// (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] $ (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0])))

	.dataa(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N23
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ));

// Location: LCCOMB_X18_Y17_N2
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout  = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] $ (((\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & 
// (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & !\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]))))

	.dataa(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .lut_mask = 16'hF078;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N3
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[4]~3_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]));

// Location: LCCOMB_X18_Y17_N24
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout  & (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1] & 
// (!\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout  & !\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0])))

	.dataa(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1]),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0002;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & !\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4])))

	.dataa(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0010;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3] & (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2] & 
// (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4])))

	.dataa(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3]),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2]),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h1000;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout  = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] $ (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 .lut_mask = 16'h0FF0;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N29
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[5]~4_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]));

// Location: LCCOMB_X19_Y17_N0
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout  = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ (((\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & 
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5])))

	.dataa(vcc),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 .lut_mask = 16'h3CF0;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N1
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[6]~5_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]));

// Location: LCCOMB_X18_Y17_N8
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] $ (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4] $ 
// (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] $ (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5])))

	.dataa(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4]),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N9
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ));

// Location: LCCOMB_X19_Y17_N22
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5] & (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & 
// !\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]))

	.dataa(vcc),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0030;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout  = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7] $ (((\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6] & 
// (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & !\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]))))

	.dataa(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6]),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5]),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 .lut_mask = 16'hF078;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N3
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[7]~6_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]));

// Location: LCCOMB_X19_Y17_N30
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout  = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8] $ (((\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  & 
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7])))

	.dataa(vcc),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 .lut_mask = 16'h3CF0;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N31
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]));

// Location: LCCOMB_X19_Y17_N28
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout  = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9] $ (((\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  & 
// !\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7])))

	.dataa(vcc),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7]),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 .lut_mask = 16'hF03C;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N29
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[9]~7_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]));

// Location: LCCOMB_X18_Y17_N10
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8] (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b [8] = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8] $ (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9])

	.dataa(vcc),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [8]),
	.datac(vcc),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [9]),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b [8]),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8] .lut_mask = 16'h33CC;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N11
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b [8]),
	.sdata(gnd),
	.aclr(!\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ));

// Location: LCCOMB_X18_Y17_N12
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout  $ (\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout  $ 
// (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ))

	.dataa(vcc),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a0~regout ),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a1~regout ),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity6a2~regout ),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h3CC3;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N13
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ));

// Location: LCCOMB_X18_Y17_N26
cycloneii_lcell_comb \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0] $ (!\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity5~regout ),
	.cin(gnd),
	.combout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'hF00F;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y17_N27
cycloneii_lcell_ff \u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sdata(gnd),
	.aclr(!\u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]));

// Location: M4K_X17_Y20
cycloneii_ram_block \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 (
	.portawe(gnd),
	.portaaddrstall(!\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout ),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b [8],\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7],\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6],
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5],\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .data_interleave_offset_in_bits = 1;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .data_interleave_width_in_bits = 1;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .logical_ram_name = "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .operation_mode = "bidir_dual_port";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_address_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_address_width = 9;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_byte_enable_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_byte_enable_clock = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_in_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_out_clear = "clear1";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_out_clock = "clock0";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_data_width = 9;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_disable_ce_on_input_registers = "on";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_first_address = 0;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_first_bit_number = 0;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_last_address = 511;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_logical_ram_depth = 512;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_logical_ram_width = 16;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_a_write_enable_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_address_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_address_clock = "clock1";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_address_width = 9;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_byte_enable_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_in_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_in_clock = "clock1";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_out_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_out_clock = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_data_width = 9;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_first_address = 0;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_first_bit_number = 0;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_last_address = 511;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_logical_ram_depth = 512;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_logical_ram_width = 16;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_read_enable_write_enable_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .ram_block_type = "M4K";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N20
cycloneii_lcell_comb \u8|mDATAIN[0]~0 (
// Equation(s):
// \u8|mDATAIN[0]~0_combout  = (\u8|mWR~regout  & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [0])) # (!\u8|mWR~regout  & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [0])))

	.dataa(\u8|mWR~regout ),
	.datab(vcc),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [0]),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [0]),
	.cin(gnd),
	.combout(\u8|mDATAIN[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[0]~0 .lut_mask = 16'hF5A0;
defparam \u8|mDATAIN[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N6
cycloneii_lcell_comb \u8|command1|always0~4 (
// Equation(s):
// \u8|command1|always0~4_combout  = (!\u8|command1|command_done~regout  & (!\u8|command1|do_precharge~regout  & \u7|control1|PRECHARGE~regout ))

	.dataa(\u8|command1|command_done~regout ),
	.datab(vcc),
	.datac(\u8|command1|do_precharge~regout ),
	.datad(\u7|control1|PRECHARGE~regout ),
	.cin(gnd),
	.combout(\u8|command1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|always0~4 .lut_mask = 16'h0500;
defparam \u8|command1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y18_N7
cycloneii_lcell_ff \u8|command1|do_precharge (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|always0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|control1|INIT_REQ~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|do_precharge~regout ));

// Location: LCCOMB_X11_Y17_N0
cycloneii_lcell_comb \u8|control1|timer[0]~16 (
// Equation(s):
// \u8|control1|timer[0]~16_combout  = \u8|control1|timer [0] $ (VCC)
// \u8|control1|timer[0]~17  = CARRY(\u8|control1|timer [0])

	.dataa(vcc),
	.datab(\u8|control1|timer [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|control1|timer[0]~16_combout ),
	.cout(\u8|control1|timer[0]~17 ));
// synopsys translate_off
defparam \u8|control1|timer[0]~16 .lut_mask = 16'h33CC;
defparam \u8|control1|timer[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N0
cycloneii_lcell_comb \u8|command1|always0~0 (
// Equation(s):
// \u8|command1|always0~0_combout  = (!\u8|command1|command_done~regout  & (!\u8|command1|do_load_mode~regout  & \u7|control1|LOAD_MODE~regout ))

	.dataa(\u8|command1|command_done~regout ),
	.datab(vcc),
	.datac(\u8|command1|do_load_mode~regout ),
	.datad(\u7|control1|LOAD_MODE~regout ),
	.cin(gnd),
	.combout(\u8|command1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|always0~0 .lut_mask = 16'h0500;
defparam \u8|command1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y18_N1
cycloneii_lcell_ff \u8|command1|do_load_mode (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|always0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|control1|INIT_REQ~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|do_load_mode~regout ));

// Location: LCCOMB_X8_Y18_N2
cycloneii_lcell_comb \u8|command1|rw_flag~0 (
// Equation(s):
// \u8|command1|rw_flag~0_combout  = (!\u8|command1|do_precharge~regout  & !\u8|command1|do_load_mode~regout )

	.dataa(\u8|command1|do_precharge~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|command1|do_load_mode~regout ),
	.cin(gnd),
	.combout(\u8|command1|rw_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|rw_flag~0 .lut_mask = 16'h0055;
defparam \u8|command1|rw_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N16
cycloneii_lcell_comb \u8|command1|always0~5 (
// Equation(s):
// \u8|command1|always0~5_combout  = (!\u8|command1|do_reada~regout  & (!\u8|command1|do_writea~regout  & !\u8|command1|do_refresh~regout ))

	.dataa(\u8|command1|do_reada~regout ),
	.datab(vcc),
	.datac(\u8|command1|do_writea~regout ),
	.datad(\u8|command1|do_refresh~regout ),
	.cin(gnd),
	.combout(\u8|command1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|always0~5 .lut_mask = 16'h0005;
defparam \u8|command1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N18
cycloneii_lcell_comb \u8|command1|command_delay~2 (
// Equation(s):
// \u8|command1|command_delay~2_combout  = (!\u7|control1|INIT_REQ~regout  & ((\u8|command1|command_delay [1]) # ((!\u8|command1|always0~5_combout ) # (!\u8|command1|rw_flag~0_combout ))))

	.dataa(\u8|command1|command_delay [1]),
	.datab(\u8|command1|rw_flag~0_combout ),
	.datac(\u7|control1|INIT_REQ~regout ),
	.datad(\u8|command1|always0~5_combout ),
	.cin(gnd),
	.combout(\u8|command1|command_delay~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|command_delay~2 .lut_mask = 16'h0B0F;
defparam \u8|command1|command_delay~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y18_N19
cycloneii_lcell_ff \u8|command1|command_delay[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|command_delay~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|command_delay [0]));

// Location: LCCOMB_X8_Y18_N16
cycloneii_lcell_comb \u8|command1|command_done~0 (
// Equation(s):
// \u8|command1|command_done~0_combout  = (!\u7|control1|INIT_REQ~regout  & (((\u8|command1|command_delay [0]) # (!\u8|command1|rw_flag~0_combout )) # (!\u8|command1|always0~5_combout )))

	.dataa(\u8|command1|always0~5_combout ),
	.datab(\u8|command1|rw_flag~0_combout ),
	.datac(\u7|control1|INIT_REQ~regout ),
	.datad(\u8|command1|command_delay [0]),
	.cin(gnd),
	.combout(\u8|command1|command_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|command_done~0 .lut_mask = 16'h0F07;
defparam \u8|command1|command_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y18_N17
cycloneii_lcell_ff \u8|command1|command_done (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|command_done~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|command_done~regout ));

// Location: LCCOMB_X9_Y17_N26
cycloneii_lcell_comb \u8|command1|rp_done~0 (
// Equation(s):
// \u8|command1|rp_done~0_combout  = (!\u7|control1|INIT_REQ~regout  & ((\u8|command1|rp_shift [0]) # ((\u8|command1|command_done~regout  & !\u8|command1|command_delay [0]))))

	.dataa(\u8|command1|rp_shift [0]),
	.datab(\u8|command1|command_done~regout ),
	.datac(\u8|command1|command_delay [0]),
	.datad(\u7|control1|INIT_REQ~regout ),
	.cin(gnd),
	.combout(\u8|command1|rp_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|rp_done~0 .lut_mask = 16'h00AE;
defparam \u8|command1|rp_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N2
cycloneii_lcell_comb \u8|Equal0~0 (
// Equation(s):
// \u8|Equal0~0_combout  = (!\u8|ST [2] & (\u8|ST [0] & (\u8|ST [8] & \u8|Equal7~0_combout )))

	.dataa(\u8|ST [2]),
	.datab(\u8|ST [0]),
	.datac(\u8|ST [8]),
	.datad(\u8|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u8|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Equal0~0 .lut_mask = 16'h4000;
defparam \u8|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y18_N23
cycloneii_lcell_ff \u8|PM_STOP (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|Equal0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|PM_STOP~regout ));

// Location: LCCOMB_X9_Y17_N30
cycloneii_lcell_comb \u8|command1|ex_write~0 (
// Equation(s):
// \u8|command1|ex_write~0_combout  = (\u8|PM_STOP~regout  & (!\u8|command1|rp_shift[0]~0_combout  & ((\u8|command1|always0~3_combout ) # (\u8|command1|ex_write~regout )))) # (!\u8|PM_STOP~regout  & ((\u8|command1|always0~3_combout ) # 
// ((\u8|command1|ex_write~regout ))))

	.dataa(\u8|PM_STOP~regout ),
	.datab(\u8|command1|always0~3_combout ),
	.datac(\u8|command1|ex_write~regout ),
	.datad(\u8|command1|rp_shift[0]~0_combout ),
	.cin(gnd),
	.combout(\u8|command1|ex_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|ex_write~0 .lut_mask = 16'h54FC;
defparam \u8|command1|ex_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y17_N31
cycloneii_lcell_ff \u8|command1|ex_write (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|ex_write~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|control1|INIT_REQ~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|ex_write~regout ));

// Location: LCCOMB_X9_Y17_N12
cycloneii_lcell_comb \u8|command1|rp_shift[0]~0 (
// Equation(s):
// \u8|command1|rp_shift[0]~0_combout  = (\u8|command1|ex_read~regout  & (((\u8|command1|command_delay [0])) # (!\u8|command1|command_done~regout ))) # (!\u8|command1|ex_read~regout  & (\u8|command1|ex_write~regout  & ((\u8|command1|command_delay [0]) # 
// (!\u8|command1|command_done~regout ))))

	.dataa(\u8|command1|ex_read~regout ),
	.datab(\u8|command1|command_done~regout ),
	.datac(\u8|command1|command_delay [0]),
	.datad(\u8|command1|ex_write~regout ),
	.cin(gnd),
	.combout(\u8|command1|rp_shift[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|rp_shift[0]~0 .lut_mask = 16'hF3A2;
defparam \u8|command1|rp_shift[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N10
cycloneii_lcell_comb \u8|command1|rp_shift[0]~1 (
// Equation(s):
// \u8|command1|rp_shift[0]~1_combout  = (\u7|control1|INIT_REQ~regout ) # ((\u8|PM_STOP~regout ) # (!\u8|command1|rp_shift[0]~0_combout ))

	.dataa(vcc),
	.datab(\u7|control1|INIT_REQ~regout ),
	.datac(\u8|PM_STOP~regout ),
	.datad(\u8|command1|rp_shift[0]~0_combout ),
	.cin(gnd),
	.combout(\u8|command1|rp_shift[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|rp_shift[0]~1 .lut_mask = 16'hFCFF;
defparam \u8|command1|rp_shift[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y17_N27
cycloneii_lcell_ff \u8|command1|rp_done (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|rp_done~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|command1|rp_shift[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|rp_done~regout ));

// Location: LCCOMB_X9_Y17_N16
cycloneii_lcell_comb \u8|command1|always0~1 (
// Equation(s):
// \u8|command1|always0~1_combout  = (!\u8|command1|command_done~regout  & !\u8|command1|rp_done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|command1|command_done~regout ),
	.datad(\u8|command1|rp_done~regout ),
	.cin(gnd),
	.combout(\u8|command1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|always0~1 .lut_mask = 16'h000F;
defparam \u8|command1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N14
cycloneii_lcell_comb \u7|control1|always3~0 (
// Equation(s):
// \u7|control1|always3~0_combout  = (\u7|control1|init_timer [3] & ((\u7|control1|init_timer [2] & (!\u7|control1|init_timer [5] & !\u7|control1|init_timer [4])) # (!\u7|control1|init_timer [2] & (\u7|control1|init_timer [5] & \u7|control1|init_timer 
// [4])))) # (!\u7|control1|init_timer [3] & (\u7|control1|init_timer [5] $ (((!\u7|control1|init_timer [2] & \u7|control1|init_timer [4])))))

	.dataa(\u7|control1|init_timer [3]),
	.datab(\u7|control1|init_timer [2]),
	.datac(\u7|control1|init_timer [5]),
	.datad(\u7|control1|init_timer [4]),
	.cin(gnd),
	.combout(\u7|control1|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|always3~0 .lut_mask = 16'h6158;
defparam \u7|control1|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneii_lcell_comb \u7|control1|always3~4 (
// Equation(s):
// \u7|control1|always3~4_combout  = (\u7|control1|always3~3_combout  & (\u7|control1|LOAD_MODE~1_combout  & (\u7|control1|init_timer [9] $ (!\u7|control1|always3~0_combout ))))

	.dataa(\u7|control1|always3~3_combout ),
	.datab(\u7|control1|init_timer [9]),
	.datac(\u7|control1|LOAD_MODE~1_combout ),
	.datad(\u7|control1|always3~0_combout ),
	.cin(gnd),
	.combout(\u7|control1|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|always3~4 .lut_mask = 16'h8020;
defparam \u7|control1|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneii_lcell_comb \u7|control1|REFRESH~2 (
// Equation(s):
// \u7|control1|REFRESH~2_combout  = (\u7|control1|always3~4_combout  & ((\u7|control1|init_timer [15]) # ((!\u7|control1|LessThan1~1_combout  & \u7|control1|init_timer [14]))))

	.dataa(\u7|control1|LessThan1~1_combout ),
	.datab(\u7|control1|init_timer [14]),
	.datac(\u7|control1|init_timer [15]),
	.datad(\u7|control1|always3~4_combout ),
	.cin(gnd),
	.combout(\u7|control1|REFRESH~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|REFRESH~2 .lut_mask = 16'hF400;
defparam \u7|control1|REFRESH~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N11
cycloneii_lcell_ff \u7|control1|REFRESH (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|REFRESH~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|REFRESH~regout ));

// Location: LCCOMB_X10_Y17_N0
cycloneii_lcell_comb \u8|command1|always0~6 (
// Equation(s):
// \u8|command1|always0~6_combout  = (\u8|command1|always0~1_combout  & (\u8|command1|always0~5_combout  & ((\u8|control1|REF_REQ~regout ) # (\u7|control1|REFRESH~regout ))))

	.dataa(\u8|control1|REF_REQ~regout ),
	.datab(\u8|command1|always0~1_combout ),
	.datac(\u7|control1|REFRESH~regout ),
	.datad(\u8|command1|always0~5_combout ),
	.cin(gnd),
	.combout(\u8|command1|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|always0~6 .lut_mask = 16'hC800;
defparam \u8|command1|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y17_N1
cycloneii_lcell_ff \u8|command1|do_refresh (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|always0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|control1|INIT_REQ~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|do_refresh~regout ));

// Location: LCCOMB_X9_Y17_N22
cycloneii_lcell_comb \u8|command1|always0~2 (
// Equation(s):
// \u8|command1|always0~2_combout  = (\u8|control1|READA~regout  & (!\u8|command1|do_reada~regout  & (\u8|command1|always0~1_combout  & !\u8|control1|REF_REQ~regout )))

	.dataa(\u8|control1|READA~regout ),
	.datab(\u8|command1|do_reada~regout ),
	.datac(\u8|command1|always0~1_combout ),
	.datad(\u8|control1|REF_REQ~regout ),
	.cin(gnd),
	.combout(\u8|command1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|always0~2 .lut_mask = 16'h0020;
defparam \u8|command1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N2
cycloneii_lcell_comb \u8|command1|do_reada~0 (
// Equation(s):
// \u8|command1|do_reada~0_combout  = (!\u7|control1|INIT_REQ~regout  & \u8|command1|always0~2_combout )

	.dataa(vcc),
	.datab(\u7|control1|INIT_REQ~regout ),
	.datac(vcc),
	.datad(\u8|command1|always0~2_combout ),
	.cin(gnd),
	.combout(\u8|command1|do_reada~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|do_reada~0 .lut_mask = 16'h3300;
defparam \u8|command1|do_reada~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y17_N3
cycloneii_lcell_ff \u8|command1|do_reada (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|do_reada~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|do_reada~regout ));

// Location: LCCOMB_X10_Y17_N2
cycloneii_lcell_comb \u8|command1|always3~0 (
// Equation(s):
// \u8|command1|always3~0_combout  = (\u8|command1|do_writea~regout ) # ((\u8|command1|do_refresh~regout ) # ((\u8|command1|do_reada~regout ) # (!\u8|command1|rw_flag~0_combout )))

	.dataa(\u8|command1|do_writea~regout ),
	.datab(\u8|command1|do_refresh~regout ),
	.datac(\u8|command1|rw_flag~0_combout ),
	.datad(\u8|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u8|command1|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|always3~0 .lut_mask = 16'hFFEF;
defparam \u8|command1|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N28
cycloneii_lcell_comb \u8|command1|REF_ACK~0 (
// Equation(s):
// \u8|command1|REF_ACK~0_combout  = (\u8|control1|REF_REQ~regout  & ((\u8|command1|do_refresh~regout ) # ((\u8|command1|always3~0_combout  & \u8|command1|REF_ACK~regout )))) # (!\u8|control1|REF_REQ~regout  & (\u8|command1|always3~0_combout  & 
// (\u8|command1|REF_ACK~regout )))

	.dataa(\u8|control1|REF_REQ~regout ),
	.datab(\u8|command1|always3~0_combout ),
	.datac(\u8|command1|REF_ACK~regout ),
	.datad(\u8|command1|do_refresh~regout ),
	.cin(gnd),
	.combout(\u8|command1|REF_ACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|REF_ACK~0 .lut_mask = 16'hEAC0;
defparam \u8|command1|REF_ACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y17_N29
cycloneii_lcell_ff \u8|command1|REF_ACK (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|REF_ACK~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|REF_ACK~regout ));

// Location: LCCOMB_X10_Y17_N8
cycloneii_lcell_comb \u8|control1|REF_REQ~1 (
// Equation(s):
// \u8|control1|REF_REQ~1_combout  = (\u7|control1|INIT_REQ~regout ) # (\u8|command1|REF_ACK~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|control1|INIT_REQ~regout ),
	.datad(\u8|command1|REF_ACK~regout ),
	.cin(gnd),
	.combout(\u8|control1|REF_REQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|REF_REQ~1 .lut_mask = 16'hFFF0;
defparam \u8|control1|REF_REQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N1
cycloneii_lcell_ff \u8|control1|timer[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[0]~16_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [0]));

// Location: LCCOMB_X11_Y17_N2
cycloneii_lcell_comb \u8|control1|timer[1]~18 (
// Equation(s):
// \u8|control1|timer[1]~18_combout  = (\u8|control1|timer [1] & (\u8|control1|timer[0]~17  & VCC)) # (!\u8|control1|timer [1] & (!\u8|control1|timer[0]~17 ))
// \u8|control1|timer[1]~19  = CARRY((!\u8|control1|timer [1] & !\u8|control1|timer[0]~17 ))

	.dataa(vcc),
	.datab(\u8|control1|timer [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|control1|timer[0]~17 ),
	.combout(\u8|control1|timer[1]~18_combout ),
	.cout(\u8|control1|timer[1]~19 ));
// synopsys translate_off
defparam \u8|control1|timer[1]~18 .lut_mask = 16'hC303;
defparam \u8|control1|timer[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y17_N3
cycloneii_lcell_ff \u8|control1|timer[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[1]~18_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [1]));

// Location: LCCOMB_X11_Y17_N4
cycloneii_lcell_comb \u8|control1|timer[2]~20 (
// Equation(s):
// \u8|control1|timer[2]~20_combout  = (\u8|control1|timer [2] & ((GND) # (!\u8|control1|timer[1]~19 ))) # (!\u8|control1|timer [2] & (\u8|control1|timer[1]~19  $ (GND)))
// \u8|control1|timer[2]~21  = CARRY((\u8|control1|timer [2]) # (!\u8|control1|timer[1]~19 ))

	.dataa(vcc),
	.datab(\u8|control1|timer [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|control1|timer[1]~19 ),
	.combout(\u8|control1|timer[2]~20_combout ),
	.cout(\u8|control1|timer[2]~21 ));
// synopsys translate_off
defparam \u8|control1|timer[2]~20 .lut_mask = 16'h3CCF;
defparam \u8|control1|timer[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y17_N5
cycloneii_lcell_ff \u8|control1|timer[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[2]~20_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [2]));

// Location: LCCOMB_X11_Y17_N6
cycloneii_lcell_comb \u8|control1|timer[3]~22 (
// Equation(s):
// \u8|control1|timer[3]~22_combout  = (\u8|control1|timer [3] & (\u8|control1|timer[2]~21  & VCC)) # (!\u8|control1|timer [3] & (!\u8|control1|timer[2]~21 ))
// \u8|control1|timer[3]~23  = CARRY((!\u8|control1|timer [3] & !\u8|control1|timer[2]~21 ))

	.dataa(\u8|control1|timer [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|control1|timer[2]~21 ),
	.combout(\u8|control1|timer[3]~22_combout ),
	.cout(\u8|control1|timer[3]~23 ));
// synopsys translate_off
defparam \u8|control1|timer[3]~22 .lut_mask = 16'hA505;
defparam \u8|control1|timer[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneii_lcell_comb \u8|control1|timer[4]~24 (
// Equation(s):
// \u8|control1|timer[4]~24_combout  = (\u8|control1|timer [4] & ((GND) # (!\u8|control1|timer[3]~23 ))) # (!\u8|control1|timer [4] & (\u8|control1|timer[3]~23  $ (GND)))
// \u8|control1|timer[4]~25  = CARRY((\u8|control1|timer [4]) # (!\u8|control1|timer[3]~23 ))

	.dataa(vcc),
	.datab(\u8|control1|timer [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|control1|timer[3]~23 ),
	.combout(\u8|control1|timer[4]~24_combout ),
	.cout(\u8|control1|timer[4]~25 ));
// synopsys translate_off
defparam \u8|control1|timer[4]~24 .lut_mask = 16'h3CCF;
defparam \u8|control1|timer[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y17_N9
cycloneii_lcell_ff \u8|control1|timer[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[4]~24_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [4]));

// Location: LCCOMB_X11_Y17_N12
cycloneii_lcell_comb \u8|control1|timer[6]~28 (
// Equation(s):
// \u8|control1|timer[6]~28_combout  = (\u8|control1|timer [6] & ((GND) # (!\u8|control1|timer[5]~27 ))) # (!\u8|control1|timer [6] & (\u8|control1|timer[5]~27  $ (GND)))
// \u8|control1|timer[6]~29  = CARRY((\u8|control1|timer [6]) # (!\u8|control1|timer[5]~27 ))

	.dataa(\u8|control1|timer [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|control1|timer[5]~27 ),
	.combout(\u8|control1|timer[6]~28_combout ),
	.cout(\u8|control1|timer[6]~29 ));
// synopsys translate_off
defparam \u8|control1|timer[6]~28 .lut_mask = 16'h5AAF;
defparam \u8|control1|timer[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneii_lcell_comb \u8|control1|timer[7]~30 (
// Equation(s):
// \u8|control1|timer[7]~30_combout  = (\u8|control1|timer [7] & (\u8|control1|timer[6]~29  & VCC)) # (!\u8|control1|timer [7] & (!\u8|control1|timer[6]~29 ))
// \u8|control1|timer[7]~31  = CARRY((!\u8|control1|timer [7] & !\u8|control1|timer[6]~29 ))

	.dataa(vcc),
	.datab(\u8|control1|timer [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|control1|timer[6]~29 ),
	.combout(\u8|control1|timer[7]~30_combout ),
	.cout(\u8|control1|timer[7]~31 ));
// synopsys translate_off
defparam \u8|control1|timer[7]~30 .lut_mask = 16'hC303;
defparam \u8|control1|timer[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N30
cycloneii_lcell_comb \u8|command1|REF_ACK~_wirecell (
// Equation(s):
// \u8|command1|REF_ACK~_wirecell_combout  = !\u8|command1|REF_ACK~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|command1|REF_ACK~regout ),
	.cin(gnd),
	.combout(\u8|command1|REF_ACK~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|REF_ACK~_wirecell .lut_mask = 16'h00FF;
defparam \u8|command1|REF_ACK~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N15
cycloneii_lcell_ff \u8|control1|timer[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[7]~30_combout ),
	.sdata(\u8|command1|REF_ACK~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [7]));

// Location: LCCOMB_X11_Y17_N16
cycloneii_lcell_comb \u8|control1|timer[8]~32 (
// Equation(s):
// \u8|control1|timer[8]~32_combout  = (\u8|control1|timer [8] & ((GND) # (!\u8|control1|timer[7]~31 ))) # (!\u8|control1|timer [8] & (\u8|control1|timer[7]~31  $ (GND)))
// \u8|control1|timer[8]~33  = CARRY((\u8|control1|timer [8]) # (!\u8|control1|timer[7]~31 ))

	.dataa(\u8|control1|timer [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|control1|timer[7]~31 ),
	.combout(\u8|control1|timer[8]~32_combout ),
	.cout(\u8|control1|timer[8]~33 ));
// synopsys translate_off
defparam \u8|control1|timer[8]~32 .lut_mask = 16'h5AAF;
defparam \u8|control1|timer[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneii_lcell_comb \u8|control1|timer[9]~34 (
// Equation(s):
// \u8|control1|timer[9]~34_combout  = (\u8|control1|timer [9] & (\u8|control1|timer[8]~33  & VCC)) # (!\u8|control1|timer [9] & (!\u8|control1|timer[8]~33 ))
// \u8|control1|timer[9]~35  = CARRY((!\u8|control1|timer [9] & !\u8|control1|timer[8]~33 ))

	.dataa(vcc),
	.datab(\u8|control1|timer [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|control1|timer[8]~33 ),
	.combout(\u8|control1|timer[9]~34_combout ),
	.cout(\u8|control1|timer[9]~35 ));
// synopsys translate_off
defparam \u8|control1|timer[9]~34 .lut_mask = 16'hC303;
defparam \u8|control1|timer[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y17_N19
cycloneii_lcell_ff \u8|control1|timer[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[9]~34_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [9]));

// Location: LCFF_X11_Y17_N23
cycloneii_lcell_ff \u8|control1|timer[11] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[11]~38_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [11]));

// Location: LCFF_X11_Y17_N17
cycloneii_lcell_ff \u8|control1|timer[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[8]~32_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [8]));

// Location: LCCOMB_X10_Y17_N26
cycloneii_lcell_comb \u8|control1|Equal3~2 (
// Equation(s):
// \u8|control1|Equal3~2_combout  = (!\u8|control1|timer [10] & (!\u8|control1|timer [11] & (!\u8|control1|timer [8] & !\u8|control1|timer [9])))

	.dataa(\u8|control1|timer [10]),
	.datab(\u8|control1|timer [11]),
	.datac(\u8|control1|timer [8]),
	.datad(\u8|control1|timer [9]),
	.cin(gnd),
	.combout(\u8|control1|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|Equal3~2 .lut_mask = 16'h0001;
defparam \u8|control1|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N13
cycloneii_lcell_ff \u8|control1|timer[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[6]~28_combout ),
	.sdata(\u8|command1|REF_ACK~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [6]));

// Location: LCCOMB_X10_Y17_N24
cycloneii_lcell_comb \u8|control1|Equal3~1 (
// Equation(s):
// \u8|control1|Equal3~1_combout  = (!\u8|control1|timer [5] & (!\u8|control1|timer [6] & (!\u8|control1|timer [4] & !\u8|control1|timer [7])))

	.dataa(\u8|control1|timer [5]),
	.datab(\u8|control1|timer [6]),
	.datac(\u8|control1|timer [4]),
	.datad(\u8|control1|timer [7]),
	.cin(gnd),
	.combout(\u8|control1|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|Equal3~1 .lut_mask = 16'h0001;
defparam \u8|control1|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y17_N7
cycloneii_lcell_ff \u8|control1|timer[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|timer[3]~22_combout ),
	.sdata(\u8|command1|REF_ACK~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\u8|control1|REF_REQ~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|timer [3]));

// Location: LCCOMB_X10_Y17_N10
cycloneii_lcell_comb \u8|control1|Equal3~0 (
// Equation(s):
// \u8|control1|Equal3~0_combout  = (!\u8|control1|timer [2] & (!\u8|control1|timer [1] & (!\u8|control1|timer [0] & !\u8|control1|timer [3])))

	.dataa(\u8|control1|timer [2]),
	.datab(\u8|control1|timer [1]),
	.datac(\u8|control1|timer [0]),
	.datad(\u8|control1|timer [3]),
	.cin(gnd),
	.combout(\u8|control1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|Equal3~0 .lut_mask = 16'h0001;
defparam \u8|control1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N22
cycloneii_lcell_comb \u8|control1|Equal3~4 (
// Equation(s):
// \u8|control1|Equal3~4_combout  = (\u8|control1|Equal3~3_combout  & (\u8|control1|Equal3~2_combout  & (\u8|control1|Equal3~1_combout  & \u8|control1|Equal3~0_combout )))

	.dataa(\u8|control1|Equal3~3_combout ),
	.datab(\u8|control1|Equal3~2_combout ),
	.datac(\u8|control1|Equal3~1_combout ),
	.datad(\u8|control1|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u8|control1|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|Equal3~4 .lut_mask = 16'h8000;
defparam \u8|control1|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N20
cycloneii_lcell_comb \u8|control1|REF_REQ~0 (
// Equation(s):
// \u8|control1|REF_REQ~0_combout  = (\u8|control1|Equal3~4_combout ) # ((!\u7|control1|INIT_REQ~regout  & (\u8|control1|REF_REQ~regout  & !\u8|command1|REF_ACK~regout )))

	.dataa(\u7|control1|INIT_REQ~regout ),
	.datab(\u8|control1|Equal3~4_combout ),
	.datac(\u8|control1|REF_REQ~regout ),
	.datad(\u8|command1|REF_ACK~regout ),
	.cin(gnd),
	.combout(\u8|control1|REF_REQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|REF_REQ~0 .lut_mask = 16'hCCDC;
defparam \u8|control1|REF_REQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y17_N21
cycloneii_lcell_ff \u8|control1|REF_REQ (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|REF_REQ~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|REF_REQ~regout ));

// Location: LCCOMB_X13_Y19_N14
cycloneii_lcell_comb \u8|Selector0~0 (
// Equation(s):
// \u8|Selector0~0_combout  = (!\u8|Equal2~0_combout  & (((\u8|ST [1]) # (!\u8|Equal5~2_combout )) # (!\u8|ST [0])))

	.dataa(\u8|Equal2~0_combout ),
	.datab(\u8|ST [0]),
	.datac(\u8|ST [1]),
	.datad(\u8|Equal5~2_combout ),
	.cin(gnd),
	.combout(\u8|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Selector0~0 .lut_mask = 16'h5155;
defparam \u8|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y19_N19
cycloneii_lcell_ff \u8|Pre_WR (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|mWR~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|Pre_WR~regout ));

// Location: LCFF_X13_Y19_N29
cycloneii_lcell_ff \u8|Pre_RD (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|RD_MASK [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|Pre_RD~regout ));

// Location: LCCOMB_X13_Y19_N26
cycloneii_lcell_comb \u8|ST[8]~2 (
// Equation(s):
// \u8|ST[8]~2_combout  = (\u8|mWR~regout  & (\u8|Pre_WR~regout  & ((\u8|Pre_RD~regout ) # (!\u8|RD_MASK [0])))) # (!\u8|mWR~regout  & (((\u8|Pre_RD~regout ) # (!\u8|RD_MASK [0]))))

	.dataa(\u8|mWR~regout ),
	.datab(\u8|Pre_WR~regout ),
	.datac(\u8|Pre_RD~regout ),
	.datad(\u8|RD_MASK [0]),
	.cin(gnd),
	.combout(\u8|ST[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|ST[8]~2 .lut_mask = 16'hD0DD;
defparam \u8|ST[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N6
cycloneii_lcell_comb \u8|command1|CM_ACK~0 (
// Equation(s):
// \u8|command1|CM_ACK~0_combout  = (\u8|control1|REF_REQ~regout  & ((\u8|command1|do_refresh~regout  & ((\u8|command1|CM_ACK~regout ))) # (!\u8|command1|do_refresh~regout  & (\u8|command1|always3~0_combout )))) # (!\u8|control1|REF_REQ~regout  & 
// (\u8|command1|always3~0_combout ))

	.dataa(\u8|control1|REF_REQ~regout ),
	.datab(\u8|command1|always3~0_combout ),
	.datac(\u8|command1|CM_ACK~regout ),
	.datad(\u8|command1|do_refresh~regout ),
	.cin(gnd),
	.combout(\u8|command1|CM_ACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|CM_ACK~0 .lut_mask = 16'hE4CC;
defparam \u8|command1|CM_ACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y17_N7
cycloneii_lcell_ff \u8|command1|CM_ACK (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|CM_ACK~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|CM_ACK~regout ));

// Location: LCCOMB_X10_Y17_N18
cycloneii_lcell_comb \u8|control1|always1~0 (
// Equation(s):
// \u8|control1|always1~0_combout  = (!\u8|control1|CMD_ACK~regout  & \u8|command1|CM_ACK~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|control1|CMD_ACK~regout ),
	.datad(\u8|command1|CM_ACK~regout ),
	.cin(gnd),
	.combout(\u8|control1|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|always1~0 .lut_mask = 16'h0F00;
defparam \u8|control1|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y17_N19
cycloneii_lcell_ff \u8|control1|CMD_ACK (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|always1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|CMD_ACK~regout ));

// Location: LCCOMB_X13_Y19_N10
cycloneii_lcell_comb \u8|CMD[1]~0 (
// Equation(s):
// \u8|CMD[1]~0_combout  = (\u8|Equal5~3_combout  & (((\u8|control1|CMD_ACK~regout  & \u8|Equal6~0_combout )) # (!\u8|ST[8]~2_combout ))) # (!\u8|Equal5~3_combout  & (((\u8|control1|CMD_ACK~regout  & \u8|Equal6~0_combout ))))

	.dataa(\u8|Equal5~3_combout ),
	.datab(\u8|ST[8]~2_combout ),
	.datac(\u8|control1|CMD_ACK~regout ),
	.datad(\u8|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u8|CMD[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|CMD[1]~0 .lut_mask = 16'hF222;
defparam \u8|CMD[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y19_N15
cycloneii_lcell_ff \u8|CMD[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|CMD[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|CMD [1]));

// Location: LCCOMB_X13_Y19_N0
cycloneii_lcell_comb \u8|Selector1~0 (
// Equation(s):
// \u8|Selector1~0_combout  = (\u8|Equal2~0_combout  & (((\u8|ST [1]) # (!\u8|Equal5~2_combout )) # (!\u8|ST [0])))

	.dataa(\u8|Equal2~0_combout ),
	.datab(\u8|ST [0]),
	.datac(\u8|ST [1]),
	.datad(\u8|Equal5~2_combout ),
	.cin(gnd),
	.combout(\u8|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Selector1~0 .lut_mask = 16'hA2AA;
defparam \u8|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y19_N1
cycloneii_lcell_ff \u8|CMD[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|CMD[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|CMD [0]));

// Location: LCCOMB_X13_Y19_N8
cycloneii_lcell_comb \u8|control1|Equal2~0 (
// Equation(s):
// \u8|control1|Equal2~0_combout  = (\u8|CMD [1] & !\u8|CMD [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|CMD [1]),
	.datad(\u8|CMD [0]),
	.cin(gnd),
	.combout(\u8|control1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|Equal2~0 .lut_mask = 16'h00F0;
defparam \u8|control1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y19_N9
cycloneii_lcell_ff \u8|control1|WRITEA (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|Equal2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|WRITEA~regout ));

// Location: LCCOMB_X9_Y17_N4
cycloneii_lcell_comb \u8|command1|always0~3 (
// Equation(s):
// \u8|command1|always0~3_combout  = (\u8|command1|always0~1_combout  & (!\u8|control1|REF_REQ~regout  & (!\u8|command1|do_writea~regout  & \u8|control1|WRITEA~regout )))

	.dataa(\u8|command1|always0~1_combout ),
	.datab(\u8|control1|REF_REQ~regout ),
	.datac(\u8|command1|do_writea~regout ),
	.datad(\u8|control1|WRITEA~regout ),
	.cin(gnd),
	.combout(\u8|command1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|always0~3 .lut_mask = 16'h0200;
defparam \u8|command1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N0
cycloneii_lcell_comb \u8|command1|do_writea~0 (
// Equation(s):
// \u8|command1|do_writea~0_combout  = (!\u7|control1|INIT_REQ~regout  & \u8|command1|always0~3_combout )

	.dataa(vcc),
	.datab(\u7|control1|INIT_REQ~regout ),
	.datac(\u8|command1|always0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|command1|do_writea~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|do_writea~0 .lut_mask = 16'h3030;
defparam \u8|command1|do_writea~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y17_N1
cycloneii_lcell_ff \u8|command1|do_writea (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|do_writea~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|do_writea~regout ));

// Location: LCCOMB_X6_Y18_N26
cycloneii_lcell_comb \u8|command1|oe4~1 (
// Equation(s):
// \u8|command1|oe4~1_combout  = (\u8|command1|do_writea~regout ) # ((\u8|command1|oe4~0_combout  & (!\u8|command1|do_precharge~regout  & \u8|command1|oe4~regout )))

	.dataa(\u8|command1|oe4~0_combout ),
	.datab(\u8|command1|do_precharge~regout ),
	.datac(\u8|command1|oe4~regout ),
	.datad(\u8|command1|do_writea~regout ),
	.cin(gnd),
	.combout(\u8|command1|oe4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|oe4~1 .lut_mask = 16'hFF20;
defparam \u8|command1|oe4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y18_N27
cycloneii_lcell_ff \u8|command1|oe4 (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|oe4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|oe4~regout ));

// Location: LCCOMB_X1_Y23_N6
cycloneii_lcell_comb \u8|mDATAIN[1]~1 (
// Equation(s):
// \u8|mDATAIN[1]~1_combout  = (\u8|mWR~regout  & ((\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [1]))) # (!\u8|mWR~regout  & (\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [1]))

	.dataa(\u8|mWR~regout ),
	.datab(vcc),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [1]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [1]),
	.cin(gnd),
	.combout(\u8|mDATAIN[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[1]~1 .lut_mask = 16'hFA50;
defparam \u8|mDATAIN[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N28
cycloneii_lcell_comb \u8|mDATAIN[2]~2 (
// Equation(s):
// \u8|mDATAIN[2]~2_combout  = (\u8|mWR~regout  & ((\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2]))) # (!\u8|mWR~regout  & (\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2]))

	.dataa(vcc),
	.datab(\u8|mWR~regout ),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2]),
	.cin(gnd),
	.combout(\u8|mDATAIN[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[2]~2 .lut_mask = 16'hFC30;
defparam \u8|mDATAIN[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N20
cycloneii_lcell_comb \u8|mDATAIN[3]~3 (
// Equation(s):
// \u8|mDATAIN[3]~3_combout  = (\u8|mWR~regout  & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3])) # (!\u8|mWR~regout  & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3])))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3]),
	.datab(vcc),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3]),
	.datad(\u8|mWR~regout ),
	.cin(gnd),
	.combout(\u8|mDATAIN[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[3]~3 .lut_mask = 16'hAAF0;
defparam \u8|mDATAIN[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N2
cycloneii_lcell_comb \u8|mDATAIN[4]~4 (
// Equation(s):
// \u8|mDATAIN[4]~4_combout  = (\u8|mWR~regout  & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4])) # (!\u8|mWR~regout  & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4])))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4]),
	.datab(vcc),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4]),
	.datad(\u8|mWR~regout ),
	.cin(gnd),
	.combout(\u8|mDATAIN[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[4]~4 .lut_mask = 16'hAAF0;
defparam \u8|mDATAIN[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N12
cycloneii_lcell_comb \u8|mDATAIN[5]~5 (
// Equation(s):
// \u8|mDATAIN[5]~5_combout  = (\u8|mWR~regout  & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5])) # (!\u8|mWR~regout  & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5])))

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5]),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5]),
	.datad(\u8|mWR~regout ),
	.cin(gnd),
	.combout(\u8|mDATAIN[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[5]~5 .lut_mask = 16'hCCF0;
defparam \u8|mDATAIN[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N6
cycloneii_lcell_comb \u8|mDATAIN[6]~6 (
// Equation(s):
// \u8|mDATAIN[6]~6_combout  = (\u8|mWR~regout  & ((\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6]))) # (!\u8|mWR~regout  & (\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6]))

	.dataa(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6]),
	.datab(vcc),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6]),
	.datad(\u8|mWR~regout ),
	.cin(gnd),
	.combout(\u8|mDATAIN[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[6]~6 .lut_mask = 16'hF0AA;
defparam \u8|mDATAIN[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N20
cycloneii_lcell_comb \u8|mDATAIN[7]~7 (
// Equation(s):
// \u8|mDATAIN[7]~7_combout  = (\u8|mWR~regout  & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7])) # (!\u8|mWR~regout  & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7])))

	.dataa(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7]),
	.datab(vcc),
	.datac(\u8|mWR~regout ),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7]),
	.cin(gnd),
	.combout(\u8|mDATAIN[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[7]~7 .lut_mask = 16'hAFA0;
defparam \u8|mDATAIN[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N20
cycloneii_lcell_comb \u8|mDATAIN[8]~8 (
// Equation(s):
// \u8|mDATAIN[8]~8_combout  = (\u8|mWR~regout  & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8])) # (!\u8|mWR~regout  & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8])))

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8]),
	.datac(\u8|mWR~regout ),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8]),
	.cin(gnd),
	.combout(\u8|mDATAIN[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[8]~8 .lut_mask = 16'hCFC0;
defparam \u8|mDATAIN[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y17
cycloneii_ram_block \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 (
	.portawe(gnd),
	.portaaddrstall(!\u8|write_fifo2|dcfifo_component|auto_generated|p0addr~_wirecell_combout ),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(gnd),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\u8|write_fifo2|dcfifo_component|auto_generated|ram_address_b [8],\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7],\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6],
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5],\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\u8|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .data_interleave_offset_in_bits = 1;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .data_interleave_width_in_bits = 1;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .logical_ram_name = "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .mixed_port_feed_through_mode = "dont_care";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .operation_mode = "bidir_dual_port";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_address_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_address_width = 9;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_byte_enable_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_byte_enable_clock = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_in_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_out_clear = "clear1";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_out_clock = "clock0";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_width = 7;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_disable_ce_on_input_registers = "on";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_first_address = 0;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_first_bit_number = 9;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_last_address = 511;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_logical_ram_depth = 512;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_logical_ram_width = 16;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_write_enable_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_clock = "clock1";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_width = 9;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_byte_enable_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_in_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_in_clock = "clock1";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_out_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_out_clock = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_width = 7;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_first_address = 0;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_first_bit_number = 9;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_last_address = 511;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_logical_ram_depth = 512;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_logical_ram_width = 16;
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_read_enable_write_enable_clear = "none";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .ram_block_type = "M4K";
defparam \u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N6
cycloneii_lcell_comb \wr2_data[9]~9 (
// Equation(s):
// \wr2_data[9]~9_combout  = (\iSW~combout [1] & (\H0|Gr_Out_Cum [7])) # (!\iSW~combout [1] & ((\u3|rRed [11])))

	.dataa(vcc),
	.datab(\H0|Gr_Out_Cum [7]),
	.datac(\u3|rRed [11]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr2_data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \wr2_data[9]~9 .lut_mask = 16'hCCF0;
defparam \wr2_data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N28
cycloneii_lcell_comb \u3|rGreen~27 (
// Equation(s):
// \u3|rGreen~27_combout  = (\u3|rGreen[7]~6_combout  & (((\u3|rGreen[7]~45_combout )))) # (!\u3|rGreen[7]~6_combout  & ((\u3|rGreen[7]~45_combout  & (\u3|Add3~6_combout )) # (!\u3|rGreen[7]~45_combout  & ((\u3|Add2~6_combout )))))

	.dataa(\u3|Add3~6_combout ),
	.datab(\u3|Add2~6_combout ),
	.datac(\u3|rGreen[7]~6_combout ),
	.datad(\u3|rGreen[7]~45_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~27_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~27 .lut_mask = 16'hFA0C;
defparam \u3|rGreen~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N8
cycloneii_lcell_comb \u3|rGreen~28 (
// Equation(s):
// \u3|rGreen~28_combout  = (\u3|rGreen[7]~6_combout  & ((\u3|rGreen~27_combout  & ((\u3|Add0~6_combout ))) # (!\u3|rGreen~27_combout  & (\u3|rGreen~26_combout )))) # (!\u3|rGreen[7]~6_combout  & (((\u3|rGreen~27_combout ))))

	.dataa(\u3|rGreen~26_combout ),
	.datab(\u3|rGreen[7]~6_combout ),
	.datac(\u3|Add0~6_combout ),
	.datad(\u3|rGreen~27_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~28_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~28 .lut_mask = 16'hF388;
defparam \u3|rGreen~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y10_N9
cycloneii_lcell_ff \u3|rGreen[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rGreen~28_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rGreen [3]));

// Location: LCCOMB_X50_Y10_N18
cycloneii_lcell_comb \wr2_data[10]~10 (
// Equation(s):
// \wr2_data[10]~10_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rGreen [3]))

	.dataa(vcc),
	.datab(\u3|rGreen [3]),
	.datac(\H0|Gr_Out_Cum [7]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr2_data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \wr2_data[10]~10 .lut_mask = 16'hF0CC;
defparam \wr2_data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N28
cycloneii_lcell_comb \u3|rGreen~32 (
// Equation(s):
// \u3|rGreen~32_combout  = (\u3|rGreen~31_combout  & (((\u3|Add0~8_combout )) # (!\u3|rGreen[7]~45_combout ))) # (!\u3|rGreen~31_combout  & (\u3|rGreen[7]~45_combout  & ((\u3|Add3~8_combout ))))

	.dataa(\u3|rGreen~31_combout ),
	.datab(\u3|rGreen[7]~45_combout ),
	.datac(\u3|Add0~8_combout ),
	.datad(\u3|Add3~8_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~32_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~32 .lut_mask = 16'hE6A2;
defparam \u3|rGreen~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y10_N29
cycloneii_lcell_ff \u3|rGreen[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rGreen~32_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rGreen [4]));

// Location: LCCOMB_X50_Y10_N14
cycloneii_lcell_comb \wr2_data[11]~11 (
// Equation(s):
// \wr2_data[11]~11_combout  = (\iSW~combout [1] & ((\H0|Gr_Out_Cum [7]))) # (!\iSW~combout [1] & (\u3|rGreen [4]))

	.dataa(vcc),
	.datab(\u3|rGreen [4]),
	.datac(\H0|Gr_Out_Cum [7]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr2_data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \wr2_data[11]~11 .lut_mask = 16'hF0CC;
defparam \wr2_data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N26
cycloneii_lcell_comb \u3|rGreen~33 (
// Equation(s):
// \u3|rGreen~33_combout  = (\u3|rGreen[7]~46_combout  & ((\u3|wData2_d1 [4]) # ((!\u3|rBlue[11]~14_combout )))) # (!\u3|rGreen[7]~46_combout  & (((\u3|wData2_d2 [4] & \u3|rBlue[11]~14_combout ))))

	.dataa(\u3|rGreen[7]~46_combout ),
	.datab(\u3|wData2_d1 [4]),
	.datac(\u3|wData2_d2 [4]),
	.datad(\u3|rBlue[11]~14_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~33_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~33 .lut_mask = 16'hD8AA;
defparam \u3|rGreen~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N24
cycloneii_lcell_comb \u3|rGreen~34 (
// Equation(s):
// \u3|rGreen~34_combout  = (\u3|rBlue[11]~14_combout  & (\u3|rGreen~33_combout )) # (!\u3|rBlue[11]~14_combout  & ((\u3|rGreen~33_combout  & (\u3|wData1_d2 [4])) # (!\u3|rGreen~33_combout  & ((\u3|Add1~10_combout )))))

	.dataa(\u3|rBlue[11]~14_combout ),
	.datab(\u3|rGreen~33_combout ),
	.datac(\u3|wData1_d2 [4]),
	.datad(\u3|Add1~10_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~34_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~34 .lut_mask = 16'hD9C8;
defparam \u3|rGreen~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N30
cycloneii_lcell_comb \u3|rGreen~35 (
// Equation(s):
// \u3|rGreen~35_combout  = (\u3|rGreen[7]~45_combout  & ((\u3|Add3~10_combout ) # ((\u3|rGreen[7]~6_combout )))) # (!\u3|rGreen[7]~45_combout  & (((\u3|Add2~10_combout  & !\u3|rGreen[7]~6_combout ))))

	.dataa(\u3|Add3~10_combout ),
	.datab(\u3|rGreen[7]~45_combout ),
	.datac(\u3|Add2~10_combout ),
	.datad(\u3|rGreen[7]~6_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~35_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~35 .lut_mask = 16'hCCB8;
defparam \u3|rGreen~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N0
cycloneii_lcell_comb \u3|rGreen~36 (
// Equation(s):
// \u3|rGreen~36_combout  = (\u3|rGreen[7]~6_combout  & ((\u3|rGreen~35_combout  & (\u3|Add0~10_combout )) # (!\u3|rGreen~35_combout  & ((\u3|rGreen~34_combout ))))) # (!\u3|rGreen[7]~6_combout  & (((\u3|rGreen~35_combout ))))

	.dataa(\u3|Add0~10_combout ),
	.datab(\u3|rGreen[7]~6_combout ),
	.datac(\u3|rGreen~34_combout ),
	.datad(\u3|rGreen~35_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~36_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~36 .lut_mask = 16'hBBC0;
defparam \u3|rGreen~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N1
cycloneii_lcell_ff \u3|rGreen[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rGreen~36_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rGreen [5]));

// Location: LCCOMB_X50_Y9_N6
cycloneii_lcell_comb \wr2_data[12]~12 (
// Equation(s):
// \wr2_data[12]~12_combout  = (\u3|rGreen [5] & !\iSW~combout [1])

	.dataa(vcc),
	.datab(\u3|rGreen [5]),
	.datac(vcc),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr2_data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \wr2_data[12]~12 .lut_mask = 16'h00CC;
defparam \wr2_data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N31
cycloneii_lcell_ff \u3|wData2_d2[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|wData2_d1 [5]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|wData2_d2 [5]));

// Location: LCCOMB_X47_Y9_N18
cycloneii_lcell_comb \u3|rGreen~37 (
// Equation(s):
// \u3|rGreen~37_combout  = (\u3|rBlue[11]~14_combout  & (((\u3|rGreen[7]~46_combout )))) # (!\u3|rBlue[11]~14_combout  & ((\u3|rGreen[7]~46_combout  & ((\u3|wData1_d2 [5]))) # (!\u3|rGreen[7]~46_combout  & (\u3|Add1~12_combout ))))

	.dataa(\u3|rBlue[11]~14_combout ),
	.datab(\u3|Add1~12_combout ),
	.datac(\u3|wData1_d2 [5]),
	.datad(\u3|rGreen[7]~46_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~37_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~37 .lut_mask = 16'hFA44;
defparam \u3|rGreen~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N30
cycloneii_lcell_comb \u3|rGreen~38 (
// Equation(s):
// \u3|rGreen~38_combout  = (\u3|rBlue[11]~14_combout  & ((\u3|rGreen~37_combout  & (\u3|wData2_d1 [5])) # (!\u3|rGreen~37_combout  & ((\u3|wData2_d2 [5]))))) # (!\u3|rBlue[11]~14_combout  & (((\u3|rGreen~37_combout ))))

	.dataa(\u3|rBlue[11]~14_combout ),
	.datab(\u3|wData2_d1 [5]),
	.datac(\u3|wData2_d2 [5]),
	.datad(\u3|rGreen~37_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~38_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~38 .lut_mask = 16'hDDA0;
defparam \u3|rGreen~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N30
cycloneii_lcell_comb \u3|rGreen~39 (
// Equation(s):
// \u3|rGreen~39_combout  = (\u3|rGreen[7]~6_combout  & ((\u3|rGreen~38_combout ) # ((\u3|rGreen[7]~45_combout )))) # (!\u3|rGreen[7]~6_combout  & (((\u3|Add2~12_combout  & !\u3|rGreen[7]~45_combout ))))

	.dataa(\u3|rGreen[7]~6_combout ),
	.datab(\u3|rGreen~38_combout ),
	.datac(\u3|Add2~12_combout ),
	.datad(\u3|rGreen[7]~45_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~39_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~39 .lut_mask = 16'hAAD8;
defparam \u3|rGreen~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N16
cycloneii_lcell_comb \u3|rGreen~40 (
// Equation(s):
// \u3|rGreen~40_combout  = (\u3|rGreen[7]~45_combout  & ((\u3|rGreen~39_combout  & ((\u3|Add0~12_combout ))) # (!\u3|rGreen~39_combout  & (\u3|Add3~12_combout )))) # (!\u3|rGreen[7]~45_combout  & (((\u3|rGreen~39_combout ))))

	.dataa(\u3|Add3~12_combout ),
	.datab(\u3|rGreen[7]~45_combout ),
	.datac(\u3|Add0~12_combout ),
	.datad(\u3|rGreen~39_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~40_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~40 .lut_mask = 16'hF388;
defparam \u3|rGreen~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y10_N17
cycloneii_lcell_ff \u3|rGreen[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rGreen~40_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rGreen [6]));

// Location: LCCOMB_X50_Y10_N22
cycloneii_lcell_comb \wr2_data[13]~13 (
// Equation(s):
// \wr2_data[13]~13_combout  = (\u3|rGreen [6] & !\iSW~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u3|rGreen [6]),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr2_data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \wr2_data[13]~13 .lut_mask = 16'h00F0;
defparam \wr2_data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N22
cycloneii_lcell_comb \u3|rGreen~41 (
// Equation(s):
// \u3|rGreen~41_combout  = (\u3|rGreen[7]~46_combout  & ((\u3|wData2_d1 [6]) # ((!\u3|rBlue[11]~14_combout )))) # (!\u3|rGreen[7]~46_combout  & (((\u3|wData2_d2 [6] & \u3|rBlue[11]~14_combout ))))

	.dataa(\u3|wData2_d1 [6]),
	.datab(\u3|rGreen[7]~46_combout ),
	.datac(\u3|wData2_d2 [6]),
	.datad(\u3|rBlue[11]~14_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~41_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~41 .lut_mask = 16'hB8CC;
defparam \u3|rGreen~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N0
cycloneii_lcell_comb \u3|rGreen~42 (
// Equation(s):
// \u3|rGreen~42_combout  = (\u3|rBlue[11]~14_combout  & (\u3|rGreen~41_combout )) # (!\u3|rBlue[11]~14_combout  & ((\u3|rGreen~41_combout  & (\u3|wData1_d2 [6])) # (!\u3|rGreen~41_combout  & ((\u3|Add1~14_combout )))))

	.dataa(\u3|rBlue[11]~14_combout ),
	.datab(\u3|rGreen~41_combout ),
	.datac(\u3|wData1_d2 [6]),
	.datad(\u3|Add1~14_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~42_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~42 .lut_mask = 16'hD9C8;
defparam \u3|rGreen~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N28
cycloneii_lcell_comb \u3|rGreen~44 (
// Equation(s):
// \u3|rGreen~44_combout  = (\u3|rGreen~43_combout  & ((\u3|Add0~14_combout ) # ((!\u3|rGreen[7]~6_combout )))) # (!\u3|rGreen~43_combout  & (((\u3|rGreen~42_combout  & \u3|rGreen[7]~6_combout ))))

	.dataa(\u3|rGreen~43_combout ),
	.datab(\u3|Add0~14_combout ),
	.datac(\u3|rGreen~42_combout ),
	.datad(\u3|rGreen[7]~6_combout ),
	.cin(gnd),
	.combout(\u3|rGreen~44_combout ),
	.cout());
// synopsys translate_off
defparam \u3|rGreen~44 .lut_mask = 16'hD8AA;
defparam \u3|rGreen~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N29
cycloneii_lcell_ff \u3|rGreen[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u3|rGreen~44_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|rGreen [7]));

// Location: LCCOMB_X50_Y9_N2
cycloneii_lcell_comb \wr2_data[14]~14 (
// Equation(s):
// \wr2_data[14]~14_combout  = (\u3|rGreen [7] & !\iSW~combout [1])

	.dataa(vcc),
	.datab(\u3|rGreen [7]),
	.datac(vcc),
	.datad(\iSW~combout [1]),
	.cin(gnd),
	.combout(\wr2_data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \wr2_data[14]~14 .lut_mask = 16'h00CC;
defparam \wr2_data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X17_Y18
cycloneii_ram_block \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 (
	.portawe(gnd),
	.portaaddrstall(!\u8|write_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~combout ),
	.portbrewe(\u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.ena0(\u8|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~combout ),
	.ena1(\u8|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.clr0(gnd),
	.clr1(!\u1|oRST_0~clkctrl_outclk ),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\u8|write_fifo1|dcfifo_component|auto_generated|ram_address_b [8],\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7],\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6],
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5],\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\wr2_data[14]~14_combout ,\wr2_data[13]~13_combout ,\wr2_data[12]~12_combout ,\wr2_data[11]~11_combout ,\wr2_data[10]~10_combout ,\wr2_data[9]~9_combout }),
	.portbaddr({\u8|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8],\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7],\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6],
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5],\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4],\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3],
\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2],\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1],\u8|write_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .data_interleave_offset_in_bits = 1;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .data_interleave_width_in_bits = 1;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .logical_ram_name = "Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .mixed_port_feed_through_mode = "dont_care";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .operation_mode = "bidir_dual_port";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_address_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_address_width = 9;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_byte_enable_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_byte_enable_clock = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_in_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_out_clear = "clear1";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_out_clock = "clock0";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_width = 7;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_disable_ce_on_input_registers = "on";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_first_address = 0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_first_bit_number = 9;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_last_address = 511;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_logical_ram_depth = 512;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_logical_ram_width = 16;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_write_enable_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_clock = "clock1";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_width = 9;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_byte_enable_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_in_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_in_clock = "clock1";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_out_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_out_clock = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_width = 7;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_first_address = 0;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_first_bit_number = 9;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_last_address = 511;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_logical_ram_depth = 512;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_logical_ram_width = 16;
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_read_enable_write_enable_clear = "none";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .ram_block_type = "M4K";
defparam \u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N6
cycloneii_lcell_comb \u8|mDATAIN[9]~9 (
// Equation(s):
// \u8|mDATAIN[9]~9_combout  = (\u8|mWR~regout  & ((\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9]))) # (!\u8|mWR~regout  & (\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9]))

	.dataa(vcc),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9]),
	.datac(\u8|mWR~regout ),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9]),
	.cin(gnd),
	.combout(\u8|mDATAIN[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[9]~9 .lut_mask = 16'hFC0C;
defparam \u8|mDATAIN[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N12
cycloneii_lcell_comb \u8|mDATAIN[10]~10 (
// Equation(s):
// \u8|mDATAIN[10]~10_combout  = (\u8|mWR~regout  & ((\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10]))) # (!\u8|mWR~regout  & (\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10]))

	.dataa(vcc),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10]),
	.datac(\u8|mWR~regout ),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10]),
	.cin(gnd),
	.combout(\u8|mDATAIN[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[10]~10 .lut_mask = 16'hFC0C;
defparam \u8|mDATAIN[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneii_lcell_comb \u8|mDATAIN[11]~11 (
// Equation(s):
// \u8|mDATAIN[11]~11_combout  = (\u8|mWR~regout  & ((\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11]))) # (!\u8|mWR~regout  & (\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11]))

	.dataa(\u8|mWR~regout ),
	.datab(vcc),
	.datac(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11]),
	.cin(gnd),
	.combout(\u8|mDATAIN[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[11]~11 .lut_mask = 16'hFA50;
defparam \u8|mDATAIN[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneii_lcell_comb \u8|mDATAIN[12]~12 (
// Equation(s):
// \u8|mDATAIN[12]~12_combout  = (\u8|mWR~regout  & ((\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12]))) # (!\u8|mWR~regout  & (\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12]))

	.dataa(vcc),
	.datab(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12]),
	.datac(\u8|mWR~regout ),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12]),
	.cin(gnd),
	.combout(\u8|mDATAIN[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[12]~12 .lut_mask = 16'hFC0C;
defparam \u8|mDATAIN[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N20
cycloneii_lcell_comb \u8|mDATAIN[13]~13 (
// Equation(s):
// \u8|mDATAIN[13]~13_combout  = (\u8|mWR~regout  & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13])) # (!\u8|mWR~regout  & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13])))

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13]),
	.datac(\u8|mWR~regout ),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13]),
	.cin(gnd),
	.combout(\u8|mDATAIN[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[13]~13 .lut_mask = 16'hCFC0;
defparam \u8|mDATAIN[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N6
cycloneii_lcell_comb \u8|mDATAIN[14]~14 (
// Equation(s):
// \u8|mDATAIN[14]~14_combout  = (\u8|mWR~regout  & (\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14])) # (!\u8|mWR~regout  & ((\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14])))

	.dataa(vcc),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14]),
	.datac(\u8|mWR~regout ),
	.datad(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14]),
	.cin(gnd),
	.combout(\u8|mDATAIN[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[14]~14 .lut_mask = 16'hCFC0;
defparam \u8|mDATAIN[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N12
cycloneii_lcell_comb \u8|mDATAIN[15]~15 (
// Equation(s):
// \u8|mDATAIN[15]~15_combout  = (\u8|mWR~regout  & ((\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [15]))) # (!\u8|mWR~regout  & (\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [15]))

	.dataa(\u8|write_fifo2|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [15]),
	.datab(vcc),
	.datac(\u8|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [15]),
	.datad(\u8|mWR~regout ),
	.cin(gnd),
	.combout(\u8|mDATAIN[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mDATAIN[15]~15 .lut_mask = 16'hF0AA;
defparam \u8|mDATAIN[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N0
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[0]~16 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[0]~16_combout  = \u11|u0|mI2S_CLK_DIV [0] $ (VCC)
// \u11|u0|mI2S_CLK_DIV[0]~17  = CARRY(\u11|u0|mI2S_CLK_DIV [0])

	.dataa(vcc),
	.datab(\u11|u0|mI2S_CLK_DIV [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u11|u0|mI2S_CLK_DIV[0]~16_combout ),
	.cout(\u11|u0|mI2S_CLK_DIV[0]~17 ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[0]~16 .lut_mask = 16'h33CC;
defparam \u11|u0|mI2S_CLK_DIV[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N22
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[11]~38 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[11]~38_combout  = (\u11|u0|mI2S_CLK_DIV [11] & (!\u11|u0|mI2S_CLK_DIV[10]~37 )) # (!\u11|u0|mI2S_CLK_DIV [11] & ((\u11|u0|mI2S_CLK_DIV[10]~37 ) # (GND)))
// \u11|u0|mI2S_CLK_DIV[11]~39  = CARRY((!\u11|u0|mI2S_CLK_DIV[10]~37 ) # (!\u11|u0|mI2S_CLK_DIV [11]))

	.dataa(vcc),
	.datab(\u11|u0|mI2S_CLK_DIV [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mI2S_CLK_DIV[10]~37 ),
	.combout(\u11|u0|mI2S_CLK_DIV[11]~38_combout ),
	.cout(\u11|u0|mI2S_CLK_DIV[11]~39 ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[11]~38 .lut_mask = 16'h3C3F;
defparam \u11|u0|mI2S_CLK_DIV[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N24
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[12]~40 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[12]~40_combout  = (\u11|u0|mI2S_CLK_DIV [12] & (\u11|u0|mI2S_CLK_DIV[11]~39  $ (GND))) # (!\u11|u0|mI2S_CLK_DIV [12] & (!\u11|u0|mI2S_CLK_DIV[11]~39  & VCC))
// \u11|u0|mI2S_CLK_DIV[12]~41  = CARRY((\u11|u0|mI2S_CLK_DIV [12] & !\u11|u0|mI2S_CLK_DIV[11]~39 ))

	.dataa(\u11|u0|mI2S_CLK_DIV [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mI2S_CLK_DIV[11]~39 ),
	.combout(\u11|u0|mI2S_CLK_DIV[12]~40_combout ),
	.cout(\u11|u0|mI2S_CLK_DIV[12]~41 ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[12]~40 .lut_mask = 16'hA50A;
defparam \u11|u0|mI2S_CLK_DIV[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X91_Y33_N25
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[12] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[12]~40_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [12]));

// Location: LCCOMB_X91_Y33_N26
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[13]~42 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[13]~42_combout  = (\u11|u0|mI2S_CLK_DIV [13] & (!\u11|u0|mI2S_CLK_DIV[12]~41 )) # (!\u11|u0|mI2S_CLK_DIV [13] & ((\u11|u0|mI2S_CLK_DIV[12]~41 ) # (GND)))
// \u11|u0|mI2S_CLK_DIV[13]~43  = CARRY((!\u11|u0|mI2S_CLK_DIV[12]~41 ) # (!\u11|u0|mI2S_CLK_DIV [13]))

	.dataa(vcc),
	.datab(\u11|u0|mI2S_CLK_DIV [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mI2S_CLK_DIV[12]~41 ),
	.combout(\u11|u0|mI2S_CLK_DIV[13]~42_combout ),
	.cout(\u11|u0|mI2S_CLK_DIV[13]~43 ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[13]~42 .lut_mask = 16'h3C3F;
defparam \u11|u0|mI2S_CLK_DIV[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X91_Y33_N27
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[13] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[13]~42_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [13]));

// Location: LCCOMB_X91_Y33_N28
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[14]~44 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[14]~44_combout  = (\u11|u0|mI2S_CLK_DIV [14] & (\u11|u0|mI2S_CLK_DIV[13]~43  $ (GND))) # (!\u11|u0|mI2S_CLK_DIV [14] & (!\u11|u0|mI2S_CLK_DIV[13]~43  & VCC))
// \u11|u0|mI2S_CLK_DIV[14]~45  = CARRY((\u11|u0|mI2S_CLK_DIV [14] & !\u11|u0|mI2S_CLK_DIV[13]~43 ))

	.dataa(vcc),
	.datab(\u11|u0|mI2S_CLK_DIV [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mI2S_CLK_DIV[13]~43 ),
	.combout(\u11|u0|mI2S_CLK_DIV[14]~44_combout ),
	.cout(\u11|u0|mI2S_CLK_DIV[14]~45 ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[14]~44 .lut_mask = 16'hC30C;
defparam \u11|u0|mI2S_CLK_DIV[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X91_Y33_N29
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[14] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[14]~44_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [14]));

// Location: LCCOMB_X91_Y33_N30
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[15]~46 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[15]~46_combout  = \u11|u0|mI2S_CLK_DIV[14]~45  $ (\u11|u0|mI2S_CLK_DIV [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u11|u0|mI2S_CLK_DIV [15]),
	.cin(\u11|u0|mI2S_CLK_DIV[14]~45 ),
	.combout(\u11|u0|mI2S_CLK_DIV[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[15]~46 .lut_mask = 16'h0FF0;
defparam \u11|u0|mI2S_CLK_DIV[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X91_Y33_N31
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[15] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[15]~46_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [15]));

// Location: LCCOMB_X92_Y33_N12
cycloneii_lcell_comb \u11|u0|LessThan0~3 (
// Equation(s):
// \u11|u0|LessThan0~3_combout  = (!\u11|u0|mI2S_CLK_DIV [13] & (!\u11|u0|mI2S_CLK_DIV [12] & (!\u11|u0|mI2S_CLK_DIV [15] & !\u11|u0|mI2S_CLK_DIV [14])))

	.dataa(\u11|u0|mI2S_CLK_DIV [13]),
	.datab(\u11|u0|mI2S_CLK_DIV [12]),
	.datac(\u11|u0|mI2S_CLK_DIV [15]),
	.datad(\u11|u0|mI2S_CLK_DIV [14]),
	.cin(gnd),
	.combout(\u11|u0|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|LessThan0~3 .lut_mask = 16'h0001;
defparam \u11|u0|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y33_N14
cycloneii_lcell_comb \u11|u0|LessThan0~4 (
// Equation(s):
// \u11|u0|LessThan0~4_combout  = ((!\u11|u0|LessThan0~2_combout  & \u11|u0|mI2S_CLK_DIV [11])) # (!\u11|u0|LessThan0~3_combout )

	.dataa(\u11|u0|LessThan0~2_combout ),
	.datab(\u11|u0|mI2S_CLK_DIV [11]),
	.datac(vcc),
	.datad(\u11|u0|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u11|u0|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|LessThan0~4 .lut_mask = 16'h44FF;
defparam \u11|u0|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y33_N1
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[0] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[0]~16_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [0]));

// Location: LCCOMB_X91_Y33_N2
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[1]~18 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[1]~18_combout  = (\u11|u0|mI2S_CLK_DIV [1] & (!\u11|u0|mI2S_CLK_DIV[0]~17 )) # (!\u11|u0|mI2S_CLK_DIV [1] & ((\u11|u0|mI2S_CLK_DIV[0]~17 ) # (GND)))
// \u11|u0|mI2S_CLK_DIV[1]~19  = CARRY((!\u11|u0|mI2S_CLK_DIV[0]~17 ) # (!\u11|u0|mI2S_CLK_DIV [1]))

	.dataa(vcc),
	.datab(\u11|u0|mI2S_CLK_DIV [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mI2S_CLK_DIV[0]~17 ),
	.combout(\u11|u0|mI2S_CLK_DIV[1]~18_combout ),
	.cout(\u11|u0|mI2S_CLK_DIV[1]~19 ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[1]~18 .lut_mask = 16'h3C3F;
defparam \u11|u0|mI2S_CLK_DIV[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X91_Y33_N3
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[1] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[1]~18_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [1]));

// Location: LCCOMB_X91_Y33_N4
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[2]~20 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[2]~20_combout  = (\u11|u0|mI2S_CLK_DIV [2] & (\u11|u0|mI2S_CLK_DIV[1]~19  $ (GND))) # (!\u11|u0|mI2S_CLK_DIV [2] & (!\u11|u0|mI2S_CLK_DIV[1]~19  & VCC))
// \u11|u0|mI2S_CLK_DIV[2]~21  = CARRY((\u11|u0|mI2S_CLK_DIV [2] & !\u11|u0|mI2S_CLK_DIV[1]~19 ))

	.dataa(vcc),
	.datab(\u11|u0|mI2S_CLK_DIV [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mI2S_CLK_DIV[1]~19 ),
	.combout(\u11|u0|mI2S_CLK_DIV[2]~20_combout ),
	.cout(\u11|u0|mI2S_CLK_DIV[2]~21 ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[2]~20 .lut_mask = 16'hC30C;
defparam \u11|u0|mI2S_CLK_DIV[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X91_Y33_N5
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[2] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[2]~20_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [2]));

// Location: LCCOMB_X91_Y33_N8
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[4]~24 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[4]~24_combout  = (\u11|u0|mI2S_CLK_DIV [4] & (\u11|u0|mI2S_CLK_DIV[3]~23  $ (GND))) # (!\u11|u0|mI2S_CLK_DIV [4] & (!\u11|u0|mI2S_CLK_DIV[3]~23  & VCC))
// \u11|u0|mI2S_CLK_DIV[4]~25  = CARRY((\u11|u0|mI2S_CLK_DIV [4] & !\u11|u0|mI2S_CLK_DIV[3]~23 ))

	.dataa(vcc),
	.datab(\u11|u0|mI2S_CLK_DIV [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mI2S_CLK_DIV[3]~23 ),
	.combout(\u11|u0|mI2S_CLK_DIV[4]~24_combout ),
	.cout(\u11|u0|mI2S_CLK_DIV[4]~25 ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[4]~24 .lut_mask = 16'hC30C;
defparam \u11|u0|mI2S_CLK_DIV[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X91_Y33_N9
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[4] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[4]~24_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [4]));

// Location: LCCOMB_X91_Y33_N14
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[7]~30 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[7]~30_combout  = (\u11|u0|mI2S_CLK_DIV [7] & (!\u11|u0|mI2S_CLK_DIV[6]~29 )) # (!\u11|u0|mI2S_CLK_DIV [7] & ((\u11|u0|mI2S_CLK_DIV[6]~29 ) # (GND)))
// \u11|u0|mI2S_CLK_DIV[7]~31  = CARRY((!\u11|u0|mI2S_CLK_DIV[6]~29 ) # (!\u11|u0|mI2S_CLK_DIV [7]))

	.dataa(vcc),
	.datab(\u11|u0|mI2S_CLK_DIV [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mI2S_CLK_DIV[6]~29 ),
	.combout(\u11|u0|mI2S_CLK_DIV[7]~30_combout ),
	.cout(\u11|u0|mI2S_CLK_DIV[7]~31 ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[7]~30 .lut_mask = 16'h3C3F;
defparam \u11|u0|mI2S_CLK_DIV[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X91_Y33_N15
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[7] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[7]~30_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [7]));

// Location: LCCOMB_X91_Y33_N18
cycloneii_lcell_comb \u11|u0|mI2S_CLK_DIV[9]~34 (
// Equation(s):
// \u11|u0|mI2S_CLK_DIV[9]~34_combout  = (\u11|u0|mI2S_CLK_DIV [9] & (!\u11|u0|mI2S_CLK_DIV[8]~33 )) # (!\u11|u0|mI2S_CLK_DIV [9] & ((\u11|u0|mI2S_CLK_DIV[8]~33 ) # (GND)))
// \u11|u0|mI2S_CLK_DIV[9]~35  = CARRY((!\u11|u0|mI2S_CLK_DIV[8]~33 ) # (!\u11|u0|mI2S_CLK_DIV [9]))

	.dataa(vcc),
	.datab(\u11|u0|mI2S_CLK_DIV [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mI2S_CLK_DIV[8]~33 ),
	.combout(\u11|u0|mI2S_CLK_DIV[9]~34_combout ),
	.cout(\u11|u0|mI2S_CLK_DIV[9]~35 ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK_DIV[9]~34 .lut_mask = 16'h3C3F;
defparam \u11|u0|mI2S_CLK_DIV[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X91_Y33_N19
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[9] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[9]~34_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [9]));

// Location: LCFF_X91_Y33_N23
cycloneii_lcell_ff \u11|u0|mI2S_CLK_DIV[11] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u11|u0|mI2S_CLK_DIV[11]~38_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(\u11|u0|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK_DIV [11]));

// Location: LCCOMB_X92_Y33_N18
cycloneii_lcell_comb \u11|u0|mI2S_CLK~0 (
// Equation(s):
// \u11|u0|mI2S_CLK~0_combout  = \u11|u0|mI2S_CLK~regout  $ ((((!\u11|u0|LessThan0~2_combout  & \u11|u0|mI2S_CLK_DIV [11])) # (!\u11|u0|LessThan0~3_combout )))

	.dataa(\u11|u0|LessThan0~2_combout ),
	.datab(\u11|u0|mI2S_CLK_DIV [11]),
	.datac(\u11|u0|mI2S_CLK~regout ),
	.datad(\u11|u0|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u11|u0|mI2S_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|mI2S_CLK~0 .lut_mask = 16'hB40F;
defparam \u11|u0|mI2S_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N24
cycloneii_lcell_comb \u11|u0|mI2S_CLK~feeder (
// Equation(s):
// \u11|u0|mI2S_CLK~feeder_combout  = \u11|u0|mI2S_CLK~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u11|u0|mI2S_CLK~0_combout ),
	.cin(gnd),
	.combout(\u11|u0|mI2S_CLK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|mI2S_CLK~feeder .lut_mask = 16'hFF00;
defparam \u11|u0|mI2S_CLK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y4_N25
cycloneii_lcell_ff \u11|u0|mI2S_CLK (
	.clk(\iCLK_50~combout ),
	.datain(\u11|u0|mI2S_CLK~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mI2S_CLK~regout ));

// Location: LCCOMB_X93_Y33_N14
cycloneii_lcell_comb \u11|u0|mST[0]~6 (
// Equation(s):
// \u11|u0|mST[0]~6_combout  = \u11|u0|mST [0] $ (VCC)
// \u11|u0|mST[0]~7  = CARRY(\u11|u0|mST [0])

	.dataa(vcc),
	.datab(\u11|u0|mST [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u11|u0|mST[0]~6_combout ),
	.cout(\u11|u0|mST[0]~7 ));
// synopsys translate_off
defparam \u11|u0|mST[0]~6 .lut_mask = 16'h33CC;
defparam \u11|u0|mST[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y33_N2
cycloneii_lcell_comb \u11|u0|mST[2]~16 (
// Equation(s):
// \u11|u0|mST[2]~16_combout  = (\u11|u0|Equal0~0_combout ) # ((!\u11|u0|mST [4]) # (!\u11|m3wire_str~regout ))

	.dataa(\u11|u0|Equal0~0_combout ),
	.datab(\u11|m3wire_str~regout ),
	.datac(vcc),
	.datad(\u11|u0|mST [4]),
	.cin(gnd),
	.combout(\u11|u0|mST[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|mST[2]~16 .lut_mask = 16'hBBFF;
defparam \u11|u0|mST[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y33_N15
cycloneii_lcell_ff \u11|u0|mST[0] (
	.clk(!\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|u0|mST[0]~6_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(!\u11|m3wire_str~regout ),
	.sload(gnd),
	.ena(\u11|u0|mST[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mST [0]));

// Location: LCCOMB_X93_Y33_N16
cycloneii_lcell_comb \u11|u0|mST[1]~8 (
// Equation(s):
// \u11|u0|mST[1]~8_combout  = (\u11|u0|mST [1] & (!\u11|u0|mST[0]~7 )) # (!\u11|u0|mST [1] & ((\u11|u0|mST[0]~7 ) # (GND)))
// \u11|u0|mST[1]~9  = CARRY((!\u11|u0|mST[0]~7 ) # (!\u11|u0|mST [1]))

	.dataa(vcc),
	.datab(\u11|u0|mST [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mST[0]~7 ),
	.combout(\u11|u0|mST[1]~8_combout ),
	.cout(\u11|u0|mST[1]~9 ));
// synopsys translate_off
defparam \u11|u0|mST[1]~8 .lut_mask = 16'h3C3F;
defparam \u11|u0|mST[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X93_Y33_N17
cycloneii_lcell_ff \u11|u0|mST[1] (
	.clk(!\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|u0|mST[1]~8_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(!\u11|m3wire_str~regout ),
	.sload(gnd),
	.ena(\u11|u0|mST[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mST [1]));

// Location: LCCOMB_X93_Y33_N18
cycloneii_lcell_comb \u11|u0|mST[2]~10 (
// Equation(s):
// \u11|u0|mST[2]~10_combout  = (\u11|u0|mST [2] & (\u11|u0|mST[1]~9  $ (GND))) # (!\u11|u0|mST [2] & (!\u11|u0|mST[1]~9  & VCC))
// \u11|u0|mST[2]~11  = CARRY((\u11|u0|mST [2] & !\u11|u0|mST[1]~9 ))

	.dataa(vcc),
	.datab(\u11|u0|mST [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mST[1]~9 ),
	.combout(\u11|u0|mST[2]~10_combout ),
	.cout(\u11|u0|mST[2]~11 ));
// synopsys translate_off
defparam \u11|u0|mST[2]~10 .lut_mask = 16'hC30C;
defparam \u11|u0|mST[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X93_Y33_N19
cycloneii_lcell_ff \u11|u0|mST[2] (
	.clk(!\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|u0|mST[2]~10_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(!\u11|m3wire_str~regout ),
	.sload(gnd),
	.ena(\u11|u0|mST[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mST [2]));

// Location: LCCOMB_X93_Y33_N20
cycloneii_lcell_comb \u11|u0|mST[3]~12 (
// Equation(s):
// \u11|u0|mST[3]~12_combout  = (\u11|u0|mST [3] & (!\u11|u0|mST[2]~11 )) # (!\u11|u0|mST [3] & ((\u11|u0|mST[2]~11 ) # (GND)))
// \u11|u0|mST[3]~13  = CARRY((!\u11|u0|mST[2]~11 ) # (!\u11|u0|mST [3]))

	.dataa(\u11|u0|mST [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|u0|mST[2]~11 ),
	.combout(\u11|u0|mST[3]~12_combout ),
	.cout(\u11|u0|mST[3]~13 ));
// synopsys translate_off
defparam \u11|u0|mST[3]~12 .lut_mask = 16'h5A5F;
defparam \u11|u0|mST[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y33_N22
cycloneii_lcell_comb \u11|u0|mST[4]~14 (
// Equation(s):
// \u11|u0|mST[4]~14_combout  = \u11|u0|mST[3]~13  $ (!\u11|u0|mST [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u11|u0|mST [4]),
	.cin(\u11|u0|mST[3]~13 ),
	.combout(\u11|u0|mST[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|mST[4]~14 .lut_mask = 16'hF00F;
defparam \u11|u0|mST[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X93_Y33_N23
cycloneii_lcell_ff \u11|u0|mST[4] (
	.clk(!\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|u0|mST[4]~14_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(!\u11|m3wire_str~regout ),
	.sload(gnd),
	.ena(\u11|u0|mST[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mST [4]));

// Location: LCCOMB_X93_Y33_N0
cycloneii_lcell_comb \u11|u0|mACK~0 (
// Equation(s):
// \u11|u0|mACK~0_combout  = (\u11|u0|mACK~regout ) # ((\u11|u0|Equal2~0_combout  & !\u11|u0|mST [4]))

	.dataa(\u11|u0|Equal2~0_combout ),
	.datab(vcc),
	.datac(\u11|u0|mACK~regout ),
	.datad(\u11|u0|mST [4]),
	.cin(gnd),
	.combout(\u11|u0|mACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|mACK~0 .lut_mask = 16'hF0FA;
defparam \u11|u0|mACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y33_N1
cycloneii_lcell_ff \u11|u0|mACK (
	.clk(!\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|u0|mACK~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(!\u11|m3wire_str~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mACK~regout ));

// Location: LCFF_X93_Y33_N21
cycloneii_lcell_ff \u11|u0|mST[3] (
	.clk(!\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|u0|mST[3]~12_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(!\u11|m3wire_str~regout ),
	.sload(gnd),
	.ena(\u11|u0|mST[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mST [3]));

// Location: LCCOMB_X94_Y33_N16
cycloneii_lcell_comb \u11|u0|Equal3~0 (
// Equation(s):
// \u11|u0|Equal3~0_combout  = (\u11|u0|mST [0] & (!\u11|u0|mST [2] & (!\u11|u0|mST [3] & !\u11|u0|mST [1])))

	.dataa(\u11|u0|mST [0]),
	.datab(\u11|u0|mST [2]),
	.datac(\u11|u0|mST [3]),
	.datad(\u11|u0|mST [1]),
	.cin(gnd),
	.combout(\u11|u0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|Equal3~0 .lut_mask = 16'h0002;
defparam \u11|u0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y33_N16
cycloneii_lcell_comb \u11|Selector0~0 (
// Equation(s):
// \u11|Selector0~0_combout  = (\u11|u0|mST [4] & (\u11|msetup_st.0011~regout  & (!\u11|u0|mACK~regout  & \u11|u0|Equal3~0_combout )))

	.dataa(\u11|u0|mST [4]),
	.datab(\u11|msetup_st.0011~regout ),
	.datac(\u11|u0|mACK~regout ),
	.datad(\u11|u0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u11|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|Selector0~0 .lut_mask = 16'h0800;
defparam \u11|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y33_N0
cycloneii_lcell_comb \u11|msetup_st~17 (
// Equation(s):
// \u11|msetup_st~17_combout  = (\u11|u0|mST [4] & (\u11|msetup_st.0011~regout  & (\u11|u0|mACK~regout  & \u11|u0|Equal3~0_combout )))

	.dataa(\u11|u0|mST [4]),
	.datab(\u11|msetup_st.0011~regout ),
	.datac(\u11|u0|mACK~regout ),
	.datad(\u11|u0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u11|msetup_st~17_combout ),
	.cout());
// synopsys translate_off
defparam \u11|msetup_st~17 .lut_mask = 16'h8000;
defparam \u11|msetup_st~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N4
cycloneii_lcell_comb \u11|lut_index[0]~1 (
// Equation(s):
// \u11|lut_index[0]~1_combout  = !\u11|lut_index [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u11|lut_index [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u11|lut_index[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|lut_index[0]~1 .lut_mask = 16'h0F0F;
defparam \u11|lut_index[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y34_N12
cycloneii_lcell_comb \u11|Add0~0 (
// Equation(s):
// \u11|Add0~0_combout  = (\u11|lut_index [1] & (\u11|lut_index [0] $ (VCC))) # (!\u11|lut_index [1] & (\u11|lut_index [0] & VCC))
// \u11|Add0~1  = CARRY((\u11|lut_index [1] & \u11|lut_index [0]))

	.dataa(\u11|lut_index [1]),
	.datab(\u11|lut_index [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u11|Add0~0_combout ),
	.cout(\u11|Add0~1 ));
// synopsys translate_off
defparam \u11|Add0~0 .lut_mask = 16'h6688;
defparam \u11|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y34_N28
cycloneii_lcell_comb \u11|lut_index[1]~feeder (
// Equation(s):
// \u11|lut_index[1]~feeder_combout  = \u11|Add0~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u11|Add0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u11|lut_index[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u11|lut_index[1]~feeder .lut_mask = 16'hF0F0;
defparam \u11|lut_index[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y34_N29
cycloneii_lcell_ff \u11|lut_index[1] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|lut_index[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|lut_index[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|lut_index [1]));

// Location: LCCOMB_X92_Y34_N14
cycloneii_lcell_comb \u11|LessThan0~0 (
// Equation(s):
// \u11|LessThan0~0_combout  = (!\u11|lut_index [3] & (((!\u11|lut_index [0] & !\u11|lut_index [1])) # (!\u11|lut_index [2])))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|lut_index [0]),
	.datac(\u11|lut_index [2]),
	.datad(\u11|lut_index [1]),
	.cin(gnd),
	.combout(\u11|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|LessThan0~0 .lut_mask = 16'h0515;
defparam \u11|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N0
cycloneii_lcell_comb \u11|lut_index[5]~0 (
// Equation(s):
// \u11|lut_index[5]~0_combout  = (\u11|msetup_st.0100~regout  & (!\u11|lut_index [5] & ((\u11|LessThan0~0_combout ) # (!\u11|lut_index [4]))))

	.dataa(\u11|msetup_st.0100~regout ),
	.datab(\u11|lut_index [5]),
	.datac(\u11|LessThan0~0_combout ),
	.datad(\u11|lut_index [4]),
	.cin(gnd),
	.combout(\u11|lut_index[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|lut_index[5]~0 .lut_mask = 16'h2022;
defparam \u11|lut_index[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y34_N5
cycloneii_lcell_ff \u11|lut_index[0] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|lut_index[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|lut_index[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|lut_index [0]));

// Location: LCCOMB_X93_Y34_N14
cycloneii_lcell_comb \u11|Add0~2 (
// Equation(s):
// \u11|Add0~2_combout  = (\u11|lut_index [2] & (!\u11|Add0~1 )) # (!\u11|lut_index [2] & ((\u11|Add0~1 ) # (GND)))
// \u11|Add0~3  = CARRY((!\u11|Add0~1 ) # (!\u11|lut_index [2]))

	.dataa(vcc),
	.datab(\u11|lut_index [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|Add0~1 ),
	.combout(\u11|Add0~2_combout ),
	.cout(\u11|Add0~3 ));
// synopsys translate_off
defparam \u11|Add0~2 .lut_mask = 16'h3C3F;
defparam \u11|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X93_Y34_N15
cycloneii_lcell_ff \u11|lut_index[2] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|Add0~2_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|lut_index[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|lut_index [2]));

// Location: LCCOMB_X93_Y34_N16
cycloneii_lcell_comb \u11|Add0~4 (
// Equation(s):
// \u11|Add0~4_combout  = (\u11|lut_index [3] & (\u11|Add0~3  $ (GND))) # (!\u11|lut_index [3] & (!\u11|Add0~3  & VCC))
// \u11|Add0~5  = CARRY((\u11|lut_index [3] & !\u11|Add0~3 ))

	.dataa(\u11|lut_index [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|Add0~3 ),
	.combout(\u11|Add0~4_combout ),
	.cout(\u11|Add0~5 ));
// synopsys translate_off
defparam \u11|Add0~4 .lut_mask = 16'hA50A;
defparam \u11|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y34_N18
cycloneii_lcell_comb \u11|Add0~6 (
// Equation(s):
// \u11|Add0~6_combout  = (\u11|lut_index [4] & (!\u11|Add0~5 )) # (!\u11|lut_index [4] & ((\u11|Add0~5 ) # (GND)))
// \u11|Add0~7  = CARRY((!\u11|Add0~5 ) # (!\u11|lut_index [4]))

	.dataa(vcc),
	.datab(\u11|lut_index [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|Add0~5 ),
	.combout(\u11|Add0~6_combout ),
	.cout(\u11|Add0~7 ));
// synopsys translate_off
defparam \u11|Add0~6 .lut_mask = 16'h3C3F;
defparam \u11|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X93_Y34_N19
cycloneii_lcell_ff \u11|lut_index[4] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|Add0~6_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|lut_index[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|lut_index [4]));

// Location: LCCOMB_X93_Y34_N20
cycloneii_lcell_comb \u11|Add0~8 (
// Equation(s):
// \u11|Add0~8_combout  = \u11|lut_index [5] $ (!\u11|Add0~7 )

	.dataa(\u11|lut_index [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u11|Add0~7 ),
	.combout(\u11|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u11|Add0~8 .lut_mask = 16'hA5A5;
defparam \u11|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X93_Y34_N21
cycloneii_lcell_ff \u11|lut_index[5] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|Add0~8_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|lut_index[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|lut_index [5]));

// Location: LCCOMB_X92_Y34_N16
cycloneii_lcell_comb \u11|LessThan0~1 (
// Equation(s):
// \u11|LessThan0~1_combout  = (!\u11|lut_index [5] & ((\u11|LessThan0~0_combout ) # (!\u11|lut_index [4])))

	.dataa(vcc),
	.datab(\u11|lut_index [5]),
	.datac(\u11|LessThan0~0_combout ),
	.datad(\u11|lut_index [4]),
	.cin(gnd),
	.combout(\u11|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|LessThan0~1 .lut_mask = 16'h3033;
defparam \u11|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y33_N1
cycloneii_lcell_ff \u11|msetup_st.0100 (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|msetup_st~17_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|msetup_st.0100~regout ));

// Location: LCCOMB_X92_Y33_N10
cycloneii_lcell_comb \u11|Selector0~1 (
// Equation(s):
// \u11|Selector0~1_combout  = (!\u11|Selector0~0_combout  & !\u11|msetup_st.0100~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u11|Selector0~0_combout ),
	.datad(\u11|msetup_st.0100~regout ),
	.cin(gnd),
	.combout(\u11|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|Selector0~1 .lut_mask = 16'h000F;
defparam \u11|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y33_N11
cycloneii_lcell_ff \u11|msetup_st.0000 (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|Selector0~1_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|msetup_st.0000~regout ));

// Location: LCCOMB_X92_Y33_N30
cycloneii_lcell_comb \u11|msetup_st.0001~0 (
// Equation(s):
// \u11|msetup_st.0001~0_combout  = !\u11|msetup_st.0000~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u11|msetup_st.0000~regout ),
	.cin(gnd),
	.combout(\u11|msetup_st.0001~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|msetup_st.0001~0 .lut_mask = 16'h00FF;
defparam \u11|msetup_st.0001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y33_N31
cycloneii_lcell_ff \u11|msetup_st.0001 (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|msetup_st.0001~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|msetup_st.0001~regout ));

// Location: LCCOMB_X92_Y33_N28
cycloneii_lcell_comb \u11|msetup_st.0010~feeder (
// Equation(s):
// \u11|msetup_st.0010~feeder_combout  = \u11|msetup_st.0001~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u11|msetup_st.0001~regout ),
	.cin(gnd),
	.combout(\u11|msetup_st.0010~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u11|msetup_st.0010~feeder .lut_mask = 16'hFF00;
defparam \u11|msetup_st.0010~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y33_N29
cycloneii_lcell_ff \u11|msetup_st.0010 (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|msetup_st.0010~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|msetup_st.0010~regout ));

// Location: LCCOMB_X92_Y33_N2
cycloneii_lcell_comb \u11|Selector3~0 (
// Equation(s):
// \u11|Selector3~0_combout  = (\u11|msetup_st.0010~regout ) # ((\u11|msetup_st.0011~regout  & ((!\u11|u0|Equal3~0_combout ) # (!\u11|u0|mST [4]))))

	.dataa(\u11|u0|mST [4]),
	.datab(\u11|msetup_st.0010~regout ),
	.datac(\u11|msetup_st.0011~regout ),
	.datad(\u11|u0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u11|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|Selector3~0 .lut_mask = 16'hDCFC;
defparam \u11|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y33_N3
cycloneii_lcell_ff \u11|msetup_st.0011 (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|msetup_st.0011~regout ));

// Location: LCCOMB_X92_Y33_N4
cycloneii_lcell_comb \u11|Selector4~0 (
// Equation(s):
// \u11|Selector4~0_combout  = (!\u11|msetup_st.0011~regout  & ((\u11|m3wire_str~regout ) # (\u11|msetup_st.0010~regout )))

	.dataa(\u11|m3wire_str~regout ),
	.datab(\u11|msetup_st.0011~regout ),
	.datac(\u11|msetup_st.0010~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u11|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|Selector4~0 .lut_mask = 16'h3232;
defparam \u11|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y33_N24
cycloneii_lcell_comb \u11|Selector4~1 (
// Equation(s):
// \u11|Selector4~1_combout  = (\u11|Selector4~0_combout ) # ((\u11|m3wire_str~regout  & ((!\u11|u0|Equal3~0_combout ) # (!\u11|u0|mST [4]))))

	.dataa(\u11|u0|mST [4]),
	.datab(\u11|Selector4~0_combout ),
	.datac(\u11|m3wire_str~regout ),
	.datad(\u11|u0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\u11|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|Selector4~1 .lut_mask = 16'hDCFC;
defparam \u11|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y33_N25
cycloneii_lcell_ff \u11|m3wire_str (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|Selector4~1_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_str~regout ));

// Location: LCCOMB_X94_Y33_N4
cycloneii_lcell_comb \u11|u0|mSCLK~0 (
// Equation(s):
// \u11|u0|mSCLK~0_combout  = (\u11|u0|Equal0~0_combout  & (\u11|m3wire_str~regout  & !\u11|u0|mST [4]))

	.dataa(\u11|u0|Equal0~0_combout ),
	.datab(vcc),
	.datac(\u11|m3wire_str~regout ),
	.datad(\u11|u0|mST [4]),
	.cin(gnd),
	.combout(\u11|u0|mSCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|mSCLK~0 .lut_mask = 16'h00A0;
defparam \u11|u0|mSCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N14
cycloneii_lcell_comb \u11|u0|mSCLK~1 (
// Equation(s):
// \u11|u0|mSCLK~1_combout  = ((\u11|u0|Equal0~0_combout  & ((\u11|u0|mSCLK~regout ) # (!\u11|u0|mST [4])))) # (!\u11|m3wire_str~regout )

	.dataa(\u11|u0|Equal0~0_combout ),
	.datab(\u11|u0|mST [4]),
	.datac(\u11|m3wire_str~regout ),
	.datad(\u11|u0|mSCLK~regout ),
	.cin(gnd),
	.combout(\u11|u0|mSCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|mSCLK~1 .lut_mask = 16'hAF2F;
defparam \u11|u0|mSCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y33_N5
cycloneii_lcell_ff \u11|u0|mSCLK (
	.clk(!\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|u0|mSCLK~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|u0|mSCLK~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mSCLK~regout ));

// Location: LCCOMB_X92_Y33_N20
cycloneii_lcell_comb \u11|u0|I2S_CLK (
// Equation(s):
// \u11|u0|I2S_CLK~combout  = (\u11|u0|mI2S_CLK~regout  & \u11|u0|mSCLK~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u11|u0|mI2S_CLK~regout ),
	.datad(\u11|u0|mSCLK~regout ),
	.cin(gnd),
	.combout(\u11|u0|I2S_CLK~combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|I2S_CLK .lut_mask = 16'hF000;
defparam \u11|u0|I2S_CLK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iCLK_50_2~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iCLK_50_2~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iCLK_50_2));
// synopsys translate_off
defparam \iCLK_50_2~I .input_async_reset = "none";
defparam \iCLK_50_2~I .input_power_up = "low";
defparam \iCLK_50_2~I .input_register_mode = "none";
defparam \iCLK_50_2~I .input_sync_reset = "none";
defparam \iCLK_50_2~I .oe_async_reset = "none";
defparam \iCLK_50_2~I .oe_power_up = "low";
defparam \iCLK_50_2~I .oe_register_mode = "none";
defparam \iCLK_50_2~I .oe_sync_reset = "none";
defparam \iCLK_50_2~I .operation_mode = "input";
defparam \iCLK_50_2~I .output_async_reset = "none";
defparam \iCLK_50_2~I .output_power_up = "low";
defparam \iCLK_50_2~I .output_register_mode = "none";
defparam \iCLK_50_2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_3
cycloneii_pll \u5|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\iCLK_50_2~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\u5|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \u5|altpll_component|pll .bandwidth = 0;
defparam \u5|altpll_component|pll .bandwidth_type = "low";
defparam \u5|altpll_component|pll .c0_high = 12;
defparam \u5|altpll_component|pll .c0_initial = 1;
defparam \u5|altpll_component|pll .c0_low = 12;
defparam \u5|altpll_component|pll .c0_mode = "even";
defparam \u5|altpll_component|pll .c0_ph = 0;
defparam \u5|altpll_component|pll .c1_mode = "bypass";
defparam \u5|altpll_component|pll .c1_ph = 0;
defparam \u5|altpll_component|pll .c2_mode = "bypass";
defparam \u5|altpll_component|pll .c2_ph = 0;
defparam \u5|altpll_component|pll .charge_pump_current = 80;
defparam \u5|altpll_component|pll .clk0_counter = "c0";
defparam \u5|altpll_component|pll .clk0_divide_by = 3;
defparam \u5|altpll_component|pll .clk0_duty_cycle = 50;
defparam \u5|altpll_component|pll .clk0_multiply_by = 2;
defparam \u5|altpll_component|pll .clk0_phase_shift = "0";
defparam \u5|altpll_component|pll .clk1_duty_cycle = 50;
defparam \u5|altpll_component|pll .clk1_phase_shift = "0";
defparam \u5|altpll_component|pll .clk2_duty_cycle = 50;
defparam \u5|altpll_component|pll .clk2_phase_shift = "0";
defparam \u5|altpll_component|pll .compensate_clock = "clk0";
defparam \u5|altpll_component|pll .gate_lock_counter = 0;
defparam \u5|altpll_component|pll .gate_lock_signal = "no";
defparam \u5|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \u5|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \u5|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \u5|altpll_component|pll .loop_filter_c = 3;
defparam \u5|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \u5|altpll_component|pll .m = 16;
defparam \u5|altpll_component|pll .m_initial = 1;
defparam \u5|altpll_component|pll .m_ph = 0;
defparam \u5|altpll_component|pll .n = 1;
defparam \u5|altpll_component|pll .operation_mode = "normal";
defparam \u5|altpll_component|pll .pfd_max = 100000;
defparam \u5|altpll_component|pll .pfd_min = 2484;
defparam \u5|altpll_component|pll .pll_compensation_delay = 5633;
defparam \u5|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \u5|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \u5|altpll_component|pll .simulation_type = "timing";
defparam \u5|altpll_component|pll .valid_lock_multiplier = 1;
defparam \u5|altpll_component|pll .vco_center = 1333;
defparam \u5|altpll_component|pll .vco_max = 2000;
defparam \u5|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \u5|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u5|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u5|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \u5|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \u5|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: M4K_X37_Y25
cycloneii_ram_block \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 (
	.portawe(gnd),
	.portaaddrstall(!\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.portbrewe(\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.ena1(\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.clr0(gnd),
	.clr1(!\u1|oRST_0~clkctrl_outclk ),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b [8],\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7],\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6],
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5],\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\u7|mDATAOUT [11],\u7|mDATAOUT [10],\u7|mDATAOUT [8],\u7|mDATAOUT [7],\u7|mDATAOUT [6],\u7|mDATAOUT [5],\u7|mDATAOUT [4],\u7|mDATAOUT [3],\u7|mDATAOUT [2]}),
	.portbaddr({\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ,\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7],\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6],
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5],\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4],\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3],
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2],\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1],\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .data_interleave_offset_in_bits = 1;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .data_interleave_width_in_bits = 1;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .logical_ram_name = "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .mixed_port_feed_through_mode = "dont_care";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .operation_mode = "bidir_dual_port";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_address_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_address_width = 9;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_byte_enable_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_byte_enable_clock = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_data_in_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_data_out_clear = "clear1";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_data_out_clock = "clock0";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_data_width = 9;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_disable_ce_on_input_registers = "on";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_first_address = 0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_first_bit_number = 2;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_last_address = 511;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_logical_ram_depth = 512;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_logical_ram_width = 16;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_write_enable_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_address_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_address_clock = "clock1";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_address_width = 9;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_byte_enable_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_data_in_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_data_in_clock = "clock1";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_data_out_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_data_out_clock = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_data_width = 9;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_first_address = 0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_first_bit_number = 2;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_last_address = 511;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_logical_ram_depth = 512;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_logical_ram_width = 16;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_read_enable_write_enable_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .ram_block_type = "M4K";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iSW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[0]));
// synopsys translate_off
defparam \iSW[0]~I .input_async_reset = "none";
defparam \iSW[0]~I .input_power_up = "low";
defparam \iSW[0]~I .input_register_mode = "none";
defparam \iSW[0]~I .input_sync_reset = "none";
defparam \iSW[0]~I .oe_async_reset = "none";
defparam \iSW[0]~I .oe_power_up = "low";
defparam \iSW[0]~I .oe_register_mode = "none";
defparam \iSW[0]~I .oe_sync_reset = "none";
defparam \iSW[0]~I .operation_mode = "input";
defparam \iSW[0]~I .output_async_reset = "none";
defparam \iSW[0]~I .output_power_up = "low";
defparam \iSW[0]~I .output_register_mode = "none";
defparam \iSW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N28
cycloneii_lcell_comb \u10|read_blue[3]~0 (
// Equation(s):
// \u10|read_blue[3]~0_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_blue[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_blue[3]~0 .lut_mask = 16'h08F8;
defparam \u10|read_blue[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N29
cycloneii_lcell_ff \u10|oLCD_B[3] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_blue[3]~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_B [3]));

// Location: LCCOMB_X63_Y25_N10
cycloneii_lcell_comb \u10|read_blue[2]~1 (
// Equation(s):
// \u10|read_blue[2]~1_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_blue[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_blue[2]~1 .lut_mask = 16'h08F8;
defparam \u10|read_blue[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N11
cycloneii_lcell_ff \u10|oLCD_B[2] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_blue[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_B [2]));

// Location: LCCOMB_X63_Y25_N20
cycloneii_lcell_comb \u10|read_blue[1]~2 (
// Equation(s):
// \u10|read_blue[1]~2_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_blue[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_blue[1]~2 .lut_mask = 16'h08F8;
defparam \u10|read_blue[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N21
cycloneii_lcell_ff \u10|oLCD_B[1] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_blue[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_B [1]));

// Location: LCCOMB_X63_Y25_N18
cycloneii_lcell_comb \u10|read_blue[0]~3 (
// Equation(s):
// \u10|read_blue[0]~3_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_blue[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_blue[0]~3 .lut_mask = 16'h08F8;
defparam \u10|read_blue[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N19
cycloneii_lcell_ff \u10|oLCD_B[0] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_blue[0]~3_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_B [0]));

// Location: LCCOMB_X59_Y23_N8
cycloneii_lcell_comb \u10|LessThan4~1 (
// Equation(s):
// \u10|LessThan4~1_combout  = (\u10|LessThan4~0_combout  & ((\u10|x_cnt [5]) # ((\u10|x_cnt [3] & \u10|x_cnt [4]))))

	.dataa(\u10|x_cnt [3]),
	.datab(\u10|LessThan4~0_combout ),
	.datac(\u10|x_cnt [5]),
	.datad(\u10|x_cnt [4]),
	.cin(gnd),
	.combout(\u10|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u10|LessThan4~1 .lut_mask = 16'hC8C0;
defparam \u10|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N20
cycloneii_lcell_comb \u10|LessThan5~0 (
// Equation(s):
// \u10|LessThan5~0_combout  = (\u10|x_cnt [6] & (\u10|x_cnt [8] & (\u10|x_cnt [9] & \u10|x_cnt [7])))

	.dataa(\u10|x_cnt [6]),
	.datab(\u10|x_cnt [8]),
	.datac(\u10|x_cnt [9]),
	.datad(\u10|x_cnt [7]),
	.cin(gnd),
	.combout(\u10|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|LessThan5~0 .lut_mask = 16'h8000;
defparam \u10|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N6
cycloneii_lcell_comb \u10|LessThan5~1 (
// Equation(s):
// \u10|LessThan5~1_combout  = (\u10|x_cnt [4] & (\u10|x_cnt [5] & \u10|LessThan5~0_combout ))

	.dataa(\u10|x_cnt [4]),
	.datab(\u10|x_cnt [5]),
	.datac(\u10|LessThan5~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u10|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u10|LessThan5~1 .lut_mask = 16'h8080;
defparam \u10|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N26
cycloneii_lcell_comb \u10|display_area~0 (
// Equation(s):
// \u10|display_area~0_combout  = (\u10|x_cnt [3] & ((\u10|LessThan5~1_combout ) # ((!\u10|LessThan4~1_combout  & \u10|Equal0~0_combout )))) # (!\u10|x_cnt [3] & (!\u10|LessThan4~1_combout  & (\u10|Equal0~0_combout )))

	.dataa(\u10|x_cnt [3]),
	.datab(\u10|LessThan4~1_combout ),
	.datac(\u10|Equal0~0_combout ),
	.datad(\u10|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\u10|display_area~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|display_area~0 .lut_mask = 16'hBA30;
defparam \u10|display_area~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N0
cycloneii_lcell_comb \u10|display_area~1 (
// Equation(s):
// \u10|display_area~1_combout  = (!\u10|x_cnt [10] & (!\u10|display_area~0_combout  & (\u10|LessThan2~2_combout  & \u10|LessThan3~1_combout )))

	.dataa(\u10|x_cnt [10]),
	.datab(\u10|display_area~0_combout ),
	.datac(\u10|LessThan2~2_combout ),
	.datad(\u10|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\u10|display_area~1_combout ),
	.cout());
// synopsys translate_off
defparam \u10|display_area~1 .lut_mask = 16'h1000;
defparam \u10|display_area~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N14
cycloneii_lcell_comb \u10|mden~feeder (
// Equation(s):
// \u10|mden~feeder_combout  = \u10|display_area~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u10|display_area~1_combout ),
	.cin(gnd),
	.combout(\u10|mden~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u10|mden~feeder .lut_mask = 16'hFF00;
defparam \u10|mden~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y23_N15
cycloneii_lcell_ff \u10|mden (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|mden~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|mden~regout ));

// Location: LCCOMB_X60_Y23_N24
cycloneii_lcell_comb \u10|oDEN~feeder (
// Equation(s):
// \u10|oDEN~feeder_combout  = \u10|mden~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u10|mden~regout ),
	.cin(gnd),
	.combout(\u10|oDEN~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u10|oDEN~feeder .lut_mask = 16'hFF00;
defparam \u10|oDEN~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y23_N25
cycloneii_lcell_ff \u10|oDEN (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|oDEN~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oDEN~regout ));

// Location: LCCOMB_X61_Y23_N24
cycloneii_lcell_comb \u10|mhd~0 (
// Equation(s):
// \u10|mhd~0_combout  = !\u10|Equal0~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u10|Equal0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u10|mhd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|mhd~0 .lut_mask = 16'h0F0F;
defparam \u10|mhd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y23_N25
cycloneii_lcell_ff \u10|mhd (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|mhd~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|mhd~regout ));

// Location: LCCOMB_X65_Y23_N0
cycloneii_lcell_comb \u10|oHD~feeder (
// Equation(s):
// \u10|oHD~feeder_combout  = \u10|mhd~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u10|mhd~regout ),
	.cin(gnd),
	.combout(\u10|oHD~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u10|oHD~feeder .lut_mask = 16'hFF00;
defparam \u10|oHD~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y23_N1
cycloneii_lcell_ff \u10|oHD (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|oHD~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oHD~regout ));

// Location: LCCOMB_X60_Y23_N16
cycloneii_lcell_comb \u10|Equal2~0 (
// Equation(s):
// \u10|Equal2~0_combout  = (!\u10|y_cnt [3] & (\u10|Equal1~0_combout  & (!\u10|y_cnt [4] & !\u10|y_cnt [2])))

	.dataa(\u10|y_cnt [3]),
	.datab(\u10|Equal1~0_combout ),
	.datac(\u10|y_cnt [4]),
	.datad(\u10|y_cnt [2]),
	.cin(gnd),
	.combout(\u10|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|Equal2~0 .lut_mask = 16'h0004;
defparam \u10|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N18
cycloneii_lcell_comb \u10|Equal2~1 (
// Equation(s):
// \u10|Equal2~1_combout  = (!\u10|y_cnt [1] & (!\u10|y_cnt [9] & (\u10|Equal2~0_combout  & !\u10|y_cnt [0])))

	.dataa(\u10|y_cnt [1]),
	.datab(\u10|y_cnt [9]),
	.datac(\u10|Equal2~0_combout ),
	.datad(\u10|y_cnt [0]),
	.cin(gnd),
	.combout(\u10|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u10|Equal2~1 .lut_mask = 16'h0010;
defparam \u10|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y23_N19
cycloneii_lcell_ff \u10|mvd (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|Equal2~1_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|mvd~regout ));

// Location: LCCOMB_X68_Y23_N0
cycloneii_lcell_comb \u10|oVD~0 (
// Equation(s):
// \u10|oVD~0_combout  = !\u10|mvd~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u10|mvd~regout ),
	.cin(gnd),
	.combout(\u10|oVD~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|oVD~0 .lut_mask = 16'h00FF;
defparam \u10|oVD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y23_N1
cycloneii_lcell_ff \u10|oVD (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|oVD~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oVD~regout ));

// Location: LCCOMB_X63_Y25_N24
cycloneii_lcell_comb \u10|read_blue[4]~4 (
// Equation(s):
// \u10|read_blue[4]~4_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_blue[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_blue[4]~4 .lut_mask = 16'h08F8;
defparam \u10|read_blue[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N25
cycloneii_lcell_ff \u10|oLCD_B[4] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_blue[4]~4_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_B [4]));

// Location: LCCOMB_X63_Y25_N6
cycloneii_lcell_comb \u10|read_blue[5]~5 (
// Equation(s):
// \u10|read_blue[5]~5_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_blue[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_blue[5]~5 .lut_mask = 16'h08F8;
defparam \u10|read_blue[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N7
cycloneii_lcell_ff \u10|oLCD_B[5] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_blue[5]~5_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_B [5]));

// Location: LCCOMB_X63_Y25_N12
cycloneii_lcell_comb \u10|read_blue[6]~6 (
// Equation(s):
// \u10|read_blue[6]~6_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_blue[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_blue[6]~6 .lut_mask = 16'h08F8;
defparam \u10|read_blue[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N13
cycloneii_lcell_ff \u10|oLCD_B[6] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_blue[6]~6_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_B [6]));

// Location: M4K_X55_Y24
cycloneii_ram_block \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 (
	.portawe(gnd),
	.portaaddrstall(!\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.portbrewe(\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena1(\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.clr0(gnd),
	.clr1(!\u1|oRST_0~clkctrl_outclk ),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b [8],\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7],\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6],
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5],\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\u8|mDATAOUT [14],\u8|mDATAOUT [12],\u8|mDATAOUT [8],\u8|mDATAOUT [7],\u8|mDATAOUT [6],\u8|mDATAOUT [5],\u8|mDATAOUT [4],\u8|mDATAOUT [3],\u8|mDATAOUT [2]}),
	.portbaddr({\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ,\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7],\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6],
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5],\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4],\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3],
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2],\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1],\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .data_interleave_offset_in_bits = 1;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .data_interleave_width_in_bits = 1;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .logical_ram_name = "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .mixed_port_feed_through_mode = "dont_care";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .operation_mode = "bidir_dual_port";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_address_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_address_width = 9;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_byte_enable_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_byte_enable_clock = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_data_in_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_data_out_clear = "clear1";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_data_out_clock = "clock0";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_data_width = 9;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_disable_ce_on_input_registers = "on";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_first_address = 0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_first_bit_number = 2;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_last_address = 511;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_logical_ram_depth = 512;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_logical_ram_width = 16;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_a_write_enable_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_address_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_address_clock = "clock1";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_address_width = 9;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_byte_enable_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_data_in_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_data_in_clock = "clock1";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_data_out_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_data_out_clock = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_data_width = 9;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_first_address = 0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_first_bit_number = 2;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_last_address = 511;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_logical_ram_depth = 512;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_logical_ram_width = 16;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_read_enable_write_enable_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .ram_block_type = "M4K";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneii_lcell_comb \u10|read_green[0]~0 (
// Equation(s):
// \u10|read_green[0]~0_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_green[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_green[0]~0 .lut_mask = 16'h08F8;
defparam \u10|read_green[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N25
cycloneii_lcell_ff \u10|oLCD_G[0] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_green[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_G [0]));

// Location: LCCOMB_X63_Y28_N26
cycloneii_lcell_comb \u10|read_green[2]~1 (
// Equation(s):
// \u10|read_green[2]~1_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_green[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_green[2]~1 .lut_mask = 16'h08F8;
defparam \u10|read_green[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N27
cycloneii_lcell_ff \u10|oLCD_G[2] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_green[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_G [2]));

// Location: LCCOMB_X63_Y28_N8
cycloneii_lcell_comb \u10|read_green[3]~2 (
// Equation(s):
// \u10|read_green[3]~2_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [10]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_green[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_green[3]~2 .lut_mask = 16'h08F8;
defparam \u10|read_green[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N9
cycloneii_lcell_ff \u10|oLCD_G[3] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_green[3]~2_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_G [3]));

// Location: LCCOMB_X63_Y25_N26
cycloneii_lcell_comb \u10|read_green[4]~3 (
// Equation(s):
// \u10|read_green[4]~3_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [11]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_green[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_green[4]~3 .lut_mask = 16'h08F8;
defparam \u10|read_green[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N27
cycloneii_lcell_ff \u10|oLCD_G[4] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_green[4]~3_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_G [4]));

// Location: M4K_X37_Y24
cycloneii_ram_block \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 (
	.portawe(gnd),
	.portaaddrstall(!\u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.portbrewe(\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~2_combout ),
	.ena1(\u7|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.clr0(gnd),
	.clr1(!\u1|oRST_0~clkctrl_outclk ),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\u7|read_fifo1|dcfifo_component|auto_generated|ram_address_b [8],\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7],\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6],
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5],\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\u7|mDATAOUT [14],\u7|mDATAOUT [13],\u7|mDATAOUT [12],\u7|mDATAOUT [9]}),
	.portbaddr({\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ,\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7],\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6],
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5],\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4],\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3],
\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2],\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1],\u7|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .data_interleave_offset_in_bits = 1;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .data_interleave_width_in_bits = 1;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .logical_ram_name = "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .mixed_port_feed_through_mode = "dont_care";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .operation_mode = "bidir_dual_port";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_address_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_address_width = 9;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_byte_enable_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_byte_enable_clock = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_in_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_out_clear = "clear1";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_out_clock = "clock0";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_width = 4;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_disable_ce_on_input_registers = "on";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_first_address = 0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_first_bit_number = 9;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_last_address = 511;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_logical_ram_depth = 512;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_logical_ram_width = 16;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_write_enable_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_clock = "clock1";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_width = 9;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_byte_enable_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_in_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_in_clock = "clock1";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_out_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_out_clock = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_width = 4;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_first_address = 0;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_first_bit_number = 9;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_last_address = 511;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_logical_ram_depth = 512;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_logical_ram_width = 16;
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_read_enable_write_enable_clear = "none";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .ram_block_type = "M4K";
defparam \u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneii_lcell_comb \u10|read_green[5]~4 (
// Equation(s):
// \u10|read_green[5]~4_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [12]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_green[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_green[5]~4 .lut_mask = 16'h08F8;
defparam \u10|read_green[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N19
cycloneii_lcell_ff \u10|oLCD_G[5] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_green[5]~4_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_G [5]));

// Location: LCCOMB_X63_Y28_N4
cycloneii_lcell_comb \u10|read_green[6]~5 (
// Equation(s):
// \u10|read_green[6]~5_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_green[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_green[6]~5 .lut_mask = 16'h08F8;
defparam \u10|read_green[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N5
cycloneii_lcell_ff \u10|oLCD_G[6] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_green[6]~5_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_G [6]));

// Location: LCCOMB_X63_Y28_N10
cycloneii_lcell_comb \u10|read_green[7]~6 (
// Equation(s):
// \u10|read_green[7]~6_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [14]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_green[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_green[7]~6 .lut_mask = 16'h08F8;
defparam \u10|read_green[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N11
cycloneii_lcell_ff \u10|oLCD_G[7] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_green[7]~6_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_G [7]));

// Location: LCCOMB_X63_Y28_N28
cycloneii_lcell_comb \u10|read_red[0]~0 (
// Equation(s):
// \u10|read_red[0]~0_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [2]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_red[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_red[0]~0 .lut_mask = 16'h08F8;
defparam \u10|read_red[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N29
cycloneii_lcell_ff \u10|oLCD_R[0] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_red[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_R [0]));

// Location: LCCOMB_X63_Y28_N14
cycloneii_lcell_comb \u10|read_red[1]~1 (
// Equation(s):
// \u10|read_red[1]~1_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [3]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_red[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_red[1]~1 .lut_mask = 16'h08F8;
defparam \u10|read_red[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N15
cycloneii_lcell_ff \u10|oLCD_R[1] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_red[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_R [1]));

// Location: LCCOMB_X63_Y28_N16
cycloneii_lcell_comb \u10|read_red[2]~2 (
// Equation(s):
// \u10|read_red[2]~2_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [4]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_red[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_red[2]~2 .lut_mask = 16'h08F8;
defparam \u10|read_red[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N17
cycloneii_lcell_ff \u10|oLCD_R[2] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_red[2]~2_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_R [2]));

// Location: LCCOMB_X63_Y28_N22
cycloneii_lcell_comb \u10|read_red[3]~3 (
// Equation(s):
// \u10|read_red[3]~3_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [5]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_red[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_red[3]~3 .lut_mask = 16'h08F8;
defparam \u10|read_red[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N23
cycloneii_lcell_ff \u10|oLCD_R[3] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_red[3]~3_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_R [3]));

// Location: LCCOMB_X63_Y28_N12
cycloneii_lcell_comb \u10|read_red[4]~4 (
// Equation(s):
// \u10|read_red[4]~4_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [6]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_red[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_red[4]~4 .lut_mask = 16'h08F8;
defparam \u10|read_red[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N13
cycloneii_lcell_ff \u10|oLCD_R[4] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_red[4]~4_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_R [4]));

// Location: LCCOMB_X63_Y28_N30
cycloneii_lcell_comb \u10|read_red[5]~5 (
// Equation(s):
// \u10|read_red[5]~5_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [7]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_red[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_red[5]~5 .lut_mask = 16'h08F8;
defparam \u10|read_red[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N31
cycloneii_lcell_ff \u10|oLCD_R[5] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_red[5]~5_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_R [5]));

// Location: LCCOMB_X63_Y28_N0
cycloneii_lcell_comb \u10|read_red[6]~6 (
// Equation(s):
// \u10|read_red[6]~6_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [8]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_red[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_red[6]~6 .lut_mask = 16'h08F8;
defparam \u10|read_red[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N1
cycloneii_lcell_ff \u10|oLCD_R[6] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_red[6]~6_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_R [6]));

// Location: M4K_X55_Y25
cycloneii_ram_block \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 (
	.portawe(gnd),
	.portaaddrstall(!\u8|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena~1_combout ),
	.portbrewe(\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\u8|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena1(\u8|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.clr0(gnd),
	.clr1(!\u1|oRST_0~clkctrl_outclk ),
	.portadatain({vcc,vcc}),
	.portaaddr({\u8|read_fifo1|dcfifo_component|auto_generated|ram_address_b [8],\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [7],\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [6],
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [5],\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [4],\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [3],
\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [2],\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [1],\u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\u8|mDATAOUT [13],\u8|mDATAOUT [9]}),
	.portbaddr({\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ,\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [7],\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [6],
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [5],\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [4],\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [3],
\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [2],\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [1],\u8|read_fifo1|dcfifo_component|auto_generated|wrptr_gp|counter13a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .data_interleave_offset_in_bits = 1;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .data_interleave_width_in_bits = 1;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .logical_ram_name = "Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .mixed_port_feed_through_mode = "dont_care";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .operation_mode = "bidir_dual_port";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_address_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_address_width = 9;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_byte_enable_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_byte_enable_clock = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_in_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_out_clear = "clear1";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_out_clock = "clock0";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_data_width = 2;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_disable_ce_on_input_registers = "on";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_first_address = 0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_first_bit_number = 9;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_last_address = 511;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_logical_ram_depth = 512;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_logical_ram_width = 16;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_a_write_enable_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_clock = "clock1";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_address_width = 9;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_byte_enable_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_in_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_in_clock = "clock1";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_out_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_out_clock = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_data_width = 2;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_first_address = 0;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_first_bit_number = 9;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_last_address = 511;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_logical_ram_depth = 512;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_logical_ram_width = 16;
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_read_enable_write_enable_clear = "none";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .ram_block_type = "M4K";
defparam \u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N4
cycloneii_lcell_comb \u10|read_red[7]~7 (
// Equation(s):
// \u10|read_red[7]~7_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_red[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_red[7]~7 .lut_mask = 16'h08F8;
defparam \u10|read_red[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N5
cycloneii_lcell_ff \u10|oLCD_R[7] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_red[7]~7_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_R [7]));

// Location: CLKCTRL_G13
cycloneii_clkctrl \u11|u0|mI2S_CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u11|u0|mI2S_CLK~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u11|u0|mI2S_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \u11|u0|mI2S_CLK~clkctrl .clock_type = "global clock";
defparam \u11|u0|mI2S_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X93_Y33_N6
cycloneii_lcell_comb \u11|u0|Equal2~0 (
// Equation(s):
// \u11|u0|Equal2~0_combout  = (\u11|u0|mST [3] & (!\u11|u0|mST [1] & (!\u11|u0|mST [0] & !\u11|u0|mST [2])))

	.dataa(\u11|u0|mST [3]),
	.datab(\u11|u0|mST [1]),
	.datac(\u11|u0|mST [0]),
	.datad(\u11|u0|mST [2]),
	.cin(gnd),
	.combout(\u11|u0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|Equal2~0 .lut_mask = 16'h0002;
defparam \u11|u0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N6
cycloneii_lcell_comb \u11|u0|mSEN~0 (
// Equation(s):
// \u11|u0|mSEN~0_combout  = (\u11|m3wire_str~regout  & (!\u11|u0|mST [4] & ((\u11|u0|Equal0~0_combout ) # (\u11|u0|Equal2~0_combout ))))

	.dataa(\u11|u0|Equal0~0_combout ),
	.datab(\u11|u0|Equal2~0_combout ),
	.datac(\u11|m3wire_str~regout ),
	.datad(\u11|u0|mST [4]),
	.cin(gnd),
	.combout(\u11|u0|mSEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|mSEN~0 .lut_mask = 16'h00E0;
defparam \u11|u0|mSEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y33_N7
cycloneii_lcell_ff \u11|u0|mSEN (
	.clk(!\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|u0|mSEN~0_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|u0|mSCLK~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mSEN~regout ));

// Location: LCCOMB_X92_Y34_N30
cycloneii_lcell_comb \u11|WideOr15~0 (
// Equation(s):
// \u11|WideOr15~0_combout  = (\u11|lut_index [2] & (!\u11|lut_index [0] & ((\u11|lut_index [3]) # (!\u11|lut_index [1])))) # (!\u11|lut_index [2] & ((\u11|lut_index [0] $ (\u11|lut_index [1]))))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|lut_index [0]),
	.datac(\u11|lut_index [2]),
	.datad(\u11|lut_index [1]),
	.cin(gnd),
	.combout(\u11|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr15~0 .lut_mask = 16'h233C;
defparam \u11|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N2
cycloneii_lcell_comb \u11|WideOr15~1 (
// Equation(s):
// \u11|WideOr15~1_combout  = (\u11|WideOr15~0_combout  & (((!\u11|lut_index [3] & !\u11|lut_index [2])) # (!\u11|lut_index [4])))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|WideOr15~0_combout ),
	.datac(\u11|lut_index [2]),
	.datad(\u11|lut_index [4]),
	.cin(gnd),
	.combout(\u11|WideOr15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr15~1 .lut_mask = 16'h04CC;
defparam \u11|WideOr15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N18
cycloneii_lcell_comb \u11|m3wire_data[0]~1 (
// Equation(s):
// \u11|m3wire_data[0]~1_combout  = (\u11|m3wire_data[0]~0_combout  & (!\u11|lut_index [5] & ((\u11|LessThan0~0_combout ) # (!\u11|lut_index [4]))))

	.dataa(\u11|m3wire_data[0]~0_combout ),
	.datab(\u11|lut_index [5]),
	.datac(\u11|LessThan0~0_combout ),
	.datad(\u11|lut_index [4]),
	.cin(gnd),
	.combout(\u11|m3wire_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|m3wire_data[0]~1 .lut_mask = 16'h2022;
defparam \u11|m3wire_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y34_N3
cycloneii_lcell_ff \u11|m3wire_data[3] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|WideOr15~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|m3wire_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_data [3]));

// Location: LCCOMB_X92_Y34_N8
cycloneii_lcell_comb \u11|Mux1~0 (
// Equation(s):
// \u11|Mux1~0_combout  = (!\u11|lut_index [3] & ((\u11|lut_index [2] & (!\u11|lut_index [0] & !\u11|lut_index [1])) # (!\u11|lut_index [2] & ((\u11|lut_index [1])))))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|lut_index [0]),
	.datac(\u11|lut_index [2]),
	.datad(\u11|lut_index [1]),
	.cin(gnd),
	.combout(\u11|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|Mux1~0 .lut_mask = 16'h0510;
defparam \u11|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N20
cycloneii_lcell_comb \u11|WideOr16~0 (
// Equation(s):
// \u11|WideOr16~0_combout  = (\u11|lut_index [2] & (\u11|lut_index [3] $ (\u11|lut_index [0] $ (\u11|lut_index [1])))) # (!\u11|lut_index [2] & (((\u11|lut_index [0] & !\u11|lut_index [1]))))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|lut_index [0]),
	.datac(\u11|lut_index [2]),
	.datad(\u11|lut_index [1]),
	.cin(gnd),
	.combout(\u11|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr16~0 .lut_mask = 16'h906C;
defparam \u11|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N12
cycloneii_lcell_comb \u11|WideOr16~1 (
// Equation(s):
// \u11|WideOr16~1_combout  = (\u11|lut_index [4] & (\u11|Mux1~0_combout )) # (!\u11|lut_index [4] & ((!\u11|WideOr16~0_combout )))

	.dataa(vcc),
	.datab(\u11|Mux1~0_combout ),
	.datac(\u11|WideOr16~0_combout ),
	.datad(\u11|lut_index [4]),
	.cin(gnd),
	.combout(\u11|WideOr16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr16~1 .lut_mask = 16'hCC0F;
defparam \u11|WideOr16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y34_N13
cycloneii_lcell_ff \u11|m3wire_data[2] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|WideOr16~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|m3wire_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_data [2]));

// Location: LCCOMB_X92_Y34_N24
cycloneii_lcell_comb \u11|u0|Mux0~7 (
// Equation(s):
// \u11|u0|Mux0~7_combout  = (\u11|u0|mST [0] & (((\u11|u0|mST [1]) # (\u11|m3wire_data [2])))) # (!\u11|u0|mST [0] & (\u11|m3wire_data [3] & (!\u11|u0|mST [1])))

	.dataa(\u11|u0|mST [0]),
	.datab(\u11|m3wire_data [3]),
	.datac(\u11|u0|mST [1]),
	.datad(\u11|m3wire_data [2]),
	.cin(gnd),
	.combout(\u11|u0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|Mux0~7 .lut_mask = 16'hAEA4;
defparam \u11|u0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N22
cycloneii_lcell_comb \u11|Mux1~1 (
// Equation(s):
// \u11|Mux1~1_combout  = (\u11|lut_index [0] & ((\u11|lut_index [3] $ (!\u11|lut_index [2])) # (!\u11|lut_index [1]))) # (!\u11|lut_index [0] & (((\u11|lut_index [2] & !\u11|lut_index [1]))))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|lut_index [0]),
	.datac(\u11|lut_index [2]),
	.datad(\u11|lut_index [1]),
	.cin(gnd),
	.combout(\u11|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|Mux1~1 .lut_mask = 16'h84FC;
defparam \u11|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N6
cycloneii_lcell_comb \u11|Mux1~2 (
// Equation(s):
// \u11|Mux1~2_combout  = (\u11|lut_index [4] & ((\u11|Mux1~0_combout ))) # (!\u11|lut_index [4] & (!\u11|Mux1~1_combout ))

	.dataa(vcc),
	.datab(\u11|Mux1~1_combout ),
	.datac(\u11|Mux1~0_combout ),
	.datad(\u11|lut_index [4]),
	.cin(gnd),
	.combout(\u11|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u11|Mux1~2 .lut_mask = 16'hF033;
defparam \u11|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y34_N7
cycloneii_lcell_ff \u11|m3wire_data[0] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|Mux1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|m3wire_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_data [0]));

// Location: LCCOMB_X92_Y34_N26
cycloneii_lcell_comb \u11|Mux0~1 (
// Equation(s):
// \u11|Mux0~1_combout  = (\u11|lut_index [4] & ((\u11|Mux1~0_combout ))) # (!\u11|lut_index [4] & (\u11|Mux0~0_combout ))

	.dataa(\u11|Mux0~0_combout ),
	.datab(vcc),
	.datac(\u11|Mux1~0_combout ),
	.datad(\u11|lut_index [4]),
	.cin(gnd),
	.combout(\u11|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|Mux0~1 .lut_mask = 16'hF0AA;
defparam \u11|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y34_N27
cycloneii_lcell_ff \u11|m3wire_data[1] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|Mux0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|m3wire_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_data [1]));

// Location: LCCOMB_X93_Y34_N26
cycloneii_lcell_comb \u11|u0|Mux0~8 (
// Equation(s):
// \u11|u0|Mux0~8_combout  = (\u11|u0|mST [1] & ((\u11|u0|Mux0~7_combout  & (\u11|m3wire_data [0])) # (!\u11|u0|Mux0~7_combout  & ((\u11|m3wire_data [1]))))) # (!\u11|u0|mST [1] & (\u11|u0|Mux0~7_combout ))

	.dataa(\u11|u0|mST [1]),
	.datab(\u11|u0|Mux0~7_combout ),
	.datac(\u11|m3wire_data [0]),
	.datad(\u11|m3wire_data [1]),
	.cin(gnd),
	.combout(\u11|u0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|Mux0~8 .lut_mask = 16'hE6C4;
defparam \u11|u0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y34_N17
cycloneii_lcell_ff \u11|lut_index[3] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|Add0~4_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|lut_index[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|lut_index [3]));

// Location: LCCOMB_X94_Y34_N20
cycloneii_lcell_comb \u11|WideOr4~0 (
// Equation(s):
// \u11|WideOr4~0_combout  = (!\u11|lut_index [2] & (!\u11|lut_index [3] & \u11|lut_index [4]))

	.dataa(\u11|lut_index [2]),
	.datab(vcc),
	.datac(\u11|lut_index [3]),
	.datad(\u11|lut_index [4]),
	.cin(gnd),
	.combout(\u11|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr4~0 .lut_mask = 16'h0500;
defparam \u11|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y34_N4
cycloneii_lcell_comb \u11|WideOr11~1 (
// Equation(s):
// \u11|WideOr11~1_combout  = (\u11|WideOr11~0_combout  & (((!\u11|lut_index [0] & \u11|WideOr4~0_combout )) # (!\u11|lut_index [4]))) # (!\u11|WideOr11~0_combout  & (!\u11|lut_index [0] & (\u11|WideOr4~0_combout )))

	.dataa(\u11|WideOr11~0_combout ),
	.datab(\u11|lut_index [0]),
	.datac(\u11|WideOr4~0_combout ),
	.datad(\u11|lut_index [4]),
	.cin(gnd),
	.combout(\u11|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr11~1 .lut_mask = 16'h30BA;
defparam \u11|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y34_N5
cycloneii_lcell_ff \u11|m3wire_data[7] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|WideOr11~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|m3wire_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_data [7]));

// Location: LCCOMB_X94_Y34_N18
cycloneii_lcell_comb \u11|WideOr13~0 (
// Equation(s):
// \u11|WideOr13~0_combout  = (!\u11|lut_index [0] & !\u11|lut_index [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u11|lut_index [0]),
	.datad(\u11|lut_index [1]),
	.cin(gnd),
	.combout(\u11|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr13~0 .lut_mask = 16'h000F;
defparam \u11|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y34_N6
cycloneii_lcell_comb \u11|WideOr13~2 (
// Equation(s):
// \u11|WideOr13~2_combout  = (\u11|WideOr13~1_combout  & (((\u11|WideOr4~0_combout  & \u11|WideOr13~0_combout )) # (!\u11|lut_index [4]))) # (!\u11|WideOr13~1_combout  & (((\u11|WideOr4~0_combout  & \u11|WideOr13~0_combout ))))

	.dataa(\u11|WideOr13~1_combout ),
	.datab(\u11|lut_index [4]),
	.datac(\u11|WideOr4~0_combout ),
	.datad(\u11|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\u11|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr13~2 .lut_mask = 16'hF222;
defparam \u11|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y34_N7
cycloneii_lcell_ff \u11|m3wire_data[5] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|WideOr13~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|m3wire_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_data [5]));

// Location: LCCOMB_X94_Y34_N30
cycloneii_lcell_comb \u11|u0|Mux0~0 (
// Equation(s):
// \u11|u0|Mux0~0_combout  = (\u11|u0|mST [1] & (((\u11|u0|mST [0]) # (\u11|m3wire_data [5])))) # (!\u11|u0|mST [1] & (\u11|m3wire_data [7] & (!\u11|u0|mST [0])))

	.dataa(\u11|u0|mST [1]),
	.datab(\u11|m3wire_data [7]),
	.datac(\u11|u0|mST [0]),
	.datad(\u11|m3wire_data [5]),
	.cin(gnd),
	.combout(\u11|u0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|Mux0~0 .lut_mask = 16'hAEA4;
defparam \u11|u0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y34_N22
cycloneii_lcell_comb \u11|WideOr12~0 (
// Equation(s):
// \u11|WideOr12~0_combout  = (\u11|lut_index [3] & (\u11|lut_index [2] $ (((!\u11|lut_index [1] & \u11|lut_index [0]))))) # (!\u11|lut_index [3] & ((\u11|lut_index [2]) # (\u11|lut_index [1] $ (\u11|lut_index [0]))))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|lut_index [1]),
	.datac(\u11|lut_index [0]),
	.datad(\u11|lut_index [2]),
	.cin(gnd),
	.combout(\u11|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr12~0 .lut_mask = 16'hDF34;
defparam \u11|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y34_N28
cycloneii_lcell_comb \u11|WideOr12~1 (
// Equation(s):
// \u11|WideOr12~1_combout  = (\u11|WideOr4~0_combout  & (((!\u11|lut_index [4] & \u11|WideOr12~0_combout )) # (!\u11|lut_index [0]))) # (!\u11|WideOr4~0_combout  & (!\u11|lut_index [4] & ((\u11|WideOr12~0_combout ))))

	.dataa(\u11|WideOr4~0_combout ),
	.datab(\u11|lut_index [4]),
	.datac(\u11|lut_index [0]),
	.datad(\u11|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\u11|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr12~1 .lut_mask = 16'h3B0A;
defparam \u11|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y34_N29
cycloneii_lcell_ff \u11|m3wire_data[6] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|WideOr12~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|m3wire_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_data [6]));

// Location: LCCOMB_X94_Y34_N14
cycloneii_lcell_comb \u11|u0|Mux0~1 (
// Equation(s):
// \u11|u0|Mux0~1_combout  = (\u11|u0|Mux0~0_combout  & ((\u11|m3wire_data [4]) # ((!\u11|u0|mST [0])))) # (!\u11|u0|Mux0~0_combout  & (((\u11|u0|mST [0] & \u11|m3wire_data [6]))))

	.dataa(\u11|m3wire_data [4]),
	.datab(\u11|u0|Mux0~0_combout ),
	.datac(\u11|u0|mST [0]),
	.datad(\u11|m3wire_data [6]),
	.cin(gnd),
	.combout(\u11|u0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|Mux0~1 .lut_mask = 16'hBC8C;
defparam \u11|u0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y34_N30
cycloneii_lcell_comb \u11|WideOr8~0 (
// Equation(s):
// \u11|WideOr8~0_combout  = (!\u11|lut_index [3] & (!\u11|lut_index [2] & ((\u11|lut_index [0]) # (\u11|lut_index [1]))))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|lut_index [0]),
	.datac(\u11|lut_index [2]),
	.datad(\u11|lut_index [1]),
	.cin(gnd),
	.combout(\u11|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr8~0 .lut_mask = 16'h0504;
defparam \u11|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y34_N24
cycloneii_lcell_comb \u11|m3wire_data[11]~feeder (
// Equation(s):
// \u11|m3wire_data[11]~feeder_combout  = \u11|WideOr8~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u11|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\u11|m3wire_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u11|m3wire_data[11]~feeder .lut_mask = 16'hFF00;
defparam \u11|m3wire_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y34_N25
cycloneii_lcell_ff \u11|m3wire_data[11] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|m3wire_data[11]~feeder_combout ),
	.sdata(\u11|Add0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\u11|lut_index [4]),
	.ena(\u11|m3wire_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_data [11]));

// Location: LCCOMB_X94_Y34_N0
cycloneii_lcell_comb \u11|WideOr9~0 (
// Equation(s):
// \u11|WideOr9~0_combout  = (!\u11|lut_index [0] & (((!\u11|lut_index [3] & !\u11|lut_index [2])) # (!\u11|lut_index [4])))

	.dataa(\u11|lut_index [3]),
	.datab(\u11|lut_index [4]),
	.datac(\u11|lut_index [0]),
	.datad(\u11|lut_index [2]),
	.cin(gnd),
	.combout(\u11|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u11|WideOr9~0 .lut_mask = 16'h0307;
defparam \u11|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y34_N1
cycloneii_lcell_ff \u11|m3wire_data[10] (
	.clk(\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|WideOr9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|m3wire_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|m3wire_data [10]));

// Location: LCCOMB_X94_Y34_N26
cycloneii_lcell_comb \u11|u0|Mux0~2 (
// Equation(s):
// \u11|u0|Mux0~2_combout  = (!\u11|u0|mST [1] & ((\u11|u0|mST [0] & ((\u11|m3wire_data [10]))) # (!\u11|u0|mST [0] & (\u11|m3wire_data [11]))))

	.dataa(\u11|u0|mST [1]),
	.datab(\u11|m3wire_data [11]),
	.datac(\u11|u0|mST [0]),
	.datad(\u11|m3wire_data [10]),
	.cin(gnd),
	.combout(\u11|u0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|Mux0~2 .lut_mask = 16'h5404;
defparam \u11|u0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N0
cycloneii_lcell_comb \u11|u0|Mux0~3 (
// Equation(s):
// \u11|u0|Mux0~3_combout  = (\u11|u0|Mux0~2_combout ) # ((\u11|m3wire_data [8] & (\u11|u0|mST [1] & \u11|u0|mST [0])))

	.dataa(\u11|m3wire_data [8]),
	.datab(\u11|u0|mST [1]),
	.datac(\u11|u0|Mux0~2_combout ),
	.datad(\u11|u0|mST [0]),
	.cin(gnd),
	.combout(\u11|u0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|Mux0~3 .lut_mask = 16'hF8F0;
defparam \u11|u0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N2
cycloneii_lcell_comb \u11|u0|Mux0~6 (
// Equation(s):
// \u11|u0|Mux0~6_combout  = (\u11|u0|mST [2] & (((\u11|u0|mST [3]) # (\u11|u0|Mux0~3_combout )))) # (!\u11|u0|mST [2] & (\u11|u0|Mux0~5_combout  & (!\u11|u0|mST [3])))

	.dataa(\u11|u0|Mux0~5_combout ),
	.datab(\u11|u0|mST [2]),
	.datac(\u11|u0|mST [3]),
	.datad(\u11|u0|Mux0~3_combout ),
	.cin(gnd),
	.combout(\u11|u0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|Mux0~6 .lut_mask = 16'hCEC2;
defparam \u11|u0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N28
cycloneii_lcell_comb \u11|u0|Mux0~9 (
// Equation(s):
// \u11|u0|Mux0~9_combout  = (\u11|u0|mST [3] & ((\u11|u0|Mux0~6_combout  & (\u11|u0|Mux0~8_combout )) # (!\u11|u0|Mux0~6_combout  & ((\u11|u0|Mux0~1_combout ))))) # (!\u11|u0|mST [3] & (((\u11|u0|Mux0~6_combout ))))

	.dataa(\u11|u0|mST [3]),
	.datab(\u11|u0|Mux0~8_combout ),
	.datac(\u11|u0|Mux0~1_combout ),
	.datad(\u11|u0|Mux0~6_combout ),
	.cin(gnd),
	.combout(\u11|u0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|Mux0~9 .lut_mask = 16'hDDA0;
defparam \u11|u0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N12
cycloneii_lcell_comb \u11|u0|mST[2]~5 (
// Equation(s):
// \u11|u0|mST[2]~5_combout  = (!\u11|u0|mST [4]) # (!\u11|m3wire_str~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u11|m3wire_str~regout ),
	.datad(\u11|u0|mST [4]),
	.cin(gnd),
	.combout(\u11|u0|mST[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|mST[2]~5 .lut_mask = 16'h0FFF;
defparam \u11|u0|mST[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y33_N29
cycloneii_lcell_ff \u11|u0|mSDATA (
	.clk(!\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(\u11|u0|Mux0~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|u0|mST[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mSDATA~regout ));

// Location: LCFF_X94_Y33_N23
cycloneii_lcell_ff \u11|u0|mSDATA~en (
	.clk(!\u11|u0|mI2S_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u11|m3wire_str~regout ),
	.aclr(!\u1|oRST_0~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u11|u0|mST[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u11|u0|mSDATA~en_regout ));

// Location: LCCOMB_X94_Y33_N22
cycloneii_lcell_comb \u11|u0|mSDATA~1 (
// Equation(s):
// \u11|u0|mSDATA~1_combout  = (\u11|u0|mSDATA~en_regout  & ((\u11|u0|mST [4] & (!\u11|u0|Equal3~0_combout )) # (!\u11|u0|mST [4] & ((!\u11|u0|Equal2~0_combout )))))

	.dataa(\u11|u0|Equal3~0_combout ),
	.datab(\u11|u0|Equal2~0_combout ),
	.datac(\u11|u0|mSDATA~en_regout ),
	.datad(\u11|u0|mST [4]),
	.cin(gnd),
	.combout(\u11|u0|mSDATA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u11|u0|mSDATA~1 .lut_mask = 16'h5030;
defparam \u11|u0|mSDATA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N6
cycloneii_lcell_comb \u10|read_blue[7]~7 (
// Equation(s):
// \u10|read_blue[7]~7_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [9]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_blue[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_blue[7]~7 .lut_mask = 16'h08F8;
defparam \u10|read_blue[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N7
cycloneii_lcell_ff \u10|oLCD_B[7] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_blue[7]~7_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_B [7]));

// Location: LCCOMB_X63_Y25_N22
cycloneii_lcell_comb \u10|read_green[1]~7 (
// Equation(s):
// \u10|read_green[1]~7_combout  = (\iSW~combout [0] & (((!\u10|y_cnt [3])))) # (!\iSW~combout [0] & (\u10|display_area~1_combout  & (\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13])))

	.dataa(\u10|display_area~1_combout ),
	.datab(\u8|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|q_a [13]),
	.datac(\iSW~combout [0]),
	.datad(\u10|y_cnt [3]),
	.cin(gnd),
	.combout(\u10|read_green[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u10|read_green[1]~7 .lut_mask = 16'h08F8;
defparam \u10|read_green[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N23
cycloneii_lcell_ff \u10|oLCD_G[1] (
	.clk(\u5|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u10|read_green[1]~7_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u10|oLCD_G [1]));

// Location: LCCOMB_X51_Y19_N0
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[0]~16 (
// Equation(s):
// \u9|mI2C_CLK_DIV[0]~16_combout  = \u9|mI2C_CLK_DIV [0] $ (VCC)
// \u9|mI2C_CLK_DIV[0]~17  = CARRY(\u9|mI2C_CLK_DIV [0])

	.dataa(vcc),
	.datab(\u9|mI2C_CLK_DIV [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u9|mI2C_CLK_DIV[0]~16_combout ),
	.cout(\u9|mI2C_CLK_DIV[0]~17 ));
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[0]~16 .lut_mask = 16'h33CC;
defparam \u9|mI2C_CLK_DIV[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N8
cycloneii_lcell_comb \u9|combo_cnt[0]~25 (
// Equation(s):
// \u9|combo_cnt[0]~25_combout  = \u9|combo_cnt [0] $ (VCC)
// \u9|combo_cnt[0]~26  = CARRY(\u9|combo_cnt [0])

	.dataa(vcc),
	.datab(\u9|combo_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u9|combo_cnt[0]~25_combout ),
	.cout(\u9|combo_cnt[0]~26 ));
// synopsys translate_off
defparam \u9|combo_cnt[0]~25 .lut_mask = 16'h33CC;
defparam \u9|combo_cnt[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iKEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iKEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iKEY[1]));
// synopsys translate_off
defparam \iKEY[1]~I .input_async_reset = "none";
defparam \iKEY[1]~I .input_power_up = "low";
defparam \iKEY[1]~I .input_register_mode = "none";
defparam \iKEY[1]~I .input_sync_reset = "none";
defparam \iKEY[1]~I .oe_async_reset = "none";
defparam \iKEY[1]~I .oe_power_up = "low";
defparam \iKEY[1]~I .oe_register_mode = "none";
defparam \iKEY[1]~I .oe_sync_reset = "none";
defparam \iKEY[1]~I .operation_mode = "input";
defparam \iKEY[1]~I .output_async_reset = "none";
defparam \iKEY[1]~I .output_power_up = "low";
defparam \iKEY[1]~I .output_register_mode = "none";
defparam \iKEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N28
cycloneii_lcell_comb \u9|iexposure_adj_delay[0]~feeder (
// Equation(s):
// \u9|iexposure_adj_delay[0]~feeder_combout  = \iKEY~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\iKEY~combout [1]),
	.cin(gnd),
	.combout(\u9|iexposure_adj_delay[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u9|iexposure_adj_delay[0]~feeder .lut_mask = 16'hFF00;
defparam \u9|iexposure_adj_delay[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y21_N29
cycloneii_lcell_ff \u9|iexposure_adj_delay[0] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|iexposure_adj_delay[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|iexposure_adj_delay [0]));

// Location: LCCOMB_X54_Y21_N22
cycloneii_lcell_comb \u9|iexposure_adj_delay[1]~feeder (
// Equation(s):
// \u9|iexposure_adj_delay[1]~feeder_combout  = \u9|iexposure_adj_delay [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|iexposure_adj_delay [0]),
	.cin(gnd),
	.combout(\u9|iexposure_adj_delay[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u9|iexposure_adj_delay[1]~feeder .lut_mask = 16'hFF00;
defparam \u9|iexposure_adj_delay[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y21_N23
cycloneii_lcell_ff \u9|iexposure_adj_delay[1] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|iexposure_adj_delay[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|iexposure_adj_delay [1]));

// Location: LCCOMB_X54_Y21_N2
cycloneii_lcell_comb \u9|iexposure_adj_delay[2]~feeder (
// Equation(s):
// \u9|iexposure_adj_delay[2]~feeder_combout  = \u9|iexposure_adj_delay [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|iexposure_adj_delay [1]),
	.cin(gnd),
	.combout(\u9|iexposure_adj_delay[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u9|iexposure_adj_delay[2]~feeder .lut_mask = 16'hFF00;
defparam \u9|iexposure_adj_delay[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y21_N3
cycloneii_lcell_ff \u9|iexposure_adj_delay[2] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|iexposure_adj_delay[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|iexposure_adj_delay [2]));

// Location: LCCOMB_X54_Y21_N0
cycloneii_lcell_comb \u9|iexposure_adj_delay[3]~feeder (
// Equation(s):
// \u9|iexposure_adj_delay[3]~feeder_combout  = \u9|iexposure_adj_delay [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u9|iexposure_adj_delay [2]),
	.cin(gnd),
	.combout(\u9|iexposure_adj_delay[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u9|iexposure_adj_delay[3]~feeder .lut_mask = 16'hFF00;
defparam \u9|iexposure_adj_delay[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y21_N1
cycloneii_lcell_ff \u9|iexposure_adj_delay[3] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|iexposure_adj_delay[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|iexposure_adj_delay [3]));

// Location: LCFF_X53_Y22_N9
cycloneii_lcell_ff \u9|combo_cnt[0] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[0]~25_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [0]));

// Location: LCCOMB_X53_Y22_N14
cycloneii_lcell_comb \u9|combo_cnt[3]~31 (
// Equation(s):
// \u9|combo_cnt[3]~31_combout  = (\u9|combo_cnt [3] & (!\u9|combo_cnt[2]~30 )) # (!\u9|combo_cnt [3] & ((\u9|combo_cnt[2]~30 ) # (GND)))
// \u9|combo_cnt[3]~32  = CARRY((!\u9|combo_cnt[2]~30 ) # (!\u9|combo_cnt [3]))

	.dataa(vcc),
	.datab(\u9|combo_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[2]~30 ),
	.combout(\u9|combo_cnt[3]~31_combout ),
	.cout(\u9|combo_cnt[3]~32 ));
// synopsys translate_off
defparam \u9|combo_cnt[3]~31 .lut_mask = 16'h3C3F;
defparam \u9|combo_cnt[3]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y22_N15
cycloneii_lcell_ff \u9|combo_cnt[3] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[3]~31_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [3]));

// Location: LCCOMB_X53_Y22_N18
cycloneii_lcell_comb \u9|combo_cnt[5]~35 (
// Equation(s):
// \u9|combo_cnt[5]~35_combout  = (\u9|combo_cnt [5] & (!\u9|combo_cnt[4]~34 )) # (!\u9|combo_cnt [5] & ((\u9|combo_cnt[4]~34 ) # (GND)))
// \u9|combo_cnt[5]~36  = CARRY((!\u9|combo_cnt[4]~34 ) # (!\u9|combo_cnt [5]))

	.dataa(vcc),
	.datab(\u9|combo_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[4]~34 ),
	.combout(\u9|combo_cnt[5]~35_combout ),
	.cout(\u9|combo_cnt[5]~36 ));
// synopsys translate_off
defparam \u9|combo_cnt[5]~35 .lut_mask = 16'h3C3F;
defparam \u9|combo_cnt[5]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y22_N19
cycloneii_lcell_ff \u9|combo_cnt[5] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[5]~35_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [5]));

// Location: LCCOMB_X53_Y22_N22
cycloneii_lcell_comb \u9|combo_cnt[7]~39 (
// Equation(s):
// \u9|combo_cnt[7]~39_combout  = (\u9|combo_cnt [7] & (!\u9|combo_cnt[6]~38 )) # (!\u9|combo_cnt [7] & ((\u9|combo_cnt[6]~38 ) # (GND)))
// \u9|combo_cnt[7]~40  = CARRY((!\u9|combo_cnt[6]~38 ) # (!\u9|combo_cnt [7]))

	.dataa(vcc),
	.datab(\u9|combo_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[6]~38 ),
	.combout(\u9|combo_cnt[7]~39_combout ),
	.cout(\u9|combo_cnt[7]~40 ));
// synopsys translate_off
defparam \u9|combo_cnt[7]~39 .lut_mask = 16'h3C3F;
defparam \u9|combo_cnt[7]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y22_N23
cycloneii_lcell_ff \u9|combo_cnt[7] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[7]~39_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [7]));

// Location: LCCOMB_X53_Y22_N26
cycloneii_lcell_comb \u9|combo_cnt[9]~43 (
// Equation(s):
// \u9|combo_cnt[9]~43_combout  = (\u9|combo_cnt [9] & (!\u9|combo_cnt[8]~42 )) # (!\u9|combo_cnt [9] & ((\u9|combo_cnt[8]~42 ) # (GND)))
// \u9|combo_cnt[9]~44  = CARRY((!\u9|combo_cnt[8]~42 ) # (!\u9|combo_cnt [9]))

	.dataa(vcc),
	.datab(\u9|combo_cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[8]~42 ),
	.combout(\u9|combo_cnt[9]~43_combout ),
	.cout(\u9|combo_cnt[9]~44 ));
// synopsys translate_off
defparam \u9|combo_cnt[9]~43 .lut_mask = 16'h3C3F;
defparam \u9|combo_cnt[9]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y22_N27
cycloneii_lcell_ff \u9|combo_cnt[9] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[9]~43_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [9]));

// Location: LCCOMB_X53_Y22_N28
cycloneii_lcell_comb \u9|combo_cnt[10]~45 (
// Equation(s):
// \u9|combo_cnt[10]~45_combout  = (\u9|combo_cnt [10] & (\u9|combo_cnt[9]~44  $ (GND))) # (!\u9|combo_cnt [10] & (!\u9|combo_cnt[9]~44  & VCC))
// \u9|combo_cnt[10]~46  = CARRY((\u9|combo_cnt [10] & !\u9|combo_cnt[9]~44 ))

	.dataa(vcc),
	.datab(\u9|combo_cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[9]~44 ),
	.combout(\u9|combo_cnt[10]~45_combout ),
	.cout(\u9|combo_cnt[10]~46 ));
// synopsys translate_off
defparam \u9|combo_cnt[10]~45 .lut_mask = 16'hC30C;
defparam \u9|combo_cnt[10]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y22_N29
cycloneii_lcell_ff \u9|combo_cnt[10] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[10]~45_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [10]));

// Location: LCCOMB_X53_Y22_N30
cycloneii_lcell_comb \u9|combo_cnt[11]~47 (
// Equation(s):
// \u9|combo_cnt[11]~47_combout  = (\u9|combo_cnt [11] & (!\u9|combo_cnt[10]~46 )) # (!\u9|combo_cnt [11] & ((\u9|combo_cnt[10]~46 ) # (GND)))
// \u9|combo_cnt[11]~48  = CARRY((!\u9|combo_cnt[10]~46 ) # (!\u9|combo_cnt [11]))

	.dataa(vcc),
	.datab(\u9|combo_cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[10]~46 ),
	.combout(\u9|combo_cnt[11]~47_combout ),
	.cout(\u9|combo_cnt[11]~48 ));
// synopsys translate_off
defparam \u9|combo_cnt[11]~47 .lut_mask = 16'h3C3F;
defparam \u9|combo_cnt[11]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y22_N31
cycloneii_lcell_ff \u9|combo_cnt[11] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[11]~47_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [11]));

// Location: LCCOMB_X53_Y21_N0
cycloneii_lcell_comb \u9|combo_cnt[12]~49 (
// Equation(s):
// \u9|combo_cnt[12]~49_combout  = (\u9|combo_cnt [12] & (\u9|combo_cnt[11]~48  $ (GND))) # (!\u9|combo_cnt [12] & (!\u9|combo_cnt[11]~48  & VCC))
// \u9|combo_cnt[12]~50  = CARRY((\u9|combo_cnt [12] & !\u9|combo_cnt[11]~48 ))

	.dataa(vcc),
	.datab(\u9|combo_cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[11]~48 ),
	.combout(\u9|combo_cnt[12]~49_combout ),
	.cout(\u9|combo_cnt[12]~50 ));
// synopsys translate_off
defparam \u9|combo_cnt[12]~49 .lut_mask = 16'hC30C;
defparam \u9|combo_cnt[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y21_N1
cycloneii_lcell_ff \u9|combo_cnt[12] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[12]~49_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [12]));

// Location: LCCOMB_X53_Y21_N2
cycloneii_lcell_comb \u9|combo_cnt[13]~51 (
// Equation(s):
// \u9|combo_cnt[13]~51_combout  = (\u9|combo_cnt [13] & (!\u9|combo_cnt[12]~50 )) # (!\u9|combo_cnt [13] & ((\u9|combo_cnt[12]~50 ) # (GND)))
// \u9|combo_cnt[13]~52  = CARRY((!\u9|combo_cnt[12]~50 ) # (!\u9|combo_cnt [13]))

	.dataa(vcc),
	.datab(\u9|combo_cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[12]~50 ),
	.combout(\u9|combo_cnt[13]~51_combout ),
	.cout(\u9|combo_cnt[13]~52 ));
// synopsys translate_off
defparam \u9|combo_cnt[13]~51 .lut_mask = 16'h3C3F;
defparam \u9|combo_cnt[13]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y21_N3
cycloneii_lcell_ff \u9|combo_cnt[13] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[13]~51_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [13]));

// Location: LCCOMB_X53_Y21_N4
cycloneii_lcell_comb \u9|combo_cnt[14]~53 (
// Equation(s):
// \u9|combo_cnt[14]~53_combout  = (\u9|combo_cnt [14] & (\u9|combo_cnt[13]~52  $ (GND))) # (!\u9|combo_cnt [14] & (!\u9|combo_cnt[13]~52  & VCC))
// \u9|combo_cnt[14]~54  = CARRY((\u9|combo_cnt [14] & !\u9|combo_cnt[13]~52 ))

	.dataa(vcc),
	.datab(\u9|combo_cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[13]~52 ),
	.combout(\u9|combo_cnt[14]~53_combout ),
	.cout(\u9|combo_cnt[14]~54 ));
// synopsys translate_off
defparam \u9|combo_cnt[14]~53 .lut_mask = 16'hC30C;
defparam \u9|combo_cnt[14]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y21_N5
cycloneii_lcell_ff \u9|combo_cnt[14] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[14]~53_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [14]));

// Location: LCCOMB_X53_Y21_N8
cycloneii_lcell_comb \u9|combo_cnt[16]~57 (
// Equation(s):
// \u9|combo_cnt[16]~57_combout  = (\u9|combo_cnt [16] & (\u9|combo_cnt[15]~56  $ (GND))) # (!\u9|combo_cnt [16] & (!\u9|combo_cnt[15]~56  & VCC))
// \u9|combo_cnt[16]~58  = CARRY((\u9|combo_cnt [16] & !\u9|combo_cnt[15]~56 ))

	.dataa(vcc),
	.datab(\u9|combo_cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[15]~56 ),
	.combout(\u9|combo_cnt[16]~57_combout ),
	.cout(\u9|combo_cnt[16]~58 ));
// synopsys translate_off
defparam \u9|combo_cnt[16]~57 .lut_mask = 16'hC30C;
defparam \u9|combo_cnt[16]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y21_N9
cycloneii_lcell_ff \u9|combo_cnt[16] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[16]~57_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [16]));

// Location: LCCOMB_X53_Y21_N10
cycloneii_lcell_comb \u9|combo_cnt[17]~59 (
// Equation(s):
// \u9|combo_cnt[17]~59_combout  = (\u9|combo_cnt [17] & (!\u9|combo_cnt[16]~58 )) # (!\u9|combo_cnt [17] & ((\u9|combo_cnt[16]~58 ) # (GND)))
// \u9|combo_cnt[17]~60  = CARRY((!\u9|combo_cnt[16]~58 ) # (!\u9|combo_cnt [17]))

	.dataa(\u9|combo_cnt [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[16]~58 ),
	.combout(\u9|combo_cnt[17]~59_combout ),
	.cout(\u9|combo_cnt[17]~60 ));
// synopsys translate_off
defparam \u9|combo_cnt[17]~59 .lut_mask = 16'h5A5F;
defparam \u9|combo_cnt[17]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N14
cycloneii_lcell_comb \u9|combo_cnt[19]~63 (
// Equation(s):
// \u9|combo_cnt[19]~63_combout  = (\u9|combo_cnt [19] & (!\u9|combo_cnt[18]~62 )) # (!\u9|combo_cnt [19] & ((\u9|combo_cnt[18]~62 ) # (GND)))
// \u9|combo_cnt[19]~64  = CARRY((!\u9|combo_cnt[18]~62 ) # (!\u9|combo_cnt [19]))

	.dataa(vcc),
	.datab(\u9|combo_cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[18]~62 ),
	.combout(\u9|combo_cnt[19]~63_combout ),
	.cout(\u9|combo_cnt[19]~64 ));
// synopsys translate_off
defparam \u9|combo_cnt[19]~63 .lut_mask = 16'h3C3F;
defparam \u9|combo_cnt[19]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y21_N15
cycloneii_lcell_ff \u9|combo_cnt[19] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[19]~63_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [19]));

// Location: LCFF_X53_Y21_N11
cycloneii_lcell_ff \u9|combo_cnt[17] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[17]~59_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [17]));

// Location: LCCOMB_X53_Y21_N28
cycloneii_lcell_comb \u9|Equal4~5 (
// Equation(s):
// \u9|Equal4~5_combout  = (\u9|combo_cnt [18] & (\u9|combo_cnt [19] & (\u9|combo_cnt [16] & \u9|combo_cnt [17])))

	.dataa(\u9|combo_cnt [18]),
	.datab(\u9|combo_cnt [19]),
	.datac(\u9|combo_cnt [16]),
	.datad(\u9|combo_cnt [17]),
	.cin(gnd),
	.combout(\u9|Equal4~5_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Equal4~5 .lut_mask = 16'h8000;
defparam \u9|Equal4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N16
cycloneii_lcell_comb \u9|combo_cnt[20]~65 (
// Equation(s):
// \u9|combo_cnt[20]~65_combout  = (\u9|combo_cnt [20] & (\u9|combo_cnt[19]~64  $ (GND))) # (!\u9|combo_cnt [20] & (!\u9|combo_cnt[19]~64  & VCC))
// \u9|combo_cnt[20]~66  = CARRY((\u9|combo_cnt [20] & !\u9|combo_cnt[19]~64 ))

	.dataa(\u9|combo_cnt [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[19]~64 ),
	.combout(\u9|combo_cnt[20]~65_combout ),
	.cout(\u9|combo_cnt[20]~66 ));
// synopsys translate_off
defparam \u9|combo_cnt[20]~65 .lut_mask = 16'hA50A;
defparam \u9|combo_cnt[20]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N18
cycloneii_lcell_comb \u9|combo_cnt[21]~67 (
// Equation(s):
// \u9|combo_cnt[21]~67_combout  = (\u9|combo_cnt [21] & (!\u9|combo_cnt[20]~66 )) # (!\u9|combo_cnt [21] & ((\u9|combo_cnt[20]~66 ) # (GND)))
// \u9|combo_cnt[21]~68  = CARRY((!\u9|combo_cnt[20]~66 ) # (!\u9|combo_cnt [21]))

	.dataa(vcc),
	.datab(\u9|combo_cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[20]~66 ),
	.combout(\u9|combo_cnt[21]~67_combout ),
	.cout(\u9|combo_cnt[21]~68 ));
// synopsys translate_off
defparam \u9|combo_cnt[21]~67 .lut_mask = 16'h3C3F;
defparam \u9|combo_cnt[21]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y21_N19
cycloneii_lcell_ff \u9|combo_cnt[21] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[21]~67_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [21]));

// Location: LCCOMB_X53_Y21_N22
cycloneii_lcell_comb \u9|combo_cnt[23]~71 (
// Equation(s):
// \u9|combo_cnt[23]~71_combout  = (\u9|combo_cnt [23] & (!\u9|combo_cnt[22]~70 )) # (!\u9|combo_cnt [23] & ((\u9|combo_cnt[22]~70 ) # (GND)))
// \u9|combo_cnt[23]~72  = CARRY((!\u9|combo_cnt[22]~70 ) # (!\u9|combo_cnt [23]))

	.dataa(vcc),
	.datab(\u9|combo_cnt [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[22]~70 ),
	.combout(\u9|combo_cnt[23]~71_combout ),
	.cout(\u9|combo_cnt[23]~72 ));
// synopsys translate_off
defparam \u9|combo_cnt[23]~71 .lut_mask = 16'h3C3F;
defparam \u9|combo_cnt[23]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y21_N23
cycloneii_lcell_ff \u9|combo_cnt[23] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[23]~71_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [23]));

// Location: LCFF_X53_Y21_N17
cycloneii_lcell_ff \u9|combo_cnt[20] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[20]~65_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [20]));

// Location: LCCOMB_X53_Y21_N30
cycloneii_lcell_comb \u9|Equal4~6 (
// Equation(s):
// \u9|Equal4~6_combout  = (!\u9|combo_cnt [22] & (!\u9|combo_cnt [23] & (\u9|combo_cnt [20] & !\u9|combo_cnt [21])))

	.dataa(\u9|combo_cnt [22]),
	.datab(\u9|combo_cnt [23]),
	.datac(\u9|combo_cnt [20]),
	.datad(\u9|combo_cnt [21]),
	.cin(gnd),
	.combout(\u9|Equal4~6_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Equal4~6 .lut_mask = 16'h0010;
defparam \u9|Equal4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y21_N24
cycloneii_lcell_comb \u9|combo_cnt[24]~73 (
// Equation(s):
// \u9|combo_cnt[24]~73_combout  = \u9|combo_cnt [24] $ (!\u9|combo_cnt[23]~72 )

	.dataa(\u9|combo_cnt [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|combo_cnt[23]~72 ),
	.combout(\u9|combo_cnt[24]~73_combout ),
	.cout());
// synopsys translate_off
defparam \u9|combo_cnt[24]~73 .lut_mask = 16'hA5A5;
defparam \u9|combo_cnt[24]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y21_N25
cycloneii_lcell_ff \u9|combo_cnt[24] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|combo_cnt[24]~73_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(\u9|iexposure_adj_delay [3]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|combo_cnt [24]));

// Location: LCCOMB_X54_Y21_N26
cycloneii_lcell_comb \u9|Equal4~7 (
// Equation(s):
// \u9|Equal4~7_combout  = (\u9|Equal4~5_combout  & (\u9|Equal4~6_combout  & !\u9|combo_cnt [24]))

	.dataa(vcc),
	.datab(\u9|Equal4~5_combout ),
	.datac(\u9|Equal4~6_combout ),
	.datad(\u9|combo_cnt [24]),
	.cin(gnd),
	.combout(\u9|Equal4~7_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Equal4~7 .lut_mask = 16'h00C0;
defparam \u9|Equal4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N12
cycloneii_lcell_comb \u9|i2c_reset~0 (
// Equation(s):
// \u9|i2c_reset~0_combout  = ((!\u9|iexposure_adj_delay [2] & \u9|iexposure_adj_delay [3])) # (!\u1|oRST_1~regout )

	.dataa(vcc),
	.datab(\u9|iexposure_adj_delay [2]),
	.datac(\u1|oRST_1~regout ),
	.datad(\u9|iexposure_adj_delay [3]),
	.cin(gnd),
	.combout(\u9|i2c_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|i2c_reset~0 .lut_mask = 16'h3F0F;
defparam \u9|i2c_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N16
cycloneii_lcell_comb \u9|i2c_reset (
// Equation(s):
// \u9|i2c_reset~combout  = (\u9|i2c_reset~0_combout ) # ((\u9|Equal4~4_combout  & \u9|Equal4~7_combout ))

	.dataa(\u9|Equal4~4_combout ),
	.datab(\u9|Equal4~7_combout ),
	.datac(vcc),
	.datad(\u9|i2c_reset~0_combout ),
	.cin(gnd),
	.combout(\u9|i2c_reset~combout ),
	.cout());
// synopsys translate_off
defparam \u9|i2c_reset .lut_mask = 16'hFF88;
defparam \u9|i2c_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N16
cycloneii_lcell_comb \u9|LessThan2~4 (
// Equation(s):
// \u9|LessThan2~4_combout  = ((!\u9|LessThan2~2_combout  & \u9|mI2C_CLK_DIV [11])) # (!\u9|LessThan2~3_combout )

	.dataa(\u9|LessThan2~2_combout ),
	.datab(\u9|LessThan2~3_combout ),
	.datac(\u9|mI2C_CLK_DIV [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u9|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u9|LessThan2~4 .lut_mask = 16'h7373;
defparam \u9|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y19_N1
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[0] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[0]~16_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [0]));

// Location: LCCOMB_X51_Y19_N2
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[1]~18 (
// Equation(s):
// \u9|mI2C_CLK_DIV[1]~18_combout  = (\u9|mI2C_CLK_DIV [1] & (!\u9|mI2C_CLK_DIV[0]~17 )) # (!\u9|mI2C_CLK_DIV [1] & ((\u9|mI2C_CLK_DIV[0]~17 ) # (GND)))
// \u9|mI2C_CLK_DIV[1]~19  = CARRY((!\u9|mI2C_CLK_DIV[0]~17 ) # (!\u9|mI2C_CLK_DIV [1]))

	.dataa(vcc),
	.datab(\u9|mI2C_CLK_DIV [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|mI2C_CLK_DIV[0]~17 ),
	.combout(\u9|mI2C_CLK_DIV[1]~18_combout ),
	.cout(\u9|mI2C_CLK_DIV[1]~19 ));
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[1]~18 .lut_mask = 16'h3C3F;
defparam \u9|mI2C_CLK_DIV[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y19_N3
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[1] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[1]~18_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [1]));

// Location: LCCOMB_X51_Y19_N4
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[2]~20 (
// Equation(s):
// \u9|mI2C_CLK_DIV[2]~20_combout  = (\u9|mI2C_CLK_DIV [2] & (\u9|mI2C_CLK_DIV[1]~19  $ (GND))) # (!\u9|mI2C_CLK_DIV [2] & (!\u9|mI2C_CLK_DIV[1]~19  & VCC))
// \u9|mI2C_CLK_DIV[2]~21  = CARRY((\u9|mI2C_CLK_DIV [2] & !\u9|mI2C_CLK_DIV[1]~19 ))

	.dataa(vcc),
	.datab(\u9|mI2C_CLK_DIV [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|mI2C_CLK_DIV[1]~19 ),
	.combout(\u9|mI2C_CLK_DIV[2]~20_combout ),
	.cout(\u9|mI2C_CLK_DIV[2]~21 ));
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[2]~20 .lut_mask = 16'hC30C;
defparam \u9|mI2C_CLK_DIV[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y19_N5
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[2] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[2]~20_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [2]));

// Location: LCCOMB_X51_Y19_N8
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[4]~24 (
// Equation(s):
// \u9|mI2C_CLK_DIV[4]~24_combout  = (\u9|mI2C_CLK_DIV [4] & (\u9|mI2C_CLK_DIV[3]~23  $ (GND))) # (!\u9|mI2C_CLK_DIV [4] & (!\u9|mI2C_CLK_DIV[3]~23  & VCC))
// \u9|mI2C_CLK_DIV[4]~25  = CARRY((\u9|mI2C_CLK_DIV [4] & !\u9|mI2C_CLK_DIV[3]~23 ))

	.dataa(vcc),
	.datab(\u9|mI2C_CLK_DIV [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|mI2C_CLK_DIV[3]~23 ),
	.combout(\u9|mI2C_CLK_DIV[4]~24_combout ),
	.cout(\u9|mI2C_CLK_DIV[4]~25 ));
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[4]~24 .lut_mask = 16'hC30C;
defparam \u9|mI2C_CLK_DIV[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y19_N9
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[4] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[4]~24_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [4]));

// Location: LCCOMB_X51_Y19_N14
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[7]~30 (
// Equation(s):
// \u9|mI2C_CLK_DIV[7]~30_combout  = (\u9|mI2C_CLK_DIV [7] & (!\u9|mI2C_CLK_DIV[6]~29 )) # (!\u9|mI2C_CLK_DIV [7] & ((\u9|mI2C_CLK_DIV[6]~29 ) # (GND)))
// \u9|mI2C_CLK_DIV[7]~31  = CARRY((!\u9|mI2C_CLK_DIV[6]~29 ) # (!\u9|mI2C_CLK_DIV [7]))

	.dataa(vcc),
	.datab(\u9|mI2C_CLK_DIV [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|mI2C_CLK_DIV[6]~29 ),
	.combout(\u9|mI2C_CLK_DIV[7]~30_combout ),
	.cout(\u9|mI2C_CLK_DIV[7]~31 ));
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[7]~30 .lut_mask = 16'h3C3F;
defparam \u9|mI2C_CLK_DIV[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y19_N15
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[7] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[7]~30_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [7]));

// Location: LCCOMB_X51_Y19_N18
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[9]~34 (
// Equation(s):
// \u9|mI2C_CLK_DIV[9]~34_combout  = (\u9|mI2C_CLK_DIV [9] & (!\u9|mI2C_CLK_DIV[8]~33 )) # (!\u9|mI2C_CLK_DIV [9] & ((\u9|mI2C_CLK_DIV[8]~33 ) # (GND)))
// \u9|mI2C_CLK_DIV[9]~35  = CARRY((!\u9|mI2C_CLK_DIV[8]~33 ) # (!\u9|mI2C_CLK_DIV [9]))

	.dataa(vcc),
	.datab(\u9|mI2C_CLK_DIV [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|mI2C_CLK_DIV[8]~33 ),
	.combout(\u9|mI2C_CLK_DIV[9]~34_combout ),
	.cout(\u9|mI2C_CLK_DIV[9]~35 ));
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[9]~34 .lut_mask = 16'h3C3F;
defparam \u9|mI2C_CLK_DIV[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y19_N19
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[9] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[9]~34_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [9]));

// Location: LCCOMB_X51_Y19_N22
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[11]~38 (
// Equation(s):
// \u9|mI2C_CLK_DIV[11]~38_combout  = (\u9|mI2C_CLK_DIV [11] & (!\u9|mI2C_CLK_DIV[10]~37 )) # (!\u9|mI2C_CLK_DIV [11] & ((\u9|mI2C_CLK_DIV[10]~37 ) # (GND)))
// \u9|mI2C_CLK_DIV[11]~39  = CARRY((!\u9|mI2C_CLK_DIV[10]~37 ) # (!\u9|mI2C_CLK_DIV [11]))

	.dataa(vcc),
	.datab(\u9|mI2C_CLK_DIV [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|mI2C_CLK_DIV[10]~37 ),
	.combout(\u9|mI2C_CLK_DIV[11]~38_combout ),
	.cout(\u9|mI2C_CLK_DIV[11]~39 ));
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[11]~38 .lut_mask = 16'h3C3F;
defparam \u9|mI2C_CLK_DIV[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y19_N23
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[11] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[11]~38_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [11]));

// Location: LCCOMB_X51_Y19_N24
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[12]~40 (
// Equation(s):
// \u9|mI2C_CLK_DIV[12]~40_combout  = (\u9|mI2C_CLK_DIV [12] & (\u9|mI2C_CLK_DIV[11]~39  $ (GND))) # (!\u9|mI2C_CLK_DIV [12] & (!\u9|mI2C_CLK_DIV[11]~39  & VCC))
// \u9|mI2C_CLK_DIV[12]~41  = CARRY((\u9|mI2C_CLK_DIV [12] & !\u9|mI2C_CLK_DIV[11]~39 ))

	.dataa(\u9|mI2C_CLK_DIV [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|mI2C_CLK_DIV[11]~39 ),
	.combout(\u9|mI2C_CLK_DIV[12]~40_combout ),
	.cout(\u9|mI2C_CLK_DIV[12]~41 ));
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[12]~40 .lut_mask = 16'hA50A;
defparam \u9|mI2C_CLK_DIV[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N26
cycloneii_lcell_comb \u9|mI2C_CLK_DIV[13]~42 (
// Equation(s):
// \u9|mI2C_CLK_DIV[13]~42_combout  = (\u9|mI2C_CLK_DIV [13] & (!\u9|mI2C_CLK_DIV[12]~41 )) # (!\u9|mI2C_CLK_DIV [13] & ((\u9|mI2C_CLK_DIV[12]~41 ) # (GND)))
// \u9|mI2C_CLK_DIV[13]~43  = CARRY((!\u9|mI2C_CLK_DIV[12]~41 ) # (!\u9|mI2C_CLK_DIV [13]))

	.dataa(vcc),
	.datab(\u9|mI2C_CLK_DIV [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|mI2C_CLK_DIV[12]~41 ),
	.combout(\u9|mI2C_CLK_DIV[13]~42_combout ),
	.cout(\u9|mI2C_CLK_DIV[13]~43 ));
// synopsys translate_off
defparam \u9|mI2C_CLK_DIV[13]~42 .lut_mask = 16'h3C3F;
defparam \u9|mI2C_CLK_DIV[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y19_N27
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[13] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[13]~42_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [13]));

// Location: LCFF_X51_Y19_N29
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[14] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[14]~44_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [14]));

// Location: LCFF_X51_Y19_N25
cycloneii_lcell_ff \u9|mI2C_CLK_DIV[12] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|mI2C_CLK_DIV[12]~40_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(\u9|LessThan2~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CLK_DIV [12]));

// Location: LCCOMB_X50_Y19_N22
cycloneii_lcell_comb \u9|LessThan2~3 (
// Equation(s):
// \u9|LessThan2~3_combout  = (!\u9|mI2C_CLK_DIV [15] & (!\u9|mI2C_CLK_DIV [14] & (!\u9|mI2C_CLK_DIV [13] & !\u9|mI2C_CLK_DIV [12])))

	.dataa(\u9|mI2C_CLK_DIV [15]),
	.datab(\u9|mI2C_CLK_DIV [14]),
	.datac(\u9|mI2C_CLK_DIV [13]),
	.datad(\u9|mI2C_CLK_DIV [12]),
	.cin(gnd),
	.combout(\u9|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u9|LessThan2~3 .lut_mask = 16'h0001;
defparam \u9|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N10
cycloneii_lcell_comb \u9|mI2C_CTRL_CLK~0 (
// Equation(s):
// \u9|mI2C_CTRL_CLK~0_combout  = \u9|mI2C_CTRL_CLK~regout  $ ((((!\u9|LessThan2~2_combout  & \u9|mI2C_CLK_DIV [11])) # (!\u9|LessThan2~3_combout )))

	.dataa(\u9|LessThan2~2_combout ),
	.datab(\u9|LessThan2~3_combout ),
	.datac(\u9|mI2C_CTRL_CLK~regout ),
	.datad(\u9|mI2C_CLK_DIV [11]),
	.cin(gnd),
	.combout(\u9|mI2C_CTRL_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|mI2C_CTRL_CLK~0 .lut_mask = 16'h87C3;
defparam \u9|mI2C_CTRL_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y4_N11
cycloneii_lcell_ff \u9|mI2C_CTRL_CLK (
	.clk(\iCLK_50~combout ),
	.datain(\u9|mI2C_CTRL_CLK~0_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_CTRL_CLK~regout ));

// Location: CLKCTRL_G12
cycloneii_clkctrl \u9|mI2C_CTRL_CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u9|mI2C_CTRL_CLK~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \u9|mI2C_CTRL_CLK~clkctrl .clock_type = "global clock";
defparam \u9|mI2C_CTRL_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N2
cycloneii_lcell_comb \u9|u0|Add0~0 (
// Equation(s):
// \u9|u0|Add0~0_combout  = \u9|u0|SD_COUNTER [0] $ (GND)
// \u9|u0|Add0~1  = CARRY(!\u9|u0|SD_COUNTER [0])

	.dataa(vcc),
	.datab(\u9|u0|SD_COUNTER [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u9|u0|Add0~0_combout ),
	.cout(\u9|u0|Add0~1 ));
// synopsys translate_off
defparam \u9|u0|Add0~0 .lut_mask = 16'hCC33;
defparam \u9|u0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N16
cycloneii_lcell_comb \u9|u0|SD_COUNTER~6 (
// Equation(s):
// \u9|u0|SD_COUNTER~6_combout  = (!\u9|u0|Add0~0_combout ) # (!\u9|mI2C_GO~regout )

	.dataa(vcc),
	.datab(\u9|mI2C_GO~regout ),
	.datac(vcc),
	.datad(\u9|u0|Add0~0_combout ),
	.cin(gnd),
	.combout(\u9|u0|SD_COUNTER~6_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD_COUNTER~6 .lut_mask = 16'h33FF;
defparam \u9|u0|SD_COUNTER~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N22
cycloneii_lcell_comb \u9|u0|SD_COUNTER[5]~1 (
// Equation(s):
// \u9|u0|SD_COUNTER[5]~1_combout  = ((\u9|u0|LessThan2~1_combout  & !\u9|u0|SD_COUNTER [6])) # (!\u9|mI2C_GO~regout )

	.dataa(vcc),
	.datab(\u9|mI2C_GO~regout ),
	.datac(\u9|u0|LessThan2~1_combout ),
	.datad(\u9|u0|SD_COUNTER [6]),
	.cin(gnd),
	.combout(\u9|u0|SD_COUNTER[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD_COUNTER[5]~1 .lut_mask = 16'h33F3;
defparam \u9|u0|SD_COUNTER[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y19_N17
cycloneii_lcell_ff \u9|u0|SD_COUNTER[0] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD_COUNTER~6_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|u0|SD_COUNTER[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD_COUNTER [0]));

// Location: LCCOMB_X58_Y19_N4
cycloneii_lcell_comb \u9|u0|Add0~2 (
// Equation(s):
// \u9|u0|Add0~2_combout  = (\u9|u0|SD_COUNTER [1] & ((\u9|u0|Add0~1 ) # (GND))) # (!\u9|u0|SD_COUNTER [1] & (!\u9|u0|Add0~1 ))
// \u9|u0|Add0~3  = CARRY((\u9|u0|SD_COUNTER [1]) # (!\u9|u0|Add0~1 ))

	.dataa(\u9|u0|SD_COUNTER [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|u0|Add0~1 ),
	.combout(\u9|u0|Add0~2_combout ),
	.cout(\u9|u0|Add0~3 ));
// synopsys translate_off
defparam \u9|u0|Add0~2 .lut_mask = 16'hA5AF;
defparam \u9|u0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N6
cycloneii_lcell_comb \u9|u0|Add0~4 (
// Equation(s):
// \u9|u0|Add0~4_combout  = (\u9|u0|SD_COUNTER [2] & (!\u9|u0|Add0~3  & VCC)) # (!\u9|u0|SD_COUNTER [2] & (\u9|u0|Add0~3  $ (GND)))
// \u9|u0|Add0~5  = CARRY((!\u9|u0|SD_COUNTER [2] & !\u9|u0|Add0~3 ))

	.dataa(vcc),
	.datab(\u9|u0|SD_COUNTER [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|u0|Add0~3 ),
	.combout(\u9|u0|Add0~4_combout ),
	.cout(\u9|u0|Add0~5 ));
// synopsys translate_off
defparam \u9|u0|Add0~4 .lut_mask = 16'h3C03;
defparam \u9|u0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N0
cycloneii_lcell_comb \u9|u0|SD_COUNTER~4 (
// Equation(s):
// \u9|u0|SD_COUNTER~4_combout  = (!\u9|u0|Add0~4_combout ) # (!\u9|mI2C_GO~regout )

	.dataa(vcc),
	.datab(\u9|mI2C_GO~regout ),
	.datac(vcc),
	.datad(\u9|u0|Add0~4_combout ),
	.cin(gnd),
	.combout(\u9|u0|SD_COUNTER~4_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD_COUNTER~4 .lut_mask = 16'h33FF;
defparam \u9|u0|SD_COUNTER~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y19_N1
cycloneii_lcell_ff \u9|u0|SD_COUNTER[2] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD_COUNTER~4_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|u0|SD_COUNTER[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD_COUNTER [2]));

// Location: LCCOMB_X58_Y19_N8
cycloneii_lcell_comb \u9|u0|Add0~6 (
// Equation(s):
// \u9|u0|Add0~6_combout  = (\u9|u0|SD_COUNTER [3] & ((\u9|u0|Add0~5 ) # (GND))) # (!\u9|u0|SD_COUNTER [3] & (!\u9|u0|Add0~5 ))
// \u9|u0|Add0~7  = CARRY((\u9|u0|SD_COUNTER [3]) # (!\u9|u0|Add0~5 ))

	.dataa(vcc),
	.datab(\u9|u0|SD_COUNTER [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|u0|Add0~5 ),
	.combout(\u9|u0|Add0~6_combout ),
	.cout(\u9|u0|Add0~7 ));
// synopsys translate_off
defparam \u9|u0|Add0~6 .lut_mask = 16'hC3CF;
defparam \u9|u0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N30
cycloneii_lcell_comb \u9|u0|SD_COUNTER~3 (
// Equation(s):
// \u9|u0|SD_COUNTER~3_combout  = (!\u9|mI2C_GO~regout ) # (!\u9|u0|Add0~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u9|u0|Add0~6_combout ),
	.datad(\u9|mI2C_GO~regout ),
	.cin(gnd),
	.combout(\u9|u0|SD_COUNTER~3_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD_COUNTER~3 .lut_mask = 16'h0FFF;
defparam \u9|u0|SD_COUNTER~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y19_N31
cycloneii_lcell_ff \u9|u0|SD_COUNTER[3] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD_COUNTER~3_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|u0|SD_COUNTER[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD_COUNTER [3]));

// Location: LCCOMB_X58_Y19_N28
cycloneii_lcell_comb \u9|u0|LessThan2~0 (
// Equation(s):
// \u9|u0|LessThan2~0_combout  = (\u9|u0|SD_COUNTER [3]) # ((\u9|u0|SD_COUNTER [1] & (\u9|u0|SD_COUNTER [2] & \u9|u0|SD_COUNTER [0])))

	.dataa(\u9|u0|SD_COUNTER [1]),
	.datab(\u9|u0|SD_COUNTER [3]),
	.datac(\u9|u0|SD_COUNTER [2]),
	.datad(\u9|u0|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\u9|u0|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|LessThan2~0 .lut_mask = 16'hECCC;
defparam \u9|u0|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N10
cycloneii_lcell_comb \u9|u0|Add0~8 (
// Equation(s):
// \u9|u0|Add0~8_combout  = (\u9|u0|SD_COUNTER [4] & (!\u9|u0|Add0~7  & VCC)) # (!\u9|u0|SD_COUNTER [4] & (\u9|u0|Add0~7  $ (GND)))
// \u9|u0|Add0~9  = CARRY((!\u9|u0|SD_COUNTER [4] & !\u9|u0|Add0~7 ))

	.dataa(\u9|u0|SD_COUNTER [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|u0|Add0~7 ),
	.combout(\u9|u0|Add0~8_combout ),
	.cout(\u9|u0|Add0~9 ));
// synopsys translate_off
defparam \u9|u0|Add0~8 .lut_mask = 16'h5A05;
defparam \u9|u0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N20
cycloneii_lcell_comb \u9|u0|SD_COUNTER~2 (
// Equation(s):
// \u9|u0|SD_COUNTER~2_combout  = (!\u9|u0|Add0~8_combout ) # (!\u9|mI2C_GO~regout )

	.dataa(vcc),
	.datab(\u9|mI2C_GO~regout ),
	.datac(vcc),
	.datad(\u9|u0|Add0~8_combout ),
	.cin(gnd),
	.combout(\u9|u0|SD_COUNTER~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD_COUNTER~2 .lut_mask = 16'h33FF;
defparam \u9|u0|SD_COUNTER~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y19_N21
cycloneii_lcell_ff \u9|u0|SD_COUNTER[4] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD_COUNTER~2_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|u0|SD_COUNTER[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD_COUNTER [4]));

// Location: LCCOMB_X57_Y19_N6
cycloneii_lcell_comb \u9|u0|LessThan2~1 (
// Equation(s):
// \u9|u0|LessThan2~1_combout  = (\u9|u0|SD_COUNTER [5]) # ((\u9|u0|LessThan2~0_combout  & \u9|u0|SD_COUNTER [4]))

	.dataa(vcc),
	.datab(\u9|u0|LessThan2~0_combout ),
	.datac(\u9|u0|SD_COUNTER [5]),
	.datad(\u9|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\u9|u0|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|LessThan2~1 .lut_mask = 16'hFCF0;
defparam \u9|u0|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y19_N26
cycloneii_lcell_comb \u9|u0|SD_COUNTER~5 (
// Equation(s):
// \u9|u0|SD_COUNTER~5_combout  = (\u9|mI2C_GO~regout  & ((\u9|u0|SD_COUNTER [6]) # ((\u9|u0|Add0~12_combout  & \u9|u0|LessThan2~1_combout ))))

	.dataa(\u9|u0|Add0~12_combout ),
	.datab(\u9|u0|LessThan2~1_combout ),
	.datac(\u9|u0|SD_COUNTER [6]),
	.datad(\u9|mI2C_GO~regout ),
	.cin(gnd),
	.combout(\u9|u0|SD_COUNTER~5_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD_COUNTER~5 .lut_mask = 16'hF800;
defparam \u9|u0|SD_COUNTER~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y19_N27
cycloneii_lcell_ff \u9|u0|SD_COUNTER[6] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD_COUNTER~5_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD_COUNTER [6]));

// Location: LCCOMB_X58_Y19_N18
cycloneii_lcell_comb \u9|u0|SD_COUNTER~7 (
// Equation(s):
// \u9|u0|SD_COUNTER~7_combout  = (!\u9|mI2C_GO~regout ) # (!\u9|u0|Add0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u9|u0|Add0~2_combout ),
	.datad(\u9|mI2C_GO~regout ),
	.cin(gnd),
	.combout(\u9|u0|SD_COUNTER~7_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD_COUNTER~7 .lut_mask = 16'h0FFF;
defparam \u9|u0|SD_COUNTER~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y19_N19
cycloneii_lcell_ff \u9|u0|SD_COUNTER[1] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD_COUNTER~7_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|u0|SD_COUNTER[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD_COUNTER [1]));

// Location: LCCOMB_X56_Y18_N12
cycloneii_lcell_comb \u9|u0|Selector0~2 (
// Equation(s):
// \u9|u0|Selector0~2_combout  = (\u9|u0|SD_COUNTER [4] & (!\u9|u0|SD_COUNTER [6] & (\u9|u0|SD_COUNTER [2] & \u9|u0|SD_COUNTER [1])))

	.dataa(\u9|u0|SD_COUNTER [4]),
	.datab(\u9|u0|SD_COUNTER [6]),
	.datac(\u9|u0|SD_COUNTER [2]),
	.datad(\u9|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u9|u0|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Selector0~2 .lut_mask = 16'h2000;
defparam \u9|u0|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N0
cycloneii_lcell_comb \u9|u0|END~0 (
// Equation(s):
// \u9|u0|END~0_combout  = (\u9|u0|Selector0~1_combout  & ((\u9|u0|Selector0~2_combout  & (\u9|u0|SD_COUNTER [5])) # (!\u9|u0|Selector0~2_combout  & ((\u9|u0|END~regout ))))) # (!\u9|u0|Selector0~1_combout  & (((\u9|u0|END~regout ))))

	.dataa(\u9|u0|Selector0~1_combout ),
	.datab(\u9|u0|SD_COUNTER [5]),
	.datac(\u9|u0|END~regout ),
	.datad(\u9|u0|Selector0~2_combout ),
	.cin(gnd),
	.combout(\u9|u0|END~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|END~0 .lut_mask = 16'hD8F0;
defparam \u9|u0|END~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y18_N1
cycloneii_lcell_ff \u9|u0|END (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|END~0_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|END~regout ));

// Location: LCCOMB_X57_Y19_N0
cycloneii_lcell_comb \u9|Selector1~0 (
// Equation(s):
// \u9|Selector1~0_combout  = (!\u9|mSetup_ST.0010~regout  & ((\u9|u0|ACK~0_combout ) # ((\u9|u0|END~regout ) # (!\u9|mSetup_ST.0001~regout ))))

	.dataa(\u9|u0|ACK~0_combout ),
	.datab(\u9|mSetup_ST.0001~regout ),
	.datac(\u9|u0|END~regout ),
	.datad(\u9|mSetup_ST.0010~regout ),
	.cin(gnd),
	.combout(\u9|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Selector1~0 .lut_mask = 16'h00FB;
defparam \u9|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N12
cycloneii_lcell_comb \u9|LUT_INDEX[2]~2 (
// Equation(s):
// \u9|LUT_INDEX[2]~2_combout  = \u9|LUT_INDEX [2] $ (((\u9|Add4~0_combout  & (\u9|LessThan3~0_combout  & \u9|mSetup_ST.0010~regout ))))

	.dataa(\u9|Add4~0_combout ),
	.datab(\u9|LessThan3~0_combout ),
	.datac(\u9|LUT_INDEX [2]),
	.datad(\u9|mSetup_ST.0010~regout ),
	.cin(gnd),
	.combout(\u9|LUT_INDEX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|LUT_INDEX[2]~2 .lut_mask = 16'h78F0;
defparam \u9|LUT_INDEX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y19_N13
cycloneii_lcell_ff \u9|LUT_INDEX[2] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|LUT_INDEX[2]~2_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|LUT_INDEX [2]));

// Location: LCCOMB_X58_Y20_N16
cycloneii_lcell_comb \u9|LUT_INDEX[0]~7 (
// Equation(s):
// \u9|LUT_INDEX[0]~7_combout  = !\u9|LUT_INDEX [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u9|LUT_INDEX [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u9|LUT_INDEX[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u9|LUT_INDEX[0]~7 .lut_mask = 16'h0F0F;
defparam \u9|LUT_INDEX[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N14
cycloneii_lcell_comb \u9|LUT_INDEX[5]~3 (
// Equation(s):
// \u9|LUT_INDEX[5]~3_combout  = (\u9|LessThan3~0_combout  & \u9|mSetup_ST.0010~regout )

	.dataa(vcc),
	.datab(\u9|LessThan3~0_combout ),
	.datac(vcc),
	.datad(\u9|mSetup_ST.0010~regout ),
	.cin(gnd),
	.combout(\u9|LUT_INDEX[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u9|LUT_INDEX[5]~3 .lut_mask = 16'hCC00;
defparam \u9|LUT_INDEX[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y20_N17
cycloneii_lcell_ff \u9|LUT_INDEX[0] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|LUT_INDEX[0]~7_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|LUT_INDEX[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|LUT_INDEX [0]));

// Location: LCCOMB_X57_Y20_N10
cycloneii_lcell_comb \u9|Mux1~0 (
// Equation(s):
// \u9|Mux1~0_combout  = (!\u9|LUT_INDEX [2] & !\u9|LUT_INDEX [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u9|LUT_INDEX [2]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux1~0 .lut_mask = 16'h000F;
defparam \u9|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N26
cycloneii_lcell_comb \u9|Add4~1 (
// Equation(s):
// \u9|Add4~1_combout  = \u9|LUT_INDEX [1] $ (\u9|LUT_INDEX [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u9|LUT_INDEX [1]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Add4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Add4~1 .lut_mask = 16'h0FF0;
defparam \u9|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y20_N27
cycloneii_lcell_ff \u9|LUT_INDEX[1] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Add4~1_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|LUT_INDEX[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|LUT_INDEX [1]));

// Location: LCCOMB_X57_Y19_N8
cycloneii_lcell_comb \u9|LUT_INDEX[2]~6 (
// Equation(s):
// \u9|LUT_INDEX[2]~6_combout  = (\u9|LUT_INDEX [0] & (\u9|mSetup_ST.0010~regout  & (\u9|LUT_INDEX [1] & \u9|LessThan3~0_combout )))

	.dataa(\u9|LUT_INDEX [0]),
	.datab(\u9|mSetup_ST.0010~regout ),
	.datac(\u9|LUT_INDEX [1]),
	.datad(\u9|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\u9|LUT_INDEX[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u9|LUT_INDEX[2]~6 .lut_mask = 16'h8000;
defparam \u9|LUT_INDEX[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N16
cycloneii_lcell_comb \u9|LUT_INDEX[4]~5 (
// Equation(s):
// \u9|LUT_INDEX[4]~5_combout  = \u9|LUT_INDEX [4] $ (((\u9|LUT_INDEX [3] & (\u9|LUT_INDEX[2]~6_combout  & \u9|LUT_INDEX [2]))))

	.dataa(\u9|LUT_INDEX [3]),
	.datab(\u9|LUT_INDEX[2]~6_combout ),
	.datac(\u9|LUT_INDEX [4]),
	.datad(\u9|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\u9|LUT_INDEX[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u9|LUT_INDEX[4]~5 .lut_mask = 16'h78F0;
defparam \u9|LUT_INDEX[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y19_N17
cycloneii_lcell_ff \u9|LUT_INDEX[4] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|LUT_INDEX[4]~5_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|LUT_INDEX [4]));

// Location: LCCOMB_X57_Y19_N30
cycloneii_lcell_comb \u9|LessThan3~0 (
// Equation(s):
// \u9|LessThan3~0_combout  = (((\u9|Mux1~0_combout  & !\u9|LUT_INDEX [1])) # (!\u9|LUT_INDEX [4])) # (!\u9|LUT_INDEX [3])

	.dataa(\u9|LUT_INDEX [3]),
	.datab(\u9|Mux1~0_combout ),
	.datac(\u9|LUT_INDEX [4]),
	.datad(\u9|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\u9|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|LessThan3~0 .lut_mask = 16'h5FDF;
defparam \u9|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y19_N1
cycloneii_lcell_ff \u9|mSetup_ST.0000 (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|LessThan3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mSetup_ST.0000~regout ));

// Location: LCCOMB_X57_Y19_N18
cycloneii_lcell_comb \u9|Selector2~0 (
// Equation(s):
// \u9|Selector2~0_combout  = ((\u9|u0|END~regout  & \u9|mSetup_ST.0001~regout )) # (!\u9|mSetup_ST.0000~regout )

	.dataa(\u9|u0|END~regout ),
	.datab(vcc),
	.datac(\u9|mSetup_ST.0001~regout ),
	.datad(\u9|mSetup_ST.0000~regout ),
	.cin(gnd),
	.combout(\u9|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Selector2~0 .lut_mask = 16'hA0FF;
defparam \u9|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y19_N19
cycloneii_lcell_ff \u9|mSetup_ST.0001 (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|LessThan3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mSetup_ST.0001~regout ));

// Location: LCCOMB_X57_Y18_N16
cycloneii_lcell_comb \u9|u0|Mux0~16 (
// Equation(s):
// \u9|u0|Mux0~16_combout  = (\u9|u0|SD_COUNTER [3] & \u9|u0|SD_COUNTER [1])

	.dataa(\u9|u0|SD_COUNTER [3]),
	.datab(\u9|u0|SD_COUNTER [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u9|u0|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~16 .lut_mask = 16'h8888;
defparam \u9|u0|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N10
cycloneii_lcell_comb \u9|u0|ACK2~1 (
// Equation(s):
// \u9|u0|ACK2~1_combout  = (\u9|u0|ACK2~0_combout  & (\u9|u0|ACK2~regout  & (!\u9|u0|SD_COUNTER [2]))) # (!\u9|u0|ACK2~0_combout  & ((\u9|u0|SD_COUNTER [2] & (\u9|u0|ACK2~regout )) # (!\u9|u0|SD_COUNTER [2] & ((\GPIO_1[19]~30 )))))

	.dataa(\u9|u0|ACK2~0_combout ),
	.datab(\u9|u0|ACK2~regout ),
	.datac(\u9|u0|SD_COUNTER [2]),
	.datad(\GPIO_1[19]~30 ),
	.cin(gnd),
	.combout(\u9|u0|ACK2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|ACK2~1 .lut_mask = 16'h4D48;
defparam \u9|u0|ACK2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N26
cycloneii_lcell_comb \u9|u0|ACK2~2 (
// Equation(s):
// \u9|u0|ACK2~2_combout  = (\u9|u0|SD[23]~1_combout  & ((\u9|u0|Mux0~16_combout  & ((\u9|u0|ACK2~1_combout ))) # (!\u9|u0|Mux0~16_combout  & (\u9|u0|ACK2~regout )))) # (!\u9|u0|SD[23]~1_combout  & (((\u9|u0|ACK2~regout ))))

	.dataa(\u9|u0|SD[23]~1_combout ),
	.datab(\u9|u0|Mux0~16_combout ),
	.datac(\u9|u0|ACK2~regout ),
	.datad(\u9|u0|ACK2~1_combout ),
	.cin(gnd),
	.combout(\u9|u0|ACK2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|ACK2~2 .lut_mask = 16'hF870;
defparam \u9|u0|ACK2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y18_N27
cycloneii_lcell_ff \u9|u0|ACK2 (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|ACK2~2_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|ACK2~regout ));

// Location: LCCOMB_X58_Y18_N22
cycloneii_lcell_comb \u9|u0|ACK4~4 (
// Equation(s):
// \u9|u0|ACK4~4_combout  = (\u9|u0|SD_COUNTER [2] & (\u9|u0|SD_COUNTER [5] & (\u9|u0|SD_COUNTER [0] & \u9|u0|SD_COUNTER [1]))) # (!\u9|u0|SD_COUNTER [2] & (!\u9|u0|SD_COUNTER [5] & (!\u9|u0|SD_COUNTER [0] & !\u9|u0|SD_COUNTER [1])))

	.dataa(\u9|u0|SD_COUNTER [2]),
	.datab(\u9|u0|SD_COUNTER [5]),
	.datac(\u9|u0|SD_COUNTER [0]),
	.datad(\u9|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u9|u0|ACK4~4_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|ACK4~4 .lut_mask = 16'h8001;
defparam \u9|u0|ACK4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N8
cycloneii_lcell_comb \u9|u0|ACK4~10 (
// Equation(s):
// \u9|u0|ACK4~10_combout  = (\u9|u0|SD_COUNTER [4] & (\u9|u0|ACK4~4_combout  & (\u9|u0|SD_COUNTER [3] & !\u9|u0|SD_COUNTER [6])))

	.dataa(\u9|u0|SD_COUNTER [4]),
	.datab(\u9|u0|ACK4~4_combout ),
	.datac(\u9|u0|SD_COUNTER [3]),
	.datad(\u9|u0|SD_COUNTER [6]),
	.cin(gnd),
	.combout(\u9|u0|ACK4~10_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|ACK4~10 .lut_mask = 16'h0080;
defparam \u9|u0|ACK4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N14
cycloneii_lcell_comb \u9|u0|ACK4~9 (
// Equation(s):
// \u9|u0|ACK4~9_combout  = (\u9|u0|ACK4~10_combout  & (!\u9|u0|SD_COUNTER [0] & ((\GPIO_1[19]~30 )))) # (!\u9|u0|ACK4~10_combout  & (((\u9|u0|ACK4~regout ))))

	.dataa(\u9|u0|SD_COUNTER [0]),
	.datab(\u9|u0|ACK4~10_combout ),
	.datac(\u9|u0|ACK4~regout ),
	.datad(\GPIO_1[19]~30 ),
	.cin(gnd),
	.combout(\u9|u0|ACK4~9_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|ACK4~9 .lut_mask = 16'h7430;
defparam \u9|u0|ACK4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y18_N15
cycloneii_lcell_ff \u9|u0|ACK4 (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|ACK4~9_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|ACK4~regout ));

// Location: LCCOMB_X58_Y18_N18
cycloneii_lcell_comb \u9|u0|ACK1~2 (
// Equation(s):
// \u9|u0|ACK1~2_combout  = (\u9|u0|SD_COUNTER [4] & (!\u9|u0|SD_COUNTER [6] & (\u9|u0|SD_COUNTER [3] $ (!\u9|u0|SD_COUNTER [2]))))

	.dataa(\u9|u0|SD_COUNTER [4]),
	.datab(\u9|u0|SD_COUNTER [3]),
	.datac(\u9|u0|SD_COUNTER [2]),
	.datad(\u9|u0|SD_COUNTER [6]),
	.cin(gnd),
	.combout(\u9|u0|ACK1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|ACK1~2 .lut_mask = 16'h0082;
defparam \u9|u0|ACK1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N2
cycloneii_lcell_comb \u9|u0|ACK1~4 (
// Equation(s):
// \u9|u0|ACK1~4_combout  = (\u9|u0|SD_COUNTER [0] & (\u9|u0|ACK1~2_combout  & (\u9|u0|SD_COUNTER [5] & \u9|u0|SD_COUNTER [1])))

	.dataa(\u9|u0|SD_COUNTER [0]),
	.datab(\u9|u0|ACK1~2_combout ),
	.datac(\u9|u0|SD_COUNTER [5]),
	.datad(\u9|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u9|u0|ACK1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|ACK1~4 .lut_mask = 16'h8000;
defparam \u9|u0|ACK1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N28
cycloneii_lcell_comb \u9|u0|ACK1~3 (
// Equation(s):
// \u9|u0|ACK1~3_combout  = (\u9|u0|ACK1~4_combout  & (!\u9|u0|SD_COUNTER [2] & ((\GPIO_1[19]~30 )))) # (!\u9|u0|ACK1~4_combout  & (((\u9|u0|ACK1~regout ))))

	.dataa(\u9|u0|SD_COUNTER [2]),
	.datab(\u9|u0|ACK1~4_combout ),
	.datac(\u9|u0|ACK1~regout ),
	.datad(\GPIO_1[19]~30 ),
	.cin(gnd),
	.combout(\u9|u0|ACK1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|ACK1~3 .lut_mask = 16'h7430;
defparam \u9|u0|ACK1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y18_N29
cycloneii_lcell_ff \u9|u0|ACK1 (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|ACK1~3_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|ACK1~regout ));

// Location: LCCOMB_X58_Y18_N12
cycloneii_lcell_comb \u9|u0|ACK~0 (
// Equation(s):
// \u9|u0|ACK~0_combout  = (!\u9|u0|ACK3~regout  & (!\u9|u0|ACK2~regout  & (!\u9|u0|ACK4~regout  & !\u9|u0|ACK1~regout )))

	.dataa(\u9|u0|ACK3~regout ),
	.datab(\u9|u0|ACK2~regout ),
	.datac(\u9|u0|ACK4~regout ),
	.datad(\u9|u0|ACK1~regout ),
	.cin(gnd),
	.combout(\u9|u0|ACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|ACK~0 .lut_mask = 16'h0001;
defparam \u9|u0|ACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N28
cycloneii_lcell_comb \u9|mSetup_ST~12 (
// Equation(s):
// \u9|mSetup_ST~12_combout  = (\u9|mSetup_ST.0001~regout  & (!\u9|u0|END~regout  & \u9|u0|ACK~0_combout ))

	.dataa(vcc),
	.datab(\u9|mSetup_ST.0001~regout ),
	.datac(\u9|u0|END~regout ),
	.datad(\u9|u0|ACK~0_combout ),
	.cin(gnd),
	.combout(\u9|mSetup_ST~12_combout ),
	.cout());
// synopsys translate_off
defparam \u9|mSetup_ST~12 .lut_mask = 16'h0C00;
defparam \u9|mSetup_ST~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y19_N29
cycloneii_lcell_ff \u9|mSetup_ST.0010 (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|mSetup_ST~12_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|LessThan3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mSetup_ST.0010~regout ));

// Location: LCCOMB_X57_Y19_N24
cycloneii_lcell_comb \u9|Selector0~0 (
// Equation(s):
// \u9|Selector0~0_combout  = (\u9|mI2C_GO~regout  & ((\u9|u0|END~regout ) # ((!\u9|mSetup_ST.0001~regout )))) # (!\u9|mI2C_GO~regout  & (((!\u9|mSetup_ST.0010~regout  & !\u9|mSetup_ST.0001~regout ))))

	.dataa(\u9|u0|END~regout ),
	.datab(\u9|mSetup_ST.0010~regout ),
	.datac(\u9|mI2C_GO~regout ),
	.datad(\u9|mSetup_ST.0001~regout ),
	.cin(gnd),
	.combout(\u9|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Selector0~0 .lut_mask = 16'hA0F3;
defparam \u9|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y19_N25
cycloneii_lcell_ff \u9|mI2C_GO (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|LessThan3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_GO~regout ));

// Location: LCCOMB_X58_Y19_N24
cycloneii_lcell_comb \u9|u0|SD_COUNTER~0 (
// Equation(s):
// \u9|u0|SD_COUNTER~0_combout  = (!\u9|u0|Add0~10_combout ) # (!\u9|mI2C_GO~regout )

	.dataa(vcc),
	.datab(\u9|mI2C_GO~regout ),
	.datac(vcc),
	.datad(\u9|u0|Add0~10_combout ),
	.cin(gnd),
	.combout(\u9|u0|SD_COUNTER~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD_COUNTER~0 .lut_mask = 16'h33FF;
defparam \u9|u0|SD_COUNTER~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y19_N25
cycloneii_lcell_ff \u9|u0|SD_COUNTER[5] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SD_COUNTER~0_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|u0|SD_COUNTER[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD_COUNTER [5]));

// Location: LCCOMB_X54_Y19_N0
cycloneii_lcell_comb \u9|Mux17~0 (
// Equation(s):
// \u9|Mux17~0_combout  = (!\u9|LUT_INDEX [2] & (\u9|LUT_INDEX [1] & !\u9|LUT_INDEX [0]))

	.dataa(\u9|LUT_INDEX [2]),
	.datab(vcc),
	.datac(\u9|LUT_INDEX [1]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux17~0 .lut_mask = 16'h0050;
defparam \u9|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y20_N12
cycloneii_lcell_comb \u9|Mux10~2 (
// Equation(s):
// \u9|Mux10~2_combout  = (!\u9|LUT_INDEX [3] & (\u9|Mux17~0_combout  & !\u9|LUT_INDEX [4]))

	.dataa(\u9|LUT_INDEX [3]),
	.datab(vcc),
	.datac(\u9|Mux17~0_combout ),
	.datad(\u9|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\u9|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux10~2 .lut_mask = 16'h0050;
defparam \u9|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N0
cycloneii_lcell_comb \u9|senosr_exposure[1]~15 (
// Equation(s):
// \u9|senosr_exposure[1]~15_combout  = \u9|senosr_exposure [1] $ (VCC)
// \u9|senosr_exposure[1]~16  = CARRY(\u9|senosr_exposure [1])

	.dataa(vcc),
	.datab(\u9|senosr_exposure [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u9|senosr_exposure[1]~15_combout ),
	.cout(\u9|senosr_exposure[1]~16 ));
// synopsys translate_off
defparam \u9|senosr_exposure[1]~15 .lut_mask = 16'h33CC;
defparam \u9|senosr_exposure[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N14
cycloneii_lcell_comb \iSW[0]~_wirecell (
// Equation(s):
// \iSW[0]~_wirecell_combout  = !\iSW~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\iSW~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\iSW[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \iSW[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \iSW[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N2
cycloneii_lcell_comb \u9|senosr_exposure[2]~17 (
// Equation(s):
// \u9|senosr_exposure[2]~17_combout  = (\iSW~combout [0] & ((\u9|senosr_exposure [2] & (!\u9|senosr_exposure[1]~16 )) # (!\u9|senosr_exposure [2] & ((\u9|senosr_exposure[1]~16 ) # (GND))))) # (!\iSW~combout [0] & ((\u9|senosr_exposure [2] & 
// (\u9|senosr_exposure[1]~16  & VCC)) # (!\u9|senosr_exposure [2] & (!\u9|senosr_exposure[1]~16 ))))
// \u9|senosr_exposure[2]~18  = CARRY((\iSW~combout [0] & ((!\u9|senosr_exposure[1]~16 ) # (!\u9|senosr_exposure [2]))) # (!\iSW~combout [0] & (!\u9|senosr_exposure [2] & !\u9|senosr_exposure[1]~16 )))

	.dataa(\iSW~combout [0]),
	.datab(\u9|senosr_exposure [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|senosr_exposure[1]~16 ),
	.combout(\u9|senosr_exposure[2]~17_combout ),
	.cout(\u9|senosr_exposure[2]~18 ));
// synopsys translate_off
defparam \u9|senosr_exposure[2]~17 .lut_mask = 16'h692B;
defparam \u9|senosr_exposure[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y21_N18
cycloneii_lcell_comb \u9|always1~2 (
// Equation(s):
// \u9|always1~2_combout  = (\u9|Equal4~4_combout  & ((\u9|Equal4~7_combout ) # ((\u9|iexposure_adj_delay [0] & !\iKEY~combout [1])))) # (!\u9|Equal4~4_combout  & (((\u9|iexposure_adj_delay [0] & !\iKEY~combout [1]))))

	.dataa(\u9|Equal4~4_combout ),
	.datab(\u9|Equal4~7_combout ),
	.datac(\u9|iexposure_adj_delay [0]),
	.datad(\iKEY~combout [1]),
	.cin(gnd),
	.combout(\u9|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|always1~2 .lut_mask = 16'h88F8;
defparam \u9|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N3
cycloneii_lcell_ff \u9|senosr_exposure[2] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[2]~17_combout ),
	.sdata(\iSW[0]~_wirecell_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u9|senosr_exposure[2]~43_combout ),
	.ena(\u9|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [2]));

// Location: LCCOMB_X53_Y20_N4
cycloneii_lcell_comb \u9|senosr_exposure[3]~19 (
// Equation(s):
// \u9|senosr_exposure[3]~19_combout  = ((\iSW~combout [0] $ (\u9|senosr_exposure [3] $ (\u9|senosr_exposure[2]~18 )))) # (GND)
// \u9|senosr_exposure[3]~20  = CARRY((\iSW~combout [0] & (\u9|senosr_exposure [3] & !\u9|senosr_exposure[2]~18 )) # (!\iSW~combout [0] & ((\u9|senosr_exposure [3]) # (!\u9|senosr_exposure[2]~18 ))))

	.dataa(\iSW~combout [0]),
	.datab(\u9|senosr_exposure [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|senosr_exposure[2]~18 ),
	.combout(\u9|senosr_exposure[3]~19_combout ),
	.cout(\u9|senosr_exposure[3]~20 ));
// synopsys translate_off
defparam \u9|senosr_exposure[3]~19 .lut_mask = 16'h964D;
defparam \u9|senosr_exposure[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y20_N5
cycloneii_lcell_ff \u9|senosr_exposure[3] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[3]~19_combout ),
	.sdata(\iSW[0]~_wirecell_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u9|senosr_exposure[2]~43_combout ),
	.ena(\u9|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [3]));

// Location: LCCOMB_X53_Y20_N10
cycloneii_lcell_comb \u9|senosr_exposure[6]~25 (
// Equation(s):
// \u9|senosr_exposure[6]~25_combout  = (\u9|senosr_exposure [6] & ((\iSW~combout [0] & (\u9|senosr_exposure[5]~24  & VCC)) # (!\iSW~combout [0] & (!\u9|senosr_exposure[5]~24 )))) # (!\u9|senosr_exposure [6] & ((\iSW~combout [0] & (!\u9|senosr_exposure[5]~24 
// )) # (!\iSW~combout [0] & ((\u9|senosr_exposure[5]~24 ) # (GND)))))
// \u9|senosr_exposure[6]~26  = CARRY((\u9|senosr_exposure [6] & (!\iSW~combout [0] & !\u9|senosr_exposure[5]~24 )) # (!\u9|senosr_exposure [6] & ((!\u9|senosr_exposure[5]~24 ) # (!\iSW~combout [0]))))

	.dataa(\u9|senosr_exposure [6]),
	.datab(\iSW~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|senosr_exposure[5]~24 ),
	.combout(\u9|senosr_exposure[6]~25_combout ),
	.cout(\u9|senosr_exposure[6]~26 ));
// synopsys translate_off
defparam \u9|senosr_exposure[6]~25 .lut_mask = 16'h9617;
defparam \u9|senosr_exposure[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N12
cycloneii_lcell_comb \u9|senosr_exposure[7]~27 (
// Equation(s):
// \u9|senosr_exposure[7]~27_combout  = ((\u9|senosr_exposure [7] $ (\iSW~combout [0] $ (!\u9|senosr_exposure[6]~26 )))) # (GND)
// \u9|senosr_exposure[7]~28  = CARRY((\u9|senosr_exposure [7] & ((\iSW~combout [0]) # (!\u9|senosr_exposure[6]~26 ))) # (!\u9|senosr_exposure [7] & (\iSW~combout [0] & !\u9|senosr_exposure[6]~26 )))

	.dataa(\u9|senosr_exposure [7]),
	.datab(\iSW~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|senosr_exposure[6]~26 ),
	.combout(\u9|senosr_exposure[7]~27_combout ),
	.cout(\u9|senosr_exposure[7]~28 ));
// synopsys translate_off
defparam \u9|senosr_exposure[7]~27 .lut_mask = 16'h698E;
defparam \u9|senosr_exposure[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N14
cycloneii_lcell_comb \u9|senosr_exposure[8]~29 (
// Equation(s):
// \u9|senosr_exposure[8]~29_combout  = ((\iSW~combout [0] $ (\u9|senosr_exposure [8] $ (\u9|senosr_exposure[7]~28 )))) # (GND)
// \u9|senosr_exposure[8]~30  = CARRY((\iSW~combout [0] & (\u9|senosr_exposure [8] & !\u9|senosr_exposure[7]~28 )) # (!\iSW~combout [0] & ((\u9|senosr_exposure [8]) # (!\u9|senosr_exposure[7]~28 ))))

	.dataa(\iSW~combout [0]),
	.datab(\u9|senosr_exposure [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|senosr_exposure[7]~28 ),
	.combout(\u9|senosr_exposure[8]~29_combout ),
	.cout(\u9|senosr_exposure[8]~30 ));
// synopsys translate_off
defparam \u9|senosr_exposure[8]~29 .lut_mask = 16'h964D;
defparam \u9|senosr_exposure[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y20_N15
cycloneii_lcell_ff \u9|senosr_exposure[8] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[8]~29_combout ),
	.sdata(\iSW~combout [0]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u9|senosr_exposure[2]~43_combout ),
	.ena(\u9|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [8]));

// Location: LCCOMB_X53_Y20_N18
cycloneii_lcell_comb \u9|senosr_exposure[10]~33 (
// Equation(s):
// \u9|senosr_exposure[10]~33_combout  = ((\iSW~combout [0] $ (\u9|senosr_exposure [10] $ (\u9|senosr_exposure[9]~32 )))) # (GND)
// \u9|senosr_exposure[10]~34  = CARRY((\iSW~combout [0] & (\u9|senosr_exposure [10] & !\u9|senosr_exposure[9]~32 )) # (!\iSW~combout [0] & ((\u9|senosr_exposure [10]) # (!\u9|senosr_exposure[9]~32 ))))

	.dataa(\iSW~combout [0]),
	.datab(\u9|senosr_exposure [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|senosr_exposure[9]~32 ),
	.combout(\u9|senosr_exposure[10]~33_combout ),
	.cout(\u9|senosr_exposure[10]~34 ));
// synopsys translate_off
defparam \u9|senosr_exposure[10]~33 .lut_mask = 16'h964D;
defparam \u9|senosr_exposure[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y20_N19
cycloneii_lcell_ff \u9|senosr_exposure[10] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[10]~33_combout ),
	.sdata(\iSW~combout [0]),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u9|senosr_exposure[2]~43_combout ),
	.ena(\u9|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [10]));

// Location: LCCOMB_X53_Y20_N20
cycloneii_lcell_comb \u9|senosr_exposure[11]~44 (
// Equation(s):
// \u9|senosr_exposure[11]~44_combout  = ((\u9|senosr_exposure [11] $ (\iSW~combout [0] $ (!\u9|senosr_exposure[10]~34 )))) # (GND)
// \u9|senosr_exposure[11]~45  = CARRY((\u9|senosr_exposure [11] & ((\iSW~combout [0]) # (!\u9|senosr_exposure[10]~34 ))) # (!\u9|senosr_exposure [11] & (\iSW~combout [0] & !\u9|senosr_exposure[10]~34 )))

	.dataa(\u9|senosr_exposure [11]),
	.datab(\iSW~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|senosr_exposure[10]~34 ),
	.combout(\u9|senosr_exposure[11]~44_combout ),
	.cout(\u9|senosr_exposure[11]~45 ));
// synopsys translate_off
defparam \u9|senosr_exposure[11]~44 .lut_mask = 16'h698E;
defparam \u9|senosr_exposure[11]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N22
cycloneii_lcell_comb \u9|senosr_exposure[12]~46 (
// Equation(s):
// \u9|senosr_exposure[12]~46_combout  = (\iSW~combout [0] & ((\u9|senosr_exposure [12] & (\u9|senosr_exposure[11]~45  & VCC)) # (!\u9|senosr_exposure [12] & (!\u9|senosr_exposure[11]~45 )))) # (!\iSW~combout [0] & ((\u9|senosr_exposure [12] & 
// (!\u9|senosr_exposure[11]~45 )) # (!\u9|senosr_exposure [12] & ((\u9|senosr_exposure[11]~45 ) # (GND)))))
// \u9|senosr_exposure[12]~47  = CARRY((\iSW~combout [0] & (!\u9|senosr_exposure [12] & !\u9|senosr_exposure[11]~45 )) # (!\iSW~combout [0] & ((!\u9|senosr_exposure[11]~45 ) # (!\u9|senosr_exposure [12]))))

	.dataa(\iSW~combout [0]),
	.datab(\u9|senosr_exposure [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|senosr_exposure[11]~45 ),
	.combout(\u9|senosr_exposure[12]~46_combout ),
	.cout(\u9|senosr_exposure[12]~47 ));
// synopsys translate_off
defparam \u9|senosr_exposure[12]~46 .lut_mask = 16'h9617;
defparam \u9|senosr_exposure[12]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y20_N23
cycloneii_lcell_ff \u9|senosr_exposure[12] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[12]~46_combout ),
	.sdata(\iSW[0]~_wirecell_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u9|senosr_exposure[2]~43_combout ),
	.ena(\u9|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [12]));

// Location: LCFF_X53_Y20_N21
cycloneii_lcell_ff \u9|senosr_exposure[11] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[11]~44_combout ),
	.sdata(\iSW[0]~_wirecell_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u9|senosr_exposure[2]~43_combout ),
	.ena(\u9|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [11]));

// Location: LCFF_X53_Y20_N13
cycloneii_lcell_ff \u9|senosr_exposure[7] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[7]~27_combout ),
	.sdata(\iSW[0]~_wirecell_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u9|senosr_exposure[2]~43_combout ),
	.ena(\u9|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [7]));

// Location: LCCOMB_X54_Y20_N0
cycloneii_lcell_comb \u9|senosr_exposure[2]~41 (
// Equation(s):
// \u9|senosr_exposure[2]~41_combout  = (!\u9|senosr_exposure [8] & (\u9|senosr_exposure [12] & (\u9|senosr_exposure [11] & \u9|senosr_exposure [7])))

	.dataa(\u9|senosr_exposure [8]),
	.datab(\u9|senosr_exposure [12]),
	.datac(\u9|senosr_exposure [11]),
	.datad(\u9|senosr_exposure [7]),
	.cin(gnd),
	.combout(\u9|senosr_exposure[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u9|senosr_exposure[2]~41 .lut_mask = 16'h4000;
defparam \u9|senosr_exposure[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N24
cycloneii_lcell_comb \u9|senosr_exposure[13]~48 (
// Equation(s):
// \u9|senosr_exposure[13]~48_combout  = ((\u9|senosr_exposure [13] $ (\iSW~combout [0] $ (!\u9|senosr_exposure[12]~47 )))) # (GND)
// \u9|senosr_exposure[13]~49  = CARRY((\u9|senosr_exposure [13] & ((\iSW~combout [0]) # (!\u9|senosr_exposure[12]~47 ))) # (!\u9|senosr_exposure [13] & (\iSW~combout [0] & !\u9|senosr_exposure[12]~47 )))

	.dataa(\u9|senosr_exposure [13]),
	.datab(\iSW~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|senosr_exposure[12]~47 ),
	.combout(\u9|senosr_exposure[13]~48_combout ),
	.cout(\u9|senosr_exposure[13]~49 ));
// synopsys translate_off
defparam \u9|senosr_exposure[13]~48 .lut_mask = 16'h698E;
defparam \u9|senosr_exposure[13]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y20_N25
cycloneii_lcell_ff \u9|senosr_exposure[13] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[13]~48_combout ),
	.sdata(\iSW[0]~_wirecell_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u9|senosr_exposure[2]~43_combout ),
	.ena(\u9|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [13]));

// Location: LCCOMB_X53_Y20_N26
cycloneii_lcell_comb \u9|senosr_exposure[14]~50 (
// Equation(s):
// \u9|senosr_exposure[14]~50_combout  = (\iSW~combout [0] & ((\u9|senosr_exposure [14] & (\u9|senosr_exposure[13]~49  & VCC)) # (!\u9|senosr_exposure [14] & (!\u9|senosr_exposure[13]~49 )))) # (!\iSW~combout [0] & ((\u9|senosr_exposure [14] & 
// (!\u9|senosr_exposure[13]~49 )) # (!\u9|senosr_exposure [14] & ((\u9|senosr_exposure[13]~49 ) # (GND)))))
// \u9|senosr_exposure[14]~51  = CARRY((\iSW~combout [0] & (!\u9|senosr_exposure [14] & !\u9|senosr_exposure[13]~49 )) # (!\iSW~combout [0] & ((!\u9|senosr_exposure[13]~49 ) # (!\u9|senosr_exposure [14]))))

	.dataa(\iSW~combout [0]),
	.datab(\u9|senosr_exposure [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u9|senosr_exposure[13]~49 ),
	.combout(\u9|senosr_exposure[14]~50_combout ),
	.cout(\u9|senosr_exposure[14]~51 ));
// synopsys translate_off
defparam \u9|senosr_exposure[14]~50 .lut_mask = 16'h9617;
defparam \u9|senosr_exposure[14]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y20_N27
cycloneii_lcell_ff \u9|senosr_exposure[14] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[14]~50_combout ),
	.sdata(\iSW[0]~_wirecell_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u9|senosr_exposure[2]~43_combout ),
	.ena(\u9|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [14]));

// Location: LCFF_X53_Y20_N11
cycloneii_lcell_ff \u9|senosr_exposure[6] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[6]~25_combout ),
	.sdata(\iSW[0]~_wirecell_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u9|senosr_exposure[2]~43_combout ),
	.ena(\u9|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [6]));

// Location: LCCOMB_X54_Y20_N2
cycloneii_lcell_comb \u9|senosr_exposure[2]~37 (
// Equation(s):
// \u9|senosr_exposure[2]~37_combout  = (!\u9|senosr_exposure [5] & (!\u9|senosr_exposure [13] & (!\u9|senosr_exposure [14] & !\u9|senosr_exposure [6])))

	.dataa(\u9|senosr_exposure [5]),
	.datab(\u9|senosr_exposure [13]),
	.datac(\u9|senosr_exposure [14]),
	.datad(\u9|senosr_exposure [6]),
	.cin(gnd),
	.combout(\u9|senosr_exposure[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u9|senosr_exposure[2]~37 .lut_mask = 16'h0001;
defparam \u9|senosr_exposure[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N8
cycloneii_lcell_comb \u9|senosr_exposure[2]~36 (
// Equation(s):
// \u9|senosr_exposure[2]~36_combout  = (\u9|senosr_exposure [8] & (!\u9|senosr_exposure [12] & (!\u9|senosr_exposure [11] & !\u9|senosr_exposure [7])))

	.dataa(\u9|senosr_exposure [8]),
	.datab(\u9|senosr_exposure [12]),
	.datac(\u9|senosr_exposure [11]),
	.datad(\u9|senosr_exposure [7]),
	.cin(gnd),
	.combout(\u9|senosr_exposure[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u9|senosr_exposure[2]~36 .lut_mask = 16'h0002;
defparam \u9|senosr_exposure[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y20_N28
cycloneii_lcell_comb \u9|senosr_exposure[15]~52 (
// Equation(s):
// \u9|senosr_exposure[15]~52_combout  = \iSW~combout [0] $ (\u9|senosr_exposure[14]~51  $ (!\u9|senosr_exposure [15]))

	.dataa(vcc),
	.datab(\iSW~combout [0]),
	.datac(vcc),
	.datad(\u9|senosr_exposure [15]),
	.cin(\u9|senosr_exposure[14]~51 ),
	.combout(\u9|senosr_exposure[15]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u9|senosr_exposure[15]~52 .lut_mask = 16'h3CC3;
defparam \u9|senosr_exposure[15]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y20_N29
cycloneii_lcell_ff \u9|senosr_exposure[15] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[15]~52_combout ),
	.sdata(\iSW[0]~_wirecell_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u9|senosr_exposure[2]~43_combout ),
	.ena(\u9|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [15]));

// Location: LCCOMB_X54_Y20_N22
cycloneii_lcell_comb \u9|senosr_exposure[2]~35 (
// Equation(s):
// \u9|senosr_exposure[2]~35_combout  = (!\u9|senosr_exposure [9] & (!\u9|senosr_exposure [15] & (\iSW~combout [0] & \u9|senosr_exposure [10])))

	.dataa(\u9|senosr_exposure [9]),
	.datab(\u9|senosr_exposure [15]),
	.datac(\iSW~combout [0]),
	.datad(\u9|senosr_exposure [10]),
	.cin(gnd),
	.combout(\u9|senosr_exposure[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u9|senosr_exposure[2]~35 .lut_mask = 16'h1000;
defparam \u9|senosr_exposure[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N16
cycloneii_lcell_comb \u9|senosr_exposure[2]~38 (
// Equation(s):
// \u9|senosr_exposure[2]~38_combout  = (\u9|always1~0_combout  & (\u9|senosr_exposure[2]~37_combout  & (\u9|senosr_exposure[2]~36_combout  & \u9|senosr_exposure[2]~35_combout )))

	.dataa(\u9|always1~0_combout ),
	.datab(\u9|senosr_exposure[2]~37_combout ),
	.datac(\u9|senosr_exposure[2]~36_combout ),
	.datad(\u9|senosr_exposure[2]~35_combout ),
	.cin(gnd),
	.combout(\u9|senosr_exposure[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u9|senosr_exposure[2]~38 .lut_mask = 16'h8000;
defparam \u9|senosr_exposure[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N18
cycloneii_lcell_comb \u9|senosr_exposure[2]~42 (
// Equation(s):
// \u9|senosr_exposure[2]~42_combout  = (\u9|senosr_exposure [5] & (\u9|senosr_exposure [13] & (\u9|senosr_exposure [14] & \u9|senosr_exposure [6])))

	.dataa(\u9|senosr_exposure [5]),
	.datab(\u9|senosr_exposure [13]),
	.datac(\u9|senosr_exposure [14]),
	.datad(\u9|senosr_exposure [6]),
	.cin(gnd),
	.combout(\u9|senosr_exposure[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u9|senosr_exposure[2]~42 .lut_mask = 16'h8000;
defparam \u9|senosr_exposure[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N12
cycloneii_lcell_comb \u9|senosr_exposure[2]~43 (
// Equation(s):
// \u9|senosr_exposure[2]~43_combout  = (\u9|senosr_exposure[2]~38_combout ) # ((\u9|senosr_exposure[2]~40_combout  & (\u9|senosr_exposure[2]~41_combout  & \u9|senosr_exposure[2]~42_combout )))

	.dataa(\u9|senosr_exposure[2]~40_combout ),
	.datab(\u9|senosr_exposure[2]~41_combout ),
	.datac(\u9|senosr_exposure[2]~38_combout ),
	.datad(\u9|senosr_exposure[2]~42_combout ),
	.cin(gnd),
	.combout(\u9|senosr_exposure[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u9|senosr_exposure[2]~43 .lut_mask = 16'hF8F0;
defparam \u9|senosr_exposure[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y20_N1
cycloneii_lcell_ff \u9|senosr_exposure[1] (
	.clk(\iCLK_50~clkctrl_outclk ),
	.datain(\u9|senosr_exposure[1]~15_combout ),
	.sdata(\iSW[0]~_wirecell_combout ),
	.aclr(!\u1|oRST_1~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\u9|senosr_exposure[2]~43_combout ),
	.ena(\u9|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|senosr_exposure [1]));

// Location: LCCOMB_X57_Y19_N10
cycloneii_lcell_comb \u9|LUT_INDEX[3]~4 (
// Equation(s):
// \u9|LUT_INDEX[3]~4_combout  = \u9|LUT_INDEX [3] $ (((\u9|Add4~0_combout  & (\u9|LUT_INDEX[5]~3_combout  & \u9|LUT_INDEX [2]))))

	.dataa(\u9|Add4~0_combout ),
	.datab(\u9|LUT_INDEX[5]~3_combout ),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\u9|LUT_INDEX[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u9|LUT_INDEX[3]~4 .lut_mask = 16'h78F0;
defparam \u9|LUT_INDEX[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y19_N11
cycloneii_lcell_ff \u9|LUT_INDEX[3] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|LUT_INDEX[3]~4_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|LUT_INDEX [3]));

// Location: LCCOMB_X58_Y20_N4
cycloneii_lcell_comb \u9|Mux22~2 (
// Equation(s):
// \u9|Mux22~2_combout  = (\u9|LUT_INDEX [0] & (!\u9|LUT_INDEX [1] & (\u9|Mux22~1_combout  $ (\u9|LUT_INDEX [3])))) # (!\u9|LUT_INDEX [0] & (\u9|Mux22~1_combout  & ((!\u9|LUT_INDEX [3]))))

	.dataa(\u9|Mux22~1_combout ),
	.datab(\u9|LUT_INDEX [1]),
	.datac(\u9|LUT_INDEX [3]),
	.datad(\u9|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u9|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux22~2 .lut_mask = 16'h120A;
defparam \u9|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y20_N20
cycloneii_lcell_comb \u9|Mux22~0 (
// Equation(s):
// \u9|Mux22~0_combout  = (\u9|Mux10~2_combout  & (\u9|senosr_exposure [1])) # (!\u9|Mux10~2_combout  & ((\u9|Mux22~2_combout )))

	.dataa(vcc),
	.datab(\u9|Mux10~2_combout ),
	.datac(\u9|senosr_exposure [1]),
	.datad(\u9|Mux22~2_combout ),
	.cin(gnd),
	.combout(\u9|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|Mux22~0 .lut_mask = 16'hF3C0;
defparam \u9|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N22
cycloneii_lcell_comb \u9|mI2C_DATA[23]~0 (
// Equation(s):
// \u9|mI2C_DATA[23]~0_combout  = (!\u9|mSetup_ST.0000~regout  & (!\u9|i2c_reset~combout  & \u9|LessThan3~0_combout ))

	.dataa(vcc),
	.datab(\u9|mSetup_ST.0000~regout ),
	.datac(\u9|i2c_reset~combout ),
	.datad(\u9|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\u9|mI2C_DATA[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|mI2C_DATA[23]~0 .lut_mask = 16'h0300;
defparam \u9|mI2C_DATA[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y20_N21
cycloneii_lcell_ff \u9|mI2C_DATA[1] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|Mux22~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|mI2C_DATA[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|mI2C_DATA [1]));

// Location: LCCOMB_X58_Y18_N0
cycloneii_lcell_comb \u9|u0|SD[23]~0 (
// Equation(s):
// \u9|u0|SD[23]~0_combout  = (\u9|u0|SD_COUNTER [4] & (\u9|u0|SD_COUNTER [3] & (\u9|u0|SD_COUNTER [2] & \u9|u0|SD_COUNTER [1])))

	.dataa(\u9|u0|SD_COUNTER [4]),
	.datab(\u9|u0|SD_COUNTER [3]),
	.datac(\u9|u0|SD_COUNTER [2]),
	.datad(\u9|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u9|u0|SD[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD[23]~0 .lut_mask = 16'h8000;
defparam \u9|u0|SD[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N2
cycloneii_lcell_comb \u9|u0|SD[23]~1 (
// Equation(s):
// \u9|u0|SD[23]~1_combout  = (!\u9|u0|SD_COUNTER [6] & \u9|u0|SD_COUNTER [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u9|u0|SD_COUNTER [6]),
	.datad(\u9|u0|SD_COUNTER [5]),
	.cin(gnd),
	.combout(\u9|u0|SD[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD[23]~1 .lut_mask = 16'h0F00;
defparam \u9|u0|SD[23]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N6
cycloneii_lcell_comb \u9|u0|SD[23]~2 (
// Equation(s):
// \u9|u0|SD[23]~2_combout  = (!\u9|i2c_reset~combout  & (\u9|u0|SD[23]~0_combout  & (!\u9|u0|SD_COUNTER [0] & \u9|u0|SD[23]~1_combout )))

	.dataa(\u9|i2c_reset~combout ),
	.datab(\u9|u0|SD[23]~0_combout ),
	.datac(\u9|u0|SD_COUNTER [0]),
	.datad(\u9|u0|SD[23]~1_combout ),
	.cin(gnd),
	.combout(\u9|u0|SD[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SD[23]~2 .lut_mask = 16'h0400;
defparam \u9|u0|SD[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y18_N5
cycloneii_lcell_ff \u9|u0|SD[1] (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u9|mI2C_DATA [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|u0|SD[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SD [1]));

// Location: LCCOMB_X57_Y18_N4
cycloneii_lcell_comb \u9|u0|Mux0~9 (
// Equation(s):
// \u9|u0|Mux0~9_combout  = (\u9|u0|SD_COUNTER [0] & (((\u9|u0|SD [1]) # (!\u9|u0|SD_COUNTER [1])))) # (!\u9|u0|SD_COUNTER [0] & (\u9|u0|SD [0] & ((\u9|u0|SD_COUNTER [1]))))

	.dataa(\u9|u0|SD [0]),
	.datab(\u9|u0|SD_COUNTER [0]),
	.datac(\u9|u0|SD [1]),
	.datad(\u9|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~9 .lut_mask = 16'hE2CC;
defparam \u9|u0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N30
cycloneii_lcell_comb \u9|u0|Mux0~14 (
// Equation(s):
// \u9|u0|Mux0~14_combout  = (\u9|u0|Mux0~13_combout  & (((\u9|u0|SD_COUNTER [2])) # (!\u9|u0|SDO~regout ))) # (!\u9|u0|Mux0~13_combout  & (((\u9|u0|Mux0~9_combout  & !\u9|u0|SD_COUNTER [2]))))

	.dataa(\u9|u0|Mux0~13_combout ),
	.datab(\u9|u0|SDO~regout ),
	.datac(\u9|u0|Mux0~9_combout ),
	.datad(\u9|u0|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~14 .lut_mask = 16'hAA72;
defparam \u9|u0|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y18_N0
cycloneii_lcell_comb \u9|u0|Mux0~21 (
// Equation(s):
// \u9|u0|Mux0~21_combout  = (\u9|u0|SD_COUNTER [5] & (\u9|u0|Mux0~20_combout  & (\u9|u0|SD_COUNTER [4]))) # (!\u9|u0|SD_COUNTER [5] & (((\u9|u0|Mux0~14_combout ) # (!\u9|u0|SD_COUNTER [4]))))

	.dataa(\u9|u0|Mux0~20_combout ),
	.datab(\u9|u0|SD_COUNTER [5]),
	.datac(\u9|u0|SD_COUNTER [4]),
	.datad(\u9|u0|Mux0~14_combout ),
	.cin(gnd),
	.combout(\u9|u0|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~21 .lut_mask = 16'hB383;
defparam \u9|u0|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N26
cycloneii_lcell_comb \u9|u0|Mux0~22 (
// Equation(s):
// \u9|u0|Mux0~22_combout  = (\u9|u0|Mux0~21_combout  & (((\u9|u0|SD_COUNTER [4]) # (!\u9|u0|SDO~regout )))) # (!\u9|u0|Mux0~21_combout  & (\u9|u0|Mux0~8_combout  & ((!\u9|u0|SD_COUNTER [4]))))

	.dataa(\u9|u0|Mux0~8_combout ),
	.datab(\u9|u0|Mux0~21_combout ),
	.datac(\u9|u0|SDO~regout ),
	.datad(\u9|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\u9|u0|Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Mux0~22 .lut_mask = 16'hCC2E;
defparam \u9|u0|Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y19_N4
cycloneii_lcell_comb \u9|u0|SDO~0 (
// Equation(s):
// \u9|u0|SDO~0_combout  = (\u9|u0|SD_COUNTER [6] & ((\u9|u0|SDO~regout ))) # (!\u9|u0|SD_COUNTER [6] & (!\u9|u0|Mux0~22_combout ))

	.dataa(vcc),
	.datab(\u9|u0|Mux0~22_combout ),
	.datac(\u9|u0|SDO~regout ),
	.datad(\u9|u0|SD_COUNTER [6]),
	.cin(gnd),
	.combout(\u9|u0|SDO~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SDO~0 .lut_mask = 16'hF033;
defparam \u9|u0|SDO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y19_N5
cycloneii_lcell_ff \u9|u0|SDO (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SDO~0_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SDO~regout ));

// Location: LCCOMB_X56_Y18_N24
cycloneii_lcell_comb \u9|u0|I2C_SCLK~0 (
// Equation(s):
// \u9|u0|I2C_SCLK~0_combout  = (\u9|u0|SD_COUNTER [4] & ((\u9|u0|SD_COUNTER [5] & ((!\u9|u0|SD_COUNTER [3]) # (!\u9|u0|SD_COUNTER [2]))) # (!\u9|u0|SD_COUNTER [5] & ((\u9|u0|SD_COUNTER [3]))))) # (!\u9|u0|SD_COUNTER [4] & (\u9|u0|SD_COUNTER [5]))

	.dataa(\u9|u0|SD_COUNTER [4]),
	.datab(\u9|u0|SD_COUNTER [5]),
	.datac(\u9|u0|SD_COUNTER [2]),
	.datad(\u9|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u9|u0|I2C_SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|I2C_SCLK~0 .lut_mask = 16'h6ECC;
defparam \u9|u0|I2C_SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N2
cycloneii_lcell_comb \u9|u0|SCLK~1 (
// Equation(s):
// \u9|u0|SCLK~1_combout  = (\u9|u0|SD_COUNTER [5] & (!\u9|u0|SD_COUNTER [2])) # (!\u9|u0|SD_COUNTER [5] & ((\u9|u0|SD_COUNTER [0])))

	.dataa(\u9|u0|SD_COUNTER [2]),
	.datab(\u9|u0|SD_COUNTER [5]),
	.datac(\u9|u0|SD_COUNTER [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u9|u0|SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SCLK~1 .lut_mask = 16'h7474;
defparam \u9|u0|SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N28
cycloneii_lcell_comb \u9|u0|SCLK~0 (
// Equation(s):
// \u9|u0|SCLK~0_combout  = (\u9|u0|SD_COUNTER [4] & (!\u9|u0|SD_COUNTER [6] & (\u9|u0|SCLK~regout  $ (!\u9|u0|SD_COUNTER [1]))))

	.dataa(\u9|u0|SD_COUNTER [4]),
	.datab(\u9|u0|SCLK~regout ),
	.datac(\u9|u0|SD_COUNTER [6]),
	.datad(\u9|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u9|u0|SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SCLK~0 .lut_mask = 16'h0802;
defparam \u9|u0|SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N18
cycloneii_lcell_comb \u9|u0|SCLK~3 (
// Equation(s):
// \u9|u0|SCLK~3_combout  = (\u9|u0|SD_COUNTER [2] & (\u9|u0|SCLK~0_combout  & ((\u9|u0|SD_COUNTER [3]) # (\u9|u0|SCLK~1_combout ))))

	.dataa(\u9|u0|SD_COUNTER [3]),
	.datab(\u9|u0|SCLK~1_combout ),
	.datac(\u9|u0|SD_COUNTER [2]),
	.datad(\u9|u0|SCLK~0_combout ),
	.cin(gnd),
	.combout(\u9|u0|SCLK~3_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SCLK~3 .lut_mask = 16'hE000;
defparam \u9|u0|SCLK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N10
cycloneii_lcell_comb \u9|u0|Selector0~0 (
// Equation(s):
// \u9|u0|Selector0~0_combout  = (\u9|u0|SD_COUNTER [5] & \u9|u0|SD_COUNTER [0])

	.dataa(vcc),
	.datab(\u9|u0|SD_COUNTER [5]),
	.datac(\u9|u0|SD_COUNTER [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u9|u0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|Selector0~0 .lut_mask = 16'hC0C0;
defparam \u9|u0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N22
cycloneii_lcell_comb \u9|u0|SCLK~4 (
// Equation(s):
// \u9|u0|SCLK~4_combout  = (\u9|u0|SCLK~2_combout  & (!\u9|u0|SCLK~3_combout )) # (!\u9|u0|SCLK~2_combout  & (\u9|u0|SCLK~regout  $ (((\u9|u0|SCLK~3_combout  & \u9|u0|Selector0~0_combout )))))

	.dataa(\u9|u0|SCLK~2_combout ),
	.datab(\u9|u0|SCLK~3_combout ),
	.datac(\u9|u0|SCLK~regout ),
	.datad(\u9|u0|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u9|u0|SCLK~4_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|SCLK~4 .lut_mask = 16'h3672;
defparam \u9|u0|SCLK~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y18_N23
cycloneii_lcell_ff \u9|u0|SCLK (
	.clk(\u9|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u9|u0|SCLK~4_combout ),
	.sdata(gnd),
	.aclr(\u9|i2c_reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u9|u0|SCLK~regout ));

// Location: LCCOMB_X56_Y18_N4
cycloneii_lcell_comb \u9|u0|I2C_SCLK~1 (
// Equation(s):
// \u9|u0|I2C_SCLK~1_combout  = ((\u9|u0|I2C_SCLK~0_combout  & (!\u9|u0|SD_COUNTER [6] & !\u9|mI2C_CTRL_CLK~regout ))) # (!\u9|u0|SCLK~regout )

	.dataa(\u9|u0|I2C_SCLK~0_combout ),
	.datab(\u9|u0|SCLK~regout ),
	.datac(\u9|u0|SD_COUNTER [6]),
	.datad(\u9|mI2C_CTRL_CLK~regout ),
	.cin(gnd),
	.combout(\u9|u0|I2C_SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \u9|u0|I2C_SCLK~1 .lut_mask = 16'h333B;
defparam \u9|u0|I2C_SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iCLK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iCLK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iCLK_50));
// synopsys translate_off
defparam \iCLK_50~I .input_async_reset = "none";
defparam \iCLK_50~I .input_power_up = "low";
defparam \iCLK_50~I .input_register_mode = "none";
defparam \iCLK_50~I .input_sync_reset = "none";
defparam \iCLK_50~I .oe_async_reset = "none";
defparam \iCLK_50~I .oe_power_up = "low";
defparam \iCLK_50~I .oe_register_mode = "none";
defparam \iCLK_50~I .oe_sync_reset = "none";
defparam \iCLK_50~I .operation_mode = "input";
defparam \iCLK_50~I .output_async_reset = "none";
defparam \iCLK_50~I .output_power_up = "low";
defparam \iCLK_50~I .output_register_mode = "none";
defparam \iCLK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y3_N6
cycloneii_lcell_comb \rClk[0]~0 (
// Equation(s):
// \rClk[0]~0_combout  = !rClk[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(rClk[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\rClk[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rClk[0]~0 .lut_mask = 16'h0F0F;
defparam \rClk[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y3_N7
cycloneii_lcell_ff \rClk[0] (
	.clk(\iCLK_50~combout ),
	.datain(\rClk[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(rClk[0]));

// Location: LCCOMB_X2_Y33_N2
cycloneii_lcell_comb \u2|Frame_Cont[1]~32 (
// Equation(s):
// \u2|Frame_Cont[1]~32_combout  = (\u2|Frame_Cont [0] & (\u2|Frame_Cont [1] $ (VCC))) # (!\u2|Frame_Cont [0] & (\u2|Frame_Cont [1] & VCC))
// \u2|Frame_Cont[1]~33  = CARRY((\u2|Frame_Cont [0] & \u2|Frame_Cont [1]))

	.dataa(\u2|Frame_Cont [0]),
	.datab(\u2|Frame_Cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|Frame_Cont[1]~32_combout ),
	.cout(\u2|Frame_Cont[1]~33 ));
// synopsys translate_off
defparam \u2|Frame_Cont[1]~32 .lut_mask = 16'h6688;
defparam \u2|Frame_Cont[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N20
cycloneii_lcell_comb \u2|Pre_FVAL~feeder (
// Equation(s):
// \u2|Pre_FVAL~feeder_combout  = rCCD_FVAL

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(rCCD_FVAL),
	.cin(gnd),
	.combout(\u2|Pre_FVAL~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Pre_FVAL~feeder .lut_mask = 16'hFF00;
defparam \u2|Pre_FVAL~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N21
cycloneii_lcell_ff \u2|Pre_FVAL (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Pre_FVAL~feeder_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Pre_FVAL~regout ));

// Location: LCCOMB_X20_Y8_N22
cycloneii_lcell_comb \u2|always2~0 (
// Equation(s):
// \u2|always2~0_combout  = (\u2|mSTART~regout  & (!\u2|Pre_FVAL~regout  & rCCD_FVAL))

	.dataa(vcc),
	.datab(\u2|mSTART~regout ),
	.datac(\u2|Pre_FVAL~regout ),
	.datad(rCCD_FVAL),
	.cin(gnd),
	.combout(\u2|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always2~0 .lut_mask = 16'h0C00;
defparam \u2|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y33_N3
cycloneii_lcell_ff \u2|Frame_Cont[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[1]~32_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [1]));

// Location: LCCOMB_X2_Y33_N4
cycloneii_lcell_comb \u2|Frame_Cont[2]~34 (
// Equation(s):
// \u2|Frame_Cont[2]~34_combout  = (\u2|Frame_Cont [2] & (!\u2|Frame_Cont[1]~33 )) # (!\u2|Frame_Cont [2] & ((\u2|Frame_Cont[1]~33 ) # (GND)))
// \u2|Frame_Cont[2]~35  = CARRY((!\u2|Frame_Cont[1]~33 ) # (!\u2|Frame_Cont [2]))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[1]~33 ),
	.combout(\u2|Frame_Cont[2]~34_combout ),
	.cout(\u2|Frame_Cont[2]~35 ));
// synopsys translate_off
defparam \u2|Frame_Cont[2]~34 .lut_mask = 16'h3C3F;
defparam \u2|Frame_Cont[2]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y33_N5
cycloneii_lcell_ff \u2|Frame_Cont[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[2]~34_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [2]));

// Location: LCCOMB_X2_Y33_N6
cycloneii_lcell_comb \u2|Frame_Cont[3]~36 (
// Equation(s):
// \u2|Frame_Cont[3]~36_combout  = (\u2|Frame_Cont [3] & (\u2|Frame_Cont[2]~35  $ (GND))) # (!\u2|Frame_Cont [3] & (!\u2|Frame_Cont[2]~35  & VCC))
// \u2|Frame_Cont[3]~37  = CARRY((\u2|Frame_Cont [3] & !\u2|Frame_Cont[2]~35 ))

	.dataa(\u2|Frame_Cont [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[2]~35 ),
	.combout(\u2|Frame_Cont[3]~36_combout ),
	.cout(\u2|Frame_Cont[3]~37 ));
// synopsys translate_off
defparam \u2|Frame_Cont[3]~36 .lut_mask = 16'hA50A;
defparam \u2|Frame_Cont[3]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y33_N7
cycloneii_lcell_ff \u2|Frame_Cont[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[3]~36_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [3]));

// Location: LCCOMB_X20_Y8_N0
cycloneii_lcell_comb \u2|Frame_Cont[0]~31 (
// Equation(s):
// \u2|Frame_Cont[0]~31_combout  = \u2|Frame_Cont [0] $ (((!\u2|Pre_FVAL~regout  & (\u2|mSTART~regout  & rCCD_FVAL))))

	.dataa(\u2|Pre_FVAL~regout ),
	.datab(\u2|mSTART~regout ),
	.datac(\u2|Frame_Cont [0]),
	.datad(rCCD_FVAL),
	.cin(gnd),
	.combout(\u2|Frame_Cont[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Frame_Cont[0]~31 .lut_mask = 16'hB4F0;
defparam \u2|Frame_Cont[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N1
cycloneii_lcell_ff \u2|Frame_Cont[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[0]~31_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [0]));

// Location: LCCOMB_X20_Y8_N14
cycloneii_lcell_comb \u4|u0|WideOr6~0 (
// Equation(s):
// \u4|u0|WideOr6~0_combout  = (\u2|Frame_Cont [3] & (\u2|Frame_Cont [0] & (\u2|Frame_Cont [1] $ (\u2|Frame_Cont [2])))) # (!\u2|Frame_Cont [3] & (!\u2|Frame_Cont [1] & (\u2|Frame_Cont [2] $ (\u2|Frame_Cont [0]))))

	.dataa(\u2|Frame_Cont [1]),
	.datab(\u2|Frame_Cont [3]),
	.datac(\u2|Frame_Cont [2]),
	.datad(\u2|Frame_Cont [0]),
	.cin(gnd),
	.combout(\u4|u0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|WideOr6~0 .lut_mask = 16'h4910;
defparam \u4|u0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
cycloneii_lcell_comb \u4|u0|WideOr5~0 (
// Equation(s):
// \u4|u0|WideOr5~0_combout  = (\u2|Frame_Cont [1] & ((\u2|Frame_Cont [0] & (\u2|Frame_Cont [3])) # (!\u2|Frame_Cont [0] & ((\u2|Frame_Cont [2]))))) # (!\u2|Frame_Cont [1] & (\u2|Frame_Cont [2] & (\u2|Frame_Cont [3] $ (\u2|Frame_Cont [0]))))

	.dataa(\u2|Frame_Cont [1]),
	.datab(\u2|Frame_Cont [3]),
	.datac(\u2|Frame_Cont [2]),
	.datad(\u2|Frame_Cont [0]),
	.cin(gnd),
	.combout(\u4|u0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|WideOr5~0 .lut_mask = 16'h98E0;
defparam \u4|u0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N26
cycloneii_lcell_comb \u4|u0|WideOr4~0 (
// Equation(s):
// \u4|u0|WideOr4~0_combout  = (\u2|Frame_Cont [3] & (\u2|Frame_Cont [2] & ((\u2|Frame_Cont [1]) # (!\u2|Frame_Cont [0])))) # (!\u2|Frame_Cont [3] & (\u2|Frame_Cont [1] & (!\u2|Frame_Cont [2] & !\u2|Frame_Cont [0])))

	.dataa(\u2|Frame_Cont [1]),
	.datab(\u2|Frame_Cont [3]),
	.datac(\u2|Frame_Cont [2]),
	.datad(\u2|Frame_Cont [0]),
	.cin(gnd),
	.combout(\u4|u0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|WideOr4~0 .lut_mask = 16'h80C2;
defparam \u4|u0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
cycloneii_lcell_comb \u4|u0|WideOr3~0 (
// Equation(s):
// \u4|u0|WideOr3~0_combout  = (\u2|Frame_Cont [0] & (\u2|Frame_Cont [1] $ (((!\u2|Frame_Cont [2]))))) # (!\u2|Frame_Cont [0] & ((\u2|Frame_Cont [1] & (\u2|Frame_Cont [3] & !\u2|Frame_Cont [2])) # (!\u2|Frame_Cont [1] & (!\u2|Frame_Cont [3] & \u2|Frame_Cont 
// [2]))))

	.dataa(\u2|Frame_Cont [1]),
	.datab(\u2|Frame_Cont [3]),
	.datac(\u2|Frame_Cont [2]),
	.datad(\u2|Frame_Cont [0]),
	.cin(gnd),
	.combout(\u4|u0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|WideOr3~0 .lut_mask = 16'hA518;
defparam \u4|u0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
cycloneii_lcell_comb \u4|u0|WideOr2~0 (
// Equation(s):
// \u4|u0|WideOr2~0_combout  = (\u2|Frame_Cont [1] & (!\u2|Frame_Cont [3] & ((\u2|Frame_Cont [0])))) # (!\u2|Frame_Cont [1] & ((\u2|Frame_Cont [2] & (!\u2|Frame_Cont [3])) # (!\u2|Frame_Cont [2] & ((\u2|Frame_Cont [0])))))

	.dataa(\u2|Frame_Cont [1]),
	.datab(\u2|Frame_Cont [3]),
	.datac(\u2|Frame_Cont [2]),
	.datad(\u2|Frame_Cont [0]),
	.cin(gnd),
	.combout(\u4|u0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|WideOr2~0 .lut_mask = 16'h3710;
defparam \u4|u0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
cycloneii_lcell_comb \u4|u0|WideOr1~0 (
// Equation(s):
// \u4|u0|WideOr1~0_combout  = (\u2|Frame_Cont [1] & (!\u2|Frame_Cont [3] & ((\u2|Frame_Cont [0]) # (!\u2|Frame_Cont [2])))) # (!\u2|Frame_Cont [1] & (\u2|Frame_Cont [0] & (\u2|Frame_Cont [3] $ (!\u2|Frame_Cont [2]))))

	.dataa(\u2|Frame_Cont [1]),
	.datab(\u2|Frame_Cont [3]),
	.datac(\u2|Frame_Cont [2]),
	.datad(\u2|Frame_Cont [0]),
	.cin(gnd),
	.combout(\u4|u0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|WideOr1~0 .lut_mask = 16'h6302;
defparam \u4|u0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N2
cycloneii_lcell_comb \u4|u0|WideOr0~0 (
// Equation(s):
// \u4|u0|WideOr0~0_combout  = (\u2|Frame_Cont [0] & ((\u2|Frame_Cont [3]) # (\u2|Frame_Cont [1] $ (\u2|Frame_Cont [2])))) # (!\u2|Frame_Cont [0] & ((\u2|Frame_Cont [1]) # (\u2|Frame_Cont [3] $ (\u2|Frame_Cont [2]))))

	.dataa(\u2|Frame_Cont [1]),
	.datab(\u2|Frame_Cont [3]),
	.datac(\u2|Frame_Cont [2]),
	.datad(\u2|Frame_Cont [0]),
	.cin(gnd),
	.combout(\u4|u0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u0|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \u4|u0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N8
cycloneii_lcell_comb \u2|Frame_Cont[4]~38 (
// Equation(s):
// \u2|Frame_Cont[4]~38_combout  = (\u2|Frame_Cont [4] & (!\u2|Frame_Cont[3]~37 )) # (!\u2|Frame_Cont [4] & ((\u2|Frame_Cont[3]~37 ) # (GND)))
// \u2|Frame_Cont[4]~39  = CARRY((!\u2|Frame_Cont[3]~37 ) # (!\u2|Frame_Cont [4]))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[3]~37 ),
	.combout(\u2|Frame_Cont[4]~38_combout ),
	.cout(\u2|Frame_Cont[4]~39 ));
// synopsys translate_off
defparam \u2|Frame_Cont[4]~38 .lut_mask = 16'h3C3F;
defparam \u2|Frame_Cont[4]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y33_N9
cycloneii_lcell_ff \u2|Frame_Cont[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[4]~38_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [4]));

// Location: LCCOMB_X2_Y33_N10
cycloneii_lcell_comb \u2|Frame_Cont[5]~40 (
// Equation(s):
// \u2|Frame_Cont[5]~40_combout  = (\u2|Frame_Cont [5] & (\u2|Frame_Cont[4]~39  $ (GND))) # (!\u2|Frame_Cont [5] & (!\u2|Frame_Cont[4]~39  & VCC))
// \u2|Frame_Cont[5]~41  = CARRY((\u2|Frame_Cont [5] & !\u2|Frame_Cont[4]~39 ))

	.dataa(\u2|Frame_Cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[4]~39 ),
	.combout(\u2|Frame_Cont[5]~40_combout ),
	.cout(\u2|Frame_Cont[5]~41 ));
// synopsys translate_off
defparam \u2|Frame_Cont[5]~40 .lut_mask = 16'hA50A;
defparam \u2|Frame_Cont[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N12
cycloneii_lcell_comb \u2|Frame_Cont[6]~42 (
// Equation(s):
// \u2|Frame_Cont[6]~42_combout  = (\u2|Frame_Cont [6] & (!\u2|Frame_Cont[5]~41 )) # (!\u2|Frame_Cont [6] & ((\u2|Frame_Cont[5]~41 ) # (GND)))
// \u2|Frame_Cont[6]~43  = CARRY((!\u2|Frame_Cont[5]~41 ) # (!\u2|Frame_Cont [6]))

	.dataa(\u2|Frame_Cont [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[5]~41 ),
	.combout(\u2|Frame_Cont[6]~42_combout ),
	.cout(\u2|Frame_Cont[6]~43 ));
// synopsys translate_off
defparam \u2|Frame_Cont[6]~42 .lut_mask = 16'h5A5F;
defparam \u2|Frame_Cont[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N14
cycloneii_lcell_comb \u2|Frame_Cont[7]~44 (
// Equation(s):
// \u2|Frame_Cont[7]~44_combout  = (\u2|Frame_Cont [7] & (\u2|Frame_Cont[6]~43  $ (GND))) # (!\u2|Frame_Cont [7] & (!\u2|Frame_Cont[6]~43  & VCC))
// \u2|Frame_Cont[7]~45  = CARRY((\u2|Frame_Cont [7] & !\u2|Frame_Cont[6]~43 ))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[6]~43 ),
	.combout(\u2|Frame_Cont[7]~44_combout ),
	.cout(\u2|Frame_Cont[7]~45 ));
// synopsys translate_off
defparam \u2|Frame_Cont[7]~44 .lut_mask = 16'hC30C;
defparam \u2|Frame_Cont[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y33_N15
cycloneii_lcell_ff \u2|Frame_Cont[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[7]~44_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [7]));

// Location: LCFF_X2_Y33_N11
cycloneii_lcell_ff \u2|Frame_Cont[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[5]~40_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [5]));

// Location: LCFF_X2_Y33_N13
cycloneii_lcell_ff \u2|Frame_Cont[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[6]~42_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [6]));

// Location: LCCOMB_X52_Y1_N28
cycloneii_lcell_comb \u4|u1|WideOr6~0 (
// Equation(s):
// \u4|u1|WideOr6~0_combout  = (\u2|Frame_Cont [7] & (\u2|Frame_Cont [4] & (\u2|Frame_Cont [5] $ (\u2|Frame_Cont [6])))) # (!\u2|Frame_Cont [7] & (!\u2|Frame_Cont [5] & (\u2|Frame_Cont [6] $ (\u2|Frame_Cont [4]))))

	.dataa(\u2|Frame_Cont [7]),
	.datab(\u2|Frame_Cont [5]),
	.datac(\u2|Frame_Cont [6]),
	.datad(\u2|Frame_Cont [4]),
	.cin(gnd),
	.combout(\u4|u1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u1|WideOr6~0 .lut_mask = 16'h2910;
defparam \u4|u1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N18
cycloneii_lcell_comb \u4|u1|WideOr5~0 (
// Equation(s):
// \u4|u1|WideOr5~0_combout  = (\u2|Frame_Cont [7] & ((\u2|Frame_Cont [4] & (\u2|Frame_Cont [5])) # (!\u2|Frame_Cont [4] & ((\u2|Frame_Cont [6]))))) # (!\u2|Frame_Cont [7] & (\u2|Frame_Cont [6] & (\u2|Frame_Cont [5] $ (\u2|Frame_Cont [4]))))

	.dataa(\u2|Frame_Cont [7]),
	.datab(\u2|Frame_Cont [5]),
	.datac(\u2|Frame_Cont [6]),
	.datad(\u2|Frame_Cont [4]),
	.cin(gnd),
	.combout(\u4|u1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u1|WideOr5~0 .lut_mask = 16'h98E0;
defparam \u4|u1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N24
cycloneii_lcell_comb \u4|u1|WideOr4~0 (
// Equation(s):
// \u4|u1|WideOr4~0_combout  = (\u2|Frame_Cont [7] & (\u2|Frame_Cont [6] & ((\u2|Frame_Cont [5]) # (!\u2|Frame_Cont [4])))) # (!\u2|Frame_Cont [7] & (\u2|Frame_Cont [5] & (!\u2|Frame_Cont [6] & !\u2|Frame_Cont [4])))

	.dataa(\u2|Frame_Cont [7]),
	.datab(\u2|Frame_Cont [5]),
	.datac(\u2|Frame_Cont [6]),
	.datad(\u2|Frame_Cont [4]),
	.cin(gnd),
	.combout(\u4|u1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u1|WideOr4~0 .lut_mask = 16'h80A4;
defparam \u4|u1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N2
cycloneii_lcell_comb \u4|u1|WideOr3~0 (
// Equation(s):
// \u4|u1|WideOr3~0_combout  = (\u2|Frame_Cont [4] & ((\u2|Frame_Cont [5] $ (!\u2|Frame_Cont [6])))) # (!\u2|Frame_Cont [4] & ((\u2|Frame_Cont [7] & (\u2|Frame_Cont [5] & !\u2|Frame_Cont [6])) # (!\u2|Frame_Cont [7] & (!\u2|Frame_Cont [5] & \u2|Frame_Cont 
// [6]))))

	.dataa(\u2|Frame_Cont [7]),
	.datab(\u2|Frame_Cont [5]),
	.datac(\u2|Frame_Cont [6]),
	.datad(\u2|Frame_Cont [4]),
	.cin(gnd),
	.combout(\u4|u1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u1|WideOr3~0 .lut_mask = 16'hC318;
defparam \u4|u1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N12
cycloneii_lcell_comb \u4|u1|WideOr2~0 (
// Equation(s):
// \u4|u1|WideOr2~0_combout  = (\u2|Frame_Cont [5] & (!\u2|Frame_Cont [7] & ((\u2|Frame_Cont [4])))) # (!\u2|Frame_Cont [5] & ((\u2|Frame_Cont [6] & (!\u2|Frame_Cont [7])) # (!\u2|Frame_Cont [6] & ((\u2|Frame_Cont [4])))))

	.dataa(\u2|Frame_Cont [7]),
	.datab(\u2|Frame_Cont [5]),
	.datac(\u2|Frame_Cont [6]),
	.datad(\u2|Frame_Cont [4]),
	.cin(gnd),
	.combout(\u4|u1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u1|WideOr2~0 .lut_mask = 16'h5710;
defparam \u4|u1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N10
cycloneii_lcell_comb \u4|u1|WideOr1~0 (
// Equation(s):
// \u4|u1|WideOr1~0_combout  = (\u2|Frame_Cont [5] & (!\u2|Frame_Cont [7] & ((\u2|Frame_Cont [4]) # (!\u2|Frame_Cont [6])))) # (!\u2|Frame_Cont [5] & (\u2|Frame_Cont [4] & (\u2|Frame_Cont [7] $ (!\u2|Frame_Cont [6]))))

	.dataa(\u2|Frame_Cont [7]),
	.datab(\u2|Frame_Cont [5]),
	.datac(\u2|Frame_Cont [6]),
	.datad(\u2|Frame_Cont [4]),
	.cin(gnd),
	.combout(\u4|u1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u1|WideOr1~0 .lut_mask = 16'h6504;
defparam \u4|u1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y1_N20
cycloneii_lcell_comb \u4|u1|WideOr0~0 (
// Equation(s):
// \u4|u1|WideOr0~0_combout  = (\u2|Frame_Cont [4] & ((\u2|Frame_Cont [7]) # (\u2|Frame_Cont [5] $ (\u2|Frame_Cont [6])))) # (!\u2|Frame_Cont [4] & ((\u2|Frame_Cont [5]) # (\u2|Frame_Cont [7] $ (\u2|Frame_Cont [6]))))

	.dataa(\u2|Frame_Cont [7]),
	.datab(\u2|Frame_Cont [5]),
	.datac(\u2|Frame_Cont [6]),
	.datad(\u2|Frame_Cont [4]),
	.cin(gnd),
	.combout(\u4|u1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u1|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \u4|u1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N16
cycloneii_lcell_comb \u2|Frame_Cont[8]~46 (
// Equation(s):
// \u2|Frame_Cont[8]~46_combout  = (\u2|Frame_Cont [8] & (!\u2|Frame_Cont[7]~45 )) # (!\u2|Frame_Cont [8] & ((\u2|Frame_Cont[7]~45 ) # (GND)))
// \u2|Frame_Cont[8]~47  = CARRY((!\u2|Frame_Cont[7]~45 ) # (!\u2|Frame_Cont [8]))

	.dataa(\u2|Frame_Cont [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[7]~45 ),
	.combout(\u2|Frame_Cont[8]~46_combout ),
	.cout(\u2|Frame_Cont[8]~47 ));
// synopsys translate_off
defparam \u2|Frame_Cont[8]~46 .lut_mask = 16'h5A5F;
defparam \u2|Frame_Cont[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N18
cycloneii_lcell_comb \u2|Frame_Cont[9]~48 (
// Equation(s):
// \u2|Frame_Cont[9]~48_combout  = (\u2|Frame_Cont [9] & (\u2|Frame_Cont[8]~47  $ (GND))) # (!\u2|Frame_Cont [9] & (!\u2|Frame_Cont[8]~47  & VCC))
// \u2|Frame_Cont[9]~49  = CARRY((\u2|Frame_Cont [9] & !\u2|Frame_Cont[8]~47 ))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[8]~47 ),
	.combout(\u2|Frame_Cont[9]~48_combout ),
	.cout(\u2|Frame_Cont[9]~49 ));
// synopsys translate_off
defparam \u2|Frame_Cont[9]~48 .lut_mask = 16'hC30C;
defparam \u2|Frame_Cont[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y33_N19
cycloneii_lcell_ff \u2|Frame_Cont[9] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[9]~48_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [9]));

// Location: LCCOMB_X2_Y33_N20
cycloneii_lcell_comb \u2|Frame_Cont[10]~50 (
// Equation(s):
// \u2|Frame_Cont[10]~50_combout  = (\u2|Frame_Cont [10] & (!\u2|Frame_Cont[9]~49 )) # (!\u2|Frame_Cont [10] & ((\u2|Frame_Cont[9]~49 ) # (GND)))
// \u2|Frame_Cont[10]~51  = CARRY((!\u2|Frame_Cont[9]~49 ) # (!\u2|Frame_Cont [10]))

	.dataa(\u2|Frame_Cont [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[9]~49 ),
	.combout(\u2|Frame_Cont[10]~50_combout ),
	.cout(\u2|Frame_Cont[10]~51 ));
// synopsys translate_off
defparam \u2|Frame_Cont[10]~50 .lut_mask = 16'h5A5F;
defparam \u2|Frame_Cont[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N22
cycloneii_lcell_comb \u2|Frame_Cont[11]~52 (
// Equation(s):
// \u2|Frame_Cont[11]~52_combout  = (\u2|Frame_Cont [11] & (\u2|Frame_Cont[10]~51  $ (GND))) # (!\u2|Frame_Cont [11] & (!\u2|Frame_Cont[10]~51  & VCC))
// \u2|Frame_Cont[11]~53  = CARRY((\u2|Frame_Cont [11] & !\u2|Frame_Cont[10]~51 ))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[10]~51 ),
	.combout(\u2|Frame_Cont[11]~52_combout ),
	.cout(\u2|Frame_Cont[11]~53 ));
// synopsys translate_off
defparam \u2|Frame_Cont[11]~52 .lut_mask = 16'hC30C;
defparam \u2|Frame_Cont[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y33_N23
cycloneii_lcell_ff \u2|Frame_Cont[11] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[11]~52_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [11]));

// Location: LCFF_X2_Y33_N21
cycloneii_lcell_ff \u2|Frame_Cont[10] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[10]~50_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [10]));

// Location: LCFF_X2_Y33_N17
cycloneii_lcell_ff \u2|Frame_Cont[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[8]~46_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [8]));

// Location: LCCOMB_X2_Y4_N28
cycloneii_lcell_comb \u4|u2|WideOr6~0 (
// Equation(s):
// \u4|u2|WideOr6~0_combout  = (\u2|Frame_Cont [11] & (\u2|Frame_Cont [8] & (\u2|Frame_Cont [10] $ (\u2|Frame_Cont [9])))) # (!\u2|Frame_Cont [11] & (!\u2|Frame_Cont [9] & (\u2|Frame_Cont [10] $ (\u2|Frame_Cont [8]))))

	.dataa(\u2|Frame_Cont [11]),
	.datab(\u2|Frame_Cont [10]),
	.datac(\u2|Frame_Cont [9]),
	.datad(\u2|Frame_Cont [8]),
	.cin(gnd),
	.combout(\u4|u2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u2|WideOr6~0 .lut_mask = 16'h2904;
defparam \u4|u2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y4_N2
cycloneii_lcell_comb \u4|u2|WideOr5~0 (
// Equation(s):
// \u4|u2|WideOr5~0_combout  = (\u2|Frame_Cont [11] & ((\u2|Frame_Cont [8] & ((\u2|Frame_Cont [9]))) # (!\u2|Frame_Cont [8] & (\u2|Frame_Cont [10])))) # (!\u2|Frame_Cont [11] & (\u2|Frame_Cont [10] & (\u2|Frame_Cont [9] $ (\u2|Frame_Cont [8]))))

	.dataa(\u2|Frame_Cont [11]),
	.datab(\u2|Frame_Cont [10]),
	.datac(\u2|Frame_Cont [9]),
	.datad(\u2|Frame_Cont [8]),
	.cin(gnd),
	.combout(\u4|u2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u2|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \u4|u2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y4_N12
cycloneii_lcell_comb \u4|u2|WideOr4~0 (
// Equation(s):
// \u4|u2|WideOr4~0_combout  = (\u2|Frame_Cont [11] & (\u2|Frame_Cont [10] & ((\u2|Frame_Cont [9]) # (!\u2|Frame_Cont [8])))) # (!\u2|Frame_Cont [11] & (!\u2|Frame_Cont [10] & (\u2|Frame_Cont [9] & !\u2|Frame_Cont [8])))

	.dataa(\u2|Frame_Cont [11]),
	.datab(\u2|Frame_Cont [10]),
	.datac(\u2|Frame_Cont [9]),
	.datad(\u2|Frame_Cont [8]),
	.cin(gnd),
	.combout(\u4|u2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u2|WideOr4~0 .lut_mask = 16'h8098;
defparam \u4|u2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y4_N26
cycloneii_lcell_comb \u4|u2|WideOr3~0 (
// Equation(s):
// \u4|u2|WideOr3~0_combout  = (\u2|Frame_Cont [8] & ((\u2|Frame_Cont [10] $ (!\u2|Frame_Cont [9])))) # (!\u2|Frame_Cont [8] & ((\u2|Frame_Cont [11] & (!\u2|Frame_Cont [10] & \u2|Frame_Cont [9])) # (!\u2|Frame_Cont [11] & (\u2|Frame_Cont [10] & 
// !\u2|Frame_Cont [9]))))

	.dataa(\u2|Frame_Cont [11]),
	.datab(\u2|Frame_Cont [10]),
	.datac(\u2|Frame_Cont [9]),
	.datad(\u2|Frame_Cont [8]),
	.cin(gnd),
	.combout(\u4|u2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u2|WideOr3~0 .lut_mask = 16'hC324;
defparam \u4|u2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y4_N4
cycloneii_lcell_comb \u4|u2|WideOr2~0 (
// Equation(s):
// \u4|u2|WideOr2~0_combout  = (\u2|Frame_Cont [9] & (!\u2|Frame_Cont [11] & ((\u2|Frame_Cont [8])))) # (!\u2|Frame_Cont [9] & ((\u2|Frame_Cont [10] & (!\u2|Frame_Cont [11])) # (!\u2|Frame_Cont [10] & ((\u2|Frame_Cont [8])))))

	.dataa(\u2|Frame_Cont [11]),
	.datab(\u2|Frame_Cont [10]),
	.datac(\u2|Frame_Cont [9]),
	.datad(\u2|Frame_Cont [8]),
	.cin(gnd),
	.combout(\u4|u2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u2|WideOr2~0 .lut_mask = 16'h5704;
defparam \u4|u2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y4_N10
cycloneii_lcell_comb \u4|u2|WideOr1~0 (
// Equation(s):
// \u4|u2|WideOr1~0_combout  = (\u2|Frame_Cont [10] & (\u2|Frame_Cont [8] & (\u2|Frame_Cont [11] $ (\u2|Frame_Cont [9])))) # (!\u2|Frame_Cont [10] & (!\u2|Frame_Cont [11] & ((\u2|Frame_Cont [9]) # (\u2|Frame_Cont [8]))))

	.dataa(\u2|Frame_Cont [11]),
	.datab(\u2|Frame_Cont [10]),
	.datac(\u2|Frame_Cont [9]),
	.datad(\u2|Frame_Cont [8]),
	.cin(gnd),
	.combout(\u4|u2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u2|WideOr1~0 .lut_mask = 16'h5910;
defparam \u4|u2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y4_N24
cycloneii_lcell_comb \u4|u2|WideOr0~0 (
// Equation(s):
// \u4|u2|WideOr0~0_combout  = (\u2|Frame_Cont [8] & ((\u2|Frame_Cont [11]) # (\u2|Frame_Cont [10] $ (\u2|Frame_Cont [9])))) # (!\u2|Frame_Cont [8] & ((\u2|Frame_Cont [9]) # (\u2|Frame_Cont [11] $ (\u2|Frame_Cont [10]))))

	.dataa(\u2|Frame_Cont [11]),
	.datab(\u2|Frame_Cont [10]),
	.datac(\u2|Frame_Cont [9]),
	.datad(\u2|Frame_Cont [8]),
	.cin(gnd),
	.combout(\u4|u2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u2|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \u4|u2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N24
cycloneii_lcell_comb \u2|Frame_Cont[12]~54 (
// Equation(s):
// \u2|Frame_Cont[12]~54_combout  = (\u2|Frame_Cont [12] & (!\u2|Frame_Cont[11]~53 )) # (!\u2|Frame_Cont [12] & ((\u2|Frame_Cont[11]~53 ) # (GND)))
// \u2|Frame_Cont[12]~55  = CARRY((!\u2|Frame_Cont[11]~53 ) # (!\u2|Frame_Cont [12]))

	.dataa(\u2|Frame_Cont [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[11]~53 ),
	.combout(\u2|Frame_Cont[12]~54_combout ),
	.cout(\u2|Frame_Cont[12]~55 ));
// synopsys translate_off
defparam \u2|Frame_Cont[12]~54 .lut_mask = 16'h5A5F;
defparam \u2|Frame_Cont[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N26
cycloneii_lcell_comb \u2|Frame_Cont[13]~56 (
// Equation(s):
// \u2|Frame_Cont[13]~56_combout  = (\u2|Frame_Cont [13] & (\u2|Frame_Cont[12]~55  $ (GND))) # (!\u2|Frame_Cont [13] & (!\u2|Frame_Cont[12]~55  & VCC))
// \u2|Frame_Cont[13]~57  = CARRY((\u2|Frame_Cont [13] & !\u2|Frame_Cont[12]~55 ))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[12]~55 ),
	.combout(\u2|Frame_Cont[13]~56_combout ),
	.cout(\u2|Frame_Cont[13]~57 ));
// synopsys translate_off
defparam \u2|Frame_Cont[13]~56 .lut_mask = 16'hC30C;
defparam \u2|Frame_Cont[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y33_N27
cycloneii_lcell_ff \u2|Frame_Cont[13] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[13]~56_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [13]));

// Location: LCCOMB_X2_Y33_N28
cycloneii_lcell_comb \u2|Frame_Cont[14]~58 (
// Equation(s):
// \u2|Frame_Cont[14]~58_combout  = (\u2|Frame_Cont [14] & (!\u2|Frame_Cont[13]~57 )) # (!\u2|Frame_Cont [14] & ((\u2|Frame_Cont[13]~57 ) # (GND)))
// \u2|Frame_Cont[14]~59  = CARRY((!\u2|Frame_Cont[13]~57 ) # (!\u2|Frame_Cont [14]))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[13]~57 ),
	.combout(\u2|Frame_Cont[14]~58_combout ),
	.cout(\u2|Frame_Cont[14]~59 ));
// synopsys translate_off
defparam \u2|Frame_Cont[14]~58 .lut_mask = 16'h3C3F;
defparam \u2|Frame_Cont[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y33_N29
cycloneii_lcell_ff \u2|Frame_Cont[14] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[14]~58_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [14]));

// Location: LCCOMB_X2_Y33_N30
cycloneii_lcell_comb \u2|Frame_Cont[15]~60 (
// Equation(s):
// \u2|Frame_Cont[15]~60_combout  = (\u2|Frame_Cont [15] & (\u2|Frame_Cont[14]~59  $ (GND))) # (!\u2|Frame_Cont [15] & (!\u2|Frame_Cont[14]~59  & VCC))
// \u2|Frame_Cont[15]~61  = CARRY((\u2|Frame_Cont [15] & !\u2|Frame_Cont[14]~59 ))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[14]~59 ),
	.combout(\u2|Frame_Cont[15]~60_combout ),
	.cout(\u2|Frame_Cont[15]~61 ));
// synopsys translate_off
defparam \u2|Frame_Cont[15]~60 .lut_mask = 16'hC30C;
defparam \u2|Frame_Cont[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y33_N31
cycloneii_lcell_ff \u2|Frame_Cont[15] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[15]~60_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [15]));

// Location: LCFF_X2_Y33_N25
cycloneii_lcell_ff \u2|Frame_Cont[12] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[12]~54_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [12]));

// Location: LCCOMB_X2_Y33_N0
cycloneii_lcell_comb \u4|u3|WideOr6~0 (
// Equation(s):
// \u4|u3|WideOr6~0_combout  = (\u2|Frame_Cont [15] & (\u2|Frame_Cont [12] & (\u2|Frame_Cont [13] $ (\u2|Frame_Cont [14])))) # (!\u2|Frame_Cont [15] & (!\u2|Frame_Cont [13] & (\u2|Frame_Cont [12] $ (\u2|Frame_Cont [14]))))

	.dataa(\u2|Frame_Cont [13]),
	.datab(\u2|Frame_Cont [15]),
	.datac(\u2|Frame_Cont [12]),
	.datad(\u2|Frame_Cont [14]),
	.cin(gnd),
	.combout(\u4|u3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u3|WideOr6~0 .lut_mask = 16'h4190;
defparam \u4|u3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y37_N8
cycloneii_lcell_comb \u4|u3|WideOr5~0 (
// Equation(s):
// \u4|u3|WideOr5~0_combout  = (\u2|Frame_Cont [13] & ((\u2|Frame_Cont [12] & ((\u2|Frame_Cont [15]))) # (!\u2|Frame_Cont [12] & (\u2|Frame_Cont [14])))) # (!\u2|Frame_Cont [13] & (\u2|Frame_Cont [14] & (\u2|Frame_Cont [12] $ (\u2|Frame_Cont [15]))))

	.dataa(\u2|Frame_Cont [14]),
	.datab(\u2|Frame_Cont [12]),
	.datac(\u2|Frame_Cont [13]),
	.datad(\u2|Frame_Cont [15]),
	.cin(gnd),
	.combout(\u4|u3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u3|WideOr5~0 .lut_mask = 16'hE228;
defparam \u4|u3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y37_N6
cycloneii_lcell_comb \u4|u3|WideOr4~0 (
// Equation(s):
// \u4|u3|WideOr4~0_combout  = (\u2|Frame_Cont [14] & (\u2|Frame_Cont [15] & ((\u2|Frame_Cont [13]) # (!\u2|Frame_Cont [12])))) # (!\u2|Frame_Cont [14] & (!\u2|Frame_Cont [12] & (\u2|Frame_Cont [13] & !\u2|Frame_Cont [15])))

	.dataa(\u2|Frame_Cont [14]),
	.datab(\u2|Frame_Cont [12]),
	.datac(\u2|Frame_Cont [13]),
	.datad(\u2|Frame_Cont [15]),
	.cin(gnd),
	.combout(\u4|u3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u3|WideOr4~0 .lut_mask = 16'hA210;
defparam \u4|u3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y37_N12
cycloneii_lcell_comb \u4|u3|WideOr3~0 (
// Equation(s):
// \u4|u3|WideOr3~0_combout  = (\u2|Frame_Cont [12] & (\u2|Frame_Cont [14] $ ((!\u2|Frame_Cont [13])))) # (!\u2|Frame_Cont [12] & ((\u2|Frame_Cont [14] & (!\u2|Frame_Cont [13] & !\u2|Frame_Cont [15])) # (!\u2|Frame_Cont [14] & (\u2|Frame_Cont [13] & 
// \u2|Frame_Cont [15]))))

	.dataa(\u2|Frame_Cont [14]),
	.datab(\u2|Frame_Cont [12]),
	.datac(\u2|Frame_Cont [13]),
	.datad(\u2|Frame_Cont [15]),
	.cin(gnd),
	.combout(\u4|u3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u3|WideOr3~0 .lut_mask = 16'h9486;
defparam \u4|u3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y37_N10
cycloneii_lcell_comb \u4|u3|WideOr2~0 (
// Equation(s):
// \u4|u3|WideOr2~0_combout  = (\u2|Frame_Cont [13] & (((\u2|Frame_Cont [12] & !\u2|Frame_Cont [15])))) # (!\u2|Frame_Cont [13] & ((\u2|Frame_Cont [14] & ((!\u2|Frame_Cont [15]))) # (!\u2|Frame_Cont [14] & (\u2|Frame_Cont [12]))))

	.dataa(\u2|Frame_Cont [14]),
	.datab(\u2|Frame_Cont [12]),
	.datac(\u2|Frame_Cont [13]),
	.datad(\u2|Frame_Cont [15]),
	.cin(gnd),
	.combout(\u4|u3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u3|WideOr2~0 .lut_mask = 16'h04CE;
defparam \u4|u3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y37_N28
cycloneii_lcell_comb \u4|u3|WideOr1~0 (
// Equation(s):
// \u4|u3|WideOr1~0_combout  = (\u2|Frame_Cont [14] & (\u2|Frame_Cont [12] & (\u2|Frame_Cont [13] $ (\u2|Frame_Cont [15])))) # (!\u2|Frame_Cont [14] & (!\u2|Frame_Cont [15] & ((\u2|Frame_Cont [12]) # (\u2|Frame_Cont [13]))))

	.dataa(\u2|Frame_Cont [14]),
	.datab(\u2|Frame_Cont [12]),
	.datac(\u2|Frame_Cont [13]),
	.datad(\u2|Frame_Cont [15]),
	.cin(gnd),
	.combout(\u4|u3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u3|WideOr1~0 .lut_mask = 16'h08D4;
defparam \u4|u3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y37_N18
cycloneii_lcell_comb \u4|u3|WideOr0~0 (
// Equation(s):
// \u4|u3|WideOr0~0_combout  = (\u2|Frame_Cont [12] & ((\u2|Frame_Cont [15]) # (\u2|Frame_Cont [14] $ (\u2|Frame_Cont [13])))) # (!\u2|Frame_Cont [12] & ((\u2|Frame_Cont [13]) # (\u2|Frame_Cont [14] $ (\u2|Frame_Cont [15]))))

	.dataa(\u2|Frame_Cont [14]),
	.datab(\u2|Frame_Cont [12]),
	.datac(\u2|Frame_Cont [13]),
	.datad(\u2|Frame_Cont [15]),
	.cin(gnd),
	.combout(\u4|u3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u3|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \u4|u3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N0
cycloneii_lcell_comb \u2|Frame_Cont[16]~62 (
// Equation(s):
// \u2|Frame_Cont[16]~62_combout  = (\u2|Frame_Cont [16] & (!\u2|Frame_Cont[15]~61 )) # (!\u2|Frame_Cont [16] & ((\u2|Frame_Cont[15]~61 ) # (GND)))
// \u2|Frame_Cont[16]~63  = CARRY((!\u2|Frame_Cont[15]~61 ) # (!\u2|Frame_Cont [16]))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[15]~61 ),
	.combout(\u2|Frame_Cont[16]~62_combout ),
	.cout(\u2|Frame_Cont[16]~63 ));
// synopsys translate_off
defparam \u2|Frame_Cont[16]~62 .lut_mask = 16'h3C3F;
defparam \u2|Frame_Cont[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y32_N1
cycloneii_lcell_ff \u2|Frame_Cont[16] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[16]~62_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [16]));

// Location: LCCOMB_X2_Y32_N2
cycloneii_lcell_comb \u2|Frame_Cont[17]~64 (
// Equation(s):
// \u2|Frame_Cont[17]~64_combout  = (\u2|Frame_Cont [17] & (\u2|Frame_Cont[16]~63  $ (GND))) # (!\u2|Frame_Cont [17] & (!\u2|Frame_Cont[16]~63  & VCC))
// \u2|Frame_Cont[17]~65  = CARRY((\u2|Frame_Cont [17] & !\u2|Frame_Cont[16]~63 ))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[16]~63 ),
	.combout(\u2|Frame_Cont[17]~64_combout ),
	.cout(\u2|Frame_Cont[17]~65 ));
// synopsys translate_off
defparam \u2|Frame_Cont[17]~64 .lut_mask = 16'hC30C;
defparam \u2|Frame_Cont[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y32_N3
cycloneii_lcell_ff \u2|Frame_Cont[17] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[17]~64_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [17]));

// Location: LCCOMB_X2_Y32_N4
cycloneii_lcell_comb \u2|Frame_Cont[18]~66 (
// Equation(s):
// \u2|Frame_Cont[18]~66_combout  = (\u2|Frame_Cont [18] & (!\u2|Frame_Cont[17]~65 )) # (!\u2|Frame_Cont [18] & ((\u2|Frame_Cont[17]~65 ) # (GND)))
// \u2|Frame_Cont[18]~67  = CARRY((!\u2|Frame_Cont[17]~65 ) # (!\u2|Frame_Cont [18]))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[17]~65 ),
	.combout(\u2|Frame_Cont[18]~66_combout ),
	.cout(\u2|Frame_Cont[18]~67 ));
// synopsys translate_off
defparam \u2|Frame_Cont[18]~66 .lut_mask = 16'h3C3F;
defparam \u2|Frame_Cont[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y32_N5
cycloneii_lcell_ff \u2|Frame_Cont[18] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[18]~66_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [18]));

// Location: LCCOMB_X2_Y32_N6
cycloneii_lcell_comb \u2|Frame_Cont[19]~68 (
// Equation(s):
// \u2|Frame_Cont[19]~68_combout  = (\u2|Frame_Cont [19] & (\u2|Frame_Cont[18]~67  $ (GND))) # (!\u2|Frame_Cont [19] & (!\u2|Frame_Cont[18]~67  & VCC))
// \u2|Frame_Cont[19]~69  = CARRY((\u2|Frame_Cont [19] & !\u2|Frame_Cont[18]~67 ))

	.dataa(\u2|Frame_Cont [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[18]~67 ),
	.combout(\u2|Frame_Cont[19]~68_combout ),
	.cout(\u2|Frame_Cont[19]~69 ));
// synopsys translate_off
defparam \u2|Frame_Cont[19]~68 .lut_mask = 16'hA50A;
defparam \u2|Frame_Cont[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y32_N7
cycloneii_lcell_ff \u2|Frame_Cont[19] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[19]~68_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [19]));

// Location: LCCOMB_X1_Y32_N8
cycloneii_lcell_comb \u4|u4|WideOr6~0 (
// Equation(s):
// \u4|u4|WideOr6~0_combout  = (\u2|Frame_Cont [19] & (\u2|Frame_Cont [16] & (\u2|Frame_Cont [18] $ (\u2|Frame_Cont [17])))) # (!\u2|Frame_Cont [19] & (!\u2|Frame_Cont [17] & (\u2|Frame_Cont [18] $ (\u2|Frame_Cont [16]))))

	.dataa(\u2|Frame_Cont [19]),
	.datab(\u2|Frame_Cont [18]),
	.datac(\u2|Frame_Cont [16]),
	.datad(\u2|Frame_Cont [17]),
	.cin(gnd),
	.combout(\u4|u4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u4|WideOr6~0 .lut_mask = 16'h2094;
defparam \u4|u4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N26
cycloneii_lcell_comb \u4|u4|WideOr5~0 (
// Equation(s):
// \u4|u4|WideOr5~0_combout  = (\u2|Frame_Cont [19] & ((\u2|Frame_Cont [16] & ((\u2|Frame_Cont [17]))) # (!\u2|Frame_Cont [16] & (\u2|Frame_Cont [18])))) # (!\u2|Frame_Cont [19] & (\u2|Frame_Cont [18] & (\u2|Frame_Cont [16] $ (\u2|Frame_Cont [17]))))

	.dataa(\u2|Frame_Cont [19]),
	.datab(\u2|Frame_Cont [18]),
	.datac(\u2|Frame_Cont [16]),
	.datad(\u2|Frame_Cont [17]),
	.cin(gnd),
	.combout(\u4|u4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u4|WideOr5~0 .lut_mask = 16'hAC48;
defparam \u4|u4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N16
cycloneii_lcell_comb \u4|u4|WideOr4~0 (
// Equation(s):
// \u4|u4|WideOr4~0_combout  = (\u2|Frame_Cont [19] & (\u2|Frame_Cont [18] & ((\u2|Frame_Cont [17]) # (!\u2|Frame_Cont [16])))) # (!\u2|Frame_Cont [19] & (!\u2|Frame_Cont [18] & (!\u2|Frame_Cont [16] & \u2|Frame_Cont [17])))

	.dataa(\u2|Frame_Cont [19]),
	.datab(\u2|Frame_Cont [18]),
	.datac(\u2|Frame_Cont [16]),
	.datad(\u2|Frame_Cont [17]),
	.cin(gnd),
	.combout(\u4|u4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u4|WideOr4~0 .lut_mask = 16'h8908;
defparam \u4|u4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N6
cycloneii_lcell_comb \u4|u4|WideOr3~0 (
// Equation(s):
// \u4|u4|WideOr3~0_combout  = (\u2|Frame_Cont [16] & ((\u2|Frame_Cont [18] $ (!\u2|Frame_Cont [17])))) # (!\u2|Frame_Cont [16] & ((\u2|Frame_Cont [19] & (!\u2|Frame_Cont [18] & \u2|Frame_Cont [17])) # (!\u2|Frame_Cont [19] & (\u2|Frame_Cont [18] & 
// !\u2|Frame_Cont [17]))))

	.dataa(\u2|Frame_Cont [19]),
	.datab(\u2|Frame_Cont [18]),
	.datac(\u2|Frame_Cont [16]),
	.datad(\u2|Frame_Cont [17]),
	.cin(gnd),
	.combout(\u4|u4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u4|WideOr3~0 .lut_mask = 16'hC234;
defparam \u4|u4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N20
cycloneii_lcell_comb \u4|u4|WideOr2~0 (
// Equation(s):
// \u4|u4|WideOr2~0_combout  = (\u2|Frame_Cont [17] & (!\u2|Frame_Cont [19] & ((\u2|Frame_Cont [16])))) # (!\u2|Frame_Cont [17] & ((\u2|Frame_Cont [18] & (!\u2|Frame_Cont [19])) # (!\u2|Frame_Cont [18] & ((\u2|Frame_Cont [16])))))

	.dataa(\u2|Frame_Cont [19]),
	.datab(\u2|Frame_Cont [18]),
	.datac(\u2|Frame_Cont [16]),
	.datad(\u2|Frame_Cont [17]),
	.cin(gnd),
	.combout(\u4|u4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u4|WideOr2~0 .lut_mask = 16'h5074;
defparam \u4|u4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N10
cycloneii_lcell_comb \u4|u4|WideOr1~0 (
// Equation(s):
// \u4|u4|WideOr1~0_combout  = (\u2|Frame_Cont [18] & (\u2|Frame_Cont [16] & (\u2|Frame_Cont [19] $ (\u2|Frame_Cont [17])))) # (!\u2|Frame_Cont [18] & (!\u2|Frame_Cont [19] & ((\u2|Frame_Cont [16]) # (\u2|Frame_Cont [17]))))

	.dataa(\u2|Frame_Cont [19]),
	.datab(\u2|Frame_Cont [18]),
	.datac(\u2|Frame_Cont [16]),
	.datad(\u2|Frame_Cont [17]),
	.cin(gnd),
	.combout(\u4|u4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u4|WideOr1~0 .lut_mask = 16'h5190;
defparam \u4|u4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N0
cycloneii_lcell_comb \u4|u4|WideOr0~0 (
// Equation(s):
// \u4|u4|WideOr0~0_combout  = (\u2|Frame_Cont [16] & ((\u2|Frame_Cont [19]) # (\u2|Frame_Cont [18] $ (\u2|Frame_Cont [17])))) # (!\u2|Frame_Cont [16] & ((\u2|Frame_Cont [17]) # (\u2|Frame_Cont [19] $ (\u2|Frame_Cont [18]))))

	.dataa(\u2|Frame_Cont [19]),
	.datab(\u2|Frame_Cont [18]),
	.datac(\u2|Frame_Cont [16]),
	.datad(\u2|Frame_Cont [17]),
	.cin(gnd),
	.combout(\u4|u4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u4|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \u4|u4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N8
cycloneii_lcell_comb \u2|Frame_Cont[20]~70 (
// Equation(s):
// \u2|Frame_Cont[20]~70_combout  = (\u2|Frame_Cont [20] & (!\u2|Frame_Cont[19]~69 )) # (!\u2|Frame_Cont [20] & ((\u2|Frame_Cont[19]~69 ) # (GND)))
// \u2|Frame_Cont[20]~71  = CARRY((!\u2|Frame_Cont[19]~69 ) # (!\u2|Frame_Cont [20]))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[19]~69 ),
	.combout(\u2|Frame_Cont[20]~70_combout ),
	.cout(\u2|Frame_Cont[20]~71 ));
// synopsys translate_off
defparam \u2|Frame_Cont[20]~70 .lut_mask = 16'h3C3F;
defparam \u2|Frame_Cont[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y32_N9
cycloneii_lcell_ff \u2|Frame_Cont[20] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[20]~70_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [20]));

// Location: LCCOMB_X2_Y32_N10
cycloneii_lcell_comb \u2|Frame_Cont[21]~72 (
// Equation(s):
// \u2|Frame_Cont[21]~72_combout  = (\u2|Frame_Cont [21] & (\u2|Frame_Cont[20]~71  $ (GND))) # (!\u2|Frame_Cont [21] & (!\u2|Frame_Cont[20]~71  & VCC))
// \u2|Frame_Cont[21]~73  = CARRY((\u2|Frame_Cont [21] & !\u2|Frame_Cont[20]~71 ))

	.dataa(\u2|Frame_Cont [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[20]~71 ),
	.combout(\u2|Frame_Cont[21]~72_combout ),
	.cout(\u2|Frame_Cont[21]~73 ));
// synopsys translate_off
defparam \u2|Frame_Cont[21]~72 .lut_mask = 16'hA50A;
defparam \u2|Frame_Cont[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y32_N11
cycloneii_lcell_ff \u2|Frame_Cont[21] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[21]~72_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [21]));

// Location: LCCOMB_X2_Y32_N12
cycloneii_lcell_comb \u2|Frame_Cont[22]~74 (
// Equation(s):
// \u2|Frame_Cont[22]~74_combout  = (\u2|Frame_Cont [22] & (!\u2|Frame_Cont[21]~73 )) # (!\u2|Frame_Cont [22] & ((\u2|Frame_Cont[21]~73 ) # (GND)))
// \u2|Frame_Cont[22]~75  = CARRY((!\u2|Frame_Cont[21]~73 ) # (!\u2|Frame_Cont [22]))

	.dataa(\u2|Frame_Cont [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[21]~73 ),
	.combout(\u2|Frame_Cont[22]~74_combout ),
	.cout(\u2|Frame_Cont[22]~75 ));
// synopsys translate_off
defparam \u2|Frame_Cont[22]~74 .lut_mask = 16'h5A5F;
defparam \u2|Frame_Cont[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N14
cycloneii_lcell_comb \u2|Frame_Cont[23]~76 (
// Equation(s):
// \u2|Frame_Cont[23]~76_combout  = (\u2|Frame_Cont [23] & (\u2|Frame_Cont[22]~75  $ (GND))) # (!\u2|Frame_Cont [23] & (!\u2|Frame_Cont[22]~75  & VCC))
// \u2|Frame_Cont[23]~77  = CARRY((\u2|Frame_Cont [23] & !\u2|Frame_Cont[22]~75 ))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[22]~75 ),
	.combout(\u2|Frame_Cont[23]~76_combout ),
	.cout(\u2|Frame_Cont[23]~77 ));
// synopsys translate_off
defparam \u2|Frame_Cont[23]~76 .lut_mask = 16'hC30C;
defparam \u2|Frame_Cont[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y32_N15
cycloneii_lcell_ff \u2|Frame_Cont[23] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[23]~76_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [23]));

// Location: LCFF_X2_Y32_N13
cycloneii_lcell_ff \u2|Frame_Cont[22] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[22]~74_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [22]));

// Location: LCCOMB_X1_Y34_N16
cycloneii_lcell_comb \u4|u5|WideOr6~0 (
// Equation(s):
// \u4|u5|WideOr6~0_combout  = (\u2|Frame_Cont [23] & (\u2|Frame_Cont [20] & (\u2|Frame_Cont [21] $ (\u2|Frame_Cont [22])))) # (!\u2|Frame_Cont [23] & (!\u2|Frame_Cont [21] & (\u2|Frame_Cont [20] $ (\u2|Frame_Cont [22]))))

	.dataa(\u2|Frame_Cont [21]),
	.datab(\u2|Frame_Cont [20]),
	.datac(\u2|Frame_Cont [23]),
	.datad(\u2|Frame_Cont [22]),
	.cin(gnd),
	.combout(\u4|u5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u5|WideOr6~0 .lut_mask = 16'h4184;
defparam \u4|u5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N6
cycloneii_lcell_comb \u4|u5|WideOr5~0 (
// Equation(s):
// \u4|u5|WideOr5~0_combout  = (\u2|Frame_Cont [21] & ((\u2|Frame_Cont [20] & (\u2|Frame_Cont [23])) # (!\u2|Frame_Cont [20] & ((\u2|Frame_Cont [22]))))) # (!\u2|Frame_Cont [21] & (\u2|Frame_Cont [22] & (\u2|Frame_Cont [20] $ (\u2|Frame_Cont [23]))))

	.dataa(\u2|Frame_Cont [21]),
	.datab(\u2|Frame_Cont [20]),
	.datac(\u2|Frame_Cont [23]),
	.datad(\u2|Frame_Cont [22]),
	.cin(gnd),
	.combout(\u4|u5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u5|WideOr5~0 .lut_mask = 16'hB680;
defparam \u4|u5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N28
cycloneii_lcell_comb \u4|u5|WideOr4~0 (
// Equation(s):
// \u4|u5|WideOr4~0_combout  = (\u2|Frame_Cont [23] & (\u2|Frame_Cont [22] & ((\u2|Frame_Cont [21]) # (!\u2|Frame_Cont [20])))) # (!\u2|Frame_Cont [23] & (\u2|Frame_Cont [21] & (!\u2|Frame_Cont [20] & !\u2|Frame_Cont [22])))

	.dataa(\u2|Frame_Cont [21]),
	.datab(\u2|Frame_Cont [20]),
	.datac(\u2|Frame_Cont [23]),
	.datad(\u2|Frame_Cont [22]),
	.cin(gnd),
	.combout(\u4|u5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u5|WideOr4~0 .lut_mask = 16'hB002;
defparam \u4|u5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N26
cycloneii_lcell_comb \u4|u5|WideOr3~0 (
// Equation(s):
// \u4|u5|WideOr3~0_combout  = (\u2|Frame_Cont [20] & (\u2|Frame_Cont [21] $ (((!\u2|Frame_Cont [22]))))) # (!\u2|Frame_Cont [20] & ((\u2|Frame_Cont [21] & (\u2|Frame_Cont [23] & !\u2|Frame_Cont [22])) # (!\u2|Frame_Cont [21] & (!\u2|Frame_Cont [23] & 
// \u2|Frame_Cont [22]))))

	.dataa(\u2|Frame_Cont [21]),
	.datab(\u2|Frame_Cont [20]),
	.datac(\u2|Frame_Cont [23]),
	.datad(\u2|Frame_Cont [22]),
	.cin(gnd),
	.combout(\u4|u5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u5|WideOr3~0 .lut_mask = 16'h8964;
defparam \u4|u5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N0
cycloneii_lcell_comb \u4|u5|WideOr2~0 (
// Equation(s):
// \u4|u5|WideOr2~0_combout  = (\u2|Frame_Cont [21] & (\u2|Frame_Cont [20] & (!\u2|Frame_Cont [23]))) # (!\u2|Frame_Cont [21] & ((\u2|Frame_Cont [22] & ((!\u2|Frame_Cont [23]))) # (!\u2|Frame_Cont [22] & (\u2|Frame_Cont [20]))))

	.dataa(\u2|Frame_Cont [21]),
	.datab(\u2|Frame_Cont [20]),
	.datac(\u2|Frame_Cont [23]),
	.datad(\u2|Frame_Cont [22]),
	.cin(gnd),
	.combout(\u4|u5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u5|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \u4|u5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N10
cycloneii_lcell_comb \u4|u5|WideOr1~0 (
// Equation(s):
// \u4|u5|WideOr1~0_combout  = (\u2|Frame_Cont [21] & (!\u2|Frame_Cont [23] & ((\u2|Frame_Cont [20]) # (!\u2|Frame_Cont [22])))) # (!\u2|Frame_Cont [21] & (\u2|Frame_Cont [20] & (\u2|Frame_Cont [23] $ (!\u2|Frame_Cont [22]))))

	.dataa(\u2|Frame_Cont [21]),
	.datab(\u2|Frame_Cont [20]),
	.datac(\u2|Frame_Cont [23]),
	.datad(\u2|Frame_Cont [22]),
	.cin(gnd),
	.combout(\u4|u5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u5|WideOr1~0 .lut_mask = 16'h480E;
defparam \u4|u5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N12
cycloneii_lcell_comb \u4|u5|WideOr0~0 (
// Equation(s):
// \u4|u5|WideOr0~0_combout  = (\u2|Frame_Cont [20] & ((\u2|Frame_Cont [23]) # (\u2|Frame_Cont [21] $ (\u2|Frame_Cont [22])))) # (!\u2|Frame_Cont [20] & ((\u2|Frame_Cont [21]) # (\u2|Frame_Cont [23] $ (\u2|Frame_Cont [22]))))

	.dataa(\u2|Frame_Cont [21]),
	.datab(\u2|Frame_Cont [20]),
	.datac(\u2|Frame_Cont [23]),
	.datad(\u2|Frame_Cont [22]),
	.cin(gnd),
	.combout(\u4|u5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u5|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \u4|u5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N16
cycloneii_lcell_comb \u2|Frame_Cont[24]~78 (
// Equation(s):
// \u2|Frame_Cont[24]~78_combout  = (\u2|Frame_Cont [24] & (!\u2|Frame_Cont[23]~77 )) # (!\u2|Frame_Cont [24] & ((\u2|Frame_Cont[23]~77 ) # (GND)))
// \u2|Frame_Cont[24]~79  = CARRY((!\u2|Frame_Cont[23]~77 ) # (!\u2|Frame_Cont [24]))

	.dataa(\u2|Frame_Cont [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[23]~77 ),
	.combout(\u2|Frame_Cont[24]~78_combout ),
	.cout(\u2|Frame_Cont[24]~79 ));
// synopsys translate_off
defparam \u2|Frame_Cont[24]~78 .lut_mask = 16'h5A5F;
defparam \u2|Frame_Cont[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N18
cycloneii_lcell_comb \u2|Frame_Cont[25]~80 (
// Equation(s):
// \u2|Frame_Cont[25]~80_combout  = (\u2|Frame_Cont [25] & (\u2|Frame_Cont[24]~79  $ (GND))) # (!\u2|Frame_Cont [25] & (!\u2|Frame_Cont[24]~79  & VCC))
// \u2|Frame_Cont[25]~81  = CARRY((\u2|Frame_Cont [25] & !\u2|Frame_Cont[24]~79 ))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[24]~79 ),
	.combout(\u2|Frame_Cont[25]~80_combout ),
	.cout(\u2|Frame_Cont[25]~81 ));
// synopsys translate_off
defparam \u2|Frame_Cont[25]~80 .lut_mask = 16'hC30C;
defparam \u2|Frame_Cont[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y32_N19
cycloneii_lcell_ff \u2|Frame_Cont[25] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[25]~80_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [25]));

// Location: LCCOMB_X2_Y32_N20
cycloneii_lcell_comb \u2|Frame_Cont[26]~82 (
// Equation(s):
// \u2|Frame_Cont[26]~82_combout  = (\u2|Frame_Cont [26] & (!\u2|Frame_Cont[25]~81 )) # (!\u2|Frame_Cont [26] & ((\u2|Frame_Cont[25]~81 ) # (GND)))
// \u2|Frame_Cont[26]~83  = CARRY((!\u2|Frame_Cont[25]~81 ) # (!\u2|Frame_Cont [26]))

	.dataa(\u2|Frame_Cont [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[25]~81 ),
	.combout(\u2|Frame_Cont[26]~82_combout ),
	.cout(\u2|Frame_Cont[26]~83 ));
// synopsys translate_off
defparam \u2|Frame_Cont[26]~82 .lut_mask = 16'h5A5F;
defparam \u2|Frame_Cont[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N22
cycloneii_lcell_comb \u2|Frame_Cont[27]~84 (
// Equation(s):
// \u2|Frame_Cont[27]~84_combout  = (\u2|Frame_Cont [27] & (\u2|Frame_Cont[26]~83  $ (GND))) # (!\u2|Frame_Cont [27] & (!\u2|Frame_Cont[26]~83  & VCC))
// \u2|Frame_Cont[27]~85  = CARRY((\u2|Frame_Cont [27] & !\u2|Frame_Cont[26]~83 ))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[26]~83 ),
	.combout(\u2|Frame_Cont[27]~84_combout ),
	.cout(\u2|Frame_Cont[27]~85 ));
// synopsys translate_off
defparam \u2|Frame_Cont[27]~84 .lut_mask = 16'hC30C;
defparam \u2|Frame_Cont[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y32_N23
cycloneii_lcell_ff \u2|Frame_Cont[27] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[27]~84_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [27]));

// Location: LCFF_X2_Y32_N17
cycloneii_lcell_ff \u2|Frame_Cont[24] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[24]~78_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [24]));

// Location: LCFF_X2_Y32_N21
cycloneii_lcell_ff \u2|Frame_Cont[26] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[26]~82_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [26]));

// Location: LCCOMB_X1_Y46_N24
cycloneii_lcell_comb \u4|u6|WideOr6~0 (
// Equation(s):
// \u4|u6|WideOr6~0_combout  = (\u2|Frame_Cont [27] & (\u2|Frame_Cont [24] & (\u2|Frame_Cont [25] $ (\u2|Frame_Cont [26])))) # (!\u2|Frame_Cont [27] & (!\u2|Frame_Cont [25] & (\u2|Frame_Cont [24] $ (\u2|Frame_Cont [26]))))

	.dataa(\u2|Frame_Cont [25]),
	.datab(\u2|Frame_Cont [27]),
	.datac(\u2|Frame_Cont [24]),
	.datad(\u2|Frame_Cont [26]),
	.cin(gnd),
	.combout(\u4|u6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u6|WideOr6~0 .lut_mask = 16'h4190;
defparam \u4|u6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y46_N22
cycloneii_lcell_comb \u4|u6|WideOr5~0 (
// Equation(s):
// \u4|u6|WideOr5~0_combout  = (\u2|Frame_Cont [25] & ((\u2|Frame_Cont [24] & (\u2|Frame_Cont [27])) # (!\u2|Frame_Cont [24] & ((\u2|Frame_Cont [26]))))) # (!\u2|Frame_Cont [25] & (\u2|Frame_Cont [26] & (\u2|Frame_Cont [27] $ (\u2|Frame_Cont [24]))))

	.dataa(\u2|Frame_Cont [25]),
	.datab(\u2|Frame_Cont [27]),
	.datac(\u2|Frame_Cont [24]),
	.datad(\u2|Frame_Cont [26]),
	.cin(gnd),
	.combout(\u4|u6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u6|WideOr5~0 .lut_mask = 16'h9E80;
defparam \u4|u6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y46_N12
cycloneii_lcell_comb \u4|u6|WideOr4~0 (
// Equation(s):
// \u4|u6|WideOr4~0_combout  = (\u2|Frame_Cont [27] & (\u2|Frame_Cont [26] & ((\u2|Frame_Cont [25]) # (!\u2|Frame_Cont [24])))) # (!\u2|Frame_Cont [27] & (\u2|Frame_Cont [25] & (!\u2|Frame_Cont [24] & !\u2|Frame_Cont [26])))

	.dataa(\u2|Frame_Cont [25]),
	.datab(\u2|Frame_Cont [27]),
	.datac(\u2|Frame_Cont [24]),
	.datad(\u2|Frame_Cont [26]),
	.cin(gnd),
	.combout(\u4|u6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u6|WideOr4~0 .lut_mask = 16'h8C02;
defparam \u4|u6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y46_N26
cycloneii_lcell_comb \u4|u6|WideOr3~0 (
// Equation(s):
// \u4|u6|WideOr3~0_combout  = (\u2|Frame_Cont [24] & (\u2|Frame_Cont [25] $ (((!\u2|Frame_Cont [26]))))) # (!\u2|Frame_Cont [24] & ((\u2|Frame_Cont [25] & (\u2|Frame_Cont [27] & !\u2|Frame_Cont [26])) # (!\u2|Frame_Cont [25] & (!\u2|Frame_Cont [27] & 
// \u2|Frame_Cont [26]))))

	.dataa(\u2|Frame_Cont [25]),
	.datab(\u2|Frame_Cont [27]),
	.datac(\u2|Frame_Cont [24]),
	.datad(\u2|Frame_Cont [26]),
	.cin(gnd),
	.combout(\u4|u6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u6|WideOr3~0 .lut_mask = 16'hA158;
defparam \u4|u6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y46_N0
cycloneii_lcell_comb \u4|u6|WideOr2~0 (
// Equation(s):
// \u4|u6|WideOr2~0_combout  = (\u2|Frame_Cont [25] & (!\u2|Frame_Cont [27] & (\u2|Frame_Cont [24]))) # (!\u2|Frame_Cont [25] & ((\u2|Frame_Cont [26] & (!\u2|Frame_Cont [27])) # (!\u2|Frame_Cont [26] & ((\u2|Frame_Cont [24])))))

	.dataa(\u2|Frame_Cont [25]),
	.datab(\u2|Frame_Cont [27]),
	.datac(\u2|Frame_Cont [24]),
	.datad(\u2|Frame_Cont [26]),
	.cin(gnd),
	.combout(\u4|u6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u6|WideOr2~0 .lut_mask = 16'h3170;
defparam \u4|u6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y46_N10
cycloneii_lcell_comb \u4|u6|WideOr1~0 (
// Equation(s):
// \u4|u6|WideOr1~0_combout  = (\u2|Frame_Cont [25] & (!\u2|Frame_Cont [27] & ((\u2|Frame_Cont [24]) # (!\u2|Frame_Cont [26])))) # (!\u2|Frame_Cont [25] & (\u2|Frame_Cont [24] & (\u2|Frame_Cont [27] $ (!\u2|Frame_Cont [26]))))

	.dataa(\u2|Frame_Cont [25]),
	.datab(\u2|Frame_Cont [27]),
	.datac(\u2|Frame_Cont [24]),
	.datad(\u2|Frame_Cont [26]),
	.cin(gnd),
	.combout(\u4|u6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u6|WideOr1~0 .lut_mask = 16'h6032;
defparam \u4|u6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y46_N20
cycloneii_lcell_comb \u4|u6|WideOr0~0 (
// Equation(s):
// \u4|u6|WideOr0~0_combout  = (\u2|Frame_Cont [24] & ((\u2|Frame_Cont [27]) # (\u2|Frame_Cont [25] $ (\u2|Frame_Cont [26])))) # (!\u2|Frame_Cont [24] & ((\u2|Frame_Cont [25]) # (\u2|Frame_Cont [27] $ (\u2|Frame_Cont [26]))))

	.dataa(\u2|Frame_Cont [25]),
	.datab(\u2|Frame_Cont [27]),
	.datac(\u2|Frame_Cont [24]),
	.datad(\u2|Frame_Cont [26]),
	.cin(gnd),
	.combout(\u4|u6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u6|WideOr0~0 .lut_mask = 16'hDBEE;
defparam \u4|u6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N24
cycloneii_lcell_comb \u2|Frame_Cont[28]~86 (
// Equation(s):
// \u2|Frame_Cont[28]~86_combout  = (\u2|Frame_Cont [28] & (!\u2|Frame_Cont[27]~85 )) # (!\u2|Frame_Cont [28] & ((\u2|Frame_Cont[27]~85 ) # (GND)))
// \u2|Frame_Cont[28]~87  = CARRY((!\u2|Frame_Cont[27]~85 ) # (!\u2|Frame_Cont [28]))

	.dataa(\u2|Frame_Cont [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[27]~85 ),
	.combout(\u2|Frame_Cont[28]~86_combout ),
	.cout(\u2|Frame_Cont[28]~87 ));
// synopsys translate_off
defparam \u2|Frame_Cont[28]~86 .lut_mask = 16'h5A5F;
defparam \u2|Frame_Cont[28]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N26
cycloneii_lcell_comb \u2|Frame_Cont[29]~88 (
// Equation(s):
// \u2|Frame_Cont[29]~88_combout  = (\u2|Frame_Cont [29] & (\u2|Frame_Cont[28]~87  $ (GND))) # (!\u2|Frame_Cont [29] & (!\u2|Frame_Cont[28]~87  & VCC))
// \u2|Frame_Cont[29]~89  = CARRY((\u2|Frame_Cont [29] & !\u2|Frame_Cont[28]~87 ))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[28]~87 ),
	.combout(\u2|Frame_Cont[29]~88_combout ),
	.cout(\u2|Frame_Cont[29]~89 ));
// synopsys translate_off
defparam \u2|Frame_Cont[29]~88 .lut_mask = 16'hC30C;
defparam \u2|Frame_Cont[29]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y32_N27
cycloneii_lcell_ff \u2|Frame_Cont[29] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[29]~88_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [29]));

// Location: LCCOMB_X2_Y32_N28
cycloneii_lcell_comb \u2|Frame_Cont[30]~90 (
// Equation(s):
// \u2|Frame_Cont[30]~90_combout  = (\u2|Frame_Cont [30] & (!\u2|Frame_Cont[29]~89 )) # (!\u2|Frame_Cont [30] & ((\u2|Frame_Cont[29]~89 ) # (GND)))
// \u2|Frame_Cont[30]~91  = CARRY((!\u2|Frame_Cont[29]~89 ) # (!\u2|Frame_Cont [30]))

	.dataa(vcc),
	.datab(\u2|Frame_Cont [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u2|Frame_Cont[29]~89 ),
	.combout(\u2|Frame_Cont[30]~90_combout ),
	.cout(\u2|Frame_Cont[30]~91 ));
// synopsys translate_off
defparam \u2|Frame_Cont[30]~90 .lut_mask = 16'h3C3F;
defparam \u2|Frame_Cont[30]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y32_N29
cycloneii_lcell_ff \u2|Frame_Cont[30] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[30]~90_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [30]));

// Location: LCCOMB_X2_Y32_N30
cycloneii_lcell_comb \u2|Frame_Cont[31]~92 (
// Equation(s):
// \u2|Frame_Cont[31]~92_combout  = \u2|Frame_Cont[30]~91  $ (!\u2|Frame_Cont [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u2|Frame_Cont [31]),
	.cin(\u2|Frame_Cont[30]~91 ),
	.combout(\u2|Frame_Cont[31]~92_combout ),
	.cout());
// synopsys translate_off
defparam \u2|Frame_Cont[31]~92 .lut_mask = 16'hF00F;
defparam \u2|Frame_Cont[31]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X2_Y32_N31
cycloneii_lcell_ff \u2|Frame_Cont[31] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[31]~92_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [31]));

// Location: LCFF_X2_Y32_N25
cycloneii_lcell_ff \u2|Frame_Cont[28] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Frame_Cont[28]~86_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Frame_Cont [28]));

// Location: LCCOMB_X1_Y36_N0
cycloneii_lcell_comb \u4|u7|WideOr6~0 (
// Equation(s):
// \u4|u7|WideOr6~0_combout  = (\u2|Frame_Cont [30] & (!\u2|Frame_Cont [29] & (\u2|Frame_Cont [31] $ (!\u2|Frame_Cont [28])))) # (!\u2|Frame_Cont [30] & (\u2|Frame_Cont [28] & (\u2|Frame_Cont [31] $ (!\u2|Frame_Cont [29]))))

	.dataa(\u2|Frame_Cont [30]),
	.datab(\u2|Frame_Cont [31]),
	.datac(\u2|Frame_Cont [29]),
	.datad(\u2|Frame_Cont [28]),
	.cin(gnd),
	.combout(\u4|u7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u7|WideOr6~0 .lut_mask = 16'h4902;
defparam \u4|u7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N6
cycloneii_lcell_comb \u4|u7|WideOr5~0 (
// Equation(s):
// \u4|u7|WideOr5~0_combout  = (\u2|Frame_Cont [31] & ((\u2|Frame_Cont [28] & ((\u2|Frame_Cont [29]))) # (!\u2|Frame_Cont [28] & (\u2|Frame_Cont [30])))) # (!\u2|Frame_Cont [31] & (\u2|Frame_Cont [30] & (\u2|Frame_Cont [29] $ (\u2|Frame_Cont [28]))))

	.dataa(\u2|Frame_Cont [30]),
	.datab(\u2|Frame_Cont [31]),
	.datac(\u2|Frame_Cont [29]),
	.datad(\u2|Frame_Cont [28]),
	.cin(gnd),
	.combout(\u4|u7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u7|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \u4|u7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N20
cycloneii_lcell_comb \u4|u7|WideOr4~0 (
// Equation(s):
// \u4|u7|WideOr4~0_combout  = (\u2|Frame_Cont [30] & (\u2|Frame_Cont [31] & ((\u2|Frame_Cont [29]) # (!\u2|Frame_Cont [28])))) # (!\u2|Frame_Cont [30] & (!\u2|Frame_Cont [31] & (\u2|Frame_Cont [29] & !\u2|Frame_Cont [28])))

	.dataa(\u2|Frame_Cont [30]),
	.datab(\u2|Frame_Cont [31]),
	.datac(\u2|Frame_Cont [29]),
	.datad(\u2|Frame_Cont [28]),
	.cin(gnd),
	.combout(\u4|u7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u7|WideOr4~0 .lut_mask = 16'h8098;
defparam \u4|u7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N10
cycloneii_lcell_comb \u4|u7|WideOr3~0 (
// Equation(s):
// \u4|u7|WideOr3~0_combout  = (\u2|Frame_Cont [28] & (\u2|Frame_Cont [30] $ (((!\u2|Frame_Cont [29]))))) # (!\u2|Frame_Cont [28] & ((\u2|Frame_Cont [30] & (!\u2|Frame_Cont [31] & !\u2|Frame_Cont [29])) # (!\u2|Frame_Cont [30] & (\u2|Frame_Cont [31] & 
// \u2|Frame_Cont [29]))))

	.dataa(\u2|Frame_Cont [30]),
	.datab(\u2|Frame_Cont [31]),
	.datac(\u2|Frame_Cont [29]),
	.datad(\u2|Frame_Cont [28]),
	.cin(gnd),
	.combout(\u4|u7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u7|WideOr3~0 .lut_mask = 16'hA542;
defparam \u4|u7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N8
cycloneii_lcell_comb \u4|u7|WideOr2~0 (
// Equation(s):
// \u4|u7|WideOr2~0_combout  = (\u2|Frame_Cont [29] & (((!\u2|Frame_Cont [31] & \u2|Frame_Cont [28])))) # (!\u2|Frame_Cont [29] & ((\u2|Frame_Cont [30] & (!\u2|Frame_Cont [31])) # (!\u2|Frame_Cont [30] & ((\u2|Frame_Cont [28])))))

	.dataa(\u2|Frame_Cont [30]),
	.datab(\u2|Frame_Cont [31]),
	.datac(\u2|Frame_Cont [29]),
	.datad(\u2|Frame_Cont [28]),
	.cin(gnd),
	.combout(\u4|u7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u7|WideOr2~0 .lut_mask = 16'h3702;
defparam \u4|u7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N22
cycloneii_lcell_comb \u4|u7|WideOr1~0 (
// Equation(s):
// \u4|u7|WideOr1~0_combout  = (\u2|Frame_Cont [30] & (\u2|Frame_Cont [28] & (\u2|Frame_Cont [31] $ (\u2|Frame_Cont [29])))) # (!\u2|Frame_Cont [30] & (!\u2|Frame_Cont [31] & ((\u2|Frame_Cont [29]) # (\u2|Frame_Cont [28]))))

	.dataa(\u2|Frame_Cont [30]),
	.datab(\u2|Frame_Cont [31]),
	.datac(\u2|Frame_Cont [29]),
	.datad(\u2|Frame_Cont [28]),
	.cin(gnd),
	.combout(\u4|u7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u7|WideOr1~0 .lut_mask = 16'h3910;
defparam \u4|u7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N12
cycloneii_lcell_comb \u4|u7|WideOr0~0 (
// Equation(s):
// \u4|u7|WideOr0~0_combout  = (\u2|Frame_Cont [28] & ((\u2|Frame_Cont [31]) # (\u2|Frame_Cont [30] $ (\u2|Frame_Cont [29])))) # (!\u2|Frame_Cont [28] & ((\u2|Frame_Cont [29]) # (\u2|Frame_Cont [30] $ (\u2|Frame_Cont [31]))))

	.dataa(\u2|Frame_Cont [30]),
	.datab(\u2|Frame_Cont [31]),
	.datac(\u2|Frame_Cont [29]),
	.datad(\u2|Frame_Cont [28]),
	.cin(gnd),
	.combout(\u4|u7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|u7|WideOr0~0 .lut_mask = 16'hDEF6;
defparam \u4|u7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y10_N17
cycloneii_lcell_ff \u2|Y_Cont[8] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\u2|Y_Cont[8]~33_combout ),
	.sdata(gnd),
	.aclr(!\u1|oRST_2~clkctrl_outclk ),
	.sclr(!\u2|mCCD_FVAL~regout ),
	.sload(gnd),
	.ena(\u2|Y_Cont[8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u2|Y_Cont [8]));

// Location: LCCOMB_X39_Y9_N26
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[0]~15 (
// Equation(s):
// \H0|DISP_SRAM_D_In[0]~15_combout  = (!\H0|state [0] & (\H0|HisRam|altsyncram_component|auto_generated|q_b [0] & \H0|state [1]))

	.dataa(vcc),
	.datab(\H0|state [0]),
	.datac(\H0|HisRam|altsyncram_component|auto_generated|q_b [0]),
	.datad(\H0|state [1]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[0]~15 .lut_mask = 16'h3000;
defparam \H0|DISP_SRAM_D_In[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N0
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[1]~14 (
// Equation(s):
// \H0|DISP_SRAM_D_In[1]~14_combout  = (!\H0|state [0] & (\H0|state [1] & \H0|HisRam|altsyncram_component|auto_generated|q_b [1]))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(vcc),
	.datad(\H0|HisRam|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[1]~14 .lut_mask = 16'h4400;
defparam \H0|DISP_SRAM_D_In[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N26
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[2]~13 (
// Equation(s):
// \H0|DISP_SRAM_D_In[2]~13_combout  = (!\H0|state [0] & (\H0|state [1] & \H0|HisRam|altsyncram_component|auto_generated|q_b [2]))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\H0|HisRam|altsyncram_component|auto_generated|q_b [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[2]~13 .lut_mask = 16'h4040;
defparam \H0|DISP_SRAM_D_In[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N24
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[3]~12 (
// Equation(s):
// \H0|DISP_SRAM_D_In[3]~12_combout  = (\H0|state [1] & (!\H0|state [0] & \H0|HisRam|altsyncram_component|auto_generated|q_b [3]))

	.dataa(vcc),
	.datab(\H0|state [1]),
	.datac(\H0|state [0]),
	.datad(\H0|HisRam|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[3]~12 .lut_mask = 16'h0C00;
defparam \H0|DISP_SRAM_D_In[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N14
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[4]~11 (
// Equation(s):
// \H0|DISP_SRAM_D_In[4]~11_combout  = (\H0|HisRam|altsyncram_component|auto_generated|q_b [4] & (\H0|state [1] & !\H0|state [0]))

	.dataa(\H0|HisRam|altsyncram_component|auto_generated|q_b [4]),
	.datab(\H0|state [1]),
	.datac(\H0|state [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[4]~11 .lut_mask = 16'h0808;
defparam \H0|DISP_SRAM_D_In[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N8
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[5]~10 (
// Equation(s):
// \H0|DISP_SRAM_D_In[5]~10_combout  = (\H0|state [1] & (!\H0|state [0] & \H0|HisRam|altsyncram_component|auto_generated|q_b [5]))

	.dataa(vcc),
	.datab(\H0|state [1]),
	.datac(\H0|state [0]),
	.datad(\H0|HisRam|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[5]~10 .lut_mask = 16'h0C00;
defparam \H0|DISP_SRAM_D_In[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N22
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[6]~9 (
// Equation(s):
// \H0|DISP_SRAM_D_In[6]~9_combout  = (!\H0|state [0] & (\H0|state [1] & \H0|HisRam|altsyncram_component|auto_generated|q_b [6]))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\H0|HisRam|altsyncram_component|auto_generated|q_b [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[6]~9 .lut_mask = 16'h4040;
defparam \H0|DISP_SRAM_D_In[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N12
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[7]~8 (
// Equation(s):
// \H0|DISP_SRAM_D_In[7]~8_combout  = (!\H0|state [0] & (\H0|state [1] & \H0|HisRam|altsyncram_component|auto_generated|q_b [7]))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(vcc),
	.datad(\H0|HisRam|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[7]~8 .lut_mask = 16'h4400;
defparam \H0|DISP_SRAM_D_In[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N2
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[8]~7 (
// Equation(s):
// \H0|DISP_SRAM_D_In[8]~7_combout  = (!\H0|state [0] & (\H0|state [1] & \H0|HisRam|altsyncram_component|auto_generated|q_b [8]))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\H0|HisRam|altsyncram_component|auto_generated|q_b [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[8]~7 .lut_mask = 16'h4040;
defparam \H0|DISP_SRAM_D_In[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N20
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[9]~6 (
// Equation(s):
// \H0|DISP_SRAM_D_In[9]~6_combout  = (\H0|state [1] & (!\H0|state [0] & \H0|HisRam|altsyncram_component|auto_generated|q_b [9]))

	.dataa(vcc),
	.datab(\H0|state [1]),
	.datac(\H0|state [0]),
	.datad(\H0|HisRam|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[9]~6 .lut_mask = 16'h0C00;
defparam \H0|DISP_SRAM_D_In[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N18
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[10]~5 (
// Equation(s):
// \H0|DISP_SRAM_D_In[10]~5_combout  = (!\H0|state [0] & (\H0|state [1] & \H0|HisRam|altsyncram_component|auto_generated|q_b [10]))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\H0|HisRam|altsyncram_component|auto_generated|q_b [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[10]~5 .lut_mask = 16'h4040;
defparam \H0|DISP_SRAM_D_In[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N4
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[11]~4 (
// Equation(s):
// \H0|DISP_SRAM_D_In[11]~4_combout  = (\H0|state [1] & (!\H0|state [0] & \H0|HisRam|altsyncram_component|auto_generated|q_b [11]))

	.dataa(vcc),
	.datab(\H0|state [1]),
	.datac(\H0|state [0]),
	.datad(\H0|HisRam|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[11]~4 .lut_mask = 16'h0C00;
defparam \H0|DISP_SRAM_D_In[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N30
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[12]~3 (
// Equation(s):
// \H0|DISP_SRAM_D_In[12]~3_combout  = (!\H0|state [0] & (\H0|state [1] & \H0|HisRam|altsyncram_component|auto_generated|q_b [12]))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(vcc),
	.datad(\H0|HisRam|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[12]~3 .lut_mask = 16'h4400;
defparam \H0|DISP_SRAM_D_In[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N16
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[13]~2 (
// Equation(s):
// \H0|DISP_SRAM_D_In[13]~2_combout  = (!\H0|state [0] & (\H0|state [1] & \H0|HisRam|altsyncram_component|auto_generated|q_b [13]))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\H0|HisRam|altsyncram_component|auto_generated|q_b [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[13]~2 .lut_mask = 16'h4040;
defparam \H0|DISP_SRAM_D_In[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N24
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[14]~1 (
// Equation(s):
// \H0|DISP_SRAM_D_In[14]~1_combout  = (\H0|state [1] & (!\H0|state [0] & \H0|HisRam|altsyncram_component|auto_generated|q_b [14]))

	.dataa(\H0|state [1]),
	.datab(vcc),
	.datac(\H0|state [0]),
	.datad(\H0|HisRam|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[14]~1 .lut_mask = 16'h0A00;
defparam \H0|DISP_SRAM_D_In[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N6
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[15]~0 (
// Equation(s):
// \H0|DISP_SRAM_D_In[15]~0_combout  = (!\H0|state [0] & (\H0|state [1] & \H0|HisRam|altsyncram_component|auto_generated|q_b [15]))

	.dataa(\H0|state [0]),
	.datab(\H0|state [1]),
	.datac(\H0|HisRam|altsyncram_component|auto_generated|q_b [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[15]~0 .lut_mask = 16'h4040;
defparam \H0|DISP_SRAM_D_In[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N2
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[16]~16 (
// Equation(s):
// \H0|DISP_SRAM_D_In[16]~16_combout  = (\H0|state [1] & (!\H0|state [0] & \H0|HisRam|altsyncram_component|auto_generated|q_b [16]))

	.dataa(\H0|state [1]),
	.datab(vcc),
	.datac(\H0|state [0]),
	.datad(\H0|HisRam|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[16]~16 .lut_mask = 16'h0A00;
defparam \H0|DISP_SRAM_D_In[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N10
cycloneii_lcell_comb \H0|DISP_SRAM_D_In[17]~17 (
// Equation(s):
// \H0|DISP_SRAM_D_In[17]~17_combout  = (\H0|state [1] & (!\H0|state [0] & \H0|HisRam|altsyncram_component|auto_generated|q_b [17]))

	.dataa(vcc),
	.datab(\H0|state [1]),
	.datac(\H0|state [0]),
	.datad(\H0|HisRam|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\H0|DISP_SRAM_D_In[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \H0|DISP_SRAM_D_In[17]~17 .lut_mask = 16'h0C00;
defparam \H0|DISP_SRAM_D_In[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N28
cycloneii_lcell_comb \H0|LessThan1~32 (
// Equation(s):
// \H0|LessThan1~32_combout  = (!\H0|DispRam|altsyncram_component|auto_generated|q_b [18] & (!\H0|DispRam|altsyncram_component|auto_generated|q_b [19] & (!\H0|DispRam|altsyncram_component|auto_generated|q_b [16] & 
// !\H0|DispRam|altsyncram_component|auto_generated|q_b [17])))

	.dataa(\H0|DispRam|altsyncram_component|auto_generated|q_b [18]),
	.datab(\H0|DispRam|altsyncram_component|auto_generated|q_b [19]),
	.datac(\H0|DispRam|altsyncram_component|auto_generated|q_b [16]),
	.datad(\H0|DispRam|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\H0|LessThan1~32_combout ),
	.cout());
// synopsys translate_off
defparam \H0|LessThan1~32 .lut_mask = 16'h0001;
defparam \H0|LessThan1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N0
cycloneii_lcell_comb \H0|LessThan1~1 (
// Equation(s):
// \H0|LessThan1~1_cout  = CARRY((\u2|X_Cont [0] & !\H0|DispRam|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\u2|X_Cont [0]),
	.datab(\H0|DispRam|altsyncram_component|auto_generated|q_b [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\H0|LessThan1~1_cout ));
// synopsys translate_off
defparam \H0|LessThan1~1 .lut_mask = 16'h0022;
defparam \H0|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N2
cycloneii_lcell_comb \H0|LessThan1~3 (
// Equation(s):
// \H0|LessThan1~3_cout  = CARRY((\H0|DispRam|altsyncram_component|auto_generated|q_b [1] & ((!\H0|LessThan1~1_cout ) # (!\u2|X_Cont [1]))) # (!\H0|DispRam|altsyncram_component|auto_generated|q_b [1] & (!\u2|X_Cont [1] & !\H0|LessThan1~1_cout )))

	.dataa(\H0|DispRam|altsyncram_component|auto_generated|q_b [1]),
	.datab(\u2|X_Cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan1~1_cout ),
	.combout(),
	.cout(\H0|LessThan1~3_cout ));
// synopsys translate_off
defparam \H0|LessThan1~3 .lut_mask = 16'h002B;
defparam \H0|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N4
cycloneii_lcell_comb \H0|LessThan1~5 (
// Equation(s):
// \H0|LessThan1~5_cout  = CARRY((\H0|DispRam|altsyncram_component|auto_generated|q_b [2] & (\u2|X_Cont [2] & !\H0|LessThan1~3_cout )) # (!\H0|DispRam|altsyncram_component|auto_generated|q_b [2] & ((\u2|X_Cont [2]) # (!\H0|LessThan1~3_cout ))))

	.dataa(\H0|DispRam|altsyncram_component|auto_generated|q_b [2]),
	.datab(\u2|X_Cont [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan1~3_cout ),
	.combout(),
	.cout(\H0|LessThan1~5_cout ));
// synopsys translate_off
defparam \H0|LessThan1~5 .lut_mask = 16'h004D;
defparam \H0|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N6
cycloneii_lcell_comb \H0|LessThan1~7 (
// Equation(s):
// \H0|LessThan1~7_cout  = CARRY((\u2|X_Cont [3] & (\H0|DispRam|altsyncram_component|auto_generated|q_b [3] & !\H0|LessThan1~5_cout )) # (!\u2|X_Cont [3] & ((\H0|DispRam|altsyncram_component|auto_generated|q_b [3]) # (!\H0|LessThan1~5_cout ))))

	.dataa(\u2|X_Cont [3]),
	.datab(\H0|DispRam|altsyncram_component|auto_generated|q_b [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan1~5_cout ),
	.combout(),
	.cout(\H0|LessThan1~7_cout ));
// synopsys translate_off
defparam \H0|LessThan1~7 .lut_mask = 16'h004D;
defparam \H0|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N8
cycloneii_lcell_comb \H0|LessThan1~9 (
// Equation(s):
// \H0|LessThan1~9_cout  = CARRY((\H0|DispRam|altsyncram_component|auto_generated|q_b [4] & (\u2|X_Cont [4] & !\H0|LessThan1~7_cout )) # (!\H0|DispRam|altsyncram_component|auto_generated|q_b [4] & ((\u2|X_Cont [4]) # (!\H0|LessThan1~7_cout ))))

	.dataa(\H0|DispRam|altsyncram_component|auto_generated|q_b [4]),
	.datab(\u2|X_Cont [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan1~7_cout ),
	.combout(),
	.cout(\H0|LessThan1~9_cout ));
// synopsys translate_off
defparam \H0|LessThan1~9 .lut_mask = 16'h004D;
defparam \H0|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N10
cycloneii_lcell_comb \H0|LessThan1~11 (
// Equation(s):
// \H0|LessThan1~11_cout  = CARRY((\u2|X_Cont [5] & (\H0|DispRam|altsyncram_component|auto_generated|q_b [5] & !\H0|LessThan1~9_cout )) # (!\u2|X_Cont [5] & ((\H0|DispRam|altsyncram_component|auto_generated|q_b [5]) # (!\H0|LessThan1~9_cout ))))

	.dataa(\u2|X_Cont [5]),
	.datab(\H0|DispRam|altsyncram_component|auto_generated|q_b [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan1~9_cout ),
	.combout(),
	.cout(\H0|LessThan1~11_cout ));
// synopsys translate_off
defparam \H0|LessThan1~11 .lut_mask = 16'h004D;
defparam \H0|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N12
cycloneii_lcell_comb \H0|LessThan1~13 (
// Equation(s):
// \H0|LessThan1~13_cout  = CARRY((\u2|X_Cont [6] & ((!\H0|LessThan1~11_cout ) # (!\H0|DispRam|altsyncram_component|auto_generated|q_b [6]))) # (!\u2|X_Cont [6] & (!\H0|DispRam|altsyncram_component|auto_generated|q_b [6] & !\H0|LessThan1~11_cout )))

	.dataa(\u2|X_Cont [6]),
	.datab(\H0|DispRam|altsyncram_component|auto_generated|q_b [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan1~11_cout ),
	.combout(),
	.cout(\H0|LessThan1~13_cout ));
// synopsys translate_off
defparam \H0|LessThan1~13 .lut_mask = 16'h002B;
defparam \H0|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N14
cycloneii_lcell_comb \H0|LessThan1~15 (
// Equation(s):
// \H0|LessThan1~15_cout  = CARRY((\H0|DispRam|altsyncram_component|auto_generated|q_b [7] & ((!\H0|LessThan1~13_cout ) # (!\u2|X_Cont [7]))) # (!\H0|DispRam|altsyncram_component|auto_generated|q_b [7] & (!\u2|X_Cont [7] & !\H0|LessThan1~13_cout )))

	.dataa(\H0|DispRam|altsyncram_component|auto_generated|q_b [7]),
	.datab(\u2|X_Cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan1~13_cout ),
	.combout(),
	.cout(\H0|LessThan1~15_cout ));
// synopsys translate_off
defparam \H0|LessThan1~15 .lut_mask = 16'h002B;
defparam \H0|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N16
cycloneii_lcell_comb \H0|LessThan1~17 (
// Equation(s):
// \H0|LessThan1~17_cout  = CARRY((\u2|X_Cont [8] & ((!\H0|LessThan1~15_cout ) # (!\H0|DispRam|altsyncram_component|auto_generated|q_b [8]))) # (!\u2|X_Cont [8] & (!\H0|DispRam|altsyncram_component|auto_generated|q_b [8] & !\H0|LessThan1~15_cout )))

	.dataa(\u2|X_Cont [8]),
	.datab(\H0|DispRam|altsyncram_component|auto_generated|q_b [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan1~15_cout ),
	.combout(),
	.cout(\H0|LessThan1~17_cout ));
// synopsys translate_off
defparam \H0|LessThan1~17 .lut_mask = 16'h002B;
defparam \H0|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N18
cycloneii_lcell_comb \H0|LessThan1~19 (
// Equation(s):
// \H0|LessThan1~19_cout  = CARRY((\u2|X_Cont [9] & (\H0|DispRam|altsyncram_component|auto_generated|q_b [9] & !\H0|LessThan1~17_cout )) # (!\u2|X_Cont [9] & ((\H0|DispRam|altsyncram_component|auto_generated|q_b [9]) # (!\H0|LessThan1~17_cout ))))

	.dataa(\u2|X_Cont [9]),
	.datab(\H0|DispRam|altsyncram_component|auto_generated|q_b [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan1~17_cout ),
	.combout(),
	.cout(\H0|LessThan1~19_cout ));
// synopsys translate_off
defparam \H0|LessThan1~19 .lut_mask = 16'h004D;
defparam \H0|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N20
cycloneii_lcell_comb \H0|LessThan1~21 (
// Equation(s):
// \H0|LessThan1~21_cout  = CARRY((\H0|DispRam|altsyncram_component|auto_generated|q_b [10] & (\u2|X_Cont [10] & !\H0|LessThan1~19_cout )) # (!\H0|DispRam|altsyncram_component|auto_generated|q_b [10] & ((\u2|X_Cont [10]) # (!\H0|LessThan1~19_cout ))))

	.dataa(\H0|DispRam|altsyncram_component|auto_generated|q_b [10]),
	.datab(\u2|X_Cont [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan1~19_cout ),
	.combout(),
	.cout(\H0|LessThan1~21_cout ));
// synopsys translate_off
defparam \H0|LessThan1~21 .lut_mask = 16'h004D;
defparam \H0|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N22
cycloneii_lcell_comb \H0|LessThan1~23 (
// Equation(s):
// \H0|LessThan1~23_cout  = CARRY((\u2|X_Cont [11] & (\H0|DispRam|altsyncram_component|auto_generated|q_b [11] & !\H0|LessThan1~21_cout )) # (!\u2|X_Cont [11] & ((\H0|DispRam|altsyncram_component|auto_generated|q_b [11]) # (!\H0|LessThan1~21_cout ))))

	.dataa(\u2|X_Cont [11]),
	.datab(\H0|DispRam|altsyncram_component|auto_generated|q_b [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan1~21_cout ),
	.combout(),
	.cout(\H0|LessThan1~23_cout ));
// synopsys translate_off
defparam \H0|LessThan1~23 .lut_mask = 16'h004D;
defparam \H0|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N24
cycloneii_lcell_comb \H0|LessThan1~25 (
// Equation(s):
// \H0|LessThan1~25_cout  = CARRY((\H0|DispRam|altsyncram_component|auto_generated|q_b [12] & (\u2|X_Cont [12] & !\H0|LessThan1~23_cout )) # (!\H0|DispRam|altsyncram_component|auto_generated|q_b [12] & ((\u2|X_Cont [12]) # (!\H0|LessThan1~23_cout ))))

	.dataa(\H0|DispRam|altsyncram_component|auto_generated|q_b [12]),
	.datab(\u2|X_Cont [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan1~23_cout ),
	.combout(),
	.cout(\H0|LessThan1~25_cout ));
// synopsys translate_off
defparam \H0|LessThan1~25 .lut_mask = 16'h004D;
defparam \H0|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N26
cycloneii_lcell_comb \H0|LessThan1~27 (
// Equation(s):
// \H0|LessThan1~27_cout  = CARRY((\H0|DispRam|altsyncram_component|auto_generated|q_b [13] & ((!\H0|LessThan1~25_cout ) # (!\u2|X_Cont [13]))) # (!\H0|DispRam|altsyncram_component|auto_generated|q_b [13] & (!\u2|X_Cont [13] & !\H0|LessThan1~25_cout )))

	.dataa(\H0|DispRam|altsyncram_component|auto_generated|q_b [13]),
	.datab(\u2|X_Cont [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan1~25_cout ),
	.combout(),
	.cout(\H0|LessThan1~27_cout ));
// synopsys translate_off
defparam \H0|LessThan1~27 .lut_mask = 16'h002B;
defparam \H0|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N28
cycloneii_lcell_comb \H0|LessThan1~29 (
// Equation(s):
// \H0|LessThan1~29_cout  = CARRY((\H0|DispRam|altsyncram_component|auto_generated|q_b [14] & (\u2|X_Cont [14] & !\H0|LessThan1~27_cout )) # (!\H0|DispRam|altsyncram_component|auto_generated|q_b [14] & ((\u2|X_Cont [14]) # (!\H0|LessThan1~27_cout ))))

	.dataa(\H0|DispRam|altsyncram_component|auto_generated|q_b [14]),
	.datab(\u2|X_Cont [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\H0|LessThan1~27_cout ),
	.combout(),
	.cout(\H0|LessThan1~29_cout ));
// synopsys translate_off
defparam \H0|LessThan1~29 .lut_mask = 16'h004D;
defparam \H0|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N30
cycloneii_lcell_comb \H0|LessThan1~30 (
// Equation(s):
// \H0|LessThan1~30_combout  = (\H0|DispRam|altsyncram_component|auto_generated|q_b [15] & (\H0|LessThan1~29_cout  & \u2|X_Cont [15])) # (!\H0|DispRam|altsyncram_component|auto_generated|q_b [15] & ((\H0|LessThan1~29_cout ) # (\u2|X_Cont [15])))

	.dataa(vcc),
	.datab(\H0|DispRam|altsyncram_component|auto_generated|q_b [15]),
	.datac(vcc),
	.datad(\u2|X_Cont [15]),
	.cin(\H0|LessThan1~29_cout ),
	.combout(\H0|LessThan1~30_combout ),
	.cout());
// synopsys translate_off
defparam \H0|LessThan1~30 .lut_mask = 16'hF330;
defparam \H0|LessThan1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N2
cycloneii_lcell_comb \H0|LessThan1~33 (
// Equation(s):
// \H0|LessThan1~33_combout  = (!\H0|LessThan1~30_combout ) # (!\H0|LessThan1~32_combout )

	.dataa(vcc),
	.datab(\H0|LessThan1~32_combout ),
	.datac(vcc),
	.datad(\H0|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\H0|LessThan1~33_combout ),
	.cout());
// synopsys translate_off
defparam \H0|LessThan1~33 .lut_mask = 16'h33FF;
defparam \H0|LessThan1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N12
cycloneii_lcell_comb \H0|Gr_Out_His[0]~feeder (
// Equation(s):
// \H0|Gr_Out_His[0]~feeder_combout  = \H0|LessThan1~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\H0|LessThan1~33_combout ),
	.cin(gnd),
	.combout(\H0|Gr_Out_His[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H0|Gr_Out_His[0]~feeder .lut_mask = 16'hFF00;
defparam \H0|Gr_Out_His[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y1_N13
cycloneii_lcell_ff \H0|Gr_Out_His[0] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|Gr_Out_His[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|Gr_Out_His [0]));

// Location: LCCOMB_X8_Y1_N2
cycloneii_lcell_comb \H0|Gr_Out_His[1]~feeder (
// Equation(s):
// \H0|Gr_Out_His[1]~feeder_combout  = \H0|LessThan1~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\H0|LessThan1~33_combout ),
	.cin(gnd),
	.combout(\H0|Gr_Out_His[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H0|Gr_Out_His[1]~feeder .lut_mask = 16'hFF00;
defparam \H0|Gr_Out_His[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y1_N3
cycloneii_lcell_ff \H0|Gr_Out_His[1] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|Gr_Out_His[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|Gr_Out_His [1]));

// Location: LCCOMB_X8_Y1_N16
cycloneii_lcell_comb \H0|Gr_Out_His[2]~feeder (
// Equation(s):
// \H0|Gr_Out_His[2]~feeder_combout  = \H0|LessThan1~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\H0|LessThan1~33_combout ),
	.cin(gnd),
	.combout(\H0|Gr_Out_His[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H0|Gr_Out_His[2]~feeder .lut_mask = 16'hFF00;
defparam \H0|Gr_Out_His[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y1_N17
cycloneii_lcell_ff \H0|Gr_Out_His[2] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|Gr_Out_His[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|Gr_Out_His [2]));

// Location: LCCOMB_X8_Y1_N18
cycloneii_lcell_comb \H0|Gr_Out_His[3]~feeder (
// Equation(s):
// \H0|Gr_Out_His[3]~feeder_combout  = \H0|LessThan1~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\H0|LessThan1~33_combout ),
	.cin(gnd),
	.combout(\H0|Gr_Out_His[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H0|Gr_Out_His[3]~feeder .lut_mask = 16'hFF00;
defparam \H0|Gr_Out_His[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y1_N19
cycloneii_lcell_ff \H0|Gr_Out_His[3] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|Gr_Out_His[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|Gr_Out_His [3]));

// Location: LCCOMB_X8_Y1_N0
cycloneii_lcell_comb \H0|Gr_Out_His[4]~feeder (
// Equation(s):
// \H0|Gr_Out_His[4]~feeder_combout  = \H0|LessThan1~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\H0|LessThan1~33_combout ),
	.cin(gnd),
	.combout(\H0|Gr_Out_His[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H0|Gr_Out_His[4]~feeder .lut_mask = 16'hFF00;
defparam \H0|Gr_Out_His[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y1_N1
cycloneii_lcell_ff \H0|Gr_Out_His[4] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|Gr_Out_His[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|Gr_Out_His [4]));

// Location: LCCOMB_X8_Y1_N22
cycloneii_lcell_comb \H0|Gr_Out_His[5]~feeder (
// Equation(s):
// \H0|Gr_Out_His[5]~feeder_combout  = \H0|LessThan1~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\H0|LessThan1~33_combout ),
	.cin(gnd),
	.combout(\H0|Gr_Out_His[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H0|Gr_Out_His[5]~feeder .lut_mask = 16'hFF00;
defparam \H0|Gr_Out_His[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y1_N23
cycloneii_lcell_ff \H0|Gr_Out_His[5] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|Gr_Out_His[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|Gr_Out_His [5]));

// Location: LCCOMB_X8_Y1_N4
cycloneii_lcell_comb \H0|Gr_Out_His[6]~feeder (
// Equation(s):
// \H0|Gr_Out_His[6]~feeder_combout  = \H0|LessThan1~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\H0|LessThan1~33_combout ),
	.cin(gnd),
	.combout(\H0|Gr_Out_His[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H0|Gr_Out_His[6]~feeder .lut_mask = 16'hFF00;
defparam \H0|Gr_Out_His[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y1_N5
cycloneii_lcell_ff \H0|Gr_Out_His[6] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|Gr_Out_His[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|Gr_Out_His [6]));

// Location: LCCOMB_X35_Y9_N16
cycloneii_lcell_comb \H0|Gr_Out_His[7]~feeder (
// Equation(s):
// \H0|Gr_Out_His[7]~feeder_combout  = \H0|LessThan1~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\H0|LessThan1~33_combout ),
	.cin(gnd),
	.combout(\H0|Gr_Out_His[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \H0|Gr_Out_His[7]~feeder .lut_mask = 16'hFF00;
defparam \H0|Gr_Out_His[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y9_N17
cycloneii_lcell_ff \H0|Gr_Out_His[7] (
	.clk(\GPIO_CLKIN_N1~clkctrl_outclk ),
	.datain(\H0|Gr_Out_His[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\H0|Gr_Out_His [7]));

// Location: LCCOMB_X35_Y1_N16
cycloneii_lcell_comb \oLEDR~0 (
// Equation(s):
// \oLEDR~0_combout  = (\H0|state [1]) # (\H0|state [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\H0|state [1]),
	.datad(\H0|state [0]),
	.cin(gnd),
	.combout(\oLEDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \oLEDR~0 .lut_mask = 16'hFFF0;
defparam \oLEDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iUART_RXD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\iUART_RXD~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iUART_RXD));
// synopsys translate_off
defparam \iUART_RXD~I .input_async_reset = "none";
defparam \iUART_RXD~I .input_power_up = "low";
defparam \iUART_RXD~I .input_register_mode = "none";
defparam \iUART_RXD~I .input_sync_reset = "none";
defparam \iUART_RXD~I .oe_async_reset = "none";
defparam \iUART_RXD~I .oe_power_up = "low";
defparam \iUART_RXD~I .oe_register_mode = "none";
defparam \iUART_RXD~I .oe_sync_reset = "none";
defparam \iUART_RXD~I .operation_mode = "input";
defparam \iUART_RXD~I .output_async_reset = "none";
defparam \iUART_RXD~I .output_power_up = "low";
defparam \iUART_RXD~I .output_register_mode = "none";
defparam \iUART_RXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
cycloneii_lcell_comb \u7|rRD1_ADDR[8]~15 (
// Equation(s):
// \u7|rRD1_ADDR[8]~15_combout  = \u7|rRD1_ADDR [8] $ (VCC)
// \u7|rRD1_ADDR[8]~16  = CARRY(\u7|rRD1_ADDR [8])

	.dataa(vcc),
	.datab(\u7|rRD1_ADDR [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|rRD1_ADDR[8]~15_combout ),
	.cout(\u7|rRD1_ADDR[8]~16 ));
// synopsys translate_off
defparam \u7|rRD1_ADDR[8]~15 .lut_mask = 16'h33CC;
defparam \u7|rRD1_ADDR[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
cycloneii_lcell_comb \u7|rRD1_ADDR[9]~22 (
// Equation(s):
// \u7|rRD1_ADDR[9]~22_combout  = (\u7|rRD1_ADDR [9] & (!\u7|rRD1_ADDR[8]~16 )) # (!\u7|rRD1_ADDR [9] & ((\u7|rRD1_ADDR[8]~16 ) # (GND)))
// \u7|rRD1_ADDR[9]~23  = CARRY((!\u7|rRD1_ADDR[8]~16 ) # (!\u7|rRD1_ADDR [9]))

	.dataa(vcc),
	.datab(\u7|rRD1_ADDR [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rRD1_ADDR[8]~16 ),
	.combout(\u7|rRD1_ADDR[9]~22_combout ),
	.cout(\u7|rRD1_ADDR[9]~23 ));
// synopsys translate_off
defparam \u7|rRD1_ADDR[9]~22 .lut_mask = 16'h3C3F;
defparam \u7|rRD1_ADDR[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N20
cycloneii_lcell_comb \u7|rRD1_ADDR[20]~21 (
// Equation(s):
// \u7|rRD1_ADDR[20]~21_combout  = ((\u7|RD_MASK [0] & \u7|mRD_DONE~regout )) # (!\u1|oRST_0~regout )

	.dataa(vcc),
	.datab(\u7|RD_MASK [0]),
	.datac(\u1|oRST_0~regout ),
	.datad(\u7|mRD_DONE~regout ),
	.cin(gnd),
	.combout(\u7|rRD1_ADDR[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u7|rRD1_ADDR[20]~21 .lut_mask = 16'hCF0F;
defparam \u7|rRD1_ADDR[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y9_N5
cycloneii_lcell_ff \u7|rRD1_ADDR[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rRD1_ADDR[9]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rRD1_ADDR[20]~20_combout ),
	.sload(gnd),
	.ena(\u7|rRD1_ADDR[20]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rRD1_ADDR [9]));

// Location: LCCOMB_X11_Y9_N8
cycloneii_lcell_comb \u7|rRD1_ADDR[11]~26 (
// Equation(s):
// \u7|rRD1_ADDR[11]~26_combout  = (\u7|rRD1_ADDR [11] & (!\u7|rRD1_ADDR[10]~25 )) # (!\u7|rRD1_ADDR [11] & ((\u7|rRD1_ADDR[10]~25 ) # (GND)))
// \u7|rRD1_ADDR[11]~27  = CARRY((!\u7|rRD1_ADDR[10]~25 ) # (!\u7|rRD1_ADDR [11]))

	.dataa(vcc),
	.datab(\u7|rRD1_ADDR [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rRD1_ADDR[10]~25 ),
	.combout(\u7|rRD1_ADDR[11]~26_combout ),
	.cout(\u7|rRD1_ADDR[11]~27 ));
// synopsys translate_off
defparam \u7|rRD1_ADDR[11]~26 .lut_mask = 16'h3C3F;
defparam \u7|rRD1_ADDR[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y9_N9
cycloneii_lcell_ff \u7|rRD1_ADDR[11] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rRD1_ADDR[11]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rRD1_ADDR[20]~20_combout ),
	.sload(gnd),
	.ena(\u7|rRD1_ADDR[20]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rRD1_ADDR [11]));

// Location: LCCOMB_X11_Y9_N14
cycloneii_lcell_comb \u7|rRD1_ADDR[14]~32 (
// Equation(s):
// \u7|rRD1_ADDR[14]~32_combout  = (\u7|rRD1_ADDR [14] & (\u7|rRD1_ADDR[13]~31  $ (GND))) # (!\u7|rRD1_ADDR [14] & (!\u7|rRD1_ADDR[13]~31  & VCC))
// \u7|rRD1_ADDR[14]~33  = CARRY((\u7|rRD1_ADDR [14] & !\u7|rRD1_ADDR[13]~31 ))

	.dataa(vcc),
	.datab(\u7|rRD1_ADDR [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rRD1_ADDR[13]~31 ),
	.combout(\u7|rRD1_ADDR[14]~32_combout ),
	.cout(\u7|rRD1_ADDR[14]~33 ));
// synopsys translate_off
defparam \u7|rRD1_ADDR[14]~32 .lut_mask = 16'hC30C;
defparam \u7|rRD1_ADDR[14]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y9_N15
cycloneii_lcell_ff \u7|rRD1_ADDR[14] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rRD1_ADDR[14]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rRD1_ADDR[20]~20_combout ),
	.sload(gnd),
	.ena(\u7|rRD1_ADDR[20]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rRD1_ADDR [14]));

// Location: LCCOMB_X11_Y9_N16
cycloneii_lcell_comb \u7|rRD1_ADDR[15]~34 (
// Equation(s):
// \u7|rRD1_ADDR[15]~34_combout  = (\u7|rRD1_ADDR [15] & (!\u7|rRD1_ADDR[14]~33 )) # (!\u7|rRD1_ADDR [15] & ((\u7|rRD1_ADDR[14]~33 ) # (GND)))
// \u7|rRD1_ADDR[15]~35  = CARRY((!\u7|rRD1_ADDR[14]~33 ) # (!\u7|rRD1_ADDR [15]))

	.dataa(\u7|rRD1_ADDR [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rRD1_ADDR[14]~33 ),
	.combout(\u7|rRD1_ADDR[15]~34_combout ),
	.cout(\u7|rRD1_ADDR[15]~35 ));
// synopsys translate_off
defparam \u7|rRD1_ADDR[15]~34 .lut_mask = 16'h5A5F;
defparam \u7|rRD1_ADDR[15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
cycloneii_lcell_comb \u7|rRD1_ADDR[16]~36 (
// Equation(s):
// \u7|rRD1_ADDR[16]~36_combout  = (\u7|rRD1_ADDR [16] & (\u7|rRD1_ADDR[15]~35  $ (GND))) # (!\u7|rRD1_ADDR [16] & (!\u7|rRD1_ADDR[15]~35  & VCC))
// \u7|rRD1_ADDR[16]~37  = CARRY((\u7|rRD1_ADDR [16] & !\u7|rRD1_ADDR[15]~35 ))

	.dataa(vcc),
	.datab(\u7|rRD1_ADDR [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rRD1_ADDR[15]~35 ),
	.combout(\u7|rRD1_ADDR[16]~36_combout ),
	.cout(\u7|rRD1_ADDR[16]~37 ));
// synopsys translate_off
defparam \u7|rRD1_ADDR[16]~36 .lut_mask = 16'hC30C;
defparam \u7|rRD1_ADDR[16]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y9_N19
cycloneii_lcell_ff \u7|rRD1_ADDR[16] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rRD1_ADDR[16]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rRD1_ADDR[20]~20_combout ),
	.sload(gnd),
	.ena(\u7|rRD1_ADDR[20]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rRD1_ADDR [16]));

// Location: LCCOMB_X11_Y9_N20
cycloneii_lcell_comb \u7|rRD1_ADDR[17]~38 (
// Equation(s):
// \u7|rRD1_ADDR[17]~38_combout  = (\u7|rRD1_ADDR [17] & (!\u7|rRD1_ADDR[16]~37 )) # (!\u7|rRD1_ADDR [17] & ((\u7|rRD1_ADDR[16]~37 ) # (GND)))
// \u7|rRD1_ADDR[17]~39  = CARRY((!\u7|rRD1_ADDR[16]~37 ) # (!\u7|rRD1_ADDR [17]))

	.dataa(\u7|rRD1_ADDR [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rRD1_ADDR[16]~37 ),
	.combout(\u7|rRD1_ADDR[17]~38_combout ),
	.cout(\u7|rRD1_ADDR[17]~39 ));
// synopsys translate_off
defparam \u7|rRD1_ADDR[17]~38 .lut_mask = 16'h5A5F;
defparam \u7|rRD1_ADDR[17]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
cycloneii_lcell_comb \u7|rRD1_ADDR[18]~40 (
// Equation(s):
// \u7|rRD1_ADDR[18]~40_combout  = (\u7|rRD1_ADDR [18] & (\u7|rRD1_ADDR[17]~39  $ (GND))) # (!\u7|rRD1_ADDR [18] & (!\u7|rRD1_ADDR[17]~39  & VCC))
// \u7|rRD1_ADDR[18]~41  = CARRY((\u7|rRD1_ADDR [18] & !\u7|rRD1_ADDR[17]~39 ))

	.dataa(vcc),
	.datab(\u7|rRD1_ADDR [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rRD1_ADDR[17]~39 ),
	.combout(\u7|rRD1_ADDR[18]~40_combout ),
	.cout(\u7|rRD1_ADDR[18]~41 ));
// synopsys translate_off
defparam \u7|rRD1_ADDR[18]~40 .lut_mask = 16'hC30C;
defparam \u7|rRD1_ADDR[18]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y9_N23
cycloneii_lcell_ff \u7|rRD1_ADDR[18] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rRD1_ADDR[18]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rRD1_ADDR[20]~20_combout ),
	.sload(gnd),
	.ena(\u7|rRD1_ADDR[20]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rRD1_ADDR [18]));

// Location: LCCOMB_X11_Y9_N24
cycloneii_lcell_comb \u7|rRD1_ADDR[19]~42 (
// Equation(s):
// \u7|rRD1_ADDR[19]~42_combout  = (\u7|rRD1_ADDR [19] & (!\u7|rRD1_ADDR[18]~41 )) # (!\u7|rRD1_ADDR [19] & ((\u7|rRD1_ADDR[18]~41 ) # (GND)))
// \u7|rRD1_ADDR[19]~43  = CARRY((!\u7|rRD1_ADDR[18]~41 ) # (!\u7|rRD1_ADDR [19]))

	.dataa(\u7|rRD1_ADDR [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rRD1_ADDR[18]~41 ),
	.combout(\u7|rRD1_ADDR[19]~42_combout ),
	.cout(\u7|rRD1_ADDR[19]~43 ));
// synopsys translate_off
defparam \u7|rRD1_ADDR[19]~42 .lut_mask = 16'h5A5F;
defparam \u7|rRD1_ADDR[19]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
cycloneii_lcell_comb \u7|rRD1_ADDR[20]~44 (
// Equation(s):
// \u7|rRD1_ADDR[20]~44_combout  = (\u7|rRD1_ADDR [20] & (\u7|rRD1_ADDR[19]~43  $ (GND))) # (!\u7|rRD1_ADDR [20] & (!\u7|rRD1_ADDR[19]~43  & VCC))
// \u7|rRD1_ADDR[20]~45  = CARRY((\u7|rRD1_ADDR [20] & !\u7|rRD1_ADDR[19]~43 ))

	.dataa(vcc),
	.datab(\u7|rRD1_ADDR [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rRD1_ADDR[19]~43 ),
	.combout(\u7|rRD1_ADDR[20]~44_combout ),
	.cout(\u7|rRD1_ADDR[20]~45 ));
// synopsys translate_off
defparam \u7|rRD1_ADDR[20]~44 .lut_mask = 16'hC30C;
defparam \u7|rRD1_ADDR[20]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y9_N27
cycloneii_lcell_ff \u7|rRD1_ADDR[20] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rRD1_ADDR[20]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rRD1_ADDR[20]~20_combout ),
	.sload(gnd),
	.ena(\u7|rRD1_ADDR[20]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rRD1_ADDR [20]));

// Location: LCFF_X11_Y9_N29
cycloneii_lcell_ff \u7|rRD1_ADDR[21] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rRD1_ADDR[21]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rRD1_ADDR[20]~20_combout ),
	.sload(gnd),
	.ena(\u7|rRD1_ADDR[20]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rRD1_ADDR [21]));

// Location: LCFF_X11_Y9_N25
cycloneii_lcell_ff \u7|rRD1_ADDR[19] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rRD1_ADDR[19]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rRD1_ADDR[20]~20_combout ),
	.sload(gnd),
	.ena(\u7|rRD1_ADDR[20]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rRD1_ADDR [19]));

// Location: LCCOMB_X9_Y9_N22
cycloneii_lcell_comb \u7|rRD1_ADDR[20]~17 (
// Equation(s):
// \u7|rRD1_ADDR[20]~17_combout  = (!\u7|rRD1_ADDR [22] & (!\u7|rRD1_ADDR [20] & (\u1|oRST_0~regout  & !\u7|rRD1_ADDR [19])))

	.dataa(\u7|rRD1_ADDR [22]),
	.datab(\u7|rRD1_ADDR [20]),
	.datac(\u1|oRST_0~regout ),
	.datad(\u7|rRD1_ADDR [19]),
	.cin(gnd),
	.combout(\u7|rRD1_ADDR[20]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u7|rRD1_ADDR[20]~17 .lut_mask = 16'h0010;
defparam \u7|rRD1_ADDR[20]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y9_N21
cycloneii_lcell_ff \u7|rRD1_ADDR[17] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rRD1_ADDR[17]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rRD1_ADDR[20]~20_combout ),
	.sload(gnd),
	.ena(\u7|rRD1_ADDR[20]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rRD1_ADDR [17]));

// Location: LCFF_X11_Y9_N17
cycloneii_lcell_ff \u7|rRD1_ADDR[15] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rRD1_ADDR[15]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rRD1_ADDR[20]~20_combout ),
	.sload(gnd),
	.ena(\u7|rRD1_ADDR[20]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rRD1_ADDR [15]));

// Location: LCCOMB_X12_Y9_N30
cycloneii_lcell_comb \u7|rRD1_ADDR[20]~19 (
// Equation(s):
// \u7|rRD1_ADDR[20]~19_combout  = (\u7|rRD1_ADDR [17]) # ((\u7|rRD1_ADDR[20]~18_combout  & (\u7|rRD1_ADDR [16] & \u7|rRD1_ADDR [15])))

	.dataa(\u7|rRD1_ADDR[20]~18_combout ),
	.datab(\u7|rRD1_ADDR [16]),
	.datac(\u7|rRD1_ADDR [17]),
	.datad(\u7|rRD1_ADDR [15]),
	.cin(gnd),
	.combout(\u7|rRD1_ADDR[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u7|rRD1_ADDR[20]~19 .lut_mask = 16'hF8F0;
defparam \u7|rRD1_ADDR[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cycloneii_lcell_comb \u7|rRD1_ADDR[20]~20 (
// Equation(s):
// \u7|rRD1_ADDR[20]~20_combout  = (\u7|rRD1_ADDR [21]) # (((\u7|rRD1_ADDR [18] & \u7|rRD1_ADDR[20]~19_combout )) # (!\u7|rRD1_ADDR[20]~17_combout ))

	.dataa(\u7|rRD1_ADDR [18]),
	.datab(\u7|rRD1_ADDR [21]),
	.datac(\u7|rRD1_ADDR[20]~17_combout ),
	.datad(\u7|rRD1_ADDR[20]~19_combout ),
	.cin(gnd),
	.combout(\u7|rRD1_ADDR[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u7|rRD1_ADDR[20]~20 .lut_mask = 16'hEFCF;
defparam \u7|rRD1_ADDR[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y9_N3
cycloneii_lcell_ff \u7|rRD1_ADDR[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rRD1_ADDR[8]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rRD1_ADDR[20]~20_combout ),
	.sload(gnd),
	.ena(\u7|rRD1_ADDR[20]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rRD1_ADDR [8]));

// Location: LCCOMB_X9_Y9_N24
cycloneii_lcell_comb \u7|mADDR~0 (
// Equation(s):
// \u7|mADDR~0_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u7|rWR1_ADDR [8])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u7|rRD1_ADDR [8])))

	.dataa(\u7|rWR1_ADDR [8]),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(\u7|rRD1_ADDR [8]),
	.cin(gnd),
	.combout(\u7|mADDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR~0 .lut_mask = 16'hAFA0;
defparam \u7|mADDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
cycloneii_lcell_comb \u7|mADDR[8]~1 (
// Equation(s):
// \u7|mADDR[8]~1_combout  = (\u7|always3~1_combout  & ((\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ) # (!\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout )))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(\u7|always3~1_combout ),
	.datac(vcc),
	.datad(\u7|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ),
	.cin(gnd),
	.combout(\u7|mADDR[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR[8]~1 .lut_mask = 16'h88CC;
defparam \u7|mADDR[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N25
cycloneii_lcell_ff \u7|mADDR[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mADDR~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mADDR [8]));

// Location: LCCOMB_X8_Y9_N2
cycloneii_lcell_comb \u7|control1|SADDR[8]~feeder (
// Equation(s):
// \u7|control1|SADDR[8]~feeder_combout  = \u7|mADDR [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|mADDR [8]),
	.cin(gnd),
	.combout(\u7|control1|SADDR[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|SADDR[8]~feeder .lut_mask = 16'hFF00;
defparam \u7|control1|SADDR[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N3
cycloneii_lcell_ff \u7|control1|SADDR[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|SADDR[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|SADDR [8]));

// Location: LCCOMB_X7_Y9_N22
cycloneii_lcell_comb \u7|command1|SA~0 (
// Equation(s):
// \u7|command1|SA~0_combout  = (\u7|command1|do_load_mode~regout ) # ((\u7|control1|SADDR [8] & ((\u7|command1|do_writea~regout ) # (\u7|command1|do_reada~regout ))))

	.dataa(\u7|command1|do_writea~regout ),
	.datab(\u7|command1|do_load_mode~regout ),
	.datac(\u7|command1|do_reada~regout ),
	.datad(\u7|control1|SADDR [8]),
	.cin(gnd),
	.combout(\u7|command1|SA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|SA~0 .lut_mask = 16'hFECC;
defparam \u7|command1|SA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N23
cycloneii_lcell_ff \u7|command1|SA[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|SA~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|SA [0]));

// Location: LCCOMB_X7_Y9_N0
cycloneii_lcell_comb \u7|SA~0 (
// Equation(s):
// \u7|SA~0_combout  = (\u7|command1|SA [0] & !\u7|Equal0~0_combout )

	.dataa(vcc),
	.datab(\u7|command1|SA [0]),
	.datac(vcc),
	.datad(\u7|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u7|SA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|SA~0 .lut_mask = 16'h00CC;
defparam \u7|SA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N1
cycloneii_lcell_ff \u7|SA[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|SA~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|SA [0]));

// Location: LCCOMB_X10_Y9_N2
cycloneii_lcell_comb \u7|rWR1_ADDR[8]~15 (
// Equation(s):
// \u7|rWR1_ADDR[8]~15_combout  = \u7|rWR1_ADDR [8] $ (VCC)
// \u7|rWR1_ADDR[8]~16  = CARRY(\u7|rWR1_ADDR [8])

	.dataa(vcc),
	.datab(\u7|rWR1_ADDR [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|rWR1_ADDR[8]~15_combout ),
	.cout(\u7|rWR1_ADDR[8]~16 ));
// synopsys translate_off
defparam \u7|rWR1_ADDR[8]~15 .lut_mask = 16'h33CC;
defparam \u7|rWR1_ADDR[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
cycloneii_lcell_comb \u7|rWR1_ADDR[9]~22 (
// Equation(s):
// \u7|rWR1_ADDR[9]~22_combout  = (\u7|rWR1_ADDR [9] & (!\u7|rWR1_ADDR[8]~16 )) # (!\u7|rWR1_ADDR [9] & ((\u7|rWR1_ADDR[8]~16 ) # (GND)))
// \u7|rWR1_ADDR[9]~23  = CARRY((!\u7|rWR1_ADDR[8]~16 ) # (!\u7|rWR1_ADDR [9]))

	.dataa(vcc),
	.datab(\u7|rWR1_ADDR [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rWR1_ADDR[8]~16 ),
	.combout(\u7|rWR1_ADDR[9]~22_combout ),
	.cout(\u7|rWR1_ADDR[9]~23 ));
// synopsys translate_off
defparam \u7|rWR1_ADDR[9]~22 .lut_mask = 16'h3C3F;
defparam \u7|rWR1_ADDR[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
cycloneii_lcell_comb \u7|rWR1_ADDR[10]~24 (
// Equation(s):
// \u7|rWR1_ADDR[10]~24_combout  = (\u7|rWR1_ADDR [10] & (\u7|rWR1_ADDR[9]~23  $ (GND))) # (!\u7|rWR1_ADDR [10] & (!\u7|rWR1_ADDR[9]~23  & VCC))
// \u7|rWR1_ADDR[10]~25  = CARRY((\u7|rWR1_ADDR [10] & !\u7|rWR1_ADDR[9]~23 ))

	.dataa(\u7|rWR1_ADDR [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rWR1_ADDR[9]~23 ),
	.combout(\u7|rWR1_ADDR[10]~24_combout ),
	.cout(\u7|rWR1_ADDR[10]~25 ));
// synopsys translate_off
defparam \u7|rWR1_ADDR[10]~24 .lut_mask = 16'hA50A;
defparam \u7|rWR1_ADDR[10]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
cycloneii_lcell_comb \u7|rWR1_ADDR[11]~26 (
// Equation(s):
// \u7|rWR1_ADDR[11]~26_combout  = (\u7|rWR1_ADDR [11] & (!\u7|rWR1_ADDR[10]~25 )) # (!\u7|rWR1_ADDR [11] & ((\u7|rWR1_ADDR[10]~25 ) # (GND)))
// \u7|rWR1_ADDR[11]~27  = CARRY((!\u7|rWR1_ADDR[10]~25 ) # (!\u7|rWR1_ADDR [11]))

	.dataa(vcc),
	.datab(\u7|rWR1_ADDR [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rWR1_ADDR[10]~25 ),
	.combout(\u7|rWR1_ADDR[11]~26_combout ),
	.cout(\u7|rWR1_ADDR[11]~27 ));
// synopsys translate_off
defparam \u7|rWR1_ADDR[11]~26 .lut_mask = 16'h3C3F;
defparam \u7|rWR1_ADDR[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N14
cycloneii_lcell_comb \u7|ST[4]~15 (
// Equation(s):
// \u7|ST[4]~15_combout  = (!\u7|Pre_WR~regout  & \u7|mWR~regout )

	.dataa(\u7|Pre_WR~regout ),
	.datab(vcc),
	.datac(\u7|mWR~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|ST[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u7|ST[4]~15 .lut_mask = 16'h5050;
defparam \u7|ST[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N28
cycloneii_lcell_comb \u7|Write~0 (
// Equation(s):
// \u7|Write~0_combout  = (!\u7|Equal10~0_combout  & (\u7|Write~regout  & ((!\u7|Equal5~3_combout ) # (!\u7|Equal2~0_combout ))))

	.dataa(\u7|Equal10~0_combout ),
	.datab(\u7|Equal2~0_combout ),
	.datac(\u7|Equal5~3_combout ),
	.datad(\u7|Write~regout ),
	.cin(gnd),
	.combout(\u7|Write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Write~0 .lut_mask = 16'h1500;
defparam \u7|Write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N26
cycloneii_lcell_comb \u7|Write~2 (
// Equation(s):
// \u7|Write~2_combout  = (\u7|Write~0_combout ) # ((\u7|Write~1_combout  & (\u7|ST[4]~15_combout  & \u7|Equal5~3_combout )))

	.dataa(\u7|Write~1_combout ),
	.datab(\u7|ST[4]~15_combout ),
	.datac(\u7|Equal5~3_combout ),
	.datad(\u7|Write~0_combout ),
	.cin(gnd),
	.combout(\u7|Write~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Write~2 .lut_mask = 16'hFF80;
defparam \u7|Write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N27
cycloneii_lcell_ff \u7|Write (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|Write~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|Write~regout ));

// Location: LCCOMB_X15_Y9_N2
cycloneii_lcell_comb \u7|mWR_DONE~0 (
// Equation(s):
// \u7|mWR_DONE~0_combout  = (\u7|Write~regout  & ((\u7|mWR_DONE~regout ) # ((\u7|Equal10~0_combout  & !\u7|Equal8~0_combout ))))

	.dataa(\u7|Equal10~0_combout ),
	.datab(\u7|Write~regout ),
	.datac(\u7|mWR_DONE~regout ),
	.datad(\u7|Equal8~0_combout ),
	.cin(gnd),
	.combout(\u7|mWR_DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mWR_DONE~0 .lut_mask = 16'hC0C8;
defparam \u7|mWR_DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N3
cycloneii_lcell_ff \u7|mWR_DONE (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mWR_DONE~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mWR_DONE~regout ));

// Location: LCCOMB_X15_Y9_N8
cycloneii_lcell_comb \u7|rWR1_ADDR[13]~21 (
// Equation(s):
// \u7|rWR1_ADDR[13]~21_combout  = ((\u7|mWR~regout  & \u7|mWR_DONE~regout )) # (!\u1|oRST_0~regout )

	.dataa(vcc),
	.datab(\u7|mWR~regout ),
	.datac(\u1|oRST_0~regout ),
	.datad(\u7|mWR_DONE~regout ),
	.cin(gnd),
	.combout(\u7|rWR1_ADDR[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u7|rWR1_ADDR[13]~21 .lut_mask = 16'hCF0F;
defparam \u7|rWR1_ADDR[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y9_N9
cycloneii_lcell_ff \u7|rWR1_ADDR[11] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rWR1_ADDR[11]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u7|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rWR1_ADDR [11]));

// Location: LCCOMB_X10_Y9_N12
cycloneii_lcell_comb \u7|rWR1_ADDR[13]~30 (
// Equation(s):
// \u7|rWR1_ADDR[13]~30_combout  = (\u7|rWR1_ADDR [13] & (!\u7|rWR1_ADDR[12]~29 )) # (!\u7|rWR1_ADDR [13] & ((\u7|rWR1_ADDR[12]~29 ) # (GND)))
// \u7|rWR1_ADDR[13]~31  = CARRY((!\u7|rWR1_ADDR[12]~29 ) # (!\u7|rWR1_ADDR [13]))

	.dataa(\u7|rWR1_ADDR [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rWR1_ADDR[12]~29 ),
	.combout(\u7|rWR1_ADDR[13]~30_combout ),
	.cout(\u7|rWR1_ADDR[13]~31 ));
// synopsys translate_off
defparam \u7|rWR1_ADDR[13]~30 .lut_mask = 16'h5A5F;
defparam \u7|rWR1_ADDR[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
cycloneii_lcell_comb \u7|rWR1_ADDR[14]~32 (
// Equation(s):
// \u7|rWR1_ADDR[14]~32_combout  = (\u7|rWR1_ADDR [14] & (\u7|rWR1_ADDR[13]~31  $ (GND))) # (!\u7|rWR1_ADDR [14] & (!\u7|rWR1_ADDR[13]~31  & VCC))
// \u7|rWR1_ADDR[14]~33  = CARRY((\u7|rWR1_ADDR [14] & !\u7|rWR1_ADDR[13]~31 ))

	.dataa(vcc),
	.datab(\u7|rWR1_ADDR [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rWR1_ADDR[13]~31 ),
	.combout(\u7|rWR1_ADDR[14]~32_combout ),
	.cout(\u7|rWR1_ADDR[14]~33 ));
// synopsys translate_off
defparam \u7|rWR1_ADDR[14]~32 .lut_mask = 16'hC30C;
defparam \u7|rWR1_ADDR[14]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y9_N15
cycloneii_lcell_ff \u7|rWR1_ADDR[14] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rWR1_ADDR[14]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u7|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rWR1_ADDR [14]));

// Location: LCCOMB_X10_Y9_N16
cycloneii_lcell_comb \u7|rWR1_ADDR[15]~34 (
// Equation(s):
// \u7|rWR1_ADDR[15]~34_combout  = (\u7|rWR1_ADDR [15] & (!\u7|rWR1_ADDR[14]~33 )) # (!\u7|rWR1_ADDR [15] & ((\u7|rWR1_ADDR[14]~33 ) # (GND)))
// \u7|rWR1_ADDR[15]~35  = CARRY((!\u7|rWR1_ADDR[14]~33 ) # (!\u7|rWR1_ADDR [15]))

	.dataa(\u7|rWR1_ADDR [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rWR1_ADDR[14]~33 ),
	.combout(\u7|rWR1_ADDR[15]~34_combout ),
	.cout(\u7|rWR1_ADDR[15]~35 ));
// synopsys translate_off
defparam \u7|rWR1_ADDR[15]~34 .lut_mask = 16'h5A5F;
defparam \u7|rWR1_ADDR[15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cycloneii_lcell_comb \u7|rWR1_ADDR[16]~36 (
// Equation(s):
// \u7|rWR1_ADDR[16]~36_combout  = (\u7|rWR1_ADDR [16] & (\u7|rWR1_ADDR[15]~35  $ (GND))) # (!\u7|rWR1_ADDR [16] & (!\u7|rWR1_ADDR[15]~35  & VCC))
// \u7|rWR1_ADDR[16]~37  = CARRY((\u7|rWR1_ADDR [16] & !\u7|rWR1_ADDR[15]~35 ))

	.dataa(vcc),
	.datab(\u7|rWR1_ADDR [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rWR1_ADDR[15]~35 ),
	.combout(\u7|rWR1_ADDR[16]~36_combout ),
	.cout(\u7|rWR1_ADDR[16]~37 ));
// synopsys translate_off
defparam \u7|rWR1_ADDR[16]~36 .lut_mask = 16'hC30C;
defparam \u7|rWR1_ADDR[16]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y9_N19
cycloneii_lcell_ff \u7|rWR1_ADDR[16] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rWR1_ADDR[16]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u7|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rWR1_ADDR [16]));

// Location: LCCOMB_X10_Y9_N20
cycloneii_lcell_comb \u7|rWR1_ADDR[17]~38 (
// Equation(s):
// \u7|rWR1_ADDR[17]~38_combout  = (\u7|rWR1_ADDR [17] & (!\u7|rWR1_ADDR[16]~37 )) # (!\u7|rWR1_ADDR [17] & ((\u7|rWR1_ADDR[16]~37 ) # (GND)))
// \u7|rWR1_ADDR[17]~39  = CARRY((!\u7|rWR1_ADDR[16]~37 ) # (!\u7|rWR1_ADDR [17]))

	.dataa(\u7|rWR1_ADDR [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rWR1_ADDR[16]~37 ),
	.combout(\u7|rWR1_ADDR[17]~38_combout ),
	.cout(\u7|rWR1_ADDR[17]~39 ));
// synopsys translate_off
defparam \u7|rWR1_ADDR[17]~38 .lut_mask = 16'h5A5F;
defparam \u7|rWR1_ADDR[17]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
cycloneii_lcell_comb \u7|rWR1_ADDR[18]~40 (
// Equation(s):
// \u7|rWR1_ADDR[18]~40_combout  = (\u7|rWR1_ADDR [18] & (\u7|rWR1_ADDR[17]~39  $ (GND))) # (!\u7|rWR1_ADDR [18] & (!\u7|rWR1_ADDR[17]~39  & VCC))
// \u7|rWR1_ADDR[18]~41  = CARRY((\u7|rWR1_ADDR [18] & !\u7|rWR1_ADDR[17]~39 ))

	.dataa(vcc),
	.datab(\u7|rWR1_ADDR [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rWR1_ADDR[17]~39 ),
	.combout(\u7|rWR1_ADDR[18]~40_combout ),
	.cout(\u7|rWR1_ADDR[18]~41 ));
// synopsys translate_off
defparam \u7|rWR1_ADDR[18]~40 .lut_mask = 16'hC30C;
defparam \u7|rWR1_ADDR[18]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y9_N23
cycloneii_lcell_ff \u7|rWR1_ADDR[18] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rWR1_ADDR[18]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u7|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rWR1_ADDR [18]));

// Location: LCCOMB_X10_Y9_N24
cycloneii_lcell_comb \u7|rWR1_ADDR[19]~42 (
// Equation(s):
// \u7|rWR1_ADDR[19]~42_combout  = (\u7|rWR1_ADDR [19] & (!\u7|rWR1_ADDR[18]~41 )) # (!\u7|rWR1_ADDR [19] & ((\u7|rWR1_ADDR[18]~41 ) # (GND)))
// \u7|rWR1_ADDR[19]~43  = CARRY((!\u7|rWR1_ADDR[18]~41 ) # (!\u7|rWR1_ADDR [19]))

	.dataa(\u7|rWR1_ADDR [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rWR1_ADDR[18]~41 ),
	.combout(\u7|rWR1_ADDR[19]~42_combout ),
	.cout(\u7|rWR1_ADDR[19]~43 ));
// synopsys translate_off
defparam \u7|rWR1_ADDR[19]~42 .lut_mask = 16'h5A5F;
defparam \u7|rWR1_ADDR[19]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
cycloneii_lcell_comb \u7|rWR1_ADDR[20]~44 (
// Equation(s):
// \u7|rWR1_ADDR[20]~44_combout  = (\u7|rWR1_ADDR [20] & (\u7|rWR1_ADDR[19]~43  $ (GND))) # (!\u7|rWR1_ADDR [20] & (!\u7|rWR1_ADDR[19]~43  & VCC))
// \u7|rWR1_ADDR[20]~45  = CARRY((\u7|rWR1_ADDR [20] & !\u7|rWR1_ADDR[19]~43 ))

	.dataa(vcc),
	.datab(\u7|rWR1_ADDR [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rWR1_ADDR[19]~43 ),
	.combout(\u7|rWR1_ADDR[20]~44_combout ),
	.cout(\u7|rWR1_ADDR[20]~45 ));
// synopsys translate_off
defparam \u7|rWR1_ADDR[20]~44 .lut_mask = 16'hC30C;
defparam \u7|rWR1_ADDR[20]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y9_N27
cycloneii_lcell_ff \u7|rWR1_ADDR[20] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rWR1_ADDR[20]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u7|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rWR1_ADDR [20]));

// Location: LCCOMB_X10_Y9_N28
cycloneii_lcell_comb \u7|rWR1_ADDR[21]~46 (
// Equation(s):
// \u7|rWR1_ADDR[21]~46_combout  = (\u7|rWR1_ADDR [21] & (!\u7|rWR1_ADDR[20]~45 )) # (!\u7|rWR1_ADDR [21] & ((\u7|rWR1_ADDR[20]~45 ) # (GND)))
// \u7|rWR1_ADDR[21]~47  = CARRY((!\u7|rWR1_ADDR[20]~45 ) # (!\u7|rWR1_ADDR [21]))

	.dataa(vcc),
	.datab(\u7|rWR1_ADDR [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u7|rWR1_ADDR[20]~45 ),
	.combout(\u7|rWR1_ADDR[21]~46_combout ),
	.cout(\u7|rWR1_ADDR[21]~47 ));
// synopsys translate_off
defparam \u7|rWR1_ADDR[21]~46 .lut_mask = 16'h3C3F;
defparam \u7|rWR1_ADDR[21]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y9_N29
cycloneii_lcell_ff \u7|rWR1_ADDR[21] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rWR1_ADDR[21]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u7|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rWR1_ADDR [21]));

// Location: LCFF_X10_Y9_N21
cycloneii_lcell_ff \u7|rWR1_ADDR[17] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rWR1_ADDR[17]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u7|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rWR1_ADDR [17]));

// Location: LCFF_X10_Y9_N17
cycloneii_lcell_ff \u7|rWR1_ADDR[15] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rWR1_ADDR[15]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u7|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rWR1_ADDR [15]));

// Location: LCCOMB_X9_Y9_N4
cycloneii_lcell_comb \u7|rWR1_ADDR[13]~19 (
// Equation(s):
// \u7|rWR1_ADDR[13]~19_combout  = (\u7|rWR1_ADDR [17]) # ((\u7|rWR1_ADDR[13]~18_combout  & (\u7|rWR1_ADDR [15] & \u7|rWR1_ADDR [16])))

	.dataa(\u7|rWR1_ADDR[13]~18_combout ),
	.datab(\u7|rWR1_ADDR [17]),
	.datac(\u7|rWR1_ADDR [15]),
	.datad(\u7|rWR1_ADDR [16]),
	.cin(gnd),
	.combout(\u7|rWR1_ADDR[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u7|rWR1_ADDR[13]~19 .lut_mask = 16'hECCC;
defparam \u7|rWR1_ADDR[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
cycloneii_lcell_comb \u7|rWR1_ADDR[13]~20 (
// Equation(s):
// \u7|rWR1_ADDR[13]~20_combout  = ((\u7|rWR1_ADDR [21]) # ((\u7|rWR1_ADDR[13]~19_combout  & \u7|rWR1_ADDR [18]))) # (!\u7|rWR1_ADDR[13]~17_combout )

	.dataa(\u7|rWR1_ADDR[13]~17_combout ),
	.datab(\u7|rWR1_ADDR [21]),
	.datac(\u7|rWR1_ADDR[13]~19_combout ),
	.datad(\u7|rWR1_ADDR [18]),
	.cin(gnd),
	.combout(\u7|rWR1_ADDR[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u7|rWR1_ADDR[13]~20 .lut_mask = 16'hFDDD;
defparam \u7|rWR1_ADDR[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y9_N3
cycloneii_lcell_ff \u7|rWR1_ADDR[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rWR1_ADDR[8]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u7|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rWR1_ADDR [8]));

// Location: LCFF_X10_Y9_N5
cycloneii_lcell_ff \u7|rWR1_ADDR[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rWR1_ADDR[9]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u7|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rWR1_ADDR [9]));

// Location: LCCOMB_X8_Y9_N16
cycloneii_lcell_comb \u7|mADDR~2 (
// Equation(s):
// \u7|mADDR~2_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u7|rWR1_ADDR [9]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u7|rRD1_ADDR [9]))

	.dataa(\u7|rRD1_ADDR [9]),
	.datab(vcc),
	.datac(\u7|rWR1_ADDR [9]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u7|mADDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR~2 .lut_mask = 16'hF0AA;
defparam \u7|mADDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N17
cycloneii_lcell_ff \u7|mADDR[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mADDR~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mADDR [9]));

// Location: LCFF_X7_Y9_N29
cycloneii_lcell_ff \u7|control1|SADDR[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|mADDR [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|SADDR [9]));

// Location: LCCOMB_X7_Y9_N16
cycloneii_lcell_comb \u7|command1|SA~1 (
// Equation(s):
// \u7|command1|SA~1_combout  = (\u7|command1|do_load_mode~regout ) # ((\u7|control1|SADDR [9] & ((\u7|command1|do_writea~regout ) # (\u7|command1|do_reada~regout ))))

	.dataa(\u7|command1|do_writea~regout ),
	.datab(\u7|command1|do_load_mode~regout ),
	.datac(\u7|command1|do_reada~regout ),
	.datad(\u7|control1|SADDR [9]),
	.cin(gnd),
	.combout(\u7|command1|SA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|SA~1 .lut_mask = 16'hFECC;
defparam \u7|command1|SA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N17
cycloneii_lcell_ff \u7|command1|SA[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|SA~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|SA [1]));

// Location: LCCOMB_X7_Y9_N26
cycloneii_lcell_comb \u7|SA~1 (
// Equation(s):
// \u7|SA~1_combout  = (\u7|command1|SA [1] & !\u7|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|command1|SA [1]),
	.datad(\u7|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u7|SA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|SA~1 .lut_mask = 16'h00F0;
defparam \u7|SA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N27
cycloneii_lcell_ff \u7|SA[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|SA~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|SA [1]));

// Location: LCFF_X10_Y9_N7
cycloneii_lcell_ff \u7|rWR1_ADDR[10] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rWR1_ADDR[10]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u7|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rWR1_ADDR [10]));

// Location: LCCOMB_X8_Y9_N30
cycloneii_lcell_comb \u7|mADDR~3 (
// Equation(s):
// \u7|mADDR~3_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u7|rWR1_ADDR [10]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u7|rRD1_ADDR [10]))

	.dataa(\u7|rRD1_ADDR [10]),
	.datab(vcc),
	.datac(\u7|rWR1_ADDR [10]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u7|mADDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR~3 .lut_mask = 16'hF0AA;
defparam \u7|mADDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N31
cycloneii_lcell_ff \u7|mADDR[10] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mADDR~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mADDR [10]));

// Location: LCCOMB_X7_Y9_N6
cycloneii_lcell_comb \u7|control1|SADDR[10]~feeder (
// Equation(s):
// \u7|control1|SADDR[10]~feeder_combout  = \u7|mADDR [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|mADDR [10]),
	.cin(gnd),
	.combout(\u7|control1|SADDR[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|SADDR[10]~feeder .lut_mask = 16'hFF00;
defparam \u7|control1|SADDR[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N7
cycloneii_lcell_ff \u7|control1|SADDR[10] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|SADDR[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|SADDR [10]));

// Location: LCCOMB_X7_Y9_N18
cycloneii_lcell_comb \u7|command1|SA~2 (
// Equation(s):
// \u7|command1|SA~2_combout  = (\u7|command1|do_load_mode~regout ) # ((\u7|control1|SADDR [10] & ((\u7|command1|do_writea~regout ) # (\u7|command1|do_reada~regout ))))

	.dataa(\u7|command1|do_writea~regout ),
	.datab(\u7|command1|do_load_mode~regout ),
	.datac(\u7|command1|do_reada~regout ),
	.datad(\u7|control1|SADDR [10]),
	.cin(gnd),
	.combout(\u7|command1|SA~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|SA~2 .lut_mask = 16'hFECC;
defparam \u7|command1|SA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N19
cycloneii_lcell_ff \u7|command1|SA[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|SA~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|SA [2]));

// Location: LCCOMB_X7_Y9_N8
cycloneii_lcell_comb \u7|SA~2 (
// Equation(s):
// \u7|SA~2_combout  = (\u7|command1|SA [2] & !\u7|Equal0~0_combout )

	.dataa(vcc),
	.datab(\u7|command1|SA [2]),
	.datac(vcc),
	.datad(\u7|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u7|SA~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|SA~2 .lut_mask = 16'h00CC;
defparam \u7|SA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N9
cycloneii_lcell_ff \u7|SA[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|SA~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|SA [2]));

// Location: LCCOMB_X9_Y9_N18
cycloneii_lcell_comb \u7|mADDR~4 (
// Equation(s):
// \u7|mADDR~4_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u7|rWR1_ADDR [11]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u7|rRD1_ADDR [11]))

	.dataa(\u7|rRD1_ADDR [11]),
	.datab(\u7|rWR1_ADDR [11]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|mADDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR~4 .lut_mask = 16'hCACA;
defparam \u7|mADDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N19
cycloneii_lcell_ff \u7|mADDR[11] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mADDR~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mADDR [11]));

// Location: LCCOMB_X8_Y9_N24
cycloneii_lcell_comb \u7|control1|SADDR[11]~feeder (
// Equation(s):
// \u7|control1|SADDR[11]~feeder_combout  = \u7|mADDR [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|mADDR [11]),
	.cin(gnd),
	.combout(\u7|control1|SADDR[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|SADDR[11]~feeder .lut_mask = 16'hFF00;
defparam \u7|control1|SADDR[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N25
cycloneii_lcell_ff \u7|control1|SADDR[11] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|SADDR[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|SADDR [11]));

// Location: LCCOMB_X7_Y9_N20
cycloneii_lcell_comb \u7|command1|SA~3 (
// Equation(s):
// \u7|command1|SA~3_combout  = (\u7|control1|SADDR [11] & (!\u7|command1|do_load_mode~regout  & ((\u7|command1|do_writea~regout ) # (\u7|command1|do_reada~regout ))))

	.dataa(\u7|command1|do_writea~regout ),
	.datab(\u7|control1|SADDR [11]),
	.datac(\u7|command1|do_reada~regout ),
	.datad(\u7|command1|do_load_mode~regout ),
	.cin(gnd),
	.combout(\u7|command1|SA~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|SA~3 .lut_mask = 16'h00C8;
defparam \u7|command1|SA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N21
cycloneii_lcell_ff \u7|command1|SA[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|SA~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|SA [3]));

// Location: LCCOMB_X7_Y9_N10
cycloneii_lcell_comb \u7|SA~3 (
// Equation(s):
// \u7|SA~3_combout  = (\u7|command1|SA [3] & !\u7|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|command1|SA [3]),
	.datad(\u7|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u7|SA~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|SA~3 .lut_mask = 16'h00F0;
defparam \u7|SA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N11
cycloneii_lcell_ff \u7|SA[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|SA~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|SA [3]));

// Location: LCCOMB_X8_Y10_N28
cycloneii_lcell_comb \u7|SA~4 (
// Equation(s):
// \u7|SA~4_combout  = (\u7|command1|SA [4] & !\u7|Equal0~0_combout )

	.dataa(\u7|command1|SA [4]),
	.datab(vcc),
	.datac(\u7|Equal0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|SA~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|SA~4 .lut_mask = 16'h0A0A;
defparam \u7|SA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N29
cycloneii_lcell_ff \u7|SA[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|SA~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|SA [4]));

// Location: LCFF_X10_Y9_N13
cycloneii_lcell_ff \u7|rWR1_ADDR[13] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rWR1_ADDR[13]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u7|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rWR1_ADDR [13]));

// Location: LCCOMB_X9_Y9_N26
cycloneii_lcell_comb \u7|mADDR~6 (
// Equation(s):
// \u7|mADDR~6_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u7|rWR1_ADDR [13]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u7|rRD1_ADDR [13]))

	.dataa(\u7|rRD1_ADDR [13]),
	.datab(\u7|rWR1_ADDR [13]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|mADDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR~6 .lut_mask = 16'hCACA;
defparam \u7|mADDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N27
cycloneii_lcell_ff \u7|mADDR[13] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mADDR~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mADDR [13]));

// Location: LCFF_X8_Y9_N27
cycloneii_lcell_ff \u7|control1|SADDR[13] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|mADDR [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|SADDR [13]));

// Location: LCCOMB_X8_Y10_N8
cycloneii_lcell_comb \u7|command1|SA~5 (
// Equation(s):
// \u7|command1|SA~5_combout  = (\u7|command1|do_load_mode~regout ) # ((\u7|control1|SADDR [13] & ((\u7|command1|do_writea~regout ) # (\u7|command1|do_reada~regout ))))

	.dataa(\u7|command1|do_writea~regout ),
	.datab(\u7|control1|SADDR [13]),
	.datac(\u7|command1|do_load_mode~regout ),
	.datad(\u7|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u7|command1|SA~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|SA~5 .lut_mask = 16'hFCF8;
defparam \u7|command1|SA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N9
cycloneii_lcell_ff \u7|command1|SA[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|SA~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|SA [5]));

// Location: LCCOMB_X8_Y10_N18
cycloneii_lcell_comb \u7|SA~5 (
// Equation(s):
// \u7|SA~5_combout  = (!\u7|Equal0~0_combout  & \u7|command1|SA [5])

	.dataa(\u7|Equal0~0_combout ),
	.datab(vcc),
	.datac(\u7|command1|SA [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|SA~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|SA~5 .lut_mask = 16'h5050;
defparam \u7|SA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N19
cycloneii_lcell_ff \u7|SA[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|SA~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|SA [5]));

// Location: LCCOMB_X9_Y9_N8
cycloneii_lcell_comb \u7|mADDR~7 (
// Equation(s):
// \u7|mADDR~7_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u7|rWR1_ADDR [14])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u7|rRD1_ADDR [14])))

	.dataa(vcc),
	.datab(\u7|rWR1_ADDR [14]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(\u7|rRD1_ADDR [14]),
	.cin(gnd),
	.combout(\u7|mADDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR~7 .lut_mask = 16'hCFC0;
defparam \u7|mADDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N9
cycloneii_lcell_ff \u7|mADDR[14] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mADDR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mADDR [14]));

// Location: LCFF_X8_Y9_N1
cycloneii_lcell_ff \u7|control1|SADDR[14] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|mADDR [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|SADDR [14]));

// Location: LCCOMB_X8_Y10_N30
cycloneii_lcell_comb \u7|command1|SA~6 (
// Equation(s):
// \u7|command1|SA~6_combout  = (\u7|control1|SADDR [14] & (!\u7|command1|do_load_mode~regout  & ((\u7|command1|do_writea~regout ) # (\u7|command1|do_reada~regout ))))

	.dataa(\u7|command1|do_writea~regout ),
	.datab(\u7|control1|SADDR [14]),
	.datac(\u7|command1|do_load_mode~regout ),
	.datad(\u7|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u7|command1|SA~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|SA~6 .lut_mask = 16'h0C08;
defparam \u7|command1|SA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N31
cycloneii_lcell_ff \u7|command1|SA[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|SA~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|SA [6]));

// Location: LCCOMB_X8_Y10_N4
cycloneii_lcell_comb \u7|SA~6 (
// Equation(s):
// \u7|SA~6_combout  = (\u7|command1|SA [6] & !\u7|Equal0~0_combout )

	.dataa(vcc),
	.datab(\u7|command1|SA [6]),
	.datac(\u7|Equal0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|SA~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|SA~6 .lut_mask = 16'h0C0C;
defparam \u7|SA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N5
cycloneii_lcell_ff \u7|SA[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|SA~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|SA [6]));

// Location: LCCOMB_X12_Y9_N8
cycloneii_lcell_comb \u7|mADDR~8 (
// Equation(s):
// \u7|mADDR~8_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u7|rWR1_ADDR [15]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u7|rRD1_ADDR [15]))

	.dataa(vcc),
	.datab(\u7|rRD1_ADDR [15]),
	.datac(\u7|rWR1_ADDR [15]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u7|mADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR~8 .lut_mask = 16'hF0CC;
defparam \u7|mADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N15
cycloneii_lcell_ff \u7|mADDR[15] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|mADDR~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u7|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mADDR [15]));

// Location: LCCOMB_X8_Y10_N26
cycloneii_lcell_comb \u7|control1|SADDR[15]~feeder (
// Equation(s):
// \u7|control1|SADDR[15]~feeder_combout  = \u7|mADDR [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|mADDR [15]),
	.cin(gnd),
	.combout(\u7|control1|SADDR[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|SADDR[15]~feeder .lut_mask = 16'hFF00;
defparam \u7|control1|SADDR[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N27
cycloneii_lcell_ff \u7|control1|SADDR[15] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|SADDR[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|SADDR [15]));

// Location: LCCOMB_X8_Y10_N20
cycloneii_lcell_comb \u7|command1|SA~7 (
// Equation(s):
// \u7|command1|SA~7_combout  = (\u7|control1|SADDR [15] & (!\u7|command1|do_load_mode~regout  & ((\u7|command1|do_writea~regout ) # (\u7|command1|do_reada~regout ))))

	.dataa(\u7|command1|do_writea~regout ),
	.datab(\u7|control1|SADDR [15]),
	.datac(\u7|command1|do_load_mode~regout ),
	.datad(\u7|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u7|command1|SA~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|SA~7 .lut_mask = 16'h0C08;
defparam \u7|command1|SA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N21
cycloneii_lcell_ff \u7|command1|SA[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|SA~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|SA [7]));

// Location: LCCOMB_X8_Y10_N2
cycloneii_lcell_comb \u7|SA~7 (
// Equation(s):
// \u7|SA~7_combout  = (!\u7|Equal0~0_combout  & \u7|command1|SA [7])

	.dataa(\u7|Equal0~0_combout ),
	.datab(vcc),
	.datac(\u7|command1|SA [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|SA~7_combout ),
	.cout());
// synopsys translate_off
defparam \u7|SA~7 .lut_mask = 16'h5050;
defparam \u7|SA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N3
cycloneii_lcell_ff \u7|SA[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|SA~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|SA [7]));

// Location: LCCOMB_X8_Y9_N20
cycloneii_lcell_comb \u7|mADDR~9 (
// Equation(s):
// \u7|mADDR~9_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u7|rWR1_ADDR [16]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u7|rRD1_ADDR [16]))

	.dataa(vcc),
	.datab(\u7|rRD1_ADDR [16]),
	.datac(\u7|rWR1_ADDR [16]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u7|mADDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR~9 .lut_mask = 16'hF0CC;
defparam \u7|mADDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N21
cycloneii_lcell_ff \u7|mADDR[16] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mADDR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mADDR [16]));

// Location: LCCOMB_X7_Y9_N12
cycloneii_lcell_comb \u7|control1|SADDR[16]~feeder (
// Equation(s):
// \u7|control1|SADDR[16]~feeder_combout  = \u7|mADDR [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|mADDR [16]),
	.cin(gnd),
	.combout(\u7|control1|SADDR[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|SADDR[16]~feeder .lut_mask = 16'hFF00;
defparam \u7|control1|SADDR[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N13
cycloneii_lcell_ff \u7|control1|SADDR[16] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|SADDR[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|SADDR [16]));

// Location: LCCOMB_X7_Y9_N30
cycloneii_lcell_comb \u7|command1|SA~8 (
// Equation(s):
// \u7|command1|SA~8_combout  = (!\u7|command1|do_load_mode~regout  & (\u7|control1|SADDR [16] & ((\u7|command1|do_writea~regout ) # (\u7|command1|do_reada~regout ))))

	.dataa(\u7|command1|do_writea~regout ),
	.datab(\u7|command1|do_load_mode~regout ),
	.datac(\u7|command1|do_reada~regout ),
	.datad(\u7|control1|SADDR [16]),
	.cin(gnd),
	.combout(\u7|command1|SA~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|SA~8 .lut_mask = 16'h3200;
defparam \u7|command1|SA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N31
cycloneii_lcell_ff \u7|command1|SA[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|SA~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|SA [8]));

// Location: LCCOMB_X7_Y9_N4
cycloneii_lcell_comb \u7|SA~8 (
// Equation(s):
// \u7|SA~8_combout  = (\u7|command1|SA [8] & !\u7|Equal0~0_combout )

	.dataa(vcc),
	.datab(\u7|command1|SA [8]),
	.datac(vcc),
	.datad(\u7|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u7|SA~8_combout ),
	.cout());
// synopsys translate_off
defparam \u7|SA~8 .lut_mask = 16'h00CC;
defparam \u7|SA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N5
cycloneii_lcell_ff \u7|SA[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|SA~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|SA [8]));

// Location: LCCOMB_X9_Y9_N12
cycloneii_lcell_comb \u7|mADDR~10 (
// Equation(s):
// \u7|mADDR~10_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u7|rWR1_ADDR [17])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u7|rRD1_ADDR [17])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(\u7|rWR1_ADDR [17]),
	.datac(\u7|rRD1_ADDR [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|mADDR~10_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR~10 .lut_mask = 16'hD8D8;
defparam \u7|mADDR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N13
cycloneii_lcell_ff \u7|mADDR[17] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mADDR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mADDR [17]));

// Location: LCFF_X8_Y10_N1
cycloneii_lcell_ff \u7|control1|SADDR[17] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|mADDR [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|SADDR [17]));

// Location: LCCOMB_X8_Y10_N14
cycloneii_lcell_comb \u7|command1|SA~9 (
// Equation(s):
// \u7|command1|SA~9_combout  = (\u7|control1|SADDR [17] & (!\u7|command1|do_load_mode~regout  & ((\u7|command1|do_writea~regout ) # (\u7|command1|do_reada~regout ))))

	.dataa(\u7|command1|do_writea~regout ),
	.datab(\u7|control1|SADDR [17]),
	.datac(\u7|command1|do_load_mode~regout ),
	.datad(\u7|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u7|command1|SA~9_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|SA~9 .lut_mask = 16'h0C08;
defparam \u7|command1|SA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N15
cycloneii_lcell_ff \u7|command1|SA[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|SA~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|SA [9]));

// Location: LCCOMB_X8_Y10_N12
cycloneii_lcell_comb \u7|SA~9 (
// Equation(s):
// \u7|SA~9_combout  = (\u7|Equal0~0_combout ) # (\u7|command1|SA [9])

	.dataa(\u7|Equal0~0_combout ),
	.datab(vcc),
	.datac(\u7|command1|SA [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|SA~9_combout ),
	.cout());
// synopsys translate_off
defparam \u7|SA~9 .lut_mask = 16'hFAFA;
defparam \u7|SA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N13
cycloneii_lcell_ff \u7|SA[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|SA~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|SA [9]));

// Location: LCCOMB_X7_Y10_N18
cycloneii_lcell_comb \u7|command1|always4~0 (
// Equation(s):
// \u7|command1|always4~0_combout  = (\u7|command1|do_reada~regout ) # (\u7|command1|do_writea~regout )

	.dataa(\u7|command1|do_reada~regout ),
	.datab(vcc),
	.datac(\u7|command1|do_writea~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|command1|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|always4~0 .lut_mask = 16'hFAFA;
defparam \u7|command1|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N19
cycloneii_lcell_ff \u7|command1|rw_shift[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|always4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|rw_shift [1]));

// Location: LCCOMB_X7_Y10_N2
cycloneii_lcell_comb \u7|command1|rw_shift~0 (
// Equation(s):
// \u7|command1|rw_shift~0_combout  = (!\u7|command1|do_reada~regout  & (!\u7|command1|do_writea~regout  & \u7|command1|rw_shift [1]))

	.dataa(\u7|command1|do_reada~regout ),
	.datab(vcc),
	.datac(\u7|command1|do_writea~regout ),
	.datad(\u7|command1|rw_shift [1]),
	.cin(gnd),
	.combout(\u7|command1|rw_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|rw_shift~0 .lut_mask = 16'h0500;
defparam \u7|command1|rw_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N3
cycloneii_lcell_ff \u7|command1|rw_shift[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|rw_shift~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|rw_shift [0]));

// Location: LCCOMB_X7_Y10_N8
cycloneii_lcell_comb \u7|command1|do_rw~0 (
// Equation(s):
// \u7|command1|do_rw~0_combout  = (\u7|command1|do_reada~regout  & (((\u7|command1|do_rw~regout )))) # (!\u7|command1|do_reada~regout  & ((\u7|command1|do_writea~regout  & (\u7|command1|do_rw~regout )) # (!\u7|command1|do_writea~regout  & 
// ((\u7|command1|rw_shift [0])))))

	.dataa(\u7|command1|do_reada~regout ),
	.datab(\u7|command1|do_writea~regout ),
	.datac(\u7|command1|do_rw~regout ),
	.datad(\u7|command1|rw_shift [0]),
	.cin(gnd),
	.combout(\u7|command1|do_rw~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|do_rw~0 .lut_mask = 16'hF1E0;
defparam \u7|command1|do_rw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N9
cycloneii_lcell_ff \u7|command1|do_rw (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|do_rw~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|do_rw~regout ));

// Location: LCCOMB_X7_Y11_N10
cycloneii_lcell_comb \u7|command1|rw_flag~0 (
// Equation(s):
// \u7|command1|rw_flag~0_combout  = (!\u7|command1|do_precharge~regout  & !\u7|command1|do_load_mode~regout )

	.dataa(vcc),
	.datab(\u7|command1|do_precharge~regout ),
	.datac(vcc),
	.datad(\u7|command1|do_load_mode~regout ),
	.cin(gnd),
	.combout(\u7|command1|rw_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|rw_flag~0 .lut_mask = 16'h0033;
defparam \u7|command1|rw_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N6
cycloneii_lcell_comb \u7|mADDR~11 (
// Equation(s):
// \u7|mADDR~11_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u7|rWR1_ADDR [18])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u7|rRD1_ADDR [18])))

	.dataa(vcc),
	.datab(\u7|rWR1_ADDR [18]),
	.datac(\u7|rRD1_ADDR [18]),
	.datad(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u7|mADDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR~11 .lut_mask = 16'hCCF0;
defparam \u7|mADDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N7
cycloneii_lcell_ff \u7|mADDR[18] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mADDR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mADDR [18]));

// Location: LCCOMB_X7_Y9_N2
cycloneii_lcell_comb \u7|control1|SADDR[18]~feeder (
// Equation(s):
// \u7|control1|SADDR[18]~feeder_combout  = \u7|mADDR [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|mADDR [18]),
	.cin(gnd),
	.combout(\u7|control1|SADDR[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|SADDR[18]~feeder .lut_mask = 16'hFF00;
defparam \u7|control1|SADDR[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N3
cycloneii_lcell_ff \u7|control1|SADDR[18] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|SADDR[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|SADDR [18]));

// Location: LCCOMB_X7_Y10_N14
cycloneii_lcell_comb \u7|command1|SA~10 (
// Equation(s):
// \u7|command1|SA~10_combout  = (\u7|command1|always4~0_combout  & (!\u7|command1|do_rw~regout  & (\u7|command1|rw_flag~0_combout  & \u7|control1|SADDR [18])))

	.dataa(\u7|command1|always4~0_combout ),
	.datab(\u7|command1|do_rw~regout ),
	.datac(\u7|command1|rw_flag~0_combout ),
	.datad(\u7|control1|SADDR [18]),
	.cin(gnd),
	.combout(\u7|command1|SA~10_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|SA~10 .lut_mask = 16'h2000;
defparam \u7|command1|SA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N15
cycloneii_lcell_ff \u7|command1|SA[10] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|SA~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|SA [10]));

// Location: LCCOMB_X7_Y10_N22
cycloneii_lcell_comb \u7|SA~10 (
// Equation(s):
// \u7|SA~10_combout  = (\u7|command1|SA [10] & !\u7|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|command1|SA [10]),
	.datad(\u7|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u7|SA~10_combout ),
	.cout());
// synopsys translate_off
defparam \u7|SA~10 .lut_mask = 16'h00F0;
defparam \u7|SA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N23
cycloneii_lcell_ff \u7|SA[10] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|SA~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|SA [10]));

// Location: LCFF_X10_Y9_N25
cycloneii_lcell_ff \u7|rWR1_ADDR[19] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rWR1_ADDR[19]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u7|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rWR1_ADDR [19]));

// Location: LCCOMB_X9_Y9_N2
cycloneii_lcell_comb \u7|mADDR~12 (
// Equation(s):
// \u7|mADDR~12_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u7|rWR1_ADDR [19])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u7|rRD1_ADDR [19])))

	.dataa(vcc),
	.datab(\u7|rWR1_ADDR [19]),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(\u7|rRD1_ADDR [19]),
	.cin(gnd),
	.combout(\u7|mADDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR~12 .lut_mask = 16'hCFC0;
defparam \u7|mADDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N3
cycloneii_lcell_ff \u7|mADDR[19] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mADDR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mADDR [19]));

// Location: LCFF_X8_Y10_N23
cycloneii_lcell_ff \u7|control1|SADDR[19] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|mADDR [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|SADDR [19]));

// Location: LCCOMB_X8_Y10_N24
cycloneii_lcell_comb \u7|command1|SA~11 (
// Equation(s):
// \u7|command1|SA~11_combout  = (\u7|control1|SADDR [19] & (!\u7|command1|do_load_mode~regout  & ((\u7|command1|do_writea~regout ) # (\u7|command1|do_reada~regout ))))

	.dataa(\u7|command1|do_writea~regout ),
	.datab(\u7|control1|SADDR [19]),
	.datac(\u7|command1|do_load_mode~regout ),
	.datad(\u7|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u7|command1|SA~11_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|SA~11 .lut_mask = 16'h0C08;
defparam \u7|command1|SA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N25
cycloneii_lcell_ff \u7|command1|SA[11] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|SA~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|SA [11]));

// Location: LCCOMB_X8_Y10_N6
cycloneii_lcell_comb \u7|SA~11 (
// Equation(s):
// \u7|SA~11_combout  = (!\u7|Equal0~0_combout  & \u7|command1|SA [11])

	.dataa(\u7|Equal0~0_combout ),
	.datab(vcc),
	.datac(\u7|command1|SA [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|SA~11_combout ),
	.cout());
// synopsys translate_off
defparam \u7|SA~11 .lut_mask = 16'h5050;
defparam \u7|SA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N7
cycloneii_lcell_ff \u7|SA[11] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|SA~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|SA [11]));

// Location: LCCOMB_X9_Y18_N2
cycloneii_lcell_comb \u8|rWR1_ADDR[8]~15 (
// Equation(s):
// \u8|rWR1_ADDR[8]~15_combout  = \u8|rWR1_ADDR [8] $ (VCC)
// \u8|rWR1_ADDR[8]~16  = CARRY(\u8|rWR1_ADDR [8])

	.dataa(vcc),
	.datab(\u8|rWR1_ADDR [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|rWR1_ADDR[8]~15_combout ),
	.cout(\u8|rWR1_ADDR[8]~16 ));
// synopsys translate_off
defparam \u8|rWR1_ADDR[8]~15 .lut_mask = 16'h33CC;
defparam \u8|rWR1_ADDR[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N4
cycloneii_lcell_comb \u8|rWR1_ADDR[9]~22 (
// Equation(s):
// \u8|rWR1_ADDR[9]~22_combout  = (\u8|rWR1_ADDR [9] & (!\u8|rWR1_ADDR[8]~16 )) # (!\u8|rWR1_ADDR [9] & ((\u8|rWR1_ADDR[8]~16 ) # (GND)))
// \u8|rWR1_ADDR[9]~23  = CARRY((!\u8|rWR1_ADDR[8]~16 ) # (!\u8|rWR1_ADDR [9]))

	.dataa(vcc),
	.datab(\u8|rWR1_ADDR [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rWR1_ADDR[8]~16 ),
	.combout(\u8|rWR1_ADDR[9]~22_combout ),
	.cout(\u8|rWR1_ADDR[9]~23 ));
// synopsys translate_off
defparam \u8|rWR1_ADDR[9]~22 .lut_mask = 16'h3C3F;
defparam \u8|rWR1_ADDR[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneii_lcell_comb \u8|Equal10~0 (
// Equation(s):
// \u8|Equal10~0_combout  = (\u8|ST [8] & (!\u8|ST [0] & (\u8|Equal7~0_combout  & \u8|ST [2])))

	.dataa(\u8|ST [8]),
	.datab(\u8|ST [0]),
	.datac(\u8|Equal7~0_combout ),
	.datad(\u8|ST [2]),
	.cin(gnd),
	.combout(\u8|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Equal10~0 .lut_mask = 16'h2000;
defparam \u8|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneii_lcell_comb \u8|mWR_DONE~0 (
// Equation(s):
// \u8|mWR_DONE~0_combout  = (\u8|Write~regout  & ((\u8|mWR_DONE~regout ) # ((!\u8|Equal8~0_combout  & \u8|Equal10~0_combout ))))

	.dataa(\u8|Write~regout ),
	.datab(\u8|Equal8~0_combout ),
	.datac(\u8|mWR_DONE~regout ),
	.datad(\u8|Equal10~0_combout ),
	.cin(gnd),
	.combout(\u8|mWR_DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mWR_DONE~0 .lut_mask = 16'hA2A0;
defparam \u8|mWR_DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N19
cycloneii_lcell_ff \u8|mWR_DONE (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mWR_DONE~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mWR_DONE~regout ));

// Location: LCCOMB_X10_Y18_N12
cycloneii_lcell_comb \u8|rWR1_ADDR[16]~21 (
// Equation(s):
// \u8|rWR1_ADDR[16]~21_combout  = ((\u8|mWR~regout  & \u8|mWR_DONE~regout )) # (!\u1|oRST_0~regout )

	.dataa(\u1|oRST_0~regout ),
	.datab(\u8|mWR~regout ),
	.datac(vcc),
	.datad(\u8|mWR_DONE~regout ),
	.cin(gnd),
	.combout(\u8|rWR1_ADDR[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u8|rWR1_ADDR[16]~21 .lut_mask = 16'hDD55;
defparam \u8|rWR1_ADDR[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y18_N5
cycloneii_lcell_ff \u8|rWR1_ADDR[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rWR1_ADDR[9]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rWR1_ADDR[16]~20_combout ),
	.sload(gnd),
	.ena(\u8|rWR1_ADDR[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rWR1_ADDR [9]));

// Location: LCCOMB_X9_Y18_N6
cycloneii_lcell_comb \u8|rWR1_ADDR[10]~24 (
// Equation(s):
// \u8|rWR1_ADDR[10]~24_combout  = (\u8|rWR1_ADDR [10] & (\u8|rWR1_ADDR[9]~23  $ (GND))) # (!\u8|rWR1_ADDR [10] & (!\u8|rWR1_ADDR[9]~23  & VCC))
// \u8|rWR1_ADDR[10]~25  = CARRY((\u8|rWR1_ADDR [10] & !\u8|rWR1_ADDR[9]~23 ))

	.dataa(\u8|rWR1_ADDR [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rWR1_ADDR[9]~23 ),
	.combout(\u8|rWR1_ADDR[10]~24_combout ),
	.cout(\u8|rWR1_ADDR[10]~25 ));
// synopsys translate_off
defparam \u8|rWR1_ADDR[10]~24 .lut_mask = 16'hA50A;
defparam \u8|rWR1_ADDR[10]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N12
cycloneii_lcell_comb \u8|rWR1_ADDR[13]~30 (
// Equation(s):
// \u8|rWR1_ADDR[13]~30_combout  = (\u8|rWR1_ADDR [13] & (!\u8|rWR1_ADDR[12]~29 )) # (!\u8|rWR1_ADDR [13] & ((\u8|rWR1_ADDR[12]~29 ) # (GND)))
// \u8|rWR1_ADDR[13]~31  = CARRY((!\u8|rWR1_ADDR[12]~29 ) # (!\u8|rWR1_ADDR [13]))

	.dataa(\u8|rWR1_ADDR [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rWR1_ADDR[12]~29 ),
	.combout(\u8|rWR1_ADDR[13]~30_combout ),
	.cout(\u8|rWR1_ADDR[13]~31 ));
// synopsys translate_off
defparam \u8|rWR1_ADDR[13]~30 .lut_mask = 16'h5A5F;
defparam \u8|rWR1_ADDR[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N14
cycloneii_lcell_comb \u8|rWR1_ADDR[14]~32 (
// Equation(s):
// \u8|rWR1_ADDR[14]~32_combout  = (\u8|rWR1_ADDR [14] & (\u8|rWR1_ADDR[13]~31  $ (GND))) # (!\u8|rWR1_ADDR [14] & (!\u8|rWR1_ADDR[13]~31  & VCC))
// \u8|rWR1_ADDR[14]~33  = CARRY((\u8|rWR1_ADDR [14] & !\u8|rWR1_ADDR[13]~31 ))

	.dataa(vcc),
	.datab(\u8|rWR1_ADDR [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rWR1_ADDR[13]~31 ),
	.combout(\u8|rWR1_ADDR[14]~32_combout ),
	.cout(\u8|rWR1_ADDR[14]~33 ));
// synopsys translate_off
defparam \u8|rWR1_ADDR[14]~32 .lut_mask = 16'hC30C;
defparam \u8|rWR1_ADDR[14]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X9_Y18_N15
cycloneii_lcell_ff \u8|rWR1_ADDR[14] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rWR1_ADDR[14]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rWR1_ADDR[16]~20_combout ),
	.sload(gnd),
	.ena(\u8|rWR1_ADDR[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rWR1_ADDR [14]));

// Location: LCCOMB_X9_Y18_N18
cycloneii_lcell_comb \u8|rWR1_ADDR[16]~36 (
// Equation(s):
// \u8|rWR1_ADDR[16]~36_combout  = (\u8|rWR1_ADDR [16] & (\u8|rWR1_ADDR[15]~35  $ (GND))) # (!\u8|rWR1_ADDR [16] & (!\u8|rWR1_ADDR[15]~35  & VCC))
// \u8|rWR1_ADDR[16]~37  = CARRY((\u8|rWR1_ADDR [16] & !\u8|rWR1_ADDR[15]~35 ))

	.dataa(vcc),
	.datab(\u8|rWR1_ADDR [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rWR1_ADDR[15]~35 ),
	.combout(\u8|rWR1_ADDR[16]~36_combout ),
	.cout(\u8|rWR1_ADDR[16]~37 ));
// synopsys translate_off
defparam \u8|rWR1_ADDR[16]~36 .lut_mask = 16'hC30C;
defparam \u8|rWR1_ADDR[16]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X9_Y18_N19
cycloneii_lcell_ff \u8|rWR1_ADDR[16] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rWR1_ADDR[16]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rWR1_ADDR[16]~20_combout ),
	.sload(gnd),
	.ena(\u8|rWR1_ADDR[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rWR1_ADDR [16]));

// Location: LCCOMB_X9_Y18_N22
cycloneii_lcell_comb \u8|rWR1_ADDR[18]~40 (
// Equation(s):
// \u8|rWR1_ADDR[18]~40_combout  = (\u8|rWR1_ADDR [18] & (\u8|rWR1_ADDR[17]~39  $ (GND))) # (!\u8|rWR1_ADDR [18] & (!\u8|rWR1_ADDR[17]~39  & VCC))
// \u8|rWR1_ADDR[18]~41  = CARRY((\u8|rWR1_ADDR [18] & !\u8|rWR1_ADDR[17]~39 ))

	.dataa(vcc),
	.datab(\u8|rWR1_ADDR [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rWR1_ADDR[17]~39 ),
	.combout(\u8|rWR1_ADDR[18]~40_combout ),
	.cout(\u8|rWR1_ADDR[18]~41 ));
// synopsys translate_off
defparam \u8|rWR1_ADDR[18]~40 .lut_mask = 16'hC30C;
defparam \u8|rWR1_ADDR[18]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X9_Y18_N23
cycloneii_lcell_ff \u8|rWR1_ADDR[18] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rWR1_ADDR[18]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rWR1_ADDR[16]~20_combout ),
	.sload(gnd),
	.ena(\u8|rWR1_ADDR[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rWR1_ADDR [18]));

// Location: LCCOMB_X9_Y18_N24
cycloneii_lcell_comb \u8|rWR1_ADDR[19]~42 (
// Equation(s):
// \u8|rWR1_ADDR[19]~42_combout  = (\u8|rWR1_ADDR [19] & (!\u8|rWR1_ADDR[18]~41 )) # (!\u8|rWR1_ADDR [19] & ((\u8|rWR1_ADDR[18]~41 ) # (GND)))
// \u8|rWR1_ADDR[19]~43  = CARRY((!\u8|rWR1_ADDR[18]~41 ) # (!\u8|rWR1_ADDR [19]))

	.dataa(\u8|rWR1_ADDR [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rWR1_ADDR[18]~41 ),
	.combout(\u8|rWR1_ADDR[19]~42_combout ),
	.cout(\u8|rWR1_ADDR[19]~43 ));
// synopsys translate_off
defparam \u8|rWR1_ADDR[19]~42 .lut_mask = 16'h5A5F;
defparam \u8|rWR1_ADDR[19]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N26
cycloneii_lcell_comb \u8|rWR1_ADDR[20]~44 (
// Equation(s):
// \u8|rWR1_ADDR[20]~44_combout  = (\u8|rWR1_ADDR [20] & (\u8|rWR1_ADDR[19]~43  $ (GND))) # (!\u8|rWR1_ADDR [20] & (!\u8|rWR1_ADDR[19]~43  & VCC))
// \u8|rWR1_ADDR[20]~45  = CARRY((\u8|rWR1_ADDR [20] & !\u8|rWR1_ADDR[19]~43 ))

	.dataa(vcc),
	.datab(\u8|rWR1_ADDR [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rWR1_ADDR[19]~43 ),
	.combout(\u8|rWR1_ADDR[20]~44_combout ),
	.cout(\u8|rWR1_ADDR[20]~45 ));
// synopsys translate_off
defparam \u8|rWR1_ADDR[20]~44 .lut_mask = 16'hC30C;
defparam \u8|rWR1_ADDR[20]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X9_Y18_N27
cycloneii_lcell_ff \u8|rWR1_ADDR[20] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rWR1_ADDR[20]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rWR1_ADDR[16]~20_combout ),
	.sload(gnd),
	.ena(\u8|rWR1_ADDR[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rWR1_ADDR [20]));

// Location: LCCOMB_X9_Y18_N28
cycloneii_lcell_comb \u8|rWR1_ADDR[21]~46 (
// Equation(s):
// \u8|rWR1_ADDR[21]~46_combout  = (\u8|rWR1_ADDR [21] & (!\u8|rWR1_ADDR[20]~45 )) # (!\u8|rWR1_ADDR [21] & ((\u8|rWR1_ADDR[20]~45 ) # (GND)))
// \u8|rWR1_ADDR[21]~47  = CARRY((!\u8|rWR1_ADDR[20]~45 ) # (!\u8|rWR1_ADDR [21]))

	.dataa(vcc),
	.datab(\u8|rWR1_ADDR [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rWR1_ADDR[20]~45 ),
	.combout(\u8|rWR1_ADDR[21]~46_combout ),
	.cout(\u8|rWR1_ADDR[21]~47 ));
// synopsys translate_off
defparam \u8|rWR1_ADDR[21]~46 .lut_mask = 16'h3C3F;
defparam \u8|rWR1_ADDR[21]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X9_Y18_N29
cycloneii_lcell_ff \u8|rWR1_ADDR[21] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rWR1_ADDR[21]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rWR1_ADDR[16]~20_combout ),
	.sload(gnd),
	.ena(\u8|rWR1_ADDR[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rWR1_ADDR [21]));

// Location: LCCOMB_X9_Y18_N30
cycloneii_lcell_comb \u8|rWR1_ADDR[22]~48 (
// Equation(s):
// \u8|rWR1_ADDR[22]~48_combout  = \u8|rWR1_ADDR[21]~47  $ (!\u8|rWR1_ADDR [22])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|rWR1_ADDR [22]),
	.cin(\u8|rWR1_ADDR[21]~47 ),
	.combout(\u8|rWR1_ADDR[22]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u8|rWR1_ADDR[22]~48 .lut_mask = 16'hF00F;
defparam \u8|rWR1_ADDR[22]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X9_Y18_N31
cycloneii_lcell_ff \u8|rWR1_ADDR[22] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rWR1_ADDR[22]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rWR1_ADDR[16]~20_combout ),
	.sload(gnd),
	.ena(\u8|rWR1_ADDR[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rWR1_ADDR [22]));

// Location: LCFF_X9_Y18_N25
cycloneii_lcell_ff \u8|rWR1_ADDR[19] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rWR1_ADDR[19]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rWR1_ADDR[16]~20_combout ),
	.sload(gnd),
	.ena(\u8|rWR1_ADDR[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rWR1_ADDR [19]));

// Location: LCCOMB_X10_Y18_N30
cycloneii_lcell_comb \u8|rWR1_ADDR[16]~17 (
// Equation(s):
// \u8|rWR1_ADDR[16]~17_combout  = (\u1|oRST_0~regout  & (!\u8|rWR1_ADDR [20] & (!\u8|rWR1_ADDR [22] & !\u8|rWR1_ADDR [19])))

	.dataa(\u1|oRST_0~regout ),
	.datab(\u8|rWR1_ADDR [20]),
	.datac(\u8|rWR1_ADDR [22]),
	.datad(\u8|rWR1_ADDR [19]),
	.cin(gnd),
	.combout(\u8|rWR1_ADDR[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u8|rWR1_ADDR[16]~17 .lut_mask = 16'h0002;
defparam \u8|rWR1_ADDR[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N0
cycloneii_lcell_comb \u8|rWR1_ADDR[16]~20 (
// Equation(s):
// \u8|rWR1_ADDR[16]~20_combout  = (\u8|rWR1_ADDR [21]) # (((\u8|rWR1_ADDR[16]~19_combout  & \u8|rWR1_ADDR [18])) # (!\u8|rWR1_ADDR[16]~17_combout ))

	.dataa(\u8|rWR1_ADDR[16]~19_combout ),
	.datab(\u8|rWR1_ADDR [21]),
	.datac(\u8|rWR1_ADDR [18]),
	.datad(\u8|rWR1_ADDR[16]~17_combout ),
	.cin(gnd),
	.combout(\u8|rWR1_ADDR[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u8|rWR1_ADDR[16]~20 .lut_mask = 16'hECFF;
defparam \u8|rWR1_ADDR[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y18_N3
cycloneii_lcell_ff \u8|rWR1_ADDR[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rWR1_ADDR[8]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rWR1_ADDR[16]~20_combout ),
	.sload(gnd),
	.ena(\u8|rWR1_ADDR[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rWR1_ADDR [8]));

// Location: LCCOMB_X12_Y18_N0
cycloneii_lcell_comb \u8|rRD1_ADDR[8]~15 (
// Equation(s):
// \u8|rRD1_ADDR[8]~15_combout  = \u8|rRD1_ADDR [8] $ (VCC)
// \u8|rRD1_ADDR[8]~16  = CARRY(\u8|rRD1_ADDR [8])

	.dataa(vcc),
	.datab(\u8|rRD1_ADDR [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|rRD1_ADDR[8]~15_combout ),
	.cout(\u8|rRD1_ADDR[8]~16 ));
// synopsys translate_off
defparam \u8|rRD1_ADDR[8]~15 .lut_mask = 16'h33CC;
defparam \u8|rRD1_ADDR[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneii_lcell_comb \u8|rRD1_ADDR[9]~22 (
// Equation(s):
// \u8|rRD1_ADDR[9]~22_combout  = (\u8|rRD1_ADDR [9] & (!\u8|rRD1_ADDR[8]~16 )) # (!\u8|rRD1_ADDR [9] & ((\u8|rRD1_ADDR[8]~16 ) # (GND)))
// \u8|rRD1_ADDR[9]~23  = CARRY((!\u8|rRD1_ADDR[8]~16 ) # (!\u8|rRD1_ADDR [9]))

	.dataa(vcc),
	.datab(\u8|rRD1_ADDR [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rRD1_ADDR[8]~16 ),
	.combout(\u8|rRD1_ADDR[9]~22_combout ),
	.cout(\u8|rRD1_ADDR[9]~23 ));
// synopsys translate_off
defparam \u8|rRD1_ADDR[9]~22 .lut_mask = 16'h3C3F;
defparam \u8|rRD1_ADDR[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneii_lcell_comb \u8|mRD_DONE~0 (
// Equation(s):
// \u8|mRD_DONE~0_combout  = (\u8|Read~regout  & ((\u8|mRD_DONE~regout ) # ((!\u8|Equal4~0_combout  & !\u8|Equal7~1_combout ))))

	.dataa(\u8|Read~regout ),
	.datab(\u8|Equal4~0_combout ),
	.datac(\u8|mRD_DONE~regout ),
	.datad(\u8|Equal7~1_combout ),
	.cin(gnd),
	.combout(\u8|mRD_DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mRD_DONE~0 .lut_mask = 16'hA0A2;
defparam \u8|mRD_DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N25
cycloneii_lcell_ff \u8|mRD_DONE (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mRD_DONE~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mRD_DONE~regout ));

// Location: LCCOMB_X13_Y19_N16
cycloneii_lcell_comb \u8|rRD1_ADDR[8]~21 (
// Equation(s):
// \u8|rRD1_ADDR[8]~21_combout  = ((\u8|RD_MASK [0] & \u8|mRD_DONE~regout )) # (!\u1|oRST_0~regout )

	.dataa(vcc),
	.datab(\u8|RD_MASK [0]),
	.datac(\u1|oRST_0~regout ),
	.datad(\u8|mRD_DONE~regout ),
	.cin(gnd),
	.combout(\u8|rRD1_ADDR[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u8|rRD1_ADDR[8]~21 .lut_mask = 16'hCF0F;
defparam \u8|rRD1_ADDR[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y18_N3
cycloneii_lcell_ff \u8|rRD1_ADDR[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rRD1_ADDR[9]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rRD1_ADDR[8]~20_combout ),
	.sload(gnd),
	.ena(\u8|rRD1_ADDR[8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rRD1_ADDR [9]));

// Location: LCCOMB_X12_Y18_N4
cycloneii_lcell_comb \u8|rRD1_ADDR[10]~24 (
// Equation(s):
// \u8|rRD1_ADDR[10]~24_combout  = (\u8|rRD1_ADDR [10] & (\u8|rRD1_ADDR[9]~23  $ (GND))) # (!\u8|rRD1_ADDR [10] & (!\u8|rRD1_ADDR[9]~23  & VCC))
// \u8|rRD1_ADDR[10]~25  = CARRY((\u8|rRD1_ADDR [10] & !\u8|rRD1_ADDR[9]~23 ))

	.dataa(vcc),
	.datab(\u8|rRD1_ADDR [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rRD1_ADDR[9]~23 ),
	.combout(\u8|rRD1_ADDR[10]~24_combout ),
	.cout(\u8|rRD1_ADDR[10]~25 ));
// synopsys translate_off
defparam \u8|rRD1_ADDR[10]~24 .lut_mask = 16'hC30C;
defparam \u8|rRD1_ADDR[10]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y18_N5
cycloneii_lcell_ff \u8|rRD1_ADDR[10] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rRD1_ADDR[10]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rRD1_ADDR[8]~20_combout ),
	.sload(gnd),
	.ena(\u8|rRD1_ADDR[8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rRD1_ADDR [10]));

// Location: LCCOMB_X12_Y18_N8
cycloneii_lcell_comb \u8|rRD1_ADDR[12]~28 (
// Equation(s):
// \u8|rRD1_ADDR[12]~28_combout  = (\u8|rRD1_ADDR [12] & (\u8|rRD1_ADDR[11]~27  $ (GND))) # (!\u8|rRD1_ADDR [12] & (!\u8|rRD1_ADDR[11]~27  & VCC))
// \u8|rRD1_ADDR[12]~29  = CARRY((\u8|rRD1_ADDR [12] & !\u8|rRD1_ADDR[11]~27 ))

	.dataa(vcc),
	.datab(\u8|rRD1_ADDR [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rRD1_ADDR[11]~27 ),
	.combout(\u8|rRD1_ADDR[12]~28_combout ),
	.cout(\u8|rRD1_ADDR[12]~29 ));
// synopsys translate_off
defparam \u8|rRD1_ADDR[12]~28 .lut_mask = 16'hC30C;
defparam \u8|rRD1_ADDR[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y18_N9
cycloneii_lcell_ff \u8|rRD1_ADDR[12] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rRD1_ADDR[12]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rRD1_ADDR[8]~20_combout ),
	.sload(gnd),
	.ena(\u8|rRD1_ADDR[8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rRD1_ADDR [12]));

// Location: LCCOMB_X12_Y18_N12
cycloneii_lcell_comb \u8|rRD1_ADDR[14]~32 (
// Equation(s):
// \u8|rRD1_ADDR[14]~32_combout  = (\u8|rRD1_ADDR [14] & (\u8|rRD1_ADDR[13]~31  $ (GND))) # (!\u8|rRD1_ADDR [14] & (!\u8|rRD1_ADDR[13]~31  & VCC))
// \u8|rRD1_ADDR[14]~33  = CARRY((\u8|rRD1_ADDR [14] & !\u8|rRD1_ADDR[13]~31 ))

	.dataa(\u8|rRD1_ADDR [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rRD1_ADDR[13]~31 ),
	.combout(\u8|rRD1_ADDR[14]~32_combout ),
	.cout(\u8|rRD1_ADDR[14]~33 ));
// synopsys translate_off
defparam \u8|rRD1_ADDR[14]~32 .lut_mask = 16'hA50A;
defparam \u8|rRD1_ADDR[14]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneii_lcell_comb \u8|rRD1_ADDR[15]~34 (
// Equation(s):
// \u8|rRD1_ADDR[15]~34_combout  = (\u8|rRD1_ADDR [15] & (!\u8|rRD1_ADDR[14]~33 )) # (!\u8|rRD1_ADDR [15] & ((\u8|rRD1_ADDR[14]~33 ) # (GND)))
// \u8|rRD1_ADDR[15]~35  = CARRY((!\u8|rRD1_ADDR[14]~33 ) # (!\u8|rRD1_ADDR [15]))

	.dataa(vcc),
	.datab(\u8|rRD1_ADDR [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rRD1_ADDR[14]~33 ),
	.combout(\u8|rRD1_ADDR[15]~34_combout ),
	.cout(\u8|rRD1_ADDR[15]~35 ));
// synopsys translate_off
defparam \u8|rRD1_ADDR[15]~34 .lut_mask = 16'h3C3F;
defparam \u8|rRD1_ADDR[15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y18_N15
cycloneii_lcell_ff \u8|rRD1_ADDR[15] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rRD1_ADDR[15]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rRD1_ADDR[8]~20_combout ),
	.sload(gnd),
	.ena(\u8|rRD1_ADDR[8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rRD1_ADDR [15]));

// Location: LCCOMB_X12_Y18_N18
cycloneii_lcell_comb \u8|rRD1_ADDR[17]~38 (
// Equation(s):
// \u8|rRD1_ADDR[17]~38_combout  = (\u8|rRD1_ADDR [17] & (!\u8|rRD1_ADDR[16]~37 )) # (!\u8|rRD1_ADDR [17] & ((\u8|rRD1_ADDR[16]~37 ) # (GND)))
// \u8|rRD1_ADDR[17]~39  = CARRY((!\u8|rRD1_ADDR[16]~37 ) # (!\u8|rRD1_ADDR [17]))

	.dataa(vcc),
	.datab(\u8|rRD1_ADDR [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rRD1_ADDR[16]~37 ),
	.combout(\u8|rRD1_ADDR[17]~38_combout ),
	.cout(\u8|rRD1_ADDR[17]~39 ));
// synopsys translate_off
defparam \u8|rRD1_ADDR[17]~38 .lut_mask = 16'h3C3F;
defparam \u8|rRD1_ADDR[17]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y18_N19
cycloneii_lcell_ff \u8|rRD1_ADDR[17] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rRD1_ADDR[17]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rRD1_ADDR[8]~20_combout ),
	.sload(gnd),
	.ena(\u8|rRD1_ADDR[8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rRD1_ADDR [17]));

// Location: LCCOMB_X12_Y18_N20
cycloneii_lcell_comb \u8|rRD1_ADDR[18]~40 (
// Equation(s):
// \u8|rRD1_ADDR[18]~40_combout  = (\u8|rRD1_ADDR [18] & (\u8|rRD1_ADDR[17]~39  $ (GND))) # (!\u8|rRD1_ADDR [18] & (!\u8|rRD1_ADDR[17]~39  & VCC))
// \u8|rRD1_ADDR[18]~41  = CARRY((\u8|rRD1_ADDR [18] & !\u8|rRD1_ADDR[17]~39 ))

	.dataa(\u8|rRD1_ADDR [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rRD1_ADDR[17]~39 ),
	.combout(\u8|rRD1_ADDR[18]~40_combout ),
	.cout(\u8|rRD1_ADDR[18]~41 ));
// synopsys translate_off
defparam \u8|rRD1_ADDR[18]~40 .lut_mask = 16'hA50A;
defparam \u8|rRD1_ADDR[18]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneii_lcell_comb \u8|rRD1_ADDR[19]~42 (
// Equation(s):
// \u8|rRD1_ADDR[19]~42_combout  = (\u8|rRD1_ADDR [19] & (!\u8|rRD1_ADDR[18]~41 )) # (!\u8|rRD1_ADDR [19] & ((\u8|rRD1_ADDR[18]~41 ) # (GND)))
// \u8|rRD1_ADDR[19]~43  = CARRY((!\u8|rRD1_ADDR[18]~41 ) # (!\u8|rRD1_ADDR [19]))

	.dataa(vcc),
	.datab(\u8|rRD1_ADDR [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rRD1_ADDR[18]~41 ),
	.combout(\u8|rRD1_ADDR[19]~42_combout ),
	.cout(\u8|rRD1_ADDR[19]~43 ));
// synopsys translate_off
defparam \u8|rRD1_ADDR[19]~42 .lut_mask = 16'h3C3F;
defparam \u8|rRD1_ADDR[19]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y18_N23
cycloneii_lcell_ff \u8|rRD1_ADDR[19] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rRD1_ADDR[19]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rRD1_ADDR[8]~20_combout ),
	.sload(gnd),
	.ena(\u8|rRD1_ADDR[8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rRD1_ADDR [19]));

// Location: LCCOMB_X12_Y18_N24
cycloneii_lcell_comb \u8|rRD1_ADDR[20]~44 (
// Equation(s):
// \u8|rRD1_ADDR[20]~44_combout  = (\u8|rRD1_ADDR [20] & (\u8|rRD1_ADDR[19]~43  $ (GND))) # (!\u8|rRD1_ADDR [20] & (!\u8|rRD1_ADDR[19]~43  & VCC))
// \u8|rRD1_ADDR[20]~45  = CARRY((\u8|rRD1_ADDR [20] & !\u8|rRD1_ADDR[19]~43 ))

	.dataa(\u8|rRD1_ADDR [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rRD1_ADDR[19]~43 ),
	.combout(\u8|rRD1_ADDR[20]~44_combout ),
	.cout(\u8|rRD1_ADDR[20]~45 ));
// synopsys translate_off
defparam \u8|rRD1_ADDR[20]~44 .lut_mask = 16'hA50A;
defparam \u8|rRD1_ADDR[20]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneii_lcell_comb \u8|rRD1_ADDR[21]~46 (
// Equation(s):
// \u8|rRD1_ADDR[21]~46_combout  = (\u8|rRD1_ADDR [21] & (!\u8|rRD1_ADDR[20]~45 )) # (!\u8|rRD1_ADDR [21] & ((\u8|rRD1_ADDR[20]~45 ) # (GND)))
// \u8|rRD1_ADDR[21]~47  = CARRY((!\u8|rRD1_ADDR[20]~45 ) # (!\u8|rRD1_ADDR [21]))

	.dataa(vcc),
	.datab(\u8|rRD1_ADDR [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u8|rRD1_ADDR[20]~45 ),
	.combout(\u8|rRD1_ADDR[21]~46_combout ),
	.cout(\u8|rRD1_ADDR[21]~47 ));
// synopsys translate_off
defparam \u8|rRD1_ADDR[21]~46 .lut_mask = 16'h3C3F;
defparam \u8|rRD1_ADDR[21]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y18_N27
cycloneii_lcell_ff \u8|rRD1_ADDR[21] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rRD1_ADDR[21]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rRD1_ADDR[8]~20_combout ),
	.sload(gnd),
	.ena(\u8|rRD1_ADDR[8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rRD1_ADDR [21]));

// Location: LCCOMB_X12_Y18_N28
cycloneii_lcell_comb \u8|rRD1_ADDR[22]~48 (
// Equation(s):
// \u8|rRD1_ADDR[22]~48_combout  = \u8|rRD1_ADDR[21]~47  $ (!\u8|rRD1_ADDR [22])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|rRD1_ADDR [22]),
	.cin(\u8|rRD1_ADDR[21]~47 ),
	.combout(\u8|rRD1_ADDR[22]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u8|rRD1_ADDR[22]~48 .lut_mask = 16'hF00F;
defparam \u8|rRD1_ADDR[22]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y18_N29
cycloneii_lcell_ff \u8|rRD1_ADDR[22] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rRD1_ADDR[22]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rRD1_ADDR[8]~20_combout ),
	.sload(gnd),
	.ena(\u8|rRD1_ADDR[8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rRD1_ADDR [22]));

// Location: LCCOMB_X10_Y18_N2
cycloneii_lcell_comb \u8|rRD1_ADDR[8]~17 (
// Equation(s):
// \u8|rRD1_ADDR[8]~17_combout  = (!\u8|rRD1_ADDR [20] & (!\u8|rRD1_ADDR [22] & (!\u8|rRD1_ADDR [19] & \u1|oRST_0~regout )))

	.dataa(\u8|rRD1_ADDR [20]),
	.datab(\u8|rRD1_ADDR [22]),
	.datac(\u8|rRD1_ADDR [19]),
	.datad(\u1|oRST_0~regout ),
	.cin(gnd),
	.combout(\u8|rRD1_ADDR[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u8|rRD1_ADDR[8]~17 .lut_mask = 16'h0100;
defparam \u8|rRD1_ADDR[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y18_N21
cycloneii_lcell_ff \u8|rRD1_ADDR[18] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rRD1_ADDR[18]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rRD1_ADDR[8]~20_combout ),
	.sload(gnd),
	.ena(\u8|rRD1_ADDR[8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rRD1_ADDR [18]));

// Location: LCCOMB_X12_Y18_N30
cycloneii_lcell_comb \u8|rRD1_ADDR[8]~20 (
// Equation(s):
// \u8|rRD1_ADDR[8]~20_combout  = ((\u8|rRD1_ADDR [21]) # ((\u8|rRD1_ADDR[8]~19_combout  & \u8|rRD1_ADDR [18]))) # (!\u8|rRD1_ADDR[8]~17_combout )

	.dataa(\u8|rRD1_ADDR[8]~19_combout ),
	.datab(\u8|rRD1_ADDR[8]~17_combout ),
	.datac(\u8|rRD1_ADDR [18]),
	.datad(\u8|rRD1_ADDR [21]),
	.cin(gnd),
	.combout(\u8|rRD1_ADDR[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u8|rRD1_ADDR[8]~20 .lut_mask = 16'hFFB3;
defparam \u8|rRD1_ADDR[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y18_N1
cycloneii_lcell_ff \u8|rRD1_ADDR[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rRD1_ADDR[8]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rRD1_ADDR[8]~20_combout ),
	.sload(gnd),
	.ena(\u8|rRD1_ADDR[8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rRD1_ADDR [8]));

// Location: LCCOMB_X11_Y18_N4
cycloneii_lcell_comb \u8|mADDR~0 (
// Equation(s):
// \u8|mADDR~0_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u8|rWR1_ADDR [8])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u8|rRD1_ADDR [8])))

	.dataa(vcc),
	.datab(\u8|rWR1_ADDR [8]),
	.datac(\u8|rRD1_ADDR [8]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR~0 .lut_mask = 16'hCCF0;
defparam \u8|mADDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N6
cycloneii_lcell_comb \u8|mADDR[8]~1 (
// Equation(s):
// \u8|mADDR[8]~1_combout  = (\u8|always3~1_combout  & ((\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ) # (!\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout )))

	.dataa(\u8|always3~1_combout ),
	.datab(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datac(vcc),
	.datad(\u8|read_fifo1|dcfifo_component|auto_generated|op_2~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR[8]~1 .lut_mask = 16'h88AA;
defparam \u8|mADDR[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y18_N5
cycloneii_lcell_ff \u8|mADDR[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mADDR~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mADDR [8]));

// Location: LCCOMB_X4_Y18_N28
cycloneii_lcell_comb \u8|control1|SADDR[8]~feeder (
// Equation(s):
// \u8|control1|SADDR[8]~feeder_combout  = \u8|mADDR [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|mADDR [8]),
	.cin(gnd),
	.combout(\u8|control1|SADDR[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|SADDR[8]~feeder .lut_mask = 16'hFF00;
defparam \u8|control1|SADDR[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N29
cycloneii_lcell_ff \u8|control1|SADDR[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|SADDR[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|SADDR [8]));

// Location: LCCOMB_X4_Y18_N20
cycloneii_lcell_comb \u8|command1|SA~0 (
// Equation(s):
// \u8|command1|SA~0_combout  = (\u8|command1|do_load_mode~regout ) # ((\u8|control1|SADDR [8] & ((\u8|command1|do_writea~regout ) # (\u8|command1|do_reada~regout ))))

	.dataa(\u8|command1|do_writea~regout ),
	.datab(\u8|control1|SADDR [8]),
	.datac(\u8|command1|do_load_mode~regout ),
	.datad(\u8|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u8|command1|SA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|SA~0 .lut_mask = 16'hFCF8;
defparam \u8|command1|SA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N21
cycloneii_lcell_ff \u8|command1|SA[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|SA~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|SA [0]));

// Location: LCCOMB_X4_Y18_N0
cycloneii_lcell_comb \u8|SA~0 (
// Equation(s):
// \u8|SA~0_combout  = (\u8|command1|SA [0] & !\u8|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|command1|SA [0]),
	.datad(\u8|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u8|SA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|SA~0 .lut_mask = 16'h00F0;
defparam \u8|SA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N1
cycloneii_lcell_ff \u8|SA[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|SA~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|SA [0]));

// Location: LCCOMB_X7_Y18_N28
cycloneii_lcell_comb \u8|command1|SA~1 (
// Equation(s):
// \u8|command1|SA~1_combout  = (\u8|command1|do_load_mode~regout ) # ((\u8|control1|SADDR [9] & ((\u8|command1|do_writea~regout ) # (\u8|command1|do_reada~regout ))))

	.dataa(\u8|control1|SADDR [9]),
	.datab(\u8|command1|do_writea~regout ),
	.datac(\u8|command1|do_load_mode~regout ),
	.datad(\u8|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u8|command1|SA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|SA~1 .lut_mask = 16'hFAF8;
defparam \u8|command1|SA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N29
cycloneii_lcell_ff \u8|command1|SA[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|SA~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|SA [1]));

// Location: LCCOMB_X7_Y18_N2
cycloneii_lcell_comb \u8|SA~1 (
// Equation(s):
// \u8|SA~1_combout  = (\u8|command1|SA [1] & !\u8|Equal0~0_combout )

	.dataa(vcc),
	.datab(\u8|command1|SA [1]),
	.datac(\u8|Equal0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|SA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|SA~1 .lut_mask = 16'h0C0C;
defparam \u8|SA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N3
cycloneii_lcell_ff \u8|SA[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|SA~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|SA [1]));

// Location: LCFF_X9_Y18_N7
cycloneii_lcell_ff \u8|rWR1_ADDR[10] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rWR1_ADDR[10]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rWR1_ADDR[16]~20_combout ),
	.sload(gnd),
	.ena(\u8|rWR1_ADDR[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rWR1_ADDR [10]));

// Location: LCCOMB_X11_Y18_N16
cycloneii_lcell_comb \u8|mADDR~3 (
// Equation(s):
// \u8|mADDR~3_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u8|rWR1_ADDR [10]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u8|rRD1_ADDR [10]))

	.dataa(vcc),
	.datab(\u8|rRD1_ADDR [10]),
	.datac(\u8|rWR1_ADDR [10]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR~3 .lut_mask = 16'hF0CC;
defparam \u8|mADDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y18_N17
cycloneii_lcell_ff \u8|mADDR[10] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mADDR~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mADDR [10]));

// Location: LCCOMB_X4_Y18_N18
cycloneii_lcell_comb \u8|control1|SADDR[10]~feeder (
// Equation(s):
// \u8|control1|SADDR[10]~feeder_combout  = \u8|mADDR [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|mADDR [10]),
	.cin(gnd),
	.combout(\u8|control1|SADDR[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|SADDR[10]~feeder .lut_mask = 16'hFF00;
defparam \u8|control1|SADDR[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N19
cycloneii_lcell_ff \u8|control1|SADDR[10] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|SADDR[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|SADDR [10]));

// Location: LCCOMB_X4_Y18_N26
cycloneii_lcell_comb \u8|command1|SA~2 (
// Equation(s):
// \u8|command1|SA~2_combout  = (\u8|command1|do_load_mode~regout ) # ((\u8|control1|SADDR [10] & ((\u8|command1|do_writea~regout ) # (\u8|command1|do_reada~regout ))))

	.dataa(\u8|command1|do_writea~regout ),
	.datab(\u8|control1|SADDR [10]),
	.datac(\u8|command1|do_load_mode~regout ),
	.datad(\u8|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u8|command1|SA~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|SA~2 .lut_mask = 16'hFCF8;
defparam \u8|command1|SA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N27
cycloneii_lcell_ff \u8|command1|SA[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|SA~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|SA [2]));

// Location: LCCOMB_X4_Y18_N2
cycloneii_lcell_comb \u8|SA~2 (
// Equation(s):
// \u8|SA~2_combout  = (\u8|command1|SA [2] & !\u8|Equal0~0_combout )

	.dataa(vcc),
	.datab(\u8|command1|SA [2]),
	.datac(vcc),
	.datad(\u8|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u8|SA~2_combout ),
	.cout());
// synopsys translate_off
defparam \u8|SA~2 .lut_mask = 16'h00CC;
defparam \u8|SA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N3
cycloneii_lcell_ff \u8|SA[2] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|SA~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|SA [2]));

// Location: LCCOMB_X4_Y18_N8
cycloneii_lcell_comb \u8|SA~3 (
// Equation(s):
// \u8|SA~3_combout  = (\u8|command1|SA [3] & !\u8|Equal0~0_combout )

	.dataa(\u8|command1|SA [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u8|SA~3_combout ),
	.cout());
// synopsys translate_off
defparam \u8|SA~3 .lut_mask = 16'h00AA;
defparam \u8|SA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N9
cycloneii_lcell_ff \u8|SA[3] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|SA~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|SA [3]));

// Location: LCCOMB_X11_Y18_N28
cycloneii_lcell_comb \u8|mADDR~5 (
// Equation(s):
// \u8|mADDR~5_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u8|rWR1_ADDR [12])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u8|rRD1_ADDR [12])))

	.dataa(\u8|rWR1_ADDR [12]),
	.datab(vcc),
	.datac(\u8|rRD1_ADDR [12]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR~5 .lut_mask = 16'hAAF0;
defparam \u8|mADDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y18_N29
cycloneii_lcell_ff \u8|mADDR[12] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mADDR~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mADDR [12]));

// Location: LCCOMB_X4_Y18_N22
cycloneii_lcell_comb \u8|control1|SADDR[12]~feeder (
// Equation(s):
// \u8|control1|SADDR[12]~feeder_combout  = \u8|mADDR [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|mADDR [12]),
	.cin(gnd),
	.combout(\u8|control1|SADDR[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|SADDR[12]~feeder .lut_mask = 16'hFF00;
defparam \u8|control1|SADDR[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N23
cycloneii_lcell_ff \u8|control1|SADDR[12] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|SADDR[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|SADDR [12]));

// Location: LCCOMB_X4_Y18_N30
cycloneii_lcell_comb \u8|command1|SA~4 (
// Equation(s):
// \u8|command1|SA~4_combout  = (\u8|command1|do_load_mode~regout ) # ((\u8|control1|SADDR [12] & ((\u8|command1|do_writea~regout ) # (\u8|command1|do_reada~regout ))))

	.dataa(\u8|command1|do_writea~regout ),
	.datab(\u8|control1|SADDR [12]),
	.datac(\u8|command1|do_load_mode~regout ),
	.datad(\u8|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u8|command1|SA~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|SA~4 .lut_mask = 16'hFCF8;
defparam \u8|command1|SA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N31
cycloneii_lcell_ff \u8|command1|SA[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|SA~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|SA [4]));

// Location: LCCOMB_X4_Y18_N6
cycloneii_lcell_comb \u8|SA~4 (
// Equation(s):
// \u8|SA~4_combout  = (\u8|command1|SA [4] & !\u8|Equal0~0_combout )

	.dataa(vcc),
	.datab(\u8|command1|SA [4]),
	.datac(vcc),
	.datad(\u8|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u8|SA~4_combout ),
	.cout());
// synopsys translate_off
defparam \u8|SA~4 .lut_mask = 16'h00CC;
defparam \u8|SA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N7
cycloneii_lcell_ff \u8|SA[4] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|SA~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|SA [4]));

// Location: LCFF_X9_Y18_N13
cycloneii_lcell_ff \u8|rWR1_ADDR[13] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rWR1_ADDR[13]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rWR1_ADDR[16]~20_combout ),
	.sload(gnd),
	.ena(\u8|rWR1_ADDR[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rWR1_ADDR [13]));

// Location: LCCOMB_X11_Y18_N26
cycloneii_lcell_comb \u8|mADDR~6 (
// Equation(s):
// \u8|mADDR~6_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u8|rWR1_ADDR [13]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u8|rRD1_ADDR [13]))

	.dataa(\u8|rRD1_ADDR [13]),
	.datab(\u8|rWR1_ADDR [13]),
	.datac(vcc),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR~6 .lut_mask = 16'hCCAA;
defparam \u8|mADDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y18_N27
cycloneii_lcell_ff \u8|mADDR[13] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mADDR~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mADDR [13]));

// Location: LCCOMB_X8_Y18_N28
cycloneii_lcell_comb \u8|control1|SADDR[13]~feeder (
// Equation(s):
// \u8|control1|SADDR[13]~feeder_combout  = \u8|mADDR [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|mADDR [13]),
	.cin(gnd),
	.combout(\u8|control1|SADDR[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|SADDR[13]~feeder .lut_mask = 16'hFF00;
defparam \u8|control1|SADDR[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y18_N29
cycloneii_lcell_ff \u8|control1|SADDR[13] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|SADDR[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|SADDR [13]));

// Location: LCCOMB_X4_Y18_N4
cycloneii_lcell_comb \u8|command1|SA~5 (
// Equation(s):
// \u8|command1|SA~5_combout  = (\u8|command1|do_load_mode~regout ) # ((\u8|control1|SADDR [13] & ((\u8|command1|do_writea~regout ) # (\u8|command1|do_reada~regout ))))

	.dataa(\u8|command1|do_writea~regout ),
	.datab(\u8|command1|do_load_mode~regout ),
	.datac(\u8|control1|SADDR [13]),
	.datad(\u8|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u8|command1|SA~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|SA~5 .lut_mask = 16'hFCEC;
defparam \u8|command1|SA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N5
cycloneii_lcell_ff \u8|command1|SA[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|SA~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|SA [5]));

// Location: LCCOMB_X4_Y18_N16
cycloneii_lcell_comb \u8|SA~5 (
// Equation(s):
// \u8|SA~5_combout  = (\u8|command1|SA [5] & !\u8|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|command1|SA [5]),
	.datad(\u8|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u8|SA~5_combout ),
	.cout());
// synopsys translate_off
defparam \u8|SA~5 .lut_mask = 16'h00F0;
defparam \u8|SA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N17
cycloneii_lcell_ff \u8|SA[5] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|SA~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|SA [5]));

// Location: LCFF_X12_Y18_N13
cycloneii_lcell_ff \u8|rRD1_ADDR[14] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rRD1_ADDR[14]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rRD1_ADDR[8]~20_combout ),
	.sload(gnd),
	.ena(\u8|rRD1_ADDR[8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rRD1_ADDR [14]));

// Location: LCCOMB_X11_Y18_N24
cycloneii_lcell_comb \u8|mADDR~7 (
// Equation(s):
// \u8|mADDR~7_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u8|rWR1_ADDR [14])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u8|rRD1_ADDR [14])))

	.dataa(\u8|rWR1_ADDR [14]),
	.datab(vcc),
	.datac(\u8|rRD1_ADDR [14]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR~7 .lut_mask = 16'hAAF0;
defparam \u8|mADDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y18_N25
cycloneii_lcell_ff \u8|mADDR[14] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mADDR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mADDR [14]));

// Location: LCCOMB_X7_Y18_N20
cycloneii_lcell_comb \u8|control1|SADDR[14]~feeder (
// Equation(s):
// \u8|control1|SADDR[14]~feeder_combout  = \u8|mADDR [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|mADDR [14]),
	.cin(gnd),
	.combout(\u8|control1|SADDR[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|SADDR[14]~feeder .lut_mask = 16'hFF00;
defparam \u8|control1|SADDR[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N21
cycloneii_lcell_ff \u8|control1|SADDR[14] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|SADDR[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|SADDR [14]));

// Location: LCCOMB_X4_Y18_N14
cycloneii_lcell_comb \u8|command1|SA~6 (
// Equation(s):
// \u8|command1|SA~6_combout  = (!\u8|command1|do_load_mode~regout  & (\u8|control1|SADDR [14] & ((\u8|command1|do_writea~regout ) # (\u8|command1|do_reada~regout ))))

	.dataa(\u8|command1|do_writea~regout ),
	.datab(\u8|command1|do_load_mode~regout ),
	.datac(\u8|control1|SADDR [14]),
	.datad(\u8|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u8|command1|SA~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|SA~6 .lut_mask = 16'h3020;
defparam \u8|command1|SA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N15
cycloneii_lcell_ff \u8|command1|SA[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|SA~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|SA [6]));

// Location: LCCOMB_X4_Y18_N10
cycloneii_lcell_comb \u8|SA~6 (
// Equation(s):
// \u8|SA~6_combout  = (\u8|command1|SA [6] & !\u8|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|command1|SA [6]),
	.datad(\u8|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u8|SA~6_combout ),
	.cout());
// synopsys translate_off
defparam \u8|SA~6 .lut_mask = 16'h00F0;
defparam \u8|SA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y18_N11
cycloneii_lcell_ff \u8|SA[6] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|SA~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|SA [6]));

// Location: LCCOMB_X7_Y18_N30
cycloneii_lcell_comb \u8|command1|SA~7 (
// Equation(s):
// \u8|command1|SA~7_combout  = (\u8|control1|SADDR [15] & (!\u8|command1|do_load_mode~regout  & ((\u8|command1|do_writea~regout ) # (\u8|command1|do_reada~regout ))))

	.dataa(\u8|control1|SADDR [15]),
	.datab(\u8|command1|do_writea~regout ),
	.datac(\u8|command1|do_load_mode~regout ),
	.datad(\u8|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u8|command1|SA~7_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|SA~7 .lut_mask = 16'h0A08;
defparam \u8|command1|SA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N31
cycloneii_lcell_ff \u8|command1|SA[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|SA~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|SA [7]));

// Location: LCCOMB_X7_Y18_N8
cycloneii_lcell_comb \u8|SA~7 (
// Equation(s):
// \u8|SA~7_combout  = (\u8|command1|SA [7] & !\u8|Equal0~0_combout )

	.dataa(vcc),
	.datab(\u8|command1|SA [7]),
	.datac(\u8|Equal0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|SA~7_combout ),
	.cout());
// synopsys translate_off
defparam \u8|SA~7 .lut_mask = 16'h0C0C;
defparam \u8|SA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N9
cycloneii_lcell_ff \u8|SA[7] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|SA~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|SA [7]));

// Location: LCCOMB_X7_Y18_N4
cycloneii_lcell_comb \u8|command1|SA~8 (
// Equation(s):
// \u8|command1|SA~8_combout  = (\u8|control1|SADDR [16] & (!\u8|command1|do_load_mode~regout  & ((\u8|command1|do_writea~regout ) # (\u8|command1|do_reada~regout ))))

	.dataa(\u8|control1|SADDR [16]),
	.datab(\u8|command1|do_writea~regout ),
	.datac(\u8|command1|do_load_mode~regout ),
	.datad(\u8|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u8|command1|SA~8_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|SA~8 .lut_mask = 16'h0A08;
defparam \u8|command1|SA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N5
cycloneii_lcell_ff \u8|command1|SA[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|SA~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|SA [8]));

// Location: LCCOMB_X7_Y18_N18
cycloneii_lcell_comb \u8|SA~8 (
// Equation(s):
// \u8|SA~8_combout  = (!\u8|Equal0~0_combout  & \u8|command1|SA [8])

	.dataa(\u8|Equal0~0_combout ),
	.datab(vcc),
	.datac(\u8|command1|SA [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|SA~8_combout ),
	.cout());
// synopsys translate_off
defparam \u8|SA~8 .lut_mask = 16'h5050;
defparam \u8|SA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N19
cycloneii_lcell_ff \u8|SA[8] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|SA~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|SA [8]));

// Location: LCCOMB_X7_Y18_N22
cycloneii_lcell_comb \u8|command1|SA~9 (
// Equation(s):
// \u8|command1|SA~9_combout  = (\u8|control1|SADDR [17] & (!\u8|command1|do_load_mode~regout  & ((\u8|command1|do_writea~regout ) # (\u8|command1|do_reada~regout ))))

	.dataa(\u8|control1|SADDR [17]),
	.datab(\u8|command1|do_writea~regout ),
	.datac(\u8|command1|do_load_mode~regout ),
	.datad(\u8|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u8|command1|SA~9_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|SA~9 .lut_mask = 16'h0A08;
defparam \u8|command1|SA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N23
cycloneii_lcell_ff \u8|command1|SA[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|SA~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|SA [9]));

// Location: LCCOMB_X7_Y18_N16
cycloneii_lcell_comb \u8|SA~9 (
// Equation(s):
// \u8|SA~9_combout  = (\u8|command1|SA [9]) # (\u8|Equal0~0_combout )

	.dataa(vcc),
	.datab(\u8|command1|SA [9]),
	.datac(\u8|Equal0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|SA~9_combout ),
	.cout());
// synopsys translate_off
defparam \u8|SA~9 .lut_mask = 16'hFCFC;
defparam \u8|SA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N17
cycloneii_lcell_ff \u8|SA[9] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|SA~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|SA [9]));

// Location: LCCOMB_X6_Y18_N18
cycloneii_lcell_comb \u8|command1|do_rw~0 (
// Equation(s):
// \u8|command1|do_rw~0_combout  = (\u8|command1|do_writea~regout  & (((\u8|command1|do_rw~regout )))) # (!\u8|command1|do_writea~regout  & ((\u8|command1|do_reada~regout  & ((\u8|command1|do_rw~regout ))) # (!\u8|command1|do_reada~regout  & 
// (\u8|command1|rw_shift [0]))))

	.dataa(\u8|command1|rw_shift [0]),
	.datab(\u8|command1|do_writea~regout ),
	.datac(\u8|command1|do_rw~regout ),
	.datad(\u8|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u8|command1|do_rw~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|do_rw~0 .lut_mask = 16'hF0E2;
defparam \u8|command1|do_rw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y18_N19
cycloneii_lcell_ff \u8|command1|do_rw (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|do_rw~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|do_rw~regout ));

// Location: LCCOMB_X6_Y18_N4
cycloneii_lcell_comb \u8|command1|always4~0 (
// Equation(s):
// \u8|command1|always4~0_combout  = (\u8|command1|do_writea~regout ) # (\u8|command1|do_reada~regout )

	.dataa(vcc),
	.datab(\u8|command1|do_writea~regout ),
	.datac(vcc),
	.datad(\u8|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u8|command1|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|always4~0 .lut_mask = 16'hFFCC;
defparam \u8|command1|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneii_lcell_comb \u8|mADDR~11 (
// Equation(s):
// \u8|mADDR~11_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u8|rWR1_ADDR [18]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u8|rRD1_ADDR [18]))

	.dataa(vcc),
	.datab(\u8|rRD1_ADDR [18]),
	.datac(\u8|rWR1_ADDR [18]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR~11 .lut_mask = 16'hF0CC;
defparam \u8|mADDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y18_N13
cycloneii_lcell_ff \u8|mADDR[18] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mADDR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mADDR [18]));

// Location: LCFF_X10_Y18_N21
cycloneii_lcell_ff \u8|control1|SADDR[18] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|mADDR [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|SADDR [18]));

// Location: LCCOMB_X6_Y18_N24
cycloneii_lcell_comb \u8|command1|SA~10 (
// Equation(s):
// \u8|command1|SA~10_combout  = (\u8|command1|rw_flag~0_combout  & (!\u8|command1|do_rw~regout  & (\u8|command1|always4~0_combout  & \u8|control1|SADDR [18])))

	.dataa(\u8|command1|rw_flag~0_combout ),
	.datab(\u8|command1|do_rw~regout ),
	.datac(\u8|command1|always4~0_combout ),
	.datad(\u8|control1|SADDR [18]),
	.cin(gnd),
	.combout(\u8|command1|SA~10_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|SA~10 .lut_mask = 16'h2000;
defparam \u8|command1|SA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y18_N25
cycloneii_lcell_ff \u8|command1|SA[10] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|SA~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|SA [10]));

// Location: LCCOMB_X5_Y18_N20
cycloneii_lcell_comb \u8|SA~10 (
// Equation(s):
// \u8|SA~10_combout  = (!\u8|Equal0~0_combout  & \u8|command1|SA [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|Equal0~0_combout ),
	.datad(\u8|command1|SA [10]),
	.cin(gnd),
	.combout(\u8|SA~10_combout ),
	.cout());
// synopsys translate_off
defparam \u8|SA~10 .lut_mask = 16'h0F00;
defparam \u8|SA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y18_N21
cycloneii_lcell_ff \u8|SA[10] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|SA~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|SA [10]));

// Location: LCCOMB_X7_Y18_N24
cycloneii_lcell_comb \u8|command1|SA~11 (
// Equation(s):
// \u8|command1|SA~11_combout  = (\u8|control1|SADDR [19] & (!\u8|command1|do_load_mode~regout  & ((\u8|command1|do_reada~regout ) # (\u8|command1|do_writea~regout ))))

	.dataa(\u8|control1|SADDR [19]),
	.datab(\u8|command1|do_reada~regout ),
	.datac(\u8|command1|do_load_mode~regout ),
	.datad(\u8|command1|do_writea~regout ),
	.cin(gnd),
	.combout(\u8|command1|SA~11_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|SA~11 .lut_mask = 16'h0A08;
defparam \u8|command1|SA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N25
cycloneii_lcell_ff \u8|command1|SA[11] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|SA~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|SA [11]));

// Location: LCCOMB_X7_Y18_N26
cycloneii_lcell_comb \u8|SA~11 (
// Equation(s):
// \u8|SA~11_combout  = (!\u8|Equal0~0_combout  & \u8|command1|SA [11])

	.dataa(\u8|Equal0~0_combout ),
	.datab(vcc),
	.datac(\u8|command1|SA [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|SA~11_combout ),
	.cout());
// synopsys translate_off
defparam \u8|SA~11 .lut_mask = 16'h5050;
defparam \u8|SA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N27
cycloneii_lcell_ff \u8|SA[11] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|SA~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|SA [11]));

// Location: LCCOMB_X13_Y9_N10
cycloneii_lcell_comb \u7|LessThan0~0 (
// Equation(s):
// \u7|LessThan0~0_combout  = (\u7|Equal5~2_combout  & ((!\u7|ST [1]) # (!\u7|ST [0])))

	.dataa(\u7|ST [0]),
	.datab(vcc),
	.datac(\u7|ST [1]),
	.datad(\u7|Equal5~2_combout ),
	.cin(gnd),
	.combout(\u7|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|LessThan0~0 .lut_mask = 16'h5F00;
defparam \u7|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneii_lcell_comb \u7|Read~0 (
// Equation(s):
// \u7|Read~0_combout  = (\u7|Equal5~3_combout  & ((\u7|Equal2~0_combout ) # ((!\u7|ST[4]~15_combout  & \u7|Read~regout )))) # (!\u7|Equal5~3_combout  & (((\u7|Read~regout ))))

	.dataa(\u7|ST[4]~15_combout ),
	.datab(\u7|Equal2~0_combout ),
	.datac(\u7|Read~regout ),
	.datad(\u7|Equal5~3_combout ),
	.cin(gnd),
	.combout(\u7|Read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Read~0 .lut_mask = 16'hDCF0;
defparam \u7|Read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneii_lcell_comb \u7|Read~1 (
// Equation(s):
// \u7|Read~1_combout  = \u7|Read~0_combout  $ (((!\u7|Equal4~0_combout  & \u7|Read~regout )))

	.dataa(\u7|Equal4~0_combout ),
	.datab(vcc),
	.datac(\u7|Read~regout ),
	.datad(\u7|Read~0_combout ),
	.cin(gnd),
	.combout(\u7|Read~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|Read~1 .lut_mask = 16'hAF50;
defparam \u7|Read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y9_N27
cycloneii_lcell_ff \u7|Read (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|Read~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|Read~regout ));

// Location: LCCOMB_X12_Y9_N12
cycloneii_lcell_comb \u7|DQM~0 (
// Equation(s):
// \u7|DQM~0_combout  = (\u7|LessThan0~0_combout ) # ((\u7|Write~regout  & (\u7|Equal0~0_combout )) # (!\u7|Write~regout  & ((!\u7|Read~regout ))))

	.dataa(\u7|Write~regout ),
	.datab(\u7|LessThan0~0_combout ),
	.datac(\u7|Equal0~0_combout ),
	.datad(\u7|Read~regout ),
	.cin(gnd),
	.combout(\u7|DQM~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|DQM~0 .lut_mask = 16'hECFD;
defparam \u7|DQM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N13
cycloneii_lcell_ff \u7|DQM[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|DQM~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|DQM [0]));

// Location: LCCOMB_X13_Y19_N2
cycloneii_lcell_comb \u8|ST[8]~15 (
// Equation(s):
// \u8|ST[8]~15_combout  = (\u8|mWR~regout  & !\u8|Pre_WR~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u8|mWR~regout ),
	.datad(\u8|Pre_WR~regout ),
	.cin(gnd),
	.combout(\u8|ST[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u8|ST[8]~15 .lut_mask = 16'h00F0;
defparam \u8|ST[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
cycloneii_lcell_comb \u8|Read~0 (
// Equation(s):
// \u8|Read~0_combout  = (\u8|Equal5~3_combout  & ((\u8|Equal2~0_combout ) # ((!\u8|ST[8]~15_combout  & \u8|Read~regout )))) # (!\u8|Equal5~3_combout  & (((\u8|Read~regout ))))

	.dataa(\u8|Equal2~0_combout ),
	.datab(\u8|ST[8]~15_combout ),
	.datac(\u8|Equal5~3_combout ),
	.datad(\u8|Read~regout ),
	.cin(gnd),
	.combout(\u8|Read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Read~0 .lut_mask = 16'hBFA0;
defparam \u8|Read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneii_lcell_comb \u8|Read~1 (
// Equation(s):
// \u8|Read~1_combout  = \u8|Read~0_combout  $ (((!\u8|Equal4~0_combout  & \u8|Read~regout )))

	.dataa(vcc),
	.datab(\u8|Equal4~0_combout ),
	.datac(\u8|Read~regout ),
	.datad(\u8|Read~0_combout ),
	.cin(gnd),
	.combout(\u8|Read~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|Read~1 .lut_mask = 16'hCF30;
defparam \u8|Read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y19_N29
cycloneii_lcell_ff \u8|Read (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|Read~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|Read~regout ));

// Location: LCCOMB_X11_Y19_N24
cycloneii_lcell_comb \u8|LessThan0~0 (
// Equation(s):
// \u8|LessThan0~0_combout  = (\u8|Equal5~2_combout  & ((!\u8|ST [0]) # (!\u8|ST [1])))

	.dataa(\u8|ST [1]),
	.datab(\u8|ST [0]),
	.datac(vcc),
	.datad(\u8|Equal5~2_combout ),
	.cin(gnd),
	.combout(\u8|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|LessThan0~0 .lut_mask = 16'h7700;
defparam \u8|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N26
cycloneii_lcell_comb \u8|DQM~0 (
// Equation(s):
// \u8|DQM~0_combout  = (\u8|LessThan0~0_combout ) # ((\u8|Write~regout  & ((\u8|Equal0~0_combout ))) # (!\u8|Write~regout  & (!\u8|Read~regout )))

	.dataa(\u8|Write~regout ),
	.datab(\u8|Read~regout ),
	.datac(\u8|LessThan0~0_combout ),
	.datad(\u8|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u8|DQM~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|DQM~0 .lut_mask = 16'hFBF1;
defparam \u8|DQM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneii_lcell_comb \u8|DQM[0]~feeder (
// Equation(s):
// \u8|DQM[0]~feeder_combout  = \u8|DQM~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|DQM~0_combout ),
	.cin(gnd),
	.combout(\u8|DQM[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|DQM[0]~feeder .lut_mask = 16'hFF00;
defparam \u8|DQM[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y19_N1
cycloneii_lcell_ff \u8|DQM[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|DQM[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|DQM [0]));

// Location: LCCOMB_X12_Y9_N2
cycloneii_lcell_comb \u7|DQM[1]~feeder (
// Equation(s):
// \u7|DQM[1]~feeder_combout  = \u7|DQM~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|DQM~0_combout ),
	.cin(gnd),
	.combout(\u7|DQM[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|DQM[1]~feeder .lut_mask = 16'hFF00;
defparam \u7|DQM[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y9_N3
cycloneii_lcell_ff \u7|DQM[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|DQM[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|DQM [1]));

// Location: LCFF_X11_Y19_N27
cycloneii_lcell_ff \u8|DQM[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|DQM~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|DQM [1]));

// Location: LCCOMB_X8_Y9_N0
cycloneii_lcell_comb \u7|command1|CS_N~0 (
// Equation(s):
// \u7|command1|CS_N~0_combout  = (!\u7|command1|do_load_mode~regout  & (!\u7|command1|do_precharge~regout  & !\u7|command1|do_refresh~regout ))

	.dataa(\u7|command1|do_load_mode~regout ),
	.datab(\u7|command1|do_precharge~regout ),
	.datac(vcc),
	.datad(\u7|command1|do_refresh~regout ),
	.cin(gnd),
	.combout(\u7|command1|CS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|CS_N~0 .lut_mask = 16'h0011;
defparam \u7|command1|CS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N4
cycloneii_lcell_comb \u7|command1|rw_flag~1 (
// Equation(s):
// \u7|command1|rw_flag~1_combout  = (\u7|command1|do_reada~regout ) # ((!\u7|command1|do_writea~regout  & (\u7|command1|rw_flag~regout  & \u7|command1|CS_N~0_combout )))

	.dataa(\u7|command1|do_reada~regout ),
	.datab(\u7|command1|do_writea~regout ),
	.datac(\u7|command1|rw_flag~regout ),
	.datad(\u7|command1|CS_N~0_combout ),
	.cin(gnd),
	.combout(\u7|command1|rw_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|rw_flag~1 .lut_mask = 16'hBAAA;
defparam \u7|command1|rw_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N5
cycloneii_lcell_ff \u7|command1|rw_flag (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|rw_flag~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|control1|INIT_REQ~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|rw_flag~regout ));

// Location: LCCOMB_X7_Y10_N20
cycloneii_lcell_comb \u7|command1|WE_N~1 (
// Equation(s):
// \u7|command1|WE_N~1_combout  = (\u7|command1|do_refresh~regout ) # ((\u7|command1|rw_flag~0_combout  & ((\u7|command1|rw_flag~regout ) # (!\u7|command1|WE_N~0_combout ))))

	.dataa(\u7|command1|WE_N~0_combout ),
	.datab(\u7|command1|rw_flag~regout ),
	.datac(\u7|command1|rw_flag~0_combout ),
	.datad(\u7|command1|do_refresh~regout ),
	.cin(gnd),
	.combout(\u7|command1|WE_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|WE_N~1 .lut_mask = 16'hFFD0;
defparam \u7|command1|WE_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N21
cycloneii_lcell_ff \u7|command1|WE_N (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|WE_N~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|WE_N~regout ));

// Location: LCCOMB_X7_Y10_N24
cycloneii_lcell_comb \u7|WE_N~0 (
// Equation(s):
// \u7|WE_N~0_combout  = (\u7|command1|WE_N~regout  & !\u7|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|command1|WE_N~regout ),
	.datad(\u7|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u7|WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|WE_N~0 .lut_mask = 16'h00F0;
defparam \u7|WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N25
cycloneii_lcell_ff \u7|WE_N (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|WE_N~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|WE_N~regout ));

// Location: LCCOMB_X7_Y18_N0
cycloneii_lcell_comb \u8|command1|rw_flag~1 (
// Equation(s):
// \u8|command1|rw_flag~1_combout  = (\u8|command1|do_reada~regout ) # ((\u8|command1|CS_N~0_combout  & (!\u8|command1|do_writea~regout  & \u8|command1|rw_flag~regout )))

	.dataa(\u8|command1|CS_N~0_combout ),
	.datab(\u8|command1|do_writea~regout ),
	.datac(\u8|command1|rw_flag~regout ),
	.datad(\u8|command1|do_reada~regout ),
	.cin(gnd),
	.combout(\u8|command1|rw_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|rw_flag~1 .lut_mask = 16'hFF20;
defparam \u8|command1|rw_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y18_N1
cycloneii_lcell_ff \u8|command1|rw_flag (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|rw_flag~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|control1|INIT_REQ~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|rw_flag~regout ));

// Location: LCCOMB_X6_Y18_N8
cycloneii_lcell_comb \u8|command1|WE_N~0 (
// Equation(s):
// \u8|command1|WE_N~0_combout  = (!\u8|command1|do_reada~regout  & (!\u8|command1|do_writea~regout  & \u8|command1|do_rw~regout ))

	.dataa(\u8|command1|do_reada~regout ),
	.datab(\u8|command1|do_writea~regout ),
	.datac(vcc),
	.datad(\u8|command1|do_rw~regout ),
	.cin(gnd),
	.combout(\u8|command1|WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|WE_N~0 .lut_mask = 16'h1100;
defparam \u8|command1|WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N30
cycloneii_lcell_comb \u8|command1|WE_N~1 (
// Equation(s):
// \u8|command1|WE_N~1_combout  = (\u8|command1|do_refresh~regout ) # ((\u8|command1|rw_flag~0_combout  & ((\u8|command1|rw_flag~regout ) # (!\u8|command1|WE_N~0_combout ))))

	.dataa(\u8|command1|rw_flag~0_combout ),
	.datab(\u8|command1|rw_flag~regout ),
	.datac(\u8|command1|WE_N~0_combout ),
	.datad(\u8|command1|do_refresh~regout ),
	.cin(gnd),
	.combout(\u8|command1|WE_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|WE_N~1 .lut_mask = 16'hFF8A;
defparam \u8|command1|WE_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y18_N31
cycloneii_lcell_ff \u8|command1|WE_N (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|WE_N~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|WE_N~regout ));

// Location: LCCOMB_X5_Y18_N26
cycloneii_lcell_comb \u8|WE_N~0 (
// Equation(s):
// \u8|WE_N~0_combout  = (\u8|command1|WE_N~regout  & !\u8|Equal0~0_combout )

	.dataa(vcc),
	.datab(\u8|command1|WE_N~regout ),
	.datac(\u8|Equal0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|WE_N~0 .lut_mask = 16'h0C0C;
defparam \u8|WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y18_N27
cycloneii_lcell_ff \u8|WE_N (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|WE_N~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|WE_N~regout ));

// Location: LCCOMB_X7_Y10_N10
cycloneii_lcell_comb \u7|command1|WE_N~0 (
// Equation(s):
// \u7|command1|WE_N~0_combout  = (!\u7|command1|do_reada~regout  & (!\u7|command1|do_writea~regout  & \u7|command1|do_rw~regout ))

	.dataa(\u7|command1|do_reada~regout ),
	.datab(\u7|command1|do_writea~regout ),
	.datac(\u7|command1|do_rw~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|command1|WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|WE_N~0 .lut_mask = 16'h1010;
defparam \u7|command1|WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N30
cycloneii_lcell_comb \u7|command1|CAS_N~0 (
// Equation(s):
// \u7|command1|CAS_N~0_combout  = (!\u7|command1|do_refresh~regout  & ((\u7|command1|do_precharge~regout ) # ((!\u7|command1|do_load_mode~regout  & !\u7|command1|WE_N~0_combout ))))

	.dataa(\u7|command1|do_refresh~regout ),
	.datab(\u7|command1|do_precharge~regout ),
	.datac(\u7|command1|do_load_mode~regout ),
	.datad(\u7|command1|WE_N~0_combout ),
	.cin(gnd),
	.combout(\u7|command1|CAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|CAS_N~0 .lut_mask = 16'h4445;
defparam \u7|command1|CAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N31
cycloneii_lcell_ff \u7|command1|CAS_N (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|CAS_N~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|CAS_N~regout ));

// Location: LCCOMB_X8_Y10_N16
cycloneii_lcell_comb \u7|CAS_N~0 (
// Equation(s):
// \u7|CAS_N~0_combout  = (\u7|Equal0~0_combout ) # (\u7|command1|CAS_N~regout )

	.dataa(\u7|Equal0~0_combout ),
	.datab(vcc),
	.datac(\u7|command1|CAS_N~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|CAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|CAS_N~0 .lut_mask = 16'hFAFA;
defparam \u7|CAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N17
cycloneii_lcell_ff \u7|CAS_N (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|CAS_N~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|CAS_N~regout ));

// Location: LCCOMB_X6_Y18_N0
cycloneii_lcell_comb \u8|command1|CAS_N~0 (
// Equation(s):
// \u8|command1|CAS_N~0_combout  = (!\u8|command1|do_refresh~regout  & ((\u8|command1|do_precharge~regout ) # ((!\u8|command1|do_load_mode~regout  & !\u8|command1|WE_N~0_combout ))))

	.dataa(\u8|command1|do_load_mode~regout ),
	.datab(\u8|command1|do_precharge~regout ),
	.datac(\u8|command1|WE_N~0_combout ),
	.datad(\u8|command1|do_refresh~regout ),
	.cin(gnd),
	.combout(\u8|command1|CAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|CAS_N~0 .lut_mask = 16'h00CD;
defparam \u8|command1|CAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y18_N1
cycloneii_lcell_ff \u8|command1|CAS_N (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|CAS_N~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|CAS_N~regout ));

// Location: LCCOMB_X5_Y18_N0
cycloneii_lcell_comb \u8|CAS_N~0 (
// Equation(s):
// \u8|CAS_N~0_combout  = (\u8|Equal0~0_combout ) # (\u8|command1|CAS_N~regout )

	.dataa(\u8|Equal0~0_combout ),
	.datab(vcc),
	.datac(\u8|command1|CAS_N~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u8|CAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|CAS_N~0 .lut_mask = 16'hFAFA;
defparam \u8|CAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y18_N1
cycloneii_lcell_ff \u8|CAS_N (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|CAS_N~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|CAS_N~regout ));

// Location: LCCOMB_X7_Y10_N26
cycloneii_lcell_comb \u7|command1|RAS_N~0 (
// Equation(s):
// \u7|command1|RAS_N~0_combout  = (\u7|command1|do_precharge~regout  & ((\u7|command1|rw_flag~regout ) # (\u7|command1|oe4~regout )))

	.dataa(vcc),
	.datab(\u7|command1|rw_flag~regout ),
	.datac(\u7|command1|oe4~regout ),
	.datad(\u7|command1|do_precharge~regout ),
	.cin(gnd),
	.combout(\u7|command1|RAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|RAS_N~0 .lut_mask = 16'hFC00;
defparam \u7|command1|RAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N28
cycloneii_lcell_comb \u7|command1|RAS_N~1 (
// Equation(s):
// \u7|command1|RAS_N~1_combout  = (!\u7|command1|do_refresh~regout  & ((\u7|command1|RAS_N~0_combout ) # ((!\u7|command1|always4~0_combout  & \u7|command1|rw_flag~0_combout ))))

	.dataa(\u7|command1|always4~0_combout ),
	.datab(\u7|command1|RAS_N~0_combout ),
	.datac(\u7|command1|rw_flag~0_combout ),
	.datad(\u7|command1|do_refresh~regout ),
	.cin(gnd),
	.combout(\u7|command1|RAS_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|RAS_N~1 .lut_mask = 16'h00DC;
defparam \u7|command1|RAS_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N29
cycloneii_lcell_ff \u7|command1|RAS_N (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|RAS_N~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|RAS_N~regout ));

// Location: LCCOMB_X7_Y9_N14
cycloneii_lcell_comb \u7|RAS_N~0 (
// Equation(s):
// \u7|RAS_N~0_combout  = (\u7|command1|RAS_N~regout  & !\u7|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|command1|RAS_N~regout ),
	.datad(\u7|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u7|RAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|RAS_N~0 .lut_mask = 16'h00F0;
defparam \u7|RAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N15
cycloneii_lcell_ff \u7|RAS_N (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|RAS_N~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|RAS_N~regout ));

// Location: LCCOMB_X6_Y18_N16
cycloneii_lcell_comb \u8|command1|RAS_N~0 (
// Equation(s):
// \u8|command1|RAS_N~0_combout  = (\u8|command1|do_precharge~regout  & ((\u8|command1|rw_flag~regout ) # (\u8|command1|oe4~regout )))

	.dataa(vcc),
	.datab(\u8|command1|rw_flag~regout ),
	.datac(\u8|command1|do_precharge~regout ),
	.datad(\u8|command1|oe4~regout ),
	.cin(gnd),
	.combout(\u8|command1|RAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|RAS_N~0 .lut_mask = 16'hF0C0;
defparam \u8|command1|RAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N2
cycloneii_lcell_comb \u8|command1|RAS_N~1 (
// Equation(s):
// \u8|command1|RAS_N~1_combout  = (!\u8|command1|do_refresh~regout  & ((\u8|command1|RAS_N~0_combout ) # ((\u8|command1|rw_flag~0_combout  & !\u8|command1|always4~0_combout ))))

	.dataa(\u8|command1|rw_flag~0_combout ),
	.datab(\u8|command1|always4~0_combout ),
	.datac(\u8|command1|RAS_N~0_combout ),
	.datad(\u8|command1|do_refresh~regout ),
	.cin(gnd),
	.combout(\u8|command1|RAS_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|RAS_N~1 .lut_mask = 16'h00F2;
defparam \u8|command1|RAS_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y18_N3
cycloneii_lcell_ff \u8|command1|RAS_N (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|RAS_N~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|RAS_N~regout ));

// Location: LCCOMB_X5_Y18_N2
cycloneii_lcell_comb \u8|RAS_N~0 (
// Equation(s):
// \u8|RAS_N~0_combout  = (!\u8|Equal0~0_combout  & \u8|command1|RAS_N~regout )

	.dataa(\u8|Equal0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|command1|RAS_N~regout ),
	.cin(gnd),
	.combout(\u8|RAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|RAS_N~0 .lut_mask = 16'h5500;
defparam \u8|RAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y18_N3
cycloneii_lcell_ff \u8|RAS_N (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|RAS_N~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|RAS_N~regout ));

// Location: LCCOMB_X10_Y9_N30
cycloneii_lcell_comb \u7|rWR1_ADDR[22]~48 (
// Equation(s):
// \u7|rWR1_ADDR[22]~48_combout  = \u7|rWR1_ADDR[21]~47  $ (!\u7|rWR1_ADDR [22])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|rWR1_ADDR [22]),
	.cin(\u7|rWR1_ADDR[21]~47 ),
	.combout(\u7|rWR1_ADDR[22]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u7|rWR1_ADDR[22]~48 .lut_mask = 16'hF00F;
defparam \u7|rWR1_ADDR[22]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y9_N31
cycloneii_lcell_ff \u7|rWR1_ADDR[22] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|rWR1_ADDR[22]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u7|rWR1_ADDR[13]~20_combout ),
	.sload(gnd),
	.ena(\u7|rWR1_ADDR[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|rWR1_ADDR [22]));

// Location: LCCOMB_X9_Y9_N16
cycloneii_lcell_comb \u7|mADDR~13 (
// Equation(s):
// \u7|mADDR~13_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u7|rWR1_ADDR [22]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u7|rRD1_ADDR [22]))

	.dataa(\u7|rRD1_ADDR [22]),
	.datab(vcc),
	.datac(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(\u7|rWR1_ADDR [22]),
	.cin(gnd),
	.combout(\u7|mADDR~13_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR~13 .lut_mask = 16'hFA0A;
defparam \u7|mADDR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N17
cycloneii_lcell_ff \u7|mADDR[22] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mADDR~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mADDR [22]));

// Location: LCFF_X8_Y9_N23
cycloneii_lcell_ff \u7|control1|SADDR[22] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u7|mADDR [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|SADDR [22]));

// Location: LCCOMB_X8_Y9_N12
cycloneii_lcell_comb \u7|command1|CS_N~1 (
// Equation(s):
// \u7|command1|CS_N~1_combout  = (!\u7|command1|do_initial~regout  & (\u7|control1|SADDR [22] & \u7|command1|CS_N~0_combout ))

	.dataa(\u7|command1|do_initial~regout ),
	.datab(\u7|control1|SADDR [22]),
	.datac(vcc),
	.datad(\u7|command1|CS_N~0_combout ),
	.cin(gnd),
	.combout(\u7|command1|CS_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|CS_N~1 .lut_mask = 16'h4400;
defparam \u7|command1|CS_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N13
cycloneii_lcell_ff \u7|command1|CS_N[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|CS_N~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|CS_N [0]));

// Location: LCCOMB_X8_Y9_N8
cycloneii_lcell_comb \u7|CS_N[0]~feeder (
// Equation(s):
// \u7|CS_N[0]~feeder_combout  = \u7|command1|CS_N [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|command1|CS_N [0]),
	.cin(gnd),
	.combout(\u7|CS_N[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|CS_N[0]~feeder .lut_mask = 16'hFF00;
defparam \u7|CS_N[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N9
cycloneii_lcell_ff \u7|CS_N[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|CS_N[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|CS_N [0]));

// Location: LCCOMB_X7_Y10_N16
cycloneii_lcell_comb \u7|command1|do_initial~feeder (
// Equation(s):
// \u7|command1|do_initial~feeder_combout  = \u7|control1|INIT_REQ~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u7|control1|INIT_REQ~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|command1|do_initial~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|do_initial~feeder .lut_mask = 16'hF0F0;
defparam \u7|command1|do_initial~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y10_N17
cycloneii_lcell_ff \u7|command1|do_initial (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|do_initial~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|do_initial~regout ));

// Location: LCCOMB_X10_Y18_N18
cycloneii_lcell_comb \u8|mADDR~13 (
// Equation(s):
// \u8|mADDR~13_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u8|rWR1_ADDR [22]))) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u8|rRD1_ADDR [22]))

	.dataa(vcc),
	.datab(\u8|rRD1_ADDR [22]),
	.datac(\u8|rWR1_ADDR [22]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR~13_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR~13 .lut_mask = 16'hF0CC;
defparam \u8|mADDR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y18_N19
cycloneii_lcell_ff \u8|mADDR[22] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mADDR~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mADDR [22]));

// Location: LCFF_X6_Y18_N9
cycloneii_lcell_ff \u8|control1|SADDR[22] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|mADDR [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|SADDR [22]));

// Location: LCCOMB_X6_Y18_N28
cycloneii_lcell_comb \u8|command1|CS_N~1 (
// Equation(s):
// \u8|command1|CS_N~1_combout  = (\u8|command1|CS_N~0_combout  & (!\u7|command1|do_initial~regout  & \u8|control1|SADDR [22]))

	.dataa(\u8|command1|CS_N~0_combout ),
	.datab(vcc),
	.datac(\u7|command1|do_initial~regout ),
	.datad(\u8|control1|SADDR [22]),
	.cin(gnd),
	.combout(\u8|command1|CS_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|CS_N~1 .lut_mask = 16'h0A00;
defparam \u8|command1|CS_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y18_N29
cycloneii_lcell_ff \u8|command1|CS_N[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|CS_N~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|CS_N [0]));

// Location: LCCOMB_X5_Y18_N16
cycloneii_lcell_comb \u8|CS_N[0]~feeder (
// Equation(s):
// \u8|CS_N[0]~feeder_combout  = \u8|command1|CS_N [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|command1|CS_N [0]),
	.cin(gnd),
	.combout(\u8|CS_N[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|CS_N[0]~feeder .lut_mask = 16'hFF00;
defparam \u8|CS_N[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y18_N17
cycloneii_lcell_ff \u8|CS_N[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|CS_N[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|CS_N [0]));

// Location: LCCOMB_X9_Y9_N6
cycloneii_lcell_comb \u7|mADDR~14 (
// Equation(s):
// \u7|mADDR~14_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u7|rWR1_ADDR [20]))) # (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u7|rRD1_ADDR [20]))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(\u7|rRD1_ADDR [20]),
	.datac(\u7|rWR1_ADDR [20]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|mADDR~14_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR~14 .lut_mask = 16'hE4E4;
defparam \u7|mADDR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N7
cycloneii_lcell_ff \u7|mADDR[20] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mADDR~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mADDR [20]));

// Location: LCCOMB_X8_Y9_N4
cycloneii_lcell_comb \u7|control1|SADDR[20]~feeder (
// Equation(s):
// \u7|control1|SADDR[20]~feeder_combout  = \u7|mADDR [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|mADDR [20]),
	.cin(gnd),
	.combout(\u7|control1|SADDR[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|SADDR[20]~feeder .lut_mask = 16'hFF00;
defparam \u7|control1|SADDR[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N5
cycloneii_lcell_ff \u7|control1|SADDR[20] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|SADDR[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|SADDR [20]));

// Location: LCCOMB_X8_Y9_N10
cycloneii_lcell_comb \u7|command1|BA~0 (
// Equation(s):
// \u7|command1|BA~0_combout  = (\u7|control1|SADDR [20] & (!\u7|command1|do_load_mode~regout  & !\u7|command1|do_precharge~regout ))

	.dataa(vcc),
	.datab(\u7|control1|SADDR [20]),
	.datac(\u7|command1|do_load_mode~regout ),
	.datad(\u7|command1|do_precharge~regout ),
	.cin(gnd),
	.combout(\u7|command1|BA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|BA~0 .lut_mask = 16'h000C;
defparam \u7|command1|BA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N11
cycloneii_lcell_ff \u7|command1|BA[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|BA~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|BA [0]));

// Location: LCCOMB_X8_Y9_N18
cycloneii_lcell_comb \u7|BA[0]~feeder (
// Equation(s):
// \u7|BA[0]~feeder_combout  = \u7|command1|BA [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|command1|BA [0]),
	.cin(gnd),
	.combout(\u7|BA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|BA[0]~feeder .lut_mask = 16'hFF00;
defparam \u7|BA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N19
cycloneii_lcell_ff \u7|BA[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|BA[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|BA [0]));

// Location: LCCOMB_X9_Y9_N20
cycloneii_lcell_comb \u7|mADDR~15 (
// Equation(s):
// \u7|mADDR~15_combout  = (\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u7|rWR1_ADDR [21])) # (!\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u7|rRD1_ADDR [21])))

	.dataa(\u7|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(\u7|rWR1_ADDR [21]),
	.datac(\u7|rRD1_ADDR [21]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u7|mADDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \u7|mADDR~15 .lut_mask = 16'hD8D8;
defparam \u7|mADDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y9_N21
cycloneii_lcell_ff \u7|mADDR[21] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|mADDR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u7|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|mADDR [21]));

// Location: LCCOMB_X8_Y9_N14
cycloneii_lcell_comb \u7|control1|SADDR[21]~feeder (
// Equation(s):
// \u7|control1|SADDR[21]~feeder_combout  = \u7|mADDR [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|mADDR [21]),
	.cin(gnd),
	.combout(\u7|control1|SADDR[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|control1|SADDR[21]~feeder .lut_mask = 16'hFF00;
defparam \u7|control1|SADDR[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N15
cycloneii_lcell_ff \u7|control1|SADDR[21] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|control1|SADDR[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|control1|SADDR [21]));

// Location: LCCOMB_X8_Y9_N28
cycloneii_lcell_comb \u7|command1|BA~1 (
// Equation(s):
// \u7|command1|BA~1_combout  = (\u7|control1|SADDR [21] & (!\u7|command1|do_load_mode~regout  & !\u7|command1|do_precharge~regout ))

	.dataa(vcc),
	.datab(\u7|control1|SADDR [21]),
	.datac(\u7|command1|do_load_mode~regout ),
	.datad(\u7|command1|do_precharge~regout ),
	.cin(gnd),
	.combout(\u7|command1|BA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|command1|BA~1 .lut_mask = 16'h000C;
defparam \u7|command1|BA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y9_N29
cycloneii_lcell_ff \u7|command1|BA[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|command1|BA~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|command1|BA [1]));

// Location: LCCOMB_X7_Y9_N24
cycloneii_lcell_comb \u7|BA[1]~feeder (
// Equation(s):
// \u7|BA[1]~feeder_combout  = \u7|command1|BA [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u7|command1|BA [1]),
	.cin(gnd),
	.combout(\u7|BA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u7|BA[1]~feeder .lut_mask = 16'hFF00;
defparam \u7|BA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y9_N25
cycloneii_lcell_ff \u7|BA[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u7|BA[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u7|BA [1]));

// Location: LCFF_X12_Y18_N25
cycloneii_lcell_ff \u8|rRD1_ADDR[20] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|rRD1_ADDR[20]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u8|rRD1_ADDR[8]~20_combout ),
	.sload(gnd),
	.ena(\u8|rRD1_ADDR[8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|rRD1_ADDR [20]));

// Location: LCCOMB_X10_Y18_N0
cycloneii_lcell_comb \u8|mADDR~14 (
// Equation(s):
// \u8|mADDR~14_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u8|rWR1_ADDR [20])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u8|rRD1_ADDR [20])))

	.dataa(vcc),
	.datab(\u8|rWR1_ADDR [20]),
	.datac(\u8|rRD1_ADDR [20]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR~14_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR~14 .lut_mask = 16'hCCF0;
defparam \u8|mADDR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y18_N7
cycloneii_lcell_ff \u8|mADDR[20] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|mADDR~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u8|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mADDR [20]));

// Location: LCCOMB_X10_Y18_N28
cycloneii_lcell_comb \u8|control1|SADDR[20]~feeder (
// Equation(s):
// \u8|control1|SADDR[20]~feeder_combout  = \u8|mADDR [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|mADDR [20]),
	.cin(gnd),
	.combout(\u8|control1|SADDR[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|SADDR[20]~feeder .lut_mask = 16'hFF00;
defparam \u8|control1|SADDR[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y18_N29
cycloneii_lcell_ff \u8|control1|SADDR[20] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|SADDR[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|SADDR [20]));

// Location: LCCOMB_X10_Y18_N24
cycloneii_lcell_comb \u8|command1|BA~0 (
// Equation(s):
// \u8|command1|BA~0_combout  = (!\u8|command1|do_load_mode~regout  & (!\u8|command1|do_precharge~regout  & \u8|control1|SADDR [20]))

	.dataa(vcc),
	.datab(\u8|command1|do_load_mode~regout ),
	.datac(\u8|command1|do_precharge~regout ),
	.datad(\u8|control1|SADDR [20]),
	.cin(gnd),
	.combout(\u8|command1|BA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|BA~0 .lut_mask = 16'h0300;
defparam \u8|command1|BA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y18_N25
cycloneii_lcell_ff \u8|command1|BA[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|BA~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|BA [0]));

// Location: LCFF_X6_Y18_N5
cycloneii_lcell_ff \u8|BA[0] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u8|command1|BA [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|BA [0]));

// Location: LCCOMB_X11_Y18_N20
cycloneii_lcell_comb \u8|mADDR~15 (
// Equation(s):
// \u8|mADDR~15_combout  = (\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u8|rWR1_ADDR [21])) # (!\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u8|rRD1_ADDR [21])))

	.dataa(vcc),
	.datab(\u8|rWR1_ADDR [21]),
	.datac(\u8|rRD1_ADDR [21]),
	.datad(\u8|write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u8|mADDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \u8|mADDR~15 .lut_mask = 16'hCCF0;
defparam \u8|mADDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y18_N21
cycloneii_lcell_ff \u8|mADDR[21] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|mADDR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u8|mADDR[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|mADDR [21]));

// Location: LCCOMB_X10_Y18_N26
cycloneii_lcell_comb \u8|control1|SADDR[21]~feeder (
// Equation(s):
// \u8|control1|SADDR[21]~feeder_combout  = \u8|mADDR [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|mADDR [21]),
	.cin(gnd),
	.combout(\u8|control1|SADDR[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|control1|SADDR[21]~feeder .lut_mask = 16'hFF00;
defparam \u8|control1|SADDR[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y18_N27
cycloneii_lcell_ff \u8|control1|SADDR[21] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|control1|SADDR[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|control1|SADDR [21]));

// Location: LCCOMB_X10_Y18_N6
cycloneii_lcell_comb \u8|command1|BA~1 (
// Equation(s):
// \u8|command1|BA~1_combout  = (!\u8|command1|do_load_mode~regout  & (!\u8|command1|do_precharge~regout  & \u8|control1|SADDR [21]))

	.dataa(vcc),
	.datab(\u8|command1|do_load_mode~regout ),
	.datac(\u8|command1|do_precharge~regout ),
	.datad(\u8|control1|SADDR [21]),
	.cin(gnd),
	.combout(\u8|command1|BA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u8|command1|BA~1 .lut_mask = 16'h0300;
defparam \u8|command1|BA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y18_N7
cycloneii_lcell_ff \u8|command1|BA[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|command1|BA~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|command1|BA [1]));

// Location: LCCOMB_X6_Y18_N10
cycloneii_lcell_comb \u8|BA[1]~feeder (
// Equation(s):
// \u8|BA[1]~feeder_combout  = \u8|command1|BA [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u8|command1|BA [1]),
	.cin(gnd),
	.combout(\u8|BA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u8|BA[1]~feeder .lut_mask = 16'hFF00;
defparam \u8|BA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y18_N11
cycloneii_lcell_ff \u8|BA[1] (
	.clk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\u8|BA[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u8|BA [1]));

// Location: CLKCTRL_G6
cycloneii_clkctrl \u6|altpll_component|_clk1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u6|altpll_component|_clk1 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u6|altpll_component|_clk1~clkctrl_outclk ));
// synopsys translate_off
defparam \u6|altpll_component|_clk1~clkctrl .clock_type = "global clock";
defparam \u6|altpll_component|_clk1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \u6|altpll_component|_clk2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u6|altpll_component|_clk2 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u6|altpll_component|_clk2~clkctrl_outclk ));
// synopsys translate_off
defparam \u6|altpll_component|_clk2~clkctrl .clock_type = "global clock";
defparam \u6|altpll_component|_clk2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ[0]));
// synopsys translate_off
defparam \FLASH_DQ[0]~I .input_async_reset = "none";
defparam \FLASH_DQ[0]~I .input_power_up = "low";
defparam \FLASH_DQ[0]~I .input_register_mode = "none";
defparam \FLASH_DQ[0]~I .input_sync_reset = "none";
defparam \FLASH_DQ[0]~I .oe_async_reset = "none";
defparam \FLASH_DQ[0]~I .oe_power_up = "low";
defparam \FLASH_DQ[0]~I .oe_register_mode = "none";
defparam \FLASH_DQ[0]~I .oe_sync_reset = "none";
defparam \FLASH_DQ[0]~I .open_drain_output = "true";
defparam \FLASH_DQ[0]~I .operation_mode = "bidir";
defparam \FLASH_DQ[0]~I .output_async_reset = "none";
defparam \FLASH_DQ[0]~I .output_power_up = "low";
defparam \FLASH_DQ[0]~I .output_register_mode = "none";
defparam \FLASH_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ[1]));
// synopsys translate_off
defparam \FLASH_DQ[1]~I .input_async_reset = "none";
defparam \FLASH_DQ[1]~I .input_power_up = "low";
defparam \FLASH_DQ[1]~I .input_register_mode = "none";
defparam \FLASH_DQ[1]~I .input_sync_reset = "none";
defparam \FLASH_DQ[1]~I .oe_async_reset = "none";
defparam \FLASH_DQ[1]~I .oe_power_up = "low";
defparam \FLASH_DQ[1]~I .oe_register_mode = "none";
defparam \FLASH_DQ[1]~I .oe_sync_reset = "none";
defparam \FLASH_DQ[1]~I .open_drain_output = "true";
defparam \FLASH_DQ[1]~I .operation_mode = "bidir";
defparam \FLASH_DQ[1]~I .output_async_reset = "none";
defparam \FLASH_DQ[1]~I .output_power_up = "low";
defparam \FLASH_DQ[1]~I .output_register_mode = "none";
defparam \FLASH_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ[2]));
// synopsys translate_off
defparam \FLASH_DQ[2]~I .input_async_reset = "none";
defparam \FLASH_DQ[2]~I .input_power_up = "low";
defparam \FLASH_DQ[2]~I .input_register_mode = "none";
defparam \FLASH_DQ[2]~I .input_sync_reset = "none";
defparam \FLASH_DQ[2]~I .oe_async_reset = "none";
defparam \FLASH_DQ[2]~I .oe_power_up = "low";
defparam \FLASH_DQ[2]~I .oe_register_mode = "none";
defparam \FLASH_DQ[2]~I .oe_sync_reset = "none";
defparam \FLASH_DQ[2]~I .open_drain_output = "true";
defparam \FLASH_DQ[2]~I .operation_mode = "bidir";
defparam \FLASH_DQ[2]~I .output_async_reset = "none";
defparam \FLASH_DQ[2]~I .output_power_up = "low";
defparam \FLASH_DQ[2]~I .output_register_mode = "none";
defparam \FLASH_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ[3]));
// synopsys translate_off
defparam \FLASH_DQ[3]~I .input_async_reset = "none";
defparam \FLASH_DQ[3]~I .input_power_up = "low";
defparam \FLASH_DQ[3]~I .input_register_mode = "none";
defparam \FLASH_DQ[3]~I .input_sync_reset = "none";
defparam \FLASH_DQ[3]~I .oe_async_reset = "none";
defparam \FLASH_DQ[3]~I .oe_power_up = "low";
defparam \FLASH_DQ[3]~I .oe_register_mode = "none";
defparam \FLASH_DQ[3]~I .oe_sync_reset = "none";
defparam \FLASH_DQ[3]~I .open_drain_output = "true";
defparam \FLASH_DQ[3]~I .operation_mode = "bidir";
defparam \FLASH_DQ[3]~I .output_async_reset = "none";
defparam \FLASH_DQ[3]~I .output_power_up = "low";
defparam \FLASH_DQ[3]~I .output_register_mode = "none";
defparam \FLASH_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ[4]));
// synopsys translate_off
defparam \FLASH_DQ[4]~I .input_async_reset = "none";
defparam \FLASH_DQ[4]~I .input_power_up = "low";
defparam \FLASH_DQ[4]~I .input_register_mode = "none";
defparam \FLASH_DQ[4]~I .input_sync_reset = "none";
defparam \FLASH_DQ[4]~I .oe_async_reset = "none";
defparam \FLASH_DQ[4]~I .oe_power_up = "low";
defparam \FLASH_DQ[4]~I .oe_register_mode = "none";
defparam \FLASH_DQ[4]~I .oe_sync_reset = "none";
defparam \FLASH_DQ[4]~I .open_drain_output = "true";
defparam \FLASH_DQ[4]~I .operation_mode = "bidir";
defparam \FLASH_DQ[4]~I .output_async_reset = "none";
defparam \FLASH_DQ[4]~I .output_power_up = "low";
defparam \FLASH_DQ[4]~I .output_register_mode = "none";
defparam \FLASH_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ[5]));
// synopsys translate_off
defparam \FLASH_DQ[5]~I .input_async_reset = "none";
defparam \FLASH_DQ[5]~I .input_power_up = "low";
defparam \FLASH_DQ[5]~I .input_register_mode = "none";
defparam \FLASH_DQ[5]~I .input_sync_reset = "none";
defparam \FLASH_DQ[5]~I .oe_async_reset = "none";
defparam \FLASH_DQ[5]~I .oe_power_up = "low";
defparam \FLASH_DQ[5]~I .oe_register_mode = "none";
defparam \FLASH_DQ[5]~I .oe_sync_reset = "none";
defparam \FLASH_DQ[5]~I .open_drain_output = "true";
defparam \FLASH_DQ[5]~I .operation_mode = "bidir";
defparam \FLASH_DQ[5]~I .output_async_reset = "none";
defparam \FLASH_DQ[5]~I .output_power_up = "low";
defparam \FLASH_DQ[5]~I .output_register_mode = "none";
defparam \FLASH_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ[6]));
// synopsys translate_off
defparam \FLASH_DQ[6]~I .input_async_reset = "none";
defparam \FLASH_DQ[6]~I .input_power_up = "low";
defparam \FLASH_DQ[6]~I .input_register_mode = "none";
defparam \FLASH_DQ[6]~I .input_sync_reset = "none";
defparam \FLASH_DQ[6]~I .oe_async_reset = "none";
defparam \FLASH_DQ[6]~I .oe_power_up = "low";
defparam \FLASH_DQ[6]~I .oe_register_mode = "none";
defparam \FLASH_DQ[6]~I .oe_sync_reset = "none";
defparam \FLASH_DQ[6]~I .open_drain_output = "true";
defparam \FLASH_DQ[6]~I .operation_mode = "bidir";
defparam \FLASH_DQ[6]~I .output_async_reset = "none";
defparam \FLASH_DQ[6]~I .output_power_up = "low";
defparam \FLASH_DQ[6]~I .output_register_mode = "none";
defparam \FLASH_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ[7]));
// synopsys translate_off
defparam \FLASH_DQ[7]~I .input_async_reset = "none";
defparam \FLASH_DQ[7]~I .input_power_up = "low";
defparam \FLASH_DQ[7]~I .input_register_mode = "none";
defparam \FLASH_DQ[7]~I .input_sync_reset = "none";
defparam \FLASH_DQ[7]~I .oe_async_reset = "none";
defparam \FLASH_DQ[7]~I .oe_power_up = "low";
defparam \FLASH_DQ[7]~I .oe_register_mode = "none";
defparam \FLASH_DQ[7]~I .oe_sync_reset = "none";
defparam \FLASH_DQ[7]~I .open_drain_output = "true";
defparam \FLASH_DQ[7]~I .operation_mode = "bidir";
defparam \FLASH_DQ[7]~I .output_async_reset = "none";
defparam \FLASH_DQ[7]~I .output_power_up = "low";
defparam \FLASH_DQ[7]~I .output_register_mode = "none";
defparam \FLASH_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ[8]));
// synopsys translate_off
defparam \FLASH_DQ[8]~I .input_async_reset = "none";
defparam \FLASH_DQ[8]~I .input_power_up = "low";
defparam \FLASH_DQ[8]~I .input_register_mode = "none";
defparam \FLASH_DQ[8]~I .input_sync_reset = "none";
defparam \FLASH_DQ[8]~I .oe_async_reset = "none";
defparam \FLASH_DQ[8]~I .oe_power_up = "low";
defparam \FLASH_DQ[8]~I .oe_register_mode = "none";
defparam \FLASH_DQ[8]~I .oe_sync_reset = "none";
defparam \FLASH_DQ[8]~I .open_drain_output = "true";
defparam \FLASH_DQ[8]~I .operation_mode = "bidir";
defparam \FLASH_DQ[8]~I .output_async_reset = "none";
defparam \FLASH_DQ[8]~I .output_power_up = "low";
defparam \FLASH_DQ[8]~I .output_register_mode = "none";
defparam \FLASH_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ[9]));
// synopsys translate_off
defparam \FLASH_DQ[9]~I .input_async_reset = "none";
defparam \FLASH_DQ[9]~I .input_power_up = "low";
defparam \FLASH_DQ[9]~I .input_register_mode = "none";
defparam \FLASH_DQ[9]~I .input_sync_reset = "none";
defparam \FLASH_DQ[9]~I .oe_async_reset = "none";
defparam \FLASH_DQ[9]~I .oe_power_up = "low";
defparam \FLASH_DQ[9]~I .oe_register_mode = "none";
defparam \FLASH_DQ[9]~I .oe_sync_reset = "none";
defparam \FLASH_DQ[9]~I .open_drain_output = "true";
defparam \FLASH_DQ[9]~I .operation_mode = "bidir";
defparam \FLASH_DQ[9]~I .output_async_reset = "none";
defparam \FLASH_DQ[9]~I .output_power_up = "low";
defparam \FLASH_DQ[9]~I .output_register_mode = "none";
defparam \FLASH_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ[10]));
// synopsys translate_off
defparam \FLASH_DQ[10]~I .input_async_reset = "none";
defparam \FLASH_DQ[10]~I .input_power_up = "low";
defparam \FLASH_DQ[10]~I .input_register_mode = "none";
defparam \FLASH_DQ[10]~I .input_sync_reset = "none";
defparam \FLASH_DQ[10]~I .oe_async_reset = "none";
defparam \FLASH_DQ[10]~I .oe_power_up = "low";
defparam \FLASH_DQ[10]~I .oe_register_mode = "none";
defparam \FLASH_DQ[10]~I .oe_sync_reset = "none";
defparam \FLASH_DQ[10]~I .open_drain_output = "true";
defparam \FLASH_DQ[10]~I .operation_mode = "bidir";
defparam \FLASH_DQ[10]~I .output_async_reset = "none";
defparam \FLASH_DQ[10]~I .output_power_up = "low";
defparam \FLASH_DQ[10]~I .output_register_mode = "none";
defparam \FLASH_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ[11]));
// synopsys translate_off
defparam \FLASH_DQ[11]~I .input_async_reset = "none";
defparam \FLASH_DQ[11]~I .input_power_up = "low";
defparam \FLASH_DQ[11]~I .input_register_mode = "none";
defparam \FLASH_DQ[11]~I .input_sync_reset = "none";
defparam \FLASH_DQ[11]~I .oe_async_reset = "none";
defparam \FLASH_DQ[11]~I .oe_power_up = "low";
defparam \FLASH_DQ[11]~I .oe_register_mode = "none";
defparam \FLASH_DQ[11]~I .oe_sync_reset = "none";
defparam \FLASH_DQ[11]~I .open_drain_output = "true";
defparam \FLASH_DQ[11]~I .operation_mode = "bidir";
defparam \FLASH_DQ[11]~I .output_async_reset = "none";
defparam \FLASH_DQ[11]~I .output_power_up = "low";
defparam \FLASH_DQ[11]~I .output_register_mode = "none";
defparam \FLASH_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ[12]));
// synopsys translate_off
defparam \FLASH_DQ[12]~I .input_async_reset = "none";
defparam \FLASH_DQ[12]~I .input_power_up = "low";
defparam \FLASH_DQ[12]~I .input_register_mode = "none";
defparam \FLASH_DQ[12]~I .input_sync_reset = "none";
defparam \FLASH_DQ[12]~I .oe_async_reset = "none";
defparam \FLASH_DQ[12]~I .oe_power_up = "low";
defparam \FLASH_DQ[12]~I .oe_register_mode = "none";
defparam \FLASH_DQ[12]~I .oe_sync_reset = "none";
defparam \FLASH_DQ[12]~I .open_drain_output = "true";
defparam \FLASH_DQ[12]~I .operation_mode = "bidir";
defparam \FLASH_DQ[12]~I .output_async_reset = "none";
defparam \FLASH_DQ[12]~I .output_power_up = "low";
defparam \FLASH_DQ[12]~I .output_register_mode = "none";
defparam \FLASH_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ[13]));
// synopsys translate_off
defparam \FLASH_DQ[13]~I .input_async_reset = "none";
defparam \FLASH_DQ[13]~I .input_power_up = "low";
defparam \FLASH_DQ[13]~I .input_register_mode = "none";
defparam \FLASH_DQ[13]~I .input_sync_reset = "none";
defparam \FLASH_DQ[13]~I .oe_async_reset = "none";
defparam \FLASH_DQ[13]~I .oe_power_up = "low";
defparam \FLASH_DQ[13]~I .oe_register_mode = "none";
defparam \FLASH_DQ[13]~I .oe_sync_reset = "none";
defparam \FLASH_DQ[13]~I .open_drain_output = "true";
defparam \FLASH_DQ[13]~I .operation_mode = "bidir";
defparam \FLASH_DQ[13]~I .output_async_reset = "none";
defparam \FLASH_DQ[13]~I .output_power_up = "low";
defparam \FLASH_DQ[13]~I .output_register_mode = "none";
defparam \FLASH_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ[14]));
// synopsys translate_off
defparam \FLASH_DQ[14]~I .input_async_reset = "none";
defparam \FLASH_DQ[14]~I .input_power_up = "low";
defparam \FLASH_DQ[14]~I .input_register_mode = "none";
defparam \FLASH_DQ[14]~I .input_sync_reset = "none";
defparam \FLASH_DQ[14]~I .oe_async_reset = "none";
defparam \FLASH_DQ[14]~I .oe_power_up = "low";
defparam \FLASH_DQ[14]~I .oe_register_mode = "none";
defparam \FLASH_DQ[14]~I .oe_sync_reset = "none";
defparam \FLASH_DQ[14]~I .open_drain_output = "true";
defparam \FLASH_DQ[14]~I .operation_mode = "bidir";
defparam \FLASH_DQ[14]~I .output_async_reset = "none";
defparam \FLASH_DQ[14]~I .output_power_up = "low";
defparam \FLASH_DQ[14]~I .output_register_mode = "none";
defparam \FLASH_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FLASH_DQ15_AM1~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FLASH_DQ15_AM1));
// synopsys translate_off
defparam \FLASH_DQ15_AM1~I .input_async_reset = "none";
defparam \FLASH_DQ15_AM1~I .input_power_up = "low";
defparam \FLASH_DQ15_AM1~I .input_register_mode = "none";
defparam \FLASH_DQ15_AM1~I .input_sync_reset = "none";
defparam \FLASH_DQ15_AM1~I .oe_async_reset = "none";
defparam \FLASH_DQ15_AM1~I .oe_power_up = "low";
defparam \FLASH_DQ15_AM1~I .oe_register_mode = "none";
defparam \FLASH_DQ15_AM1~I .oe_sync_reset = "none";
defparam \FLASH_DQ15_AM1~I .open_drain_output = "true";
defparam \FLASH_DQ15_AM1~I .operation_mode = "bidir";
defparam \FLASH_DQ15_AM1~I .output_async_reset = "none";
defparam \FLASH_DQ15_AM1~I .output_power_up = "low";
defparam \FLASH_DQ15_AM1~I .output_register_mode = "none";
defparam \FLASH_DQ15_AM1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[0]));
// synopsys translate_off
defparam \SRAM_DQ[0]~I .input_async_reset = "none";
defparam \SRAM_DQ[0]~I .input_power_up = "low";
defparam \SRAM_DQ[0]~I .input_register_mode = "none";
defparam \SRAM_DQ[0]~I .input_sync_reset = "none";
defparam \SRAM_DQ[0]~I .oe_async_reset = "none";
defparam \SRAM_DQ[0]~I .oe_power_up = "low";
defparam \SRAM_DQ[0]~I .oe_register_mode = "none";
defparam \SRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[0]~I .open_drain_output = "true";
defparam \SRAM_DQ[0]~I .operation_mode = "bidir";
defparam \SRAM_DQ[0]~I .output_async_reset = "none";
defparam \SRAM_DQ[0]~I .output_power_up = "low";
defparam \SRAM_DQ[0]~I .output_register_mode = "none";
defparam \SRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[1]));
// synopsys translate_off
defparam \SRAM_DQ[1]~I .input_async_reset = "none";
defparam \SRAM_DQ[1]~I .input_power_up = "low";
defparam \SRAM_DQ[1]~I .input_register_mode = "none";
defparam \SRAM_DQ[1]~I .input_sync_reset = "none";
defparam \SRAM_DQ[1]~I .oe_async_reset = "none";
defparam \SRAM_DQ[1]~I .oe_power_up = "low";
defparam \SRAM_DQ[1]~I .oe_register_mode = "none";
defparam \SRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[1]~I .open_drain_output = "true";
defparam \SRAM_DQ[1]~I .operation_mode = "bidir";
defparam \SRAM_DQ[1]~I .output_async_reset = "none";
defparam \SRAM_DQ[1]~I .output_power_up = "low";
defparam \SRAM_DQ[1]~I .output_register_mode = "none";
defparam \SRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[2]));
// synopsys translate_off
defparam \SRAM_DQ[2]~I .input_async_reset = "none";
defparam \SRAM_DQ[2]~I .input_power_up = "low";
defparam \SRAM_DQ[2]~I .input_register_mode = "none";
defparam \SRAM_DQ[2]~I .input_sync_reset = "none";
defparam \SRAM_DQ[2]~I .oe_async_reset = "none";
defparam \SRAM_DQ[2]~I .oe_power_up = "low";
defparam \SRAM_DQ[2]~I .oe_register_mode = "none";
defparam \SRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[2]~I .open_drain_output = "true";
defparam \SRAM_DQ[2]~I .operation_mode = "bidir";
defparam \SRAM_DQ[2]~I .output_async_reset = "none";
defparam \SRAM_DQ[2]~I .output_power_up = "low";
defparam \SRAM_DQ[2]~I .output_register_mode = "none";
defparam \SRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[3]));
// synopsys translate_off
defparam \SRAM_DQ[3]~I .input_async_reset = "none";
defparam \SRAM_DQ[3]~I .input_power_up = "low";
defparam \SRAM_DQ[3]~I .input_register_mode = "none";
defparam \SRAM_DQ[3]~I .input_sync_reset = "none";
defparam \SRAM_DQ[3]~I .oe_async_reset = "none";
defparam \SRAM_DQ[3]~I .oe_power_up = "low";
defparam \SRAM_DQ[3]~I .oe_register_mode = "none";
defparam \SRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[3]~I .open_drain_output = "true";
defparam \SRAM_DQ[3]~I .operation_mode = "bidir";
defparam \SRAM_DQ[3]~I .output_async_reset = "none";
defparam \SRAM_DQ[3]~I .output_power_up = "low";
defparam \SRAM_DQ[3]~I .output_register_mode = "none";
defparam \SRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[4]));
// synopsys translate_off
defparam \SRAM_DQ[4]~I .input_async_reset = "none";
defparam \SRAM_DQ[4]~I .input_power_up = "low";
defparam \SRAM_DQ[4]~I .input_register_mode = "none";
defparam \SRAM_DQ[4]~I .input_sync_reset = "none";
defparam \SRAM_DQ[4]~I .oe_async_reset = "none";
defparam \SRAM_DQ[4]~I .oe_power_up = "low";
defparam \SRAM_DQ[4]~I .oe_register_mode = "none";
defparam \SRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[4]~I .open_drain_output = "true";
defparam \SRAM_DQ[4]~I .operation_mode = "bidir";
defparam \SRAM_DQ[4]~I .output_async_reset = "none";
defparam \SRAM_DQ[4]~I .output_power_up = "low";
defparam \SRAM_DQ[4]~I .output_register_mode = "none";
defparam \SRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[5]));
// synopsys translate_off
defparam \SRAM_DQ[5]~I .input_async_reset = "none";
defparam \SRAM_DQ[5]~I .input_power_up = "low";
defparam \SRAM_DQ[5]~I .input_register_mode = "none";
defparam \SRAM_DQ[5]~I .input_sync_reset = "none";
defparam \SRAM_DQ[5]~I .oe_async_reset = "none";
defparam \SRAM_DQ[5]~I .oe_power_up = "low";
defparam \SRAM_DQ[5]~I .oe_register_mode = "none";
defparam \SRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[5]~I .open_drain_output = "true";
defparam \SRAM_DQ[5]~I .operation_mode = "bidir";
defparam \SRAM_DQ[5]~I .output_async_reset = "none";
defparam \SRAM_DQ[5]~I .output_power_up = "low";
defparam \SRAM_DQ[5]~I .output_register_mode = "none";
defparam \SRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[6]));
// synopsys translate_off
defparam \SRAM_DQ[6]~I .input_async_reset = "none";
defparam \SRAM_DQ[6]~I .input_power_up = "low";
defparam \SRAM_DQ[6]~I .input_register_mode = "none";
defparam \SRAM_DQ[6]~I .input_sync_reset = "none";
defparam \SRAM_DQ[6]~I .oe_async_reset = "none";
defparam \SRAM_DQ[6]~I .oe_power_up = "low";
defparam \SRAM_DQ[6]~I .oe_register_mode = "none";
defparam \SRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[6]~I .open_drain_output = "true";
defparam \SRAM_DQ[6]~I .operation_mode = "bidir";
defparam \SRAM_DQ[6]~I .output_async_reset = "none";
defparam \SRAM_DQ[6]~I .output_power_up = "low";
defparam \SRAM_DQ[6]~I .output_register_mode = "none";
defparam \SRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[7]));
// synopsys translate_off
defparam \SRAM_DQ[7]~I .input_async_reset = "none";
defparam \SRAM_DQ[7]~I .input_power_up = "low";
defparam \SRAM_DQ[7]~I .input_register_mode = "none";
defparam \SRAM_DQ[7]~I .input_sync_reset = "none";
defparam \SRAM_DQ[7]~I .oe_async_reset = "none";
defparam \SRAM_DQ[7]~I .oe_power_up = "low";
defparam \SRAM_DQ[7]~I .oe_register_mode = "none";
defparam \SRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[7]~I .open_drain_output = "true";
defparam \SRAM_DQ[7]~I .operation_mode = "bidir";
defparam \SRAM_DQ[7]~I .output_async_reset = "none";
defparam \SRAM_DQ[7]~I .output_power_up = "low";
defparam \SRAM_DQ[7]~I .output_register_mode = "none";
defparam \SRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[8]));
// synopsys translate_off
defparam \SRAM_DQ[8]~I .input_async_reset = "none";
defparam \SRAM_DQ[8]~I .input_power_up = "low";
defparam \SRAM_DQ[8]~I .input_register_mode = "none";
defparam \SRAM_DQ[8]~I .input_sync_reset = "none";
defparam \SRAM_DQ[8]~I .oe_async_reset = "none";
defparam \SRAM_DQ[8]~I .oe_power_up = "low";
defparam \SRAM_DQ[8]~I .oe_register_mode = "none";
defparam \SRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[8]~I .open_drain_output = "true";
defparam \SRAM_DQ[8]~I .operation_mode = "bidir";
defparam \SRAM_DQ[8]~I .output_async_reset = "none";
defparam \SRAM_DQ[8]~I .output_power_up = "low";
defparam \SRAM_DQ[8]~I .output_register_mode = "none";
defparam \SRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[9]));
// synopsys translate_off
defparam \SRAM_DQ[9]~I .input_async_reset = "none";
defparam \SRAM_DQ[9]~I .input_power_up = "low";
defparam \SRAM_DQ[9]~I .input_register_mode = "none";
defparam \SRAM_DQ[9]~I .input_sync_reset = "none";
defparam \SRAM_DQ[9]~I .oe_async_reset = "none";
defparam \SRAM_DQ[9]~I .oe_power_up = "low";
defparam \SRAM_DQ[9]~I .oe_register_mode = "none";
defparam \SRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[9]~I .open_drain_output = "true";
defparam \SRAM_DQ[9]~I .operation_mode = "bidir";
defparam \SRAM_DQ[9]~I .output_async_reset = "none";
defparam \SRAM_DQ[9]~I .output_power_up = "low";
defparam \SRAM_DQ[9]~I .output_register_mode = "none";
defparam \SRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[10]));
// synopsys translate_off
defparam \SRAM_DQ[10]~I .input_async_reset = "none";
defparam \SRAM_DQ[10]~I .input_power_up = "low";
defparam \SRAM_DQ[10]~I .input_register_mode = "none";
defparam \SRAM_DQ[10]~I .input_sync_reset = "none";
defparam \SRAM_DQ[10]~I .oe_async_reset = "none";
defparam \SRAM_DQ[10]~I .oe_power_up = "low";
defparam \SRAM_DQ[10]~I .oe_register_mode = "none";
defparam \SRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[10]~I .open_drain_output = "true";
defparam \SRAM_DQ[10]~I .operation_mode = "bidir";
defparam \SRAM_DQ[10]~I .output_async_reset = "none";
defparam \SRAM_DQ[10]~I .output_power_up = "low";
defparam \SRAM_DQ[10]~I .output_register_mode = "none";
defparam \SRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[11]));
// synopsys translate_off
defparam \SRAM_DQ[11]~I .input_async_reset = "none";
defparam \SRAM_DQ[11]~I .input_power_up = "low";
defparam \SRAM_DQ[11]~I .input_register_mode = "none";
defparam \SRAM_DQ[11]~I .input_sync_reset = "none";
defparam \SRAM_DQ[11]~I .oe_async_reset = "none";
defparam \SRAM_DQ[11]~I .oe_power_up = "low";
defparam \SRAM_DQ[11]~I .oe_register_mode = "none";
defparam \SRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[11]~I .open_drain_output = "true";
defparam \SRAM_DQ[11]~I .operation_mode = "bidir";
defparam \SRAM_DQ[11]~I .output_async_reset = "none";
defparam \SRAM_DQ[11]~I .output_power_up = "low";
defparam \SRAM_DQ[11]~I .output_register_mode = "none";
defparam \SRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[12]));
// synopsys translate_off
defparam \SRAM_DQ[12]~I .input_async_reset = "none";
defparam \SRAM_DQ[12]~I .input_power_up = "low";
defparam \SRAM_DQ[12]~I .input_register_mode = "none";
defparam \SRAM_DQ[12]~I .input_sync_reset = "none";
defparam \SRAM_DQ[12]~I .oe_async_reset = "none";
defparam \SRAM_DQ[12]~I .oe_power_up = "low";
defparam \SRAM_DQ[12]~I .oe_register_mode = "none";
defparam \SRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[12]~I .open_drain_output = "true";
defparam \SRAM_DQ[12]~I .operation_mode = "bidir";
defparam \SRAM_DQ[12]~I .output_async_reset = "none";
defparam \SRAM_DQ[12]~I .output_power_up = "low";
defparam \SRAM_DQ[12]~I .output_register_mode = "none";
defparam \SRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[13]));
// synopsys translate_off
defparam \SRAM_DQ[13]~I .input_async_reset = "none";
defparam \SRAM_DQ[13]~I .input_power_up = "low";
defparam \SRAM_DQ[13]~I .input_register_mode = "none";
defparam \SRAM_DQ[13]~I .input_sync_reset = "none";
defparam \SRAM_DQ[13]~I .oe_async_reset = "none";
defparam \SRAM_DQ[13]~I .oe_power_up = "low";
defparam \SRAM_DQ[13]~I .oe_register_mode = "none";
defparam \SRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[13]~I .open_drain_output = "true";
defparam \SRAM_DQ[13]~I .operation_mode = "bidir";
defparam \SRAM_DQ[13]~I .output_async_reset = "none";
defparam \SRAM_DQ[13]~I .output_power_up = "low";
defparam \SRAM_DQ[13]~I .output_register_mode = "none";
defparam \SRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[14]));
// synopsys translate_off
defparam \SRAM_DQ[14]~I .input_async_reset = "none";
defparam \SRAM_DQ[14]~I .input_power_up = "low";
defparam \SRAM_DQ[14]~I .input_register_mode = "none";
defparam \SRAM_DQ[14]~I .input_sync_reset = "none";
defparam \SRAM_DQ[14]~I .oe_async_reset = "none";
defparam \SRAM_DQ[14]~I .oe_power_up = "low";
defparam \SRAM_DQ[14]~I .oe_register_mode = "none";
defparam \SRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[14]~I .open_drain_output = "true";
defparam \SRAM_DQ[14]~I .operation_mode = "bidir";
defparam \SRAM_DQ[14]~I .output_async_reset = "none";
defparam \SRAM_DQ[14]~I .output_power_up = "low";
defparam \SRAM_DQ[14]~I .output_register_mode = "none";
defparam \SRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[15]));
// synopsys translate_off
defparam \SRAM_DQ[15]~I .input_async_reset = "none";
defparam \SRAM_DQ[15]~I .input_power_up = "low";
defparam \SRAM_DQ[15]~I .input_register_mode = "none";
defparam \SRAM_DQ[15]~I .input_sync_reset = "none";
defparam \SRAM_DQ[15]~I .oe_async_reset = "none";
defparam \SRAM_DQ[15]~I .oe_power_up = "low";
defparam \SRAM_DQ[15]~I .oe_register_mode = "none";
defparam \SRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[15]~I .open_drain_output = "true";
defparam \SRAM_DQ[15]~I .operation_mode = "bidir";
defparam \SRAM_DQ[15]~I .output_async_reset = "none";
defparam \SRAM_DQ[15]~I .output_power_up = "low";
defparam \SRAM_DQ[15]~I .output_register_mode = "none";
defparam \SRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[16]));
// synopsys translate_off
defparam \SRAM_DQ[16]~I .input_async_reset = "none";
defparam \SRAM_DQ[16]~I .input_power_up = "low";
defparam \SRAM_DQ[16]~I .input_register_mode = "none";
defparam \SRAM_DQ[16]~I .input_sync_reset = "none";
defparam \SRAM_DQ[16]~I .oe_async_reset = "none";
defparam \SRAM_DQ[16]~I .oe_power_up = "low";
defparam \SRAM_DQ[16]~I .oe_register_mode = "none";
defparam \SRAM_DQ[16]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[16]~I .open_drain_output = "true";
defparam \SRAM_DQ[16]~I .operation_mode = "bidir";
defparam \SRAM_DQ[16]~I .output_async_reset = "none";
defparam \SRAM_DQ[16]~I .output_power_up = "low";
defparam \SRAM_DQ[16]~I .output_register_mode = "none";
defparam \SRAM_DQ[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[17]));
// synopsys translate_off
defparam \SRAM_DQ[17]~I .input_async_reset = "none";
defparam \SRAM_DQ[17]~I .input_power_up = "low";
defparam \SRAM_DQ[17]~I .input_register_mode = "none";
defparam \SRAM_DQ[17]~I .input_sync_reset = "none";
defparam \SRAM_DQ[17]~I .oe_async_reset = "none";
defparam \SRAM_DQ[17]~I .oe_power_up = "low";
defparam \SRAM_DQ[17]~I .oe_register_mode = "none";
defparam \SRAM_DQ[17]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[17]~I .open_drain_output = "true";
defparam \SRAM_DQ[17]~I .operation_mode = "bidir";
defparam \SRAM_DQ[17]~I .output_async_reset = "none";
defparam \SRAM_DQ[17]~I .output_power_up = "low";
defparam \SRAM_DQ[17]~I .output_register_mode = "none";
defparam \SRAM_DQ[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[18]));
// synopsys translate_off
defparam \SRAM_DQ[18]~I .input_async_reset = "none";
defparam \SRAM_DQ[18]~I .input_power_up = "low";
defparam \SRAM_DQ[18]~I .input_register_mode = "none";
defparam \SRAM_DQ[18]~I .input_sync_reset = "none";
defparam \SRAM_DQ[18]~I .oe_async_reset = "none";
defparam \SRAM_DQ[18]~I .oe_power_up = "low";
defparam \SRAM_DQ[18]~I .oe_register_mode = "none";
defparam \SRAM_DQ[18]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[18]~I .open_drain_output = "true";
defparam \SRAM_DQ[18]~I .operation_mode = "bidir";
defparam \SRAM_DQ[18]~I .output_async_reset = "none";
defparam \SRAM_DQ[18]~I .output_power_up = "low";
defparam \SRAM_DQ[18]~I .output_register_mode = "none";
defparam \SRAM_DQ[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[19]));
// synopsys translate_off
defparam \SRAM_DQ[19]~I .input_async_reset = "none";
defparam \SRAM_DQ[19]~I .input_power_up = "low";
defparam \SRAM_DQ[19]~I .input_register_mode = "none";
defparam \SRAM_DQ[19]~I .input_sync_reset = "none";
defparam \SRAM_DQ[19]~I .oe_async_reset = "none";
defparam \SRAM_DQ[19]~I .oe_power_up = "low";
defparam \SRAM_DQ[19]~I .oe_register_mode = "none";
defparam \SRAM_DQ[19]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[19]~I .open_drain_output = "true";
defparam \SRAM_DQ[19]~I .operation_mode = "bidir";
defparam \SRAM_DQ[19]~I .output_async_reset = "none";
defparam \SRAM_DQ[19]~I .output_power_up = "low";
defparam \SRAM_DQ[19]~I .output_register_mode = "none";
defparam \SRAM_DQ[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[20]));
// synopsys translate_off
defparam \SRAM_DQ[20]~I .input_async_reset = "none";
defparam \SRAM_DQ[20]~I .input_power_up = "low";
defparam \SRAM_DQ[20]~I .input_register_mode = "none";
defparam \SRAM_DQ[20]~I .input_sync_reset = "none";
defparam \SRAM_DQ[20]~I .oe_async_reset = "none";
defparam \SRAM_DQ[20]~I .oe_power_up = "low";
defparam \SRAM_DQ[20]~I .oe_register_mode = "none";
defparam \SRAM_DQ[20]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[20]~I .open_drain_output = "true";
defparam \SRAM_DQ[20]~I .operation_mode = "bidir";
defparam \SRAM_DQ[20]~I .output_async_reset = "none";
defparam \SRAM_DQ[20]~I .output_power_up = "low";
defparam \SRAM_DQ[20]~I .output_register_mode = "none";
defparam \SRAM_DQ[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[21]));
// synopsys translate_off
defparam \SRAM_DQ[21]~I .input_async_reset = "none";
defparam \SRAM_DQ[21]~I .input_power_up = "low";
defparam \SRAM_DQ[21]~I .input_register_mode = "none";
defparam \SRAM_DQ[21]~I .input_sync_reset = "none";
defparam \SRAM_DQ[21]~I .oe_async_reset = "none";
defparam \SRAM_DQ[21]~I .oe_power_up = "low";
defparam \SRAM_DQ[21]~I .oe_register_mode = "none";
defparam \SRAM_DQ[21]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[21]~I .open_drain_output = "true";
defparam \SRAM_DQ[21]~I .operation_mode = "bidir";
defparam \SRAM_DQ[21]~I .output_async_reset = "none";
defparam \SRAM_DQ[21]~I .output_power_up = "low";
defparam \SRAM_DQ[21]~I .output_register_mode = "none";
defparam \SRAM_DQ[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[22]));
// synopsys translate_off
defparam \SRAM_DQ[22]~I .input_async_reset = "none";
defparam \SRAM_DQ[22]~I .input_power_up = "low";
defparam \SRAM_DQ[22]~I .input_register_mode = "none";
defparam \SRAM_DQ[22]~I .input_sync_reset = "none";
defparam \SRAM_DQ[22]~I .oe_async_reset = "none";
defparam \SRAM_DQ[22]~I .oe_power_up = "low";
defparam \SRAM_DQ[22]~I .oe_register_mode = "none";
defparam \SRAM_DQ[22]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[22]~I .open_drain_output = "true";
defparam \SRAM_DQ[22]~I .operation_mode = "bidir";
defparam \SRAM_DQ[22]~I .output_async_reset = "none";
defparam \SRAM_DQ[22]~I .output_power_up = "low";
defparam \SRAM_DQ[22]~I .output_register_mode = "none";
defparam \SRAM_DQ[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[23]));
// synopsys translate_off
defparam \SRAM_DQ[23]~I .input_async_reset = "none";
defparam \SRAM_DQ[23]~I .input_power_up = "low";
defparam \SRAM_DQ[23]~I .input_register_mode = "none";
defparam \SRAM_DQ[23]~I .input_sync_reset = "none";
defparam \SRAM_DQ[23]~I .oe_async_reset = "none";
defparam \SRAM_DQ[23]~I .oe_power_up = "low";
defparam \SRAM_DQ[23]~I .oe_register_mode = "none";
defparam \SRAM_DQ[23]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[23]~I .open_drain_output = "true";
defparam \SRAM_DQ[23]~I .operation_mode = "bidir";
defparam \SRAM_DQ[23]~I .output_async_reset = "none";
defparam \SRAM_DQ[23]~I .output_power_up = "low";
defparam \SRAM_DQ[23]~I .output_register_mode = "none";
defparam \SRAM_DQ[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[24]));
// synopsys translate_off
defparam \SRAM_DQ[24]~I .input_async_reset = "none";
defparam \SRAM_DQ[24]~I .input_power_up = "low";
defparam \SRAM_DQ[24]~I .input_register_mode = "none";
defparam \SRAM_DQ[24]~I .input_sync_reset = "none";
defparam \SRAM_DQ[24]~I .oe_async_reset = "none";
defparam \SRAM_DQ[24]~I .oe_power_up = "low";
defparam \SRAM_DQ[24]~I .oe_register_mode = "none";
defparam \SRAM_DQ[24]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[24]~I .open_drain_output = "true";
defparam \SRAM_DQ[24]~I .operation_mode = "bidir";
defparam \SRAM_DQ[24]~I .output_async_reset = "none";
defparam \SRAM_DQ[24]~I .output_power_up = "low";
defparam \SRAM_DQ[24]~I .output_register_mode = "none";
defparam \SRAM_DQ[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[25]));
// synopsys translate_off
defparam \SRAM_DQ[25]~I .input_async_reset = "none";
defparam \SRAM_DQ[25]~I .input_power_up = "low";
defparam \SRAM_DQ[25]~I .input_register_mode = "none";
defparam \SRAM_DQ[25]~I .input_sync_reset = "none";
defparam \SRAM_DQ[25]~I .oe_async_reset = "none";
defparam \SRAM_DQ[25]~I .oe_power_up = "low";
defparam \SRAM_DQ[25]~I .oe_register_mode = "none";
defparam \SRAM_DQ[25]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[25]~I .open_drain_output = "true";
defparam \SRAM_DQ[25]~I .operation_mode = "bidir";
defparam \SRAM_DQ[25]~I .output_async_reset = "none";
defparam \SRAM_DQ[25]~I .output_power_up = "low";
defparam \SRAM_DQ[25]~I .output_register_mode = "none";
defparam \SRAM_DQ[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[26]));
// synopsys translate_off
defparam \SRAM_DQ[26]~I .input_async_reset = "none";
defparam \SRAM_DQ[26]~I .input_power_up = "low";
defparam \SRAM_DQ[26]~I .input_register_mode = "none";
defparam \SRAM_DQ[26]~I .input_sync_reset = "none";
defparam \SRAM_DQ[26]~I .oe_async_reset = "none";
defparam \SRAM_DQ[26]~I .oe_power_up = "low";
defparam \SRAM_DQ[26]~I .oe_register_mode = "none";
defparam \SRAM_DQ[26]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[26]~I .open_drain_output = "true";
defparam \SRAM_DQ[26]~I .operation_mode = "bidir";
defparam \SRAM_DQ[26]~I .output_async_reset = "none";
defparam \SRAM_DQ[26]~I .output_power_up = "low";
defparam \SRAM_DQ[26]~I .output_register_mode = "none";
defparam \SRAM_DQ[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[27]));
// synopsys translate_off
defparam \SRAM_DQ[27]~I .input_async_reset = "none";
defparam \SRAM_DQ[27]~I .input_power_up = "low";
defparam \SRAM_DQ[27]~I .input_register_mode = "none";
defparam \SRAM_DQ[27]~I .input_sync_reset = "none";
defparam \SRAM_DQ[27]~I .oe_async_reset = "none";
defparam \SRAM_DQ[27]~I .oe_power_up = "low";
defparam \SRAM_DQ[27]~I .oe_register_mode = "none";
defparam \SRAM_DQ[27]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[27]~I .open_drain_output = "true";
defparam \SRAM_DQ[27]~I .operation_mode = "bidir";
defparam \SRAM_DQ[27]~I .output_async_reset = "none";
defparam \SRAM_DQ[27]~I .output_power_up = "low";
defparam \SRAM_DQ[27]~I .output_register_mode = "none";
defparam \SRAM_DQ[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[28]));
// synopsys translate_off
defparam \SRAM_DQ[28]~I .input_async_reset = "none";
defparam \SRAM_DQ[28]~I .input_power_up = "low";
defparam \SRAM_DQ[28]~I .input_register_mode = "none";
defparam \SRAM_DQ[28]~I .input_sync_reset = "none";
defparam \SRAM_DQ[28]~I .oe_async_reset = "none";
defparam \SRAM_DQ[28]~I .oe_power_up = "low";
defparam \SRAM_DQ[28]~I .oe_register_mode = "none";
defparam \SRAM_DQ[28]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[28]~I .open_drain_output = "true";
defparam \SRAM_DQ[28]~I .operation_mode = "bidir";
defparam \SRAM_DQ[28]~I .output_async_reset = "none";
defparam \SRAM_DQ[28]~I .output_power_up = "low";
defparam \SRAM_DQ[28]~I .output_register_mode = "none";
defparam \SRAM_DQ[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[29]));
// synopsys translate_off
defparam \SRAM_DQ[29]~I .input_async_reset = "none";
defparam \SRAM_DQ[29]~I .input_power_up = "low";
defparam \SRAM_DQ[29]~I .input_register_mode = "none";
defparam \SRAM_DQ[29]~I .input_sync_reset = "none";
defparam \SRAM_DQ[29]~I .oe_async_reset = "none";
defparam \SRAM_DQ[29]~I .oe_power_up = "low";
defparam \SRAM_DQ[29]~I .oe_register_mode = "none";
defparam \SRAM_DQ[29]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[29]~I .open_drain_output = "true";
defparam \SRAM_DQ[29]~I .operation_mode = "bidir";
defparam \SRAM_DQ[29]~I .output_async_reset = "none";
defparam \SRAM_DQ[29]~I .output_power_up = "low";
defparam \SRAM_DQ[29]~I .output_register_mode = "none";
defparam \SRAM_DQ[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[30]));
// synopsys translate_off
defparam \SRAM_DQ[30]~I .input_async_reset = "none";
defparam \SRAM_DQ[30]~I .input_power_up = "low";
defparam \SRAM_DQ[30]~I .input_register_mode = "none";
defparam \SRAM_DQ[30]~I .input_sync_reset = "none";
defparam \SRAM_DQ[30]~I .oe_async_reset = "none";
defparam \SRAM_DQ[30]~I .oe_power_up = "low";
defparam \SRAM_DQ[30]~I .oe_register_mode = "none";
defparam \SRAM_DQ[30]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[30]~I .open_drain_output = "true";
defparam \SRAM_DQ[30]~I .operation_mode = "bidir";
defparam \SRAM_DQ[30]~I .output_async_reset = "none";
defparam \SRAM_DQ[30]~I .output_power_up = "low";
defparam \SRAM_DQ[30]~I .output_register_mode = "none";
defparam \SRAM_DQ[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[31]));
// synopsys translate_off
defparam \SRAM_DQ[31]~I .input_async_reset = "none";
defparam \SRAM_DQ[31]~I .input_power_up = "low";
defparam \SRAM_DQ[31]~I .input_register_mode = "none";
defparam \SRAM_DQ[31]~I .input_sync_reset = "none";
defparam \SRAM_DQ[31]~I .oe_async_reset = "none";
defparam \SRAM_DQ[31]~I .oe_power_up = "low";
defparam \SRAM_DQ[31]~I .oe_register_mode = "none";
defparam \SRAM_DQ[31]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[31]~I .open_drain_output = "true";
defparam \SRAM_DQ[31]~I .operation_mode = "bidir";
defparam \SRAM_DQ[31]~I .output_async_reset = "none";
defparam \SRAM_DQ[31]~I .output_power_up = "low";
defparam \SRAM_DQ[31]~I .output_register_mode = "none";
defparam \SRAM_DQ[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DPA[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DPA[0]));
// synopsys translate_off
defparam \SRAM_DPA[0]~I .input_async_reset = "none";
defparam \SRAM_DPA[0]~I .input_power_up = "low";
defparam \SRAM_DPA[0]~I .input_register_mode = "none";
defparam \SRAM_DPA[0]~I .input_sync_reset = "none";
defparam \SRAM_DPA[0]~I .oe_async_reset = "none";
defparam \SRAM_DPA[0]~I .oe_power_up = "low";
defparam \SRAM_DPA[0]~I .oe_register_mode = "none";
defparam \SRAM_DPA[0]~I .oe_sync_reset = "none";
defparam \SRAM_DPA[0]~I .open_drain_output = "true";
defparam \SRAM_DPA[0]~I .operation_mode = "bidir";
defparam \SRAM_DPA[0]~I .output_async_reset = "none";
defparam \SRAM_DPA[0]~I .output_power_up = "low";
defparam \SRAM_DPA[0]~I .output_register_mode = "none";
defparam \SRAM_DPA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DPA[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DPA[1]));
// synopsys translate_off
defparam \SRAM_DPA[1]~I .input_async_reset = "none";
defparam \SRAM_DPA[1]~I .input_power_up = "low";
defparam \SRAM_DPA[1]~I .input_register_mode = "none";
defparam \SRAM_DPA[1]~I .input_sync_reset = "none";
defparam \SRAM_DPA[1]~I .oe_async_reset = "none";
defparam \SRAM_DPA[1]~I .oe_power_up = "low";
defparam \SRAM_DPA[1]~I .oe_register_mode = "none";
defparam \SRAM_DPA[1]~I .oe_sync_reset = "none";
defparam \SRAM_DPA[1]~I .open_drain_output = "true";
defparam \SRAM_DPA[1]~I .operation_mode = "bidir";
defparam \SRAM_DPA[1]~I .output_async_reset = "none";
defparam \SRAM_DPA[1]~I .output_power_up = "low";
defparam \SRAM_DPA[1]~I .output_register_mode = "none";
defparam \SRAM_DPA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DPA[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DPA[2]));
// synopsys translate_off
defparam \SRAM_DPA[2]~I .input_async_reset = "none";
defparam \SRAM_DPA[2]~I .input_power_up = "low";
defparam \SRAM_DPA[2]~I .input_register_mode = "none";
defparam \SRAM_DPA[2]~I .input_sync_reset = "none";
defparam \SRAM_DPA[2]~I .oe_async_reset = "none";
defparam \SRAM_DPA[2]~I .oe_power_up = "low";
defparam \SRAM_DPA[2]~I .oe_register_mode = "none";
defparam \SRAM_DPA[2]~I .oe_sync_reset = "none";
defparam \SRAM_DPA[2]~I .open_drain_output = "true";
defparam \SRAM_DPA[2]~I .operation_mode = "bidir";
defparam \SRAM_DPA[2]~I .output_async_reset = "none";
defparam \SRAM_DPA[2]~I .output_power_up = "low";
defparam \SRAM_DPA[2]~I .output_register_mode = "none";
defparam \SRAM_DPA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DPA[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DPA[3]));
// synopsys translate_off
defparam \SRAM_DPA[3]~I .input_async_reset = "none";
defparam \SRAM_DPA[3]~I .input_power_up = "low";
defparam \SRAM_DPA[3]~I .input_register_mode = "none";
defparam \SRAM_DPA[3]~I .input_sync_reset = "none";
defparam \SRAM_DPA[3]~I .oe_async_reset = "none";
defparam \SRAM_DPA[3]~I .oe_power_up = "low";
defparam \SRAM_DPA[3]~I .oe_register_mode = "none";
defparam \SRAM_DPA[3]~I .oe_sync_reset = "none";
defparam \SRAM_DPA[3]~I .open_drain_output = "true";
defparam \SRAM_DPA[3]~I .operation_mode = "bidir";
defparam \SRAM_DPA[3]~I .output_async_reset = "none";
defparam \SRAM_DPA[3]~I .output_power_up = "low";
defparam \SRAM_DPA[3]~I .output_register_mode = "none";
defparam \SRAM_DPA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[0]));
// synopsys translate_off
defparam \OTG_D[0]~I .input_async_reset = "none";
defparam \OTG_D[0]~I .input_power_up = "low";
defparam \OTG_D[0]~I .input_register_mode = "none";
defparam \OTG_D[0]~I .input_sync_reset = "none";
defparam \OTG_D[0]~I .oe_async_reset = "none";
defparam \OTG_D[0]~I .oe_power_up = "low";
defparam \OTG_D[0]~I .oe_register_mode = "none";
defparam \OTG_D[0]~I .oe_sync_reset = "none";
defparam \OTG_D[0]~I .open_drain_output = "true";
defparam \OTG_D[0]~I .operation_mode = "bidir";
defparam \OTG_D[0]~I .output_async_reset = "none";
defparam \OTG_D[0]~I .output_power_up = "low";
defparam \OTG_D[0]~I .output_register_mode = "none";
defparam \OTG_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[1]));
// synopsys translate_off
defparam \OTG_D[1]~I .input_async_reset = "none";
defparam \OTG_D[1]~I .input_power_up = "low";
defparam \OTG_D[1]~I .input_register_mode = "none";
defparam \OTG_D[1]~I .input_sync_reset = "none";
defparam \OTG_D[1]~I .oe_async_reset = "none";
defparam \OTG_D[1]~I .oe_power_up = "low";
defparam \OTG_D[1]~I .oe_register_mode = "none";
defparam \OTG_D[1]~I .oe_sync_reset = "none";
defparam \OTG_D[1]~I .open_drain_output = "true";
defparam \OTG_D[1]~I .operation_mode = "bidir";
defparam \OTG_D[1]~I .output_async_reset = "none";
defparam \OTG_D[1]~I .output_power_up = "low";
defparam \OTG_D[1]~I .output_register_mode = "none";
defparam \OTG_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[2]));
// synopsys translate_off
defparam \OTG_D[2]~I .input_async_reset = "none";
defparam \OTG_D[2]~I .input_power_up = "low";
defparam \OTG_D[2]~I .input_register_mode = "none";
defparam \OTG_D[2]~I .input_sync_reset = "none";
defparam \OTG_D[2]~I .oe_async_reset = "none";
defparam \OTG_D[2]~I .oe_power_up = "low";
defparam \OTG_D[2]~I .oe_register_mode = "none";
defparam \OTG_D[2]~I .oe_sync_reset = "none";
defparam \OTG_D[2]~I .open_drain_output = "true";
defparam \OTG_D[2]~I .operation_mode = "bidir";
defparam \OTG_D[2]~I .output_async_reset = "none";
defparam \OTG_D[2]~I .output_power_up = "low";
defparam \OTG_D[2]~I .output_register_mode = "none";
defparam \OTG_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[3]));
// synopsys translate_off
defparam \OTG_D[3]~I .input_async_reset = "none";
defparam \OTG_D[3]~I .input_power_up = "low";
defparam \OTG_D[3]~I .input_register_mode = "none";
defparam \OTG_D[3]~I .input_sync_reset = "none";
defparam \OTG_D[3]~I .oe_async_reset = "none";
defparam \OTG_D[3]~I .oe_power_up = "low";
defparam \OTG_D[3]~I .oe_register_mode = "none";
defparam \OTG_D[3]~I .oe_sync_reset = "none";
defparam \OTG_D[3]~I .open_drain_output = "true";
defparam \OTG_D[3]~I .operation_mode = "bidir";
defparam \OTG_D[3]~I .output_async_reset = "none";
defparam \OTG_D[3]~I .output_power_up = "low";
defparam \OTG_D[3]~I .output_register_mode = "none";
defparam \OTG_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[4]));
// synopsys translate_off
defparam \OTG_D[4]~I .input_async_reset = "none";
defparam \OTG_D[4]~I .input_power_up = "low";
defparam \OTG_D[4]~I .input_register_mode = "none";
defparam \OTG_D[4]~I .input_sync_reset = "none";
defparam \OTG_D[4]~I .oe_async_reset = "none";
defparam \OTG_D[4]~I .oe_power_up = "low";
defparam \OTG_D[4]~I .oe_register_mode = "none";
defparam \OTG_D[4]~I .oe_sync_reset = "none";
defparam \OTG_D[4]~I .open_drain_output = "true";
defparam \OTG_D[4]~I .operation_mode = "bidir";
defparam \OTG_D[4]~I .output_async_reset = "none";
defparam \OTG_D[4]~I .output_power_up = "low";
defparam \OTG_D[4]~I .output_register_mode = "none";
defparam \OTG_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[5]));
// synopsys translate_off
defparam \OTG_D[5]~I .input_async_reset = "none";
defparam \OTG_D[5]~I .input_power_up = "low";
defparam \OTG_D[5]~I .input_register_mode = "none";
defparam \OTG_D[5]~I .input_sync_reset = "none";
defparam \OTG_D[5]~I .oe_async_reset = "none";
defparam \OTG_D[5]~I .oe_power_up = "low";
defparam \OTG_D[5]~I .oe_register_mode = "none";
defparam \OTG_D[5]~I .oe_sync_reset = "none";
defparam \OTG_D[5]~I .open_drain_output = "true";
defparam \OTG_D[5]~I .operation_mode = "bidir";
defparam \OTG_D[5]~I .output_async_reset = "none";
defparam \OTG_D[5]~I .output_power_up = "low";
defparam \OTG_D[5]~I .output_register_mode = "none";
defparam \OTG_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[6]));
// synopsys translate_off
defparam \OTG_D[6]~I .input_async_reset = "none";
defparam \OTG_D[6]~I .input_power_up = "low";
defparam \OTG_D[6]~I .input_register_mode = "none";
defparam \OTG_D[6]~I .input_sync_reset = "none";
defparam \OTG_D[6]~I .oe_async_reset = "none";
defparam \OTG_D[6]~I .oe_power_up = "low";
defparam \OTG_D[6]~I .oe_register_mode = "none";
defparam \OTG_D[6]~I .oe_sync_reset = "none";
defparam \OTG_D[6]~I .open_drain_output = "true";
defparam \OTG_D[6]~I .operation_mode = "bidir";
defparam \OTG_D[6]~I .output_async_reset = "none";
defparam \OTG_D[6]~I .output_power_up = "low";
defparam \OTG_D[6]~I .output_register_mode = "none";
defparam \OTG_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[7]));
// synopsys translate_off
defparam \OTG_D[7]~I .input_async_reset = "none";
defparam \OTG_D[7]~I .input_power_up = "low";
defparam \OTG_D[7]~I .input_register_mode = "none";
defparam \OTG_D[7]~I .input_sync_reset = "none";
defparam \OTG_D[7]~I .oe_async_reset = "none";
defparam \OTG_D[7]~I .oe_power_up = "low";
defparam \OTG_D[7]~I .oe_register_mode = "none";
defparam \OTG_D[7]~I .oe_sync_reset = "none";
defparam \OTG_D[7]~I .open_drain_output = "true";
defparam \OTG_D[7]~I .operation_mode = "bidir";
defparam \OTG_D[7]~I .output_async_reset = "none";
defparam \OTG_D[7]~I .output_power_up = "low";
defparam \OTG_D[7]~I .output_register_mode = "none";
defparam \OTG_D[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[8]));
// synopsys translate_off
defparam \OTG_D[8]~I .input_async_reset = "none";
defparam \OTG_D[8]~I .input_power_up = "low";
defparam \OTG_D[8]~I .input_register_mode = "none";
defparam \OTG_D[8]~I .input_sync_reset = "none";
defparam \OTG_D[8]~I .oe_async_reset = "none";
defparam \OTG_D[8]~I .oe_power_up = "low";
defparam \OTG_D[8]~I .oe_register_mode = "none";
defparam \OTG_D[8]~I .oe_sync_reset = "none";
defparam \OTG_D[8]~I .open_drain_output = "true";
defparam \OTG_D[8]~I .operation_mode = "bidir";
defparam \OTG_D[8]~I .output_async_reset = "none";
defparam \OTG_D[8]~I .output_power_up = "low";
defparam \OTG_D[8]~I .output_register_mode = "none";
defparam \OTG_D[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[9]));
// synopsys translate_off
defparam \OTG_D[9]~I .input_async_reset = "none";
defparam \OTG_D[9]~I .input_power_up = "low";
defparam \OTG_D[9]~I .input_register_mode = "none";
defparam \OTG_D[9]~I .input_sync_reset = "none";
defparam \OTG_D[9]~I .oe_async_reset = "none";
defparam \OTG_D[9]~I .oe_power_up = "low";
defparam \OTG_D[9]~I .oe_register_mode = "none";
defparam \OTG_D[9]~I .oe_sync_reset = "none";
defparam \OTG_D[9]~I .open_drain_output = "true";
defparam \OTG_D[9]~I .operation_mode = "bidir";
defparam \OTG_D[9]~I .output_async_reset = "none";
defparam \OTG_D[9]~I .output_power_up = "low";
defparam \OTG_D[9]~I .output_register_mode = "none";
defparam \OTG_D[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[10]));
// synopsys translate_off
defparam \OTG_D[10]~I .input_async_reset = "none";
defparam \OTG_D[10]~I .input_power_up = "low";
defparam \OTG_D[10]~I .input_register_mode = "none";
defparam \OTG_D[10]~I .input_sync_reset = "none";
defparam \OTG_D[10]~I .oe_async_reset = "none";
defparam \OTG_D[10]~I .oe_power_up = "low";
defparam \OTG_D[10]~I .oe_register_mode = "none";
defparam \OTG_D[10]~I .oe_sync_reset = "none";
defparam \OTG_D[10]~I .open_drain_output = "true";
defparam \OTG_D[10]~I .operation_mode = "bidir";
defparam \OTG_D[10]~I .output_async_reset = "none";
defparam \OTG_D[10]~I .output_power_up = "low";
defparam \OTG_D[10]~I .output_register_mode = "none";
defparam \OTG_D[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[11]));
// synopsys translate_off
defparam \OTG_D[11]~I .input_async_reset = "none";
defparam \OTG_D[11]~I .input_power_up = "low";
defparam \OTG_D[11]~I .input_register_mode = "none";
defparam \OTG_D[11]~I .input_sync_reset = "none";
defparam \OTG_D[11]~I .oe_async_reset = "none";
defparam \OTG_D[11]~I .oe_power_up = "low";
defparam \OTG_D[11]~I .oe_register_mode = "none";
defparam \OTG_D[11]~I .oe_sync_reset = "none";
defparam \OTG_D[11]~I .open_drain_output = "true";
defparam \OTG_D[11]~I .operation_mode = "bidir";
defparam \OTG_D[11]~I .output_async_reset = "none";
defparam \OTG_D[11]~I .output_power_up = "low";
defparam \OTG_D[11]~I .output_register_mode = "none";
defparam \OTG_D[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[12]));
// synopsys translate_off
defparam \OTG_D[12]~I .input_async_reset = "none";
defparam \OTG_D[12]~I .input_power_up = "low";
defparam \OTG_D[12]~I .input_register_mode = "none";
defparam \OTG_D[12]~I .input_sync_reset = "none";
defparam \OTG_D[12]~I .oe_async_reset = "none";
defparam \OTG_D[12]~I .oe_power_up = "low";
defparam \OTG_D[12]~I .oe_register_mode = "none";
defparam \OTG_D[12]~I .oe_sync_reset = "none";
defparam \OTG_D[12]~I .open_drain_output = "true";
defparam \OTG_D[12]~I .operation_mode = "bidir";
defparam \OTG_D[12]~I .output_async_reset = "none";
defparam \OTG_D[12]~I .output_power_up = "low";
defparam \OTG_D[12]~I .output_register_mode = "none";
defparam \OTG_D[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[13]));
// synopsys translate_off
defparam \OTG_D[13]~I .input_async_reset = "none";
defparam \OTG_D[13]~I .input_power_up = "low";
defparam \OTG_D[13]~I .input_register_mode = "none";
defparam \OTG_D[13]~I .input_sync_reset = "none";
defparam \OTG_D[13]~I .oe_async_reset = "none";
defparam \OTG_D[13]~I .oe_power_up = "low";
defparam \OTG_D[13]~I .oe_register_mode = "none";
defparam \OTG_D[13]~I .oe_sync_reset = "none";
defparam \OTG_D[13]~I .open_drain_output = "true";
defparam \OTG_D[13]~I .operation_mode = "bidir";
defparam \OTG_D[13]~I .output_async_reset = "none";
defparam \OTG_D[13]~I .output_power_up = "low";
defparam \OTG_D[13]~I .output_register_mode = "none";
defparam \OTG_D[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[14]));
// synopsys translate_off
defparam \OTG_D[14]~I .input_async_reset = "none";
defparam \OTG_D[14]~I .input_power_up = "low";
defparam \OTG_D[14]~I .input_register_mode = "none";
defparam \OTG_D[14]~I .input_sync_reset = "none";
defparam \OTG_D[14]~I .oe_async_reset = "none";
defparam \OTG_D[14]~I .oe_power_up = "low";
defparam \OTG_D[14]~I .oe_register_mode = "none";
defparam \OTG_D[14]~I .oe_sync_reset = "none";
defparam \OTG_D[14]~I .open_drain_output = "true";
defparam \OTG_D[14]~I .operation_mode = "bidir";
defparam \OTG_D[14]~I .output_async_reset = "none";
defparam \OTG_D[14]~I .output_power_up = "low";
defparam \OTG_D[14]~I .output_register_mode = "none";
defparam \OTG_D[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_D[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_D[15]));
// synopsys translate_off
defparam \OTG_D[15]~I .input_async_reset = "none";
defparam \OTG_D[15]~I .input_power_up = "low";
defparam \OTG_D[15]~I .input_register_mode = "none";
defparam \OTG_D[15]~I .input_sync_reset = "none";
defparam \OTG_D[15]~I .oe_async_reset = "none";
defparam \OTG_D[15]~I .oe_power_up = "low";
defparam \OTG_D[15]~I .oe_register_mode = "none";
defparam \OTG_D[15]~I .oe_sync_reset = "none";
defparam \OTG_D[15]~I .open_drain_output = "true";
defparam \OTG_D[15]~I .operation_mode = "bidir";
defparam \OTG_D[15]~I .output_async_reset = "none";
defparam \OTG_D[15]~I .output_power_up = "low";
defparam \OTG_D[15]~I .output_register_mode = "none";
defparam \OTG_D[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_FSPEED~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_FSPEED));
// synopsys translate_off
defparam \OTG_FSPEED~I .input_async_reset = "none";
defparam \OTG_FSPEED~I .input_power_up = "low";
defparam \OTG_FSPEED~I .input_register_mode = "none";
defparam \OTG_FSPEED~I .input_sync_reset = "none";
defparam \OTG_FSPEED~I .oe_async_reset = "none";
defparam \OTG_FSPEED~I .oe_power_up = "low";
defparam \OTG_FSPEED~I .oe_register_mode = "none";
defparam \OTG_FSPEED~I .oe_sync_reset = "none";
defparam \OTG_FSPEED~I .open_drain_output = "true";
defparam \OTG_FSPEED~I .operation_mode = "bidir";
defparam \OTG_FSPEED~I .output_async_reset = "none";
defparam \OTG_FSPEED~I .output_power_up = "low";
defparam \OTG_FSPEED~I .output_register_mode = "none";
defparam \OTG_FSPEED~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_LSPEED~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_LSPEED));
// synopsys translate_off
defparam \OTG_LSPEED~I .input_async_reset = "none";
defparam \OTG_LSPEED~I .input_power_up = "low";
defparam \OTG_LSPEED~I .input_register_mode = "none";
defparam \OTG_LSPEED~I .input_sync_reset = "none";
defparam \OTG_LSPEED~I .oe_async_reset = "none";
defparam \OTG_LSPEED~I .oe_power_up = "low";
defparam \OTG_LSPEED~I .oe_register_mode = "none";
defparam \OTG_LSPEED~I .oe_sync_reset = "none";
defparam \OTG_LSPEED~I .open_drain_output = "true";
defparam \OTG_LSPEED~I .operation_mode = "bidir";
defparam \OTG_LSPEED~I .output_async_reset = "none";
defparam \OTG_LSPEED~I .output_power_up = "low";
defparam \OTG_LSPEED~I .output_register_mode = "none";
defparam \OTG_LSPEED~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_D[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_D[0]));
// synopsys translate_off
defparam \LCD_D[0]~I .input_async_reset = "none";
defparam \LCD_D[0]~I .input_power_up = "low";
defparam \LCD_D[0]~I .input_register_mode = "none";
defparam \LCD_D[0]~I .input_sync_reset = "none";
defparam \LCD_D[0]~I .oe_async_reset = "none";
defparam \LCD_D[0]~I .oe_power_up = "low";
defparam \LCD_D[0]~I .oe_register_mode = "none";
defparam \LCD_D[0]~I .oe_sync_reset = "none";
defparam \LCD_D[0]~I .open_drain_output = "true";
defparam \LCD_D[0]~I .operation_mode = "bidir";
defparam \LCD_D[0]~I .output_async_reset = "none";
defparam \LCD_D[0]~I .output_power_up = "low";
defparam \LCD_D[0]~I .output_register_mode = "none";
defparam \LCD_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_D[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_D[1]));
// synopsys translate_off
defparam \LCD_D[1]~I .input_async_reset = "none";
defparam \LCD_D[1]~I .input_power_up = "low";
defparam \LCD_D[1]~I .input_register_mode = "none";
defparam \LCD_D[1]~I .input_sync_reset = "none";
defparam \LCD_D[1]~I .oe_async_reset = "none";
defparam \LCD_D[1]~I .oe_power_up = "low";
defparam \LCD_D[1]~I .oe_register_mode = "none";
defparam \LCD_D[1]~I .oe_sync_reset = "none";
defparam \LCD_D[1]~I .open_drain_output = "true";
defparam \LCD_D[1]~I .operation_mode = "bidir";
defparam \LCD_D[1]~I .output_async_reset = "none";
defparam \LCD_D[1]~I .output_power_up = "low";
defparam \LCD_D[1]~I .output_register_mode = "none";
defparam \LCD_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_D[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_D[2]));
// synopsys translate_off
defparam \LCD_D[2]~I .input_async_reset = "none";
defparam \LCD_D[2]~I .input_power_up = "low";
defparam \LCD_D[2]~I .input_register_mode = "none";
defparam \LCD_D[2]~I .input_sync_reset = "none";
defparam \LCD_D[2]~I .oe_async_reset = "none";
defparam \LCD_D[2]~I .oe_power_up = "low";
defparam \LCD_D[2]~I .oe_register_mode = "none";
defparam \LCD_D[2]~I .oe_sync_reset = "none";
defparam \LCD_D[2]~I .open_drain_output = "true";
defparam \LCD_D[2]~I .operation_mode = "bidir";
defparam \LCD_D[2]~I .output_async_reset = "none";
defparam \LCD_D[2]~I .output_power_up = "low";
defparam \LCD_D[2]~I .output_register_mode = "none";
defparam \LCD_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_D[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_D[3]));
// synopsys translate_off
defparam \LCD_D[3]~I .input_async_reset = "none";
defparam \LCD_D[3]~I .input_power_up = "low";
defparam \LCD_D[3]~I .input_register_mode = "none";
defparam \LCD_D[3]~I .input_sync_reset = "none";
defparam \LCD_D[3]~I .oe_async_reset = "none";
defparam \LCD_D[3]~I .oe_power_up = "low";
defparam \LCD_D[3]~I .oe_register_mode = "none";
defparam \LCD_D[3]~I .oe_sync_reset = "none";
defparam \LCD_D[3]~I .open_drain_output = "true";
defparam \LCD_D[3]~I .operation_mode = "bidir";
defparam \LCD_D[3]~I .output_async_reset = "none";
defparam \LCD_D[3]~I .output_power_up = "low";
defparam \LCD_D[3]~I .output_register_mode = "none";
defparam \LCD_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_D[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_D[4]));
// synopsys translate_off
defparam \LCD_D[4]~I .input_async_reset = "none";
defparam \LCD_D[4]~I .input_power_up = "low";
defparam \LCD_D[4]~I .input_register_mode = "none";
defparam \LCD_D[4]~I .input_sync_reset = "none";
defparam \LCD_D[4]~I .oe_async_reset = "none";
defparam \LCD_D[4]~I .oe_power_up = "low";
defparam \LCD_D[4]~I .oe_register_mode = "none";
defparam \LCD_D[4]~I .oe_sync_reset = "none";
defparam \LCD_D[4]~I .open_drain_output = "true";
defparam \LCD_D[4]~I .operation_mode = "bidir";
defparam \LCD_D[4]~I .output_async_reset = "none";
defparam \LCD_D[4]~I .output_power_up = "low";
defparam \LCD_D[4]~I .output_register_mode = "none";
defparam \LCD_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_D[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_D[5]));
// synopsys translate_off
defparam \LCD_D[5]~I .input_async_reset = "none";
defparam \LCD_D[5]~I .input_power_up = "low";
defparam \LCD_D[5]~I .input_register_mode = "none";
defparam \LCD_D[5]~I .input_sync_reset = "none";
defparam \LCD_D[5]~I .oe_async_reset = "none";
defparam \LCD_D[5]~I .oe_power_up = "low";
defparam \LCD_D[5]~I .oe_register_mode = "none";
defparam \LCD_D[5]~I .oe_sync_reset = "none";
defparam \LCD_D[5]~I .open_drain_output = "true";
defparam \LCD_D[5]~I .operation_mode = "bidir";
defparam \LCD_D[5]~I .output_async_reset = "none";
defparam \LCD_D[5]~I .output_power_up = "low";
defparam \LCD_D[5]~I .output_register_mode = "none";
defparam \LCD_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_D[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_D[6]));
// synopsys translate_off
defparam \LCD_D[6]~I .input_async_reset = "none";
defparam \LCD_D[6]~I .input_power_up = "low";
defparam \LCD_D[6]~I .input_register_mode = "none";
defparam \LCD_D[6]~I .input_sync_reset = "none";
defparam \LCD_D[6]~I .oe_async_reset = "none";
defparam \LCD_D[6]~I .oe_power_up = "low";
defparam \LCD_D[6]~I .oe_register_mode = "none";
defparam \LCD_D[6]~I .oe_sync_reset = "none";
defparam \LCD_D[6]~I .open_drain_output = "true";
defparam \LCD_D[6]~I .operation_mode = "bidir";
defparam \LCD_D[6]~I .output_async_reset = "none";
defparam \LCD_D[6]~I .output_power_up = "low";
defparam \LCD_D[6]~I .output_register_mode = "none";
defparam \LCD_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_D[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_D[7]));
// synopsys translate_off
defparam \LCD_D[7]~I .input_async_reset = "none";
defparam \LCD_D[7]~I .input_power_up = "low";
defparam \LCD_D[7]~I .input_register_mode = "none";
defparam \LCD_D[7]~I .input_sync_reset = "none";
defparam \LCD_D[7]~I .oe_async_reset = "none";
defparam \LCD_D[7]~I .oe_power_up = "low";
defparam \LCD_D[7]~I .oe_register_mode = "none";
defparam \LCD_D[7]~I .oe_sync_reset = "none";
defparam \LCD_D[7]~I .open_drain_output = "true";
defparam \LCD_D[7]~I .operation_mode = "bidir";
defparam \LCD_D[7]~I .output_async_reset = "none";
defparam \LCD_D[7]~I .output_power_up = "low";
defparam \LCD_D[7]~I .output_register_mode = "none";
defparam \LCD_D[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SD_DAT~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_DAT));
// synopsys translate_off
defparam \SD_DAT~I .input_async_reset = "none";
defparam \SD_DAT~I .input_power_up = "low";
defparam \SD_DAT~I .input_register_mode = "none";
defparam \SD_DAT~I .input_sync_reset = "none";
defparam \SD_DAT~I .oe_async_reset = "none";
defparam \SD_DAT~I .oe_power_up = "low";
defparam \SD_DAT~I .oe_register_mode = "none";
defparam \SD_DAT~I .oe_sync_reset = "none";
defparam \SD_DAT~I .open_drain_output = "true";
defparam \SD_DAT~I .operation_mode = "bidir";
defparam \SD_DAT~I .output_async_reset = "none";
defparam \SD_DAT~I .output_power_up = "low";
defparam \SD_DAT~I .output_register_mode = "none";
defparam \SD_DAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SD_DAT3~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_DAT3));
// synopsys translate_off
defparam \SD_DAT3~I .input_async_reset = "none";
defparam \SD_DAT3~I .input_power_up = "low";
defparam \SD_DAT3~I .input_register_mode = "none";
defparam \SD_DAT3~I .input_sync_reset = "none";
defparam \SD_DAT3~I .oe_async_reset = "none";
defparam \SD_DAT3~I .oe_power_up = "low";
defparam \SD_DAT3~I .oe_register_mode = "none";
defparam \SD_DAT3~I .oe_sync_reset = "none";
defparam \SD_DAT3~I .open_drain_output = "true";
defparam \SD_DAT3~I .operation_mode = "bidir";
defparam \SD_DAT3~I .output_async_reset = "none";
defparam \SD_DAT3~I .output_power_up = "low";
defparam \SD_DAT3~I .output_register_mode = "none";
defparam \SD_DAT3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SD_CMD~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_CMD));
// synopsys translate_off
defparam \SD_CMD~I .input_async_reset = "none";
defparam \SD_CMD~I .input_power_up = "low";
defparam \SD_CMD~I .input_register_mode = "none";
defparam \SD_CMD~I .input_sync_reset = "none";
defparam \SD_CMD~I .oe_async_reset = "none";
defparam \SD_CMD~I .oe_power_up = "low";
defparam \SD_CMD~I .oe_register_mode = "none";
defparam \SD_CMD~I .oe_sync_reset = "none";
defparam \SD_CMD~I .open_drain_output = "true";
defparam \SD_CMD~I .operation_mode = "bidir";
defparam \SD_CMD~I .output_async_reset = "none";
defparam \SD_CMD~I .output_power_up = "low";
defparam \SD_CMD~I .output_register_mode = "none";
defparam \SD_CMD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I2C_SDAT~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I2C_SDAT));
// synopsys translate_off
defparam \I2C_SDAT~I .input_async_reset = "none";
defparam \I2C_SDAT~I .input_power_up = "low";
defparam \I2C_SDAT~I .input_register_mode = "none";
defparam \I2C_SDAT~I .input_sync_reset = "none";
defparam \I2C_SDAT~I .oe_async_reset = "none";
defparam \I2C_SDAT~I .oe_power_up = "low";
defparam \I2C_SDAT~I .oe_register_mode = "none";
defparam \I2C_SDAT~I .oe_sync_reset = "none";
defparam \I2C_SDAT~I .open_drain_output = "true";
defparam \I2C_SDAT~I .operation_mode = "bidir";
defparam \I2C_SDAT~I .output_async_reset = "none";
defparam \I2C_SDAT~I .output_power_up = "low";
defparam \I2C_SDAT~I .output_register_mode = "none";
defparam \I2C_SDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PS2_KBDAT~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_KBDAT));
// synopsys translate_off
defparam \PS2_KBDAT~I .input_async_reset = "none";
defparam \PS2_KBDAT~I .input_power_up = "low";
defparam \PS2_KBDAT~I .input_register_mode = "none";
defparam \PS2_KBDAT~I .input_sync_reset = "none";
defparam \PS2_KBDAT~I .oe_async_reset = "none";
defparam \PS2_KBDAT~I .oe_power_up = "low";
defparam \PS2_KBDAT~I .oe_register_mode = "none";
defparam \PS2_KBDAT~I .oe_sync_reset = "none";
defparam \PS2_KBDAT~I .open_drain_output = "true";
defparam \PS2_KBDAT~I .operation_mode = "bidir";
defparam \PS2_KBDAT~I .output_async_reset = "none";
defparam \PS2_KBDAT~I .output_power_up = "low";
defparam \PS2_KBDAT~I .output_register_mode = "none";
defparam \PS2_KBDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PS2_KBCLK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_KBCLK));
// synopsys translate_off
defparam \PS2_KBCLK~I .input_async_reset = "none";
defparam \PS2_KBCLK~I .input_power_up = "low";
defparam \PS2_KBCLK~I .input_register_mode = "none";
defparam \PS2_KBCLK~I .input_sync_reset = "none";
defparam \PS2_KBCLK~I .oe_async_reset = "none";
defparam \PS2_KBCLK~I .oe_power_up = "low";
defparam \PS2_KBCLK~I .oe_register_mode = "none";
defparam \PS2_KBCLK~I .oe_sync_reset = "none";
defparam \PS2_KBCLK~I .open_drain_output = "true";
defparam \PS2_KBCLK~I .operation_mode = "bidir";
defparam \PS2_KBCLK~I .output_async_reset = "none";
defparam \PS2_KBCLK~I .output_power_up = "low";
defparam \PS2_KBCLK~I .output_register_mode = "none";
defparam \PS2_KBCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PS2_MSDAT~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_MSDAT));
// synopsys translate_off
defparam \PS2_MSDAT~I .input_async_reset = "none";
defparam \PS2_MSDAT~I .input_power_up = "low";
defparam \PS2_MSDAT~I .input_register_mode = "none";
defparam \PS2_MSDAT~I .input_sync_reset = "none";
defparam \PS2_MSDAT~I .oe_async_reset = "none";
defparam \PS2_MSDAT~I .oe_power_up = "low";
defparam \PS2_MSDAT~I .oe_register_mode = "none";
defparam \PS2_MSDAT~I .oe_sync_reset = "none";
defparam \PS2_MSDAT~I .open_drain_output = "true";
defparam \PS2_MSDAT~I .operation_mode = "bidir";
defparam \PS2_MSDAT~I .output_async_reset = "none";
defparam \PS2_MSDAT~I .output_power_up = "low";
defparam \PS2_MSDAT~I .output_register_mode = "none";
defparam \PS2_MSDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PS2_MSCLK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_MSCLK));
// synopsys translate_off
defparam \PS2_MSCLK~I .input_async_reset = "none";
defparam \PS2_MSCLK~I .input_power_up = "low";
defparam \PS2_MSCLK~I .input_register_mode = "none";
defparam \PS2_MSCLK~I .input_sync_reset = "none";
defparam \PS2_MSCLK~I .oe_async_reset = "none";
defparam \PS2_MSCLK~I .oe_power_up = "low";
defparam \PS2_MSCLK~I .oe_register_mode = "none";
defparam \PS2_MSCLK~I .oe_sync_reset = "none";
defparam \PS2_MSCLK~I .open_drain_output = "true";
defparam \PS2_MSCLK~I .operation_mode = "bidir";
defparam \PS2_MSCLK~I .output_async_reset = "none";
defparam \PS2_MSCLK~I .output_power_up = "low";
defparam \PS2_MSCLK~I .output_register_mode = "none";
defparam \PS2_MSCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[0]));
// synopsys translate_off
defparam \ENET_D[0]~I .input_async_reset = "none";
defparam \ENET_D[0]~I .input_power_up = "low";
defparam \ENET_D[0]~I .input_register_mode = "none";
defparam \ENET_D[0]~I .input_sync_reset = "none";
defparam \ENET_D[0]~I .oe_async_reset = "none";
defparam \ENET_D[0]~I .oe_power_up = "low";
defparam \ENET_D[0]~I .oe_register_mode = "none";
defparam \ENET_D[0]~I .oe_sync_reset = "none";
defparam \ENET_D[0]~I .open_drain_output = "true";
defparam \ENET_D[0]~I .operation_mode = "bidir";
defparam \ENET_D[0]~I .output_async_reset = "none";
defparam \ENET_D[0]~I .output_power_up = "low";
defparam \ENET_D[0]~I .output_register_mode = "none";
defparam \ENET_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[1]));
// synopsys translate_off
defparam \ENET_D[1]~I .input_async_reset = "none";
defparam \ENET_D[1]~I .input_power_up = "low";
defparam \ENET_D[1]~I .input_register_mode = "none";
defparam \ENET_D[1]~I .input_sync_reset = "none";
defparam \ENET_D[1]~I .oe_async_reset = "none";
defparam \ENET_D[1]~I .oe_power_up = "low";
defparam \ENET_D[1]~I .oe_register_mode = "none";
defparam \ENET_D[1]~I .oe_sync_reset = "none";
defparam \ENET_D[1]~I .open_drain_output = "true";
defparam \ENET_D[1]~I .operation_mode = "bidir";
defparam \ENET_D[1]~I .output_async_reset = "none";
defparam \ENET_D[1]~I .output_power_up = "low";
defparam \ENET_D[1]~I .output_register_mode = "none";
defparam \ENET_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[2]));
// synopsys translate_off
defparam \ENET_D[2]~I .input_async_reset = "none";
defparam \ENET_D[2]~I .input_power_up = "low";
defparam \ENET_D[2]~I .input_register_mode = "none";
defparam \ENET_D[2]~I .input_sync_reset = "none";
defparam \ENET_D[2]~I .oe_async_reset = "none";
defparam \ENET_D[2]~I .oe_power_up = "low";
defparam \ENET_D[2]~I .oe_register_mode = "none";
defparam \ENET_D[2]~I .oe_sync_reset = "none";
defparam \ENET_D[2]~I .open_drain_output = "true";
defparam \ENET_D[2]~I .operation_mode = "bidir";
defparam \ENET_D[2]~I .output_async_reset = "none";
defparam \ENET_D[2]~I .output_power_up = "low";
defparam \ENET_D[2]~I .output_register_mode = "none";
defparam \ENET_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[3]));
// synopsys translate_off
defparam \ENET_D[3]~I .input_async_reset = "none";
defparam \ENET_D[3]~I .input_power_up = "low";
defparam \ENET_D[3]~I .input_register_mode = "none";
defparam \ENET_D[3]~I .input_sync_reset = "none";
defparam \ENET_D[3]~I .oe_async_reset = "none";
defparam \ENET_D[3]~I .oe_power_up = "low";
defparam \ENET_D[3]~I .oe_register_mode = "none";
defparam \ENET_D[3]~I .oe_sync_reset = "none";
defparam \ENET_D[3]~I .open_drain_output = "true";
defparam \ENET_D[3]~I .operation_mode = "bidir";
defparam \ENET_D[3]~I .output_async_reset = "none";
defparam \ENET_D[3]~I .output_power_up = "low";
defparam \ENET_D[3]~I .output_register_mode = "none";
defparam \ENET_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[4]));
// synopsys translate_off
defparam \ENET_D[4]~I .input_async_reset = "none";
defparam \ENET_D[4]~I .input_power_up = "low";
defparam \ENET_D[4]~I .input_register_mode = "none";
defparam \ENET_D[4]~I .input_sync_reset = "none";
defparam \ENET_D[4]~I .oe_async_reset = "none";
defparam \ENET_D[4]~I .oe_power_up = "low";
defparam \ENET_D[4]~I .oe_register_mode = "none";
defparam \ENET_D[4]~I .oe_sync_reset = "none";
defparam \ENET_D[4]~I .open_drain_output = "true";
defparam \ENET_D[4]~I .operation_mode = "bidir";
defparam \ENET_D[4]~I .output_async_reset = "none";
defparam \ENET_D[4]~I .output_power_up = "low";
defparam \ENET_D[4]~I .output_register_mode = "none";
defparam \ENET_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[5]));
// synopsys translate_off
defparam \ENET_D[5]~I .input_async_reset = "none";
defparam \ENET_D[5]~I .input_power_up = "low";
defparam \ENET_D[5]~I .input_register_mode = "none";
defparam \ENET_D[5]~I .input_sync_reset = "none";
defparam \ENET_D[5]~I .oe_async_reset = "none";
defparam \ENET_D[5]~I .oe_power_up = "low";
defparam \ENET_D[5]~I .oe_register_mode = "none";
defparam \ENET_D[5]~I .oe_sync_reset = "none";
defparam \ENET_D[5]~I .open_drain_output = "true";
defparam \ENET_D[5]~I .operation_mode = "bidir";
defparam \ENET_D[5]~I .output_async_reset = "none";
defparam \ENET_D[5]~I .output_power_up = "low";
defparam \ENET_D[5]~I .output_register_mode = "none";
defparam \ENET_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[6]));
// synopsys translate_off
defparam \ENET_D[6]~I .input_async_reset = "none";
defparam \ENET_D[6]~I .input_power_up = "low";
defparam \ENET_D[6]~I .input_register_mode = "none";
defparam \ENET_D[6]~I .input_sync_reset = "none";
defparam \ENET_D[6]~I .oe_async_reset = "none";
defparam \ENET_D[6]~I .oe_power_up = "low";
defparam \ENET_D[6]~I .oe_register_mode = "none";
defparam \ENET_D[6]~I .oe_sync_reset = "none";
defparam \ENET_D[6]~I .open_drain_output = "true";
defparam \ENET_D[6]~I .operation_mode = "bidir";
defparam \ENET_D[6]~I .output_async_reset = "none";
defparam \ENET_D[6]~I .output_power_up = "low";
defparam \ENET_D[6]~I .output_register_mode = "none";
defparam \ENET_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[7]));
// synopsys translate_off
defparam \ENET_D[7]~I .input_async_reset = "none";
defparam \ENET_D[7]~I .input_power_up = "low";
defparam \ENET_D[7]~I .input_register_mode = "none";
defparam \ENET_D[7]~I .input_sync_reset = "none";
defparam \ENET_D[7]~I .oe_async_reset = "none";
defparam \ENET_D[7]~I .oe_power_up = "low";
defparam \ENET_D[7]~I .oe_register_mode = "none";
defparam \ENET_D[7]~I .oe_sync_reset = "none";
defparam \ENET_D[7]~I .open_drain_output = "true";
defparam \ENET_D[7]~I .operation_mode = "bidir";
defparam \ENET_D[7]~I .output_async_reset = "none";
defparam \ENET_D[7]~I .output_power_up = "low";
defparam \ENET_D[7]~I .output_register_mode = "none";
defparam \ENET_D[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[8]));
// synopsys translate_off
defparam \ENET_D[8]~I .input_async_reset = "none";
defparam \ENET_D[8]~I .input_power_up = "low";
defparam \ENET_D[8]~I .input_register_mode = "none";
defparam \ENET_D[8]~I .input_sync_reset = "none";
defparam \ENET_D[8]~I .oe_async_reset = "none";
defparam \ENET_D[8]~I .oe_power_up = "low";
defparam \ENET_D[8]~I .oe_register_mode = "none";
defparam \ENET_D[8]~I .oe_sync_reset = "none";
defparam \ENET_D[8]~I .open_drain_output = "true";
defparam \ENET_D[8]~I .operation_mode = "bidir";
defparam \ENET_D[8]~I .output_async_reset = "none";
defparam \ENET_D[8]~I .output_power_up = "low";
defparam \ENET_D[8]~I .output_register_mode = "none";
defparam \ENET_D[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[9]));
// synopsys translate_off
defparam \ENET_D[9]~I .input_async_reset = "none";
defparam \ENET_D[9]~I .input_power_up = "low";
defparam \ENET_D[9]~I .input_register_mode = "none";
defparam \ENET_D[9]~I .input_sync_reset = "none";
defparam \ENET_D[9]~I .oe_async_reset = "none";
defparam \ENET_D[9]~I .oe_power_up = "low";
defparam \ENET_D[9]~I .oe_register_mode = "none";
defparam \ENET_D[9]~I .oe_sync_reset = "none";
defparam \ENET_D[9]~I .open_drain_output = "true";
defparam \ENET_D[9]~I .operation_mode = "bidir";
defparam \ENET_D[9]~I .output_async_reset = "none";
defparam \ENET_D[9]~I .output_power_up = "low";
defparam \ENET_D[9]~I .output_register_mode = "none";
defparam \ENET_D[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[10]));
// synopsys translate_off
defparam \ENET_D[10]~I .input_async_reset = "none";
defparam \ENET_D[10]~I .input_power_up = "low";
defparam \ENET_D[10]~I .input_register_mode = "none";
defparam \ENET_D[10]~I .input_sync_reset = "none";
defparam \ENET_D[10]~I .oe_async_reset = "none";
defparam \ENET_D[10]~I .oe_power_up = "low";
defparam \ENET_D[10]~I .oe_register_mode = "none";
defparam \ENET_D[10]~I .oe_sync_reset = "none";
defparam \ENET_D[10]~I .open_drain_output = "true";
defparam \ENET_D[10]~I .operation_mode = "bidir";
defparam \ENET_D[10]~I .output_async_reset = "none";
defparam \ENET_D[10]~I .output_power_up = "low";
defparam \ENET_D[10]~I .output_register_mode = "none";
defparam \ENET_D[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[11]));
// synopsys translate_off
defparam \ENET_D[11]~I .input_async_reset = "none";
defparam \ENET_D[11]~I .input_power_up = "low";
defparam \ENET_D[11]~I .input_register_mode = "none";
defparam \ENET_D[11]~I .input_sync_reset = "none";
defparam \ENET_D[11]~I .oe_async_reset = "none";
defparam \ENET_D[11]~I .oe_power_up = "low";
defparam \ENET_D[11]~I .oe_register_mode = "none";
defparam \ENET_D[11]~I .oe_sync_reset = "none";
defparam \ENET_D[11]~I .open_drain_output = "true";
defparam \ENET_D[11]~I .operation_mode = "bidir";
defparam \ENET_D[11]~I .output_async_reset = "none";
defparam \ENET_D[11]~I .output_power_up = "low";
defparam \ENET_D[11]~I .output_register_mode = "none";
defparam \ENET_D[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[12]));
// synopsys translate_off
defparam \ENET_D[12]~I .input_async_reset = "none";
defparam \ENET_D[12]~I .input_power_up = "low";
defparam \ENET_D[12]~I .input_register_mode = "none";
defparam \ENET_D[12]~I .input_sync_reset = "none";
defparam \ENET_D[12]~I .oe_async_reset = "none";
defparam \ENET_D[12]~I .oe_power_up = "low";
defparam \ENET_D[12]~I .oe_register_mode = "none";
defparam \ENET_D[12]~I .oe_sync_reset = "none";
defparam \ENET_D[12]~I .open_drain_output = "true";
defparam \ENET_D[12]~I .operation_mode = "bidir";
defparam \ENET_D[12]~I .output_async_reset = "none";
defparam \ENET_D[12]~I .output_power_up = "low";
defparam \ENET_D[12]~I .output_register_mode = "none";
defparam \ENET_D[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[13]));
// synopsys translate_off
defparam \ENET_D[13]~I .input_async_reset = "none";
defparam \ENET_D[13]~I .input_power_up = "low";
defparam \ENET_D[13]~I .input_register_mode = "none";
defparam \ENET_D[13]~I .input_sync_reset = "none";
defparam \ENET_D[13]~I .oe_async_reset = "none";
defparam \ENET_D[13]~I .oe_power_up = "low";
defparam \ENET_D[13]~I .oe_register_mode = "none";
defparam \ENET_D[13]~I .oe_sync_reset = "none";
defparam \ENET_D[13]~I .open_drain_output = "true";
defparam \ENET_D[13]~I .operation_mode = "bidir";
defparam \ENET_D[13]~I .output_async_reset = "none";
defparam \ENET_D[13]~I .output_power_up = "low";
defparam \ENET_D[13]~I .output_register_mode = "none";
defparam \ENET_D[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[14]));
// synopsys translate_off
defparam \ENET_D[14]~I .input_async_reset = "none";
defparam \ENET_D[14]~I .input_power_up = "low";
defparam \ENET_D[14]~I .input_register_mode = "none";
defparam \ENET_D[14]~I .input_sync_reset = "none";
defparam \ENET_D[14]~I .oe_async_reset = "none";
defparam \ENET_D[14]~I .oe_power_up = "low";
defparam \ENET_D[14]~I .oe_register_mode = "none";
defparam \ENET_D[14]~I .oe_sync_reset = "none";
defparam \ENET_D[14]~I .open_drain_output = "true";
defparam \ENET_D[14]~I .operation_mode = "bidir";
defparam \ENET_D[14]~I .output_async_reset = "none";
defparam \ENET_D[14]~I .output_power_up = "low";
defparam \ENET_D[14]~I .output_register_mode = "none";
defparam \ENET_D[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_D[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_D[15]));
// synopsys translate_off
defparam \ENET_D[15]~I .input_async_reset = "none";
defparam \ENET_D[15]~I .input_power_up = "low";
defparam \ENET_D[15]~I .input_register_mode = "none";
defparam \ENET_D[15]~I .input_sync_reset = "none";
defparam \ENET_D[15]~I .oe_async_reset = "none";
defparam \ENET_D[15]~I .oe_power_up = "low";
defparam \ENET_D[15]~I .oe_register_mode = "none";
defparam \ENET_D[15]~I .oe_sync_reset = "none";
defparam \ENET_D[15]~I .open_drain_output = "true";
defparam \ENET_D[15]~I .operation_mode = "bidir";
defparam \ENET_D[15]~I .output_async_reset = "none";
defparam \ENET_D[15]~I .output_power_up = "low";
defparam \ENET_D[15]~I .output_register_mode = "none";
defparam \ENET_D[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_ADCLRCK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_ADCLRCK));
// synopsys translate_off
defparam \AUD_ADCLRCK~I .input_async_reset = "none";
defparam \AUD_ADCLRCK~I .input_power_up = "low";
defparam \AUD_ADCLRCK~I .input_register_mode = "none";
defparam \AUD_ADCLRCK~I .input_sync_reset = "none";
defparam \AUD_ADCLRCK~I .oe_async_reset = "none";
defparam \AUD_ADCLRCK~I .oe_power_up = "low";
defparam \AUD_ADCLRCK~I .oe_register_mode = "none";
defparam \AUD_ADCLRCK~I .oe_sync_reset = "none";
defparam \AUD_ADCLRCK~I .open_drain_output = "true";
defparam \AUD_ADCLRCK~I .operation_mode = "bidir";
defparam \AUD_ADCLRCK~I .output_async_reset = "none";
defparam \AUD_ADCLRCK~I .output_power_up = "low";
defparam \AUD_ADCLRCK~I .output_register_mode = "none";
defparam \AUD_ADCLRCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_DACLRCK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_DACLRCK));
// synopsys translate_off
defparam \AUD_DACLRCK~I .input_async_reset = "none";
defparam \AUD_DACLRCK~I .input_power_up = "low";
defparam \AUD_DACLRCK~I .input_register_mode = "none";
defparam \AUD_DACLRCK~I .input_sync_reset = "none";
defparam \AUD_DACLRCK~I .oe_async_reset = "none";
defparam \AUD_DACLRCK~I .oe_power_up = "low";
defparam \AUD_DACLRCK~I .oe_register_mode = "none";
defparam \AUD_DACLRCK~I .oe_sync_reset = "none";
defparam \AUD_DACLRCK~I .open_drain_output = "true";
defparam \AUD_DACLRCK~I .operation_mode = "bidir";
defparam \AUD_DACLRCK~I .output_async_reset = "none";
defparam \AUD_DACLRCK~I .output_power_up = "low";
defparam \AUD_DACLRCK~I .output_register_mode = "none";
defparam \AUD_DACLRCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_BCLK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_BCLK));
// synopsys translate_off
defparam \AUD_BCLK~I .input_async_reset = "none";
defparam \AUD_BCLK~I .input_power_up = "low";
defparam \AUD_BCLK~I .input_register_mode = "none";
defparam \AUD_BCLK~I .input_sync_reset = "none";
defparam \AUD_BCLK~I .oe_async_reset = "none";
defparam \AUD_BCLK~I .oe_power_up = "low";
defparam \AUD_BCLK~I .oe_register_mode = "none";
defparam \AUD_BCLK~I .oe_sync_reset = "none";
defparam \AUD_BCLK~I .open_drain_output = "true";
defparam \AUD_BCLK~I .operation_mode = "bidir";
defparam \AUD_BCLK~I .output_async_reset = "none";
defparam \AUD_BCLK~I .output_power_up = "low";
defparam \AUD_BCLK~I .output_register_mode = "none";
defparam \AUD_BCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[0]));
// synopsys translate_off
defparam \GPIO_0[0]~I .input_async_reset = "none";
defparam \GPIO_0[0]~I .input_power_up = "low";
defparam \GPIO_0[0]~I .input_register_mode = "none";
defparam \GPIO_0[0]~I .input_sync_reset = "none";
defparam \GPIO_0[0]~I .oe_async_reset = "none";
defparam \GPIO_0[0]~I .oe_power_up = "low";
defparam \GPIO_0[0]~I .oe_register_mode = "none";
defparam \GPIO_0[0]~I .oe_sync_reset = "none";
defparam \GPIO_0[0]~I .open_drain_output = "true";
defparam \GPIO_0[0]~I .operation_mode = "bidir";
defparam \GPIO_0[0]~I .output_async_reset = "none";
defparam \GPIO_0[0]~I .output_power_up = "low";
defparam \GPIO_0[0]~I .output_register_mode = "none";
defparam \GPIO_0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[12]));
// synopsys translate_off
defparam \GPIO_1[12]~I .input_async_reset = "none";
defparam \GPIO_1[12]~I .input_power_up = "low";
defparam \GPIO_1[12]~I .input_register_mode = "none";
defparam \GPIO_1[12]~I .input_sync_reset = "none";
defparam \GPIO_1[12]~I .oe_async_reset = "none";
defparam \GPIO_1[12]~I .oe_power_up = "low";
defparam \GPIO_1[12]~I .oe_register_mode = "none";
defparam \GPIO_1[12]~I .oe_sync_reset = "none";
defparam \GPIO_1[12]~I .open_drain_output = "true";
defparam \GPIO_1[12]~I .operation_mode = "bidir";
defparam \GPIO_1[12]~I .output_async_reset = "none";
defparam \GPIO_1[12]~I .output_power_up = "low";
defparam \GPIO_1[12]~I .output_register_mode = "none";
defparam \GPIO_1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[13]));
// synopsys translate_off
defparam \GPIO_1[13]~I .input_async_reset = "none";
defparam \GPIO_1[13]~I .input_power_up = "low";
defparam \GPIO_1[13]~I .input_register_mode = "none";
defparam \GPIO_1[13]~I .input_sync_reset = "none";
defparam \GPIO_1[13]~I .oe_async_reset = "none";
defparam \GPIO_1[13]~I .oe_power_up = "low";
defparam \GPIO_1[13]~I .oe_register_mode = "none";
defparam \GPIO_1[13]~I .oe_sync_reset = "none";
defparam \GPIO_1[13]~I .open_drain_output = "true";
defparam \GPIO_1[13]~I .operation_mode = "bidir";
defparam \GPIO_1[13]~I .output_async_reset = "none";
defparam \GPIO_1[13]~I .output_power_up = "low";
defparam \GPIO_1[13]~I .output_register_mode = "none";
defparam \GPIO_1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[16]));
// synopsys translate_off
defparam \GPIO_1[16]~I .input_async_reset = "none";
defparam \GPIO_1[16]~I .input_power_up = "low";
defparam \GPIO_1[16]~I .input_register_mode = "none";
defparam \GPIO_1[16]~I .input_sync_reset = "none";
defparam \GPIO_1[16]~I .oe_async_reset = "none";
defparam \GPIO_1[16]~I .oe_power_up = "low";
defparam \GPIO_1[16]~I .oe_register_mode = "none";
defparam \GPIO_1[16]~I .oe_sync_reset = "none";
defparam \GPIO_1[16]~I .open_drain_output = "true";
defparam \GPIO_1[16]~I .operation_mode = "bidir";
defparam \GPIO_1[16]~I .output_async_reset = "none";
defparam \GPIO_1[16]~I .output_power_up = "low";
defparam \GPIO_1[16]~I .output_register_mode = "none";
defparam \GPIO_1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[21]));
// synopsys translate_off
defparam \GPIO_1[21]~I .input_async_reset = "none";
defparam \GPIO_1[21]~I .input_power_up = "low";
defparam \GPIO_1[21]~I .input_register_mode = "none";
defparam \GPIO_1[21]~I .input_sync_reset = "none";
defparam \GPIO_1[21]~I .oe_async_reset = "none";
defparam \GPIO_1[21]~I .oe_power_up = "low";
defparam \GPIO_1[21]~I .oe_register_mode = "none";
defparam \GPIO_1[21]~I .oe_sync_reset = "none";
defparam \GPIO_1[21]~I .open_drain_output = "true";
defparam \GPIO_1[21]~I .operation_mode = "bidir";
defparam \GPIO_1[21]~I .output_async_reset = "none";
defparam \GPIO_1[21]~I .output_power_up = "low";
defparam \GPIO_1[21]~I .output_register_mode = "none";
defparam \GPIO_1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[22]));
// synopsys translate_off
defparam \GPIO_1[22]~I .input_async_reset = "none";
defparam \GPIO_1[22]~I .input_power_up = "low";
defparam \GPIO_1[22]~I .input_register_mode = "none";
defparam \GPIO_1[22]~I .input_sync_reset = "none";
defparam \GPIO_1[22]~I .oe_async_reset = "none";
defparam \GPIO_1[22]~I .oe_power_up = "low";
defparam \GPIO_1[22]~I .oe_register_mode = "none";
defparam \GPIO_1[22]~I .oe_sync_reset = "none";
defparam \GPIO_1[22]~I .open_drain_output = "true";
defparam \GPIO_1[22]~I .operation_mode = "bidir";
defparam \GPIO_1[22]~I .output_async_reset = "none";
defparam \GPIO_1[22]~I .output_power_up = "low";
defparam \GPIO_1[22]~I .output_register_mode = "none";
defparam \GPIO_1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[23]));
// synopsys translate_off
defparam \GPIO_1[23]~I .input_async_reset = "none";
defparam \GPIO_1[23]~I .input_power_up = "low";
defparam \GPIO_1[23]~I .input_register_mode = "none";
defparam \GPIO_1[23]~I .input_sync_reset = "none";
defparam \GPIO_1[23]~I .oe_async_reset = "none";
defparam \GPIO_1[23]~I .oe_power_up = "low";
defparam \GPIO_1[23]~I .oe_register_mode = "none";
defparam \GPIO_1[23]~I .oe_sync_reset = "none";
defparam \GPIO_1[23]~I .open_drain_output = "true";
defparam \GPIO_1[23]~I .operation_mode = "bidir";
defparam \GPIO_1[23]~I .output_async_reset = "none";
defparam \GPIO_1[23]~I .output_power_up = "low";
defparam \GPIO_1[23]~I .output_register_mode = "none";
defparam \GPIO_1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[24]));
// synopsys translate_off
defparam \GPIO_1[24]~I .input_async_reset = "none";
defparam \GPIO_1[24]~I .input_power_up = "low";
defparam \GPIO_1[24]~I .input_register_mode = "none";
defparam \GPIO_1[24]~I .input_sync_reset = "none";
defparam \GPIO_1[24]~I .oe_async_reset = "none";
defparam \GPIO_1[24]~I .oe_power_up = "low";
defparam \GPIO_1[24]~I .oe_register_mode = "none";
defparam \GPIO_1[24]~I .oe_sync_reset = "none";
defparam \GPIO_1[24]~I .open_drain_output = "true";
defparam \GPIO_1[24]~I .operation_mode = "bidir";
defparam \GPIO_1[24]~I .output_async_reset = "none";
defparam \GPIO_1[24]~I .output_power_up = "low";
defparam \GPIO_1[24]~I .output_register_mode = "none";
defparam \GPIO_1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[25]));
// synopsys translate_off
defparam \GPIO_1[25]~I .input_async_reset = "none";
defparam \GPIO_1[25]~I .input_power_up = "low";
defparam \GPIO_1[25]~I .input_register_mode = "none";
defparam \GPIO_1[25]~I .input_sync_reset = "none";
defparam \GPIO_1[25]~I .oe_async_reset = "none";
defparam \GPIO_1[25]~I .oe_power_up = "low";
defparam \GPIO_1[25]~I .oe_register_mode = "none";
defparam \GPIO_1[25]~I .oe_sync_reset = "none";
defparam \GPIO_1[25]~I .open_drain_output = "true";
defparam \GPIO_1[25]~I .operation_mode = "bidir";
defparam \GPIO_1[25]~I .output_async_reset = "none";
defparam \GPIO_1[25]~I .output_power_up = "low";
defparam \GPIO_1[25]~I .output_register_mode = "none";
defparam \GPIO_1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[26]));
// synopsys translate_off
defparam \GPIO_1[26]~I .input_async_reset = "none";
defparam \GPIO_1[26]~I .input_power_up = "low";
defparam \GPIO_1[26]~I .input_register_mode = "none";
defparam \GPIO_1[26]~I .input_sync_reset = "none";
defparam \GPIO_1[26]~I .oe_async_reset = "none";
defparam \GPIO_1[26]~I .oe_power_up = "low";
defparam \GPIO_1[26]~I .oe_register_mode = "none";
defparam \GPIO_1[26]~I .oe_sync_reset = "none";
defparam \GPIO_1[26]~I .open_drain_output = "true";
defparam \GPIO_1[26]~I .operation_mode = "bidir";
defparam \GPIO_1[26]~I .output_async_reset = "none";
defparam \GPIO_1[26]~I .output_power_up = "low";
defparam \GPIO_1[26]~I .output_register_mode = "none";
defparam \GPIO_1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[27]));
// synopsys translate_off
defparam \GPIO_1[27]~I .input_async_reset = "none";
defparam \GPIO_1[27]~I .input_power_up = "low";
defparam \GPIO_1[27]~I .input_register_mode = "none";
defparam \GPIO_1[27]~I .input_sync_reset = "none";
defparam \GPIO_1[27]~I .oe_async_reset = "none";
defparam \GPIO_1[27]~I .oe_power_up = "low";
defparam \GPIO_1[27]~I .oe_register_mode = "none";
defparam \GPIO_1[27]~I .oe_sync_reset = "none";
defparam \GPIO_1[27]~I .open_drain_output = "true";
defparam \GPIO_1[27]~I .operation_mode = "bidir";
defparam \GPIO_1[27]~I .output_async_reset = "none";
defparam \GPIO_1[27]~I .output_power_up = "low";
defparam \GPIO_1[27]~I .output_register_mode = "none";
defparam \GPIO_1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[28]));
// synopsys translate_off
defparam \GPIO_1[28]~I .input_async_reset = "none";
defparam \GPIO_1[28]~I .input_power_up = "low";
defparam \GPIO_1[28]~I .input_register_mode = "none";
defparam \GPIO_1[28]~I .input_sync_reset = "none";
defparam \GPIO_1[28]~I .oe_async_reset = "none";
defparam \GPIO_1[28]~I .oe_power_up = "low";
defparam \GPIO_1[28]~I .oe_register_mode = "none";
defparam \GPIO_1[28]~I .oe_sync_reset = "none";
defparam \GPIO_1[28]~I .open_drain_output = "true";
defparam \GPIO_1[28]~I .operation_mode = "bidir";
defparam \GPIO_1[28]~I .output_async_reset = "none";
defparam \GPIO_1[28]~I .output_power_up = "low";
defparam \GPIO_1[28]~I .output_register_mode = "none";
defparam \GPIO_1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[29]));
// synopsys translate_off
defparam \GPIO_1[29]~I .input_async_reset = "none";
defparam \GPIO_1[29]~I .input_power_up = "low";
defparam \GPIO_1[29]~I .input_register_mode = "none";
defparam \GPIO_1[29]~I .input_sync_reset = "none";
defparam \GPIO_1[29]~I .oe_async_reset = "none";
defparam \GPIO_1[29]~I .oe_power_up = "low";
defparam \GPIO_1[29]~I .oe_register_mode = "none";
defparam \GPIO_1[29]~I .oe_sync_reset = "none";
defparam \GPIO_1[29]~I .open_drain_output = "true";
defparam \GPIO_1[29]~I .operation_mode = "bidir";
defparam \GPIO_1[29]~I .output_async_reset = "none";
defparam \GPIO_1[29]~I .output_power_up = "low";
defparam \GPIO_1[29]~I .output_register_mode = "none";
defparam \GPIO_1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[30]));
// synopsys translate_off
defparam \GPIO_1[30]~I .input_async_reset = "none";
defparam \GPIO_1[30]~I .input_power_up = "low";
defparam \GPIO_1[30]~I .input_register_mode = "none";
defparam \GPIO_1[30]~I .input_sync_reset = "none";
defparam \GPIO_1[30]~I .oe_async_reset = "none";
defparam \GPIO_1[30]~I .oe_power_up = "low";
defparam \GPIO_1[30]~I .oe_register_mode = "none";
defparam \GPIO_1[30]~I .oe_sync_reset = "none";
defparam \GPIO_1[30]~I .open_drain_output = "true";
defparam \GPIO_1[30]~I .operation_mode = "bidir";
defparam \GPIO_1[30]~I .output_async_reset = "none";
defparam \GPIO_1[30]~I .output_power_up = "low";
defparam \GPIO_1[30]~I .output_register_mode = "none";
defparam \GPIO_1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[31]));
// synopsys translate_off
defparam \GPIO_1[31]~I .input_async_reset = "none";
defparam \GPIO_1[31]~I .input_power_up = "low";
defparam \GPIO_1[31]~I .input_register_mode = "none";
defparam \GPIO_1[31]~I .input_sync_reset = "none";
defparam \GPIO_1[31]~I .oe_async_reset = "none";
defparam \GPIO_1[31]~I .oe_power_up = "low";
defparam \GPIO_1[31]~I .oe_register_mode = "none";
defparam \GPIO_1[31]~I .oe_sync_reset = "none";
defparam \GPIO_1[31]~I .open_drain_output = "true";
defparam \GPIO_1[31]~I .operation_mode = "bidir";
defparam \GPIO_1[31]~I .output_async_reset = "none";
defparam \GPIO_1[31]~I .output_power_up = "low";
defparam \GPIO_1[31]~I .output_register_mode = "none";
defparam \GPIO_1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_CLKOUT_P1~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_CLKOUT_P1));
// synopsys translate_off
defparam \GPIO_CLKOUT_P1~I .input_async_reset = "none";
defparam \GPIO_CLKOUT_P1~I .input_power_up = "low";
defparam \GPIO_CLKOUT_P1~I .input_register_mode = "none";
defparam \GPIO_CLKOUT_P1~I .input_sync_reset = "none";
defparam \GPIO_CLKOUT_P1~I .oe_async_reset = "none";
defparam \GPIO_CLKOUT_P1~I .oe_power_up = "low";
defparam \GPIO_CLKOUT_P1~I .oe_register_mode = "none";
defparam \GPIO_CLKOUT_P1~I .oe_sync_reset = "none";
defparam \GPIO_CLKOUT_P1~I .open_drain_output = "true";
defparam \GPIO_CLKOUT_P1~I .operation_mode = "bidir";
defparam \GPIO_CLKOUT_P1~I .output_async_reset = "none";
defparam \GPIO_CLKOUT_P1~I .output_power_up = "low";
defparam \GPIO_CLKOUT_P1~I .output_register_mode = "none";
defparam \GPIO_CLKOUT_P1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[0]~I (
	.datain(\u7|mDATAIN[0]~0_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[0]));
// synopsys translate_off
defparam \DRAM_DQ[0]~I .input_async_reset = "none";
defparam \DRAM_DQ[0]~I .input_power_up = "low";
defparam \DRAM_DQ[0]~I .input_register_mode = "none";
defparam \DRAM_DQ[0]~I .input_sync_reset = "none";
defparam \DRAM_DQ[0]~I .oe_async_reset = "none";
defparam \DRAM_DQ[0]~I .oe_power_up = "low";
defparam \DRAM_DQ[0]~I .oe_register_mode = "register";
defparam \DRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[0]~I .operation_mode = "bidir";
defparam \DRAM_DQ[0]~I .output_async_reset = "none";
defparam \DRAM_DQ[0]~I .output_power_up = "low";
defparam \DRAM_DQ[0]~I .output_register_mode = "none";
defparam \DRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[1]~I (
	.datain(\u7|mDATAIN[1]~1_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[1]));
// synopsys translate_off
defparam \DRAM_DQ[1]~I .input_async_reset = "none";
defparam \DRAM_DQ[1]~I .input_power_up = "low";
defparam \DRAM_DQ[1]~I .input_register_mode = "none";
defparam \DRAM_DQ[1]~I .input_sync_reset = "none";
defparam \DRAM_DQ[1]~I .oe_async_reset = "none";
defparam \DRAM_DQ[1]~I .oe_power_up = "low";
defparam \DRAM_DQ[1]~I .oe_register_mode = "register";
defparam \DRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[1]~I .operation_mode = "bidir";
defparam \DRAM_DQ[1]~I .output_async_reset = "none";
defparam \DRAM_DQ[1]~I .output_power_up = "low";
defparam \DRAM_DQ[1]~I .output_register_mode = "none";
defparam \DRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[15]~I (
	.datain(\u7|mDATAIN[15]~15_combout ),
	.oe(\u7|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[15]));
// synopsys translate_off
defparam \DRAM_DQ[15]~I .input_async_reset = "none";
defparam \DRAM_DQ[15]~I .input_power_up = "low";
defparam \DRAM_DQ[15]~I .input_register_mode = "none";
defparam \DRAM_DQ[15]~I .input_sync_reset = "none";
defparam \DRAM_DQ[15]~I .oe_async_reset = "none";
defparam \DRAM_DQ[15]~I .oe_power_up = "low";
defparam \DRAM_DQ[15]~I .oe_register_mode = "register";
defparam \DRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[15]~I .operation_mode = "bidir";
defparam \DRAM_DQ[15]~I .output_async_reset = "none";
defparam \DRAM_DQ[15]~I .output_power_up = "low";
defparam \DRAM_DQ[15]~I .output_register_mode = "none";
defparam \DRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[16]~I (
	.datain(\u8|mDATAIN[0]~0_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[16]));
// synopsys translate_off
defparam \DRAM_DQ[16]~I .input_async_reset = "none";
defparam \DRAM_DQ[16]~I .input_power_up = "low";
defparam \DRAM_DQ[16]~I .input_register_mode = "none";
defparam \DRAM_DQ[16]~I .input_sync_reset = "none";
defparam \DRAM_DQ[16]~I .oe_async_reset = "none";
defparam \DRAM_DQ[16]~I .oe_power_up = "low";
defparam \DRAM_DQ[16]~I .oe_register_mode = "register";
defparam \DRAM_DQ[16]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[16]~I .operation_mode = "bidir";
defparam \DRAM_DQ[16]~I .output_async_reset = "none";
defparam \DRAM_DQ[16]~I .output_power_up = "low";
defparam \DRAM_DQ[16]~I .output_register_mode = "none";
defparam \DRAM_DQ[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[17]~I (
	.datain(\u8|mDATAIN[1]~1_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[17]));
// synopsys translate_off
defparam \DRAM_DQ[17]~I .input_async_reset = "none";
defparam \DRAM_DQ[17]~I .input_power_up = "low";
defparam \DRAM_DQ[17]~I .input_register_mode = "none";
defparam \DRAM_DQ[17]~I .input_sync_reset = "none";
defparam \DRAM_DQ[17]~I .oe_async_reset = "none";
defparam \DRAM_DQ[17]~I .oe_power_up = "low";
defparam \DRAM_DQ[17]~I .oe_register_mode = "register";
defparam \DRAM_DQ[17]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[17]~I .operation_mode = "bidir";
defparam \DRAM_DQ[17]~I .output_async_reset = "none";
defparam \DRAM_DQ[17]~I .output_power_up = "low";
defparam \DRAM_DQ[17]~I .output_register_mode = "none";
defparam \DRAM_DQ[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[26]~I (
	.datain(\u8|mDATAIN[10]~10_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[26]));
// synopsys translate_off
defparam \DRAM_DQ[26]~I .input_async_reset = "none";
defparam \DRAM_DQ[26]~I .input_power_up = "low";
defparam \DRAM_DQ[26]~I .input_register_mode = "none";
defparam \DRAM_DQ[26]~I .input_sync_reset = "none";
defparam \DRAM_DQ[26]~I .oe_async_reset = "none";
defparam \DRAM_DQ[26]~I .oe_power_up = "low";
defparam \DRAM_DQ[26]~I .oe_register_mode = "register";
defparam \DRAM_DQ[26]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[26]~I .operation_mode = "bidir";
defparam \DRAM_DQ[26]~I .output_async_reset = "none";
defparam \DRAM_DQ[26]~I .output_power_up = "low";
defparam \DRAM_DQ[26]~I .output_register_mode = "none";
defparam \DRAM_DQ[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[27]~I (
	.datain(\u8|mDATAIN[11]~11_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[27]));
// synopsys translate_off
defparam \DRAM_DQ[27]~I .input_async_reset = "none";
defparam \DRAM_DQ[27]~I .input_power_up = "low";
defparam \DRAM_DQ[27]~I .input_register_mode = "none";
defparam \DRAM_DQ[27]~I .input_sync_reset = "none";
defparam \DRAM_DQ[27]~I .oe_async_reset = "none";
defparam \DRAM_DQ[27]~I .oe_power_up = "low";
defparam \DRAM_DQ[27]~I .oe_register_mode = "register";
defparam \DRAM_DQ[27]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[27]~I .operation_mode = "bidir";
defparam \DRAM_DQ[27]~I .output_async_reset = "none";
defparam \DRAM_DQ[27]~I .output_power_up = "low";
defparam \DRAM_DQ[27]~I .output_register_mode = "none";
defparam \DRAM_DQ[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[31]~I (
	.datain(\u8|mDATAIN[15]~15_combout ),
	.oe(\u8|command1|oe4~regout ),
	.outclk(\u6|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[31]));
// synopsys translate_off
defparam \DRAM_DQ[31]~I .input_async_reset = "none";
defparam \DRAM_DQ[31]~I .input_power_up = "low";
defparam \DRAM_DQ[31]~I .input_register_mode = "none";
defparam \DRAM_DQ[31]~I .input_sync_reset = "none";
defparam \DRAM_DQ[31]~I .oe_async_reset = "none";
defparam \DRAM_DQ[31]~I .oe_power_up = "low";
defparam \DRAM_DQ[31]~I .oe_register_mode = "register";
defparam \DRAM_DQ[31]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[31]~I .operation_mode = "bidir";
defparam \DRAM_DQ[31]~I .output_async_reset = "none";
defparam \DRAM_DQ[31]~I .output_power_up = "low";
defparam \DRAM_DQ[31]~I .output_register_mode = "none";
defparam \DRAM_DQ[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[1]));
// synopsys translate_off
defparam \GPIO_0[1]~I .input_async_reset = "none";
defparam \GPIO_0[1]~I .input_power_up = "low";
defparam \GPIO_0[1]~I .input_register_mode = "none";
defparam \GPIO_0[1]~I .input_sync_reset = "none";
defparam \GPIO_0[1]~I .oe_async_reset = "none";
defparam \GPIO_0[1]~I .oe_power_up = "low";
defparam \GPIO_0[1]~I .oe_register_mode = "none";
defparam \GPIO_0[1]~I .oe_sync_reset = "none";
defparam \GPIO_0[1]~I .open_drain_output = "true";
defparam \GPIO_0[1]~I .operation_mode = "bidir";
defparam \GPIO_0[1]~I .output_async_reset = "none";
defparam \GPIO_0[1]~I .output_power_up = "low";
defparam \GPIO_0[1]~I .output_register_mode = "none";
defparam \GPIO_0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[2]~I (
	.datain(\u11|u0|I2S_CLK~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[2]));
// synopsys translate_off
defparam \GPIO_0[2]~I .input_async_reset = "none";
defparam \GPIO_0[2]~I .input_power_up = "low";
defparam \GPIO_0[2]~I .input_register_mode = "none";
defparam \GPIO_0[2]~I .input_sync_reset = "none";
defparam \GPIO_0[2]~I .oe_async_reset = "none";
defparam \GPIO_0[2]~I .oe_power_up = "low";
defparam \GPIO_0[2]~I .oe_register_mode = "none";
defparam \GPIO_0[2]~I .oe_sync_reset = "none";
defparam \GPIO_0[2]~I .operation_mode = "bidir";
defparam \GPIO_0[2]~I .output_async_reset = "none";
defparam \GPIO_0[2]~I .output_power_up = "low";
defparam \GPIO_0[2]~I .output_register_mode = "none";
defparam \GPIO_0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[3]~I (
	.datain(\u10|oLCD_B [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[3]));
// synopsys translate_off
defparam \GPIO_0[3]~I .input_async_reset = "none";
defparam \GPIO_0[3]~I .input_power_up = "low";
defparam \GPIO_0[3]~I .input_register_mode = "none";
defparam \GPIO_0[3]~I .input_sync_reset = "none";
defparam \GPIO_0[3]~I .oe_async_reset = "none";
defparam \GPIO_0[3]~I .oe_power_up = "low";
defparam \GPIO_0[3]~I .oe_register_mode = "none";
defparam \GPIO_0[3]~I .oe_sync_reset = "none";
defparam \GPIO_0[3]~I .operation_mode = "bidir";
defparam \GPIO_0[3]~I .output_async_reset = "none";
defparam \GPIO_0[3]~I .output_power_up = "low";
defparam \GPIO_0[3]~I .output_register_mode = "none";
defparam \GPIO_0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[4]~I (
	.datain(\u10|oLCD_B [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[4]));
// synopsys translate_off
defparam \GPIO_0[4]~I .input_async_reset = "none";
defparam \GPIO_0[4]~I .input_power_up = "low";
defparam \GPIO_0[4]~I .input_register_mode = "none";
defparam \GPIO_0[4]~I .input_sync_reset = "none";
defparam \GPIO_0[4]~I .oe_async_reset = "none";
defparam \GPIO_0[4]~I .oe_power_up = "low";
defparam \GPIO_0[4]~I .oe_register_mode = "none";
defparam \GPIO_0[4]~I .oe_sync_reset = "none";
defparam \GPIO_0[4]~I .operation_mode = "bidir";
defparam \GPIO_0[4]~I .output_async_reset = "none";
defparam \GPIO_0[4]~I .output_power_up = "low";
defparam \GPIO_0[4]~I .output_register_mode = "none";
defparam \GPIO_0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[5]~I (
	.datain(\u10|oLCD_B [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[5]));
// synopsys translate_off
defparam \GPIO_0[5]~I .input_async_reset = "none";
defparam \GPIO_0[5]~I .input_power_up = "low";
defparam \GPIO_0[5]~I .input_register_mode = "none";
defparam \GPIO_0[5]~I .input_sync_reset = "none";
defparam \GPIO_0[5]~I .oe_async_reset = "none";
defparam \GPIO_0[5]~I .oe_power_up = "low";
defparam \GPIO_0[5]~I .oe_register_mode = "none";
defparam \GPIO_0[5]~I .oe_sync_reset = "none";
defparam \GPIO_0[5]~I .operation_mode = "bidir";
defparam \GPIO_0[5]~I .output_async_reset = "none";
defparam \GPIO_0[5]~I .output_power_up = "low";
defparam \GPIO_0[5]~I .output_register_mode = "none";
defparam \GPIO_0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[6]~I (
	.datain(\u10|oLCD_B [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[6]));
// synopsys translate_off
defparam \GPIO_0[6]~I .input_async_reset = "none";
defparam \GPIO_0[6]~I .input_power_up = "low";
defparam \GPIO_0[6]~I .input_register_mode = "none";
defparam \GPIO_0[6]~I .input_sync_reset = "none";
defparam \GPIO_0[6]~I .oe_async_reset = "none";
defparam \GPIO_0[6]~I .oe_power_up = "low";
defparam \GPIO_0[6]~I .oe_register_mode = "none";
defparam \GPIO_0[6]~I .oe_sync_reset = "none";
defparam \GPIO_0[6]~I .operation_mode = "bidir";
defparam \GPIO_0[6]~I .output_async_reset = "none";
defparam \GPIO_0[6]~I .output_power_up = "low";
defparam \GPIO_0[6]~I .output_register_mode = "none";
defparam \GPIO_0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[7]~I (
	.datain(!\u5|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[7]));
// synopsys translate_off
defparam \GPIO_0[7]~I .input_async_reset = "none";
defparam \GPIO_0[7]~I .input_power_up = "low";
defparam \GPIO_0[7]~I .input_register_mode = "none";
defparam \GPIO_0[7]~I .input_sync_reset = "none";
defparam \GPIO_0[7]~I .oe_async_reset = "none";
defparam \GPIO_0[7]~I .oe_power_up = "low";
defparam \GPIO_0[7]~I .oe_register_mode = "none";
defparam \GPIO_0[7]~I .oe_sync_reset = "none";
defparam \GPIO_0[7]~I .operation_mode = "bidir";
defparam \GPIO_0[7]~I .output_async_reset = "none";
defparam \GPIO_0[7]~I .output_power_up = "low";
defparam \GPIO_0[7]~I .output_register_mode = "none";
defparam \GPIO_0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[8]~I (
	.datain(\u10|oDEN~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[8]));
// synopsys translate_off
defparam \GPIO_0[8]~I .input_async_reset = "none";
defparam \GPIO_0[8]~I .input_power_up = "low";
defparam \GPIO_0[8]~I .input_register_mode = "none";
defparam \GPIO_0[8]~I .input_sync_reset = "none";
defparam \GPIO_0[8]~I .oe_async_reset = "none";
defparam \GPIO_0[8]~I .oe_power_up = "low";
defparam \GPIO_0[8]~I .oe_register_mode = "none";
defparam \GPIO_0[8]~I .oe_sync_reset = "none";
defparam \GPIO_0[8]~I .operation_mode = "bidir";
defparam \GPIO_0[8]~I .output_async_reset = "none";
defparam \GPIO_0[8]~I .output_power_up = "low";
defparam \GPIO_0[8]~I .output_register_mode = "none";
defparam \GPIO_0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[9]~I (
	.datain(\u10|oHD~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[9]));
// synopsys translate_off
defparam \GPIO_0[9]~I .input_async_reset = "none";
defparam \GPIO_0[9]~I .input_power_up = "low";
defparam \GPIO_0[9]~I .input_register_mode = "none";
defparam \GPIO_0[9]~I .input_sync_reset = "none";
defparam \GPIO_0[9]~I .oe_async_reset = "none";
defparam \GPIO_0[9]~I .oe_power_up = "low";
defparam \GPIO_0[9]~I .oe_register_mode = "none";
defparam \GPIO_0[9]~I .oe_sync_reset = "none";
defparam \GPIO_0[9]~I .operation_mode = "bidir";
defparam \GPIO_0[9]~I .output_async_reset = "none";
defparam \GPIO_0[9]~I .output_power_up = "low";
defparam \GPIO_0[9]~I .output_register_mode = "none";
defparam \GPIO_0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[10]~I (
	.datain(\u10|oVD~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[10]));
// synopsys translate_off
defparam \GPIO_0[10]~I .input_async_reset = "none";
defparam \GPIO_0[10]~I .input_power_up = "low";
defparam \GPIO_0[10]~I .input_register_mode = "none";
defparam \GPIO_0[10]~I .input_sync_reset = "none";
defparam \GPIO_0[10]~I .oe_async_reset = "none";
defparam \GPIO_0[10]~I .oe_power_up = "low";
defparam \GPIO_0[10]~I .oe_register_mode = "none";
defparam \GPIO_0[10]~I .oe_sync_reset = "none";
defparam \GPIO_0[10]~I .operation_mode = "bidir";
defparam \GPIO_0[10]~I .output_async_reset = "none";
defparam \GPIO_0[10]~I .output_power_up = "low";
defparam \GPIO_0[10]~I .output_register_mode = "none";
defparam \GPIO_0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[11]~I (
	.datain(\u10|oLCD_B [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[11]));
// synopsys translate_off
defparam \GPIO_0[11]~I .input_async_reset = "none";
defparam \GPIO_0[11]~I .input_power_up = "low";
defparam \GPIO_0[11]~I .input_register_mode = "none";
defparam \GPIO_0[11]~I .input_sync_reset = "none";
defparam \GPIO_0[11]~I .oe_async_reset = "none";
defparam \GPIO_0[11]~I .oe_power_up = "low";
defparam \GPIO_0[11]~I .oe_register_mode = "none";
defparam \GPIO_0[11]~I .oe_sync_reset = "none";
defparam \GPIO_0[11]~I .operation_mode = "bidir";
defparam \GPIO_0[11]~I .output_async_reset = "none";
defparam \GPIO_0[11]~I .output_power_up = "low";
defparam \GPIO_0[11]~I .output_register_mode = "none";
defparam \GPIO_0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[12]~I (
	.datain(\u10|oLCD_B [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[12]));
// synopsys translate_off
defparam \GPIO_0[12]~I .input_async_reset = "none";
defparam \GPIO_0[12]~I .input_power_up = "low";
defparam \GPIO_0[12]~I .input_register_mode = "none";
defparam \GPIO_0[12]~I .input_sync_reset = "none";
defparam \GPIO_0[12]~I .oe_async_reset = "none";
defparam \GPIO_0[12]~I .oe_power_up = "low";
defparam \GPIO_0[12]~I .oe_register_mode = "none";
defparam \GPIO_0[12]~I .oe_sync_reset = "none";
defparam \GPIO_0[12]~I .operation_mode = "bidir";
defparam \GPIO_0[12]~I .output_async_reset = "none";
defparam \GPIO_0[12]~I .output_power_up = "low";
defparam \GPIO_0[12]~I .output_register_mode = "none";
defparam \GPIO_0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[13]~I (
	.datain(\u10|oLCD_B [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[13]));
// synopsys translate_off
defparam \GPIO_0[13]~I .input_async_reset = "none";
defparam \GPIO_0[13]~I .input_power_up = "low";
defparam \GPIO_0[13]~I .input_register_mode = "none";
defparam \GPIO_0[13]~I .input_sync_reset = "none";
defparam \GPIO_0[13]~I .oe_async_reset = "none";
defparam \GPIO_0[13]~I .oe_power_up = "low";
defparam \GPIO_0[13]~I .oe_register_mode = "none";
defparam \GPIO_0[13]~I .oe_sync_reset = "none";
defparam \GPIO_0[13]~I .operation_mode = "bidir";
defparam \GPIO_0[13]~I .output_async_reset = "none";
defparam \GPIO_0[13]~I .output_power_up = "low";
defparam \GPIO_0[13]~I .output_register_mode = "none";
defparam \GPIO_0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[14]~I (
	.datain(\u10|oLCD_G [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[14]));
// synopsys translate_off
defparam \GPIO_0[14]~I .input_async_reset = "none";
defparam \GPIO_0[14]~I .input_power_up = "low";
defparam \GPIO_0[14]~I .input_register_mode = "none";
defparam \GPIO_0[14]~I .input_sync_reset = "none";
defparam \GPIO_0[14]~I .oe_async_reset = "none";
defparam \GPIO_0[14]~I .oe_power_up = "low";
defparam \GPIO_0[14]~I .oe_register_mode = "none";
defparam \GPIO_0[14]~I .oe_sync_reset = "none";
defparam \GPIO_0[14]~I .operation_mode = "bidir";
defparam \GPIO_0[14]~I .output_async_reset = "none";
defparam \GPIO_0[14]~I .output_power_up = "low";
defparam \GPIO_0[14]~I .output_register_mode = "none";
defparam \GPIO_0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[15]~I (
	.datain(\u10|oLCD_G [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[15]));
// synopsys translate_off
defparam \GPIO_0[15]~I .input_async_reset = "none";
defparam \GPIO_0[15]~I .input_power_up = "low";
defparam \GPIO_0[15]~I .input_register_mode = "none";
defparam \GPIO_0[15]~I .input_sync_reset = "none";
defparam \GPIO_0[15]~I .oe_async_reset = "none";
defparam \GPIO_0[15]~I .oe_power_up = "low";
defparam \GPIO_0[15]~I .oe_register_mode = "none";
defparam \GPIO_0[15]~I .oe_sync_reset = "none";
defparam \GPIO_0[15]~I .operation_mode = "bidir";
defparam \GPIO_0[15]~I .output_async_reset = "none";
defparam \GPIO_0[15]~I .output_power_up = "low";
defparam \GPIO_0[15]~I .output_register_mode = "none";
defparam \GPIO_0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[16]~I (
	.datain(\u10|oLCD_G [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[16]));
// synopsys translate_off
defparam \GPIO_0[16]~I .input_async_reset = "none";
defparam \GPIO_0[16]~I .input_power_up = "low";
defparam \GPIO_0[16]~I .input_register_mode = "none";
defparam \GPIO_0[16]~I .input_sync_reset = "none";
defparam \GPIO_0[16]~I .oe_async_reset = "none";
defparam \GPIO_0[16]~I .oe_power_up = "low";
defparam \GPIO_0[16]~I .oe_register_mode = "none";
defparam \GPIO_0[16]~I .oe_sync_reset = "none";
defparam \GPIO_0[16]~I .operation_mode = "bidir";
defparam \GPIO_0[16]~I .output_async_reset = "none";
defparam \GPIO_0[16]~I .output_power_up = "low";
defparam \GPIO_0[16]~I .output_register_mode = "none";
defparam \GPIO_0[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[17]~I (
	.datain(\u10|oLCD_G [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[17]));
// synopsys translate_off
defparam \GPIO_0[17]~I .input_async_reset = "none";
defparam \GPIO_0[17]~I .input_power_up = "low";
defparam \GPIO_0[17]~I .input_register_mode = "none";
defparam \GPIO_0[17]~I .input_sync_reset = "none";
defparam \GPIO_0[17]~I .oe_async_reset = "none";
defparam \GPIO_0[17]~I .oe_power_up = "low";
defparam \GPIO_0[17]~I .oe_register_mode = "none";
defparam \GPIO_0[17]~I .oe_sync_reset = "none";
defparam \GPIO_0[17]~I .operation_mode = "bidir";
defparam \GPIO_0[17]~I .output_async_reset = "none";
defparam \GPIO_0[17]~I .output_power_up = "low";
defparam \GPIO_0[17]~I .output_register_mode = "none";
defparam \GPIO_0[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[18]~I (
	.datain(\u10|oLCD_G [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[18]));
// synopsys translate_off
defparam \GPIO_0[18]~I .input_async_reset = "none";
defparam \GPIO_0[18]~I .input_power_up = "low";
defparam \GPIO_0[18]~I .input_register_mode = "none";
defparam \GPIO_0[18]~I .input_sync_reset = "none";
defparam \GPIO_0[18]~I .oe_async_reset = "none";
defparam \GPIO_0[18]~I .oe_power_up = "low";
defparam \GPIO_0[18]~I .oe_register_mode = "none";
defparam \GPIO_0[18]~I .oe_sync_reset = "none";
defparam \GPIO_0[18]~I .operation_mode = "bidir";
defparam \GPIO_0[18]~I .output_async_reset = "none";
defparam \GPIO_0[18]~I .output_power_up = "low";
defparam \GPIO_0[18]~I .output_register_mode = "none";
defparam \GPIO_0[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[19]~I (
	.datain(\u10|oLCD_G [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[19]));
// synopsys translate_off
defparam \GPIO_0[19]~I .input_async_reset = "none";
defparam \GPIO_0[19]~I .input_power_up = "low";
defparam \GPIO_0[19]~I .input_register_mode = "none";
defparam \GPIO_0[19]~I .input_sync_reset = "none";
defparam \GPIO_0[19]~I .oe_async_reset = "none";
defparam \GPIO_0[19]~I .oe_power_up = "low";
defparam \GPIO_0[19]~I .oe_register_mode = "none";
defparam \GPIO_0[19]~I .oe_sync_reset = "none";
defparam \GPIO_0[19]~I .operation_mode = "bidir";
defparam \GPIO_0[19]~I .output_async_reset = "none";
defparam \GPIO_0[19]~I .output_power_up = "low";
defparam \GPIO_0[19]~I .output_register_mode = "none";
defparam \GPIO_0[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[20]~I (
	.datain(\u10|oLCD_G [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[20]));
// synopsys translate_off
defparam \GPIO_0[20]~I .input_async_reset = "none";
defparam \GPIO_0[20]~I .input_power_up = "low";
defparam \GPIO_0[20]~I .input_register_mode = "none";
defparam \GPIO_0[20]~I .input_sync_reset = "none";
defparam \GPIO_0[20]~I .oe_async_reset = "none";
defparam \GPIO_0[20]~I .oe_power_up = "low";
defparam \GPIO_0[20]~I .oe_register_mode = "none";
defparam \GPIO_0[20]~I .oe_sync_reset = "none";
defparam \GPIO_0[20]~I .operation_mode = "bidir";
defparam \GPIO_0[20]~I .output_async_reset = "none";
defparam \GPIO_0[20]~I .output_power_up = "low";
defparam \GPIO_0[20]~I .output_register_mode = "none";
defparam \GPIO_0[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[21]~I (
	.datain(\u10|oLCD_R [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[21]));
// synopsys translate_off
defparam \GPIO_0[21]~I .input_async_reset = "none";
defparam \GPIO_0[21]~I .input_power_up = "low";
defparam \GPIO_0[21]~I .input_register_mode = "none";
defparam \GPIO_0[21]~I .input_sync_reset = "none";
defparam \GPIO_0[21]~I .oe_async_reset = "none";
defparam \GPIO_0[21]~I .oe_power_up = "low";
defparam \GPIO_0[21]~I .oe_register_mode = "none";
defparam \GPIO_0[21]~I .oe_sync_reset = "none";
defparam \GPIO_0[21]~I .operation_mode = "bidir";
defparam \GPIO_0[21]~I .output_async_reset = "none";
defparam \GPIO_0[21]~I .output_power_up = "low";
defparam \GPIO_0[21]~I .output_register_mode = "none";
defparam \GPIO_0[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[22]~I (
	.datain(\u10|oLCD_R [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[22]));
// synopsys translate_off
defparam \GPIO_0[22]~I .input_async_reset = "none";
defparam \GPIO_0[22]~I .input_power_up = "low";
defparam \GPIO_0[22]~I .input_register_mode = "none";
defparam \GPIO_0[22]~I .input_sync_reset = "none";
defparam \GPIO_0[22]~I .oe_async_reset = "none";
defparam \GPIO_0[22]~I .oe_power_up = "low";
defparam \GPIO_0[22]~I .oe_register_mode = "none";
defparam \GPIO_0[22]~I .oe_sync_reset = "none";
defparam \GPIO_0[22]~I .operation_mode = "bidir";
defparam \GPIO_0[22]~I .output_async_reset = "none";
defparam \GPIO_0[22]~I .output_power_up = "low";
defparam \GPIO_0[22]~I .output_register_mode = "none";
defparam \GPIO_0[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[23]~I (
	.datain(\u10|oLCD_R [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[23]));
// synopsys translate_off
defparam \GPIO_0[23]~I .input_async_reset = "none";
defparam \GPIO_0[23]~I .input_power_up = "low";
defparam \GPIO_0[23]~I .input_register_mode = "none";
defparam \GPIO_0[23]~I .input_sync_reset = "none";
defparam \GPIO_0[23]~I .oe_async_reset = "none";
defparam \GPIO_0[23]~I .oe_power_up = "low";
defparam \GPIO_0[23]~I .oe_register_mode = "none";
defparam \GPIO_0[23]~I .oe_sync_reset = "none";
defparam \GPIO_0[23]~I .operation_mode = "bidir";
defparam \GPIO_0[23]~I .output_async_reset = "none";
defparam \GPIO_0[23]~I .output_power_up = "low";
defparam \GPIO_0[23]~I .output_register_mode = "none";
defparam \GPIO_0[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[24]~I (
	.datain(\u10|oLCD_R [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[24]));
// synopsys translate_off
defparam \GPIO_0[24]~I .input_async_reset = "none";
defparam \GPIO_0[24]~I .input_power_up = "low";
defparam \GPIO_0[24]~I .input_register_mode = "none";
defparam \GPIO_0[24]~I .input_sync_reset = "none";
defparam \GPIO_0[24]~I .oe_async_reset = "none";
defparam \GPIO_0[24]~I .oe_power_up = "low";
defparam \GPIO_0[24]~I .oe_register_mode = "none";
defparam \GPIO_0[24]~I .oe_sync_reset = "none";
defparam \GPIO_0[24]~I .operation_mode = "bidir";
defparam \GPIO_0[24]~I .output_async_reset = "none";
defparam \GPIO_0[24]~I .output_power_up = "low";
defparam \GPIO_0[24]~I .output_register_mode = "none";
defparam \GPIO_0[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[25]~I (
	.datain(\u10|oLCD_R [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[25]));
// synopsys translate_off
defparam \GPIO_0[25]~I .input_async_reset = "none";
defparam \GPIO_0[25]~I .input_power_up = "low";
defparam \GPIO_0[25]~I .input_register_mode = "none";
defparam \GPIO_0[25]~I .input_sync_reset = "none";
defparam \GPIO_0[25]~I .oe_async_reset = "none";
defparam \GPIO_0[25]~I .oe_power_up = "low";
defparam \GPIO_0[25]~I .oe_register_mode = "none";
defparam \GPIO_0[25]~I .oe_sync_reset = "none";
defparam \GPIO_0[25]~I .operation_mode = "bidir";
defparam \GPIO_0[25]~I .output_async_reset = "none";
defparam \GPIO_0[25]~I .output_power_up = "low";
defparam \GPIO_0[25]~I .output_register_mode = "none";
defparam \GPIO_0[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[26]~I (
	.datain(\u10|oLCD_R [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[26]));
// synopsys translate_off
defparam \GPIO_0[26]~I .input_async_reset = "none";
defparam \GPIO_0[26]~I .input_power_up = "low";
defparam \GPIO_0[26]~I .input_register_mode = "none";
defparam \GPIO_0[26]~I .input_sync_reset = "none";
defparam \GPIO_0[26]~I .oe_async_reset = "none";
defparam \GPIO_0[26]~I .oe_power_up = "low";
defparam \GPIO_0[26]~I .oe_register_mode = "none";
defparam \GPIO_0[26]~I .oe_sync_reset = "none";
defparam \GPIO_0[26]~I .operation_mode = "bidir";
defparam \GPIO_0[26]~I .output_async_reset = "none";
defparam \GPIO_0[26]~I .output_power_up = "low";
defparam \GPIO_0[26]~I .output_register_mode = "none";
defparam \GPIO_0[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[27]~I (
	.datain(\u10|oLCD_R [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[27]));
// synopsys translate_off
defparam \GPIO_0[27]~I .input_async_reset = "none";
defparam \GPIO_0[27]~I .input_power_up = "low";
defparam \GPIO_0[27]~I .input_register_mode = "none";
defparam \GPIO_0[27]~I .input_sync_reset = "none";
defparam \GPIO_0[27]~I .oe_async_reset = "none";
defparam \GPIO_0[27]~I .oe_power_up = "low";
defparam \GPIO_0[27]~I .oe_register_mode = "none";
defparam \GPIO_0[27]~I .oe_sync_reset = "none";
defparam \GPIO_0[27]~I .operation_mode = "bidir";
defparam \GPIO_0[27]~I .output_async_reset = "none";
defparam \GPIO_0[27]~I .output_power_up = "low";
defparam \GPIO_0[27]~I .output_register_mode = "none";
defparam \GPIO_0[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[28]~I (
	.datain(\u10|oLCD_R [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[28]));
// synopsys translate_off
defparam \GPIO_0[28]~I .input_async_reset = "none";
defparam \GPIO_0[28]~I .input_power_up = "low";
defparam \GPIO_0[28]~I .input_register_mode = "none";
defparam \GPIO_0[28]~I .input_sync_reset = "none";
defparam \GPIO_0[28]~I .oe_async_reset = "none";
defparam \GPIO_0[28]~I .oe_power_up = "low";
defparam \GPIO_0[28]~I .oe_register_mode = "none";
defparam \GPIO_0[28]~I .oe_sync_reset = "none";
defparam \GPIO_0[28]~I .operation_mode = "bidir";
defparam \GPIO_0[28]~I .output_async_reset = "none";
defparam \GPIO_0[28]~I .output_power_up = "low";
defparam \GPIO_0[28]~I .output_register_mode = "none";
defparam \GPIO_0[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[29]~I (
	.datain(\iKEY~combout [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[29]));
// synopsys translate_off
defparam \GPIO_0[29]~I .input_async_reset = "none";
defparam \GPIO_0[29]~I .input_power_up = "low";
defparam \GPIO_0[29]~I .input_register_mode = "none";
defparam \GPIO_0[29]~I .input_sync_reset = "none";
defparam \GPIO_0[29]~I .oe_async_reset = "none";
defparam \GPIO_0[29]~I .oe_power_up = "low";
defparam \GPIO_0[29]~I .oe_register_mode = "none";
defparam \GPIO_0[29]~I .oe_sync_reset = "none";
defparam \GPIO_0[29]~I .operation_mode = "bidir";
defparam \GPIO_0[29]~I .output_async_reset = "none";
defparam \GPIO_0[29]~I .output_power_up = "low";
defparam \GPIO_0[29]~I .output_register_mode = "none";
defparam \GPIO_0[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[30]~I (
	.datain(!\u11|u0|mSEN~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[30]));
// synopsys translate_off
defparam \GPIO_0[30]~I .input_async_reset = "none";
defparam \GPIO_0[30]~I .input_power_up = "low";
defparam \GPIO_0[30]~I .input_register_mode = "none";
defparam \GPIO_0[30]~I .input_sync_reset = "none";
defparam \GPIO_0[30]~I .oe_async_reset = "none";
defparam \GPIO_0[30]~I .oe_power_up = "low";
defparam \GPIO_0[30]~I .oe_register_mode = "none";
defparam \GPIO_0[30]~I .oe_sync_reset = "none";
defparam \GPIO_0[30]~I .operation_mode = "bidir";
defparam \GPIO_0[30]~I .output_async_reset = "none";
defparam \GPIO_0[30]~I .output_power_up = "low";
defparam \GPIO_0[30]~I .output_register_mode = "none";
defparam \GPIO_0[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[31]~I (
	.datain(\u11|u0|mSDATA~regout ),
	.oe(\u11|u0|mSDATA~1_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[31]));
// synopsys translate_off
defparam \GPIO_0[31]~I .input_async_reset = "none";
defparam \GPIO_0[31]~I .input_power_up = "low";
defparam \GPIO_0[31]~I .input_register_mode = "none";
defparam \GPIO_0[31]~I .input_sync_reset = "none";
defparam \GPIO_0[31]~I .oe_async_reset = "none";
defparam \GPIO_0[31]~I .oe_power_up = "low";
defparam \GPIO_0[31]~I .oe_register_mode = "none";
defparam \GPIO_0[31]~I .oe_sync_reset = "none";
defparam \GPIO_0[31]~I .operation_mode = "bidir";
defparam \GPIO_0[31]~I .output_async_reset = "none";
defparam \GPIO_0[31]~I .output_power_up = "low";
defparam \GPIO_0[31]~I .output_register_mode = "none";
defparam \GPIO_0[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_CLKOUT_N0~I (
	.datain(\u10|oLCD_B [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_CLKOUT_N0));
// synopsys translate_off
defparam \GPIO_CLKOUT_N0~I .input_async_reset = "none";
defparam \GPIO_CLKOUT_N0~I .input_power_up = "low";
defparam \GPIO_CLKOUT_N0~I .input_register_mode = "none";
defparam \GPIO_CLKOUT_N0~I .input_sync_reset = "none";
defparam \GPIO_CLKOUT_N0~I .oe_async_reset = "none";
defparam \GPIO_CLKOUT_N0~I .oe_power_up = "low";
defparam \GPIO_CLKOUT_N0~I .oe_register_mode = "none";
defparam \GPIO_CLKOUT_N0~I .oe_sync_reset = "none";
defparam \GPIO_CLKOUT_N0~I .operation_mode = "bidir";
defparam \GPIO_CLKOUT_N0~I .output_async_reset = "none";
defparam \GPIO_CLKOUT_N0~I .output_power_up = "low";
defparam \GPIO_CLKOUT_N0~I .output_register_mode = "none";
defparam \GPIO_CLKOUT_N0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_CLKOUT_P0~I (
	.datain(\u10|oLCD_G [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_CLKOUT_P0));
// synopsys translate_off
defparam \GPIO_CLKOUT_P0~I .input_async_reset = "none";
defparam \GPIO_CLKOUT_P0~I .input_power_up = "low";
defparam \GPIO_CLKOUT_P0~I .input_register_mode = "none";
defparam \GPIO_CLKOUT_P0~I .input_sync_reset = "none";
defparam \GPIO_CLKOUT_P0~I .oe_async_reset = "none";
defparam \GPIO_CLKOUT_P0~I .oe_power_up = "low";
defparam \GPIO_CLKOUT_P0~I .oe_register_mode = "none";
defparam \GPIO_CLKOUT_P0~I .oe_sync_reset = "none";
defparam \GPIO_CLKOUT_P0~I .operation_mode = "bidir";
defparam \GPIO_CLKOUT_P0~I .output_async_reset = "none";
defparam \GPIO_CLKOUT_P0~I .output_power_up = "low";
defparam \GPIO_CLKOUT_P0~I .output_register_mode = "none";
defparam \GPIO_CLKOUT_P0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[14]~I (
	.datain(\u1|oRST_1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[14]));
// synopsys translate_off
defparam \GPIO_1[14]~I .input_async_reset = "none";
defparam \GPIO_1[14]~I .input_power_up = "low";
defparam \GPIO_1[14]~I .input_register_mode = "none";
defparam \GPIO_1[14]~I .input_sync_reset = "none";
defparam \GPIO_1[14]~I .oe_async_reset = "none";
defparam \GPIO_1[14]~I .oe_power_up = "low";
defparam \GPIO_1[14]~I .oe_register_mode = "none";
defparam \GPIO_1[14]~I .oe_sync_reset = "none";
defparam \GPIO_1[14]~I .operation_mode = "bidir";
defparam \GPIO_1[14]~I .output_async_reset = "none";
defparam \GPIO_1[14]~I .output_power_up = "low";
defparam \GPIO_1[14]~I .output_register_mode = "none";
defparam \GPIO_1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[15]));
// synopsys translate_off
defparam \GPIO_1[15]~I .input_async_reset = "none";
defparam \GPIO_1[15]~I .input_power_up = "low";
defparam \GPIO_1[15]~I .input_register_mode = "none";
defparam \GPIO_1[15]~I .input_sync_reset = "none";
defparam \GPIO_1[15]~I .oe_async_reset = "none";
defparam \GPIO_1[15]~I .oe_power_up = "low";
defparam \GPIO_1[15]~I .oe_register_mode = "none";
defparam \GPIO_1[15]~I .oe_sync_reset = "none";
defparam \GPIO_1[15]~I .operation_mode = "bidir";
defparam \GPIO_1[15]~I .output_async_reset = "none";
defparam \GPIO_1[15]~I .output_power_up = "low";
defparam \GPIO_1[15]~I .output_register_mode = "none";
defparam \GPIO_1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[20]~I (
	.datain(\u9|u0|I2C_SCLK~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[20]));
// synopsys translate_off
defparam \GPIO_1[20]~I .input_async_reset = "none";
defparam \GPIO_1[20]~I .input_power_up = "low";
defparam \GPIO_1[20]~I .input_register_mode = "none";
defparam \GPIO_1[20]~I .input_sync_reset = "none";
defparam \GPIO_1[20]~I .oe_async_reset = "none";
defparam \GPIO_1[20]~I .oe_power_up = "low";
defparam \GPIO_1[20]~I .oe_register_mode = "none";
defparam \GPIO_1[20]~I .oe_sync_reset = "none";
defparam \GPIO_1[20]~I .operation_mode = "bidir";
defparam \GPIO_1[20]~I .output_async_reset = "none";
defparam \GPIO_1[20]~I .output_power_up = "low";
defparam \GPIO_1[20]~I .output_register_mode = "none";
defparam \GPIO_1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_CLKOUT_N1~I (
	.datain(rClk[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_CLKOUT_N1));
// synopsys translate_off
defparam \GPIO_CLKOUT_N1~I .input_async_reset = "none";
defparam \GPIO_CLKOUT_N1~I .input_power_up = "low";
defparam \GPIO_CLKOUT_N1~I .input_register_mode = "none";
defparam \GPIO_CLKOUT_N1~I .input_sync_reset = "none";
defparam \GPIO_CLKOUT_N1~I .oe_async_reset = "none";
defparam \GPIO_CLKOUT_N1~I .oe_power_up = "low";
defparam \GPIO_CLKOUT_N1~I .oe_register_mode = "none";
defparam \GPIO_CLKOUT_N1~I .oe_sync_reset = "none";
defparam \GPIO_CLKOUT_N1~I .operation_mode = "bidir";
defparam \GPIO_CLKOUT_N1~I .output_async_reset = "none";
defparam \GPIO_CLKOUT_N1~I .output_power_up = "low";
defparam \GPIO_CLKOUT_N1~I .output_register_mode = "none";
defparam \GPIO_CLKOUT_N1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iCLK_28~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iCLK_28));
// synopsys translate_off
defparam \iCLK_28~I .input_async_reset = "none";
defparam \iCLK_28~I .input_power_up = "low";
defparam \iCLK_28~I .input_register_mode = "none";
defparam \iCLK_28~I .input_sync_reset = "none";
defparam \iCLK_28~I .oe_async_reset = "none";
defparam \iCLK_28~I .oe_power_up = "low";
defparam \iCLK_28~I .oe_register_mode = "none";
defparam \iCLK_28~I .oe_sync_reset = "none";
defparam \iCLK_28~I .operation_mode = "input";
defparam \iCLK_28~I .output_async_reset = "none";
defparam \iCLK_28~I .output_power_up = "low";
defparam \iCLK_28~I .output_register_mode = "none";
defparam \iCLK_28~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iCLK_50_4~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iCLK_50_4));
// synopsys translate_off
defparam \iCLK_50_4~I .input_async_reset = "none";
defparam \iCLK_50_4~I .input_power_up = "low";
defparam \iCLK_50_4~I .input_register_mode = "none";
defparam \iCLK_50_4~I .input_sync_reset = "none";
defparam \iCLK_50_4~I .oe_async_reset = "none";
defparam \iCLK_50_4~I .oe_power_up = "low";
defparam \iCLK_50_4~I .oe_register_mode = "none";
defparam \iCLK_50_4~I .oe_sync_reset = "none";
defparam \iCLK_50_4~I .operation_mode = "input";
defparam \iCLK_50_4~I .output_async_reset = "none";
defparam \iCLK_50_4~I .output_power_up = "low";
defparam \iCLK_50_4~I .output_register_mode = "none";
defparam \iCLK_50_4~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iEXT_CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iEXT_CLOCK));
// synopsys translate_off
defparam \iEXT_CLOCK~I .input_async_reset = "none";
defparam \iEXT_CLOCK~I .input_power_up = "low";
defparam \iEXT_CLOCK~I .input_register_mode = "none";
defparam \iEXT_CLOCK~I .input_sync_reset = "none";
defparam \iEXT_CLOCK~I .oe_async_reset = "none";
defparam \iEXT_CLOCK~I .oe_power_up = "low";
defparam \iEXT_CLOCK~I .oe_register_mode = "none";
defparam \iEXT_CLOCK~I .oe_sync_reset = "none";
defparam \iEXT_CLOCK~I .operation_mode = "input";
defparam \iEXT_CLOCK~I .output_async_reset = "none";
defparam \iEXT_CLOCK~I .output_power_up = "low";
defparam \iEXT_CLOCK~I .output_register_mode = "none";
defparam \iEXT_CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[2]));
// synopsys translate_off
defparam \iSW[2]~I .input_async_reset = "none";
defparam \iSW[2]~I .input_power_up = "low";
defparam \iSW[2]~I .input_register_mode = "none";
defparam \iSW[2]~I .input_sync_reset = "none";
defparam \iSW[2]~I .oe_async_reset = "none";
defparam \iSW[2]~I .oe_power_up = "low";
defparam \iSW[2]~I .oe_register_mode = "none";
defparam \iSW[2]~I .oe_sync_reset = "none";
defparam \iSW[2]~I .operation_mode = "input";
defparam \iSW[2]~I .output_async_reset = "none";
defparam \iSW[2]~I .output_power_up = "low";
defparam \iSW[2]~I .output_register_mode = "none";
defparam \iSW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[3]));
// synopsys translate_off
defparam \iSW[3]~I .input_async_reset = "none";
defparam \iSW[3]~I .input_power_up = "low";
defparam \iSW[3]~I .input_register_mode = "none";
defparam \iSW[3]~I .input_sync_reset = "none";
defparam \iSW[3]~I .oe_async_reset = "none";
defparam \iSW[3]~I .oe_power_up = "low";
defparam \iSW[3]~I .oe_register_mode = "none";
defparam \iSW[3]~I .oe_sync_reset = "none";
defparam \iSW[3]~I .operation_mode = "input";
defparam \iSW[3]~I .output_async_reset = "none";
defparam \iSW[3]~I .output_power_up = "low";
defparam \iSW[3]~I .output_register_mode = "none";
defparam \iSW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[4]));
// synopsys translate_off
defparam \iSW[4]~I .input_async_reset = "none";
defparam \iSW[4]~I .input_power_up = "low";
defparam \iSW[4]~I .input_register_mode = "none";
defparam \iSW[4]~I .input_sync_reset = "none";
defparam \iSW[4]~I .oe_async_reset = "none";
defparam \iSW[4]~I .oe_power_up = "low";
defparam \iSW[4]~I .oe_register_mode = "none";
defparam \iSW[4]~I .oe_sync_reset = "none";
defparam \iSW[4]~I .operation_mode = "input";
defparam \iSW[4]~I .output_async_reset = "none";
defparam \iSW[4]~I .output_power_up = "low";
defparam \iSW[4]~I .output_register_mode = "none";
defparam \iSW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[5]));
// synopsys translate_off
defparam \iSW[5]~I .input_async_reset = "none";
defparam \iSW[5]~I .input_power_up = "low";
defparam \iSW[5]~I .input_register_mode = "none";
defparam \iSW[5]~I .input_sync_reset = "none";
defparam \iSW[5]~I .oe_async_reset = "none";
defparam \iSW[5]~I .oe_power_up = "low";
defparam \iSW[5]~I .oe_register_mode = "none";
defparam \iSW[5]~I .oe_sync_reset = "none";
defparam \iSW[5]~I .operation_mode = "input";
defparam \iSW[5]~I .output_async_reset = "none";
defparam \iSW[5]~I .output_power_up = "low";
defparam \iSW[5]~I .output_register_mode = "none";
defparam \iSW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[6]));
// synopsys translate_off
defparam \iSW[6]~I .input_async_reset = "none";
defparam \iSW[6]~I .input_power_up = "low";
defparam \iSW[6]~I .input_register_mode = "none";
defparam \iSW[6]~I .input_sync_reset = "none";
defparam \iSW[6]~I .oe_async_reset = "none";
defparam \iSW[6]~I .oe_power_up = "low";
defparam \iSW[6]~I .oe_register_mode = "none";
defparam \iSW[6]~I .oe_sync_reset = "none";
defparam \iSW[6]~I .operation_mode = "input";
defparam \iSW[6]~I .output_async_reset = "none";
defparam \iSW[6]~I .output_power_up = "low";
defparam \iSW[6]~I .output_register_mode = "none";
defparam \iSW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[7]));
// synopsys translate_off
defparam \iSW[7]~I .input_async_reset = "none";
defparam \iSW[7]~I .input_power_up = "low";
defparam \iSW[7]~I .input_register_mode = "none";
defparam \iSW[7]~I .input_sync_reset = "none";
defparam \iSW[7]~I .oe_async_reset = "none";
defparam \iSW[7]~I .oe_power_up = "low";
defparam \iSW[7]~I .oe_register_mode = "none";
defparam \iSW[7]~I .oe_sync_reset = "none";
defparam \iSW[7]~I .operation_mode = "input";
defparam \iSW[7]~I .output_async_reset = "none";
defparam \iSW[7]~I .output_power_up = "low";
defparam \iSW[7]~I .output_register_mode = "none";
defparam \iSW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[8]));
// synopsys translate_off
defparam \iSW[8]~I .input_async_reset = "none";
defparam \iSW[8]~I .input_power_up = "low";
defparam \iSW[8]~I .input_register_mode = "none";
defparam \iSW[8]~I .input_sync_reset = "none";
defparam \iSW[8]~I .oe_async_reset = "none";
defparam \iSW[8]~I .oe_power_up = "low";
defparam \iSW[8]~I .oe_register_mode = "none";
defparam \iSW[8]~I .oe_sync_reset = "none";
defparam \iSW[8]~I .operation_mode = "input";
defparam \iSW[8]~I .output_async_reset = "none";
defparam \iSW[8]~I .output_power_up = "low";
defparam \iSW[8]~I .output_register_mode = "none";
defparam \iSW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[9]));
// synopsys translate_off
defparam \iSW[9]~I .input_async_reset = "none";
defparam \iSW[9]~I .input_power_up = "low";
defparam \iSW[9]~I .input_register_mode = "none";
defparam \iSW[9]~I .input_sync_reset = "none";
defparam \iSW[9]~I .oe_async_reset = "none";
defparam \iSW[9]~I .oe_power_up = "low";
defparam \iSW[9]~I .oe_register_mode = "none";
defparam \iSW[9]~I .oe_sync_reset = "none";
defparam \iSW[9]~I .operation_mode = "input";
defparam \iSW[9]~I .output_async_reset = "none";
defparam \iSW[9]~I .output_power_up = "low";
defparam \iSW[9]~I .output_register_mode = "none";
defparam \iSW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[10]));
// synopsys translate_off
defparam \iSW[10]~I .input_async_reset = "none";
defparam \iSW[10]~I .input_power_up = "low";
defparam \iSW[10]~I .input_register_mode = "none";
defparam \iSW[10]~I .input_sync_reset = "none";
defparam \iSW[10]~I .oe_async_reset = "none";
defparam \iSW[10]~I .oe_power_up = "low";
defparam \iSW[10]~I .oe_register_mode = "none";
defparam \iSW[10]~I .oe_sync_reset = "none";
defparam \iSW[10]~I .operation_mode = "input";
defparam \iSW[10]~I .output_async_reset = "none";
defparam \iSW[10]~I .output_power_up = "low";
defparam \iSW[10]~I .output_register_mode = "none";
defparam \iSW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[11]));
// synopsys translate_off
defparam \iSW[11]~I .input_async_reset = "none";
defparam \iSW[11]~I .input_power_up = "low";
defparam \iSW[11]~I .input_register_mode = "none";
defparam \iSW[11]~I .input_sync_reset = "none";
defparam \iSW[11]~I .oe_async_reset = "none";
defparam \iSW[11]~I .oe_power_up = "low";
defparam \iSW[11]~I .oe_register_mode = "none";
defparam \iSW[11]~I .oe_sync_reset = "none";
defparam \iSW[11]~I .operation_mode = "input";
defparam \iSW[11]~I .output_async_reset = "none";
defparam \iSW[11]~I .output_power_up = "low";
defparam \iSW[11]~I .output_register_mode = "none";
defparam \iSW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[12]));
// synopsys translate_off
defparam \iSW[12]~I .input_async_reset = "none";
defparam \iSW[12]~I .input_power_up = "low";
defparam \iSW[12]~I .input_register_mode = "none";
defparam \iSW[12]~I .input_sync_reset = "none";
defparam \iSW[12]~I .oe_async_reset = "none";
defparam \iSW[12]~I .oe_power_up = "low";
defparam \iSW[12]~I .oe_register_mode = "none";
defparam \iSW[12]~I .oe_sync_reset = "none";
defparam \iSW[12]~I .operation_mode = "input";
defparam \iSW[12]~I .output_async_reset = "none";
defparam \iSW[12]~I .output_power_up = "low";
defparam \iSW[12]~I .output_register_mode = "none";
defparam \iSW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[13]));
// synopsys translate_off
defparam \iSW[13]~I .input_async_reset = "none";
defparam \iSW[13]~I .input_power_up = "low";
defparam \iSW[13]~I .input_register_mode = "none";
defparam \iSW[13]~I .input_sync_reset = "none";
defparam \iSW[13]~I .oe_async_reset = "none";
defparam \iSW[13]~I .oe_power_up = "low";
defparam \iSW[13]~I .oe_register_mode = "none";
defparam \iSW[13]~I .oe_sync_reset = "none";
defparam \iSW[13]~I .operation_mode = "input";
defparam \iSW[13]~I .output_async_reset = "none";
defparam \iSW[13]~I .output_power_up = "low";
defparam \iSW[13]~I .output_register_mode = "none";
defparam \iSW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[14]));
// synopsys translate_off
defparam \iSW[14]~I .input_async_reset = "none";
defparam \iSW[14]~I .input_power_up = "low";
defparam \iSW[14]~I .input_register_mode = "none";
defparam \iSW[14]~I .input_sync_reset = "none";
defparam \iSW[14]~I .oe_async_reset = "none";
defparam \iSW[14]~I .oe_power_up = "low";
defparam \iSW[14]~I .oe_register_mode = "none";
defparam \iSW[14]~I .oe_sync_reset = "none";
defparam \iSW[14]~I .operation_mode = "input";
defparam \iSW[14]~I .output_async_reset = "none";
defparam \iSW[14]~I .output_power_up = "low";
defparam \iSW[14]~I .output_register_mode = "none";
defparam \iSW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[15]));
// synopsys translate_off
defparam \iSW[15]~I .input_async_reset = "none";
defparam \iSW[15]~I .input_power_up = "low";
defparam \iSW[15]~I .input_register_mode = "none";
defparam \iSW[15]~I .input_sync_reset = "none";
defparam \iSW[15]~I .oe_async_reset = "none";
defparam \iSW[15]~I .oe_power_up = "low";
defparam \iSW[15]~I .oe_register_mode = "none";
defparam \iSW[15]~I .oe_sync_reset = "none";
defparam \iSW[15]~I .operation_mode = "input";
defparam \iSW[15]~I .output_async_reset = "none";
defparam \iSW[15]~I .output_power_up = "low";
defparam \iSW[15]~I .output_register_mode = "none";
defparam \iSW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iSW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iSW[16]));
// synopsys translate_off
defparam \iSW[16]~I .input_async_reset = "none";
defparam \iSW[16]~I .input_power_up = "low";
defparam \iSW[16]~I .input_register_mode = "none";
defparam \iSW[16]~I .input_sync_reset = "none";
defparam \iSW[16]~I .oe_async_reset = "none";
defparam \iSW[16]~I .oe_power_up = "low";
defparam \iSW[16]~I .oe_register_mode = "none";
defparam \iSW[16]~I .oe_sync_reset = "none";
defparam \iSW[16]~I .operation_mode = "input";
defparam \iSW[16]~I .output_async_reset = "none";
defparam \iSW[16]~I .output_power_up = "low";
defparam \iSW[16]~I .output_register_mode = "none";
defparam \iSW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX0_D[0]~I (
	.datain(\u4|u0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX0_D[0]));
// synopsys translate_off
defparam \oHEX0_D[0]~I .input_async_reset = "none";
defparam \oHEX0_D[0]~I .input_power_up = "low";
defparam \oHEX0_D[0]~I .input_register_mode = "none";
defparam \oHEX0_D[0]~I .input_sync_reset = "none";
defparam \oHEX0_D[0]~I .oe_async_reset = "none";
defparam \oHEX0_D[0]~I .oe_power_up = "low";
defparam \oHEX0_D[0]~I .oe_register_mode = "none";
defparam \oHEX0_D[0]~I .oe_sync_reset = "none";
defparam \oHEX0_D[0]~I .operation_mode = "output";
defparam \oHEX0_D[0]~I .output_async_reset = "none";
defparam \oHEX0_D[0]~I .output_power_up = "low";
defparam \oHEX0_D[0]~I .output_register_mode = "none";
defparam \oHEX0_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX0_D[1]~I (
	.datain(\u4|u0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX0_D[1]));
// synopsys translate_off
defparam \oHEX0_D[1]~I .input_async_reset = "none";
defparam \oHEX0_D[1]~I .input_power_up = "low";
defparam \oHEX0_D[1]~I .input_register_mode = "none";
defparam \oHEX0_D[1]~I .input_sync_reset = "none";
defparam \oHEX0_D[1]~I .oe_async_reset = "none";
defparam \oHEX0_D[1]~I .oe_power_up = "low";
defparam \oHEX0_D[1]~I .oe_register_mode = "none";
defparam \oHEX0_D[1]~I .oe_sync_reset = "none";
defparam \oHEX0_D[1]~I .operation_mode = "output";
defparam \oHEX0_D[1]~I .output_async_reset = "none";
defparam \oHEX0_D[1]~I .output_power_up = "low";
defparam \oHEX0_D[1]~I .output_register_mode = "none";
defparam \oHEX0_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX0_D[2]~I (
	.datain(\u4|u0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX0_D[2]));
// synopsys translate_off
defparam \oHEX0_D[2]~I .input_async_reset = "none";
defparam \oHEX0_D[2]~I .input_power_up = "low";
defparam \oHEX0_D[2]~I .input_register_mode = "none";
defparam \oHEX0_D[2]~I .input_sync_reset = "none";
defparam \oHEX0_D[2]~I .oe_async_reset = "none";
defparam \oHEX0_D[2]~I .oe_power_up = "low";
defparam \oHEX0_D[2]~I .oe_register_mode = "none";
defparam \oHEX0_D[2]~I .oe_sync_reset = "none";
defparam \oHEX0_D[2]~I .operation_mode = "output";
defparam \oHEX0_D[2]~I .output_async_reset = "none";
defparam \oHEX0_D[2]~I .output_power_up = "low";
defparam \oHEX0_D[2]~I .output_register_mode = "none";
defparam \oHEX0_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX0_D[3]~I (
	.datain(\u4|u0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX0_D[3]));
// synopsys translate_off
defparam \oHEX0_D[3]~I .input_async_reset = "none";
defparam \oHEX0_D[3]~I .input_power_up = "low";
defparam \oHEX0_D[3]~I .input_register_mode = "none";
defparam \oHEX0_D[3]~I .input_sync_reset = "none";
defparam \oHEX0_D[3]~I .oe_async_reset = "none";
defparam \oHEX0_D[3]~I .oe_power_up = "low";
defparam \oHEX0_D[3]~I .oe_register_mode = "none";
defparam \oHEX0_D[3]~I .oe_sync_reset = "none";
defparam \oHEX0_D[3]~I .operation_mode = "output";
defparam \oHEX0_D[3]~I .output_async_reset = "none";
defparam \oHEX0_D[3]~I .output_power_up = "low";
defparam \oHEX0_D[3]~I .output_register_mode = "none";
defparam \oHEX0_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX0_D[4]~I (
	.datain(\u4|u0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX0_D[4]));
// synopsys translate_off
defparam \oHEX0_D[4]~I .input_async_reset = "none";
defparam \oHEX0_D[4]~I .input_power_up = "low";
defparam \oHEX0_D[4]~I .input_register_mode = "none";
defparam \oHEX0_D[4]~I .input_sync_reset = "none";
defparam \oHEX0_D[4]~I .oe_async_reset = "none";
defparam \oHEX0_D[4]~I .oe_power_up = "low";
defparam \oHEX0_D[4]~I .oe_register_mode = "none";
defparam \oHEX0_D[4]~I .oe_sync_reset = "none";
defparam \oHEX0_D[4]~I .operation_mode = "output";
defparam \oHEX0_D[4]~I .output_async_reset = "none";
defparam \oHEX0_D[4]~I .output_power_up = "low";
defparam \oHEX0_D[4]~I .output_register_mode = "none";
defparam \oHEX0_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX0_D[5]~I (
	.datain(\u4|u0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX0_D[5]));
// synopsys translate_off
defparam \oHEX0_D[5]~I .input_async_reset = "none";
defparam \oHEX0_D[5]~I .input_power_up = "low";
defparam \oHEX0_D[5]~I .input_register_mode = "none";
defparam \oHEX0_D[5]~I .input_sync_reset = "none";
defparam \oHEX0_D[5]~I .oe_async_reset = "none";
defparam \oHEX0_D[5]~I .oe_power_up = "low";
defparam \oHEX0_D[5]~I .oe_register_mode = "none";
defparam \oHEX0_D[5]~I .oe_sync_reset = "none";
defparam \oHEX0_D[5]~I .operation_mode = "output";
defparam \oHEX0_D[5]~I .output_async_reset = "none";
defparam \oHEX0_D[5]~I .output_power_up = "low";
defparam \oHEX0_D[5]~I .output_register_mode = "none";
defparam \oHEX0_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX0_D[6]~I (
	.datain(!\u4|u0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX0_D[6]));
// synopsys translate_off
defparam \oHEX0_D[6]~I .input_async_reset = "none";
defparam \oHEX0_D[6]~I .input_power_up = "low";
defparam \oHEX0_D[6]~I .input_register_mode = "none";
defparam \oHEX0_D[6]~I .input_sync_reset = "none";
defparam \oHEX0_D[6]~I .oe_async_reset = "none";
defparam \oHEX0_D[6]~I .oe_power_up = "low";
defparam \oHEX0_D[6]~I .oe_register_mode = "none";
defparam \oHEX0_D[6]~I .oe_sync_reset = "none";
defparam \oHEX0_D[6]~I .operation_mode = "output";
defparam \oHEX0_D[6]~I .output_async_reset = "none";
defparam \oHEX0_D[6]~I .output_power_up = "low";
defparam \oHEX0_D[6]~I .output_register_mode = "none";
defparam \oHEX0_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX0_DP~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX0_DP));
// synopsys translate_off
defparam \oHEX0_DP~I .input_async_reset = "none";
defparam \oHEX0_DP~I .input_power_up = "low";
defparam \oHEX0_DP~I .input_register_mode = "none";
defparam \oHEX0_DP~I .input_sync_reset = "none";
defparam \oHEX0_DP~I .oe_async_reset = "none";
defparam \oHEX0_DP~I .oe_power_up = "low";
defparam \oHEX0_DP~I .oe_register_mode = "none";
defparam \oHEX0_DP~I .oe_sync_reset = "none";
defparam \oHEX0_DP~I .operation_mode = "output";
defparam \oHEX0_DP~I .output_async_reset = "none";
defparam \oHEX0_DP~I .output_power_up = "low";
defparam \oHEX0_DP~I .output_register_mode = "none";
defparam \oHEX0_DP~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX1_D[0]~I (
	.datain(\u4|u1|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX1_D[0]));
// synopsys translate_off
defparam \oHEX1_D[0]~I .input_async_reset = "none";
defparam \oHEX1_D[0]~I .input_power_up = "low";
defparam \oHEX1_D[0]~I .input_register_mode = "none";
defparam \oHEX1_D[0]~I .input_sync_reset = "none";
defparam \oHEX1_D[0]~I .oe_async_reset = "none";
defparam \oHEX1_D[0]~I .oe_power_up = "low";
defparam \oHEX1_D[0]~I .oe_register_mode = "none";
defparam \oHEX1_D[0]~I .oe_sync_reset = "none";
defparam \oHEX1_D[0]~I .operation_mode = "output";
defparam \oHEX1_D[0]~I .output_async_reset = "none";
defparam \oHEX1_D[0]~I .output_power_up = "low";
defparam \oHEX1_D[0]~I .output_register_mode = "none";
defparam \oHEX1_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX1_D[1]~I (
	.datain(\u4|u1|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX1_D[1]));
// synopsys translate_off
defparam \oHEX1_D[1]~I .input_async_reset = "none";
defparam \oHEX1_D[1]~I .input_power_up = "low";
defparam \oHEX1_D[1]~I .input_register_mode = "none";
defparam \oHEX1_D[1]~I .input_sync_reset = "none";
defparam \oHEX1_D[1]~I .oe_async_reset = "none";
defparam \oHEX1_D[1]~I .oe_power_up = "low";
defparam \oHEX1_D[1]~I .oe_register_mode = "none";
defparam \oHEX1_D[1]~I .oe_sync_reset = "none";
defparam \oHEX1_D[1]~I .operation_mode = "output";
defparam \oHEX1_D[1]~I .output_async_reset = "none";
defparam \oHEX1_D[1]~I .output_power_up = "low";
defparam \oHEX1_D[1]~I .output_register_mode = "none";
defparam \oHEX1_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX1_D[2]~I (
	.datain(\u4|u1|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX1_D[2]));
// synopsys translate_off
defparam \oHEX1_D[2]~I .input_async_reset = "none";
defparam \oHEX1_D[2]~I .input_power_up = "low";
defparam \oHEX1_D[2]~I .input_register_mode = "none";
defparam \oHEX1_D[2]~I .input_sync_reset = "none";
defparam \oHEX1_D[2]~I .oe_async_reset = "none";
defparam \oHEX1_D[2]~I .oe_power_up = "low";
defparam \oHEX1_D[2]~I .oe_register_mode = "none";
defparam \oHEX1_D[2]~I .oe_sync_reset = "none";
defparam \oHEX1_D[2]~I .operation_mode = "output";
defparam \oHEX1_D[2]~I .output_async_reset = "none";
defparam \oHEX1_D[2]~I .output_power_up = "low";
defparam \oHEX1_D[2]~I .output_register_mode = "none";
defparam \oHEX1_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX1_D[3]~I (
	.datain(\u4|u1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX1_D[3]));
// synopsys translate_off
defparam \oHEX1_D[3]~I .input_async_reset = "none";
defparam \oHEX1_D[3]~I .input_power_up = "low";
defparam \oHEX1_D[3]~I .input_register_mode = "none";
defparam \oHEX1_D[3]~I .input_sync_reset = "none";
defparam \oHEX1_D[3]~I .oe_async_reset = "none";
defparam \oHEX1_D[3]~I .oe_power_up = "low";
defparam \oHEX1_D[3]~I .oe_register_mode = "none";
defparam \oHEX1_D[3]~I .oe_sync_reset = "none";
defparam \oHEX1_D[3]~I .operation_mode = "output";
defparam \oHEX1_D[3]~I .output_async_reset = "none";
defparam \oHEX1_D[3]~I .output_power_up = "low";
defparam \oHEX1_D[3]~I .output_register_mode = "none";
defparam \oHEX1_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX1_D[4]~I (
	.datain(\u4|u1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX1_D[4]));
// synopsys translate_off
defparam \oHEX1_D[4]~I .input_async_reset = "none";
defparam \oHEX1_D[4]~I .input_power_up = "low";
defparam \oHEX1_D[4]~I .input_register_mode = "none";
defparam \oHEX1_D[4]~I .input_sync_reset = "none";
defparam \oHEX1_D[4]~I .oe_async_reset = "none";
defparam \oHEX1_D[4]~I .oe_power_up = "low";
defparam \oHEX1_D[4]~I .oe_register_mode = "none";
defparam \oHEX1_D[4]~I .oe_sync_reset = "none";
defparam \oHEX1_D[4]~I .operation_mode = "output";
defparam \oHEX1_D[4]~I .output_async_reset = "none";
defparam \oHEX1_D[4]~I .output_power_up = "low";
defparam \oHEX1_D[4]~I .output_register_mode = "none";
defparam \oHEX1_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX1_D[5]~I (
	.datain(\u4|u1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX1_D[5]));
// synopsys translate_off
defparam \oHEX1_D[5]~I .input_async_reset = "none";
defparam \oHEX1_D[5]~I .input_power_up = "low";
defparam \oHEX1_D[5]~I .input_register_mode = "none";
defparam \oHEX1_D[5]~I .input_sync_reset = "none";
defparam \oHEX1_D[5]~I .oe_async_reset = "none";
defparam \oHEX1_D[5]~I .oe_power_up = "low";
defparam \oHEX1_D[5]~I .oe_register_mode = "none";
defparam \oHEX1_D[5]~I .oe_sync_reset = "none";
defparam \oHEX1_D[5]~I .operation_mode = "output";
defparam \oHEX1_D[5]~I .output_async_reset = "none";
defparam \oHEX1_D[5]~I .output_power_up = "low";
defparam \oHEX1_D[5]~I .output_register_mode = "none";
defparam \oHEX1_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX1_D[6]~I (
	.datain(!\u4|u1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX1_D[6]));
// synopsys translate_off
defparam \oHEX1_D[6]~I .input_async_reset = "none";
defparam \oHEX1_D[6]~I .input_power_up = "low";
defparam \oHEX1_D[6]~I .input_register_mode = "none";
defparam \oHEX1_D[6]~I .input_sync_reset = "none";
defparam \oHEX1_D[6]~I .oe_async_reset = "none";
defparam \oHEX1_D[6]~I .oe_power_up = "low";
defparam \oHEX1_D[6]~I .oe_register_mode = "none";
defparam \oHEX1_D[6]~I .oe_sync_reset = "none";
defparam \oHEX1_D[6]~I .operation_mode = "output";
defparam \oHEX1_D[6]~I .output_async_reset = "none";
defparam \oHEX1_D[6]~I .output_power_up = "low";
defparam \oHEX1_D[6]~I .output_register_mode = "none";
defparam \oHEX1_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX1_DP~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX1_DP));
// synopsys translate_off
defparam \oHEX1_DP~I .input_async_reset = "none";
defparam \oHEX1_DP~I .input_power_up = "low";
defparam \oHEX1_DP~I .input_register_mode = "none";
defparam \oHEX1_DP~I .input_sync_reset = "none";
defparam \oHEX1_DP~I .oe_async_reset = "none";
defparam \oHEX1_DP~I .oe_power_up = "low";
defparam \oHEX1_DP~I .oe_register_mode = "none";
defparam \oHEX1_DP~I .oe_sync_reset = "none";
defparam \oHEX1_DP~I .operation_mode = "output";
defparam \oHEX1_DP~I .output_async_reset = "none";
defparam \oHEX1_DP~I .output_power_up = "low";
defparam \oHEX1_DP~I .output_register_mode = "none";
defparam \oHEX1_DP~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX2_D[0]~I (
	.datain(\u4|u2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX2_D[0]));
// synopsys translate_off
defparam \oHEX2_D[0]~I .input_async_reset = "none";
defparam \oHEX2_D[0]~I .input_power_up = "low";
defparam \oHEX2_D[0]~I .input_register_mode = "none";
defparam \oHEX2_D[0]~I .input_sync_reset = "none";
defparam \oHEX2_D[0]~I .oe_async_reset = "none";
defparam \oHEX2_D[0]~I .oe_power_up = "low";
defparam \oHEX2_D[0]~I .oe_register_mode = "none";
defparam \oHEX2_D[0]~I .oe_sync_reset = "none";
defparam \oHEX2_D[0]~I .operation_mode = "output";
defparam \oHEX2_D[0]~I .output_async_reset = "none";
defparam \oHEX2_D[0]~I .output_power_up = "low";
defparam \oHEX2_D[0]~I .output_register_mode = "none";
defparam \oHEX2_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX2_D[1]~I (
	.datain(\u4|u2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX2_D[1]));
// synopsys translate_off
defparam \oHEX2_D[1]~I .input_async_reset = "none";
defparam \oHEX2_D[1]~I .input_power_up = "low";
defparam \oHEX2_D[1]~I .input_register_mode = "none";
defparam \oHEX2_D[1]~I .input_sync_reset = "none";
defparam \oHEX2_D[1]~I .oe_async_reset = "none";
defparam \oHEX2_D[1]~I .oe_power_up = "low";
defparam \oHEX2_D[1]~I .oe_register_mode = "none";
defparam \oHEX2_D[1]~I .oe_sync_reset = "none";
defparam \oHEX2_D[1]~I .operation_mode = "output";
defparam \oHEX2_D[1]~I .output_async_reset = "none";
defparam \oHEX2_D[1]~I .output_power_up = "low";
defparam \oHEX2_D[1]~I .output_register_mode = "none";
defparam \oHEX2_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX2_D[2]~I (
	.datain(\u4|u2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX2_D[2]));
// synopsys translate_off
defparam \oHEX2_D[2]~I .input_async_reset = "none";
defparam \oHEX2_D[2]~I .input_power_up = "low";
defparam \oHEX2_D[2]~I .input_register_mode = "none";
defparam \oHEX2_D[2]~I .input_sync_reset = "none";
defparam \oHEX2_D[2]~I .oe_async_reset = "none";
defparam \oHEX2_D[2]~I .oe_power_up = "low";
defparam \oHEX2_D[2]~I .oe_register_mode = "none";
defparam \oHEX2_D[2]~I .oe_sync_reset = "none";
defparam \oHEX2_D[2]~I .operation_mode = "output";
defparam \oHEX2_D[2]~I .output_async_reset = "none";
defparam \oHEX2_D[2]~I .output_power_up = "low";
defparam \oHEX2_D[2]~I .output_register_mode = "none";
defparam \oHEX2_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX2_D[3]~I (
	.datain(\u4|u2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX2_D[3]));
// synopsys translate_off
defparam \oHEX2_D[3]~I .input_async_reset = "none";
defparam \oHEX2_D[3]~I .input_power_up = "low";
defparam \oHEX2_D[3]~I .input_register_mode = "none";
defparam \oHEX2_D[3]~I .input_sync_reset = "none";
defparam \oHEX2_D[3]~I .oe_async_reset = "none";
defparam \oHEX2_D[3]~I .oe_power_up = "low";
defparam \oHEX2_D[3]~I .oe_register_mode = "none";
defparam \oHEX2_D[3]~I .oe_sync_reset = "none";
defparam \oHEX2_D[3]~I .operation_mode = "output";
defparam \oHEX2_D[3]~I .output_async_reset = "none";
defparam \oHEX2_D[3]~I .output_power_up = "low";
defparam \oHEX2_D[3]~I .output_register_mode = "none";
defparam \oHEX2_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX2_D[4]~I (
	.datain(\u4|u2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX2_D[4]));
// synopsys translate_off
defparam \oHEX2_D[4]~I .input_async_reset = "none";
defparam \oHEX2_D[4]~I .input_power_up = "low";
defparam \oHEX2_D[4]~I .input_register_mode = "none";
defparam \oHEX2_D[4]~I .input_sync_reset = "none";
defparam \oHEX2_D[4]~I .oe_async_reset = "none";
defparam \oHEX2_D[4]~I .oe_power_up = "low";
defparam \oHEX2_D[4]~I .oe_register_mode = "none";
defparam \oHEX2_D[4]~I .oe_sync_reset = "none";
defparam \oHEX2_D[4]~I .operation_mode = "output";
defparam \oHEX2_D[4]~I .output_async_reset = "none";
defparam \oHEX2_D[4]~I .output_power_up = "low";
defparam \oHEX2_D[4]~I .output_register_mode = "none";
defparam \oHEX2_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX2_D[5]~I (
	.datain(\u4|u2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX2_D[5]));
// synopsys translate_off
defparam \oHEX2_D[5]~I .input_async_reset = "none";
defparam \oHEX2_D[5]~I .input_power_up = "low";
defparam \oHEX2_D[5]~I .input_register_mode = "none";
defparam \oHEX2_D[5]~I .input_sync_reset = "none";
defparam \oHEX2_D[5]~I .oe_async_reset = "none";
defparam \oHEX2_D[5]~I .oe_power_up = "low";
defparam \oHEX2_D[5]~I .oe_register_mode = "none";
defparam \oHEX2_D[5]~I .oe_sync_reset = "none";
defparam \oHEX2_D[5]~I .operation_mode = "output";
defparam \oHEX2_D[5]~I .output_async_reset = "none";
defparam \oHEX2_D[5]~I .output_power_up = "low";
defparam \oHEX2_D[5]~I .output_register_mode = "none";
defparam \oHEX2_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX2_D[6]~I (
	.datain(!\u4|u2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX2_D[6]));
// synopsys translate_off
defparam \oHEX2_D[6]~I .input_async_reset = "none";
defparam \oHEX2_D[6]~I .input_power_up = "low";
defparam \oHEX2_D[6]~I .input_register_mode = "none";
defparam \oHEX2_D[6]~I .input_sync_reset = "none";
defparam \oHEX2_D[6]~I .oe_async_reset = "none";
defparam \oHEX2_D[6]~I .oe_power_up = "low";
defparam \oHEX2_D[6]~I .oe_register_mode = "none";
defparam \oHEX2_D[6]~I .oe_sync_reset = "none";
defparam \oHEX2_D[6]~I .operation_mode = "output";
defparam \oHEX2_D[6]~I .output_async_reset = "none";
defparam \oHEX2_D[6]~I .output_power_up = "low";
defparam \oHEX2_D[6]~I .output_register_mode = "none";
defparam \oHEX2_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX2_DP~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX2_DP));
// synopsys translate_off
defparam \oHEX2_DP~I .input_async_reset = "none";
defparam \oHEX2_DP~I .input_power_up = "low";
defparam \oHEX2_DP~I .input_register_mode = "none";
defparam \oHEX2_DP~I .input_sync_reset = "none";
defparam \oHEX2_DP~I .oe_async_reset = "none";
defparam \oHEX2_DP~I .oe_power_up = "low";
defparam \oHEX2_DP~I .oe_register_mode = "none";
defparam \oHEX2_DP~I .oe_sync_reset = "none";
defparam \oHEX2_DP~I .operation_mode = "output";
defparam \oHEX2_DP~I .output_async_reset = "none";
defparam \oHEX2_DP~I .output_power_up = "low";
defparam \oHEX2_DP~I .output_register_mode = "none";
defparam \oHEX2_DP~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX3_D[0]~I (
	.datain(\u4|u3|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX3_D[0]));
// synopsys translate_off
defparam \oHEX3_D[0]~I .input_async_reset = "none";
defparam \oHEX3_D[0]~I .input_power_up = "low";
defparam \oHEX3_D[0]~I .input_register_mode = "none";
defparam \oHEX3_D[0]~I .input_sync_reset = "none";
defparam \oHEX3_D[0]~I .oe_async_reset = "none";
defparam \oHEX3_D[0]~I .oe_power_up = "low";
defparam \oHEX3_D[0]~I .oe_register_mode = "none";
defparam \oHEX3_D[0]~I .oe_sync_reset = "none";
defparam \oHEX3_D[0]~I .operation_mode = "output";
defparam \oHEX3_D[0]~I .output_async_reset = "none";
defparam \oHEX3_D[0]~I .output_power_up = "low";
defparam \oHEX3_D[0]~I .output_register_mode = "none";
defparam \oHEX3_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX3_D[1]~I (
	.datain(\u4|u3|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX3_D[1]));
// synopsys translate_off
defparam \oHEX3_D[1]~I .input_async_reset = "none";
defparam \oHEX3_D[1]~I .input_power_up = "low";
defparam \oHEX3_D[1]~I .input_register_mode = "none";
defparam \oHEX3_D[1]~I .input_sync_reset = "none";
defparam \oHEX3_D[1]~I .oe_async_reset = "none";
defparam \oHEX3_D[1]~I .oe_power_up = "low";
defparam \oHEX3_D[1]~I .oe_register_mode = "none";
defparam \oHEX3_D[1]~I .oe_sync_reset = "none";
defparam \oHEX3_D[1]~I .operation_mode = "output";
defparam \oHEX3_D[1]~I .output_async_reset = "none";
defparam \oHEX3_D[1]~I .output_power_up = "low";
defparam \oHEX3_D[1]~I .output_register_mode = "none";
defparam \oHEX3_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX3_D[2]~I (
	.datain(\u4|u3|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX3_D[2]));
// synopsys translate_off
defparam \oHEX3_D[2]~I .input_async_reset = "none";
defparam \oHEX3_D[2]~I .input_power_up = "low";
defparam \oHEX3_D[2]~I .input_register_mode = "none";
defparam \oHEX3_D[2]~I .input_sync_reset = "none";
defparam \oHEX3_D[2]~I .oe_async_reset = "none";
defparam \oHEX3_D[2]~I .oe_power_up = "low";
defparam \oHEX3_D[2]~I .oe_register_mode = "none";
defparam \oHEX3_D[2]~I .oe_sync_reset = "none";
defparam \oHEX3_D[2]~I .operation_mode = "output";
defparam \oHEX3_D[2]~I .output_async_reset = "none";
defparam \oHEX3_D[2]~I .output_power_up = "low";
defparam \oHEX3_D[2]~I .output_register_mode = "none";
defparam \oHEX3_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX3_D[3]~I (
	.datain(\u4|u3|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX3_D[3]));
// synopsys translate_off
defparam \oHEX3_D[3]~I .input_async_reset = "none";
defparam \oHEX3_D[3]~I .input_power_up = "low";
defparam \oHEX3_D[3]~I .input_register_mode = "none";
defparam \oHEX3_D[3]~I .input_sync_reset = "none";
defparam \oHEX3_D[3]~I .oe_async_reset = "none";
defparam \oHEX3_D[3]~I .oe_power_up = "low";
defparam \oHEX3_D[3]~I .oe_register_mode = "none";
defparam \oHEX3_D[3]~I .oe_sync_reset = "none";
defparam \oHEX3_D[3]~I .operation_mode = "output";
defparam \oHEX3_D[3]~I .output_async_reset = "none";
defparam \oHEX3_D[3]~I .output_power_up = "low";
defparam \oHEX3_D[3]~I .output_register_mode = "none";
defparam \oHEX3_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX3_D[4]~I (
	.datain(\u4|u3|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX3_D[4]));
// synopsys translate_off
defparam \oHEX3_D[4]~I .input_async_reset = "none";
defparam \oHEX3_D[4]~I .input_power_up = "low";
defparam \oHEX3_D[4]~I .input_register_mode = "none";
defparam \oHEX3_D[4]~I .input_sync_reset = "none";
defparam \oHEX3_D[4]~I .oe_async_reset = "none";
defparam \oHEX3_D[4]~I .oe_power_up = "low";
defparam \oHEX3_D[4]~I .oe_register_mode = "none";
defparam \oHEX3_D[4]~I .oe_sync_reset = "none";
defparam \oHEX3_D[4]~I .operation_mode = "output";
defparam \oHEX3_D[4]~I .output_async_reset = "none";
defparam \oHEX3_D[4]~I .output_power_up = "low";
defparam \oHEX3_D[4]~I .output_register_mode = "none";
defparam \oHEX3_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX3_D[5]~I (
	.datain(\u4|u3|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX3_D[5]));
// synopsys translate_off
defparam \oHEX3_D[5]~I .input_async_reset = "none";
defparam \oHEX3_D[5]~I .input_power_up = "low";
defparam \oHEX3_D[5]~I .input_register_mode = "none";
defparam \oHEX3_D[5]~I .input_sync_reset = "none";
defparam \oHEX3_D[5]~I .oe_async_reset = "none";
defparam \oHEX3_D[5]~I .oe_power_up = "low";
defparam \oHEX3_D[5]~I .oe_register_mode = "none";
defparam \oHEX3_D[5]~I .oe_sync_reset = "none";
defparam \oHEX3_D[5]~I .operation_mode = "output";
defparam \oHEX3_D[5]~I .output_async_reset = "none";
defparam \oHEX3_D[5]~I .output_power_up = "low";
defparam \oHEX3_D[5]~I .output_register_mode = "none";
defparam \oHEX3_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX3_D[6]~I (
	.datain(!\u4|u3|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX3_D[6]));
// synopsys translate_off
defparam \oHEX3_D[6]~I .input_async_reset = "none";
defparam \oHEX3_D[6]~I .input_power_up = "low";
defparam \oHEX3_D[6]~I .input_register_mode = "none";
defparam \oHEX3_D[6]~I .input_sync_reset = "none";
defparam \oHEX3_D[6]~I .oe_async_reset = "none";
defparam \oHEX3_D[6]~I .oe_power_up = "low";
defparam \oHEX3_D[6]~I .oe_register_mode = "none";
defparam \oHEX3_D[6]~I .oe_sync_reset = "none";
defparam \oHEX3_D[6]~I .operation_mode = "output";
defparam \oHEX3_D[6]~I .output_async_reset = "none";
defparam \oHEX3_D[6]~I .output_power_up = "low";
defparam \oHEX3_D[6]~I .output_register_mode = "none";
defparam \oHEX3_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX3_DP~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX3_DP));
// synopsys translate_off
defparam \oHEX3_DP~I .input_async_reset = "none";
defparam \oHEX3_DP~I .input_power_up = "low";
defparam \oHEX3_DP~I .input_register_mode = "none";
defparam \oHEX3_DP~I .input_sync_reset = "none";
defparam \oHEX3_DP~I .oe_async_reset = "none";
defparam \oHEX3_DP~I .oe_power_up = "low";
defparam \oHEX3_DP~I .oe_register_mode = "none";
defparam \oHEX3_DP~I .oe_sync_reset = "none";
defparam \oHEX3_DP~I .operation_mode = "output";
defparam \oHEX3_DP~I .output_async_reset = "none";
defparam \oHEX3_DP~I .output_power_up = "low";
defparam \oHEX3_DP~I .output_register_mode = "none";
defparam \oHEX3_DP~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX4_D[0]~I (
	.datain(\u4|u4|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX4_D[0]));
// synopsys translate_off
defparam \oHEX4_D[0]~I .input_async_reset = "none";
defparam \oHEX4_D[0]~I .input_power_up = "low";
defparam \oHEX4_D[0]~I .input_register_mode = "none";
defparam \oHEX4_D[0]~I .input_sync_reset = "none";
defparam \oHEX4_D[0]~I .oe_async_reset = "none";
defparam \oHEX4_D[0]~I .oe_power_up = "low";
defparam \oHEX4_D[0]~I .oe_register_mode = "none";
defparam \oHEX4_D[0]~I .oe_sync_reset = "none";
defparam \oHEX4_D[0]~I .operation_mode = "output";
defparam \oHEX4_D[0]~I .output_async_reset = "none";
defparam \oHEX4_D[0]~I .output_power_up = "low";
defparam \oHEX4_D[0]~I .output_register_mode = "none";
defparam \oHEX4_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX4_D[1]~I (
	.datain(\u4|u4|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX4_D[1]));
// synopsys translate_off
defparam \oHEX4_D[1]~I .input_async_reset = "none";
defparam \oHEX4_D[1]~I .input_power_up = "low";
defparam \oHEX4_D[1]~I .input_register_mode = "none";
defparam \oHEX4_D[1]~I .input_sync_reset = "none";
defparam \oHEX4_D[1]~I .oe_async_reset = "none";
defparam \oHEX4_D[1]~I .oe_power_up = "low";
defparam \oHEX4_D[1]~I .oe_register_mode = "none";
defparam \oHEX4_D[1]~I .oe_sync_reset = "none";
defparam \oHEX4_D[1]~I .operation_mode = "output";
defparam \oHEX4_D[1]~I .output_async_reset = "none";
defparam \oHEX4_D[1]~I .output_power_up = "low";
defparam \oHEX4_D[1]~I .output_register_mode = "none";
defparam \oHEX4_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX4_D[2]~I (
	.datain(\u4|u4|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX4_D[2]));
// synopsys translate_off
defparam \oHEX4_D[2]~I .input_async_reset = "none";
defparam \oHEX4_D[2]~I .input_power_up = "low";
defparam \oHEX4_D[2]~I .input_register_mode = "none";
defparam \oHEX4_D[2]~I .input_sync_reset = "none";
defparam \oHEX4_D[2]~I .oe_async_reset = "none";
defparam \oHEX4_D[2]~I .oe_power_up = "low";
defparam \oHEX4_D[2]~I .oe_register_mode = "none";
defparam \oHEX4_D[2]~I .oe_sync_reset = "none";
defparam \oHEX4_D[2]~I .operation_mode = "output";
defparam \oHEX4_D[2]~I .output_async_reset = "none";
defparam \oHEX4_D[2]~I .output_power_up = "low";
defparam \oHEX4_D[2]~I .output_register_mode = "none";
defparam \oHEX4_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX4_D[3]~I (
	.datain(\u4|u4|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX4_D[3]));
// synopsys translate_off
defparam \oHEX4_D[3]~I .input_async_reset = "none";
defparam \oHEX4_D[3]~I .input_power_up = "low";
defparam \oHEX4_D[3]~I .input_register_mode = "none";
defparam \oHEX4_D[3]~I .input_sync_reset = "none";
defparam \oHEX4_D[3]~I .oe_async_reset = "none";
defparam \oHEX4_D[3]~I .oe_power_up = "low";
defparam \oHEX4_D[3]~I .oe_register_mode = "none";
defparam \oHEX4_D[3]~I .oe_sync_reset = "none";
defparam \oHEX4_D[3]~I .operation_mode = "output";
defparam \oHEX4_D[3]~I .output_async_reset = "none";
defparam \oHEX4_D[3]~I .output_power_up = "low";
defparam \oHEX4_D[3]~I .output_register_mode = "none";
defparam \oHEX4_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX4_D[4]~I (
	.datain(\u4|u4|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX4_D[4]));
// synopsys translate_off
defparam \oHEX4_D[4]~I .input_async_reset = "none";
defparam \oHEX4_D[4]~I .input_power_up = "low";
defparam \oHEX4_D[4]~I .input_register_mode = "none";
defparam \oHEX4_D[4]~I .input_sync_reset = "none";
defparam \oHEX4_D[4]~I .oe_async_reset = "none";
defparam \oHEX4_D[4]~I .oe_power_up = "low";
defparam \oHEX4_D[4]~I .oe_register_mode = "none";
defparam \oHEX4_D[4]~I .oe_sync_reset = "none";
defparam \oHEX4_D[4]~I .operation_mode = "output";
defparam \oHEX4_D[4]~I .output_async_reset = "none";
defparam \oHEX4_D[4]~I .output_power_up = "low";
defparam \oHEX4_D[4]~I .output_register_mode = "none";
defparam \oHEX4_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX4_D[5]~I (
	.datain(\u4|u4|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX4_D[5]));
// synopsys translate_off
defparam \oHEX4_D[5]~I .input_async_reset = "none";
defparam \oHEX4_D[5]~I .input_power_up = "low";
defparam \oHEX4_D[5]~I .input_register_mode = "none";
defparam \oHEX4_D[5]~I .input_sync_reset = "none";
defparam \oHEX4_D[5]~I .oe_async_reset = "none";
defparam \oHEX4_D[5]~I .oe_power_up = "low";
defparam \oHEX4_D[5]~I .oe_register_mode = "none";
defparam \oHEX4_D[5]~I .oe_sync_reset = "none";
defparam \oHEX4_D[5]~I .operation_mode = "output";
defparam \oHEX4_D[5]~I .output_async_reset = "none";
defparam \oHEX4_D[5]~I .output_power_up = "low";
defparam \oHEX4_D[5]~I .output_register_mode = "none";
defparam \oHEX4_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX4_D[6]~I (
	.datain(!\u4|u4|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX4_D[6]));
// synopsys translate_off
defparam \oHEX4_D[6]~I .input_async_reset = "none";
defparam \oHEX4_D[6]~I .input_power_up = "low";
defparam \oHEX4_D[6]~I .input_register_mode = "none";
defparam \oHEX4_D[6]~I .input_sync_reset = "none";
defparam \oHEX4_D[6]~I .oe_async_reset = "none";
defparam \oHEX4_D[6]~I .oe_power_up = "low";
defparam \oHEX4_D[6]~I .oe_register_mode = "none";
defparam \oHEX4_D[6]~I .oe_sync_reset = "none";
defparam \oHEX4_D[6]~I .operation_mode = "output";
defparam \oHEX4_D[6]~I .output_async_reset = "none";
defparam \oHEX4_D[6]~I .output_power_up = "low";
defparam \oHEX4_D[6]~I .output_register_mode = "none";
defparam \oHEX4_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX4_DP~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX4_DP));
// synopsys translate_off
defparam \oHEX4_DP~I .input_async_reset = "none";
defparam \oHEX4_DP~I .input_power_up = "low";
defparam \oHEX4_DP~I .input_register_mode = "none";
defparam \oHEX4_DP~I .input_sync_reset = "none";
defparam \oHEX4_DP~I .oe_async_reset = "none";
defparam \oHEX4_DP~I .oe_power_up = "low";
defparam \oHEX4_DP~I .oe_register_mode = "none";
defparam \oHEX4_DP~I .oe_sync_reset = "none";
defparam \oHEX4_DP~I .operation_mode = "output";
defparam \oHEX4_DP~I .output_async_reset = "none";
defparam \oHEX4_DP~I .output_power_up = "low";
defparam \oHEX4_DP~I .output_register_mode = "none";
defparam \oHEX4_DP~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX5_D[0]~I (
	.datain(\u4|u5|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX5_D[0]));
// synopsys translate_off
defparam \oHEX5_D[0]~I .input_async_reset = "none";
defparam \oHEX5_D[0]~I .input_power_up = "low";
defparam \oHEX5_D[0]~I .input_register_mode = "none";
defparam \oHEX5_D[0]~I .input_sync_reset = "none";
defparam \oHEX5_D[0]~I .oe_async_reset = "none";
defparam \oHEX5_D[0]~I .oe_power_up = "low";
defparam \oHEX5_D[0]~I .oe_register_mode = "none";
defparam \oHEX5_D[0]~I .oe_sync_reset = "none";
defparam \oHEX5_D[0]~I .operation_mode = "output";
defparam \oHEX5_D[0]~I .output_async_reset = "none";
defparam \oHEX5_D[0]~I .output_power_up = "low";
defparam \oHEX5_D[0]~I .output_register_mode = "none";
defparam \oHEX5_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX5_D[1]~I (
	.datain(\u4|u5|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX5_D[1]));
// synopsys translate_off
defparam \oHEX5_D[1]~I .input_async_reset = "none";
defparam \oHEX5_D[1]~I .input_power_up = "low";
defparam \oHEX5_D[1]~I .input_register_mode = "none";
defparam \oHEX5_D[1]~I .input_sync_reset = "none";
defparam \oHEX5_D[1]~I .oe_async_reset = "none";
defparam \oHEX5_D[1]~I .oe_power_up = "low";
defparam \oHEX5_D[1]~I .oe_register_mode = "none";
defparam \oHEX5_D[1]~I .oe_sync_reset = "none";
defparam \oHEX5_D[1]~I .operation_mode = "output";
defparam \oHEX5_D[1]~I .output_async_reset = "none";
defparam \oHEX5_D[1]~I .output_power_up = "low";
defparam \oHEX5_D[1]~I .output_register_mode = "none";
defparam \oHEX5_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX5_D[2]~I (
	.datain(\u4|u5|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX5_D[2]));
// synopsys translate_off
defparam \oHEX5_D[2]~I .input_async_reset = "none";
defparam \oHEX5_D[2]~I .input_power_up = "low";
defparam \oHEX5_D[2]~I .input_register_mode = "none";
defparam \oHEX5_D[2]~I .input_sync_reset = "none";
defparam \oHEX5_D[2]~I .oe_async_reset = "none";
defparam \oHEX5_D[2]~I .oe_power_up = "low";
defparam \oHEX5_D[2]~I .oe_register_mode = "none";
defparam \oHEX5_D[2]~I .oe_sync_reset = "none";
defparam \oHEX5_D[2]~I .operation_mode = "output";
defparam \oHEX5_D[2]~I .output_async_reset = "none";
defparam \oHEX5_D[2]~I .output_power_up = "low";
defparam \oHEX5_D[2]~I .output_register_mode = "none";
defparam \oHEX5_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX5_D[3]~I (
	.datain(\u4|u5|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX5_D[3]));
// synopsys translate_off
defparam \oHEX5_D[3]~I .input_async_reset = "none";
defparam \oHEX5_D[3]~I .input_power_up = "low";
defparam \oHEX5_D[3]~I .input_register_mode = "none";
defparam \oHEX5_D[3]~I .input_sync_reset = "none";
defparam \oHEX5_D[3]~I .oe_async_reset = "none";
defparam \oHEX5_D[3]~I .oe_power_up = "low";
defparam \oHEX5_D[3]~I .oe_register_mode = "none";
defparam \oHEX5_D[3]~I .oe_sync_reset = "none";
defparam \oHEX5_D[3]~I .operation_mode = "output";
defparam \oHEX5_D[3]~I .output_async_reset = "none";
defparam \oHEX5_D[3]~I .output_power_up = "low";
defparam \oHEX5_D[3]~I .output_register_mode = "none";
defparam \oHEX5_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX5_D[4]~I (
	.datain(\u4|u5|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX5_D[4]));
// synopsys translate_off
defparam \oHEX5_D[4]~I .input_async_reset = "none";
defparam \oHEX5_D[4]~I .input_power_up = "low";
defparam \oHEX5_D[4]~I .input_register_mode = "none";
defparam \oHEX5_D[4]~I .input_sync_reset = "none";
defparam \oHEX5_D[4]~I .oe_async_reset = "none";
defparam \oHEX5_D[4]~I .oe_power_up = "low";
defparam \oHEX5_D[4]~I .oe_register_mode = "none";
defparam \oHEX5_D[4]~I .oe_sync_reset = "none";
defparam \oHEX5_D[4]~I .operation_mode = "output";
defparam \oHEX5_D[4]~I .output_async_reset = "none";
defparam \oHEX5_D[4]~I .output_power_up = "low";
defparam \oHEX5_D[4]~I .output_register_mode = "none";
defparam \oHEX5_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX5_D[5]~I (
	.datain(\u4|u5|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX5_D[5]));
// synopsys translate_off
defparam \oHEX5_D[5]~I .input_async_reset = "none";
defparam \oHEX5_D[5]~I .input_power_up = "low";
defparam \oHEX5_D[5]~I .input_register_mode = "none";
defparam \oHEX5_D[5]~I .input_sync_reset = "none";
defparam \oHEX5_D[5]~I .oe_async_reset = "none";
defparam \oHEX5_D[5]~I .oe_power_up = "low";
defparam \oHEX5_D[5]~I .oe_register_mode = "none";
defparam \oHEX5_D[5]~I .oe_sync_reset = "none";
defparam \oHEX5_D[5]~I .operation_mode = "output";
defparam \oHEX5_D[5]~I .output_async_reset = "none";
defparam \oHEX5_D[5]~I .output_power_up = "low";
defparam \oHEX5_D[5]~I .output_register_mode = "none";
defparam \oHEX5_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX5_D[6]~I (
	.datain(!\u4|u5|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX5_D[6]));
// synopsys translate_off
defparam \oHEX5_D[6]~I .input_async_reset = "none";
defparam \oHEX5_D[6]~I .input_power_up = "low";
defparam \oHEX5_D[6]~I .input_register_mode = "none";
defparam \oHEX5_D[6]~I .input_sync_reset = "none";
defparam \oHEX5_D[6]~I .oe_async_reset = "none";
defparam \oHEX5_D[6]~I .oe_power_up = "low";
defparam \oHEX5_D[6]~I .oe_register_mode = "none";
defparam \oHEX5_D[6]~I .oe_sync_reset = "none";
defparam \oHEX5_D[6]~I .operation_mode = "output";
defparam \oHEX5_D[6]~I .output_async_reset = "none";
defparam \oHEX5_D[6]~I .output_power_up = "low";
defparam \oHEX5_D[6]~I .output_register_mode = "none";
defparam \oHEX5_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX5_DP~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX5_DP));
// synopsys translate_off
defparam \oHEX5_DP~I .input_async_reset = "none";
defparam \oHEX5_DP~I .input_power_up = "low";
defparam \oHEX5_DP~I .input_register_mode = "none";
defparam \oHEX5_DP~I .input_sync_reset = "none";
defparam \oHEX5_DP~I .oe_async_reset = "none";
defparam \oHEX5_DP~I .oe_power_up = "low";
defparam \oHEX5_DP~I .oe_register_mode = "none";
defparam \oHEX5_DP~I .oe_sync_reset = "none";
defparam \oHEX5_DP~I .operation_mode = "output";
defparam \oHEX5_DP~I .output_async_reset = "none";
defparam \oHEX5_DP~I .output_power_up = "low";
defparam \oHEX5_DP~I .output_register_mode = "none";
defparam \oHEX5_DP~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX6_D[0]~I (
	.datain(\u4|u6|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX6_D[0]));
// synopsys translate_off
defparam \oHEX6_D[0]~I .input_async_reset = "none";
defparam \oHEX6_D[0]~I .input_power_up = "low";
defparam \oHEX6_D[0]~I .input_register_mode = "none";
defparam \oHEX6_D[0]~I .input_sync_reset = "none";
defparam \oHEX6_D[0]~I .oe_async_reset = "none";
defparam \oHEX6_D[0]~I .oe_power_up = "low";
defparam \oHEX6_D[0]~I .oe_register_mode = "none";
defparam \oHEX6_D[0]~I .oe_sync_reset = "none";
defparam \oHEX6_D[0]~I .operation_mode = "output";
defparam \oHEX6_D[0]~I .output_async_reset = "none";
defparam \oHEX6_D[0]~I .output_power_up = "low";
defparam \oHEX6_D[0]~I .output_register_mode = "none";
defparam \oHEX6_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX6_D[1]~I (
	.datain(\u4|u6|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX6_D[1]));
// synopsys translate_off
defparam \oHEX6_D[1]~I .input_async_reset = "none";
defparam \oHEX6_D[1]~I .input_power_up = "low";
defparam \oHEX6_D[1]~I .input_register_mode = "none";
defparam \oHEX6_D[1]~I .input_sync_reset = "none";
defparam \oHEX6_D[1]~I .oe_async_reset = "none";
defparam \oHEX6_D[1]~I .oe_power_up = "low";
defparam \oHEX6_D[1]~I .oe_register_mode = "none";
defparam \oHEX6_D[1]~I .oe_sync_reset = "none";
defparam \oHEX6_D[1]~I .operation_mode = "output";
defparam \oHEX6_D[1]~I .output_async_reset = "none";
defparam \oHEX6_D[1]~I .output_power_up = "low";
defparam \oHEX6_D[1]~I .output_register_mode = "none";
defparam \oHEX6_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX6_D[2]~I (
	.datain(\u4|u6|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX6_D[2]));
// synopsys translate_off
defparam \oHEX6_D[2]~I .input_async_reset = "none";
defparam \oHEX6_D[2]~I .input_power_up = "low";
defparam \oHEX6_D[2]~I .input_register_mode = "none";
defparam \oHEX6_D[2]~I .input_sync_reset = "none";
defparam \oHEX6_D[2]~I .oe_async_reset = "none";
defparam \oHEX6_D[2]~I .oe_power_up = "low";
defparam \oHEX6_D[2]~I .oe_register_mode = "none";
defparam \oHEX6_D[2]~I .oe_sync_reset = "none";
defparam \oHEX6_D[2]~I .operation_mode = "output";
defparam \oHEX6_D[2]~I .output_async_reset = "none";
defparam \oHEX6_D[2]~I .output_power_up = "low";
defparam \oHEX6_D[2]~I .output_register_mode = "none";
defparam \oHEX6_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX6_D[3]~I (
	.datain(\u4|u6|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX6_D[3]));
// synopsys translate_off
defparam \oHEX6_D[3]~I .input_async_reset = "none";
defparam \oHEX6_D[3]~I .input_power_up = "low";
defparam \oHEX6_D[3]~I .input_register_mode = "none";
defparam \oHEX6_D[3]~I .input_sync_reset = "none";
defparam \oHEX6_D[3]~I .oe_async_reset = "none";
defparam \oHEX6_D[3]~I .oe_power_up = "low";
defparam \oHEX6_D[3]~I .oe_register_mode = "none";
defparam \oHEX6_D[3]~I .oe_sync_reset = "none";
defparam \oHEX6_D[3]~I .operation_mode = "output";
defparam \oHEX6_D[3]~I .output_async_reset = "none";
defparam \oHEX6_D[3]~I .output_power_up = "low";
defparam \oHEX6_D[3]~I .output_register_mode = "none";
defparam \oHEX6_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX6_D[4]~I (
	.datain(\u4|u6|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX6_D[4]));
// synopsys translate_off
defparam \oHEX6_D[4]~I .input_async_reset = "none";
defparam \oHEX6_D[4]~I .input_power_up = "low";
defparam \oHEX6_D[4]~I .input_register_mode = "none";
defparam \oHEX6_D[4]~I .input_sync_reset = "none";
defparam \oHEX6_D[4]~I .oe_async_reset = "none";
defparam \oHEX6_D[4]~I .oe_power_up = "low";
defparam \oHEX6_D[4]~I .oe_register_mode = "none";
defparam \oHEX6_D[4]~I .oe_sync_reset = "none";
defparam \oHEX6_D[4]~I .operation_mode = "output";
defparam \oHEX6_D[4]~I .output_async_reset = "none";
defparam \oHEX6_D[4]~I .output_power_up = "low";
defparam \oHEX6_D[4]~I .output_register_mode = "none";
defparam \oHEX6_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX6_D[5]~I (
	.datain(\u4|u6|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX6_D[5]));
// synopsys translate_off
defparam \oHEX6_D[5]~I .input_async_reset = "none";
defparam \oHEX6_D[5]~I .input_power_up = "low";
defparam \oHEX6_D[5]~I .input_register_mode = "none";
defparam \oHEX6_D[5]~I .input_sync_reset = "none";
defparam \oHEX6_D[5]~I .oe_async_reset = "none";
defparam \oHEX6_D[5]~I .oe_power_up = "low";
defparam \oHEX6_D[5]~I .oe_register_mode = "none";
defparam \oHEX6_D[5]~I .oe_sync_reset = "none";
defparam \oHEX6_D[5]~I .operation_mode = "output";
defparam \oHEX6_D[5]~I .output_async_reset = "none";
defparam \oHEX6_D[5]~I .output_power_up = "low";
defparam \oHEX6_D[5]~I .output_register_mode = "none";
defparam \oHEX6_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX6_D[6]~I (
	.datain(!\u4|u6|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX6_D[6]));
// synopsys translate_off
defparam \oHEX6_D[6]~I .input_async_reset = "none";
defparam \oHEX6_D[6]~I .input_power_up = "low";
defparam \oHEX6_D[6]~I .input_register_mode = "none";
defparam \oHEX6_D[6]~I .input_sync_reset = "none";
defparam \oHEX6_D[6]~I .oe_async_reset = "none";
defparam \oHEX6_D[6]~I .oe_power_up = "low";
defparam \oHEX6_D[6]~I .oe_register_mode = "none";
defparam \oHEX6_D[6]~I .oe_sync_reset = "none";
defparam \oHEX6_D[6]~I .operation_mode = "output";
defparam \oHEX6_D[6]~I .output_async_reset = "none";
defparam \oHEX6_D[6]~I .output_power_up = "low";
defparam \oHEX6_D[6]~I .output_register_mode = "none";
defparam \oHEX6_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX6_DP~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX6_DP));
// synopsys translate_off
defparam \oHEX6_DP~I .input_async_reset = "none";
defparam \oHEX6_DP~I .input_power_up = "low";
defparam \oHEX6_DP~I .input_register_mode = "none";
defparam \oHEX6_DP~I .input_sync_reset = "none";
defparam \oHEX6_DP~I .oe_async_reset = "none";
defparam \oHEX6_DP~I .oe_power_up = "low";
defparam \oHEX6_DP~I .oe_register_mode = "none";
defparam \oHEX6_DP~I .oe_sync_reset = "none";
defparam \oHEX6_DP~I .operation_mode = "output";
defparam \oHEX6_DP~I .output_async_reset = "none";
defparam \oHEX6_DP~I .output_power_up = "low";
defparam \oHEX6_DP~I .output_register_mode = "none";
defparam \oHEX6_DP~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX7_D[0]~I (
	.datain(\u4|u7|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX7_D[0]));
// synopsys translate_off
defparam \oHEX7_D[0]~I .input_async_reset = "none";
defparam \oHEX7_D[0]~I .input_power_up = "low";
defparam \oHEX7_D[0]~I .input_register_mode = "none";
defparam \oHEX7_D[0]~I .input_sync_reset = "none";
defparam \oHEX7_D[0]~I .oe_async_reset = "none";
defparam \oHEX7_D[0]~I .oe_power_up = "low";
defparam \oHEX7_D[0]~I .oe_register_mode = "none";
defparam \oHEX7_D[0]~I .oe_sync_reset = "none";
defparam \oHEX7_D[0]~I .operation_mode = "output";
defparam \oHEX7_D[0]~I .output_async_reset = "none";
defparam \oHEX7_D[0]~I .output_power_up = "low";
defparam \oHEX7_D[0]~I .output_register_mode = "none";
defparam \oHEX7_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX7_D[1]~I (
	.datain(\u4|u7|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX7_D[1]));
// synopsys translate_off
defparam \oHEX7_D[1]~I .input_async_reset = "none";
defparam \oHEX7_D[1]~I .input_power_up = "low";
defparam \oHEX7_D[1]~I .input_register_mode = "none";
defparam \oHEX7_D[1]~I .input_sync_reset = "none";
defparam \oHEX7_D[1]~I .oe_async_reset = "none";
defparam \oHEX7_D[1]~I .oe_power_up = "low";
defparam \oHEX7_D[1]~I .oe_register_mode = "none";
defparam \oHEX7_D[1]~I .oe_sync_reset = "none";
defparam \oHEX7_D[1]~I .operation_mode = "output";
defparam \oHEX7_D[1]~I .output_async_reset = "none";
defparam \oHEX7_D[1]~I .output_power_up = "low";
defparam \oHEX7_D[1]~I .output_register_mode = "none";
defparam \oHEX7_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX7_D[2]~I (
	.datain(\u4|u7|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX7_D[2]));
// synopsys translate_off
defparam \oHEX7_D[2]~I .input_async_reset = "none";
defparam \oHEX7_D[2]~I .input_power_up = "low";
defparam \oHEX7_D[2]~I .input_register_mode = "none";
defparam \oHEX7_D[2]~I .input_sync_reset = "none";
defparam \oHEX7_D[2]~I .oe_async_reset = "none";
defparam \oHEX7_D[2]~I .oe_power_up = "low";
defparam \oHEX7_D[2]~I .oe_register_mode = "none";
defparam \oHEX7_D[2]~I .oe_sync_reset = "none";
defparam \oHEX7_D[2]~I .operation_mode = "output";
defparam \oHEX7_D[2]~I .output_async_reset = "none";
defparam \oHEX7_D[2]~I .output_power_up = "low";
defparam \oHEX7_D[2]~I .output_register_mode = "none";
defparam \oHEX7_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX7_D[3]~I (
	.datain(\u4|u7|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX7_D[3]));
// synopsys translate_off
defparam \oHEX7_D[3]~I .input_async_reset = "none";
defparam \oHEX7_D[3]~I .input_power_up = "low";
defparam \oHEX7_D[3]~I .input_register_mode = "none";
defparam \oHEX7_D[3]~I .input_sync_reset = "none";
defparam \oHEX7_D[3]~I .oe_async_reset = "none";
defparam \oHEX7_D[3]~I .oe_power_up = "low";
defparam \oHEX7_D[3]~I .oe_register_mode = "none";
defparam \oHEX7_D[3]~I .oe_sync_reset = "none";
defparam \oHEX7_D[3]~I .operation_mode = "output";
defparam \oHEX7_D[3]~I .output_async_reset = "none";
defparam \oHEX7_D[3]~I .output_power_up = "low";
defparam \oHEX7_D[3]~I .output_register_mode = "none";
defparam \oHEX7_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX7_D[4]~I (
	.datain(\u4|u7|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX7_D[4]));
// synopsys translate_off
defparam \oHEX7_D[4]~I .input_async_reset = "none";
defparam \oHEX7_D[4]~I .input_power_up = "low";
defparam \oHEX7_D[4]~I .input_register_mode = "none";
defparam \oHEX7_D[4]~I .input_sync_reset = "none";
defparam \oHEX7_D[4]~I .oe_async_reset = "none";
defparam \oHEX7_D[4]~I .oe_power_up = "low";
defparam \oHEX7_D[4]~I .oe_register_mode = "none";
defparam \oHEX7_D[4]~I .oe_sync_reset = "none";
defparam \oHEX7_D[4]~I .operation_mode = "output";
defparam \oHEX7_D[4]~I .output_async_reset = "none";
defparam \oHEX7_D[4]~I .output_power_up = "low";
defparam \oHEX7_D[4]~I .output_register_mode = "none";
defparam \oHEX7_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX7_D[5]~I (
	.datain(\u4|u7|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX7_D[5]));
// synopsys translate_off
defparam \oHEX7_D[5]~I .input_async_reset = "none";
defparam \oHEX7_D[5]~I .input_power_up = "low";
defparam \oHEX7_D[5]~I .input_register_mode = "none";
defparam \oHEX7_D[5]~I .input_sync_reset = "none";
defparam \oHEX7_D[5]~I .oe_async_reset = "none";
defparam \oHEX7_D[5]~I .oe_power_up = "low";
defparam \oHEX7_D[5]~I .oe_register_mode = "none";
defparam \oHEX7_D[5]~I .oe_sync_reset = "none";
defparam \oHEX7_D[5]~I .operation_mode = "output";
defparam \oHEX7_D[5]~I .output_async_reset = "none";
defparam \oHEX7_D[5]~I .output_power_up = "low";
defparam \oHEX7_D[5]~I .output_register_mode = "none";
defparam \oHEX7_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX7_D[6]~I (
	.datain(!\u4|u7|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX7_D[6]));
// synopsys translate_off
defparam \oHEX7_D[6]~I .input_async_reset = "none";
defparam \oHEX7_D[6]~I .input_power_up = "low";
defparam \oHEX7_D[6]~I .input_register_mode = "none";
defparam \oHEX7_D[6]~I .input_sync_reset = "none";
defparam \oHEX7_D[6]~I .oe_async_reset = "none";
defparam \oHEX7_D[6]~I .oe_power_up = "low";
defparam \oHEX7_D[6]~I .oe_register_mode = "none";
defparam \oHEX7_D[6]~I .oe_sync_reset = "none";
defparam \oHEX7_D[6]~I .operation_mode = "output";
defparam \oHEX7_D[6]~I .output_async_reset = "none";
defparam \oHEX7_D[6]~I .output_power_up = "low";
defparam \oHEX7_D[6]~I .output_register_mode = "none";
defparam \oHEX7_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oHEX7_DP~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oHEX7_DP));
// synopsys translate_off
defparam \oHEX7_DP~I .input_async_reset = "none";
defparam \oHEX7_DP~I .input_power_up = "low";
defparam \oHEX7_DP~I .input_register_mode = "none";
defparam \oHEX7_DP~I .input_sync_reset = "none";
defparam \oHEX7_DP~I .oe_async_reset = "none";
defparam \oHEX7_DP~I .oe_power_up = "low";
defparam \oHEX7_DP~I .oe_register_mode = "none";
defparam \oHEX7_DP~I .oe_sync_reset = "none";
defparam \oHEX7_DP~I .operation_mode = "output";
defparam \oHEX7_DP~I .output_async_reset = "none";
defparam \oHEX7_DP~I .output_power_up = "low";
defparam \oHEX7_DP~I .output_register_mode = "none";
defparam \oHEX7_DP~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDG[0]~I (
	.datain(\u2|Y_Cont [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDG[0]));
// synopsys translate_off
defparam \oLEDG[0]~I .input_async_reset = "none";
defparam \oLEDG[0]~I .input_power_up = "low";
defparam \oLEDG[0]~I .input_register_mode = "none";
defparam \oLEDG[0]~I .input_sync_reset = "none";
defparam \oLEDG[0]~I .oe_async_reset = "none";
defparam \oLEDG[0]~I .oe_power_up = "low";
defparam \oLEDG[0]~I .oe_register_mode = "none";
defparam \oLEDG[0]~I .oe_sync_reset = "none";
defparam \oLEDG[0]~I .operation_mode = "output";
defparam \oLEDG[0]~I .output_async_reset = "none";
defparam \oLEDG[0]~I .output_power_up = "low";
defparam \oLEDG[0]~I .output_register_mode = "none";
defparam \oLEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDG[1]~I (
	.datain(\u2|Y_Cont [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDG[1]));
// synopsys translate_off
defparam \oLEDG[1]~I .input_async_reset = "none";
defparam \oLEDG[1]~I .input_power_up = "low";
defparam \oLEDG[1]~I .input_register_mode = "none";
defparam \oLEDG[1]~I .input_sync_reset = "none";
defparam \oLEDG[1]~I .oe_async_reset = "none";
defparam \oLEDG[1]~I .oe_power_up = "low";
defparam \oLEDG[1]~I .oe_register_mode = "none";
defparam \oLEDG[1]~I .oe_sync_reset = "none";
defparam \oLEDG[1]~I .operation_mode = "output";
defparam \oLEDG[1]~I .output_async_reset = "none";
defparam \oLEDG[1]~I .output_power_up = "low";
defparam \oLEDG[1]~I .output_register_mode = "none";
defparam \oLEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDG[2]~I (
	.datain(\u2|Y_Cont [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDG[2]));
// synopsys translate_off
defparam \oLEDG[2]~I .input_async_reset = "none";
defparam \oLEDG[2]~I .input_power_up = "low";
defparam \oLEDG[2]~I .input_register_mode = "none";
defparam \oLEDG[2]~I .input_sync_reset = "none";
defparam \oLEDG[2]~I .oe_async_reset = "none";
defparam \oLEDG[2]~I .oe_power_up = "low";
defparam \oLEDG[2]~I .oe_register_mode = "none";
defparam \oLEDG[2]~I .oe_sync_reset = "none";
defparam \oLEDG[2]~I .operation_mode = "output";
defparam \oLEDG[2]~I .output_async_reset = "none";
defparam \oLEDG[2]~I .output_power_up = "low";
defparam \oLEDG[2]~I .output_register_mode = "none";
defparam \oLEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDG[3]~I (
	.datain(\u2|Y_Cont [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDG[3]));
// synopsys translate_off
defparam \oLEDG[3]~I .input_async_reset = "none";
defparam \oLEDG[3]~I .input_power_up = "low";
defparam \oLEDG[3]~I .input_register_mode = "none";
defparam \oLEDG[3]~I .input_sync_reset = "none";
defparam \oLEDG[3]~I .oe_async_reset = "none";
defparam \oLEDG[3]~I .oe_power_up = "low";
defparam \oLEDG[3]~I .oe_register_mode = "none";
defparam \oLEDG[3]~I .oe_sync_reset = "none";
defparam \oLEDG[3]~I .operation_mode = "output";
defparam \oLEDG[3]~I .output_async_reset = "none";
defparam \oLEDG[3]~I .output_power_up = "low";
defparam \oLEDG[3]~I .output_register_mode = "none";
defparam \oLEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDG[4]~I (
	.datain(\u2|Y_Cont [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDG[4]));
// synopsys translate_off
defparam \oLEDG[4]~I .input_async_reset = "none";
defparam \oLEDG[4]~I .input_power_up = "low";
defparam \oLEDG[4]~I .input_register_mode = "none";
defparam \oLEDG[4]~I .input_sync_reset = "none";
defparam \oLEDG[4]~I .oe_async_reset = "none";
defparam \oLEDG[4]~I .oe_power_up = "low";
defparam \oLEDG[4]~I .oe_register_mode = "none";
defparam \oLEDG[4]~I .oe_sync_reset = "none";
defparam \oLEDG[4]~I .operation_mode = "output";
defparam \oLEDG[4]~I .output_async_reset = "none";
defparam \oLEDG[4]~I .output_power_up = "low";
defparam \oLEDG[4]~I .output_register_mode = "none";
defparam \oLEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDG[5]~I (
	.datain(\u2|Y_Cont [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDG[5]));
// synopsys translate_off
defparam \oLEDG[5]~I .input_async_reset = "none";
defparam \oLEDG[5]~I .input_power_up = "low";
defparam \oLEDG[5]~I .input_register_mode = "none";
defparam \oLEDG[5]~I .input_sync_reset = "none";
defparam \oLEDG[5]~I .oe_async_reset = "none";
defparam \oLEDG[5]~I .oe_power_up = "low";
defparam \oLEDG[5]~I .oe_register_mode = "none";
defparam \oLEDG[5]~I .oe_sync_reset = "none";
defparam \oLEDG[5]~I .operation_mode = "output";
defparam \oLEDG[5]~I .output_async_reset = "none";
defparam \oLEDG[5]~I .output_power_up = "low";
defparam \oLEDG[5]~I .output_register_mode = "none";
defparam \oLEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDG[6]~I (
	.datain(\u2|Y_Cont [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDG[6]));
// synopsys translate_off
defparam \oLEDG[6]~I .input_async_reset = "none";
defparam \oLEDG[6]~I .input_power_up = "low";
defparam \oLEDG[6]~I .input_register_mode = "none";
defparam \oLEDG[6]~I .input_sync_reset = "none";
defparam \oLEDG[6]~I .oe_async_reset = "none";
defparam \oLEDG[6]~I .oe_power_up = "low";
defparam \oLEDG[6]~I .oe_register_mode = "none";
defparam \oLEDG[6]~I .oe_sync_reset = "none";
defparam \oLEDG[6]~I .operation_mode = "output";
defparam \oLEDG[6]~I .output_async_reset = "none";
defparam \oLEDG[6]~I .output_power_up = "low";
defparam \oLEDG[6]~I .output_register_mode = "none";
defparam \oLEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDG[7]~I (
	.datain(\u2|Y_Cont [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDG[7]));
// synopsys translate_off
defparam \oLEDG[7]~I .input_async_reset = "none";
defparam \oLEDG[7]~I .input_power_up = "low";
defparam \oLEDG[7]~I .input_register_mode = "none";
defparam \oLEDG[7]~I .input_sync_reset = "none";
defparam \oLEDG[7]~I .oe_async_reset = "none";
defparam \oLEDG[7]~I .oe_power_up = "low";
defparam \oLEDG[7]~I .oe_register_mode = "none";
defparam \oLEDG[7]~I .oe_sync_reset = "none";
defparam \oLEDG[7]~I .operation_mode = "output";
defparam \oLEDG[7]~I .output_async_reset = "none";
defparam \oLEDG[7]~I .output_power_up = "low";
defparam \oLEDG[7]~I .output_register_mode = "none";
defparam \oLEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDG[8]~I (
	.datain(\u2|Y_Cont [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDG[8]));
// synopsys translate_off
defparam \oLEDG[8]~I .input_async_reset = "none";
defparam \oLEDG[8]~I .input_power_up = "low";
defparam \oLEDG[8]~I .input_register_mode = "none";
defparam \oLEDG[8]~I .input_sync_reset = "none";
defparam \oLEDG[8]~I .oe_async_reset = "none";
defparam \oLEDG[8]~I .oe_power_up = "low";
defparam \oLEDG[8]~I .oe_register_mode = "none";
defparam \oLEDG[8]~I .oe_sync_reset = "none";
defparam \oLEDG[8]~I .operation_mode = "output";
defparam \oLEDG[8]~I .output_async_reset = "none";
defparam \oLEDG[8]~I .output_power_up = "low";
defparam \oLEDG[8]~I .output_register_mode = "none";
defparam \oLEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[0]~I (
	.datain(\H0|state [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[0]));
// synopsys translate_off
defparam \oLEDR[0]~I .input_async_reset = "none";
defparam \oLEDR[0]~I .input_power_up = "low";
defparam \oLEDR[0]~I .input_register_mode = "none";
defparam \oLEDR[0]~I .input_sync_reset = "none";
defparam \oLEDR[0]~I .oe_async_reset = "none";
defparam \oLEDR[0]~I .oe_power_up = "low";
defparam \oLEDR[0]~I .oe_register_mode = "none";
defparam \oLEDR[0]~I .oe_sync_reset = "none";
defparam \oLEDR[0]~I .operation_mode = "output";
defparam \oLEDR[0]~I .output_async_reset = "none";
defparam \oLEDR[0]~I .output_power_up = "low";
defparam \oLEDR[0]~I .output_register_mode = "none";
defparam \oLEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[1]~I (
	.datain(\H0|state [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[1]));
// synopsys translate_off
defparam \oLEDR[1]~I .input_async_reset = "none";
defparam \oLEDR[1]~I .input_power_up = "low";
defparam \oLEDR[1]~I .input_register_mode = "none";
defparam \oLEDR[1]~I .input_sync_reset = "none";
defparam \oLEDR[1]~I .oe_async_reset = "none";
defparam \oLEDR[1]~I .oe_power_up = "low";
defparam \oLEDR[1]~I .oe_register_mode = "none";
defparam \oLEDR[1]~I .oe_sync_reset = "none";
defparam \oLEDR[1]~I .operation_mode = "output";
defparam \oLEDR[1]~I .output_async_reset = "none";
defparam \oLEDR[1]~I .output_power_up = "low";
defparam \oLEDR[1]~I .output_register_mode = "none";
defparam \oLEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[2]~I (
	.datain(\H0|Gr_Out_His [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[2]));
// synopsys translate_off
defparam \oLEDR[2]~I .input_async_reset = "none";
defparam \oLEDR[2]~I .input_power_up = "low";
defparam \oLEDR[2]~I .input_register_mode = "none";
defparam \oLEDR[2]~I .input_sync_reset = "none";
defparam \oLEDR[2]~I .oe_async_reset = "none";
defparam \oLEDR[2]~I .oe_power_up = "low";
defparam \oLEDR[2]~I .oe_register_mode = "none";
defparam \oLEDR[2]~I .oe_sync_reset = "none";
defparam \oLEDR[2]~I .operation_mode = "output";
defparam \oLEDR[2]~I .output_async_reset = "none";
defparam \oLEDR[2]~I .output_power_up = "low";
defparam \oLEDR[2]~I .output_register_mode = "none";
defparam \oLEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[3]~I (
	.datain(\H0|Gr_Out_His [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[3]));
// synopsys translate_off
defparam \oLEDR[3]~I .input_async_reset = "none";
defparam \oLEDR[3]~I .input_power_up = "low";
defparam \oLEDR[3]~I .input_register_mode = "none";
defparam \oLEDR[3]~I .input_sync_reset = "none";
defparam \oLEDR[3]~I .oe_async_reset = "none";
defparam \oLEDR[3]~I .oe_power_up = "low";
defparam \oLEDR[3]~I .oe_register_mode = "none";
defparam \oLEDR[3]~I .oe_sync_reset = "none";
defparam \oLEDR[3]~I .operation_mode = "output";
defparam \oLEDR[3]~I .output_async_reset = "none";
defparam \oLEDR[3]~I .output_power_up = "low";
defparam \oLEDR[3]~I .output_register_mode = "none";
defparam \oLEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[4]~I (
	.datain(\H0|Gr_Out_His [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[4]));
// synopsys translate_off
defparam \oLEDR[4]~I .input_async_reset = "none";
defparam \oLEDR[4]~I .input_power_up = "low";
defparam \oLEDR[4]~I .input_register_mode = "none";
defparam \oLEDR[4]~I .input_sync_reset = "none";
defparam \oLEDR[4]~I .oe_async_reset = "none";
defparam \oLEDR[4]~I .oe_power_up = "low";
defparam \oLEDR[4]~I .oe_register_mode = "none";
defparam \oLEDR[4]~I .oe_sync_reset = "none";
defparam \oLEDR[4]~I .operation_mode = "output";
defparam \oLEDR[4]~I .output_async_reset = "none";
defparam \oLEDR[4]~I .output_power_up = "low";
defparam \oLEDR[4]~I .output_register_mode = "none";
defparam \oLEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[5]~I (
	.datain(\H0|Gr_Out_His [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[5]));
// synopsys translate_off
defparam \oLEDR[5]~I .input_async_reset = "none";
defparam \oLEDR[5]~I .input_power_up = "low";
defparam \oLEDR[5]~I .input_register_mode = "none";
defparam \oLEDR[5]~I .input_sync_reset = "none";
defparam \oLEDR[5]~I .oe_async_reset = "none";
defparam \oLEDR[5]~I .oe_power_up = "low";
defparam \oLEDR[5]~I .oe_register_mode = "none";
defparam \oLEDR[5]~I .oe_sync_reset = "none";
defparam \oLEDR[5]~I .operation_mode = "output";
defparam \oLEDR[5]~I .output_async_reset = "none";
defparam \oLEDR[5]~I .output_power_up = "low";
defparam \oLEDR[5]~I .output_register_mode = "none";
defparam \oLEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[6]~I (
	.datain(\H0|Gr_Out_His [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[6]));
// synopsys translate_off
defparam \oLEDR[6]~I .input_async_reset = "none";
defparam \oLEDR[6]~I .input_power_up = "low";
defparam \oLEDR[6]~I .input_register_mode = "none";
defparam \oLEDR[6]~I .input_sync_reset = "none";
defparam \oLEDR[6]~I .oe_async_reset = "none";
defparam \oLEDR[6]~I .oe_power_up = "low";
defparam \oLEDR[6]~I .oe_register_mode = "none";
defparam \oLEDR[6]~I .oe_sync_reset = "none";
defparam \oLEDR[6]~I .operation_mode = "output";
defparam \oLEDR[6]~I .output_async_reset = "none";
defparam \oLEDR[6]~I .output_power_up = "low";
defparam \oLEDR[6]~I .output_register_mode = "none";
defparam \oLEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[7]~I (
	.datain(\H0|Gr_Out_His [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[7]));
// synopsys translate_off
defparam \oLEDR[7]~I .input_async_reset = "none";
defparam \oLEDR[7]~I .input_power_up = "low";
defparam \oLEDR[7]~I .input_register_mode = "none";
defparam \oLEDR[7]~I .input_sync_reset = "none";
defparam \oLEDR[7]~I .oe_async_reset = "none";
defparam \oLEDR[7]~I .oe_power_up = "low";
defparam \oLEDR[7]~I .oe_register_mode = "none";
defparam \oLEDR[7]~I .oe_sync_reset = "none";
defparam \oLEDR[7]~I .operation_mode = "output";
defparam \oLEDR[7]~I .output_async_reset = "none";
defparam \oLEDR[7]~I .output_power_up = "low";
defparam \oLEDR[7]~I .output_register_mode = "none";
defparam \oLEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[8]~I (
	.datain(\H0|Gr_Out_His [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[8]));
// synopsys translate_off
defparam \oLEDR[8]~I .input_async_reset = "none";
defparam \oLEDR[8]~I .input_power_up = "low";
defparam \oLEDR[8]~I .input_register_mode = "none";
defparam \oLEDR[8]~I .input_sync_reset = "none";
defparam \oLEDR[8]~I .oe_async_reset = "none";
defparam \oLEDR[8]~I .oe_power_up = "low";
defparam \oLEDR[8]~I .oe_register_mode = "none";
defparam \oLEDR[8]~I .oe_sync_reset = "none";
defparam \oLEDR[8]~I .operation_mode = "output";
defparam \oLEDR[8]~I .output_async_reset = "none";
defparam \oLEDR[8]~I .output_power_up = "low";
defparam \oLEDR[8]~I .output_register_mode = "none";
defparam \oLEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[9]~I (
	.datain(\H0|Gr_Out_His [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[9]));
// synopsys translate_off
defparam \oLEDR[9]~I .input_async_reset = "none";
defparam \oLEDR[9]~I .input_power_up = "low";
defparam \oLEDR[9]~I .input_register_mode = "none";
defparam \oLEDR[9]~I .input_sync_reset = "none";
defparam \oLEDR[9]~I .oe_async_reset = "none";
defparam \oLEDR[9]~I .oe_power_up = "low";
defparam \oLEDR[9]~I .oe_register_mode = "none";
defparam \oLEDR[9]~I .oe_sync_reset = "none";
defparam \oLEDR[9]~I .operation_mode = "output";
defparam \oLEDR[9]~I .output_async_reset = "none";
defparam \oLEDR[9]~I .output_power_up = "low";
defparam \oLEDR[9]~I .output_register_mode = "none";
defparam \oLEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[10]~I (
	.datain(rCCD_FVAL),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[10]));
// synopsys translate_off
defparam \oLEDR[10]~I .input_async_reset = "none";
defparam \oLEDR[10]~I .input_power_up = "low";
defparam \oLEDR[10]~I .input_register_mode = "none";
defparam \oLEDR[10]~I .input_sync_reset = "none";
defparam \oLEDR[10]~I .oe_async_reset = "none";
defparam \oLEDR[10]~I .oe_power_up = "low";
defparam \oLEDR[10]~I .oe_register_mode = "none";
defparam \oLEDR[10]~I .oe_sync_reset = "none";
defparam \oLEDR[10]~I .operation_mode = "output";
defparam \oLEDR[10]~I .output_async_reset = "none";
defparam \oLEDR[10]~I .output_power_up = "low";
defparam \oLEDR[10]~I .output_register_mode = "none";
defparam \oLEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[11]~I (
	.datain(!\oLEDR~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[11]));
// synopsys translate_off
defparam \oLEDR[11]~I .input_async_reset = "none";
defparam \oLEDR[11]~I .input_power_up = "low";
defparam \oLEDR[11]~I .input_register_mode = "none";
defparam \oLEDR[11]~I .input_sync_reset = "none";
defparam \oLEDR[11]~I .oe_async_reset = "none";
defparam \oLEDR[11]~I .oe_power_up = "low";
defparam \oLEDR[11]~I .oe_register_mode = "none";
defparam \oLEDR[11]~I .oe_sync_reset = "none";
defparam \oLEDR[11]~I .operation_mode = "output";
defparam \oLEDR[11]~I .output_async_reset = "none";
defparam \oLEDR[11]~I .output_power_up = "low";
defparam \oLEDR[11]~I .output_register_mode = "none";
defparam \oLEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[12]));
// synopsys translate_off
defparam \oLEDR[12]~I .input_async_reset = "none";
defparam \oLEDR[12]~I .input_power_up = "low";
defparam \oLEDR[12]~I .input_register_mode = "none";
defparam \oLEDR[12]~I .input_sync_reset = "none";
defparam \oLEDR[12]~I .oe_async_reset = "none";
defparam \oLEDR[12]~I .oe_power_up = "low";
defparam \oLEDR[12]~I .oe_register_mode = "none";
defparam \oLEDR[12]~I .oe_sync_reset = "none";
defparam \oLEDR[12]~I .operation_mode = "output";
defparam \oLEDR[12]~I .output_async_reset = "none";
defparam \oLEDR[12]~I .output_power_up = "low";
defparam \oLEDR[12]~I .output_register_mode = "none";
defparam \oLEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[13]));
// synopsys translate_off
defparam \oLEDR[13]~I .input_async_reset = "none";
defparam \oLEDR[13]~I .input_power_up = "low";
defparam \oLEDR[13]~I .input_register_mode = "none";
defparam \oLEDR[13]~I .input_sync_reset = "none";
defparam \oLEDR[13]~I .oe_async_reset = "none";
defparam \oLEDR[13]~I .oe_power_up = "low";
defparam \oLEDR[13]~I .oe_register_mode = "none";
defparam \oLEDR[13]~I .oe_sync_reset = "none";
defparam \oLEDR[13]~I .operation_mode = "output";
defparam \oLEDR[13]~I .output_async_reset = "none";
defparam \oLEDR[13]~I .output_power_up = "low";
defparam \oLEDR[13]~I .output_register_mode = "none";
defparam \oLEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[14]));
// synopsys translate_off
defparam \oLEDR[14]~I .input_async_reset = "none";
defparam \oLEDR[14]~I .input_power_up = "low";
defparam \oLEDR[14]~I .input_register_mode = "none";
defparam \oLEDR[14]~I .input_sync_reset = "none";
defparam \oLEDR[14]~I .oe_async_reset = "none";
defparam \oLEDR[14]~I .oe_power_up = "low";
defparam \oLEDR[14]~I .oe_register_mode = "none";
defparam \oLEDR[14]~I .oe_sync_reset = "none";
defparam \oLEDR[14]~I .operation_mode = "output";
defparam \oLEDR[14]~I .output_async_reset = "none";
defparam \oLEDR[14]~I .output_power_up = "low";
defparam \oLEDR[14]~I .output_register_mode = "none";
defparam \oLEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[15]));
// synopsys translate_off
defparam \oLEDR[15]~I .input_async_reset = "none";
defparam \oLEDR[15]~I .input_power_up = "low";
defparam \oLEDR[15]~I .input_register_mode = "none";
defparam \oLEDR[15]~I .input_sync_reset = "none";
defparam \oLEDR[15]~I .oe_async_reset = "none";
defparam \oLEDR[15]~I .oe_power_up = "low";
defparam \oLEDR[15]~I .oe_register_mode = "none";
defparam \oLEDR[15]~I .oe_sync_reset = "none";
defparam \oLEDR[15]~I .operation_mode = "output";
defparam \oLEDR[15]~I .output_async_reset = "none";
defparam \oLEDR[15]~I .output_power_up = "low";
defparam \oLEDR[15]~I .output_register_mode = "none";
defparam \oLEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[16]));
// synopsys translate_off
defparam \oLEDR[16]~I .input_async_reset = "none";
defparam \oLEDR[16]~I .input_power_up = "low";
defparam \oLEDR[16]~I .input_register_mode = "none";
defparam \oLEDR[16]~I .input_sync_reset = "none";
defparam \oLEDR[16]~I .oe_async_reset = "none";
defparam \oLEDR[16]~I .oe_power_up = "low";
defparam \oLEDR[16]~I .oe_register_mode = "none";
defparam \oLEDR[16]~I .oe_sync_reset = "none";
defparam \oLEDR[16]~I .operation_mode = "output";
defparam \oLEDR[16]~I .output_async_reset = "none";
defparam \oLEDR[16]~I .output_power_up = "low";
defparam \oLEDR[16]~I .output_register_mode = "none";
defparam \oLEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLEDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLEDR[17]));
// synopsys translate_off
defparam \oLEDR[17]~I .input_async_reset = "none";
defparam \oLEDR[17]~I .input_power_up = "low";
defparam \oLEDR[17]~I .input_register_mode = "none";
defparam \oLEDR[17]~I .input_sync_reset = "none";
defparam \oLEDR[17]~I .oe_async_reset = "none";
defparam \oLEDR[17]~I .oe_power_up = "low";
defparam \oLEDR[17]~I .oe_register_mode = "none";
defparam \oLEDR[17]~I .oe_sync_reset = "none";
defparam \oLEDR[17]~I .operation_mode = "output";
defparam \oLEDR[17]~I .output_async_reset = "none";
defparam \oLEDR[17]~I .output_power_up = "low";
defparam \oLEDR[17]~I .output_register_mode = "none";
defparam \oLEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oUART_TXD~I (
	.datain(\iUART_RXD~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oUART_TXD));
// synopsys translate_off
defparam \oUART_TXD~I .input_async_reset = "none";
defparam \oUART_TXD~I .input_power_up = "low";
defparam \oUART_TXD~I .input_register_mode = "none";
defparam \oUART_TXD~I .input_sync_reset = "none";
defparam \oUART_TXD~I .oe_async_reset = "none";
defparam \oUART_TXD~I .oe_power_up = "low";
defparam \oUART_TXD~I .oe_register_mode = "none";
defparam \oUART_TXD~I .oe_sync_reset = "none";
defparam \oUART_TXD~I .operation_mode = "output";
defparam \oUART_TXD~I .output_async_reset = "none";
defparam \oUART_TXD~I .output_power_up = "low";
defparam \oUART_TXD~I .output_register_mode = "none";
defparam \oUART_TXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oUART_CTS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oUART_CTS));
// synopsys translate_off
defparam \oUART_CTS~I .input_async_reset = "none";
defparam \oUART_CTS~I .input_power_up = "low";
defparam \oUART_CTS~I .input_register_mode = "none";
defparam \oUART_CTS~I .input_sync_reset = "none";
defparam \oUART_CTS~I .oe_async_reset = "none";
defparam \oUART_CTS~I .oe_power_up = "low";
defparam \oUART_CTS~I .oe_register_mode = "none";
defparam \oUART_CTS~I .oe_sync_reset = "none";
defparam \oUART_CTS~I .operation_mode = "output";
defparam \oUART_CTS~I .output_async_reset = "none";
defparam \oUART_CTS~I .output_power_up = "low";
defparam \oUART_CTS~I .output_register_mode = "none";
defparam \oUART_CTS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iUART_RTS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iUART_RTS));
// synopsys translate_off
defparam \iUART_RTS~I .input_async_reset = "none";
defparam \iUART_RTS~I .input_power_up = "low";
defparam \iUART_RTS~I .input_register_mode = "none";
defparam \iUART_RTS~I .input_sync_reset = "none";
defparam \iUART_RTS~I .oe_async_reset = "none";
defparam \iUART_RTS~I .oe_power_up = "low";
defparam \iUART_RTS~I .oe_register_mode = "none";
defparam \iUART_RTS~I .oe_sync_reset = "none";
defparam \iUART_RTS~I .operation_mode = "input";
defparam \iUART_RTS~I .output_async_reset = "none";
defparam \iUART_RTS~I .output_power_up = "low";
defparam \iUART_RTS~I .output_register_mode = "none";
defparam \iUART_RTS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oIRDA_TXD~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oIRDA_TXD));
// synopsys translate_off
defparam \oIRDA_TXD~I .input_async_reset = "none";
defparam \oIRDA_TXD~I .input_power_up = "low";
defparam \oIRDA_TXD~I .input_register_mode = "none";
defparam \oIRDA_TXD~I .input_sync_reset = "none";
defparam \oIRDA_TXD~I .oe_async_reset = "none";
defparam \oIRDA_TXD~I .oe_power_up = "low";
defparam \oIRDA_TXD~I .oe_register_mode = "none";
defparam \oIRDA_TXD~I .oe_sync_reset = "none";
defparam \oIRDA_TXD~I .operation_mode = "output";
defparam \oIRDA_TXD~I .output_async_reset = "none";
defparam \oIRDA_TXD~I .output_power_up = "low";
defparam \oIRDA_TXD~I .output_register_mode = "none";
defparam \oIRDA_TXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iIRDA_RXD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iIRDA_RXD));
// synopsys translate_off
defparam \iIRDA_RXD~I .input_async_reset = "none";
defparam \iIRDA_RXD~I .input_power_up = "low";
defparam \iIRDA_RXD~I .input_register_mode = "none";
defparam \iIRDA_RXD~I .input_sync_reset = "none";
defparam \iIRDA_RXD~I .oe_async_reset = "none";
defparam \iIRDA_RXD~I .oe_power_up = "low";
defparam \iIRDA_RXD~I .oe_register_mode = "none";
defparam \iIRDA_RXD~I .oe_sync_reset = "none";
defparam \iIRDA_RXD~I .operation_mode = "input";
defparam \iIRDA_RXD~I .output_async_reset = "none";
defparam \iIRDA_RXD~I .output_power_up = "low";
defparam \iIRDA_RXD~I .output_register_mode = "none";
defparam \iIRDA_RXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_A[0]~I (
	.datain(\u7|SA [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_A[0]));
// synopsys translate_off
defparam \oDRAM0_A[0]~I .input_async_reset = "none";
defparam \oDRAM0_A[0]~I .input_power_up = "low";
defparam \oDRAM0_A[0]~I .input_register_mode = "none";
defparam \oDRAM0_A[0]~I .input_sync_reset = "none";
defparam \oDRAM0_A[0]~I .oe_async_reset = "none";
defparam \oDRAM0_A[0]~I .oe_power_up = "low";
defparam \oDRAM0_A[0]~I .oe_register_mode = "none";
defparam \oDRAM0_A[0]~I .oe_sync_reset = "none";
defparam \oDRAM0_A[0]~I .operation_mode = "output";
defparam \oDRAM0_A[0]~I .output_async_reset = "none";
defparam \oDRAM0_A[0]~I .output_power_up = "low";
defparam \oDRAM0_A[0]~I .output_register_mode = "none";
defparam \oDRAM0_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_A[1]~I (
	.datain(\u7|SA [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_A[1]));
// synopsys translate_off
defparam \oDRAM0_A[1]~I .input_async_reset = "none";
defparam \oDRAM0_A[1]~I .input_power_up = "low";
defparam \oDRAM0_A[1]~I .input_register_mode = "none";
defparam \oDRAM0_A[1]~I .input_sync_reset = "none";
defparam \oDRAM0_A[1]~I .oe_async_reset = "none";
defparam \oDRAM0_A[1]~I .oe_power_up = "low";
defparam \oDRAM0_A[1]~I .oe_register_mode = "none";
defparam \oDRAM0_A[1]~I .oe_sync_reset = "none";
defparam \oDRAM0_A[1]~I .operation_mode = "output";
defparam \oDRAM0_A[1]~I .output_async_reset = "none";
defparam \oDRAM0_A[1]~I .output_power_up = "low";
defparam \oDRAM0_A[1]~I .output_register_mode = "none";
defparam \oDRAM0_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_A[2]~I (
	.datain(\u7|SA [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_A[2]));
// synopsys translate_off
defparam \oDRAM0_A[2]~I .input_async_reset = "none";
defparam \oDRAM0_A[2]~I .input_power_up = "low";
defparam \oDRAM0_A[2]~I .input_register_mode = "none";
defparam \oDRAM0_A[2]~I .input_sync_reset = "none";
defparam \oDRAM0_A[2]~I .oe_async_reset = "none";
defparam \oDRAM0_A[2]~I .oe_power_up = "low";
defparam \oDRAM0_A[2]~I .oe_register_mode = "none";
defparam \oDRAM0_A[2]~I .oe_sync_reset = "none";
defparam \oDRAM0_A[2]~I .operation_mode = "output";
defparam \oDRAM0_A[2]~I .output_async_reset = "none";
defparam \oDRAM0_A[2]~I .output_power_up = "low";
defparam \oDRAM0_A[2]~I .output_register_mode = "none";
defparam \oDRAM0_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_A[3]~I (
	.datain(\u7|SA [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_A[3]));
// synopsys translate_off
defparam \oDRAM0_A[3]~I .input_async_reset = "none";
defparam \oDRAM0_A[3]~I .input_power_up = "low";
defparam \oDRAM0_A[3]~I .input_register_mode = "none";
defparam \oDRAM0_A[3]~I .input_sync_reset = "none";
defparam \oDRAM0_A[3]~I .oe_async_reset = "none";
defparam \oDRAM0_A[3]~I .oe_power_up = "low";
defparam \oDRAM0_A[3]~I .oe_register_mode = "none";
defparam \oDRAM0_A[3]~I .oe_sync_reset = "none";
defparam \oDRAM0_A[3]~I .operation_mode = "output";
defparam \oDRAM0_A[3]~I .output_async_reset = "none";
defparam \oDRAM0_A[3]~I .output_power_up = "low";
defparam \oDRAM0_A[3]~I .output_register_mode = "none";
defparam \oDRAM0_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_A[4]~I (
	.datain(\u7|SA [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_A[4]));
// synopsys translate_off
defparam \oDRAM0_A[4]~I .input_async_reset = "none";
defparam \oDRAM0_A[4]~I .input_power_up = "low";
defparam \oDRAM0_A[4]~I .input_register_mode = "none";
defparam \oDRAM0_A[4]~I .input_sync_reset = "none";
defparam \oDRAM0_A[4]~I .oe_async_reset = "none";
defparam \oDRAM0_A[4]~I .oe_power_up = "low";
defparam \oDRAM0_A[4]~I .oe_register_mode = "none";
defparam \oDRAM0_A[4]~I .oe_sync_reset = "none";
defparam \oDRAM0_A[4]~I .operation_mode = "output";
defparam \oDRAM0_A[4]~I .output_async_reset = "none";
defparam \oDRAM0_A[4]~I .output_power_up = "low";
defparam \oDRAM0_A[4]~I .output_register_mode = "none";
defparam \oDRAM0_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_A[5]~I (
	.datain(\u7|SA [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_A[5]));
// synopsys translate_off
defparam \oDRAM0_A[5]~I .input_async_reset = "none";
defparam \oDRAM0_A[5]~I .input_power_up = "low";
defparam \oDRAM0_A[5]~I .input_register_mode = "none";
defparam \oDRAM0_A[5]~I .input_sync_reset = "none";
defparam \oDRAM0_A[5]~I .oe_async_reset = "none";
defparam \oDRAM0_A[5]~I .oe_power_up = "low";
defparam \oDRAM0_A[5]~I .oe_register_mode = "none";
defparam \oDRAM0_A[5]~I .oe_sync_reset = "none";
defparam \oDRAM0_A[5]~I .operation_mode = "output";
defparam \oDRAM0_A[5]~I .output_async_reset = "none";
defparam \oDRAM0_A[5]~I .output_power_up = "low";
defparam \oDRAM0_A[5]~I .output_register_mode = "none";
defparam \oDRAM0_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_A[6]~I (
	.datain(\u7|SA [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_A[6]));
// synopsys translate_off
defparam \oDRAM0_A[6]~I .input_async_reset = "none";
defparam \oDRAM0_A[6]~I .input_power_up = "low";
defparam \oDRAM0_A[6]~I .input_register_mode = "none";
defparam \oDRAM0_A[6]~I .input_sync_reset = "none";
defparam \oDRAM0_A[6]~I .oe_async_reset = "none";
defparam \oDRAM0_A[6]~I .oe_power_up = "low";
defparam \oDRAM0_A[6]~I .oe_register_mode = "none";
defparam \oDRAM0_A[6]~I .oe_sync_reset = "none";
defparam \oDRAM0_A[6]~I .operation_mode = "output";
defparam \oDRAM0_A[6]~I .output_async_reset = "none";
defparam \oDRAM0_A[6]~I .output_power_up = "low";
defparam \oDRAM0_A[6]~I .output_register_mode = "none";
defparam \oDRAM0_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_A[7]~I (
	.datain(\u7|SA [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_A[7]));
// synopsys translate_off
defparam \oDRAM0_A[7]~I .input_async_reset = "none";
defparam \oDRAM0_A[7]~I .input_power_up = "low";
defparam \oDRAM0_A[7]~I .input_register_mode = "none";
defparam \oDRAM0_A[7]~I .input_sync_reset = "none";
defparam \oDRAM0_A[7]~I .oe_async_reset = "none";
defparam \oDRAM0_A[7]~I .oe_power_up = "low";
defparam \oDRAM0_A[7]~I .oe_register_mode = "none";
defparam \oDRAM0_A[7]~I .oe_sync_reset = "none";
defparam \oDRAM0_A[7]~I .operation_mode = "output";
defparam \oDRAM0_A[7]~I .output_async_reset = "none";
defparam \oDRAM0_A[7]~I .output_power_up = "low";
defparam \oDRAM0_A[7]~I .output_register_mode = "none";
defparam \oDRAM0_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_A[8]~I (
	.datain(\u7|SA [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_A[8]));
// synopsys translate_off
defparam \oDRAM0_A[8]~I .input_async_reset = "none";
defparam \oDRAM0_A[8]~I .input_power_up = "low";
defparam \oDRAM0_A[8]~I .input_register_mode = "none";
defparam \oDRAM0_A[8]~I .input_sync_reset = "none";
defparam \oDRAM0_A[8]~I .oe_async_reset = "none";
defparam \oDRAM0_A[8]~I .oe_power_up = "low";
defparam \oDRAM0_A[8]~I .oe_register_mode = "none";
defparam \oDRAM0_A[8]~I .oe_sync_reset = "none";
defparam \oDRAM0_A[8]~I .operation_mode = "output";
defparam \oDRAM0_A[8]~I .output_async_reset = "none";
defparam \oDRAM0_A[8]~I .output_power_up = "low";
defparam \oDRAM0_A[8]~I .output_register_mode = "none";
defparam \oDRAM0_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_A[9]~I (
	.datain(\u7|SA [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_A[9]));
// synopsys translate_off
defparam \oDRAM0_A[9]~I .input_async_reset = "none";
defparam \oDRAM0_A[9]~I .input_power_up = "low";
defparam \oDRAM0_A[9]~I .input_register_mode = "none";
defparam \oDRAM0_A[9]~I .input_sync_reset = "none";
defparam \oDRAM0_A[9]~I .oe_async_reset = "none";
defparam \oDRAM0_A[9]~I .oe_power_up = "low";
defparam \oDRAM0_A[9]~I .oe_register_mode = "none";
defparam \oDRAM0_A[9]~I .oe_sync_reset = "none";
defparam \oDRAM0_A[9]~I .operation_mode = "output";
defparam \oDRAM0_A[9]~I .output_async_reset = "none";
defparam \oDRAM0_A[9]~I .output_power_up = "low";
defparam \oDRAM0_A[9]~I .output_register_mode = "none";
defparam \oDRAM0_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_A[10]~I (
	.datain(\u7|SA [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_A[10]));
// synopsys translate_off
defparam \oDRAM0_A[10]~I .input_async_reset = "none";
defparam \oDRAM0_A[10]~I .input_power_up = "low";
defparam \oDRAM0_A[10]~I .input_register_mode = "none";
defparam \oDRAM0_A[10]~I .input_sync_reset = "none";
defparam \oDRAM0_A[10]~I .oe_async_reset = "none";
defparam \oDRAM0_A[10]~I .oe_power_up = "low";
defparam \oDRAM0_A[10]~I .oe_register_mode = "none";
defparam \oDRAM0_A[10]~I .oe_sync_reset = "none";
defparam \oDRAM0_A[10]~I .operation_mode = "output";
defparam \oDRAM0_A[10]~I .output_async_reset = "none";
defparam \oDRAM0_A[10]~I .output_power_up = "low";
defparam \oDRAM0_A[10]~I .output_register_mode = "none";
defparam \oDRAM0_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_A[11]~I (
	.datain(\u7|SA [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_A[11]));
// synopsys translate_off
defparam \oDRAM0_A[11]~I .input_async_reset = "none";
defparam \oDRAM0_A[11]~I .input_power_up = "low";
defparam \oDRAM0_A[11]~I .input_register_mode = "none";
defparam \oDRAM0_A[11]~I .input_sync_reset = "none";
defparam \oDRAM0_A[11]~I .oe_async_reset = "none";
defparam \oDRAM0_A[11]~I .oe_power_up = "low";
defparam \oDRAM0_A[11]~I .oe_register_mode = "none";
defparam \oDRAM0_A[11]~I .oe_sync_reset = "none";
defparam \oDRAM0_A[11]~I .operation_mode = "output";
defparam \oDRAM0_A[11]~I .output_async_reset = "none";
defparam \oDRAM0_A[11]~I .output_power_up = "low";
defparam \oDRAM0_A[11]~I .output_register_mode = "none";
defparam \oDRAM0_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_A[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_A[12]));
// synopsys translate_off
defparam \oDRAM0_A[12]~I .input_async_reset = "none";
defparam \oDRAM0_A[12]~I .input_power_up = "low";
defparam \oDRAM0_A[12]~I .input_register_mode = "none";
defparam \oDRAM0_A[12]~I .input_sync_reset = "none";
defparam \oDRAM0_A[12]~I .oe_async_reset = "none";
defparam \oDRAM0_A[12]~I .oe_power_up = "low";
defparam \oDRAM0_A[12]~I .oe_register_mode = "none";
defparam \oDRAM0_A[12]~I .oe_sync_reset = "none";
defparam \oDRAM0_A[12]~I .operation_mode = "output";
defparam \oDRAM0_A[12]~I .output_async_reset = "none";
defparam \oDRAM0_A[12]~I .output_power_up = "low";
defparam \oDRAM0_A[12]~I .output_register_mode = "none";
defparam \oDRAM0_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_A[0]~I (
	.datain(\u8|SA [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_A[0]));
// synopsys translate_off
defparam \oDRAM1_A[0]~I .input_async_reset = "none";
defparam \oDRAM1_A[0]~I .input_power_up = "low";
defparam \oDRAM1_A[0]~I .input_register_mode = "none";
defparam \oDRAM1_A[0]~I .input_sync_reset = "none";
defparam \oDRAM1_A[0]~I .oe_async_reset = "none";
defparam \oDRAM1_A[0]~I .oe_power_up = "low";
defparam \oDRAM1_A[0]~I .oe_register_mode = "none";
defparam \oDRAM1_A[0]~I .oe_sync_reset = "none";
defparam \oDRAM1_A[0]~I .operation_mode = "output";
defparam \oDRAM1_A[0]~I .output_async_reset = "none";
defparam \oDRAM1_A[0]~I .output_power_up = "low";
defparam \oDRAM1_A[0]~I .output_register_mode = "none";
defparam \oDRAM1_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_A[1]~I (
	.datain(\u8|SA [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_A[1]));
// synopsys translate_off
defparam \oDRAM1_A[1]~I .input_async_reset = "none";
defparam \oDRAM1_A[1]~I .input_power_up = "low";
defparam \oDRAM1_A[1]~I .input_register_mode = "none";
defparam \oDRAM1_A[1]~I .input_sync_reset = "none";
defparam \oDRAM1_A[1]~I .oe_async_reset = "none";
defparam \oDRAM1_A[1]~I .oe_power_up = "low";
defparam \oDRAM1_A[1]~I .oe_register_mode = "none";
defparam \oDRAM1_A[1]~I .oe_sync_reset = "none";
defparam \oDRAM1_A[1]~I .operation_mode = "output";
defparam \oDRAM1_A[1]~I .output_async_reset = "none";
defparam \oDRAM1_A[1]~I .output_power_up = "low";
defparam \oDRAM1_A[1]~I .output_register_mode = "none";
defparam \oDRAM1_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_A[2]~I (
	.datain(\u8|SA [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_A[2]));
// synopsys translate_off
defparam \oDRAM1_A[2]~I .input_async_reset = "none";
defparam \oDRAM1_A[2]~I .input_power_up = "low";
defparam \oDRAM1_A[2]~I .input_register_mode = "none";
defparam \oDRAM1_A[2]~I .input_sync_reset = "none";
defparam \oDRAM1_A[2]~I .oe_async_reset = "none";
defparam \oDRAM1_A[2]~I .oe_power_up = "low";
defparam \oDRAM1_A[2]~I .oe_register_mode = "none";
defparam \oDRAM1_A[2]~I .oe_sync_reset = "none";
defparam \oDRAM1_A[2]~I .operation_mode = "output";
defparam \oDRAM1_A[2]~I .output_async_reset = "none";
defparam \oDRAM1_A[2]~I .output_power_up = "low";
defparam \oDRAM1_A[2]~I .output_register_mode = "none";
defparam \oDRAM1_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_A[3]~I (
	.datain(\u8|SA [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_A[3]));
// synopsys translate_off
defparam \oDRAM1_A[3]~I .input_async_reset = "none";
defparam \oDRAM1_A[3]~I .input_power_up = "low";
defparam \oDRAM1_A[3]~I .input_register_mode = "none";
defparam \oDRAM1_A[3]~I .input_sync_reset = "none";
defparam \oDRAM1_A[3]~I .oe_async_reset = "none";
defparam \oDRAM1_A[3]~I .oe_power_up = "low";
defparam \oDRAM1_A[3]~I .oe_register_mode = "none";
defparam \oDRAM1_A[3]~I .oe_sync_reset = "none";
defparam \oDRAM1_A[3]~I .operation_mode = "output";
defparam \oDRAM1_A[3]~I .output_async_reset = "none";
defparam \oDRAM1_A[3]~I .output_power_up = "low";
defparam \oDRAM1_A[3]~I .output_register_mode = "none";
defparam \oDRAM1_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_A[4]~I (
	.datain(\u8|SA [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_A[4]));
// synopsys translate_off
defparam \oDRAM1_A[4]~I .input_async_reset = "none";
defparam \oDRAM1_A[4]~I .input_power_up = "low";
defparam \oDRAM1_A[4]~I .input_register_mode = "none";
defparam \oDRAM1_A[4]~I .input_sync_reset = "none";
defparam \oDRAM1_A[4]~I .oe_async_reset = "none";
defparam \oDRAM1_A[4]~I .oe_power_up = "low";
defparam \oDRAM1_A[4]~I .oe_register_mode = "none";
defparam \oDRAM1_A[4]~I .oe_sync_reset = "none";
defparam \oDRAM1_A[4]~I .operation_mode = "output";
defparam \oDRAM1_A[4]~I .output_async_reset = "none";
defparam \oDRAM1_A[4]~I .output_power_up = "low";
defparam \oDRAM1_A[4]~I .output_register_mode = "none";
defparam \oDRAM1_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_A[5]~I (
	.datain(\u8|SA [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_A[5]));
// synopsys translate_off
defparam \oDRAM1_A[5]~I .input_async_reset = "none";
defparam \oDRAM1_A[5]~I .input_power_up = "low";
defparam \oDRAM1_A[5]~I .input_register_mode = "none";
defparam \oDRAM1_A[5]~I .input_sync_reset = "none";
defparam \oDRAM1_A[5]~I .oe_async_reset = "none";
defparam \oDRAM1_A[5]~I .oe_power_up = "low";
defparam \oDRAM1_A[5]~I .oe_register_mode = "none";
defparam \oDRAM1_A[5]~I .oe_sync_reset = "none";
defparam \oDRAM1_A[5]~I .operation_mode = "output";
defparam \oDRAM1_A[5]~I .output_async_reset = "none";
defparam \oDRAM1_A[5]~I .output_power_up = "low";
defparam \oDRAM1_A[5]~I .output_register_mode = "none";
defparam \oDRAM1_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_A[6]~I (
	.datain(\u8|SA [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_A[6]));
// synopsys translate_off
defparam \oDRAM1_A[6]~I .input_async_reset = "none";
defparam \oDRAM1_A[6]~I .input_power_up = "low";
defparam \oDRAM1_A[6]~I .input_register_mode = "none";
defparam \oDRAM1_A[6]~I .input_sync_reset = "none";
defparam \oDRAM1_A[6]~I .oe_async_reset = "none";
defparam \oDRAM1_A[6]~I .oe_power_up = "low";
defparam \oDRAM1_A[6]~I .oe_register_mode = "none";
defparam \oDRAM1_A[6]~I .oe_sync_reset = "none";
defparam \oDRAM1_A[6]~I .operation_mode = "output";
defparam \oDRAM1_A[6]~I .output_async_reset = "none";
defparam \oDRAM1_A[6]~I .output_power_up = "low";
defparam \oDRAM1_A[6]~I .output_register_mode = "none";
defparam \oDRAM1_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_A[7]~I (
	.datain(\u8|SA [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_A[7]));
// synopsys translate_off
defparam \oDRAM1_A[7]~I .input_async_reset = "none";
defparam \oDRAM1_A[7]~I .input_power_up = "low";
defparam \oDRAM1_A[7]~I .input_register_mode = "none";
defparam \oDRAM1_A[7]~I .input_sync_reset = "none";
defparam \oDRAM1_A[7]~I .oe_async_reset = "none";
defparam \oDRAM1_A[7]~I .oe_power_up = "low";
defparam \oDRAM1_A[7]~I .oe_register_mode = "none";
defparam \oDRAM1_A[7]~I .oe_sync_reset = "none";
defparam \oDRAM1_A[7]~I .operation_mode = "output";
defparam \oDRAM1_A[7]~I .output_async_reset = "none";
defparam \oDRAM1_A[7]~I .output_power_up = "low";
defparam \oDRAM1_A[7]~I .output_register_mode = "none";
defparam \oDRAM1_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_A[8]~I (
	.datain(\u8|SA [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_A[8]));
// synopsys translate_off
defparam \oDRAM1_A[8]~I .input_async_reset = "none";
defparam \oDRAM1_A[8]~I .input_power_up = "low";
defparam \oDRAM1_A[8]~I .input_register_mode = "none";
defparam \oDRAM1_A[8]~I .input_sync_reset = "none";
defparam \oDRAM1_A[8]~I .oe_async_reset = "none";
defparam \oDRAM1_A[8]~I .oe_power_up = "low";
defparam \oDRAM1_A[8]~I .oe_register_mode = "none";
defparam \oDRAM1_A[8]~I .oe_sync_reset = "none";
defparam \oDRAM1_A[8]~I .operation_mode = "output";
defparam \oDRAM1_A[8]~I .output_async_reset = "none";
defparam \oDRAM1_A[8]~I .output_power_up = "low";
defparam \oDRAM1_A[8]~I .output_register_mode = "none";
defparam \oDRAM1_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_A[9]~I (
	.datain(\u8|SA [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_A[9]));
// synopsys translate_off
defparam \oDRAM1_A[9]~I .input_async_reset = "none";
defparam \oDRAM1_A[9]~I .input_power_up = "low";
defparam \oDRAM1_A[9]~I .input_register_mode = "none";
defparam \oDRAM1_A[9]~I .input_sync_reset = "none";
defparam \oDRAM1_A[9]~I .oe_async_reset = "none";
defparam \oDRAM1_A[9]~I .oe_power_up = "low";
defparam \oDRAM1_A[9]~I .oe_register_mode = "none";
defparam \oDRAM1_A[9]~I .oe_sync_reset = "none";
defparam \oDRAM1_A[9]~I .operation_mode = "output";
defparam \oDRAM1_A[9]~I .output_async_reset = "none";
defparam \oDRAM1_A[9]~I .output_power_up = "low";
defparam \oDRAM1_A[9]~I .output_register_mode = "none";
defparam \oDRAM1_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_A[10]~I (
	.datain(\u8|SA [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_A[10]));
// synopsys translate_off
defparam \oDRAM1_A[10]~I .input_async_reset = "none";
defparam \oDRAM1_A[10]~I .input_power_up = "low";
defparam \oDRAM1_A[10]~I .input_register_mode = "none";
defparam \oDRAM1_A[10]~I .input_sync_reset = "none";
defparam \oDRAM1_A[10]~I .oe_async_reset = "none";
defparam \oDRAM1_A[10]~I .oe_power_up = "low";
defparam \oDRAM1_A[10]~I .oe_register_mode = "none";
defparam \oDRAM1_A[10]~I .oe_sync_reset = "none";
defparam \oDRAM1_A[10]~I .operation_mode = "output";
defparam \oDRAM1_A[10]~I .output_async_reset = "none";
defparam \oDRAM1_A[10]~I .output_power_up = "low";
defparam \oDRAM1_A[10]~I .output_register_mode = "none";
defparam \oDRAM1_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_A[11]~I (
	.datain(\u8|SA [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_A[11]));
// synopsys translate_off
defparam \oDRAM1_A[11]~I .input_async_reset = "none";
defparam \oDRAM1_A[11]~I .input_power_up = "low";
defparam \oDRAM1_A[11]~I .input_register_mode = "none";
defparam \oDRAM1_A[11]~I .input_sync_reset = "none";
defparam \oDRAM1_A[11]~I .oe_async_reset = "none";
defparam \oDRAM1_A[11]~I .oe_power_up = "low";
defparam \oDRAM1_A[11]~I .oe_register_mode = "none";
defparam \oDRAM1_A[11]~I .oe_sync_reset = "none";
defparam \oDRAM1_A[11]~I .operation_mode = "output";
defparam \oDRAM1_A[11]~I .output_async_reset = "none";
defparam \oDRAM1_A[11]~I .output_power_up = "low";
defparam \oDRAM1_A[11]~I .output_register_mode = "none";
defparam \oDRAM1_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_A[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_A[12]));
// synopsys translate_off
defparam \oDRAM1_A[12]~I .input_async_reset = "none";
defparam \oDRAM1_A[12]~I .input_power_up = "low";
defparam \oDRAM1_A[12]~I .input_register_mode = "none";
defparam \oDRAM1_A[12]~I .input_sync_reset = "none";
defparam \oDRAM1_A[12]~I .oe_async_reset = "none";
defparam \oDRAM1_A[12]~I .oe_power_up = "low";
defparam \oDRAM1_A[12]~I .oe_register_mode = "none";
defparam \oDRAM1_A[12]~I .oe_sync_reset = "none";
defparam \oDRAM1_A[12]~I .operation_mode = "output";
defparam \oDRAM1_A[12]~I .output_async_reset = "none";
defparam \oDRAM1_A[12]~I .output_power_up = "low";
defparam \oDRAM1_A[12]~I .output_register_mode = "none";
defparam \oDRAM1_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_LDQM0~I (
	.datain(\u7|DQM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_LDQM0));
// synopsys translate_off
defparam \oDRAM0_LDQM0~I .input_async_reset = "none";
defparam \oDRAM0_LDQM0~I .input_power_up = "low";
defparam \oDRAM0_LDQM0~I .input_register_mode = "none";
defparam \oDRAM0_LDQM0~I .input_sync_reset = "none";
defparam \oDRAM0_LDQM0~I .oe_async_reset = "none";
defparam \oDRAM0_LDQM0~I .oe_power_up = "low";
defparam \oDRAM0_LDQM0~I .oe_register_mode = "none";
defparam \oDRAM0_LDQM0~I .oe_sync_reset = "none";
defparam \oDRAM0_LDQM0~I .operation_mode = "output";
defparam \oDRAM0_LDQM0~I .output_async_reset = "none";
defparam \oDRAM0_LDQM0~I .output_power_up = "low";
defparam \oDRAM0_LDQM0~I .output_register_mode = "none";
defparam \oDRAM0_LDQM0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_LDQM0~I (
	.datain(\u8|DQM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_LDQM0));
// synopsys translate_off
defparam \oDRAM1_LDQM0~I .input_async_reset = "none";
defparam \oDRAM1_LDQM0~I .input_power_up = "low";
defparam \oDRAM1_LDQM0~I .input_register_mode = "none";
defparam \oDRAM1_LDQM0~I .input_sync_reset = "none";
defparam \oDRAM1_LDQM0~I .oe_async_reset = "none";
defparam \oDRAM1_LDQM0~I .oe_power_up = "low";
defparam \oDRAM1_LDQM0~I .oe_register_mode = "none";
defparam \oDRAM1_LDQM0~I .oe_sync_reset = "none";
defparam \oDRAM1_LDQM0~I .operation_mode = "output";
defparam \oDRAM1_LDQM0~I .output_async_reset = "none";
defparam \oDRAM1_LDQM0~I .output_power_up = "low";
defparam \oDRAM1_LDQM0~I .output_register_mode = "none";
defparam \oDRAM1_LDQM0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_UDQM1~I (
	.datain(\u7|DQM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_UDQM1));
// synopsys translate_off
defparam \oDRAM0_UDQM1~I .input_async_reset = "none";
defparam \oDRAM0_UDQM1~I .input_power_up = "low";
defparam \oDRAM0_UDQM1~I .input_register_mode = "none";
defparam \oDRAM0_UDQM1~I .input_sync_reset = "none";
defparam \oDRAM0_UDQM1~I .oe_async_reset = "none";
defparam \oDRAM0_UDQM1~I .oe_power_up = "low";
defparam \oDRAM0_UDQM1~I .oe_register_mode = "none";
defparam \oDRAM0_UDQM1~I .oe_sync_reset = "none";
defparam \oDRAM0_UDQM1~I .operation_mode = "output";
defparam \oDRAM0_UDQM1~I .output_async_reset = "none";
defparam \oDRAM0_UDQM1~I .output_power_up = "low";
defparam \oDRAM0_UDQM1~I .output_register_mode = "none";
defparam \oDRAM0_UDQM1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_UDQM1~I (
	.datain(\u8|DQM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_UDQM1));
// synopsys translate_off
defparam \oDRAM1_UDQM1~I .input_async_reset = "none";
defparam \oDRAM1_UDQM1~I .input_power_up = "low";
defparam \oDRAM1_UDQM1~I .input_register_mode = "none";
defparam \oDRAM1_UDQM1~I .input_sync_reset = "none";
defparam \oDRAM1_UDQM1~I .oe_async_reset = "none";
defparam \oDRAM1_UDQM1~I .oe_power_up = "low";
defparam \oDRAM1_UDQM1~I .oe_register_mode = "none";
defparam \oDRAM1_UDQM1~I .oe_sync_reset = "none";
defparam \oDRAM1_UDQM1~I .operation_mode = "output";
defparam \oDRAM1_UDQM1~I .output_async_reset = "none";
defparam \oDRAM1_UDQM1~I .output_power_up = "low";
defparam \oDRAM1_UDQM1~I .output_register_mode = "none";
defparam \oDRAM1_UDQM1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_WE_N~I (
	.datain(\u7|WE_N~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_WE_N));
// synopsys translate_off
defparam \oDRAM0_WE_N~I .input_async_reset = "none";
defparam \oDRAM0_WE_N~I .input_power_up = "low";
defparam \oDRAM0_WE_N~I .input_register_mode = "none";
defparam \oDRAM0_WE_N~I .input_sync_reset = "none";
defparam \oDRAM0_WE_N~I .oe_async_reset = "none";
defparam \oDRAM0_WE_N~I .oe_power_up = "low";
defparam \oDRAM0_WE_N~I .oe_register_mode = "none";
defparam \oDRAM0_WE_N~I .oe_sync_reset = "none";
defparam \oDRAM0_WE_N~I .operation_mode = "output";
defparam \oDRAM0_WE_N~I .output_async_reset = "none";
defparam \oDRAM0_WE_N~I .output_power_up = "low";
defparam \oDRAM0_WE_N~I .output_register_mode = "none";
defparam \oDRAM0_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_WE_N~I (
	.datain(\u8|WE_N~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_WE_N));
// synopsys translate_off
defparam \oDRAM1_WE_N~I .input_async_reset = "none";
defparam \oDRAM1_WE_N~I .input_power_up = "low";
defparam \oDRAM1_WE_N~I .input_register_mode = "none";
defparam \oDRAM1_WE_N~I .input_sync_reset = "none";
defparam \oDRAM1_WE_N~I .oe_async_reset = "none";
defparam \oDRAM1_WE_N~I .oe_power_up = "low";
defparam \oDRAM1_WE_N~I .oe_register_mode = "none";
defparam \oDRAM1_WE_N~I .oe_sync_reset = "none";
defparam \oDRAM1_WE_N~I .operation_mode = "output";
defparam \oDRAM1_WE_N~I .output_async_reset = "none";
defparam \oDRAM1_WE_N~I .output_power_up = "low";
defparam \oDRAM1_WE_N~I .output_register_mode = "none";
defparam \oDRAM1_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_CAS_N~I (
	.datain(\u7|CAS_N~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_CAS_N));
// synopsys translate_off
defparam \oDRAM0_CAS_N~I .input_async_reset = "none";
defparam \oDRAM0_CAS_N~I .input_power_up = "low";
defparam \oDRAM0_CAS_N~I .input_register_mode = "none";
defparam \oDRAM0_CAS_N~I .input_sync_reset = "none";
defparam \oDRAM0_CAS_N~I .oe_async_reset = "none";
defparam \oDRAM0_CAS_N~I .oe_power_up = "low";
defparam \oDRAM0_CAS_N~I .oe_register_mode = "none";
defparam \oDRAM0_CAS_N~I .oe_sync_reset = "none";
defparam \oDRAM0_CAS_N~I .operation_mode = "output";
defparam \oDRAM0_CAS_N~I .output_async_reset = "none";
defparam \oDRAM0_CAS_N~I .output_power_up = "low";
defparam \oDRAM0_CAS_N~I .output_register_mode = "none";
defparam \oDRAM0_CAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_CAS_N~I (
	.datain(\u8|CAS_N~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_CAS_N));
// synopsys translate_off
defparam \oDRAM1_CAS_N~I .input_async_reset = "none";
defparam \oDRAM1_CAS_N~I .input_power_up = "low";
defparam \oDRAM1_CAS_N~I .input_register_mode = "none";
defparam \oDRAM1_CAS_N~I .input_sync_reset = "none";
defparam \oDRAM1_CAS_N~I .oe_async_reset = "none";
defparam \oDRAM1_CAS_N~I .oe_power_up = "low";
defparam \oDRAM1_CAS_N~I .oe_register_mode = "none";
defparam \oDRAM1_CAS_N~I .oe_sync_reset = "none";
defparam \oDRAM1_CAS_N~I .operation_mode = "output";
defparam \oDRAM1_CAS_N~I .output_async_reset = "none";
defparam \oDRAM1_CAS_N~I .output_power_up = "low";
defparam \oDRAM1_CAS_N~I .output_register_mode = "none";
defparam \oDRAM1_CAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_RAS_N~I (
	.datain(\u7|RAS_N~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_RAS_N));
// synopsys translate_off
defparam \oDRAM0_RAS_N~I .input_async_reset = "none";
defparam \oDRAM0_RAS_N~I .input_power_up = "low";
defparam \oDRAM0_RAS_N~I .input_register_mode = "none";
defparam \oDRAM0_RAS_N~I .input_sync_reset = "none";
defparam \oDRAM0_RAS_N~I .oe_async_reset = "none";
defparam \oDRAM0_RAS_N~I .oe_power_up = "low";
defparam \oDRAM0_RAS_N~I .oe_register_mode = "none";
defparam \oDRAM0_RAS_N~I .oe_sync_reset = "none";
defparam \oDRAM0_RAS_N~I .operation_mode = "output";
defparam \oDRAM0_RAS_N~I .output_async_reset = "none";
defparam \oDRAM0_RAS_N~I .output_power_up = "low";
defparam \oDRAM0_RAS_N~I .output_register_mode = "none";
defparam \oDRAM0_RAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_RAS_N~I (
	.datain(\u8|RAS_N~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_RAS_N));
// synopsys translate_off
defparam \oDRAM1_RAS_N~I .input_async_reset = "none";
defparam \oDRAM1_RAS_N~I .input_power_up = "low";
defparam \oDRAM1_RAS_N~I .input_register_mode = "none";
defparam \oDRAM1_RAS_N~I .input_sync_reset = "none";
defparam \oDRAM1_RAS_N~I .oe_async_reset = "none";
defparam \oDRAM1_RAS_N~I .oe_power_up = "low";
defparam \oDRAM1_RAS_N~I .oe_register_mode = "none";
defparam \oDRAM1_RAS_N~I .oe_sync_reset = "none";
defparam \oDRAM1_RAS_N~I .operation_mode = "output";
defparam \oDRAM1_RAS_N~I .output_async_reset = "none";
defparam \oDRAM1_RAS_N~I .output_power_up = "low";
defparam \oDRAM1_RAS_N~I .output_register_mode = "none";
defparam \oDRAM1_RAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_CS_N~I (
	.datain(\u7|CS_N [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_CS_N));
// synopsys translate_off
defparam \oDRAM0_CS_N~I .input_async_reset = "none";
defparam \oDRAM0_CS_N~I .input_power_up = "low";
defparam \oDRAM0_CS_N~I .input_register_mode = "none";
defparam \oDRAM0_CS_N~I .input_sync_reset = "none";
defparam \oDRAM0_CS_N~I .oe_async_reset = "none";
defparam \oDRAM0_CS_N~I .oe_power_up = "low";
defparam \oDRAM0_CS_N~I .oe_register_mode = "none";
defparam \oDRAM0_CS_N~I .oe_sync_reset = "none";
defparam \oDRAM0_CS_N~I .operation_mode = "output";
defparam \oDRAM0_CS_N~I .output_async_reset = "none";
defparam \oDRAM0_CS_N~I .output_power_up = "low";
defparam \oDRAM0_CS_N~I .output_register_mode = "none";
defparam \oDRAM0_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_CS_N~I (
	.datain(\u8|CS_N [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_CS_N));
// synopsys translate_off
defparam \oDRAM1_CS_N~I .input_async_reset = "none";
defparam \oDRAM1_CS_N~I .input_power_up = "low";
defparam \oDRAM1_CS_N~I .input_register_mode = "none";
defparam \oDRAM1_CS_N~I .input_sync_reset = "none";
defparam \oDRAM1_CS_N~I .oe_async_reset = "none";
defparam \oDRAM1_CS_N~I .oe_power_up = "low";
defparam \oDRAM1_CS_N~I .oe_register_mode = "none";
defparam \oDRAM1_CS_N~I .oe_sync_reset = "none";
defparam \oDRAM1_CS_N~I .operation_mode = "output";
defparam \oDRAM1_CS_N~I .output_async_reset = "none";
defparam \oDRAM1_CS_N~I .output_power_up = "low";
defparam \oDRAM1_CS_N~I .output_register_mode = "none";
defparam \oDRAM1_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_BA[0]~I (
	.datain(\u7|BA [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_BA[0]));
// synopsys translate_off
defparam \oDRAM0_BA[0]~I .input_async_reset = "none";
defparam \oDRAM0_BA[0]~I .input_power_up = "low";
defparam \oDRAM0_BA[0]~I .input_register_mode = "none";
defparam \oDRAM0_BA[0]~I .input_sync_reset = "none";
defparam \oDRAM0_BA[0]~I .oe_async_reset = "none";
defparam \oDRAM0_BA[0]~I .oe_power_up = "low";
defparam \oDRAM0_BA[0]~I .oe_register_mode = "none";
defparam \oDRAM0_BA[0]~I .oe_sync_reset = "none";
defparam \oDRAM0_BA[0]~I .operation_mode = "output";
defparam \oDRAM0_BA[0]~I .output_async_reset = "none";
defparam \oDRAM0_BA[0]~I .output_power_up = "low";
defparam \oDRAM0_BA[0]~I .output_register_mode = "none";
defparam \oDRAM0_BA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_BA[1]~I (
	.datain(\u7|BA [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_BA[1]));
// synopsys translate_off
defparam \oDRAM0_BA[1]~I .input_async_reset = "none";
defparam \oDRAM0_BA[1]~I .input_power_up = "low";
defparam \oDRAM0_BA[1]~I .input_register_mode = "none";
defparam \oDRAM0_BA[1]~I .input_sync_reset = "none";
defparam \oDRAM0_BA[1]~I .oe_async_reset = "none";
defparam \oDRAM0_BA[1]~I .oe_power_up = "low";
defparam \oDRAM0_BA[1]~I .oe_register_mode = "none";
defparam \oDRAM0_BA[1]~I .oe_sync_reset = "none";
defparam \oDRAM0_BA[1]~I .operation_mode = "output";
defparam \oDRAM0_BA[1]~I .output_async_reset = "none";
defparam \oDRAM0_BA[1]~I .output_power_up = "low";
defparam \oDRAM0_BA[1]~I .output_register_mode = "none";
defparam \oDRAM0_BA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_BA[0]~I (
	.datain(\u8|BA [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_BA[0]));
// synopsys translate_off
defparam \oDRAM1_BA[0]~I .input_async_reset = "none";
defparam \oDRAM1_BA[0]~I .input_power_up = "low";
defparam \oDRAM1_BA[0]~I .input_register_mode = "none";
defparam \oDRAM1_BA[0]~I .input_sync_reset = "none";
defparam \oDRAM1_BA[0]~I .oe_async_reset = "none";
defparam \oDRAM1_BA[0]~I .oe_power_up = "low";
defparam \oDRAM1_BA[0]~I .oe_register_mode = "none";
defparam \oDRAM1_BA[0]~I .oe_sync_reset = "none";
defparam \oDRAM1_BA[0]~I .operation_mode = "output";
defparam \oDRAM1_BA[0]~I .output_async_reset = "none";
defparam \oDRAM1_BA[0]~I .output_power_up = "low";
defparam \oDRAM1_BA[0]~I .output_register_mode = "none";
defparam \oDRAM1_BA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_BA[1]~I (
	.datain(\u8|BA [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_BA[1]));
// synopsys translate_off
defparam \oDRAM1_BA[1]~I .input_async_reset = "none";
defparam \oDRAM1_BA[1]~I .input_power_up = "low";
defparam \oDRAM1_BA[1]~I .input_register_mode = "none";
defparam \oDRAM1_BA[1]~I .input_sync_reset = "none";
defparam \oDRAM1_BA[1]~I .oe_async_reset = "none";
defparam \oDRAM1_BA[1]~I .oe_power_up = "low";
defparam \oDRAM1_BA[1]~I .oe_register_mode = "none";
defparam \oDRAM1_BA[1]~I .oe_sync_reset = "none";
defparam \oDRAM1_BA[1]~I .operation_mode = "output";
defparam \oDRAM1_BA[1]~I .output_async_reset = "none";
defparam \oDRAM1_BA[1]~I .output_power_up = "low";
defparam \oDRAM1_BA[1]~I .output_register_mode = "none";
defparam \oDRAM1_BA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_CLK~I (
	.datain(\u6|altpll_component|_clk1~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_CLK));
// synopsys translate_off
defparam \oDRAM0_CLK~I .input_async_reset = "none";
defparam \oDRAM0_CLK~I .input_power_up = "low";
defparam \oDRAM0_CLK~I .input_register_mode = "none";
defparam \oDRAM0_CLK~I .input_sync_reset = "none";
defparam \oDRAM0_CLK~I .oe_async_reset = "none";
defparam \oDRAM0_CLK~I .oe_power_up = "low";
defparam \oDRAM0_CLK~I .oe_register_mode = "none";
defparam \oDRAM0_CLK~I .oe_sync_reset = "none";
defparam \oDRAM0_CLK~I .operation_mode = "output";
defparam \oDRAM0_CLK~I .output_async_reset = "none";
defparam \oDRAM0_CLK~I .output_power_up = "low";
defparam \oDRAM0_CLK~I .output_register_mode = "none";
defparam \oDRAM0_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_CLK~I (
	.datain(\u6|altpll_component|_clk2~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_CLK));
// synopsys translate_off
defparam \oDRAM1_CLK~I .input_async_reset = "none";
defparam \oDRAM1_CLK~I .input_power_up = "low";
defparam \oDRAM1_CLK~I .input_register_mode = "none";
defparam \oDRAM1_CLK~I .input_sync_reset = "none";
defparam \oDRAM1_CLK~I .oe_async_reset = "none";
defparam \oDRAM1_CLK~I .oe_power_up = "low";
defparam \oDRAM1_CLK~I .oe_register_mode = "none";
defparam \oDRAM1_CLK~I .oe_sync_reset = "none";
defparam \oDRAM1_CLK~I .operation_mode = "output";
defparam \oDRAM1_CLK~I .output_async_reset = "none";
defparam \oDRAM1_CLK~I .output_power_up = "low";
defparam \oDRAM1_CLK~I .output_register_mode = "none";
defparam \oDRAM1_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM0_CKE~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM0_CKE));
// synopsys translate_off
defparam \oDRAM0_CKE~I .input_async_reset = "none";
defparam \oDRAM0_CKE~I .input_power_up = "low";
defparam \oDRAM0_CKE~I .input_register_mode = "none";
defparam \oDRAM0_CKE~I .input_sync_reset = "none";
defparam \oDRAM0_CKE~I .oe_async_reset = "none";
defparam \oDRAM0_CKE~I .oe_power_up = "low";
defparam \oDRAM0_CKE~I .oe_register_mode = "none";
defparam \oDRAM0_CKE~I .oe_sync_reset = "none";
defparam \oDRAM0_CKE~I .operation_mode = "output";
defparam \oDRAM0_CKE~I .output_async_reset = "none";
defparam \oDRAM0_CKE~I .output_power_up = "low";
defparam \oDRAM0_CKE~I .output_register_mode = "none";
defparam \oDRAM0_CKE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oDRAM1_CKE~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oDRAM1_CKE));
// synopsys translate_off
defparam \oDRAM1_CKE~I .input_async_reset = "none";
defparam \oDRAM1_CKE~I .input_power_up = "low";
defparam \oDRAM1_CKE~I .input_register_mode = "none";
defparam \oDRAM1_CKE~I .input_sync_reset = "none";
defparam \oDRAM1_CKE~I .oe_async_reset = "none";
defparam \oDRAM1_CKE~I .oe_power_up = "low";
defparam \oDRAM1_CKE~I .oe_register_mode = "none";
defparam \oDRAM1_CKE~I .oe_sync_reset = "none";
defparam \oDRAM1_CKE~I .operation_mode = "output";
defparam \oDRAM1_CKE~I .output_async_reset = "none";
defparam \oDRAM1_CKE~I .output_power_up = "low";
defparam \oDRAM1_CKE~I .output_register_mode = "none";
defparam \oDRAM1_CKE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[0]));
// synopsys translate_off
defparam \oFLASH_A[0]~I .input_async_reset = "none";
defparam \oFLASH_A[0]~I .input_power_up = "low";
defparam \oFLASH_A[0]~I .input_register_mode = "none";
defparam \oFLASH_A[0]~I .input_sync_reset = "none";
defparam \oFLASH_A[0]~I .oe_async_reset = "none";
defparam \oFLASH_A[0]~I .oe_power_up = "low";
defparam \oFLASH_A[0]~I .oe_register_mode = "none";
defparam \oFLASH_A[0]~I .oe_sync_reset = "none";
defparam \oFLASH_A[0]~I .operation_mode = "output";
defparam \oFLASH_A[0]~I .output_async_reset = "none";
defparam \oFLASH_A[0]~I .output_power_up = "low";
defparam \oFLASH_A[0]~I .output_register_mode = "none";
defparam \oFLASH_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[1]));
// synopsys translate_off
defparam \oFLASH_A[1]~I .input_async_reset = "none";
defparam \oFLASH_A[1]~I .input_power_up = "low";
defparam \oFLASH_A[1]~I .input_register_mode = "none";
defparam \oFLASH_A[1]~I .input_sync_reset = "none";
defparam \oFLASH_A[1]~I .oe_async_reset = "none";
defparam \oFLASH_A[1]~I .oe_power_up = "low";
defparam \oFLASH_A[1]~I .oe_register_mode = "none";
defparam \oFLASH_A[1]~I .oe_sync_reset = "none";
defparam \oFLASH_A[1]~I .operation_mode = "output";
defparam \oFLASH_A[1]~I .output_async_reset = "none";
defparam \oFLASH_A[1]~I .output_power_up = "low";
defparam \oFLASH_A[1]~I .output_register_mode = "none";
defparam \oFLASH_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[2]));
// synopsys translate_off
defparam \oFLASH_A[2]~I .input_async_reset = "none";
defparam \oFLASH_A[2]~I .input_power_up = "low";
defparam \oFLASH_A[2]~I .input_register_mode = "none";
defparam \oFLASH_A[2]~I .input_sync_reset = "none";
defparam \oFLASH_A[2]~I .oe_async_reset = "none";
defparam \oFLASH_A[2]~I .oe_power_up = "low";
defparam \oFLASH_A[2]~I .oe_register_mode = "none";
defparam \oFLASH_A[2]~I .oe_sync_reset = "none";
defparam \oFLASH_A[2]~I .operation_mode = "output";
defparam \oFLASH_A[2]~I .output_async_reset = "none";
defparam \oFLASH_A[2]~I .output_power_up = "low";
defparam \oFLASH_A[2]~I .output_register_mode = "none";
defparam \oFLASH_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[3]));
// synopsys translate_off
defparam \oFLASH_A[3]~I .input_async_reset = "none";
defparam \oFLASH_A[3]~I .input_power_up = "low";
defparam \oFLASH_A[3]~I .input_register_mode = "none";
defparam \oFLASH_A[3]~I .input_sync_reset = "none";
defparam \oFLASH_A[3]~I .oe_async_reset = "none";
defparam \oFLASH_A[3]~I .oe_power_up = "low";
defparam \oFLASH_A[3]~I .oe_register_mode = "none";
defparam \oFLASH_A[3]~I .oe_sync_reset = "none";
defparam \oFLASH_A[3]~I .operation_mode = "output";
defparam \oFLASH_A[3]~I .output_async_reset = "none";
defparam \oFLASH_A[3]~I .output_power_up = "low";
defparam \oFLASH_A[3]~I .output_register_mode = "none";
defparam \oFLASH_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[4]));
// synopsys translate_off
defparam \oFLASH_A[4]~I .input_async_reset = "none";
defparam \oFLASH_A[4]~I .input_power_up = "low";
defparam \oFLASH_A[4]~I .input_register_mode = "none";
defparam \oFLASH_A[4]~I .input_sync_reset = "none";
defparam \oFLASH_A[4]~I .oe_async_reset = "none";
defparam \oFLASH_A[4]~I .oe_power_up = "low";
defparam \oFLASH_A[4]~I .oe_register_mode = "none";
defparam \oFLASH_A[4]~I .oe_sync_reset = "none";
defparam \oFLASH_A[4]~I .operation_mode = "output";
defparam \oFLASH_A[4]~I .output_async_reset = "none";
defparam \oFLASH_A[4]~I .output_power_up = "low";
defparam \oFLASH_A[4]~I .output_register_mode = "none";
defparam \oFLASH_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[5]));
// synopsys translate_off
defparam \oFLASH_A[5]~I .input_async_reset = "none";
defparam \oFLASH_A[5]~I .input_power_up = "low";
defparam \oFLASH_A[5]~I .input_register_mode = "none";
defparam \oFLASH_A[5]~I .input_sync_reset = "none";
defparam \oFLASH_A[5]~I .oe_async_reset = "none";
defparam \oFLASH_A[5]~I .oe_power_up = "low";
defparam \oFLASH_A[5]~I .oe_register_mode = "none";
defparam \oFLASH_A[5]~I .oe_sync_reset = "none";
defparam \oFLASH_A[5]~I .operation_mode = "output";
defparam \oFLASH_A[5]~I .output_async_reset = "none";
defparam \oFLASH_A[5]~I .output_power_up = "low";
defparam \oFLASH_A[5]~I .output_register_mode = "none";
defparam \oFLASH_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[6]));
// synopsys translate_off
defparam \oFLASH_A[6]~I .input_async_reset = "none";
defparam \oFLASH_A[6]~I .input_power_up = "low";
defparam \oFLASH_A[6]~I .input_register_mode = "none";
defparam \oFLASH_A[6]~I .input_sync_reset = "none";
defparam \oFLASH_A[6]~I .oe_async_reset = "none";
defparam \oFLASH_A[6]~I .oe_power_up = "low";
defparam \oFLASH_A[6]~I .oe_register_mode = "none";
defparam \oFLASH_A[6]~I .oe_sync_reset = "none";
defparam \oFLASH_A[6]~I .operation_mode = "output";
defparam \oFLASH_A[6]~I .output_async_reset = "none";
defparam \oFLASH_A[6]~I .output_power_up = "low";
defparam \oFLASH_A[6]~I .output_register_mode = "none";
defparam \oFLASH_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[7]));
// synopsys translate_off
defparam \oFLASH_A[7]~I .input_async_reset = "none";
defparam \oFLASH_A[7]~I .input_power_up = "low";
defparam \oFLASH_A[7]~I .input_register_mode = "none";
defparam \oFLASH_A[7]~I .input_sync_reset = "none";
defparam \oFLASH_A[7]~I .oe_async_reset = "none";
defparam \oFLASH_A[7]~I .oe_power_up = "low";
defparam \oFLASH_A[7]~I .oe_register_mode = "none";
defparam \oFLASH_A[7]~I .oe_sync_reset = "none";
defparam \oFLASH_A[7]~I .operation_mode = "output";
defparam \oFLASH_A[7]~I .output_async_reset = "none";
defparam \oFLASH_A[7]~I .output_power_up = "low";
defparam \oFLASH_A[7]~I .output_register_mode = "none";
defparam \oFLASH_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[8]));
// synopsys translate_off
defparam \oFLASH_A[8]~I .input_async_reset = "none";
defparam \oFLASH_A[8]~I .input_power_up = "low";
defparam \oFLASH_A[8]~I .input_register_mode = "none";
defparam \oFLASH_A[8]~I .input_sync_reset = "none";
defparam \oFLASH_A[8]~I .oe_async_reset = "none";
defparam \oFLASH_A[8]~I .oe_power_up = "low";
defparam \oFLASH_A[8]~I .oe_register_mode = "none";
defparam \oFLASH_A[8]~I .oe_sync_reset = "none";
defparam \oFLASH_A[8]~I .operation_mode = "output";
defparam \oFLASH_A[8]~I .output_async_reset = "none";
defparam \oFLASH_A[8]~I .output_power_up = "low";
defparam \oFLASH_A[8]~I .output_register_mode = "none";
defparam \oFLASH_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[9]));
// synopsys translate_off
defparam \oFLASH_A[9]~I .input_async_reset = "none";
defparam \oFLASH_A[9]~I .input_power_up = "low";
defparam \oFLASH_A[9]~I .input_register_mode = "none";
defparam \oFLASH_A[9]~I .input_sync_reset = "none";
defparam \oFLASH_A[9]~I .oe_async_reset = "none";
defparam \oFLASH_A[9]~I .oe_power_up = "low";
defparam \oFLASH_A[9]~I .oe_register_mode = "none";
defparam \oFLASH_A[9]~I .oe_sync_reset = "none";
defparam \oFLASH_A[9]~I .operation_mode = "output";
defparam \oFLASH_A[9]~I .output_async_reset = "none";
defparam \oFLASH_A[9]~I .output_power_up = "low";
defparam \oFLASH_A[9]~I .output_register_mode = "none";
defparam \oFLASH_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[10]));
// synopsys translate_off
defparam \oFLASH_A[10]~I .input_async_reset = "none";
defparam \oFLASH_A[10]~I .input_power_up = "low";
defparam \oFLASH_A[10]~I .input_register_mode = "none";
defparam \oFLASH_A[10]~I .input_sync_reset = "none";
defparam \oFLASH_A[10]~I .oe_async_reset = "none";
defparam \oFLASH_A[10]~I .oe_power_up = "low";
defparam \oFLASH_A[10]~I .oe_register_mode = "none";
defparam \oFLASH_A[10]~I .oe_sync_reset = "none";
defparam \oFLASH_A[10]~I .operation_mode = "output";
defparam \oFLASH_A[10]~I .output_async_reset = "none";
defparam \oFLASH_A[10]~I .output_power_up = "low";
defparam \oFLASH_A[10]~I .output_register_mode = "none";
defparam \oFLASH_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[11]));
// synopsys translate_off
defparam \oFLASH_A[11]~I .input_async_reset = "none";
defparam \oFLASH_A[11]~I .input_power_up = "low";
defparam \oFLASH_A[11]~I .input_register_mode = "none";
defparam \oFLASH_A[11]~I .input_sync_reset = "none";
defparam \oFLASH_A[11]~I .oe_async_reset = "none";
defparam \oFLASH_A[11]~I .oe_power_up = "low";
defparam \oFLASH_A[11]~I .oe_register_mode = "none";
defparam \oFLASH_A[11]~I .oe_sync_reset = "none";
defparam \oFLASH_A[11]~I .operation_mode = "output";
defparam \oFLASH_A[11]~I .output_async_reset = "none";
defparam \oFLASH_A[11]~I .output_power_up = "low";
defparam \oFLASH_A[11]~I .output_register_mode = "none";
defparam \oFLASH_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[12]));
// synopsys translate_off
defparam \oFLASH_A[12]~I .input_async_reset = "none";
defparam \oFLASH_A[12]~I .input_power_up = "low";
defparam \oFLASH_A[12]~I .input_register_mode = "none";
defparam \oFLASH_A[12]~I .input_sync_reset = "none";
defparam \oFLASH_A[12]~I .oe_async_reset = "none";
defparam \oFLASH_A[12]~I .oe_power_up = "low";
defparam \oFLASH_A[12]~I .oe_register_mode = "none";
defparam \oFLASH_A[12]~I .oe_sync_reset = "none";
defparam \oFLASH_A[12]~I .operation_mode = "output";
defparam \oFLASH_A[12]~I .output_async_reset = "none";
defparam \oFLASH_A[12]~I .output_power_up = "low";
defparam \oFLASH_A[12]~I .output_register_mode = "none";
defparam \oFLASH_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[13]));
// synopsys translate_off
defparam \oFLASH_A[13]~I .input_async_reset = "none";
defparam \oFLASH_A[13]~I .input_power_up = "low";
defparam \oFLASH_A[13]~I .input_register_mode = "none";
defparam \oFLASH_A[13]~I .input_sync_reset = "none";
defparam \oFLASH_A[13]~I .oe_async_reset = "none";
defparam \oFLASH_A[13]~I .oe_power_up = "low";
defparam \oFLASH_A[13]~I .oe_register_mode = "none";
defparam \oFLASH_A[13]~I .oe_sync_reset = "none";
defparam \oFLASH_A[13]~I .operation_mode = "output";
defparam \oFLASH_A[13]~I .output_async_reset = "none";
defparam \oFLASH_A[13]~I .output_power_up = "low";
defparam \oFLASH_A[13]~I .output_register_mode = "none";
defparam \oFLASH_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[14]));
// synopsys translate_off
defparam \oFLASH_A[14]~I .input_async_reset = "none";
defparam \oFLASH_A[14]~I .input_power_up = "low";
defparam \oFLASH_A[14]~I .input_register_mode = "none";
defparam \oFLASH_A[14]~I .input_sync_reset = "none";
defparam \oFLASH_A[14]~I .oe_async_reset = "none";
defparam \oFLASH_A[14]~I .oe_power_up = "low";
defparam \oFLASH_A[14]~I .oe_register_mode = "none";
defparam \oFLASH_A[14]~I .oe_sync_reset = "none";
defparam \oFLASH_A[14]~I .operation_mode = "output";
defparam \oFLASH_A[14]~I .output_async_reset = "none";
defparam \oFLASH_A[14]~I .output_power_up = "low";
defparam \oFLASH_A[14]~I .output_register_mode = "none";
defparam \oFLASH_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[15]));
// synopsys translate_off
defparam \oFLASH_A[15]~I .input_async_reset = "none";
defparam \oFLASH_A[15]~I .input_power_up = "low";
defparam \oFLASH_A[15]~I .input_register_mode = "none";
defparam \oFLASH_A[15]~I .input_sync_reset = "none";
defparam \oFLASH_A[15]~I .oe_async_reset = "none";
defparam \oFLASH_A[15]~I .oe_power_up = "low";
defparam \oFLASH_A[15]~I .oe_register_mode = "none";
defparam \oFLASH_A[15]~I .oe_sync_reset = "none";
defparam \oFLASH_A[15]~I .operation_mode = "output";
defparam \oFLASH_A[15]~I .output_async_reset = "none";
defparam \oFLASH_A[15]~I .output_power_up = "low";
defparam \oFLASH_A[15]~I .output_register_mode = "none";
defparam \oFLASH_A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[16]));
// synopsys translate_off
defparam \oFLASH_A[16]~I .input_async_reset = "none";
defparam \oFLASH_A[16]~I .input_power_up = "low";
defparam \oFLASH_A[16]~I .input_register_mode = "none";
defparam \oFLASH_A[16]~I .input_sync_reset = "none";
defparam \oFLASH_A[16]~I .oe_async_reset = "none";
defparam \oFLASH_A[16]~I .oe_power_up = "low";
defparam \oFLASH_A[16]~I .oe_register_mode = "none";
defparam \oFLASH_A[16]~I .oe_sync_reset = "none";
defparam \oFLASH_A[16]~I .operation_mode = "output";
defparam \oFLASH_A[16]~I .output_async_reset = "none";
defparam \oFLASH_A[16]~I .output_power_up = "low";
defparam \oFLASH_A[16]~I .output_register_mode = "none";
defparam \oFLASH_A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[17]));
// synopsys translate_off
defparam \oFLASH_A[17]~I .input_async_reset = "none";
defparam \oFLASH_A[17]~I .input_power_up = "low";
defparam \oFLASH_A[17]~I .input_register_mode = "none";
defparam \oFLASH_A[17]~I .input_sync_reset = "none";
defparam \oFLASH_A[17]~I .oe_async_reset = "none";
defparam \oFLASH_A[17]~I .oe_power_up = "low";
defparam \oFLASH_A[17]~I .oe_register_mode = "none";
defparam \oFLASH_A[17]~I .oe_sync_reset = "none";
defparam \oFLASH_A[17]~I .operation_mode = "output";
defparam \oFLASH_A[17]~I .output_async_reset = "none";
defparam \oFLASH_A[17]~I .output_power_up = "low";
defparam \oFLASH_A[17]~I .output_register_mode = "none";
defparam \oFLASH_A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[18]));
// synopsys translate_off
defparam \oFLASH_A[18]~I .input_async_reset = "none";
defparam \oFLASH_A[18]~I .input_power_up = "low";
defparam \oFLASH_A[18]~I .input_register_mode = "none";
defparam \oFLASH_A[18]~I .input_sync_reset = "none";
defparam \oFLASH_A[18]~I .oe_async_reset = "none";
defparam \oFLASH_A[18]~I .oe_power_up = "low";
defparam \oFLASH_A[18]~I .oe_register_mode = "none";
defparam \oFLASH_A[18]~I .oe_sync_reset = "none";
defparam \oFLASH_A[18]~I .operation_mode = "output";
defparam \oFLASH_A[18]~I .output_async_reset = "none";
defparam \oFLASH_A[18]~I .output_power_up = "low";
defparam \oFLASH_A[18]~I .output_register_mode = "none";
defparam \oFLASH_A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[19]));
// synopsys translate_off
defparam \oFLASH_A[19]~I .input_async_reset = "none";
defparam \oFLASH_A[19]~I .input_power_up = "low";
defparam \oFLASH_A[19]~I .input_register_mode = "none";
defparam \oFLASH_A[19]~I .input_sync_reset = "none";
defparam \oFLASH_A[19]~I .oe_async_reset = "none";
defparam \oFLASH_A[19]~I .oe_power_up = "low";
defparam \oFLASH_A[19]~I .oe_register_mode = "none";
defparam \oFLASH_A[19]~I .oe_sync_reset = "none";
defparam \oFLASH_A[19]~I .operation_mode = "output";
defparam \oFLASH_A[19]~I .output_async_reset = "none";
defparam \oFLASH_A[19]~I .output_power_up = "low";
defparam \oFLASH_A[19]~I .output_register_mode = "none";
defparam \oFLASH_A[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[20]));
// synopsys translate_off
defparam \oFLASH_A[20]~I .input_async_reset = "none";
defparam \oFLASH_A[20]~I .input_power_up = "low";
defparam \oFLASH_A[20]~I .input_register_mode = "none";
defparam \oFLASH_A[20]~I .input_sync_reset = "none";
defparam \oFLASH_A[20]~I .oe_async_reset = "none";
defparam \oFLASH_A[20]~I .oe_power_up = "low";
defparam \oFLASH_A[20]~I .oe_register_mode = "none";
defparam \oFLASH_A[20]~I .oe_sync_reset = "none";
defparam \oFLASH_A[20]~I .operation_mode = "output";
defparam \oFLASH_A[20]~I .output_async_reset = "none";
defparam \oFLASH_A[20]~I .output_power_up = "low";
defparam \oFLASH_A[20]~I .output_register_mode = "none";
defparam \oFLASH_A[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_A[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_A[21]));
// synopsys translate_off
defparam \oFLASH_A[21]~I .input_async_reset = "none";
defparam \oFLASH_A[21]~I .input_power_up = "low";
defparam \oFLASH_A[21]~I .input_register_mode = "none";
defparam \oFLASH_A[21]~I .input_sync_reset = "none";
defparam \oFLASH_A[21]~I .oe_async_reset = "none";
defparam \oFLASH_A[21]~I .oe_power_up = "low";
defparam \oFLASH_A[21]~I .oe_register_mode = "none";
defparam \oFLASH_A[21]~I .oe_sync_reset = "none";
defparam \oFLASH_A[21]~I .operation_mode = "output";
defparam \oFLASH_A[21]~I .output_async_reset = "none";
defparam \oFLASH_A[21]~I .output_power_up = "low";
defparam \oFLASH_A[21]~I .output_register_mode = "none";
defparam \oFLASH_A[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_WE_N));
// synopsys translate_off
defparam \oFLASH_WE_N~I .input_async_reset = "none";
defparam \oFLASH_WE_N~I .input_power_up = "low";
defparam \oFLASH_WE_N~I .input_register_mode = "none";
defparam \oFLASH_WE_N~I .input_sync_reset = "none";
defparam \oFLASH_WE_N~I .oe_async_reset = "none";
defparam \oFLASH_WE_N~I .oe_power_up = "low";
defparam \oFLASH_WE_N~I .oe_register_mode = "none";
defparam \oFLASH_WE_N~I .oe_sync_reset = "none";
defparam \oFLASH_WE_N~I .operation_mode = "output";
defparam \oFLASH_WE_N~I .output_async_reset = "none";
defparam \oFLASH_WE_N~I .output_power_up = "low";
defparam \oFLASH_WE_N~I .output_register_mode = "none";
defparam \oFLASH_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_RST_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_RST_N));
// synopsys translate_off
defparam \oFLASH_RST_N~I .input_async_reset = "none";
defparam \oFLASH_RST_N~I .input_power_up = "low";
defparam \oFLASH_RST_N~I .input_register_mode = "none";
defparam \oFLASH_RST_N~I .input_sync_reset = "none";
defparam \oFLASH_RST_N~I .oe_async_reset = "none";
defparam \oFLASH_RST_N~I .oe_power_up = "low";
defparam \oFLASH_RST_N~I .oe_register_mode = "none";
defparam \oFLASH_RST_N~I .oe_sync_reset = "none";
defparam \oFLASH_RST_N~I .operation_mode = "output";
defparam \oFLASH_RST_N~I .output_async_reset = "none";
defparam \oFLASH_RST_N~I .output_power_up = "low";
defparam \oFLASH_RST_N~I .output_register_mode = "none";
defparam \oFLASH_RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_WP_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_WP_N));
// synopsys translate_off
defparam \oFLASH_WP_N~I .input_async_reset = "none";
defparam \oFLASH_WP_N~I .input_power_up = "low";
defparam \oFLASH_WP_N~I .input_register_mode = "none";
defparam \oFLASH_WP_N~I .input_sync_reset = "none";
defparam \oFLASH_WP_N~I .oe_async_reset = "none";
defparam \oFLASH_WP_N~I .oe_power_up = "low";
defparam \oFLASH_WP_N~I .oe_register_mode = "none";
defparam \oFLASH_WP_N~I .oe_sync_reset = "none";
defparam \oFLASH_WP_N~I .operation_mode = "output";
defparam \oFLASH_WP_N~I .output_async_reset = "none";
defparam \oFLASH_WP_N~I .output_power_up = "low";
defparam \oFLASH_WP_N~I .output_register_mode = "none";
defparam \oFLASH_WP_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iFLASH_RY_N~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iFLASH_RY_N));
// synopsys translate_off
defparam \iFLASH_RY_N~I .input_async_reset = "none";
defparam \iFLASH_RY_N~I .input_power_up = "low";
defparam \iFLASH_RY_N~I .input_register_mode = "none";
defparam \iFLASH_RY_N~I .input_sync_reset = "none";
defparam \iFLASH_RY_N~I .oe_async_reset = "none";
defparam \iFLASH_RY_N~I .oe_power_up = "low";
defparam \iFLASH_RY_N~I .oe_register_mode = "none";
defparam \iFLASH_RY_N~I .oe_sync_reset = "none";
defparam \iFLASH_RY_N~I .operation_mode = "input";
defparam \iFLASH_RY_N~I .output_async_reset = "none";
defparam \iFLASH_RY_N~I .output_power_up = "low";
defparam \iFLASH_RY_N~I .output_register_mode = "none";
defparam \iFLASH_RY_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_BYTE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_BYTE_N));
// synopsys translate_off
defparam \oFLASH_BYTE_N~I .input_async_reset = "none";
defparam \oFLASH_BYTE_N~I .input_power_up = "low";
defparam \oFLASH_BYTE_N~I .input_register_mode = "none";
defparam \oFLASH_BYTE_N~I .input_sync_reset = "none";
defparam \oFLASH_BYTE_N~I .oe_async_reset = "none";
defparam \oFLASH_BYTE_N~I .oe_power_up = "low";
defparam \oFLASH_BYTE_N~I .oe_register_mode = "none";
defparam \oFLASH_BYTE_N~I .oe_sync_reset = "none";
defparam \oFLASH_BYTE_N~I .operation_mode = "output";
defparam \oFLASH_BYTE_N~I .output_async_reset = "none";
defparam \oFLASH_BYTE_N~I .output_power_up = "low";
defparam \oFLASH_BYTE_N~I .output_register_mode = "none";
defparam \oFLASH_BYTE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_OE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_OE_N));
// synopsys translate_off
defparam \oFLASH_OE_N~I .input_async_reset = "none";
defparam \oFLASH_OE_N~I .input_power_up = "low";
defparam \oFLASH_OE_N~I .input_register_mode = "none";
defparam \oFLASH_OE_N~I .input_sync_reset = "none";
defparam \oFLASH_OE_N~I .oe_async_reset = "none";
defparam \oFLASH_OE_N~I .oe_power_up = "low";
defparam \oFLASH_OE_N~I .oe_register_mode = "none";
defparam \oFLASH_OE_N~I .oe_sync_reset = "none";
defparam \oFLASH_OE_N~I .operation_mode = "output";
defparam \oFLASH_OE_N~I .output_async_reset = "none";
defparam \oFLASH_OE_N~I .output_power_up = "low";
defparam \oFLASH_OE_N~I .output_register_mode = "none";
defparam \oFLASH_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oFLASH_CE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oFLASH_CE_N));
// synopsys translate_off
defparam \oFLASH_CE_N~I .input_async_reset = "none";
defparam \oFLASH_CE_N~I .input_power_up = "low";
defparam \oFLASH_CE_N~I .input_register_mode = "none";
defparam \oFLASH_CE_N~I .input_sync_reset = "none";
defparam \oFLASH_CE_N~I .oe_async_reset = "none";
defparam \oFLASH_CE_N~I .oe_power_up = "low";
defparam \oFLASH_CE_N~I .oe_register_mode = "none";
defparam \oFLASH_CE_N~I .oe_sync_reset = "none";
defparam \oFLASH_CE_N~I .operation_mode = "output";
defparam \oFLASH_CE_N~I .output_async_reset = "none";
defparam \oFLASH_CE_N~I .output_power_up = "low";
defparam \oFLASH_CE_N~I .output_register_mode = "none";
defparam \oFLASH_CE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[0]));
// synopsys translate_off
defparam \oSRAM_A[0]~I .input_async_reset = "none";
defparam \oSRAM_A[0]~I .input_power_up = "low";
defparam \oSRAM_A[0]~I .input_register_mode = "none";
defparam \oSRAM_A[0]~I .input_sync_reset = "none";
defparam \oSRAM_A[0]~I .oe_async_reset = "none";
defparam \oSRAM_A[0]~I .oe_power_up = "low";
defparam \oSRAM_A[0]~I .oe_register_mode = "none";
defparam \oSRAM_A[0]~I .oe_sync_reset = "none";
defparam \oSRAM_A[0]~I .operation_mode = "output";
defparam \oSRAM_A[0]~I .output_async_reset = "none";
defparam \oSRAM_A[0]~I .output_power_up = "low";
defparam \oSRAM_A[0]~I .output_register_mode = "none";
defparam \oSRAM_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[1]));
// synopsys translate_off
defparam \oSRAM_A[1]~I .input_async_reset = "none";
defparam \oSRAM_A[1]~I .input_power_up = "low";
defparam \oSRAM_A[1]~I .input_register_mode = "none";
defparam \oSRAM_A[1]~I .input_sync_reset = "none";
defparam \oSRAM_A[1]~I .oe_async_reset = "none";
defparam \oSRAM_A[1]~I .oe_power_up = "low";
defparam \oSRAM_A[1]~I .oe_register_mode = "none";
defparam \oSRAM_A[1]~I .oe_sync_reset = "none";
defparam \oSRAM_A[1]~I .operation_mode = "output";
defparam \oSRAM_A[1]~I .output_async_reset = "none";
defparam \oSRAM_A[1]~I .output_power_up = "low";
defparam \oSRAM_A[1]~I .output_register_mode = "none";
defparam \oSRAM_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[2]));
// synopsys translate_off
defparam \oSRAM_A[2]~I .input_async_reset = "none";
defparam \oSRAM_A[2]~I .input_power_up = "low";
defparam \oSRAM_A[2]~I .input_register_mode = "none";
defparam \oSRAM_A[2]~I .input_sync_reset = "none";
defparam \oSRAM_A[2]~I .oe_async_reset = "none";
defparam \oSRAM_A[2]~I .oe_power_up = "low";
defparam \oSRAM_A[2]~I .oe_register_mode = "none";
defparam \oSRAM_A[2]~I .oe_sync_reset = "none";
defparam \oSRAM_A[2]~I .operation_mode = "output";
defparam \oSRAM_A[2]~I .output_async_reset = "none";
defparam \oSRAM_A[2]~I .output_power_up = "low";
defparam \oSRAM_A[2]~I .output_register_mode = "none";
defparam \oSRAM_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[3]));
// synopsys translate_off
defparam \oSRAM_A[3]~I .input_async_reset = "none";
defparam \oSRAM_A[3]~I .input_power_up = "low";
defparam \oSRAM_A[3]~I .input_register_mode = "none";
defparam \oSRAM_A[3]~I .input_sync_reset = "none";
defparam \oSRAM_A[3]~I .oe_async_reset = "none";
defparam \oSRAM_A[3]~I .oe_power_up = "low";
defparam \oSRAM_A[3]~I .oe_register_mode = "none";
defparam \oSRAM_A[3]~I .oe_sync_reset = "none";
defparam \oSRAM_A[3]~I .operation_mode = "output";
defparam \oSRAM_A[3]~I .output_async_reset = "none";
defparam \oSRAM_A[3]~I .output_power_up = "low";
defparam \oSRAM_A[3]~I .output_register_mode = "none";
defparam \oSRAM_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[4]));
// synopsys translate_off
defparam \oSRAM_A[4]~I .input_async_reset = "none";
defparam \oSRAM_A[4]~I .input_power_up = "low";
defparam \oSRAM_A[4]~I .input_register_mode = "none";
defparam \oSRAM_A[4]~I .input_sync_reset = "none";
defparam \oSRAM_A[4]~I .oe_async_reset = "none";
defparam \oSRAM_A[4]~I .oe_power_up = "low";
defparam \oSRAM_A[4]~I .oe_register_mode = "none";
defparam \oSRAM_A[4]~I .oe_sync_reset = "none";
defparam \oSRAM_A[4]~I .operation_mode = "output";
defparam \oSRAM_A[4]~I .output_async_reset = "none";
defparam \oSRAM_A[4]~I .output_power_up = "low";
defparam \oSRAM_A[4]~I .output_register_mode = "none";
defparam \oSRAM_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[5]));
// synopsys translate_off
defparam \oSRAM_A[5]~I .input_async_reset = "none";
defparam \oSRAM_A[5]~I .input_power_up = "low";
defparam \oSRAM_A[5]~I .input_register_mode = "none";
defparam \oSRAM_A[5]~I .input_sync_reset = "none";
defparam \oSRAM_A[5]~I .oe_async_reset = "none";
defparam \oSRAM_A[5]~I .oe_power_up = "low";
defparam \oSRAM_A[5]~I .oe_register_mode = "none";
defparam \oSRAM_A[5]~I .oe_sync_reset = "none";
defparam \oSRAM_A[5]~I .operation_mode = "output";
defparam \oSRAM_A[5]~I .output_async_reset = "none";
defparam \oSRAM_A[5]~I .output_power_up = "low";
defparam \oSRAM_A[5]~I .output_register_mode = "none";
defparam \oSRAM_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[6]));
// synopsys translate_off
defparam \oSRAM_A[6]~I .input_async_reset = "none";
defparam \oSRAM_A[6]~I .input_power_up = "low";
defparam \oSRAM_A[6]~I .input_register_mode = "none";
defparam \oSRAM_A[6]~I .input_sync_reset = "none";
defparam \oSRAM_A[6]~I .oe_async_reset = "none";
defparam \oSRAM_A[6]~I .oe_power_up = "low";
defparam \oSRAM_A[6]~I .oe_register_mode = "none";
defparam \oSRAM_A[6]~I .oe_sync_reset = "none";
defparam \oSRAM_A[6]~I .operation_mode = "output";
defparam \oSRAM_A[6]~I .output_async_reset = "none";
defparam \oSRAM_A[6]~I .output_power_up = "low";
defparam \oSRAM_A[6]~I .output_register_mode = "none";
defparam \oSRAM_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[7]));
// synopsys translate_off
defparam \oSRAM_A[7]~I .input_async_reset = "none";
defparam \oSRAM_A[7]~I .input_power_up = "low";
defparam \oSRAM_A[7]~I .input_register_mode = "none";
defparam \oSRAM_A[7]~I .input_sync_reset = "none";
defparam \oSRAM_A[7]~I .oe_async_reset = "none";
defparam \oSRAM_A[7]~I .oe_power_up = "low";
defparam \oSRAM_A[7]~I .oe_register_mode = "none";
defparam \oSRAM_A[7]~I .oe_sync_reset = "none";
defparam \oSRAM_A[7]~I .operation_mode = "output";
defparam \oSRAM_A[7]~I .output_async_reset = "none";
defparam \oSRAM_A[7]~I .output_power_up = "low";
defparam \oSRAM_A[7]~I .output_register_mode = "none";
defparam \oSRAM_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[8]));
// synopsys translate_off
defparam \oSRAM_A[8]~I .input_async_reset = "none";
defparam \oSRAM_A[8]~I .input_power_up = "low";
defparam \oSRAM_A[8]~I .input_register_mode = "none";
defparam \oSRAM_A[8]~I .input_sync_reset = "none";
defparam \oSRAM_A[8]~I .oe_async_reset = "none";
defparam \oSRAM_A[8]~I .oe_power_up = "low";
defparam \oSRAM_A[8]~I .oe_register_mode = "none";
defparam \oSRAM_A[8]~I .oe_sync_reset = "none";
defparam \oSRAM_A[8]~I .operation_mode = "output";
defparam \oSRAM_A[8]~I .output_async_reset = "none";
defparam \oSRAM_A[8]~I .output_power_up = "low";
defparam \oSRAM_A[8]~I .output_register_mode = "none";
defparam \oSRAM_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[9]));
// synopsys translate_off
defparam \oSRAM_A[9]~I .input_async_reset = "none";
defparam \oSRAM_A[9]~I .input_power_up = "low";
defparam \oSRAM_A[9]~I .input_register_mode = "none";
defparam \oSRAM_A[9]~I .input_sync_reset = "none";
defparam \oSRAM_A[9]~I .oe_async_reset = "none";
defparam \oSRAM_A[9]~I .oe_power_up = "low";
defparam \oSRAM_A[9]~I .oe_register_mode = "none";
defparam \oSRAM_A[9]~I .oe_sync_reset = "none";
defparam \oSRAM_A[9]~I .operation_mode = "output";
defparam \oSRAM_A[9]~I .output_async_reset = "none";
defparam \oSRAM_A[9]~I .output_power_up = "low";
defparam \oSRAM_A[9]~I .output_register_mode = "none";
defparam \oSRAM_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[10]));
// synopsys translate_off
defparam \oSRAM_A[10]~I .input_async_reset = "none";
defparam \oSRAM_A[10]~I .input_power_up = "low";
defparam \oSRAM_A[10]~I .input_register_mode = "none";
defparam \oSRAM_A[10]~I .input_sync_reset = "none";
defparam \oSRAM_A[10]~I .oe_async_reset = "none";
defparam \oSRAM_A[10]~I .oe_power_up = "low";
defparam \oSRAM_A[10]~I .oe_register_mode = "none";
defparam \oSRAM_A[10]~I .oe_sync_reset = "none";
defparam \oSRAM_A[10]~I .operation_mode = "output";
defparam \oSRAM_A[10]~I .output_async_reset = "none";
defparam \oSRAM_A[10]~I .output_power_up = "low";
defparam \oSRAM_A[10]~I .output_register_mode = "none";
defparam \oSRAM_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[11]));
// synopsys translate_off
defparam \oSRAM_A[11]~I .input_async_reset = "none";
defparam \oSRAM_A[11]~I .input_power_up = "low";
defparam \oSRAM_A[11]~I .input_register_mode = "none";
defparam \oSRAM_A[11]~I .input_sync_reset = "none";
defparam \oSRAM_A[11]~I .oe_async_reset = "none";
defparam \oSRAM_A[11]~I .oe_power_up = "low";
defparam \oSRAM_A[11]~I .oe_register_mode = "none";
defparam \oSRAM_A[11]~I .oe_sync_reset = "none";
defparam \oSRAM_A[11]~I .operation_mode = "output";
defparam \oSRAM_A[11]~I .output_async_reset = "none";
defparam \oSRAM_A[11]~I .output_power_up = "low";
defparam \oSRAM_A[11]~I .output_register_mode = "none";
defparam \oSRAM_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[12]));
// synopsys translate_off
defparam \oSRAM_A[12]~I .input_async_reset = "none";
defparam \oSRAM_A[12]~I .input_power_up = "low";
defparam \oSRAM_A[12]~I .input_register_mode = "none";
defparam \oSRAM_A[12]~I .input_sync_reset = "none";
defparam \oSRAM_A[12]~I .oe_async_reset = "none";
defparam \oSRAM_A[12]~I .oe_power_up = "low";
defparam \oSRAM_A[12]~I .oe_register_mode = "none";
defparam \oSRAM_A[12]~I .oe_sync_reset = "none";
defparam \oSRAM_A[12]~I .operation_mode = "output";
defparam \oSRAM_A[12]~I .output_async_reset = "none";
defparam \oSRAM_A[12]~I .output_power_up = "low";
defparam \oSRAM_A[12]~I .output_register_mode = "none";
defparam \oSRAM_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[13]));
// synopsys translate_off
defparam \oSRAM_A[13]~I .input_async_reset = "none";
defparam \oSRAM_A[13]~I .input_power_up = "low";
defparam \oSRAM_A[13]~I .input_register_mode = "none";
defparam \oSRAM_A[13]~I .input_sync_reset = "none";
defparam \oSRAM_A[13]~I .oe_async_reset = "none";
defparam \oSRAM_A[13]~I .oe_power_up = "low";
defparam \oSRAM_A[13]~I .oe_register_mode = "none";
defparam \oSRAM_A[13]~I .oe_sync_reset = "none";
defparam \oSRAM_A[13]~I .operation_mode = "output";
defparam \oSRAM_A[13]~I .output_async_reset = "none";
defparam \oSRAM_A[13]~I .output_power_up = "low";
defparam \oSRAM_A[13]~I .output_register_mode = "none";
defparam \oSRAM_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[14]));
// synopsys translate_off
defparam \oSRAM_A[14]~I .input_async_reset = "none";
defparam \oSRAM_A[14]~I .input_power_up = "low";
defparam \oSRAM_A[14]~I .input_register_mode = "none";
defparam \oSRAM_A[14]~I .input_sync_reset = "none";
defparam \oSRAM_A[14]~I .oe_async_reset = "none";
defparam \oSRAM_A[14]~I .oe_power_up = "low";
defparam \oSRAM_A[14]~I .oe_register_mode = "none";
defparam \oSRAM_A[14]~I .oe_sync_reset = "none";
defparam \oSRAM_A[14]~I .operation_mode = "output";
defparam \oSRAM_A[14]~I .output_async_reset = "none";
defparam \oSRAM_A[14]~I .output_power_up = "low";
defparam \oSRAM_A[14]~I .output_register_mode = "none";
defparam \oSRAM_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[15]));
// synopsys translate_off
defparam \oSRAM_A[15]~I .input_async_reset = "none";
defparam \oSRAM_A[15]~I .input_power_up = "low";
defparam \oSRAM_A[15]~I .input_register_mode = "none";
defparam \oSRAM_A[15]~I .input_sync_reset = "none";
defparam \oSRAM_A[15]~I .oe_async_reset = "none";
defparam \oSRAM_A[15]~I .oe_power_up = "low";
defparam \oSRAM_A[15]~I .oe_register_mode = "none";
defparam \oSRAM_A[15]~I .oe_sync_reset = "none";
defparam \oSRAM_A[15]~I .operation_mode = "output";
defparam \oSRAM_A[15]~I .output_async_reset = "none";
defparam \oSRAM_A[15]~I .output_power_up = "low";
defparam \oSRAM_A[15]~I .output_register_mode = "none";
defparam \oSRAM_A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[16]));
// synopsys translate_off
defparam \oSRAM_A[16]~I .input_async_reset = "none";
defparam \oSRAM_A[16]~I .input_power_up = "low";
defparam \oSRAM_A[16]~I .input_register_mode = "none";
defparam \oSRAM_A[16]~I .input_sync_reset = "none";
defparam \oSRAM_A[16]~I .oe_async_reset = "none";
defparam \oSRAM_A[16]~I .oe_power_up = "low";
defparam \oSRAM_A[16]~I .oe_register_mode = "none";
defparam \oSRAM_A[16]~I .oe_sync_reset = "none";
defparam \oSRAM_A[16]~I .operation_mode = "output";
defparam \oSRAM_A[16]~I .output_async_reset = "none";
defparam \oSRAM_A[16]~I .output_power_up = "low";
defparam \oSRAM_A[16]~I .output_register_mode = "none";
defparam \oSRAM_A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[17]));
// synopsys translate_off
defparam \oSRAM_A[17]~I .input_async_reset = "none";
defparam \oSRAM_A[17]~I .input_power_up = "low";
defparam \oSRAM_A[17]~I .input_register_mode = "none";
defparam \oSRAM_A[17]~I .input_sync_reset = "none";
defparam \oSRAM_A[17]~I .oe_async_reset = "none";
defparam \oSRAM_A[17]~I .oe_power_up = "low";
defparam \oSRAM_A[17]~I .oe_register_mode = "none";
defparam \oSRAM_A[17]~I .oe_sync_reset = "none";
defparam \oSRAM_A[17]~I .operation_mode = "output";
defparam \oSRAM_A[17]~I .output_async_reset = "none";
defparam \oSRAM_A[17]~I .output_power_up = "low";
defparam \oSRAM_A[17]~I .output_register_mode = "none";
defparam \oSRAM_A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_A[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_A[18]));
// synopsys translate_off
defparam \oSRAM_A[18]~I .input_async_reset = "none";
defparam \oSRAM_A[18]~I .input_power_up = "low";
defparam \oSRAM_A[18]~I .input_register_mode = "none";
defparam \oSRAM_A[18]~I .input_sync_reset = "none";
defparam \oSRAM_A[18]~I .oe_async_reset = "none";
defparam \oSRAM_A[18]~I .oe_power_up = "low";
defparam \oSRAM_A[18]~I .oe_register_mode = "none";
defparam \oSRAM_A[18]~I .oe_sync_reset = "none";
defparam \oSRAM_A[18]~I .operation_mode = "output";
defparam \oSRAM_A[18]~I .output_async_reset = "none";
defparam \oSRAM_A[18]~I .output_power_up = "low";
defparam \oSRAM_A[18]~I .output_register_mode = "none";
defparam \oSRAM_A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_ADSC_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_ADSC_N));
// synopsys translate_off
defparam \oSRAM_ADSC_N~I .input_async_reset = "none";
defparam \oSRAM_ADSC_N~I .input_power_up = "low";
defparam \oSRAM_ADSC_N~I .input_register_mode = "none";
defparam \oSRAM_ADSC_N~I .input_sync_reset = "none";
defparam \oSRAM_ADSC_N~I .oe_async_reset = "none";
defparam \oSRAM_ADSC_N~I .oe_power_up = "low";
defparam \oSRAM_ADSC_N~I .oe_register_mode = "none";
defparam \oSRAM_ADSC_N~I .oe_sync_reset = "none";
defparam \oSRAM_ADSC_N~I .operation_mode = "output";
defparam \oSRAM_ADSC_N~I .output_async_reset = "none";
defparam \oSRAM_ADSC_N~I .output_power_up = "low";
defparam \oSRAM_ADSC_N~I .output_register_mode = "none";
defparam \oSRAM_ADSC_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_ADSP_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_ADSP_N));
// synopsys translate_off
defparam \oSRAM_ADSP_N~I .input_async_reset = "none";
defparam \oSRAM_ADSP_N~I .input_power_up = "low";
defparam \oSRAM_ADSP_N~I .input_register_mode = "none";
defparam \oSRAM_ADSP_N~I .input_sync_reset = "none";
defparam \oSRAM_ADSP_N~I .oe_async_reset = "none";
defparam \oSRAM_ADSP_N~I .oe_power_up = "low";
defparam \oSRAM_ADSP_N~I .oe_register_mode = "none";
defparam \oSRAM_ADSP_N~I .oe_sync_reset = "none";
defparam \oSRAM_ADSP_N~I .operation_mode = "output";
defparam \oSRAM_ADSP_N~I .output_async_reset = "none";
defparam \oSRAM_ADSP_N~I .output_power_up = "low";
defparam \oSRAM_ADSP_N~I .output_register_mode = "none";
defparam \oSRAM_ADSP_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_ADV_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_ADV_N));
// synopsys translate_off
defparam \oSRAM_ADV_N~I .input_async_reset = "none";
defparam \oSRAM_ADV_N~I .input_power_up = "low";
defparam \oSRAM_ADV_N~I .input_register_mode = "none";
defparam \oSRAM_ADV_N~I .input_sync_reset = "none";
defparam \oSRAM_ADV_N~I .oe_async_reset = "none";
defparam \oSRAM_ADV_N~I .oe_power_up = "low";
defparam \oSRAM_ADV_N~I .oe_register_mode = "none";
defparam \oSRAM_ADV_N~I .oe_sync_reset = "none";
defparam \oSRAM_ADV_N~I .operation_mode = "output";
defparam \oSRAM_ADV_N~I .output_async_reset = "none";
defparam \oSRAM_ADV_N~I .output_power_up = "low";
defparam \oSRAM_ADV_N~I .output_register_mode = "none";
defparam \oSRAM_ADV_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_BE_N[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_BE_N[0]));
// synopsys translate_off
defparam \oSRAM_BE_N[0]~I .input_async_reset = "none";
defparam \oSRAM_BE_N[0]~I .input_power_up = "low";
defparam \oSRAM_BE_N[0]~I .input_register_mode = "none";
defparam \oSRAM_BE_N[0]~I .input_sync_reset = "none";
defparam \oSRAM_BE_N[0]~I .oe_async_reset = "none";
defparam \oSRAM_BE_N[0]~I .oe_power_up = "low";
defparam \oSRAM_BE_N[0]~I .oe_register_mode = "none";
defparam \oSRAM_BE_N[0]~I .oe_sync_reset = "none";
defparam \oSRAM_BE_N[0]~I .operation_mode = "output";
defparam \oSRAM_BE_N[0]~I .output_async_reset = "none";
defparam \oSRAM_BE_N[0]~I .output_power_up = "low";
defparam \oSRAM_BE_N[0]~I .output_register_mode = "none";
defparam \oSRAM_BE_N[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_BE_N[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_BE_N[1]));
// synopsys translate_off
defparam \oSRAM_BE_N[1]~I .input_async_reset = "none";
defparam \oSRAM_BE_N[1]~I .input_power_up = "low";
defparam \oSRAM_BE_N[1]~I .input_register_mode = "none";
defparam \oSRAM_BE_N[1]~I .input_sync_reset = "none";
defparam \oSRAM_BE_N[1]~I .oe_async_reset = "none";
defparam \oSRAM_BE_N[1]~I .oe_power_up = "low";
defparam \oSRAM_BE_N[1]~I .oe_register_mode = "none";
defparam \oSRAM_BE_N[1]~I .oe_sync_reset = "none";
defparam \oSRAM_BE_N[1]~I .operation_mode = "output";
defparam \oSRAM_BE_N[1]~I .output_async_reset = "none";
defparam \oSRAM_BE_N[1]~I .output_power_up = "low";
defparam \oSRAM_BE_N[1]~I .output_register_mode = "none";
defparam \oSRAM_BE_N[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_BE_N[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_BE_N[2]));
// synopsys translate_off
defparam \oSRAM_BE_N[2]~I .input_async_reset = "none";
defparam \oSRAM_BE_N[2]~I .input_power_up = "low";
defparam \oSRAM_BE_N[2]~I .input_register_mode = "none";
defparam \oSRAM_BE_N[2]~I .input_sync_reset = "none";
defparam \oSRAM_BE_N[2]~I .oe_async_reset = "none";
defparam \oSRAM_BE_N[2]~I .oe_power_up = "low";
defparam \oSRAM_BE_N[2]~I .oe_register_mode = "none";
defparam \oSRAM_BE_N[2]~I .oe_sync_reset = "none";
defparam \oSRAM_BE_N[2]~I .operation_mode = "output";
defparam \oSRAM_BE_N[2]~I .output_async_reset = "none";
defparam \oSRAM_BE_N[2]~I .output_power_up = "low";
defparam \oSRAM_BE_N[2]~I .output_register_mode = "none";
defparam \oSRAM_BE_N[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_BE_N[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_BE_N[3]));
// synopsys translate_off
defparam \oSRAM_BE_N[3]~I .input_async_reset = "none";
defparam \oSRAM_BE_N[3]~I .input_power_up = "low";
defparam \oSRAM_BE_N[3]~I .input_register_mode = "none";
defparam \oSRAM_BE_N[3]~I .input_sync_reset = "none";
defparam \oSRAM_BE_N[3]~I .oe_async_reset = "none";
defparam \oSRAM_BE_N[3]~I .oe_power_up = "low";
defparam \oSRAM_BE_N[3]~I .oe_register_mode = "none";
defparam \oSRAM_BE_N[3]~I .oe_sync_reset = "none";
defparam \oSRAM_BE_N[3]~I .operation_mode = "output";
defparam \oSRAM_BE_N[3]~I .output_async_reset = "none";
defparam \oSRAM_BE_N[3]~I .output_power_up = "low";
defparam \oSRAM_BE_N[3]~I .output_register_mode = "none";
defparam \oSRAM_BE_N[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_CE1_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_CE1_N));
// synopsys translate_off
defparam \oSRAM_CE1_N~I .input_async_reset = "none";
defparam \oSRAM_CE1_N~I .input_power_up = "low";
defparam \oSRAM_CE1_N~I .input_register_mode = "none";
defparam \oSRAM_CE1_N~I .input_sync_reset = "none";
defparam \oSRAM_CE1_N~I .oe_async_reset = "none";
defparam \oSRAM_CE1_N~I .oe_power_up = "low";
defparam \oSRAM_CE1_N~I .oe_register_mode = "none";
defparam \oSRAM_CE1_N~I .oe_sync_reset = "none";
defparam \oSRAM_CE1_N~I .operation_mode = "output";
defparam \oSRAM_CE1_N~I .output_async_reset = "none";
defparam \oSRAM_CE1_N~I .output_power_up = "low";
defparam \oSRAM_CE1_N~I .output_register_mode = "none";
defparam \oSRAM_CE1_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_CE2~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_CE2));
// synopsys translate_off
defparam \oSRAM_CE2~I .input_async_reset = "none";
defparam \oSRAM_CE2~I .input_power_up = "low";
defparam \oSRAM_CE2~I .input_register_mode = "none";
defparam \oSRAM_CE2~I .input_sync_reset = "none";
defparam \oSRAM_CE2~I .oe_async_reset = "none";
defparam \oSRAM_CE2~I .oe_power_up = "low";
defparam \oSRAM_CE2~I .oe_register_mode = "none";
defparam \oSRAM_CE2~I .oe_sync_reset = "none";
defparam \oSRAM_CE2~I .operation_mode = "output";
defparam \oSRAM_CE2~I .output_async_reset = "none";
defparam \oSRAM_CE2~I .output_power_up = "low";
defparam \oSRAM_CE2~I .output_register_mode = "none";
defparam \oSRAM_CE2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_CE3_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_CE3_N));
// synopsys translate_off
defparam \oSRAM_CE3_N~I .input_async_reset = "none";
defparam \oSRAM_CE3_N~I .input_power_up = "low";
defparam \oSRAM_CE3_N~I .input_register_mode = "none";
defparam \oSRAM_CE3_N~I .input_sync_reset = "none";
defparam \oSRAM_CE3_N~I .oe_async_reset = "none";
defparam \oSRAM_CE3_N~I .oe_power_up = "low";
defparam \oSRAM_CE3_N~I .oe_register_mode = "none";
defparam \oSRAM_CE3_N~I .oe_sync_reset = "none";
defparam \oSRAM_CE3_N~I .operation_mode = "output";
defparam \oSRAM_CE3_N~I .output_async_reset = "none";
defparam \oSRAM_CE3_N~I .output_power_up = "low";
defparam \oSRAM_CE3_N~I .output_register_mode = "none";
defparam \oSRAM_CE3_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_CLK));
// synopsys translate_off
defparam \oSRAM_CLK~I .input_async_reset = "none";
defparam \oSRAM_CLK~I .input_power_up = "low";
defparam \oSRAM_CLK~I .input_register_mode = "none";
defparam \oSRAM_CLK~I .input_sync_reset = "none";
defparam \oSRAM_CLK~I .oe_async_reset = "none";
defparam \oSRAM_CLK~I .oe_power_up = "low";
defparam \oSRAM_CLK~I .oe_register_mode = "none";
defparam \oSRAM_CLK~I .oe_sync_reset = "none";
defparam \oSRAM_CLK~I .operation_mode = "output";
defparam \oSRAM_CLK~I .output_async_reset = "none";
defparam \oSRAM_CLK~I .output_power_up = "low";
defparam \oSRAM_CLK~I .output_register_mode = "none";
defparam \oSRAM_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_GW_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_GW_N));
// synopsys translate_off
defparam \oSRAM_GW_N~I .input_async_reset = "none";
defparam \oSRAM_GW_N~I .input_power_up = "low";
defparam \oSRAM_GW_N~I .input_register_mode = "none";
defparam \oSRAM_GW_N~I .input_sync_reset = "none";
defparam \oSRAM_GW_N~I .oe_async_reset = "none";
defparam \oSRAM_GW_N~I .oe_power_up = "low";
defparam \oSRAM_GW_N~I .oe_register_mode = "none";
defparam \oSRAM_GW_N~I .oe_sync_reset = "none";
defparam \oSRAM_GW_N~I .operation_mode = "output";
defparam \oSRAM_GW_N~I .output_async_reset = "none";
defparam \oSRAM_GW_N~I .output_power_up = "low";
defparam \oSRAM_GW_N~I .output_register_mode = "none";
defparam \oSRAM_GW_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_OE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_OE_N));
// synopsys translate_off
defparam \oSRAM_OE_N~I .input_async_reset = "none";
defparam \oSRAM_OE_N~I .input_power_up = "low";
defparam \oSRAM_OE_N~I .input_register_mode = "none";
defparam \oSRAM_OE_N~I .input_sync_reset = "none";
defparam \oSRAM_OE_N~I .oe_async_reset = "none";
defparam \oSRAM_OE_N~I .oe_power_up = "low";
defparam \oSRAM_OE_N~I .oe_register_mode = "none";
defparam \oSRAM_OE_N~I .oe_sync_reset = "none";
defparam \oSRAM_OE_N~I .operation_mode = "output";
defparam \oSRAM_OE_N~I .output_async_reset = "none";
defparam \oSRAM_OE_N~I .output_power_up = "low";
defparam \oSRAM_OE_N~I .output_register_mode = "none";
defparam \oSRAM_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSRAM_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSRAM_WE_N));
// synopsys translate_off
defparam \oSRAM_WE_N~I .input_async_reset = "none";
defparam \oSRAM_WE_N~I .input_power_up = "low";
defparam \oSRAM_WE_N~I .input_register_mode = "none";
defparam \oSRAM_WE_N~I .input_sync_reset = "none";
defparam \oSRAM_WE_N~I .oe_async_reset = "none";
defparam \oSRAM_WE_N~I .oe_power_up = "low";
defparam \oSRAM_WE_N~I .oe_register_mode = "none";
defparam \oSRAM_WE_N~I .oe_sync_reset = "none";
defparam \oSRAM_WE_N~I .operation_mode = "output";
defparam \oSRAM_WE_N~I .output_async_reset = "none";
defparam \oSRAM_WE_N~I .output_power_up = "low";
defparam \oSRAM_WE_N~I .output_register_mode = "none";
defparam \oSRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oOTG_A[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oOTG_A[0]));
// synopsys translate_off
defparam \oOTG_A[0]~I .input_async_reset = "none";
defparam \oOTG_A[0]~I .input_power_up = "low";
defparam \oOTG_A[0]~I .input_register_mode = "none";
defparam \oOTG_A[0]~I .input_sync_reset = "none";
defparam \oOTG_A[0]~I .oe_async_reset = "none";
defparam \oOTG_A[0]~I .oe_power_up = "low";
defparam \oOTG_A[0]~I .oe_register_mode = "none";
defparam \oOTG_A[0]~I .oe_sync_reset = "none";
defparam \oOTG_A[0]~I .operation_mode = "output";
defparam \oOTG_A[0]~I .output_async_reset = "none";
defparam \oOTG_A[0]~I .output_power_up = "low";
defparam \oOTG_A[0]~I .output_register_mode = "none";
defparam \oOTG_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oOTG_A[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oOTG_A[1]));
// synopsys translate_off
defparam \oOTG_A[1]~I .input_async_reset = "none";
defparam \oOTG_A[1]~I .input_power_up = "low";
defparam \oOTG_A[1]~I .input_register_mode = "none";
defparam \oOTG_A[1]~I .input_sync_reset = "none";
defparam \oOTG_A[1]~I .oe_async_reset = "none";
defparam \oOTG_A[1]~I .oe_power_up = "low";
defparam \oOTG_A[1]~I .oe_register_mode = "none";
defparam \oOTG_A[1]~I .oe_sync_reset = "none";
defparam \oOTG_A[1]~I .operation_mode = "output";
defparam \oOTG_A[1]~I .output_async_reset = "none";
defparam \oOTG_A[1]~I .output_power_up = "low";
defparam \oOTG_A[1]~I .output_register_mode = "none";
defparam \oOTG_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oOTG_CS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oOTG_CS_N));
// synopsys translate_off
defparam \oOTG_CS_N~I .input_async_reset = "none";
defparam \oOTG_CS_N~I .input_power_up = "low";
defparam \oOTG_CS_N~I .input_register_mode = "none";
defparam \oOTG_CS_N~I .input_sync_reset = "none";
defparam \oOTG_CS_N~I .oe_async_reset = "none";
defparam \oOTG_CS_N~I .oe_power_up = "low";
defparam \oOTG_CS_N~I .oe_register_mode = "none";
defparam \oOTG_CS_N~I .oe_sync_reset = "none";
defparam \oOTG_CS_N~I .operation_mode = "output";
defparam \oOTG_CS_N~I .output_async_reset = "none";
defparam \oOTG_CS_N~I .output_power_up = "low";
defparam \oOTG_CS_N~I .output_register_mode = "none";
defparam \oOTG_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oOTG_OE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oOTG_OE_N));
// synopsys translate_off
defparam \oOTG_OE_N~I .input_async_reset = "none";
defparam \oOTG_OE_N~I .input_power_up = "low";
defparam \oOTG_OE_N~I .input_register_mode = "none";
defparam \oOTG_OE_N~I .input_sync_reset = "none";
defparam \oOTG_OE_N~I .oe_async_reset = "none";
defparam \oOTG_OE_N~I .oe_power_up = "low";
defparam \oOTG_OE_N~I .oe_register_mode = "none";
defparam \oOTG_OE_N~I .oe_sync_reset = "none";
defparam \oOTG_OE_N~I .operation_mode = "output";
defparam \oOTG_OE_N~I .output_async_reset = "none";
defparam \oOTG_OE_N~I .output_power_up = "low";
defparam \oOTG_OE_N~I .output_register_mode = "none";
defparam \oOTG_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oOTG_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oOTG_WE_N));
// synopsys translate_off
defparam \oOTG_WE_N~I .input_async_reset = "none";
defparam \oOTG_WE_N~I .input_power_up = "low";
defparam \oOTG_WE_N~I .input_register_mode = "none";
defparam \oOTG_WE_N~I .input_sync_reset = "none";
defparam \oOTG_WE_N~I .oe_async_reset = "none";
defparam \oOTG_WE_N~I .oe_power_up = "low";
defparam \oOTG_WE_N~I .oe_register_mode = "none";
defparam \oOTG_WE_N~I .oe_sync_reset = "none";
defparam \oOTG_WE_N~I .operation_mode = "output";
defparam \oOTG_WE_N~I .output_async_reset = "none";
defparam \oOTG_WE_N~I .output_power_up = "low";
defparam \oOTG_WE_N~I .output_register_mode = "none";
defparam \oOTG_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oOTG_RESET_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oOTG_RESET_N));
// synopsys translate_off
defparam \oOTG_RESET_N~I .input_async_reset = "none";
defparam \oOTG_RESET_N~I .input_power_up = "low";
defparam \oOTG_RESET_N~I .input_register_mode = "none";
defparam \oOTG_RESET_N~I .input_sync_reset = "none";
defparam \oOTG_RESET_N~I .oe_async_reset = "none";
defparam \oOTG_RESET_N~I .oe_power_up = "low";
defparam \oOTG_RESET_N~I .oe_register_mode = "none";
defparam \oOTG_RESET_N~I .oe_sync_reset = "none";
defparam \oOTG_RESET_N~I .operation_mode = "output";
defparam \oOTG_RESET_N~I .output_async_reset = "none";
defparam \oOTG_RESET_N~I .output_power_up = "low";
defparam \oOTG_RESET_N~I .output_register_mode = "none";
defparam \oOTG_RESET_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iOTG_INT0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iOTG_INT0));
// synopsys translate_off
defparam \iOTG_INT0~I .input_async_reset = "none";
defparam \iOTG_INT0~I .input_power_up = "low";
defparam \iOTG_INT0~I .input_register_mode = "none";
defparam \iOTG_INT0~I .input_sync_reset = "none";
defparam \iOTG_INT0~I .oe_async_reset = "none";
defparam \iOTG_INT0~I .oe_power_up = "low";
defparam \iOTG_INT0~I .oe_register_mode = "none";
defparam \iOTG_INT0~I .oe_sync_reset = "none";
defparam \iOTG_INT0~I .operation_mode = "input";
defparam \iOTG_INT0~I .output_async_reset = "none";
defparam \iOTG_INT0~I .output_power_up = "low";
defparam \iOTG_INT0~I .output_register_mode = "none";
defparam \iOTG_INT0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iOTG_INT1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iOTG_INT1));
// synopsys translate_off
defparam \iOTG_INT1~I .input_async_reset = "none";
defparam \iOTG_INT1~I .input_power_up = "low";
defparam \iOTG_INT1~I .input_register_mode = "none";
defparam \iOTG_INT1~I .input_sync_reset = "none";
defparam \iOTG_INT1~I .oe_async_reset = "none";
defparam \iOTG_INT1~I .oe_power_up = "low";
defparam \iOTG_INT1~I .oe_register_mode = "none";
defparam \iOTG_INT1~I .oe_sync_reset = "none";
defparam \iOTG_INT1~I .operation_mode = "input";
defparam \iOTG_INT1~I .output_async_reset = "none";
defparam \iOTG_INT1~I .output_power_up = "low";
defparam \iOTG_INT1~I .output_register_mode = "none";
defparam \iOTG_INT1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iOTG_DREQ0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iOTG_DREQ0));
// synopsys translate_off
defparam \iOTG_DREQ0~I .input_async_reset = "none";
defparam \iOTG_DREQ0~I .input_power_up = "low";
defparam \iOTG_DREQ0~I .input_register_mode = "none";
defparam \iOTG_DREQ0~I .input_sync_reset = "none";
defparam \iOTG_DREQ0~I .oe_async_reset = "none";
defparam \iOTG_DREQ0~I .oe_power_up = "low";
defparam \iOTG_DREQ0~I .oe_register_mode = "none";
defparam \iOTG_DREQ0~I .oe_sync_reset = "none";
defparam \iOTG_DREQ0~I .operation_mode = "input";
defparam \iOTG_DREQ0~I .output_async_reset = "none";
defparam \iOTG_DREQ0~I .output_power_up = "low";
defparam \iOTG_DREQ0~I .output_register_mode = "none";
defparam \iOTG_DREQ0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iOTG_DREQ1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iOTG_DREQ1));
// synopsys translate_off
defparam \iOTG_DREQ1~I .input_async_reset = "none";
defparam \iOTG_DREQ1~I .input_power_up = "low";
defparam \iOTG_DREQ1~I .input_register_mode = "none";
defparam \iOTG_DREQ1~I .input_sync_reset = "none";
defparam \iOTG_DREQ1~I .oe_async_reset = "none";
defparam \iOTG_DREQ1~I .oe_power_up = "low";
defparam \iOTG_DREQ1~I .oe_register_mode = "none";
defparam \iOTG_DREQ1~I .oe_sync_reset = "none";
defparam \iOTG_DREQ1~I .operation_mode = "input";
defparam \iOTG_DREQ1~I .output_async_reset = "none";
defparam \iOTG_DREQ1~I .output_power_up = "low";
defparam \iOTG_DREQ1~I .output_register_mode = "none";
defparam \iOTG_DREQ1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oOTG_DACK0_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oOTG_DACK0_N));
// synopsys translate_off
defparam \oOTG_DACK0_N~I .input_async_reset = "none";
defparam \oOTG_DACK0_N~I .input_power_up = "low";
defparam \oOTG_DACK0_N~I .input_register_mode = "none";
defparam \oOTG_DACK0_N~I .input_sync_reset = "none";
defparam \oOTG_DACK0_N~I .oe_async_reset = "none";
defparam \oOTG_DACK0_N~I .oe_power_up = "low";
defparam \oOTG_DACK0_N~I .oe_register_mode = "none";
defparam \oOTG_DACK0_N~I .oe_sync_reset = "none";
defparam \oOTG_DACK0_N~I .operation_mode = "output";
defparam \oOTG_DACK0_N~I .output_async_reset = "none";
defparam \oOTG_DACK0_N~I .output_power_up = "low";
defparam \oOTG_DACK0_N~I .output_register_mode = "none";
defparam \oOTG_DACK0_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oOTG_DACK1_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oOTG_DACK1_N));
// synopsys translate_off
defparam \oOTG_DACK1_N~I .input_async_reset = "none";
defparam \oOTG_DACK1_N~I .input_power_up = "low";
defparam \oOTG_DACK1_N~I .input_register_mode = "none";
defparam \oOTG_DACK1_N~I .input_sync_reset = "none";
defparam \oOTG_DACK1_N~I .oe_async_reset = "none";
defparam \oOTG_DACK1_N~I .oe_power_up = "low";
defparam \oOTG_DACK1_N~I .oe_register_mode = "none";
defparam \oOTG_DACK1_N~I .oe_sync_reset = "none";
defparam \oOTG_DACK1_N~I .operation_mode = "output";
defparam \oOTG_DACK1_N~I .output_async_reset = "none";
defparam \oOTG_DACK1_N~I .output_power_up = "low";
defparam \oOTG_DACK1_N~I .output_register_mode = "none";
defparam \oOTG_DACK1_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLCD_ON~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLCD_ON));
// synopsys translate_off
defparam \oLCD_ON~I .input_async_reset = "none";
defparam \oLCD_ON~I .input_power_up = "low";
defparam \oLCD_ON~I .input_register_mode = "none";
defparam \oLCD_ON~I .input_sync_reset = "none";
defparam \oLCD_ON~I .oe_async_reset = "none";
defparam \oLCD_ON~I .oe_power_up = "low";
defparam \oLCD_ON~I .oe_register_mode = "none";
defparam \oLCD_ON~I .oe_sync_reset = "none";
defparam \oLCD_ON~I .operation_mode = "output";
defparam \oLCD_ON~I .output_async_reset = "none";
defparam \oLCD_ON~I .output_power_up = "low";
defparam \oLCD_ON~I .output_register_mode = "none";
defparam \oLCD_ON~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLCD_BLON~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLCD_BLON));
// synopsys translate_off
defparam \oLCD_BLON~I .input_async_reset = "none";
defparam \oLCD_BLON~I .input_power_up = "low";
defparam \oLCD_BLON~I .input_register_mode = "none";
defparam \oLCD_BLON~I .input_sync_reset = "none";
defparam \oLCD_BLON~I .oe_async_reset = "none";
defparam \oLCD_BLON~I .oe_power_up = "low";
defparam \oLCD_BLON~I .oe_register_mode = "none";
defparam \oLCD_BLON~I .oe_sync_reset = "none";
defparam \oLCD_BLON~I .operation_mode = "output";
defparam \oLCD_BLON~I .output_async_reset = "none";
defparam \oLCD_BLON~I .output_power_up = "low";
defparam \oLCD_BLON~I .output_register_mode = "none";
defparam \oLCD_BLON~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLCD_RW~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLCD_RW));
// synopsys translate_off
defparam \oLCD_RW~I .input_async_reset = "none";
defparam \oLCD_RW~I .input_power_up = "low";
defparam \oLCD_RW~I .input_register_mode = "none";
defparam \oLCD_RW~I .input_sync_reset = "none";
defparam \oLCD_RW~I .oe_async_reset = "none";
defparam \oLCD_RW~I .oe_power_up = "low";
defparam \oLCD_RW~I .oe_register_mode = "none";
defparam \oLCD_RW~I .oe_sync_reset = "none";
defparam \oLCD_RW~I .operation_mode = "output";
defparam \oLCD_RW~I .output_async_reset = "none";
defparam \oLCD_RW~I .output_power_up = "low";
defparam \oLCD_RW~I .output_register_mode = "none";
defparam \oLCD_RW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLCD_EN~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLCD_EN));
// synopsys translate_off
defparam \oLCD_EN~I .input_async_reset = "none";
defparam \oLCD_EN~I .input_power_up = "low";
defparam \oLCD_EN~I .input_register_mode = "none";
defparam \oLCD_EN~I .input_sync_reset = "none";
defparam \oLCD_EN~I .oe_async_reset = "none";
defparam \oLCD_EN~I .oe_power_up = "low";
defparam \oLCD_EN~I .oe_register_mode = "none";
defparam \oLCD_EN~I .oe_sync_reset = "none";
defparam \oLCD_EN~I .operation_mode = "output";
defparam \oLCD_EN~I .output_async_reset = "none";
defparam \oLCD_EN~I .output_power_up = "low";
defparam \oLCD_EN~I .output_register_mode = "none";
defparam \oLCD_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oLCD_RS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oLCD_RS));
// synopsys translate_off
defparam \oLCD_RS~I .input_async_reset = "none";
defparam \oLCD_RS~I .input_power_up = "low";
defparam \oLCD_RS~I .input_register_mode = "none";
defparam \oLCD_RS~I .input_sync_reset = "none";
defparam \oLCD_RS~I .oe_async_reset = "none";
defparam \oLCD_RS~I .oe_power_up = "low";
defparam \oLCD_RS~I .oe_register_mode = "none";
defparam \oLCD_RS~I .oe_sync_reset = "none";
defparam \oLCD_RS~I .operation_mode = "output";
defparam \oLCD_RS~I .output_async_reset = "none";
defparam \oLCD_RS~I .output_power_up = "low";
defparam \oLCD_RS~I .output_register_mode = "none";
defparam \oLCD_RS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oSD_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oSD_CLK));
// synopsys translate_off
defparam \oSD_CLK~I .input_async_reset = "none";
defparam \oSD_CLK~I .input_power_up = "low";
defparam \oSD_CLK~I .input_register_mode = "none";
defparam \oSD_CLK~I .input_sync_reset = "none";
defparam \oSD_CLK~I .oe_async_reset = "none";
defparam \oSD_CLK~I .oe_power_up = "low";
defparam \oSD_CLK~I .oe_register_mode = "none";
defparam \oSD_CLK~I .oe_sync_reset = "none";
defparam \oSD_CLK~I .operation_mode = "output";
defparam \oSD_CLK~I .output_async_reset = "none";
defparam \oSD_CLK~I .output_power_up = "low";
defparam \oSD_CLK~I .output_register_mode = "none";
defparam \oSD_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oI2C_SCLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oI2C_SCLK));
// synopsys translate_off
defparam \oI2C_SCLK~I .input_async_reset = "none";
defparam \oI2C_SCLK~I .input_power_up = "low";
defparam \oI2C_SCLK~I .input_register_mode = "none";
defparam \oI2C_SCLK~I .input_sync_reset = "none";
defparam \oI2C_SCLK~I .oe_async_reset = "none";
defparam \oI2C_SCLK~I .oe_power_up = "low";
defparam \oI2C_SCLK~I .oe_register_mode = "none";
defparam \oI2C_SCLK~I .oe_sync_reset = "none";
defparam \oI2C_SCLK~I .operation_mode = "output";
defparam \oI2C_SCLK~I .output_async_reset = "none";
defparam \oI2C_SCLK~I .output_power_up = "low";
defparam \oI2C_SCLK~I .output_register_mode = "none";
defparam \oI2C_SCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_CLOCK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_CLOCK));
// synopsys translate_off
defparam \oVGA_CLOCK~I .input_async_reset = "none";
defparam \oVGA_CLOCK~I .input_power_up = "low";
defparam \oVGA_CLOCK~I .input_register_mode = "none";
defparam \oVGA_CLOCK~I .input_sync_reset = "none";
defparam \oVGA_CLOCK~I .oe_async_reset = "none";
defparam \oVGA_CLOCK~I .oe_power_up = "low";
defparam \oVGA_CLOCK~I .oe_register_mode = "none";
defparam \oVGA_CLOCK~I .oe_sync_reset = "none";
defparam \oVGA_CLOCK~I .operation_mode = "output";
defparam \oVGA_CLOCK~I .output_async_reset = "none";
defparam \oVGA_CLOCK~I .output_power_up = "low";
defparam \oVGA_CLOCK~I .output_register_mode = "none";
defparam \oVGA_CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_HS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_HS));
// synopsys translate_off
defparam \oVGA_HS~I .input_async_reset = "none";
defparam \oVGA_HS~I .input_power_up = "low";
defparam \oVGA_HS~I .input_register_mode = "none";
defparam \oVGA_HS~I .input_sync_reset = "none";
defparam \oVGA_HS~I .oe_async_reset = "none";
defparam \oVGA_HS~I .oe_power_up = "low";
defparam \oVGA_HS~I .oe_register_mode = "none";
defparam \oVGA_HS~I .oe_sync_reset = "none";
defparam \oVGA_HS~I .operation_mode = "output";
defparam \oVGA_HS~I .output_async_reset = "none";
defparam \oVGA_HS~I .output_power_up = "low";
defparam \oVGA_HS~I .output_register_mode = "none";
defparam \oVGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_VS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_VS));
// synopsys translate_off
defparam \oVGA_VS~I .input_async_reset = "none";
defparam \oVGA_VS~I .input_power_up = "low";
defparam \oVGA_VS~I .input_register_mode = "none";
defparam \oVGA_VS~I .input_sync_reset = "none";
defparam \oVGA_VS~I .oe_async_reset = "none";
defparam \oVGA_VS~I .oe_power_up = "low";
defparam \oVGA_VS~I .oe_register_mode = "none";
defparam \oVGA_VS~I .oe_sync_reset = "none";
defparam \oVGA_VS~I .operation_mode = "output";
defparam \oVGA_VS~I .output_async_reset = "none";
defparam \oVGA_VS~I .output_power_up = "low";
defparam \oVGA_VS~I .output_register_mode = "none";
defparam \oVGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_BLANK_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_BLANK_N));
// synopsys translate_off
defparam \oVGA_BLANK_N~I .input_async_reset = "none";
defparam \oVGA_BLANK_N~I .input_power_up = "low";
defparam \oVGA_BLANK_N~I .input_register_mode = "none";
defparam \oVGA_BLANK_N~I .input_sync_reset = "none";
defparam \oVGA_BLANK_N~I .oe_async_reset = "none";
defparam \oVGA_BLANK_N~I .oe_power_up = "low";
defparam \oVGA_BLANK_N~I .oe_register_mode = "none";
defparam \oVGA_BLANK_N~I .oe_sync_reset = "none";
defparam \oVGA_BLANK_N~I .operation_mode = "output";
defparam \oVGA_BLANK_N~I .output_async_reset = "none";
defparam \oVGA_BLANK_N~I .output_power_up = "low";
defparam \oVGA_BLANK_N~I .output_register_mode = "none";
defparam \oVGA_BLANK_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_SYNC_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_SYNC_N));
// synopsys translate_off
defparam \oVGA_SYNC_N~I .input_async_reset = "none";
defparam \oVGA_SYNC_N~I .input_power_up = "low";
defparam \oVGA_SYNC_N~I .input_register_mode = "none";
defparam \oVGA_SYNC_N~I .input_sync_reset = "none";
defparam \oVGA_SYNC_N~I .oe_async_reset = "none";
defparam \oVGA_SYNC_N~I .oe_power_up = "low";
defparam \oVGA_SYNC_N~I .oe_register_mode = "none";
defparam \oVGA_SYNC_N~I .oe_sync_reset = "none";
defparam \oVGA_SYNC_N~I .operation_mode = "output";
defparam \oVGA_SYNC_N~I .output_async_reset = "none";
defparam \oVGA_SYNC_N~I .output_power_up = "low";
defparam \oVGA_SYNC_N~I .output_register_mode = "none";
defparam \oVGA_SYNC_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[0]));
// synopsys translate_off
defparam \oVGA_R[0]~I .input_async_reset = "none";
defparam \oVGA_R[0]~I .input_power_up = "low";
defparam \oVGA_R[0]~I .input_register_mode = "none";
defparam \oVGA_R[0]~I .input_sync_reset = "none";
defparam \oVGA_R[0]~I .oe_async_reset = "none";
defparam \oVGA_R[0]~I .oe_power_up = "low";
defparam \oVGA_R[0]~I .oe_register_mode = "none";
defparam \oVGA_R[0]~I .oe_sync_reset = "none";
defparam \oVGA_R[0]~I .operation_mode = "output";
defparam \oVGA_R[0]~I .output_async_reset = "none";
defparam \oVGA_R[0]~I .output_power_up = "low";
defparam \oVGA_R[0]~I .output_register_mode = "none";
defparam \oVGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[1]));
// synopsys translate_off
defparam \oVGA_R[1]~I .input_async_reset = "none";
defparam \oVGA_R[1]~I .input_power_up = "low";
defparam \oVGA_R[1]~I .input_register_mode = "none";
defparam \oVGA_R[1]~I .input_sync_reset = "none";
defparam \oVGA_R[1]~I .oe_async_reset = "none";
defparam \oVGA_R[1]~I .oe_power_up = "low";
defparam \oVGA_R[1]~I .oe_register_mode = "none";
defparam \oVGA_R[1]~I .oe_sync_reset = "none";
defparam \oVGA_R[1]~I .operation_mode = "output";
defparam \oVGA_R[1]~I .output_async_reset = "none";
defparam \oVGA_R[1]~I .output_power_up = "low";
defparam \oVGA_R[1]~I .output_register_mode = "none";
defparam \oVGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[2]));
// synopsys translate_off
defparam \oVGA_R[2]~I .input_async_reset = "none";
defparam \oVGA_R[2]~I .input_power_up = "low";
defparam \oVGA_R[2]~I .input_register_mode = "none";
defparam \oVGA_R[2]~I .input_sync_reset = "none";
defparam \oVGA_R[2]~I .oe_async_reset = "none";
defparam \oVGA_R[2]~I .oe_power_up = "low";
defparam \oVGA_R[2]~I .oe_register_mode = "none";
defparam \oVGA_R[2]~I .oe_sync_reset = "none";
defparam \oVGA_R[2]~I .operation_mode = "output";
defparam \oVGA_R[2]~I .output_async_reset = "none";
defparam \oVGA_R[2]~I .output_power_up = "low";
defparam \oVGA_R[2]~I .output_register_mode = "none";
defparam \oVGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[3]));
// synopsys translate_off
defparam \oVGA_R[3]~I .input_async_reset = "none";
defparam \oVGA_R[3]~I .input_power_up = "low";
defparam \oVGA_R[3]~I .input_register_mode = "none";
defparam \oVGA_R[3]~I .input_sync_reset = "none";
defparam \oVGA_R[3]~I .oe_async_reset = "none";
defparam \oVGA_R[3]~I .oe_power_up = "low";
defparam \oVGA_R[3]~I .oe_register_mode = "none";
defparam \oVGA_R[3]~I .oe_sync_reset = "none";
defparam \oVGA_R[3]~I .operation_mode = "output";
defparam \oVGA_R[3]~I .output_async_reset = "none";
defparam \oVGA_R[3]~I .output_power_up = "low";
defparam \oVGA_R[3]~I .output_register_mode = "none";
defparam \oVGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[4]));
// synopsys translate_off
defparam \oVGA_R[4]~I .input_async_reset = "none";
defparam \oVGA_R[4]~I .input_power_up = "low";
defparam \oVGA_R[4]~I .input_register_mode = "none";
defparam \oVGA_R[4]~I .input_sync_reset = "none";
defparam \oVGA_R[4]~I .oe_async_reset = "none";
defparam \oVGA_R[4]~I .oe_power_up = "low";
defparam \oVGA_R[4]~I .oe_register_mode = "none";
defparam \oVGA_R[4]~I .oe_sync_reset = "none";
defparam \oVGA_R[4]~I .operation_mode = "output";
defparam \oVGA_R[4]~I .output_async_reset = "none";
defparam \oVGA_R[4]~I .output_power_up = "low";
defparam \oVGA_R[4]~I .output_register_mode = "none";
defparam \oVGA_R[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[5]));
// synopsys translate_off
defparam \oVGA_R[5]~I .input_async_reset = "none";
defparam \oVGA_R[5]~I .input_power_up = "low";
defparam \oVGA_R[5]~I .input_register_mode = "none";
defparam \oVGA_R[5]~I .input_sync_reset = "none";
defparam \oVGA_R[5]~I .oe_async_reset = "none";
defparam \oVGA_R[5]~I .oe_power_up = "low";
defparam \oVGA_R[5]~I .oe_register_mode = "none";
defparam \oVGA_R[5]~I .oe_sync_reset = "none";
defparam \oVGA_R[5]~I .operation_mode = "output";
defparam \oVGA_R[5]~I .output_async_reset = "none";
defparam \oVGA_R[5]~I .output_power_up = "low";
defparam \oVGA_R[5]~I .output_register_mode = "none";
defparam \oVGA_R[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[6]));
// synopsys translate_off
defparam \oVGA_R[6]~I .input_async_reset = "none";
defparam \oVGA_R[6]~I .input_power_up = "low";
defparam \oVGA_R[6]~I .input_register_mode = "none";
defparam \oVGA_R[6]~I .input_sync_reset = "none";
defparam \oVGA_R[6]~I .oe_async_reset = "none";
defparam \oVGA_R[6]~I .oe_power_up = "low";
defparam \oVGA_R[6]~I .oe_register_mode = "none";
defparam \oVGA_R[6]~I .oe_sync_reset = "none";
defparam \oVGA_R[6]~I .operation_mode = "output";
defparam \oVGA_R[6]~I .output_async_reset = "none";
defparam \oVGA_R[6]~I .output_power_up = "low";
defparam \oVGA_R[6]~I .output_register_mode = "none";
defparam \oVGA_R[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[7]));
// synopsys translate_off
defparam \oVGA_R[7]~I .input_async_reset = "none";
defparam \oVGA_R[7]~I .input_power_up = "low";
defparam \oVGA_R[7]~I .input_register_mode = "none";
defparam \oVGA_R[7]~I .input_sync_reset = "none";
defparam \oVGA_R[7]~I .oe_async_reset = "none";
defparam \oVGA_R[7]~I .oe_power_up = "low";
defparam \oVGA_R[7]~I .oe_register_mode = "none";
defparam \oVGA_R[7]~I .oe_sync_reset = "none";
defparam \oVGA_R[7]~I .operation_mode = "output";
defparam \oVGA_R[7]~I .output_async_reset = "none";
defparam \oVGA_R[7]~I .output_power_up = "low";
defparam \oVGA_R[7]~I .output_register_mode = "none";
defparam \oVGA_R[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[8]));
// synopsys translate_off
defparam \oVGA_R[8]~I .input_async_reset = "none";
defparam \oVGA_R[8]~I .input_power_up = "low";
defparam \oVGA_R[8]~I .input_register_mode = "none";
defparam \oVGA_R[8]~I .input_sync_reset = "none";
defparam \oVGA_R[8]~I .oe_async_reset = "none";
defparam \oVGA_R[8]~I .oe_power_up = "low";
defparam \oVGA_R[8]~I .oe_register_mode = "none";
defparam \oVGA_R[8]~I .oe_sync_reset = "none";
defparam \oVGA_R[8]~I .operation_mode = "output";
defparam \oVGA_R[8]~I .output_async_reset = "none";
defparam \oVGA_R[8]~I .output_power_up = "low";
defparam \oVGA_R[8]~I .output_register_mode = "none";
defparam \oVGA_R[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_R[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_R[9]));
// synopsys translate_off
defparam \oVGA_R[9]~I .input_async_reset = "none";
defparam \oVGA_R[9]~I .input_power_up = "low";
defparam \oVGA_R[9]~I .input_register_mode = "none";
defparam \oVGA_R[9]~I .input_sync_reset = "none";
defparam \oVGA_R[9]~I .oe_async_reset = "none";
defparam \oVGA_R[9]~I .oe_power_up = "low";
defparam \oVGA_R[9]~I .oe_register_mode = "none";
defparam \oVGA_R[9]~I .oe_sync_reset = "none";
defparam \oVGA_R[9]~I .operation_mode = "output";
defparam \oVGA_R[9]~I .output_async_reset = "none";
defparam \oVGA_R[9]~I .output_power_up = "low";
defparam \oVGA_R[9]~I .output_register_mode = "none";
defparam \oVGA_R[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[0]));
// synopsys translate_off
defparam \oVGA_G[0]~I .input_async_reset = "none";
defparam \oVGA_G[0]~I .input_power_up = "low";
defparam \oVGA_G[0]~I .input_register_mode = "none";
defparam \oVGA_G[0]~I .input_sync_reset = "none";
defparam \oVGA_G[0]~I .oe_async_reset = "none";
defparam \oVGA_G[0]~I .oe_power_up = "low";
defparam \oVGA_G[0]~I .oe_register_mode = "none";
defparam \oVGA_G[0]~I .oe_sync_reset = "none";
defparam \oVGA_G[0]~I .operation_mode = "output";
defparam \oVGA_G[0]~I .output_async_reset = "none";
defparam \oVGA_G[0]~I .output_power_up = "low";
defparam \oVGA_G[0]~I .output_register_mode = "none";
defparam \oVGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[1]));
// synopsys translate_off
defparam \oVGA_G[1]~I .input_async_reset = "none";
defparam \oVGA_G[1]~I .input_power_up = "low";
defparam \oVGA_G[1]~I .input_register_mode = "none";
defparam \oVGA_G[1]~I .input_sync_reset = "none";
defparam \oVGA_G[1]~I .oe_async_reset = "none";
defparam \oVGA_G[1]~I .oe_power_up = "low";
defparam \oVGA_G[1]~I .oe_register_mode = "none";
defparam \oVGA_G[1]~I .oe_sync_reset = "none";
defparam \oVGA_G[1]~I .operation_mode = "output";
defparam \oVGA_G[1]~I .output_async_reset = "none";
defparam \oVGA_G[1]~I .output_power_up = "low";
defparam \oVGA_G[1]~I .output_register_mode = "none";
defparam \oVGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[2]));
// synopsys translate_off
defparam \oVGA_G[2]~I .input_async_reset = "none";
defparam \oVGA_G[2]~I .input_power_up = "low";
defparam \oVGA_G[2]~I .input_register_mode = "none";
defparam \oVGA_G[2]~I .input_sync_reset = "none";
defparam \oVGA_G[2]~I .oe_async_reset = "none";
defparam \oVGA_G[2]~I .oe_power_up = "low";
defparam \oVGA_G[2]~I .oe_register_mode = "none";
defparam \oVGA_G[2]~I .oe_sync_reset = "none";
defparam \oVGA_G[2]~I .operation_mode = "output";
defparam \oVGA_G[2]~I .output_async_reset = "none";
defparam \oVGA_G[2]~I .output_power_up = "low";
defparam \oVGA_G[2]~I .output_register_mode = "none";
defparam \oVGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[3]));
// synopsys translate_off
defparam \oVGA_G[3]~I .input_async_reset = "none";
defparam \oVGA_G[3]~I .input_power_up = "low";
defparam \oVGA_G[3]~I .input_register_mode = "none";
defparam \oVGA_G[3]~I .input_sync_reset = "none";
defparam \oVGA_G[3]~I .oe_async_reset = "none";
defparam \oVGA_G[3]~I .oe_power_up = "low";
defparam \oVGA_G[3]~I .oe_register_mode = "none";
defparam \oVGA_G[3]~I .oe_sync_reset = "none";
defparam \oVGA_G[3]~I .operation_mode = "output";
defparam \oVGA_G[3]~I .output_async_reset = "none";
defparam \oVGA_G[3]~I .output_power_up = "low";
defparam \oVGA_G[3]~I .output_register_mode = "none";
defparam \oVGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[4]));
// synopsys translate_off
defparam \oVGA_G[4]~I .input_async_reset = "none";
defparam \oVGA_G[4]~I .input_power_up = "low";
defparam \oVGA_G[4]~I .input_register_mode = "none";
defparam \oVGA_G[4]~I .input_sync_reset = "none";
defparam \oVGA_G[4]~I .oe_async_reset = "none";
defparam \oVGA_G[4]~I .oe_power_up = "low";
defparam \oVGA_G[4]~I .oe_register_mode = "none";
defparam \oVGA_G[4]~I .oe_sync_reset = "none";
defparam \oVGA_G[4]~I .operation_mode = "output";
defparam \oVGA_G[4]~I .output_async_reset = "none";
defparam \oVGA_G[4]~I .output_power_up = "low";
defparam \oVGA_G[4]~I .output_register_mode = "none";
defparam \oVGA_G[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[5]));
// synopsys translate_off
defparam \oVGA_G[5]~I .input_async_reset = "none";
defparam \oVGA_G[5]~I .input_power_up = "low";
defparam \oVGA_G[5]~I .input_register_mode = "none";
defparam \oVGA_G[5]~I .input_sync_reset = "none";
defparam \oVGA_G[5]~I .oe_async_reset = "none";
defparam \oVGA_G[5]~I .oe_power_up = "low";
defparam \oVGA_G[5]~I .oe_register_mode = "none";
defparam \oVGA_G[5]~I .oe_sync_reset = "none";
defparam \oVGA_G[5]~I .operation_mode = "output";
defparam \oVGA_G[5]~I .output_async_reset = "none";
defparam \oVGA_G[5]~I .output_power_up = "low";
defparam \oVGA_G[5]~I .output_register_mode = "none";
defparam \oVGA_G[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[6]));
// synopsys translate_off
defparam \oVGA_G[6]~I .input_async_reset = "none";
defparam \oVGA_G[6]~I .input_power_up = "low";
defparam \oVGA_G[6]~I .input_register_mode = "none";
defparam \oVGA_G[6]~I .input_sync_reset = "none";
defparam \oVGA_G[6]~I .oe_async_reset = "none";
defparam \oVGA_G[6]~I .oe_power_up = "low";
defparam \oVGA_G[6]~I .oe_register_mode = "none";
defparam \oVGA_G[6]~I .oe_sync_reset = "none";
defparam \oVGA_G[6]~I .operation_mode = "output";
defparam \oVGA_G[6]~I .output_async_reset = "none";
defparam \oVGA_G[6]~I .output_power_up = "low";
defparam \oVGA_G[6]~I .output_register_mode = "none";
defparam \oVGA_G[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[7]));
// synopsys translate_off
defparam \oVGA_G[7]~I .input_async_reset = "none";
defparam \oVGA_G[7]~I .input_power_up = "low";
defparam \oVGA_G[7]~I .input_register_mode = "none";
defparam \oVGA_G[7]~I .input_sync_reset = "none";
defparam \oVGA_G[7]~I .oe_async_reset = "none";
defparam \oVGA_G[7]~I .oe_power_up = "low";
defparam \oVGA_G[7]~I .oe_register_mode = "none";
defparam \oVGA_G[7]~I .oe_sync_reset = "none";
defparam \oVGA_G[7]~I .operation_mode = "output";
defparam \oVGA_G[7]~I .output_async_reset = "none";
defparam \oVGA_G[7]~I .output_power_up = "low";
defparam \oVGA_G[7]~I .output_register_mode = "none";
defparam \oVGA_G[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[8]));
// synopsys translate_off
defparam \oVGA_G[8]~I .input_async_reset = "none";
defparam \oVGA_G[8]~I .input_power_up = "low";
defparam \oVGA_G[8]~I .input_register_mode = "none";
defparam \oVGA_G[8]~I .input_sync_reset = "none";
defparam \oVGA_G[8]~I .oe_async_reset = "none";
defparam \oVGA_G[8]~I .oe_power_up = "low";
defparam \oVGA_G[8]~I .oe_register_mode = "none";
defparam \oVGA_G[8]~I .oe_sync_reset = "none";
defparam \oVGA_G[8]~I .operation_mode = "output";
defparam \oVGA_G[8]~I .output_async_reset = "none";
defparam \oVGA_G[8]~I .output_power_up = "low";
defparam \oVGA_G[8]~I .output_register_mode = "none";
defparam \oVGA_G[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_G[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_G[9]));
// synopsys translate_off
defparam \oVGA_G[9]~I .input_async_reset = "none";
defparam \oVGA_G[9]~I .input_power_up = "low";
defparam \oVGA_G[9]~I .input_register_mode = "none";
defparam \oVGA_G[9]~I .input_sync_reset = "none";
defparam \oVGA_G[9]~I .oe_async_reset = "none";
defparam \oVGA_G[9]~I .oe_power_up = "low";
defparam \oVGA_G[9]~I .oe_register_mode = "none";
defparam \oVGA_G[9]~I .oe_sync_reset = "none";
defparam \oVGA_G[9]~I .operation_mode = "output";
defparam \oVGA_G[9]~I .output_async_reset = "none";
defparam \oVGA_G[9]~I .output_power_up = "low";
defparam \oVGA_G[9]~I .output_register_mode = "none";
defparam \oVGA_G[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[0]));
// synopsys translate_off
defparam \oVGA_B[0]~I .input_async_reset = "none";
defparam \oVGA_B[0]~I .input_power_up = "low";
defparam \oVGA_B[0]~I .input_register_mode = "none";
defparam \oVGA_B[0]~I .input_sync_reset = "none";
defparam \oVGA_B[0]~I .oe_async_reset = "none";
defparam \oVGA_B[0]~I .oe_power_up = "low";
defparam \oVGA_B[0]~I .oe_register_mode = "none";
defparam \oVGA_B[0]~I .oe_sync_reset = "none";
defparam \oVGA_B[0]~I .operation_mode = "output";
defparam \oVGA_B[0]~I .output_async_reset = "none";
defparam \oVGA_B[0]~I .output_power_up = "low";
defparam \oVGA_B[0]~I .output_register_mode = "none";
defparam \oVGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[1]));
// synopsys translate_off
defparam \oVGA_B[1]~I .input_async_reset = "none";
defparam \oVGA_B[1]~I .input_power_up = "low";
defparam \oVGA_B[1]~I .input_register_mode = "none";
defparam \oVGA_B[1]~I .input_sync_reset = "none";
defparam \oVGA_B[1]~I .oe_async_reset = "none";
defparam \oVGA_B[1]~I .oe_power_up = "low";
defparam \oVGA_B[1]~I .oe_register_mode = "none";
defparam \oVGA_B[1]~I .oe_sync_reset = "none";
defparam \oVGA_B[1]~I .operation_mode = "output";
defparam \oVGA_B[1]~I .output_async_reset = "none";
defparam \oVGA_B[1]~I .output_power_up = "low";
defparam \oVGA_B[1]~I .output_register_mode = "none";
defparam \oVGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[2]));
// synopsys translate_off
defparam \oVGA_B[2]~I .input_async_reset = "none";
defparam \oVGA_B[2]~I .input_power_up = "low";
defparam \oVGA_B[2]~I .input_register_mode = "none";
defparam \oVGA_B[2]~I .input_sync_reset = "none";
defparam \oVGA_B[2]~I .oe_async_reset = "none";
defparam \oVGA_B[2]~I .oe_power_up = "low";
defparam \oVGA_B[2]~I .oe_register_mode = "none";
defparam \oVGA_B[2]~I .oe_sync_reset = "none";
defparam \oVGA_B[2]~I .operation_mode = "output";
defparam \oVGA_B[2]~I .output_async_reset = "none";
defparam \oVGA_B[2]~I .output_power_up = "low";
defparam \oVGA_B[2]~I .output_register_mode = "none";
defparam \oVGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[3]));
// synopsys translate_off
defparam \oVGA_B[3]~I .input_async_reset = "none";
defparam \oVGA_B[3]~I .input_power_up = "low";
defparam \oVGA_B[3]~I .input_register_mode = "none";
defparam \oVGA_B[3]~I .input_sync_reset = "none";
defparam \oVGA_B[3]~I .oe_async_reset = "none";
defparam \oVGA_B[3]~I .oe_power_up = "low";
defparam \oVGA_B[3]~I .oe_register_mode = "none";
defparam \oVGA_B[3]~I .oe_sync_reset = "none";
defparam \oVGA_B[3]~I .operation_mode = "output";
defparam \oVGA_B[3]~I .output_async_reset = "none";
defparam \oVGA_B[3]~I .output_power_up = "low";
defparam \oVGA_B[3]~I .output_register_mode = "none";
defparam \oVGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[4]));
// synopsys translate_off
defparam \oVGA_B[4]~I .input_async_reset = "none";
defparam \oVGA_B[4]~I .input_power_up = "low";
defparam \oVGA_B[4]~I .input_register_mode = "none";
defparam \oVGA_B[4]~I .input_sync_reset = "none";
defparam \oVGA_B[4]~I .oe_async_reset = "none";
defparam \oVGA_B[4]~I .oe_power_up = "low";
defparam \oVGA_B[4]~I .oe_register_mode = "none";
defparam \oVGA_B[4]~I .oe_sync_reset = "none";
defparam \oVGA_B[4]~I .operation_mode = "output";
defparam \oVGA_B[4]~I .output_async_reset = "none";
defparam \oVGA_B[4]~I .output_power_up = "low";
defparam \oVGA_B[4]~I .output_register_mode = "none";
defparam \oVGA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[5]));
// synopsys translate_off
defparam \oVGA_B[5]~I .input_async_reset = "none";
defparam \oVGA_B[5]~I .input_power_up = "low";
defparam \oVGA_B[5]~I .input_register_mode = "none";
defparam \oVGA_B[5]~I .input_sync_reset = "none";
defparam \oVGA_B[5]~I .oe_async_reset = "none";
defparam \oVGA_B[5]~I .oe_power_up = "low";
defparam \oVGA_B[5]~I .oe_register_mode = "none";
defparam \oVGA_B[5]~I .oe_sync_reset = "none";
defparam \oVGA_B[5]~I .operation_mode = "output";
defparam \oVGA_B[5]~I .output_async_reset = "none";
defparam \oVGA_B[5]~I .output_power_up = "low";
defparam \oVGA_B[5]~I .output_register_mode = "none";
defparam \oVGA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[6]));
// synopsys translate_off
defparam \oVGA_B[6]~I .input_async_reset = "none";
defparam \oVGA_B[6]~I .input_power_up = "low";
defparam \oVGA_B[6]~I .input_register_mode = "none";
defparam \oVGA_B[6]~I .input_sync_reset = "none";
defparam \oVGA_B[6]~I .oe_async_reset = "none";
defparam \oVGA_B[6]~I .oe_power_up = "low";
defparam \oVGA_B[6]~I .oe_register_mode = "none";
defparam \oVGA_B[6]~I .oe_sync_reset = "none";
defparam \oVGA_B[6]~I .operation_mode = "output";
defparam \oVGA_B[6]~I .output_async_reset = "none";
defparam \oVGA_B[6]~I .output_power_up = "low";
defparam \oVGA_B[6]~I .output_register_mode = "none";
defparam \oVGA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[7]));
// synopsys translate_off
defparam \oVGA_B[7]~I .input_async_reset = "none";
defparam \oVGA_B[7]~I .input_power_up = "low";
defparam \oVGA_B[7]~I .input_register_mode = "none";
defparam \oVGA_B[7]~I .input_sync_reset = "none";
defparam \oVGA_B[7]~I .oe_async_reset = "none";
defparam \oVGA_B[7]~I .oe_power_up = "low";
defparam \oVGA_B[7]~I .oe_register_mode = "none";
defparam \oVGA_B[7]~I .oe_sync_reset = "none";
defparam \oVGA_B[7]~I .operation_mode = "output";
defparam \oVGA_B[7]~I .output_async_reset = "none";
defparam \oVGA_B[7]~I .output_power_up = "low";
defparam \oVGA_B[7]~I .output_register_mode = "none";
defparam \oVGA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[8]));
// synopsys translate_off
defparam \oVGA_B[8]~I .input_async_reset = "none";
defparam \oVGA_B[8]~I .input_power_up = "low";
defparam \oVGA_B[8]~I .input_register_mode = "none";
defparam \oVGA_B[8]~I .input_sync_reset = "none";
defparam \oVGA_B[8]~I .oe_async_reset = "none";
defparam \oVGA_B[8]~I .oe_power_up = "low";
defparam \oVGA_B[8]~I .oe_register_mode = "none";
defparam \oVGA_B[8]~I .oe_sync_reset = "none";
defparam \oVGA_B[8]~I .operation_mode = "output";
defparam \oVGA_B[8]~I .output_async_reset = "none";
defparam \oVGA_B[8]~I .output_power_up = "low";
defparam \oVGA_B[8]~I .output_register_mode = "none";
defparam \oVGA_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oVGA_B[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oVGA_B[9]));
// synopsys translate_off
defparam \oVGA_B[9]~I .input_async_reset = "none";
defparam \oVGA_B[9]~I .input_power_up = "low";
defparam \oVGA_B[9]~I .input_register_mode = "none";
defparam \oVGA_B[9]~I .input_sync_reset = "none";
defparam \oVGA_B[9]~I .oe_async_reset = "none";
defparam \oVGA_B[9]~I .oe_power_up = "low";
defparam \oVGA_B[9]~I .oe_register_mode = "none";
defparam \oVGA_B[9]~I .oe_sync_reset = "none";
defparam \oVGA_B[9]~I .operation_mode = "output";
defparam \oVGA_B[9]~I .output_async_reset = "none";
defparam \oVGA_B[9]~I .output_power_up = "low";
defparam \oVGA_B[9]~I .output_register_mode = "none";
defparam \oVGA_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oENET_CMD~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oENET_CMD));
// synopsys translate_off
defparam \oENET_CMD~I .input_async_reset = "none";
defparam \oENET_CMD~I .input_power_up = "low";
defparam \oENET_CMD~I .input_register_mode = "none";
defparam \oENET_CMD~I .input_sync_reset = "none";
defparam \oENET_CMD~I .oe_async_reset = "none";
defparam \oENET_CMD~I .oe_power_up = "low";
defparam \oENET_CMD~I .oe_register_mode = "none";
defparam \oENET_CMD~I .oe_sync_reset = "none";
defparam \oENET_CMD~I .operation_mode = "output";
defparam \oENET_CMD~I .output_async_reset = "none";
defparam \oENET_CMD~I .output_power_up = "low";
defparam \oENET_CMD~I .output_register_mode = "none";
defparam \oENET_CMD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oENET_CS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oENET_CS_N));
// synopsys translate_off
defparam \oENET_CS_N~I .input_async_reset = "none";
defparam \oENET_CS_N~I .input_power_up = "low";
defparam \oENET_CS_N~I .input_register_mode = "none";
defparam \oENET_CS_N~I .input_sync_reset = "none";
defparam \oENET_CS_N~I .oe_async_reset = "none";
defparam \oENET_CS_N~I .oe_power_up = "low";
defparam \oENET_CS_N~I .oe_register_mode = "none";
defparam \oENET_CS_N~I .oe_sync_reset = "none";
defparam \oENET_CS_N~I .operation_mode = "output";
defparam \oENET_CS_N~I .output_async_reset = "none";
defparam \oENET_CS_N~I .output_power_up = "low";
defparam \oENET_CS_N~I .output_register_mode = "none";
defparam \oENET_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oENET_IOW_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oENET_IOW_N));
// synopsys translate_off
defparam \oENET_IOW_N~I .input_async_reset = "none";
defparam \oENET_IOW_N~I .input_power_up = "low";
defparam \oENET_IOW_N~I .input_register_mode = "none";
defparam \oENET_IOW_N~I .input_sync_reset = "none";
defparam \oENET_IOW_N~I .oe_async_reset = "none";
defparam \oENET_IOW_N~I .oe_power_up = "low";
defparam \oENET_IOW_N~I .oe_register_mode = "none";
defparam \oENET_IOW_N~I .oe_sync_reset = "none";
defparam \oENET_IOW_N~I .operation_mode = "output";
defparam \oENET_IOW_N~I .output_async_reset = "none";
defparam \oENET_IOW_N~I .output_power_up = "low";
defparam \oENET_IOW_N~I .output_register_mode = "none";
defparam \oENET_IOW_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oENET_IOR_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oENET_IOR_N));
// synopsys translate_off
defparam \oENET_IOR_N~I .input_async_reset = "none";
defparam \oENET_IOR_N~I .input_power_up = "low";
defparam \oENET_IOR_N~I .input_register_mode = "none";
defparam \oENET_IOR_N~I .input_sync_reset = "none";
defparam \oENET_IOR_N~I .oe_async_reset = "none";
defparam \oENET_IOR_N~I .oe_power_up = "low";
defparam \oENET_IOR_N~I .oe_register_mode = "none";
defparam \oENET_IOR_N~I .oe_sync_reset = "none";
defparam \oENET_IOR_N~I .operation_mode = "output";
defparam \oENET_IOR_N~I .output_async_reset = "none";
defparam \oENET_IOR_N~I .output_power_up = "low";
defparam \oENET_IOR_N~I .output_register_mode = "none";
defparam \oENET_IOR_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oENET_RESET_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oENET_RESET_N));
// synopsys translate_off
defparam \oENET_RESET_N~I .input_async_reset = "none";
defparam \oENET_RESET_N~I .input_power_up = "low";
defparam \oENET_RESET_N~I .input_register_mode = "none";
defparam \oENET_RESET_N~I .input_sync_reset = "none";
defparam \oENET_RESET_N~I .oe_async_reset = "none";
defparam \oENET_RESET_N~I .oe_power_up = "low";
defparam \oENET_RESET_N~I .oe_register_mode = "none";
defparam \oENET_RESET_N~I .oe_sync_reset = "none";
defparam \oENET_RESET_N~I .operation_mode = "output";
defparam \oENET_RESET_N~I .output_async_reset = "none";
defparam \oENET_RESET_N~I .output_power_up = "low";
defparam \oENET_RESET_N~I .output_register_mode = "none";
defparam \oENET_RESET_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iENET_INT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iENET_INT));
// synopsys translate_off
defparam \iENET_INT~I .input_async_reset = "none";
defparam \iENET_INT~I .input_power_up = "low";
defparam \iENET_INT~I .input_register_mode = "none";
defparam \iENET_INT~I .input_sync_reset = "none";
defparam \iENET_INT~I .oe_async_reset = "none";
defparam \iENET_INT~I .oe_power_up = "low";
defparam \iENET_INT~I .oe_register_mode = "none";
defparam \iENET_INT~I .oe_sync_reset = "none";
defparam \iENET_INT~I .operation_mode = "input";
defparam \iENET_INT~I .output_async_reset = "none";
defparam \iENET_INT~I .output_power_up = "low";
defparam \iENET_INT~I .output_register_mode = "none";
defparam \iENET_INT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oENET_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oENET_CLK));
// synopsys translate_off
defparam \oENET_CLK~I .input_async_reset = "none";
defparam \oENET_CLK~I .input_power_up = "low";
defparam \oENET_CLK~I .input_register_mode = "none";
defparam \oENET_CLK~I .input_sync_reset = "none";
defparam \oENET_CLK~I .oe_async_reset = "none";
defparam \oENET_CLK~I .oe_power_up = "low";
defparam \oENET_CLK~I .oe_register_mode = "none";
defparam \oENET_CLK~I .oe_sync_reset = "none";
defparam \oENET_CLK~I .operation_mode = "output";
defparam \oENET_CLK~I .output_async_reset = "none";
defparam \oENET_CLK~I .output_power_up = "low";
defparam \oENET_CLK~I .output_register_mode = "none";
defparam \oENET_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iAUD_ADCDAT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iAUD_ADCDAT));
// synopsys translate_off
defparam \iAUD_ADCDAT~I .input_async_reset = "none";
defparam \iAUD_ADCDAT~I .input_power_up = "low";
defparam \iAUD_ADCDAT~I .input_register_mode = "none";
defparam \iAUD_ADCDAT~I .input_sync_reset = "none";
defparam \iAUD_ADCDAT~I .oe_async_reset = "none";
defparam \iAUD_ADCDAT~I .oe_power_up = "low";
defparam \iAUD_ADCDAT~I .oe_register_mode = "none";
defparam \iAUD_ADCDAT~I .oe_sync_reset = "none";
defparam \iAUD_ADCDAT~I .operation_mode = "input";
defparam \iAUD_ADCDAT~I .output_async_reset = "none";
defparam \iAUD_ADCDAT~I .output_power_up = "low";
defparam \iAUD_ADCDAT~I .output_register_mode = "none";
defparam \iAUD_ADCDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAUD_DACDAT~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAUD_DACDAT));
// synopsys translate_off
defparam \oAUD_DACDAT~I .input_async_reset = "none";
defparam \oAUD_DACDAT~I .input_power_up = "low";
defparam \oAUD_DACDAT~I .input_register_mode = "none";
defparam \oAUD_DACDAT~I .input_sync_reset = "none";
defparam \oAUD_DACDAT~I .oe_async_reset = "none";
defparam \oAUD_DACDAT~I .oe_power_up = "low";
defparam \oAUD_DACDAT~I .oe_register_mode = "none";
defparam \oAUD_DACDAT~I .oe_sync_reset = "none";
defparam \oAUD_DACDAT~I .operation_mode = "output";
defparam \oAUD_DACDAT~I .output_async_reset = "none";
defparam \oAUD_DACDAT~I .output_power_up = "low";
defparam \oAUD_DACDAT~I .output_register_mode = "none";
defparam \oAUD_DACDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oAUD_XCK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oAUD_XCK));
// synopsys translate_off
defparam \oAUD_XCK~I .input_async_reset = "none";
defparam \oAUD_XCK~I .input_power_up = "low";
defparam \oAUD_XCK~I .input_register_mode = "none";
defparam \oAUD_XCK~I .input_sync_reset = "none";
defparam \oAUD_XCK~I .oe_async_reset = "none";
defparam \oAUD_XCK~I .oe_power_up = "low";
defparam \oAUD_XCK~I .oe_register_mode = "none";
defparam \oAUD_XCK~I .oe_sync_reset = "none";
defparam \oAUD_XCK~I .operation_mode = "output";
defparam \oAUD_XCK~I .output_async_reset = "none";
defparam \oAUD_XCK~I .output_power_up = "low";
defparam \oAUD_XCK~I .output_register_mode = "none";
defparam \oAUD_XCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD1_CLK27~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD1_CLK27));
// synopsys translate_off
defparam \iTD1_CLK27~I .input_async_reset = "none";
defparam \iTD1_CLK27~I .input_power_up = "low";
defparam \iTD1_CLK27~I .input_register_mode = "none";
defparam \iTD1_CLK27~I .input_sync_reset = "none";
defparam \iTD1_CLK27~I .oe_async_reset = "none";
defparam \iTD1_CLK27~I .oe_power_up = "low";
defparam \iTD1_CLK27~I .oe_register_mode = "none";
defparam \iTD1_CLK27~I .oe_sync_reset = "none";
defparam \iTD1_CLK27~I .operation_mode = "input";
defparam \iTD1_CLK27~I .output_async_reset = "none";
defparam \iTD1_CLK27~I .output_power_up = "low";
defparam \iTD1_CLK27~I .output_register_mode = "none";
defparam \iTD1_CLK27~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD1_D[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD1_D[0]));
// synopsys translate_off
defparam \iTD1_D[0]~I .input_async_reset = "none";
defparam \iTD1_D[0]~I .input_power_up = "low";
defparam \iTD1_D[0]~I .input_register_mode = "none";
defparam \iTD1_D[0]~I .input_sync_reset = "none";
defparam \iTD1_D[0]~I .oe_async_reset = "none";
defparam \iTD1_D[0]~I .oe_power_up = "low";
defparam \iTD1_D[0]~I .oe_register_mode = "none";
defparam \iTD1_D[0]~I .oe_sync_reset = "none";
defparam \iTD1_D[0]~I .operation_mode = "input";
defparam \iTD1_D[0]~I .output_async_reset = "none";
defparam \iTD1_D[0]~I .output_power_up = "low";
defparam \iTD1_D[0]~I .output_register_mode = "none";
defparam \iTD1_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD1_D[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD1_D[1]));
// synopsys translate_off
defparam \iTD1_D[1]~I .input_async_reset = "none";
defparam \iTD1_D[1]~I .input_power_up = "low";
defparam \iTD1_D[1]~I .input_register_mode = "none";
defparam \iTD1_D[1]~I .input_sync_reset = "none";
defparam \iTD1_D[1]~I .oe_async_reset = "none";
defparam \iTD1_D[1]~I .oe_power_up = "low";
defparam \iTD1_D[1]~I .oe_register_mode = "none";
defparam \iTD1_D[1]~I .oe_sync_reset = "none";
defparam \iTD1_D[1]~I .operation_mode = "input";
defparam \iTD1_D[1]~I .output_async_reset = "none";
defparam \iTD1_D[1]~I .output_power_up = "low";
defparam \iTD1_D[1]~I .output_register_mode = "none";
defparam \iTD1_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD1_D[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD1_D[2]));
// synopsys translate_off
defparam \iTD1_D[2]~I .input_async_reset = "none";
defparam \iTD1_D[2]~I .input_power_up = "low";
defparam \iTD1_D[2]~I .input_register_mode = "none";
defparam \iTD1_D[2]~I .input_sync_reset = "none";
defparam \iTD1_D[2]~I .oe_async_reset = "none";
defparam \iTD1_D[2]~I .oe_power_up = "low";
defparam \iTD1_D[2]~I .oe_register_mode = "none";
defparam \iTD1_D[2]~I .oe_sync_reset = "none";
defparam \iTD1_D[2]~I .operation_mode = "input";
defparam \iTD1_D[2]~I .output_async_reset = "none";
defparam \iTD1_D[2]~I .output_power_up = "low";
defparam \iTD1_D[2]~I .output_register_mode = "none";
defparam \iTD1_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD1_D[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD1_D[3]));
// synopsys translate_off
defparam \iTD1_D[3]~I .input_async_reset = "none";
defparam \iTD1_D[3]~I .input_power_up = "low";
defparam \iTD1_D[3]~I .input_register_mode = "none";
defparam \iTD1_D[3]~I .input_sync_reset = "none";
defparam \iTD1_D[3]~I .oe_async_reset = "none";
defparam \iTD1_D[3]~I .oe_power_up = "low";
defparam \iTD1_D[3]~I .oe_register_mode = "none";
defparam \iTD1_D[3]~I .oe_sync_reset = "none";
defparam \iTD1_D[3]~I .operation_mode = "input";
defparam \iTD1_D[3]~I .output_async_reset = "none";
defparam \iTD1_D[3]~I .output_power_up = "low";
defparam \iTD1_D[3]~I .output_register_mode = "none";
defparam \iTD1_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD1_D[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD1_D[4]));
// synopsys translate_off
defparam \iTD1_D[4]~I .input_async_reset = "none";
defparam \iTD1_D[4]~I .input_power_up = "low";
defparam \iTD1_D[4]~I .input_register_mode = "none";
defparam \iTD1_D[4]~I .input_sync_reset = "none";
defparam \iTD1_D[4]~I .oe_async_reset = "none";
defparam \iTD1_D[4]~I .oe_power_up = "low";
defparam \iTD1_D[4]~I .oe_register_mode = "none";
defparam \iTD1_D[4]~I .oe_sync_reset = "none";
defparam \iTD1_D[4]~I .operation_mode = "input";
defparam \iTD1_D[4]~I .output_async_reset = "none";
defparam \iTD1_D[4]~I .output_power_up = "low";
defparam \iTD1_D[4]~I .output_register_mode = "none";
defparam \iTD1_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD1_D[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD1_D[5]));
// synopsys translate_off
defparam \iTD1_D[5]~I .input_async_reset = "none";
defparam \iTD1_D[5]~I .input_power_up = "low";
defparam \iTD1_D[5]~I .input_register_mode = "none";
defparam \iTD1_D[5]~I .input_sync_reset = "none";
defparam \iTD1_D[5]~I .oe_async_reset = "none";
defparam \iTD1_D[5]~I .oe_power_up = "low";
defparam \iTD1_D[5]~I .oe_register_mode = "none";
defparam \iTD1_D[5]~I .oe_sync_reset = "none";
defparam \iTD1_D[5]~I .operation_mode = "input";
defparam \iTD1_D[5]~I .output_async_reset = "none";
defparam \iTD1_D[5]~I .output_power_up = "low";
defparam \iTD1_D[5]~I .output_register_mode = "none";
defparam \iTD1_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD1_D[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD1_D[6]));
// synopsys translate_off
defparam \iTD1_D[6]~I .input_async_reset = "none";
defparam \iTD1_D[6]~I .input_power_up = "low";
defparam \iTD1_D[6]~I .input_register_mode = "none";
defparam \iTD1_D[6]~I .input_sync_reset = "none";
defparam \iTD1_D[6]~I .oe_async_reset = "none";
defparam \iTD1_D[6]~I .oe_power_up = "low";
defparam \iTD1_D[6]~I .oe_register_mode = "none";
defparam \iTD1_D[6]~I .oe_sync_reset = "none";
defparam \iTD1_D[6]~I .operation_mode = "input";
defparam \iTD1_D[6]~I .output_async_reset = "none";
defparam \iTD1_D[6]~I .output_power_up = "low";
defparam \iTD1_D[6]~I .output_register_mode = "none";
defparam \iTD1_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD1_D[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD1_D[7]));
// synopsys translate_off
defparam \iTD1_D[7]~I .input_async_reset = "none";
defparam \iTD1_D[7]~I .input_power_up = "low";
defparam \iTD1_D[7]~I .input_register_mode = "none";
defparam \iTD1_D[7]~I .input_sync_reset = "none";
defparam \iTD1_D[7]~I .oe_async_reset = "none";
defparam \iTD1_D[7]~I .oe_power_up = "low";
defparam \iTD1_D[7]~I .oe_register_mode = "none";
defparam \iTD1_D[7]~I .oe_sync_reset = "none";
defparam \iTD1_D[7]~I .operation_mode = "input";
defparam \iTD1_D[7]~I .output_async_reset = "none";
defparam \iTD1_D[7]~I .output_power_up = "low";
defparam \iTD1_D[7]~I .output_register_mode = "none";
defparam \iTD1_D[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD1_HS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD1_HS));
// synopsys translate_off
defparam \iTD1_HS~I .input_async_reset = "none";
defparam \iTD1_HS~I .input_power_up = "low";
defparam \iTD1_HS~I .input_register_mode = "none";
defparam \iTD1_HS~I .input_sync_reset = "none";
defparam \iTD1_HS~I .oe_async_reset = "none";
defparam \iTD1_HS~I .oe_power_up = "low";
defparam \iTD1_HS~I .oe_register_mode = "none";
defparam \iTD1_HS~I .oe_sync_reset = "none";
defparam \iTD1_HS~I .operation_mode = "input";
defparam \iTD1_HS~I .output_async_reset = "none";
defparam \iTD1_HS~I .output_power_up = "low";
defparam \iTD1_HS~I .output_register_mode = "none";
defparam \iTD1_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD1_VS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD1_VS));
// synopsys translate_off
defparam \iTD1_VS~I .input_async_reset = "none";
defparam \iTD1_VS~I .input_power_up = "low";
defparam \iTD1_VS~I .input_register_mode = "none";
defparam \iTD1_VS~I .input_sync_reset = "none";
defparam \iTD1_VS~I .oe_async_reset = "none";
defparam \iTD1_VS~I .oe_power_up = "low";
defparam \iTD1_VS~I .oe_register_mode = "none";
defparam \iTD1_VS~I .oe_sync_reset = "none";
defparam \iTD1_VS~I .operation_mode = "input";
defparam \iTD1_VS~I .output_async_reset = "none";
defparam \iTD1_VS~I .output_power_up = "low";
defparam \iTD1_VS~I .output_register_mode = "none";
defparam \iTD1_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTD1_RESET_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTD1_RESET_N));
// synopsys translate_off
defparam \oTD1_RESET_N~I .input_async_reset = "none";
defparam \oTD1_RESET_N~I .input_power_up = "low";
defparam \oTD1_RESET_N~I .input_register_mode = "none";
defparam \oTD1_RESET_N~I .input_sync_reset = "none";
defparam \oTD1_RESET_N~I .oe_async_reset = "none";
defparam \oTD1_RESET_N~I .oe_power_up = "low";
defparam \oTD1_RESET_N~I .oe_register_mode = "none";
defparam \oTD1_RESET_N~I .oe_sync_reset = "none";
defparam \oTD1_RESET_N~I .operation_mode = "output";
defparam \oTD1_RESET_N~I .output_async_reset = "none";
defparam \oTD1_RESET_N~I .output_power_up = "low";
defparam \oTD1_RESET_N~I .output_register_mode = "none";
defparam \oTD1_RESET_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD2_CLK27~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD2_CLK27));
// synopsys translate_off
defparam \iTD2_CLK27~I .input_async_reset = "none";
defparam \iTD2_CLK27~I .input_power_up = "low";
defparam \iTD2_CLK27~I .input_register_mode = "none";
defparam \iTD2_CLK27~I .input_sync_reset = "none";
defparam \iTD2_CLK27~I .oe_async_reset = "none";
defparam \iTD2_CLK27~I .oe_power_up = "low";
defparam \iTD2_CLK27~I .oe_register_mode = "none";
defparam \iTD2_CLK27~I .oe_sync_reset = "none";
defparam \iTD2_CLK27~I .operation_mode = "input";
defparam \iTD2_CLK27~I .output_async_reset = "none";
defparam \iTD2_CLK27~I .output_power_up = "low";
defparam \iTD2_CLK27~I .output_register_mode = "none";
defparam \iTD2_CLK27~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD2_D[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD2_D[0]));
// synopsys translate_off
defparam \iTD2_D[0]~I .input_async_reset = "none";
defparam \iTD2_D[0]~I .input_power_up = "low";
defparam \iTD2_D[0]~I .input_register_mode = "none";
defparam \iTD2_D[0]~I .input_sync_reset = "none";
defparam \iTD2_D[0]~I .oe_async_reset = "none";
defparam \iTD2_D[0]~I .oe_power_up = "low";
defparam \iTD2_D[0]~I .oe_register_mode = "none";
defparam \iTD2_D[0]~I .oe_sync_reset = "none";
defparam \iTD2_D[0]~I .operation_mode = "input";
defparam \iTD2_D[0]~I .output_async_reset = "none";
defparam \iTD2_D[0]~I .output_power_up = "low";
defparam \iTD2_D[0]~I .output_register_mode = "none";
defparam \iTD2_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD2_D[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD2_D[1]));
// synopsys translate_off
defparam \iTD2_D[1]~I .input_async_reset = "none";
defparam \iTD2_D[1]~I .input_power_up = "low";
defparam \iTD2_D[1]~I .input_register_mode = "none";
defparam \iTD2_D[1]~I .input_sync_reset = "none";
defparam \iTD2_D[1]~I .oe_async_reset = "none";
defparam \iTD2_D[1]~I .oe_power_up = "low";
defparam \iTD2_D[1]~I .oe_register_mode = "none";
defparam \iTD2_D[1]~I .oe_sync_reset = "none";
defparam \iTD2_D[1]~I .operation_mode = "input";
defparam \iTD2_D[1]~I .output_async_reset = "none";
defparam \iTD2_D[1]~I .output_power_up = "low";
defparam \iTD2_D[1]~I .output_register_mode = "none";
defparam \iTD2_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD2_D[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD2_D[2]));
// synopsys translate_off
defparam \iTD2_D[2]~I .input_async_reset = "none";
defparam \iTD2_D[2]~I .input_power_up = "low";
defparam \iTD2_D[2]~I .input_register_mode = "none";
defparam \iTD2_D[2]~I .input_sync_reset = "none";
defparam \iTD2_D[2]~I .oe_async_reset = "none";
defparam \iTD2_D[2]~I .oe_power_up = "low";
defparam \iTD2_D[2]~I .oe_register_mode = "none";
defparam \iTD2_D[2]~I .oe_sync_reset = "none";
defparam \iTD2_D[2]~I .operation_mode = "input";
defparam \iTD2_D[2]~I .output_async_reset = "none";
defparam \iTD2_D[2]~I .output_power_up = "low";
defparam \iTD2_D[2]~I .output_register_mode = "none";
defparam \iTD2_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD2_D[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD2_D[3]));
// synopsys translate_off
defparam \iTD2_D[3]~I .input_async_reset = "none";
defparam \iTD2_D[3]~I .input_power_up = "low";
defparam \iTD2_D[3]~I .input_register_mode = "none";
defparam \iTD2_D[3]~I .input_sync_reset = "none";
defparam \iTD2_D[3]~I .oe_async_reset = "none";
defparam \iTD2_D[3]~I .oe_power_up = "low";
defparam \iTD2_D[3]~I .oe_register_mode = "none";
defparam \iTD2_D[3]~I .oe_sync_reset = "none";
defparam \iTD2_D[3]~I .operation_mode = "input";
defparam \iTD2_D[3]~I .output_async_reset = "none";
defparam \iTD2_D[3]~I .output_power_up = "low";
defparam \iTD2_D[3]~I .output_register_mode = "none";
defparam \iTD2_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD2_D[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD2_D[4]));
// synopsys translate_off
defparam \iTD2_D[4]~I .input_async_reset = "none";
defparam \iTD2_D[4]~I .input_power_up = "low";
defparam \iTD2_D[4]~I .input_register_mode = "none";
defparam \iTD2_D[4]~I .input_sync_reset = "none";
defparam \iTD2_D[4]~I .oe_async_reset = "none";
defparam \iTD2_D[4]~I .oe_power_up = "low";
defparam \iTD2_D[4]~I .oe_register_mode = "none";
defparam \iTD2_D[4]~I .oe_sync_reset = "none";
defparam \iTD2_D[4]~I .operation_mode = "input";
defparam \iTD2_D[4]~I .output_async_reset = "none";
defparam \iTD2_D[4]~I .output_power_up = "low";
defparam \iTD2_D[4]~I .output_register_mode = "none";
defparam \iTD2_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD2_D[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD2_D[5]));
// synopsys translate_off
defparam \iTD2_D[5]~I .input_async_reset = "none";
defparam \iTD2_D[5]~I .input_power_up = "low";
defparam \iTD2_D[5]~I .input_register_mode = "none";
defparam \iTD2_D[5]~I .input_sync_reset = "none";
defparam \iTD2_D[5]~I .oe_async_reset = "none";
defparam \iTD2_D[5]~I .oe_power_up = "low";
defparam \iTD2_D[5]~I .oe_register_mode = "none";
defparam \iTD2_D[5]~I .oe_sync_reset = "none";
defparam \iTD2_D[5]~I .operation_mode = "input";
defparam \iTD2_D[5]~I .output_async_reset = "none";
defparam \iTD2_D[5]~I .output_power_up = "low";
defparam \iTD2_D[5]~I .output_register_mode = "none";
defparam \iTD2_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD2_D[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD2_D[6]));
// synopsys translate_off
defparam \iTD2_D[6]~I .input_async_reset = "none";
defparam \iTD2_D[6]~I .input_power_up = "low";
defparam \iTD2_D[6]~I .input_register_mode = "none";
defparam \iTD2_D[6]~I .input_sync_reset = "none";
defparam \iTD2_D[6]~I .oe_async_reset = "none";
defparam \iTD2_D[6]~I .oe_power_up = "low";
defparam \iTD2_D[6]~I .oe_register_mode = "none";
defparam \iTD2_D[6]~I .oe_sync_reset = "none";
defparam \iTD2_D[6]~I .operation_mode = "input";
defparam \iTD2_D[6]~I .output_async_reset = "none";
defparam \iTD2_D[6]~I .output_power_up = "low";
defparam \iTD2_D[6]~I .output_register_mode = "none";
defparam \iTD2_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD2_D[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD2_D[7]));
// synopsys translate_off
defparam \iTD2_D[7]~I .input_async_reset = "none";
defparam \iTD2_D[7]~I .input_power_up = "low";
defparam \iTD2_D[7]~I .input_register_mode = "none";
defparam \iTD2_D[7]~I .input_sync_reset = "none";
defparam \iTD2_D[7]~I .oe_async_reset = "none";
defparam \iTD2_D[7]~I .oe_power_up = "low";
defparam \iTD2_D[7]~I .oe_register_mode = "none";
defparam \iTD2_D[7]~I .oe_sync_reset = "none";
defparam \iTD2_D[7]~I .operation_mode = "input";
defparam \iTD2_D[7]~I .output_async_reset = "none";
defparam \iTD2_D[7]~I .output_power_up = "low";
defparam \iTD2_D[7]~I .output_register_mode = "none";
defparam \iTD2_D[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD2_HS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD2_HS));
// synopsys translate_off
defparam \iTD2_HS~I .input_async_reset = "none";
defparam \iTD2_HS~I .input_power_up = "low";
defparam \iTD2_HS~I .input_register_mode = "none";
defparam \iTD2_HS~I .input_sync_reset = "none";
defparam \iTD2_HS~I .oe_async_reset = "none";
defparam \iTD2_HS~I .oe_power_up = "low";
defparam \iTD2_HS~I .oe_register_mode = "none";
defparam \iTD2_HS~I .oe_sync_reset = "none";
defparam \iTD2_HS~I .operation_mode = "input";
defparam \iTD2_HS~I .output_async_reset = "none";
defparam \iTD2_HS~I .output_power_up = "low";
defparam \iTD2_HS~I .output_register_mode = "none";
defparam \iTD2_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \iTD2_VS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(iTD2_VS));
// synopsys translate_off
defparam \iTD2_VS~I .input_async_reset = "none";
defparam \iTD2_VS~I .input_power_up = "low";
defparam \iTD2_VS~I .input_register_mode = "none";
defparam \iTD2_VS~I .input_sync_reset = "none";
defparam \iTD2_VS~I .oe_async_reset = "none";
defparam \iTD2_VS~I .oe_power_up = "low";
defparam \iTD2_VS~I .oe_register_mode = "none";
defparam \iTD2_VS~I .oe_sync_reset = "none";
defparam \iTD2_VS~I .operation_mode = "input";
defparam \iTD2_VS~I .output_async_reset = "none";
defparam \iTD2_VS~I .output_power_up = "low";
defparam \iTD2_VS~I .output_register_mode = "none";
defparam \iTD2_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oTD2_RESET_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oTD2_RESET_N));
// synopsys translate_off
defparam \oTD2_RESET_N~I .input_async_reset = "none";
defparam \oTD2_RESET_N~I .input_power_up = "low";
defparam \oTD2_RESET_N~I .input_register_mode = "none";
defparam \oTD2_RESET_N~I .input_sync_reset = "none";
defparam \oTD2_RESET_N~I .oe_async_reset = "none";
defparam \oTD2_RESET_N~I .oe_power_up = "low";
defparam \oTD2_RESET_N~I .oe_register_mode = "none";
defparam \oTD2_RESET_N~I .oe_sync_reset = "none";
defparam \oTD2_RESET_N~I .operation_mode = "output";
defparam \oTD2_RESET_N~I .output_async_reset = "none";
defparam \oTD2_RESET_N~I .output_power_up = "low";
defparam \oTD2_RESET_N~I .output_register_mode = "none";
defparam \oTD2_RESET_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \GPIO_CLKIN_N0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_CLKIN_N0));
// synopsys translate_off
defparam \GPIO_CLKIN_N0~I .input_async_reset = "none";
defparam \GPIO_CLKIN_N0~I .input_power_up = "low";
defparam \GPIO_CLKIN_N0~I .input_register_mode = "none";
defparam \GPIO_CLKIN_N0~I .input_sync_reset = "none";
defparam \GPIO_CLKIN_N0~I .oe_async_reset = "none";
defparam \GPIO_CLKIN_N0~I .oe_power_up = "low";
defparam \GPIO_CLKIN_N0~I .oe_register_mode = "none";
defparam \GPIO_CLKIN_N0~I .oe_sync_reset = "none";
defparam \GPIO_CLKIN_N0~I .operation_mode = "input";
defparam \GPIO_CLKIN_N0~I .output_async_reset = "none";
defparam \GPIO_CLKIN_N0~I .output_power_up = "low";
defparam \GPIO_CLKIN_N0~I .output_register_mode = "none";
defparam \GPIO_CLKIN_N0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \GPIO_CLKIN_P0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_CLKIN_P0));
// synopsys translate_off
defparam \GPIO_CLKIN_P0~I .input_async_reset = "none";
defparam \GPIO_CLKIN_P0~I .input_power_up = "low";
defparam \GPIO_CLKIN_P0~I .input_register_mode = "none";
defparam \GPIO_CLKIN_P0~I .input_sync_reset = "none";
defparam \GPIO_CLKIN_P0~I .oe_async_reset = "none";
defparam \GPIO_CLKIN_P0~I .oe_power_up = "low";
defparam \GPIO_CLKIN_P0~I .oe_register_mode = "none";
defparam \GPIO_CLKIN_P0~I .oe_sync_reset = "none";
defparam \GPIO_CLKIN_P0~I .operation_mode = "input";
defparam \GPIO_CLKIN_P0~I .output_async_reset = "none";
defparam \GPIO_CLKIN_P0~I .output_power_up = "low";
defparam \GPIO_CLKIN_P0~I .output_register_mode = "none";
defparam \GPIO_CLKIN_P0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \GPIO_CLKIN_P1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_CLKIN_P1));
// synopsys translate_off
defparam \GPIO_CLKIN_P1~I .input_async_reset = "none";
defparam \GPIO_CLKIN_P1~I .input_power_up = "low";
defparam \GPIO_CLKIN_P1~I .input_register_mode = "none";
defparam \GPIO_CLKIN_P1~I .input_sync_reset = "none";
defparam \GPIO_CLKIN_P1~I .oe_async_reset = "none";
defparam \GPIO_CLKIN_P1~I .oe_power_up = "low";
defparam \GPIO_CLKIN_P1~I .oe_register_mode = "none";
defparam \GPIO_CLKIN_P1~I .oe_sync_reset = "none";
defparam \GPIO_CLKIN_P1~I .operation_mode = "input";
defparam \GPIO_CLKIN_P1~I .output_async_reset = "none";
defparam \GPIO_CLKIN_P1~I .output_power_up = "low";
defparam \GPIO_CLKIN_P1~I .output_register_mode = "none";
defparam \GPIO_CLKIN_P1~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
