
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//slabtop_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010d8 <.init>:
  4010d8:	stp	x29, x30, [sp, #-16]!
  4010dc:	mov	x29, sp
  4010e0:	bl	401400 <ferror@plt+0x60>
  4010e4:	ldp	x29, x30, [sp], #16
  4010e8:	ret

Disassembly of section .plt:

00000000004010f0 <_exit@plt-0x20>:
  4010f0:	stp	x16, x30, [sp, #-16]!
  4010f4:	adrp	x16, 415000 <ferror@plt+0x13c60>
  4010f8:	ldr	x17, [x16, #4088]
  4010fc:	add	x16, x16, #0xff8
  401100:	br	x17
  401104:	nop
  401108:	nop
  40110c:	nop

0000000000401110 <_exit@plt>:
  401110:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401114:	ldr	x17, [x16]
  401118:	add	x16, x16, #0x0
  40111c:	br	x17

0000000000401120 <fputs@plt>:
  401120:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401124:	ldr	x17, [x16, #8]
  401128:	add	x16, x16, #0x8
  40112c:	br	x17

0000000000401130 <exit@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401134:	ldr	x17, [x16, #16]
  401138:	add	x16, x16, #0x10
  40113c:	br	x17

0000000000401140 <error@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401144:	ldr	x17, [x16, #24]
  401148:	add	x16, x16, #0x18
  40114c:	br	x17

0000000000401150 <strtod@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401154:	ldr	x17, [x16, #32]
  401158:	add	x16, x16, #0x20
  40115c:	br	x17

0000000000401160 <wattr_on@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401164:	ldr	x17, [x16, #40]
  401168:	add	x16, x16, #0x28
  40116c:	br	x17

0000000000401170 <__cxa_atexit@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401174:	ldr	x17, [x16, #48]
  401178:	add	x16, x16, #0x30
  40117c:	br	x17

0000000000401180 <__fpending@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401184:	ldr	x17, [x16, #56]
  401188:	add	x16, x16, #0x38
  40118c:	br	x17

0000000000401190 <put_slabinfo@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401194:	ldr	x17, [x16, #64]
  401198:	add	x16, x16, #0x40
  40119c:	br	x17

00000000004011a0 <tcgetattr@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011a4:	ldr	x17, [x16, #72]
  4011a8:	add	x16, x16, #0x48
  4011ac:	br	x17

00000000004011b0 <signal@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011b4:	ldr	x17, [x16, #80]
  4011b8:	add	x16, x16, #0x50
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011c4:	ldr	x17, [x16, #88]
  4011c8:	add	x16, x16, #0x58
  4011cc:	br	x17

00000000004011d0 <wrefresh@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011d4:	ldr	x17, [x16, #96]
  4011d8:	add	x16, x16, #0x60
  4011dc:	br	x17

00000000004011e0 <initscr@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011e4:	ldr	x17, [x16, #104]
  4011e8:	add	x16, x16, #0x68
  4011ec:	br	x17

00000000004011f0 <bindtextdomain@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011f4:	ldr	x17, [x16, #112]
  4011f8:	add	x16, x16, #0x70
  4011fc:	br	x17

0000000000401200 <__libc_start_main@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401204:	ldr	x17, [x16, #120]
  401208:	add	x16, x16, #0x78
  40120c:	br	x17

0000000000401210 <wattr_off@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401214:	ldr	x17, [x16, #128]
  401218:	add	x16, x16, #0x80
  40121c:	br	x17

0000000000401220 <__ctype_toupper_loc@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401224:	ldr	x17, [x16, #136]
  401228:	add	x16, x16, #0x88
  40122c:	br	x17

0000000000401230 <__gmon_start__@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401234:	ldr	x17, [x16, #144]
  401238:	add	x16, x16, #0x90
  40123c:	br	x17

0000000000401240 <abort@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401244:	ldr	x17, [x16, #152]
  401248:	add	x16, x16, #0x98
  40124c:	br	x17

0000000000401250 <printw@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401254:	ldr	x17, [x16, #160]
  401258:	add	x16, x16, #0xa0
  40125c:	br	x17

0000000000401260 <textdomain@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401264:	ldr	x17, [x16, #168]
  401268:	add	x16, x16, #0xa8
  40126c:	br	x17

0000000000401270 <getopt_long@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401274:	ldr	x17, [x16, #176]
  401278:	add	x16, x16, #0xb0
  40127c:	br	x17

0000000000401280 <strcmp@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401284:	ldr	x17, [x16, #184]
  401288:	add	x16, x16, #0xb8
  40128c:	br	x17

0000000000401290 <__ctype_b_loc@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401294:	ldr	x17, [x16, #192]
  401298:	add	x16, x16, #0xc0
  40129c:	br	x17

00000000004012a0 <strtol@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012a4:	ldr	x17, [x16, #200]
  4012a8:	add	x16, x16, #0xc8
  4012ac:	br	x17

00000000004012b0 <get_slabinfo@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012b4:	ldr	x17, [x16, #208]
  4012b8:	add	x16, x16, #0xd0
  4012bc:	br	x17

00000000004012c0 <free_slabinfo@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012c4:	ldr	x17, [x16, #216]
  4012c8:	add	x16, x16, #0xd8
  4012cc:	br	x17

00000000004012d0 <endwin@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012d4:	ldr	x17, [x16, #224]
  4012d8:	add	x16, x16, #0xe0
  4012dc:	br	x17

00000000004012e0 <read@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012e4:	ldr	x17, [x16, #232]
  4012e8:	add	x16, x16, #0xe8
  4012ec:	br	x17

00000000004012f0 <tcsetattr@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012f4:	ldr	x17, [x16, #240]
  4012f8:	add	x16, x16, #0xf0
  4012fc:	br	x17

0000000000401300 <isatty@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401304:	ldr	x17, [x16, #248]
  401308:	add	x16, x16, #0xf8
  40130c:	br	x17

0000000000401310 <select@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401314:	ldr	x17, [x16, #256]
  401318:	add	x16, x16, #0x100
  40131c:	br	x17

0000000000401320 <dcgettext@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401324:	ldr	x17, [x16, #264]
  401328:	add	x16, x16, #0x108
  40132c:	br	x17

0000000000401330 <wmove@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401334:	ldr	x17, [x16, #272]
  401338:	add	x16, x16, #0x110
  40133c:	br	x17

0000000000401340 <printf@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401344:	ldr	x17, [x16, #280]
  401348:	add	x16, x16, #0x118
  40134c:	br	x17

0000000000401350 <__errno_location@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401354:	ldr	x17, [x16, #288]
  401358:	add	x16, x16, #0x120
  40135c:	br	x17

0000000000401360 <fprintf@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401364:	ldr	x17, [x16, #296]
  401368:	add	x16, x16, #0x128
  40136c:	br	x17

0000000000401370 <resizeterm@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401374:	ldr	x17, [x16, #304]
  401378:	add	x16, x16, #0x130
  40137c:	br	x17

0000000000401380 <ioctl@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401384:	ldr	x17, [x16, #312]
  401388:	add	x16, x16, #0x138
  40138c:	br	x17

0000000000401390 <setlocale@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401394:	ldr	x17, [x16, #320]
  401398:	add	x16, x16, #0x140
  40139c:	br	x17

00000000004013a0 <ferror@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4013a4:	ldr	x17, [x16, #328]
  4013a8:	add	x16, x16, #0x148
  4013ac:	br	x17

Disassembly of section .text:

00000000004013b0 <.text>:
  4013b0:	mov	x29, #0x0                   	// #0
  4013b4:	mov	x30, #0x0                   	// #0
  4013b8:	mov	x5, x0
  4013bc:	ldr	x1, [sp]
  4013c0:	add	x2, sp, #0x8
  4013c4:	mov	x6, sp
  4013c8:	movz	x0, #0x0, lsl #48
  4013cc:	movk	x0, #0x0, lsl #32
  4013d0:	movk	x0, #0x40, lsl #16
  4013d4:	movk	x0, #0x1500
  4013d8:	movz	x3, #0x0, lsl #48
  4013dc:	movk	x3, #0x0, lsl #32
  4013e0:	movk	x3, #0x40, lsl #16
  4013e4:	movk	x3, #0x5428
  4013e8:	movz	x4, #0x0, lsl #48
  4013ec:	movk	x4, #0x0, lsl #32
  4013f0:	movk	x4, #0x40, lsl #16
  4013f4:	movk	x4, #0x54a8
  4013f8:	bl	401200 <__libc_start_main@plt>
  4013fc:	bl	401240 <abort@plt>
  401400:	adrp	x0, 415000 <ferror@plt+0x13c60>
  401404:	ldr	x0, [x0, #4064]
  401408:	cbz	x0, 401410 <ferror@plt+0x70>
  40140c:	b	401230 <__gmon_start__@plt>
  401410:	ret
  401414:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401418:	add	x0, x0, #0x168
  40141c:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401420:	add	x1, x1, #0x168
  401424:	cmp	x0, x1
  401428:	b.eq	40145c <ferror@plt+0xbc>  // b.none
  40142c:	stp	x29, x30, [sp, #-32]!
  401430:	mov	x29, sp
  401434:	adrp	x0, 405000 <ferror@plt+0x3c60>
  401438:	ldr	x0, [x0, #1240]
  40143c:	str	x0, [sp, #24]
  401440:	mov	x1, x0
  401444:	cbz	x1, 401454 <ferror@plt+0xb4>
  401448:	adrp	x0, 416000 <ferror@plt+0x14c60>
  40144c:	add	x0, x0, #0x168
  401450:	blr	x1
  401454:	ldp	x29, x30, [sp], #32
  401458:	ret
  40145c:	ret
  401460:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401464:	add	x0, x0, #0x168
  401468:	adrp	x1, 416000 <ferror@plt+0x14c60>
  40146c:	add	x1, x1, #0x168
  401470:	sub	x0, x0, x1
  401474:	lsr	x1, x0, #63
  401478:	add	x0, x1, x0, asr #3
  40147c:	cmp	xzr, x0, asr #1
  401480:	b.eq	4014b8 <ferror@plt+0x118>  // b.none
  401484:	stp	x29, x30, [sp, #-32]!
  401488:	mov	x29, sp
  40148c:	asr	x1, x0, #1
  401490:	adrp	x0, 405000 <ferror@plt+0x3c60>
  401494:	ldr	x0, [x0, #1248]
  401498:	str	x0, [sp, #24]
  40149c:	mov	x2, x0
  4014a0:	cbz	x2, 4014b0 <ferror@plt+0x110>
  4014a4:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4014a8:	add	x0, x0, #0x168
  4014ac:	blr	x2
  4014b0:	ldp	x29, x30, [sp], #32
  4014b4:	ret
  4014b8:	ret
  4014bc:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4014c0:	ldrb	w0, [x0, #408]
  4014c4:	cbnz	w0, 4014e8 <ferror@plt+0x148>
  4014c8:	stp	x29, x30, [sp, #-16]!
  4014cc:	mov	x29, sp
  4014d0:	bl	401414 <ferror@plt+0x74>
  4014d4:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4014d8:	mov	w1, #0x1                   	// #1
  4014dc:	strb	w1, [x0, #408]
  4014e0:	ldp	x29, x30, [sp], #16
  4014e4:	ret
  4014e8:	ret
  4014ec:	stp	x29, x30, [sp, #-16]!
  4014f0:	mov	x29, sp
  4014f4:	bl	401460 <ferror@plt+0xc0>
  4014f8:	ldp	x29, x30, [sp], #16
  4014fc:	ret
  401500:	sub	sp, sp, #0x1d0
  401504:	stp	x20, x19, [sp, #448]
  401508:	adrp	x20, 416000 <ferror@plt+0x14c60>
  40150c:	ldr	x8, [x20, #400]
  401510:	stp	x29, x30, [sp, #368]
  401514:	add	x29, sp, #0x130
  401518:	mov	x19, x1
  40151c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401520:	stp	x26, x25, [sp, #400]
  401524:	mov	w26, w0
  401528:	sub	x25, x29, #0x60
  40152c:	adrp	x9, 416000 <ferror@plt+0x14c60>
  401530:	add	x1, x1, #0x739
  401534:	mov	w0, #0x6                   	// #6
  401538:	str	d14, [sp, #304]
  40153c:	stp	d13, d12, [sp, #320]
  401540:	stp	d11, d10, [sp, #336]
  401544:	stp	d9, d8, [sp, #352]
  401548:	stp	x28, x27, [sp, #384]
  40154c:	stp	x24, x23, [sp, #416]
  401550:	stp	x22, x21, [sp, #432]
  401554:	str	xzr, [x25, #72]
  401558:	str	x8, [x9, #360]
  40155c:	bl	401390 <setlocale@plt>
  401560:	adrp	x21, 405000 <ferror@plt+0x3c60>
  401564:	add	x21, x21, #0x627
  401568:	adrp	x1, 405000 <ferror@plt+0x3c60>
  40156c:	add	x1, x1, #0x631
  401570:	mov	x0, x21
  401574:	bl	4011f0 <bindtextdomain@plt>
  401578:	mov	x0, x21
  40157c:	bl	401260 <textdomain@plt>
  401580:	adrp	x0, 402000 <ferror@plt+0xc60>
  401584:	add	x0, x0, #0x634
  401588:	bl	4054b0 <ferror@plt+0x4110>
  40158c:	adrp	x8, 401000 <_exit@plt-0x110>
  401590:	adrp	x21, 405000 <ferror@plt+0x3c60>
  401594:	adrp	x22, 405000 <ferror@plt+0x3c60>
  401598:	adrp	x28, 405000 <ferror@plt+0x3c60>
  40159c:	adrp	x27, 416000 <ferror@plt+0x14c60>
  4015a0:	add	x8, x8, #0xbb8
  4015a4:	add	x21, x21, #0x643
  4015a8:	add	x22, x22, #0x550
  4015ac:	add	x28, x28, #0x4e8
  4015b0:	adrp	x24, 416000 <ferror@plt+0x14c60>
  4015b4:	mov	w23, #0x1                   	// #1
  4015b8:	str	x8, [x27, #416]
  4015bc:	mov	w0, w26
  4015c0:	mov	x1, x19
  4015c4:	mov	x2, x21
  4015c8:	mov	x3, x22
  4015cc:	mov	x4, xzr
  4015d0:	bl	401270 <getopt_long@plt>
  4015d4:	sub	w8, w0, #0x56
  4015d8:	cmp	w8, #0x1d
  4015dc:	b.hi	401680 <ferror@plt+0x2e0>  // b.pmore
  4015e0:	adr	x9, 4015f0 <ferror@plt+0x250>
  4015e4:	ldrh	w10, [x28, x8, lsl #1]
  4015e8:	add	x9, x9, x10, lsl #2
  4015ec:	br	x9
  4015f0:	bl	401350 <__errno_location@plt>
  4015f4:	str	wzr, [x0]
  4015f8:	ldr	x25, [x24, #376]
  4015fc:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401600:	mov	w2, #0x5                   	// #5
  401604:	mov	x0, xzr
  401608:	add	x1, x1, #0x64b
  40160c:	bl	401320 <dcgettext@plt>
  401610:	mov	x1, x0
  401614:	mov	x0, x25
  401618:	sub	x25, x29, #0x60
  40161c:	bl	402250 <ferror@plt+0xeb0>
  401620:	cmp	x0, #0x0
  401624:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401628:	str	x0, [x8, #352]
  40162c:	b.gt	4015bc <ferror@plt+0x21c>
  401630:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401634:	mov	w2, #0x5                   	// #5
  401638:	mov	x0, xzr
  40163c:	add	x1, x1, #0x659
  401640:	bl	401320 <dcgettext@plt>
  401644:	mov	x2, x0
  401648:	mov	w0, #0x1                   	// #1
  40164c:	mov	w1, wzr
  401650:	bl	401140 <error@plt>
  401654:	b	4015bc <ferror@plt+0x21c>
  401658:	ldr	x8, [x24, #376]
  40165c:	ldrb	w0, [x8]
  401660:	bl	401bcc <ferror@plt+0x82c>
  401664:	str	x0, [x27, #416]
  401668:	b	4015bc <ferror@plt+0x21c>
  40166c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401670:	strb	w23, [x8, #424]
  401674:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401678:	str	xzr, [x8, #352]
  40167c:	b	4015bc <ferror@plt+0x21c>
  401680:	cmn	w0, #0x1
  401684:	b.ne	401ba0 <ferror@plt+0x800>  // b.any
  401688:	mov	w0, wzr
  40168c:	bl	401300 <isatty@plt>
  401690:	str	w0, [sp, #52]
  401694:	cbz	w0, 4016dc <ferror@plt+0x33c>
  401698:	adrp	x1, 416000 <ferror@plt+0x14c60>
  40169c:	add	x1, x1, #0x1ac
  4016a0:	mov	w0, wzr
  4016a4:	bl	4011a0 <tcgetattr@plt>
  4016a8:	cmn	w0, #0x1
  4016ac:	b.ne	4016dc <ferror@plt+0x33c>  // b.any
  4016b0:	bl	401350 <__errno_location@plt>
  4016b4:	ldr	w19, [x0]
  4016b8:	adrp	x1, 405000 <ferror@plt+0x3c60>
  4016bc:	add	x1, x1, #0x695
  4016c0:	mov	w2, #0x5                   	// #5
  4016c4:	mov	x0, xzr
  4016c8:	bl	401320 <dcgettext@plt>
  4016cc:	mov	x2, x0
  4016d0:	mov	w0, wzr
  4016d4:	mov	w1, w19
  4016d8:	bl	401140 <error@plt>
  4016dc:	adrp	x24, 416000 <ferror@plt+0x14c60>
  4016e0:	ldrh	w8, [x24, #488]
  4016e4:	mov	w0, wzr
  4016e8:	str	w8, [sp, #56]
  4016ec:	bl	401ef0 <ferror@plt+0xb50>
  4016f0:	adrp	x23, 416000 <ferror@plt+0x14c60>
  4016f4:	ldrb	w8, [x23, #424]
  4016f8:	adrp	x21, 416000 <ferror@plt+0x14c60>
  4016fc:	tbnz	w8, #0, 401724 <ferror@plt+0x384>
  401700:	bl	4011e0 <initscr@plt>
  401704:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401708:	ldrh	w0, [x24, #488]
  40170c:	ldrh	w1, [x8, #492]
  401710:	bl	401370 <resizeterm@plt>
  401714:	adrp	x1, 401000 <_exit@plt-0x110>
  401718:	add	x1, x1, #0xef0
  40171c:	mov	w0, #0x1c                  	// #28
  401720:	bl	4011b0 <signal@plt>
  401724:	adrp	x1, 401000 <_exit@plt-0x110>
  401728:	add	x1, x1, #0xf5c
  40172c:	mov	w0, #0x2                   	// #2
  401730:	bl	4011b0 <signal@plt>
  401734:	adrp	x26, 416000 <ferror@plt+0x14c60>
  401738:	mov	x20, #0x3f50000000000000    	// #4562146422526312448
  40173c:	str	wzr, [sp, #60]
  401740:	movi	v0.2d, #0x0
  401744:	sub	x0, x29, #0x18
  401748:	sub	x1, x29, #0x50
  40174c:	stp	q0, q0, [x25, #16]
  401750:	str	q0, [x25, #48]
  401754:	str	xzr, [x25, #64]
  401758:	bl	4012b0 <get_slabinfo@plt>
  40175c:	cbz	w0, 401774 <ferror@plt+0x3d4>
  401760:	mov	w8, #0x1                   	// #1
  401764:	mov	w19, wzr
  401768:	str	xzr, [x25, #72]
  40176c:	str	w8, [sp, #60]
  401770:	b	401b00 <ferror@plt+0x760>
  401774:	ldrb	w8, [x23, #424]
  401778:	tbnz	w8, #0, 4017a0 <ferror@plt+0x400>
  40177c:	ldrh	w0, [x24, #488]
  401780:	ldr	w8, [sp, #56]
  401784:	cmp	w0, w8, uxth
  401788:	b.eq	4017a0 <ferror@plt+0x400>  // b.none
  40178c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401790:	ldrh	w1, [x8, #492]
  401794:	bl	401370 <resizeterm@plt>
  401798:	ldrh	w8, [x24, #488]
  40179c:	str	w8, [sp, #56]
  4017a0:	ldr	x0, [x26, #392]
  4017a4:	mov	w1, wzr
  4017a8:	mov	w2, wzr
  4017ac:	bl	401330 <wmove@plt>
  4017b0:	ldrb	w21, [x23, #424]
  4017b4:	adrp	x1, 405000 <ferror@plt+0x3c60>
  4017b8:	mov	w2, #0x5                   	// #5
  4017bc:	mov	x0, xzr
  4017c0:	add	x1, x1, #0x73a
  4017c4:	bl	401320 <dcgettext@plt>
  4017c8:	ldp	w23, w22, [x29, #-64]
  4017cc:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  4017d0:	fmov	d12, x8
  4017d4:	adrp	x1, 405000 <ferror@plt+0x3c60>
  4017d8:	ucvtf	d0, w22
  4017dc:	str	x0, [x29, #8]
  4017e0:	fmul	d0, d0, d12
  4017e4:	ucvtf	d1, w23
  4017e8:	mov	w2, #0x5                   	// #5
  4017ec:	mov	x0, xzr
  4017f0:	add	x1, x1, #0x75a
  4017f4:	fdiv	d8, d0, d1
  4017f8:	bl	401320 <dcgettext@plt>
  4017fc:	ldp	w26, w25, [x29, #-52]
  401800:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401804:	str	x0, [sp, #64]
  401808:	mov	w2, #0x5                   	// #5
  40180c:	ucvtf	d0, w25
  401810:	fmul	d0, d0, d12
  401814:	ucvtf	d1, w26
  401818:	mov	x0, xzr
  40181c:	add	x1, x1, #0x778
  401820:	fdiv	d9, d0, d1
  401824:	bl	401320 <dcgettext@plt>
  401828:	ldp	w19, w24, [x29, #-44]
  40182c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401830:	mov	x27, x0
  401834:	mov	w2, #0x5                   	// #5
  401838:	ucvtf	d0, w24
  40183c:	fmul	d0, d0, d12
  401840:	ucvtf	d1, w19
  401844:	mov	x0, xzr
  401848:	add	x1, x1, #0x797
  40184c:	fdiv	d10, d0, d1
  401850:	bl	401320 <dcgettext@plt>
  401854:	sub	x8, x29, #0x60
  401858:	ldp	d1, d0, [x8, #16]
  40185c:	fmov	d14, x20
  401860:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401864:	mov	x28, x0
  401868:	ucvtf	d0, d0
  40186c:	ucvtf	d1, d1
  401870:	fmul	d13, d0, d14
  401874:	fmul	d0, d0, d12
  401878:	mov	w2, #0x5                   	// #5
  40187c:	mov	x0, xzr
  401880:	add	x1, x1, #0x7b4
  401884:	fmul	d11, d1, d14
  401888:	fdiv	d12, d0, d1
  40188c:	bl	401320 <dcgettext@plt>
  401890:	ldp	s1, s0, [x29, #-36]
  401894:	ldur	s2, [x29, #-28]
  401898:	cmp	w21, #0x1
  40189c:	ucvtf	d0, d0
  4018a0:	ucvtf	d1, d1
  4018a4:	ucvtf	d2, d2
  4018a8:	fmul	d6, d0, d14
  4018ac:	fmul	d7, d1, d14
  4018b0:	fmul	d0, d2, d14
  4018b4:	b.ne	40190c <ferror@plt+0x56c>  // b.any
  4018b8:	ldr	x1, [x29, #8]
  4018bc:	ldr	x4, [sp, #64]
  4018c0:	stp	x28, x0, [sp, #16]
  4018c4:	adrp	x0, 405000 <ferror@plt+0x3c60>
  4018c8:	str	d0, [sp, #32]
  4018cc:	add	x0, x0, #0x6b0
  4018d0:	mov	w2, w22
  4018d4:	mov	w3, w23
  4018d8:	mov	v0.16b, v8.16b
  4018dc:	mov	w5, w25
  4018e0:	mov	w6, w26
  4018e4:	mov	v1.16b, v9.16b
  4018e8:	mov	x7, x27
  4018ec:	mov	v2.16b, v10.16b
  4018f0:	mov	v3.16b, v13.16b
  4018f4:	mov	v4.16b, v11.16b
  4018f8:	mov	v5.16b, v12.16b
  4018fc:	str	w19, [sp, #8]
  401900:	str	w24, [sp]
  401904:	bl	401340 <printf@plt>
  401908:	b	40195c <ferror@plt+0x5bc>
  40190c:	ldr	x1, [x29, #8]
  401910:	ldr	x4, [sp, #64]
  401914:	stp	x28, x0, [sp, #16]
  401918:	adrp	x0, 405000 <ferror@plt+0x3c60>
  40191c:	str	d0, [sp, #32]
  401920:	add	x0, x0, #0x6b0
  401924:	mov	w2, w22
  401928:	mov	w3, w23
  40192c:	mov	v0.16b, v8.16b
  401930:	mov	w5, w25
  401934:	mov	w6, w26
  401938:	mov	v1.16b, v9.16b
  40193c:	mov	x7, x27
  401940:	mov	v2.16b, v10.16b
  401944:	mov	v3.16b, v13.16b
  401948:	mov	v4.16b, v11.16b
  40194c:	mov	v5.16b, v12.16b
  401950:	str	w19, [sp, #8]
  401954:	str	w24, [sp]
  401958:	bl	401250 <printw@plt>
  40195c:	sub	x25, x29, #0x60
  401960:	ldr	x0, [x25, #72]
  401964:	bl	401f68 <ferror@plt+0xbc8>
  401968:	adrp	x26, 416000 <ferror@plt+0x14c60>
  40196c:	ldr	x8, [x26, #392]
  401970:	str	x0, [x25, #72]
  401974:	mov	w1, #0x40000               	// #262144
  401978:	mov	x2, xzr
  40197c:	mov	x0, x8
  401980:	bl	401160 <wattr_on@plt>
  401984:	adrp	x23, 416000 <ferror@plt+0x14c60>
  401988:	ldrb	w19, [x23, #424]
  40198c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401990:	mov	w2, #0x5                   	// #5
  401994:	mov	x0, xzr
  401998:	add	x1, x1, #0x7de
  40199c:	bl	401320 <dcgettext@plt>
  4019a0:	cmp	w19, #0x1
  4019a4:	mov	x1, x0
  4019a8:	adrp	x19, 405000 <ferror@plt+0x3c60>
  4019ac:	adrp	x0, 405000 <ferror@plt+0x3c60>
  4019b0:	adrp	x24, 416000 <ferror@plt+0x14c60>
  4019b4:	add	x19, x19, #0x81a
  4019b8:	add	x0, x0, #0x7d7
  4019bc:	b.ne	4019c8 <ferror@plt+0x628>  // b.any
  4019c0:	bl	401340 <printf@plt>
  4019c4:	b	4019cc <ferror@plt+0x62c>
  4019c8:	bl	401250 <printw@plt>
  4019cc:	ldr	x0, [x26, #392]
  4019d0:	mov	w1, #0x40000               	// #262144
  4019d4:	mov	x2, xzr
  4019d8:	bl	401210 <wattr_off@plt>
  4019dc:	ldr	x21, [x25, #72]
  4019e0:	cbz	x21, 401a60 <ferror@plt+0x6c0>
  4019e4:	ldrh	w8, [x24, #488]
  4019e8:	cmp	w8, #0x9
  4019ec:	b.cc	401a60 <ferror@plt+0x6c0>  // b.lo, b.ul, b.last
  4019f0:	mov	w22, #0x1                   	// #1
  4019f4:	ldr	s0, [x21, #160]
  4019f8:	ldrb	w8, [x23, #424]
  4019fc:	ldr	x9, [x21, #144]
  401a00:	ldp	w1, w2, [x21, #152]
  401a04:	ldr	w3, [x21, #180]
  401a08:	ldr	w4, [x21, #172]
  401a0c:	ldr	w5, [x21, #164]
  401a10:	fmov	d1, x20
  401a14:	ucvtf	d0, d0
  401a18:	cmp	w8, #0x1
  401a1c:	fmul	d0, d0, d1
  401a20:	lsr	x6, x9, #10
  401a24:	mov	x0, x19
  401a28:	mov	x7, x21
  401a2c:	b.ne	401a40 <ferror@plt+0x6a0>  // b.any
  401a30:	bl	401340 <printf@plt>
  401a34:	ldr	x21, [x21, #136]
  401a38:	cbnz	x21, 401a4c <ferror@plt+0x6ac>
  401a3c:	b	401a60 <ferror@plt+0x6c0>
  401a40:	bl	401250 <printw@plt>
  401a44:	ldr	x21, [x21, #136]
  401a48:	cbz	x21, 401a60 <ferror@plt+0x6c0>
  401a4c:	ldrh	w8, [x24, #488]
  401a50:	sub	w8, w8, #0x8
  401a54:	cmp	w22, w8
  401a58:	add	w22, w22, #0x1
  401a5c:	b.lt	4019f4 <ferror@plt+0x654>  // b.tstop
  401a60:	ldr	x0, [x25, #72]
  401a64:	bl	401190 <put_slabinfo@plt>
  401a68:	ldrb	w8, [x23, #424]
  401a6c:	tbz	w8, #0, 401a7c <ferror@plt+0x6dc>
  401a70:	mov	w19, #0x1                   	// #1
  401a74:	adrp	x21, 416000 <ferror@plt+0x14c60>
  401a78:	b	401b00 <ferror@plt+0x760>
  401a7c:	ldr	x0, [x26, #392]
  401a80:	bl	4011d0 <wrefresh@plt>
  401a84:	movi	v0.2d, #0x0
  401a88:	stp	q0, q0, [sp, #80]
  401a8c:	ldr	x8, [sp, #80]
  401a90:	adrp	x21, 416000 <ferror@plt+0x14c60>
  401a94:	ldr	x9, [x21, #352]
  401a98:	add	x1, sp, #0x50
  401a9c:	orr	x8, x8, #0x1
  401aa0:	sub	x4, x29, #0x60
  401aa4:	mov	w0, #0x1                   	// #1
  401aa8:	mov	x2, xzr
  401aac:	mov	x3, xzr
  401ab0:	stp	q0, q0, [sp, #112]
  401ab4:	stp	q0, q0, [sp, #144]
  401ab8:	stp	q0, q0, [sp, #176]
  401abc:	str	x8, [sp, #80]
  401ac0:	stp	x9, xzr, [x25]
  401ac4:	mov	w19, #0x1                   	// #1
  401ac8:	bl	401310 <select@plt>
  401acc:	cmp	w0, #0x1
  401ad0:	b.lt	401b00 <ferror@plt+0x760>  // b.tstop
  401ad4:	add	x1, sp, #0x4c
  401ad8:	mov	w2, #0x1                   	// #1
  401adc:	mov	w0, wzr
  401ae0:	bl	4012e0 <read@plt>
  401ae4:	cmp	x0, #0x1
  401ae8:	b.ne	401afc <ferror@plt+0x75c>  // b.any
  401aec:	ldrb	w0, [sp, #76]
  401af0:	bl	401fec <ferror@plt+0xc4c>
  401af4:	mov	w19, #0x1                   	// #1
  401af8:	b	401b00 <ferror@plt+0x760>
  401afc:	mov	w19, wzr
  401b00:	cbz	w19, 401b0c <ferror@plt+0x76c>
  401b04:	ldr	x8, [x21, #352]
  401b08:	cbnz	x8, 401740 <ferror@plt+0x3a0>
  401b0c:	ldr	w8, [sp, #52]
  401b10:	cbz	w8, 401b28 <ferror@plt+0x788>
  401b14:	adrp	x2, 416000 <ferror@plt+0x14c60>
  401b18:	add	x2, x2, #0x1ac
  401b1c:	mov	w1, #0x2                   	// #2
  401b20:	mov	w0, wzr
  401b24:	bl	4012f0 <tcsetattr@plt>
  401b28:	ldr	x0, [x25, #72]
  401b2c:	cbz	x0, 401b34 <ferror@plt+0x794>
  401b30:	bl	4012c0 <free_slabinfo@plt>
  401b34:	ldrb	w8, [x23, #424]
  401b38:	tbnz	w8, #0, 401b40 <ferror@plt+0x7a0>
  401b3c:	bl	4012d0 <endwin@plt>
  401b40:	ldr	w0, [sp, #60]
  401b44:	b	401b70 <ferror@plt+0x7d0>
  401b48:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401b4c:	add	x1, x1, #0x678
  401b50:	mov	w2, #0x5                   	// #5
  401b54:	mov	x0, xzr
  401b58:	bl	401320 <dcgettext@plt>
  401b5c:	ldr	x1, [x20, #400]
  401b60:	adrp	x2, 405000 <ferror@plt+0x3c60>
  401b64:	add	x2, x2, #0x684
  401b68:	bl	401340 <printf@plt>
  401b6c:	mov	w0, wzr
  401b70:	ldp	x20, x19, [sp, #448]
  401b74:	ldp	x22, x21, [sp, #432]
  401b78:	ldp	x24, x23, [sp, #416]
  401b7c:	ldp	x26, x25, [sp, #400]
  401b80:	ldp	x28, x27, [sp, #384]
  401b84:	ldp	x29, x30, [sp, #368]
  401b88:	ldp	d9, d8, [sp, #352]
  401b8c:	ldp	d11, d10, [sp, #336]
  401b90:	ldp	d13, d12, [sp, #320]
  401b94:	ldr	d14, [sp, #304]
  401b98:	add	sp, sp, #0x1d0
  401b9c:	ret
  401ba0:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401ba4:	ldr	x0, [x8, #368]
  401ba8:	bl	401c68 <ferror@plt+0x8c8>
  401bac:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401bb0:	ldr	x0, [x8, #384]
  401bb4:	bl	401c68 <ferror@plt+0x8c8>
  401bb8:	ldr	w8, [x0, #152]
  401bbc:	ldr	w9, [x1, #152]
  401bc0:	cmp	w8, w9
  401bc4:	cset	w0, hi  // hi = pmore
  401bc8:	ret
  401bcc:	and	w8, w0, #0xff
  401bd0:	sub	w8, w8, #0x61
  401bd4:	cmp	w8, #0x15
  401bd8:	b.hi	401bfc <ferror@plt+0x85c>  // b.pmore
  401bdc:	adrp	x9, 405000 <ferror@plt+0x3c60>
  401be0:	add	x9, x9, #0x524
  401be4:	adr	x10, 401bfc <ferror@plt+0x85c>
  401be8:	ldrb	w11, [x9, x8]
  401bec:	add	x10, x10, x11, lsl #2
  401bf0:	adrp	x0, 402000 <ferror@plt+0xc60>
  401bf4:	add	x0, x0, #0xec
  401bf8:	br	x10
  401bfc:	adrp	x0, 401000 <_exit@plt-0x110>
  401c00:	add	x0, x0, #0xbb8
  401c04:	ret
  401c08:	adrp	x0, 402000 <ferror@plt+0xc60>
  401c0c:	add	x0, x0, #0x104
  401c10:	ret
  401c14:	adrp	x0, 402000 <ferror@plt+0xc60>
  401c18:	add	x0, x0, #0x12c
  401c1c:	ret
  401c20:	adrp	x0, 402000 <ferror@plt+0xc60>
  401c24:	add	x0, x0, #0x17c
  401c28:	ret
  401c2c:	adrp	x0, 402000 <ferror@plt+0xc60>
  401c30:	add	x0, x0, #0x154
  401c34:	ret
  401c38:	adrp	x0, 402000 <ferror@plt+0xc60>
  401c3c:	add	x0, x0, #0x140
  401c40:	ret
  401c44:	adrp	x0, 402000 <ferror@plt+0xc60>
  401c48:	add	x0, x0, #0x118
  401c4c:	ret
  401c50:	adrp	x0, 402000 <ferror@plt+0xc60>
  401c54:	add	x0, x0, #0x190
  401c58:	ret
  401c5c:	adrp	x0, 402000 <ferror@plt+0xc60>
  401c60:	add	x0, x0, #0x168
  401c64:	ret
  401c68:	stp	x29, x30, [sp, #-32]!
  401c6c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401c70:	str	x19, [sp, #16]
  401c74:	mov	x19, x0
  401c78:	add	x1, x1, #0x843
  401c7c:	mov	w2, #0x5                   	// #5
  401c80:	mov	x0, xzr
  401c84:	mov	x29, sp
  401c88:	bl	401320 <dcgettext@plt>
  401c8c:	mov	x1, x19
  401c90:	bl	401120 <fputs@plt>
  401c94:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401c98:	add	x1, x1, #0x84c
  401c9c:	mov	w2, #0x5                   	// #5
  401ca0:	mov	x0, xzr
  401ca4:	bl	401320 <dcgettext@plt>
  401ca8:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401cac:	ldr	x2, [x8, #400]
  401cb0:	mov	x1, x0
  401cb4:	mov	x0, x19
  401cb8:	bl	401360 <fprintf@plt>
  401cbc:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401cc0:	add	x1, x1, #0x85b
  401cc4:	mov	w2, #0x5                   	// #5
  401cc8:	mov	x0, xzr
  401ccc:	bl	401320 <dcgettext@plt>
  401cd0:	mov	x1, x19
  401cd4:	bl	401120 <fputs@plt>
  401cd8:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401cdc:	add	x1, x1, #0x866
  401ce0:	mov	w2, #0x5                   	// #5
  401ce4:	mov	x0, xzr
  401ce8:	bl	401320 <dcgettext@plt>
  401cec:	mov	x1, x19
  401cf0:	bl	401120 <fputs@plt>
  401cf4:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401cf8:	add	x1, x1, #0x88a
  401cfc:	mov	w2, #0x5                   	// #5
  401d00:	mov	x0, xzr
  401d04:	bl	401320 <dcgettext@plt>
  401d08:	mov	x1, x19
  401d0c:	bl	401120 <fputs@plt>
  401d10:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401d14:	add	x1, x1, #0x8bd
  401d18:	mov	w2, #0x5                   	// #5
  401d1c:	mov	x0, xzr
  401d20:	bl	401320 <dcgettext@plt>
  401d24:	mov	x1, x19
  401d28:	bl	401120 <fputs@plt>
  401d2c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401d30:	add	x1, x1, #0x738
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	mov	x0, xzr
  401d3c:	bl	401320 <dcgettext@plt>
  401d40:	mov	x1, x19
  401d44:	bl	401120 <fputs@plt>
  401d48:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401d4c:	add	x1, x1, #0x902
  401d50:	mov	w2, #0x5                   	// #5
  401d54:	mov	x0, xzr
  401d58:	bl	401320 <dcgettext@plt>
  401d5c:	mov	x1, x19
  401d60:	bl	401120 <fputs@plt>
  401d64:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401d68:	add	x1, x1, #0x92e
  401d6c:	mov	w2, #0x5                   	// #5
  401d70:	mov	x0, xzr
  401d74:	bl	401320 <dcgettext@plt>
  401d78:	mov	x1, x19
  401d7c:	bl	401120 <fputs@plt>
  401d80:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401d84:	add	x1, x1, #0x963
  401d88:	mov	w2, #0x5                   	// #5
  401d8c:	mov	x0, xzr
  401d90:	bl	401320 <dcgettext@plt>
  401d94:	mov	x1, x19
  401d98:	bl	401120 <fputs@plt>
  401d9c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401da0:	add	x1, x1, #0x98c
  401da4:	mov	w2, #0x5                   	// #5
  401da8:	mov	x0, xzr
  401dac:	bl	401320 <dcgettext@plt>
  401db0:	mov	x1, x19
  401db4:	bl	401120 <fputs@plt>
  401db8:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401dbc:	add	x1, x1, #0x9b2
  401dc0:	mov	w2, #0x5                   	// #5
  401dc4:	mov	x0, xzr
  401dc8:	bl	401320 <dcgettext@plt>
  401dcc:	mov	x1, x19
  401dd0:	bl	401120 <fputs@plt>
  401dd4:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401dd8:	add	x1, x1, #0x9d0
  401ddc:	mov	w2, #0x5                   	// #5
  401de0:	mov	x0, xzr
  401de4:	bl	401320 <dcgettext@plt>
  401de8:	mov	x1, x19
  401dec:	bl	401120 <fputs@plt>
  401df0:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401df4:	add	x1, x1, #0x9e8
  401df8:	mov	w2, #0x5                   	// #5
  401dfc:	mov	x0, xzr
  401e00:	bl	401320 <dcgettext@plt>
  401e04:	mov	x1, x19
  401e08:	bl	401120 <fputs@plt>
  401e0c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e10:	add	x1, x1, #0xa05
  401e14:	mov	w2, #0x5                   	// #5
  401e18:	mov	x0, xzr
  401e1c:	bl	401320 <dcgettext@plt>
  401e20:	mov	x1, x19
  401e24:	bl	401120 <fputs@plt>
  401e28:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e2c:	add	x1, x1, #0xa29
  401e30:	mov	w2, #0x5                   	// #5
  401e34:	mov	x0, xzr
  401e38:	bl	401320 <dcgettext@plt>
  401e3c:	mov	x1, x19
  401e40:	bl	401120 <fputs@plt>
  401e44:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e48:	add	x1, x1, #0xa3b
  401e4c:	mov	w2, #0x5                   	// #5
  401e50:	mov	x0, xzr
  401e54:	bl	401320 <dcgettext@plt>
  401e58:	mov	x1, x19
  401e5c:	bl	401120 <fputs@plt>
  401e60:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e64:	add	x1, x1, #0xa68
  401e68:	mov	w2, #0x5                   	// #5
  401e6c:	mov	x0, xzr
  401e70:	bl	401320 <dcgettext@plt>
  401e74:	mov	x1, x19
  401e78:	bl	401120 <fputs@plt>
  401e7c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e80:	add	x1, x1, #0xa84
  401e84:	mov	w2, #0x5                   	// #5
  401e88:	mov	x0, xzr
  401e8c:	bl	401320 <dcgettext@plt>
  401e90:	mov	x1, x19
  401e94:	bl	401120 <fputs@plt>
  401e98:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e9c:	add	x1, x1, #0xa9d
  401ea0:	mov	w2, #0x5                   	// #5
  401ea4:	mov	x0, xzr
  401ea8:	bl	401320 <dcgettext@plt>
  401eac:	mov	x1, x19
  401eb0:	bl	401120 <fputs@plt>
  401eb4:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401eb8:	add	x1, x1, #0xabc
  401ebc:	mov	w2, #0x5                   	// #5
  401ec0:	mov	x0, xzr
  401ec4:	bl	401320 <dcgettext@plt>
  401ec8:	adrp	x2, 405000 <ferror@plt+0x3c60>
  401ecc:	mov	x1, x0
  401ed0:	add	x2, x2, #0xad7
  401ed4:	mov	x0, x19
  401ed8:	bl	401360 <fprintf@plt>
  401edc:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401ee0:	ldr	x8, [x8, #368]
  401ee4:	cmp	x8, x19
  401ee8:	cset	w0, eq  // eq = none
  401eec:	bl	401130 <exit@plt>
  401ef0:	sub	sp, sp, #0x20
  401ef4:	add	x2, sp, #0x8
  401ef8:	mov	w0, #0x1                   	// #1
  401efc:	mov	w1, #0x5413                	// #21523
  401f00:	stp	x29, x30, [sp, #16]
  401f04:	add	x29, sp, #0x10
  401f08:	bl	401380 <ioctl@plt>
  401f0c:	cmn	w0, #0x1
  401f10:	b.eq	401f28 <ferror@plt+0xb88>  // b.none
  401f14:	ldrh	w8, [sp, #8]
  401f18:	cmp	w8, #0xb
  401f1c:	b.cc	401f28 <ferror@plt+0xb88>  // b.lo, b.ul, b.last
  401f20:	ldrh	w9, [sp, #10]
  401f24:	b	401f30 <ferror@plt+0xb90>
  401f28:	mov	w8, #0x18                  	// #24
  401f2c:	mov	w9, #0x50                  	// #80
  401f30:	adrp	x10, 416000 <ferror@plt+0x14c60>
  401f34:	ldrb	w10, [x10, #424]
  401f38:	ldp	x29, x30, [sp, #16]
  401f3c:	adrp	x11, 416000 <ferror@plt+0x14c60>
  401f40:	strh	w9, [x11, #492]
  401f44:	cmp	w10, #0x0
  401f48:	adrp	x9, 416000 <ferror@plt+0x14c60>
  401f4c:	csinv	w8, w8, wzr, eq  // eq = none
  401f50:	strh	w8, [x9, #488]
  401f54:	add	sp, sp, #0x20
  401f58:	ret
  401f5c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401f60:	str	xzr, [x8, #352]
  401f64:	ret
  401f68:	stp	x29, x30, [sp, #-32]!
  401f6c:	stp	x20, x19, [sp, #16]
  401f70:	mov	x29, sp
  401f74:	cbz	x0, 401fe0 <ferror@plt+0xc40>
  401f78:	ldr	x8, [x0, #136]
  401f7c:	cbz	x8, 401fe0 <ferror@plt+0xc40>
  401f80:	mov	x9, x0
  401f84:	cbz	x8, 401fa0 <ferror@plt+0xc00>
  401f88:	ldr	x10, [x8, #136]
  401f8c:	cmp	x10, #0x0
  401f90:	cset	w10, ne  // ne = any
  401f94:	ldr	x19, [x9, #136]
  401f98:	cbnz	w10, 401fac <ferror@plt+0xc0c>
  401f9c:	b	401fc0 <ferror@plt+0xc20>
  401fa0:	mov	w10, wzr
  401fa4:	ldr	x19, [x9, #136]
  401fa8:	cbz	w10, 401fc0 <ferror@plt+0xc20>
  401fac:	ldr	x8, [x8, #136]
  401fb0:	mov	x9, x19
  401fb4:	ldr	x8, [x8, #136]
  401fb8:	cbnz	x8, 401f88 <ferror@plt+0xbe8>
  401fbc:	b	401fa0 <ferror@plt+0xc00>
  401fc0:	str	xzr, [x9, #136]
  401fc4:	bl	401f68 <ferror@plt+0xbc8>
  401fc8:	mov	x20, x0
  401fcc:	mov	x0, x19
  401fd0:	bl	401f68 <ferror@plt+0xbc8>
  401fd4:	mov	x1, x0
  401fd8:	mov	x0, x20
  401fdc:	bl	4021a4 <ferror@plt+0xe04>
  401fe0:	ldp	x20, x19, [sp, #16]
  401fe4:	ldp	x29, x30, [sp], #32
  401fe8:	ret
  401fec:	stp	x29, x30, [sp, #-32]!
  401ff0:	str	x19, [sp, #16]
  401ff4:	mov	x29, sp
  401ff8:	mov	w19, w0
  401ffc:	bl	401220 <__ctype_toupper_loc@plt>
  402000:	ldr	x8, [x0]
  402004:	and	x9, x19, #0xff
  402008:	lsl	x9, x9, #2
  40200c:	ldrb	w8, [x8, x9]
  402010:	sub	w8, w8, #0x41
  402014:	cmp	w8, #0x15
  402018:	b.hi	4020e0 <ferror@plt+0xd40>  // b.pmore
  40201c:	adrp	x9, 405000 <ferror@plt+0x3c60>
  402020:	add	x9, x9, #0x53a
  402024:	adr	x10, 402034 <ferror@plt+0xc94>
  402028:	ldrb	w11, [x9, x8]
  40202c:	add	x10, x10, x11, lsl #2
  402030:	br	x10
  402034:	adrp	x9, 402000 <ferror@plt+0xc60>
  402038:	adrp	x8, 416000 <ferror@plt+0x14c60>
  40203c:	add	x9, x9, #0x104
  402040:	b	4020dc <ferror@plt+0xd3c>
  402044:	adrp	x9, 402000 <ferror@plt+0xc60>
  402048:	adrp	x8, 416000 <ferror@plt+0x14c60>
  40204c:	add	x9, x9, #0x12c
  402050:	b	4020dc <ferror@plt+0xd3c>
  402054:	adrp	x9, 402000 <ferror@plt+0xc60>
  402058:	adrp	x8, 416000 <ferror@plt+0x14c60>
  40205c:	add	x9, x9, #0x17c
  402060:	b	4020dc <ferror@plt+0xd3c>
  402064:	adrp	x9, 402000 <ferror@plt+0xc60>
  402068:	adrp	x8, 416000 <ferror@plt+0x14c60>
  40206c:	add	x9, x9, #0x154
  402070:	b	4020dc <ferror@plt+0xd3c>
  402074:	adrp	x9, 402000 <ferror@plt+0xc60>
  402078:	adrp	x8, 416000 <ferror@plt+0x14c60>
  40207c:	add	x9, x9, #0xec
  402080:	b	4020dc <ferror@plt+0xd3c>
  402084:	adrp	x9, 401000 <_exit@plt-0x110>
  402088:	adrp	x8, 416000 <ferror@plt+0x14c60>
  40208c:	add	x9, x9, #0xbb8
  402090:	b	4020dc <ferror@plt+0xd3c>
  402094:	adrp	x9, 402000 <ferror@plt+0xc60>
  402098:	adrp	x8, 416000 <ferror@plt+0x14c60>
  40209c:	add	x9, x9, #0x140
  4020a0:	b	4020dc <ferror@plt+0xd3c>
  4020a4:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4020a8:	str	xzr, [x8, #352]
  4020ac:	b	4020e0 <ferror@plt+0xd40>
  4020b0:	adrp	x9, 402000 <ferror@plt+0xc60>
  4020b4:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4020b8:	add	x9, x9, #0x118
  4020bc:	b	4020dc <ferror@plt+0xd3c>
  4020c0:	adrp	x9, 402000 <ferror@plt+0xc60>
  4020c4:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4020c8:	add	x9, x9, #0x190
  4020cc:	b	4020dc <ferror@plt+0xd3c>
  4020d0:	adrp	x9, 402000 <ferror@plt+0xc60>
  4020d4:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4020d8:	add	x9, x9, #0x168
  4020dc:	str	x9, [x8, #416]
  4020e0:	ldr	x19, [sp, #16]
  4020e4:	ldp	x29, x30, [sp], #32
  4020e8:	ret
  4020ec:	stp	x29, x30, [sp, #-16]!
  4020f0:	mov	x29, sp
  4020f4:	bl	401280 <strcmp@plt>
  4020f8:	lsr	w0, w0, #31
  4020fc:	ldp	x29, x30, [sp], #16
  402100:	ret
  402104:	ldr	w8, [x0, #156]
  402108:	ldr	w9, [x1, #156]
  40210c:	cmp	w8, w9
  402110:	cset	w0, hi  // hi = pmore
  402114:	ret
  402118:	ldr	w8, [x0, #160]
  40211c:	ldr	w9, [x1, #160]
  402120:	cmp	w8, w9
  402124:	cset	w0, hi  // hi = pmore
  402128:	ret
  40212c:	ldr	w8, [x0, #164]
  402130:	ldr	w9, [x1, #164]
  402134:	cmp	w8, w9
  402138:	cset	w0, hi  // hi = pmore
  40213c:	ret
  402140:	ldr	w8, [x0, #168]
  402144:	ldr	w9, [x1, #168]
  402148:	cmp	w8, w9
  40214c:	cset	w0, hi  // hi = pmore
  402150:	ret
  402154:	ldr	w8, [x0, #172]
  402158:	ldr	w9, [x1, #172]
  40215c:	cmp	w8, w9
  402160:	cset	w0, hi  // hi = pmore
  402164:	ret
  402168:	ldr	w8, [x0, #176]
  40216c:	ldr	w9, [x1, #176]
  402170:	cmp	w8, w9
  402174:	cset	w0, hi  // hi = pmore
  402178:	ret
  40217c:	ldr	x8, [x0, #144]
  402180:	ldr	x9, [x1, #144]
  402184:	cmp	x8, x9
  402188:	cset	w0, hi  // hi = pmore
  40218c:	ret
  402190:	ldr	w8, [x0, #180]
  402194:	ldr	w9, [x1, #180]
  402198:	cmp	w8, w9
  40219c:	cset	w0, hi  // hi = pmore
  4021a0:	ret
  4021a4:	sub	sp, sp, #0xf0
  4021a8:	stp	x22, x21, [sp, #208]
  4021ac:	stp	x20, x19, [sp, #224]
  4021b0:	mov	x19, x1
  4021b4:	mov	x20, x0
  4021b8:	add	x21, sp, #0x8
  4021bc:	stp	x29, x30, [sp, #192]
  4021c0:	add	x29, sp, #0xc0
  4021c4:	cbz	x0, 402224 <ferror@plt+0xe84>
  4021c8:	cbz	x19, 402224 <ferror@plt+0xe84>
  4021cc:	add	x21, sp, #0x8
  4021d0:	adrp	x22, 416000 <ferror@plt+0x14c60>
  4021d4:	ldr	x8, [x22, #416]
  4021d8:	mov	x0, x20
  4021dc:	mov	x1, x19
  4021e0:	blr	x8
  4021e4:	cbz	w0, 402200 <ferror@plt+0xe60>
  4021e8:	str	x20, [x21, #136]
  4021ec:	ldr	x8, [x20, #136]
  4021f0:	mov	x9, x19
  4021f4:	mov	x21, x20
  4021f8:	cbnz	x8, 402214 <ferror@plt+0xe74>
  4021fc:	b	40222c <ferror@plt+0xe8c>
  402200:	str	x19, [x21, #136]
  402204:	ldr	x9, [x19, #136]
  402208:	mov	x8, x20
  40220c:	mov	x21, x19
  402210:	cbz	x8, 40222c <ferror@plt+0xe8c>
  402214:	mov	x19, x9
  402218:	mov	x20, x8
  40221c:	cbnz	x9, 4021d4 <ferror@plt+0xe34>
  402220:	b	40222c <ferror@plt+0xe8c>
  402224:	mov	x8, x20
  402228:	mov	x9, x19
  40222c:	cmp	x8, #0x0
  402230:	csel	x8, x9, x8, eq  // eq = none
  402234:	str	x8, [x21, #136]
  402238:	ldr	x0, [sp, #144]
  40223c:	ldp	x20, x19, [sp, #224]
  402240:	ldp	x22, x21, [sp, #208]
  402244:	ldp	x29, x30, [sp, #192]
  402248:	add	sp, sp, #0xf0
  40224c:	ret
  402250:	stp	x29, x30, [sp, #-48]!
  402254:	stp	x20, x19, [sp, #32]
  402258:	mov	x29, sp
  40225c:	mov	x20, x1
  402260:	mov	x19, x0
  402264:	str	x21, [sp, #16]
  402268:	str	xzr, [x29, #24]
  40226c:	cbz	x0, 40229c <ferror@plt+0xefc>
  402270:	ldrb	w8, [x19]
  402274:	cbz	w8, 40229c <ferror@plt+0xefc>
  402278:	bl	401350 <__errno_location@plt>
  40227c:	mov	x21, x0
  402280:	str	wzr, [x0]
  402284:	add	x1, x29, #0x18
  402288:	mov	w2, #0xa                   	// #10
  40228c:	mov	x0, x19
  402290:	bl	4012a0 <strtol@plt>
  402294:	ldr	w8, [x21]
  402298:	cbz	w8, 4022d0 <ferror@plt+0xf30>
  40229c:	bl	401350 <__errno_location@plt>
  4022a0:	ldr	w1, [x0]
  4022a4:	adrp	x2, 405000 <ferror@plt+0x3c60>
  4022a8:	add	x2, x2, #0xb30
  4022ac:	mov	w0, #0x1                   	// #1
  4022b0:	mov	x3, x20
  4022b4:	mov	x4, x19
  4022b8:	bl	401140 <error@plt>
  4022bc:	mov	x0, xzr
  4022c0:	ldp	x20, x19, [sp, #32]
  4022c4:	ldr	x21, [sp, #16]
  4022c8:	ldp	x29, x30, [sp], #48
  4022cc:	ret
  4022d0:	ldr	x8, [x29, #24]
  4022d4:	cmp	x8, x19
  4022d8:	b.eq	40229c <ferror@plt+0xefc>  // b.none
  4022dc:	cbz	x8, 40229c <ferror@plt+0xefc>
  4022e0:	ldrb	w8, [x8]
  4022e4:	cbnz	w8, 40229c <ferror@plt+0xefc>
  4022e8:	b	4022c0 <ferror@plt+0xf20>
  4022ec:	stp	x29, x30, [sp, #-48]!
  4022f0:	stp	x20, x19, [sp, #32]
  4022f4:	mov	x29, sp
  4022f8:	mov	x20, x1
  4022fc:	mov	x19, x0
  402300:	str	x21, [sp, #16]
  402304:	str	xzr, [x29, #24]
  402308:	cbz	x0, 402334 <ferror@plt+0xf94>
  40230c:	ldrb	w8, [x19]
  402310:	cbz	w8, 402334 <ferror@plt+0xf94>
  402314:	bl	401350 <__errno_location@plt>
  402318:	mov	x21, x0
  40231c:	str	wzr, [x0]
  402320:	add	x1, x29, #0x18
  402324:	mov	x0, x19
  402328:	bl	401150 <strtod@plt>
  40232c:	ldr	w8, [x21]
  402330:	cbz	w8, 402368 <ferror@plt+0xfc8>
  402334:	bl	401350 <__errno_location@plt>
  402338:	ldr	w1, [x0]
  40233c:	adrp	x2, 405000 <ferror@plt+0x3c60>
  402340:	add	x2, x2, #0xb30
  402344:	mov	w0, #0x1                   	// #1
  402348:	mov	x3, x20
  40234c:	mov	x4, x19
  402350:	bl	401140 <error@plt>
  402354:	fmov	d0, xzr
  402358:	ldp	x20, x19, [sp, #32]
  40235c:	ldr	x21, [sp, #16]
  402360:	ldp	x29, x30, [sp], #48
  402364:	ret
  402368:	ldr	x8, [x29, #24]
  40236c:	cmp	x8, x19
  402370:	b.eq	402334 <ferror@plt+0xf94>  // b.none
  402374:	cbz	x8, 402334 <ferror@plt+0xf94>
  402378:	ldrb	w8, [x8]
  40237c:	cbnz	w8, 402334 <ferror@plt+0xf94>
  402380:	b	402358 <ferror@plt+0xfb8>
  402384:	sub	sp, sp, #0x90
  402388:	stp	x20, x19, [sp, #128]
  40238c:	mov	x20, x1
  402390:	mov	x19, x0
  402394:	stp	x29, x30, [sp, #48]
  402398:	str	x27, [sp, #64]
  40239c:	stp	x26, x25, [sp, #80]
  4023a0:	stp	x24, x23, [sp, #96]
  4023a4:	stp	x22, x21, [sp, #112]
  4023a8:	add	x29, sp, #0x30
  4023ac:	cbz	x0, 402550 <ferror@plt+0x11b0>
  4023b0:	ldrb	w8, [x19]
  4023b4:	cbz	w8, 402550 <ferror@plt+0x11b0>
  4023b8:	bl	401290 <__ctype_b_loc@plt>
  4023bc:	ldr	x24, [x0]
  4023c0:	mov	x21, x0
  4023c4:	mov	x23, x19
  4023c8:	ldrb	w8, [x23], #1
  4023cc:	ldrh	w9, [x24, x8, lsl #1]
  4023d0:	tbnz	w9, #13, 4023c8 <ferror@plt+0x1028>
  4023d4:	cmp	w8, #0x2b
  4023d8:	b.eq	4023ec <ferror@plt+0x104c>  // b.none
  4023dc:	cmp	w8, #0x2d
  4023e0:	b.ne	4023f4 <ferror@plt+0x1054>  // b.any
  4023e4:	mov	w22, #0x1                   	// #1
  4023e8:	b	4023fc <ferror@plt+0x105c>
  4023ec:	mov	w22, wzr
  4023f0:	b	4023fc <ferror@plt+0x105c>
  4023f4:	mov	w22, wzr
  4023f8:	sub	x23, x23, #0x1
  4023fc:	ldrb	w8, [x23]
  402400:	adrp	x26, 405000 <ferror@plt+0x3c60>
  402404:	ldr	q0, [x26, #2800]
  402408:	adrp	x25, 405000 <ferror@plt+0x3c60>
  40240c:	ldrh	w8, [x24, x8, lsl #1]
  402410:	tbz	w8, #11, 402434 <ferror@plt+0x1094>
  402414:	ldr	q1, [x25, #2816]
  402418:	add	x27, x23, #0x1
  40241c:	stur	q1, [x29, #-16]
  402420:	ldur	q1, [x29, #-16]
  402424:	bl	403c18 <ferror@plt+0x2878>
  402428:	ldrb	w8, [x27], #1
  40242c:	ldrh	w8, [x24, x8, lsl #1]
  402430:	tbnz	w8, #11, 402420 <ferror@plt+0x1080>
  402434:	ldrb	w8, [x23]
  402438:	adrp	x9, 405000 <ferror@plt+0x3c60>
  40243c:	ldrh	w10, [x24, x8, lsl #1]
  402440:	tbnz	w10, #11, 402450 <ferror@plt+0x10b0>
  402444:	ldr	q0, [x9, #2832]
  402448:	stur	q0, [x29, #-16]
  40244c:	b	4024a0 <ferror@plt+0x1100>
  402450:	ldr	q1, [x9, #2832]
  402454:	stur	q1, [x29, #-16]
  402458:	ldr	q1, [x25, #2816]
  40245c:	str	q1, [sp]
  402460:	and	w8, w8, #0xff
  402464:	sub	w0, w8, #0x30
  402468:	str	q0, [sp, #16]
  40246c:	bl	405078 <ferror@plt+0x3cd8>
  402470:	mov	v1.16b, v0.16b
  402474:	ldr	q0, [sp, #16]
  402478:	bl	403c18 <ferror@plt+0x2878>
  40247c:	mov	v1.16b, v0.16b
  402480:	ldur	q0, [x29, #-16]
  402484:	bl	4026b4 <ferror@plt+0x1314>
  402488:	stur	q0, [x29, #-16]
  40248c:	ldp	q1, q0, [sp]
  402490:	bl	403364 <ferror@plt+0x1fc4>
  402494:	ldrb	w8, [x23, #1]!
  402498:	ldrh	w9, [x24, x8, lsl #1]
  40249c:	tbnz	w9, #11, 402460 <ferror@plt+0x10c0>
  4024a0:	cmp	w8, #0x2e
  4024a4:	b.eq	4024e0 <ferror@plt+0x1140>  // b.none
  4024a8:	cmp	w8, #0x2c
  4024ac:	b.eq	4024e0 <ferror@plt+0x1140>  // b.none
  4024b0:	cbnz	w8, 4024c4 <ferror@plt+0x1124>
  4024b4:	adrp	x8, 405000 <ferror@plt+0x3c60>
  4024b8:	ldr	q0, [x8, #2848]
  4024bc:	ldur	q1, [x29, #-16]
  4024c0:	b	402584 <ferror@plt+0x11e4>
  4024c4:	adrp	x2, 405000 <ferror@plt+0x3c60>
  4024c8:	add	x2, x2, #0xb30
  4024cc:	mov	w0, #0x1                   	// #1
  4024d0:	mov	w1, #0x16                  	// #22
  4024d4:	mov	x3, x20
  4024d8:	mov	x4, x19
  4024dc:	bl	401140 <error@plt>
  4024e0:	ldr	x9, [x21]
  4024e4:	ldrb	w8, [x23, #1]
  4024e8:	ldrh	w9, [x9, x8, lsl #1]
  4024ec:	tbz	w9, #11, 402548 <ferror@plt+0x11a8>
  4024f0:	ldr	x21, [x21]
  4024f4:	ldr	q1, [x26, #2800]
  4024f8:	ldr	q0, [x25, #2816]
  4024fc:	add	x23, x23, #0x2
  402500:	str	q0, [sp]
  402504:	and	w8, w8, #0xff
  402508:	sub	w0, w8, #0x30
  40250c:	str	q1, [sp, #16]
  402510:	bl	405078 <ferror@plt+0x3cd8>
  402514:	mov	v1.16b, v0.16b
  402518:	ldr	q0, [sp, #16]
  40251c:	bl	403c18 <ferror@plt+0x2878>
  402520:	mov	v1.16b, v0.16b
  402524:	ldur	q0, [x29, #-16]
  402528:	bl	4026b4 <ferror@plt+0x1314>
  40252c:	stur	q0, [x29, #-16]
  402530:	ldp	q1, q0, [sp]
  402534:	bl	403364 <ferror@plt+0x1fc4>
  402538:	ldrb	w8, [x23], #1
  40253c:	mov	v1.16b, v0.16b
  402540:	ldrh	w9, [x21, x8, lsl #1]
  402544:	tbnz	w9, #11, 402504 <ferror@plt+0x1164>
  402548:	ldur	q1, [x29, #-16]
  40254c:	cbz	w8, 402578 <ferror@plt+0x11d8>
  402550:	bl	401350 <__errno_location@plt>
  402554:	ldr	w1, [x0]
  402558:	adrp	x2, 405000 <ferror@plt+0x3c60>
  40255c:	add	x2, x2, #0xb30
  402560:	mov	w0, #0x1                   	// #1
  402564:	mov	x3, x20
  402568:	mov	x4, x19
  40256c:	bl	401140 <error@plt>
  402570:	fmov	d0, xzr
  402574:	b	402598 <ferror@plt+0x11f8>
  402578:	adrp	x8, 405000 <ferror@plt+0x3c60>
  40257c:	ldr	q0, [x8, #2848]
  402580:	stur	q1, [x29, #-16]
  402584:	bl	40436c <ferror@plt+0x2fcc>
  402588:	cmp	w22, #0x0
  40258c:	b.ne	402594 <ferror@plt+0x11f4>  // b.any
  402590:	ldur	q0, [x29, #-16]
  402594:	bl	4050d4 <ferror@plt+0x3d34>
  402598:	ldp	x20, x19, [sp, #128]
  40259c:	ldp	x22, x21, [sp, #112]
  4025a0:	ldp	x24, x23, [sp, #96]
  4025a4:	ldp	x26, x25, [sp, #80]
  4025a8:	ldr	x27, [sp, #64]
  4025ac:	ldp	x29, x30, [sp, #48]
  4025b0:	add	sp, sp, #0x90
  4025b4:	ret
  4025b8:	stp	x29, x30, [sp, #-48]!
  4025bc:	str	x21, [sp, #16]
  4025c0:	stp	x20, x19, [sp, #32]
  4025c4:	mov	x29, sp
  4025c8:	mov	x20, x0
  4025cc:	bl	401180 <__fpending@plt>
  4025d0:	mov	x19, x0
  4025d4:	mov	x0, x20
  4025d8:	bl	4013a0 <ferror@plt>
  4025dc:	mov	w21, w0
  4025e0:	mov	x0, x20
  4025e4:	bl	4011c0 <fclose@plt>
  4025e8:	cbz	w21, 402618 <ferror@plt+0x1278>
  4025ec:	cbnz	w0, 402604 <ferror@plt+0x1264>
  4025f0:	bl	401350 <__errno_location@plt>
  4025f4:	ldr	w8, [x0]
  4025f8:	cmp	w8, #0x20
  4025fc:	b.eq	402604 <ferror@plt+0x1264>  // b.none
  402600:	str	wzr, [x0]
  402604:	mov	w0, #0xffffffff            	// #-1
  402608:	ldp	x20, x19, [sp, #32]
  40260c:	ldr	x21, [sp, #16]
  402610:	ldp	x29, x30, [sp], #48
  402614:	ret
  402618:	cbz	w0, 402608 <ferror@plt+0x1268>
  40261c:	cbnz	x19, 4025ec <ferror@plt+0x124c>
  402620:	bl	401350 <__errno_location@plt>
  402624:	ldr	w8, [x0]
  402628:	cmp	w8, #0x9
  40262c:	csetm	w0, ne  // ne = any
  402630:	b	402608 <ferror@plt+0x1268>
  402634:	stp	x29, x30, [sp, #-32]!
  402638:	adrp	x8, 416000 <ferror@plt+0x14c60>
  40263c:	ldr	x0, [x8, #384]
  402640:	str	x19, [sp, #16]
  402644:	mov	x29, sp
  402648:	bl	4025b8 <ferror@plt+0x1218>
  40264c:	cbz	w0, 402660 <ferror@plt+0x12c0>
  402650:	bl	401350 <__errno_location@plt>
  402654:	ldr	w8, [x0]
  402658:	cmp	w8, #0x20
  40265c:	b.ne	40267c <ferror@plt+0x12dc>  // b.any
  402660:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402664:	ldr	x0, [x8, #368]
  402668:	bl	4025b8 <ferror@plt+0x1218>
  40266c:	cbnz	w0, 4026ac <ferror@plt+0x130c>
  402670:	ldr	x19, [sp, #16]
  402674:	ldp	x29, x30, [sp], #32
  402678:	ret
  40267c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  402680:	add	x1, x1, #0xb39
  402684:	mov	w2, #0x5                   	// #5
  402688:	mov	x19, x0
  40268c:	mov	x0, xzr
  402690:	bl	401320 <dcgettext@plt>
  402694:	ldr	w1, [x19]
  402698:	adrp	x2, 405000 <ferror@plt+0x3c60>
  40269c:	mov	x3, x0
  4026a0:	add	x2, x2, #0xb45
  4026a4:	mov	w0, wzr
  4026a8:	bl	401140 <error@plt>
  4026ac:	mov	w0, #0x1                   	// #1
  4026b0:	bl	401110 <_exit@plt>
  4026b4:	stp	x29, x30, [sp, #-32]!
  4026b8:	mov	x29, sp
  4026bc:	str	q0, [sp, #16]
  4026c0:	ldr	x6, [sp, #16]
  4026c4:	ldr	x4, [sp, #24]
  4026c8:	str	q1, [sp, #16]
  4026cc:	ldr	x7, [sp, #16]
  4026d0:	ldr	x0, [sp, #24]
  4026d4:	mrs	x11, fpcr
  4026d8:	ubfx	x5, x4, #48, #15
  4026dc:	mov	x9, x5
  4026e0:	lsr	x10, x4, #63
  4026e4:	ubfiz	x1, x4, #3, #48
  4026e8:	orr	x1, x1, x6, lsr #61
  4026ec:	lsl	x3, x6, #3
  4026f0:	ubfx	x8, x0, #48, #15
  4026f4:	mov	x13, x8
  4026f8:	lsr	x14, x0, #63
  4026fc:	ubfiz	x0, x0, #3, #48
  402700:	orr	x2, x0, x7, lsr #61
  402704:	lsl	x12, x7, #3
  402708:	cmp	x14, x4, lsr #63
  40270c:	b.eq	402754 <ferror@plt+0x13b4>  // b.none
  402710:	sub	w0, w5, w8
  402714:	cmp	w0, #0x0
  402718:	b.le	402cbc <ferror@plt+0x191c>
  40271c:	cbnz	x8, 402bac <ferror@plt+0x180c>
  402720:	orr	x4, x2, x12
  402724:	cbz	x4, 402b74 <ferror@plt+0x17d4>
  402728:	subs	w0, w0, #0x1
  40272c:	b.eq	402b9c <ferror@plt+0x17fc>  // b.none
  402730:	mov	x4, #0x7fff                	// #32767
  402734:	cmp	x5, x4
  402738:	b.ne	402bbc <ferror@plt+0x181c>  // b.any
  40273c:	orr	x0, x1, x3
  402740:	cbz	x0, 4032bc <ferror@plt+0x1f1c>
  402744:	lsr	x0, x1, #50
  402748:	eor	x0, x0, #0x1
  40274c:	and	w0, w0, #0x1
  402750:	b	403168 <ferror@plt+0x1dc8>
  402754:	sub	w0, w5, w8
  402758:	cmp	w0, #0x0
  40275c:	b.le	402898 <ferror@plt+0x14f8>
  402760:	cbnz	x8, 4027cc <ferror@plt+0x142c>
  402764:	orr	x4, x2, x12
  402768:	cbz	x4, 402798 <ferror@plt+0x13f8>
  40276c:	subs	w0, w0, #0x1
  402770:	b.eq	4027c0 <ferror@plt+0x1420>  // b.none
  402774:	mov	x4, #0x7fff                	// #32767
  402778:	cmp	x5, x4
  40277c:	b.ne	4027dc <ferror@plt+0x143c>  // b.any
  402780:	orr	x0, x1, x3
  402784:	cbz	x0, 403208 <ferror@plt+0x1e68>
  402788:	lsr	x0, x1, #50
  40278c:	eor	x0, x0, #0x1
  402790:	and	w0, w0, #0x1
  402794:	b	403168 <ferror@plt+0x1dc8>
  402798:	mov	x4, x3
  40279c:	mov	x0, #0x7fff                	// #32767
  4027a0:	cmp	x5, x0
  4027a4:	b.ne	40302c <ferror@plt+0x1c8c>  // b.any
  4027a8:	orr	x0, x1, x3
  4027ac:	cbz	x0, 4031f8 <ferror@plt+0x1e58>
  4027b0:	lsr	x0, x1, #50
  4027b4:	eor	x0, x0, #0x1
  4027b8:	and	w0, w0, #0x1
  4027bc:	b	403168 <ferror@plt+0x1dc8>
  4027c0:	adds	x4, x3, x12
  4027c4:	adc	x1, x2, x1
  4027c8:	b	40281c <ferror@plt+0x147c>
  4027cc:	orr	x2, x2, #0x8000000000000
  4027d0:	mov	x4, #0x7fff                	// #32767
  4027d4:	cmp	x5, x4
  4027d8:	b.eq	40284c <ferror@plt+0x14ac>  // b.none
  4027dc:	cmp	w0, #0x74
  4027e0:	b.gt	4031b4 <ferror@plt+0x1e14>
  4027e4:	cmp	w0, #0x3f
  4027e8:	b.gt	402864 <ferror@plt+0x14c4>
  4027ec:	mov	w5, #0x40                  	// #64
  4027f0:	sub	w5, w5, w0
  4027f4:	lsl	x4, x2, x5
  4027f8:	lsr	x6, x12, x0
  4027fc:	orr	x4, x4, x6
  402800:	lsl	x5, x12, x5
  402804:	cmp	x5, #0x0
  402808:	cset	x5, ne  // ne = any
  40280c:	orr	x4, x4, x5
  402810:	lsr	x0, x2, x0
  402814:	adds	x4, x4, x3
  402818:	adc	x1, x0, x1
  40281c:	tbz	x1, #51, 40302c <ferror@plt+0x1c8c>
  402820:	add	x9, x9, #0x1
  402824:	mov	x0, #0x7fff                	// #32767
  402828:	cmp	x9, x0
  40282c:	b.eq	402b3c <ferror@plt+0x179c>  // b.none
  402830:	and	x0, x1, #0xfff7ffffffffffff
  402834:	and	x3, x4, #0x1
  402838:	orr	x3, x3, x4, lsr #1
  40283c:	orr	x3, x3, x1, lsl #63
  402840:	lsr	x1, x0, #1
  402844:	mov	w0, #0x0                   	// #0
  402848:	b	403168 <ferror@plt+0x1dc8>
  40284c:	orr	x0, x1, x3
  402850:	cbz	x0, 403218 <ferror@plt+0x1e78>
  402854:	lsr	x0, x1, #50
  402858:	eor	x0, x0, #0x1
  40285c:	and	w0, w0, #0x1
  402860:	b	403168 <ferror@plt+0x1dc8>
  402864:	sub	w4, w0, #0x40
  402868:	lsr	x4, x2, x4
  40286c:	mov	w5, #0x80                  	// #128
  402870:	sub	w5, w5, w0
  402874:	lsl	x2, x2, x5
  402878:	cmp	w0, #0x40
  40287c:	csel	x0, x2, xzr, ne  // ne = any
  402880:	orr	x12, x0, x12
  402884:	cmp	x12, #0x0
  402888:	cset	x0, ne  // ne = any
  40288c:	orr	x4, x4, x0
  402890:	mov	x0, #0x0                   	// #0
  402894:	b	402814 <ferror@plt+0x1474>
  402898:	tbnz	w0, #31, 4028dc <ferror@plt+0x153c>
  40289c:	add	x0, x5, #0x1
  4028a0:	tst	x0, #0x7ffe
  4028a4:	b.ne	402adc <ferror@plt+0x173c>  // b.any
  4028a8:	cbnz	x5, 402a28 <ferror@plt+0x1688>
  4028ac:	orr	x0, x1, x3
  4028b0:	cbz	x0, 4031a8 <ferror@plt+0x1e08>
  4028b4:	orr	x0, x2, x12
  4028b8:	cbz	x0, 40331c <ferror@plt+0x1f7c>
  4028bc:	adds	x4, x3, x12
  4028c0:	adc	x1, x2, x1
  4028c4:	tbz	x1, #51, 403030 <ferror@plt+0x1c90>
  4028c8:	and	x1, x1, #0xfff7ffffffffffff
  4028cc:	mov	x3, x4
  4028d0:	mov	x9, #0x1                   	// #1
  4028d4:	mov	w0, #0x0                   	// #0
  4028d8:	b	403168 <ferror@plt+0x1dc8>
  4028dc:	cbnz	x5, 402974 <ferror@plt+0x15d4>
  4028e0:	orr	x4, x1, x3
  4028e4:	cbz	x4, 402924 <ferror@plt+0x1584>
  4028e8:	cmn	w0, #0x1
  4028ec:	b.eq	402964 <ferror@plt+0x15c4>  // b.none
  4028f0:	mvn	w0, w0
  4028f4:	mov	x4, #0x7fff                	// #32767
  4028f8:	cmp	x8, x4
  4028fc:	b.ne	402988 <ferror@plt+0x15e8>  // b.any
  402900:	orr	x3, x2, x12
  402904:	cbz	x3, 403234 <ferror@plt+0x1e94>
  402908:	lsr	x0, x2, #50
  40290c:	eor	x0, x0, #0x1
  402910:	and	w0, w0, #0x1
  402914:	mov	x1, x2
  402918:	mov	x3, x12
  40291c:	mov	x9, x8
  402920:	b	403168 <ferror@plt+0x1dc8>
  402924:	mov	x0, #0x7fff                	// #32767
  402928:	cmp	x8, x0
  40292c:	b.eq	402940 <ferror@plt+0x15a0>  // b.none
  402930:	mov	x1, x2
  402934:	mov	x4, x12
  402938:	mov	x9, x8
  40293c:	b	40302c <ferror@plt+0x1c8c>
  402940:	orr	x3, x2, x12
  402944:	cbz	x3, 403228 <ferror@plt+0x1e88>
  402948:	lsr	x0, x2, #50
  40294c:	eor	x0, x0, #0x1
  402950:	and	w0, w0, #0x1
  402954:	mov	x1, x2
  402958:	mov	x3, x12
  40295c:	mov	x9, x8
  402960:	b	403168 <ferror@plt+0x1dc8>
  402964:	adds	x4, x3, x12
  402968:	adc	x1, x2, x1
  40296c:	mov	x9, x8
  402970:	b	40281c <ferror@plt+0x147c>
  402974:	neg	w0, w0
  402978:	orr	x1, x1, #0x8000000000000
  40297c:	mov	x4, #0x7fff                	// #32767
  402980:	cmp	x8, x4
  402984:	b.eq	4029d0 <ferror@plt+0x1630>  // b.none
  402988:	cmp	w0, #0x74
  40298c:	b.gt	4031c0 <ferror@plt+0x1e20>
  402990:	cmp	w0, #0x3f
  402994:	b.gt	4029f4 <ferror@plt+0x1654>
  402998:	mov	w5, #0x40                  	// #64
  40299c:	sub	w5, w5, w0
  4029a0:	lsl	x4, x1, x5
  4029a4:	lsr	x6, x3, x0
  4029a8:	orr	x4, x4, x6
  4029ac:	lsl	x3, x3, x5
  4029b0:	cmp	x3, #0x0
  4029b4:	cset	x3, ne  // ne = any
  4029b8:	orr	x4, x4, x3
  4029bc:	lsr	x1, x1, x0
  4029c0:	adds	x4, x4, x12
  4029c4:	adc	x1, x1, x2
  4029c8:	mov	x9, x13
  4029cc:	b	40281c <ferror@plt+0x147c>
  4029d0:	orr	x3, x2, x12
  4029d4:	cbz	x3, 403240 <ferror@plt+0x1ea0>
  4029d8:	lsr	x0, x2, #50
  4029dc:	eor	x0, x0, #0x1
  4029e0:	and	w0, w0, #0x1
  4029e4:	mov	x1, x2
  4029e8:	mov	x3, x12
  4029ec:	mov	x9, x8
  4029f0:	b	403168 <ferror@plt+0x1dc8>
  4029f4:	sub	w4, w0, #0x40
  4029f8:	lsr	x4, x1, x4
  4029fc:	mov	w5, #0x80                  	// #128
  402a00:	sub	w5, w5, w0
  402a04:	lsl	x1, x1, x5
  402a08:	cmp	w0, #0x40
  402a0c:	csel	x0, x1, xzr, ne  // ne = any
  402a10:	orr	x3, x0, x3
  402a14:	cmp	x3, #0x0
  402a18:	cset	x0, ne  // ne = any
  402a1c:	orr	x4, x4, x0
  402a20:	mov	x1, #0x0                   	// #0
  402a24:	b	4029c0 <ferror@plt+0x1620>
  402a28:	mov	x0, #0x7fff                	// #32767
  402a2c:	cmp	x5, x0
  402a30:	b.eq	402a8c <ferror@plt+0x16ec>  // b.none
  402a34:	mov	w0, #0x0                   	// #0
  402a38:	mov	x4, #0x7fff                	// #32767
  402a3c:	cmp	x8, x4
  402a40:	b.eq	402aac <ferror@plt+0x170c>  // b.none
  402a44:	orr	x4, x1, x3
  402a48:	cbz	x4, 403198 <ferror@plt+0x1df8>
  402a4c:	orr	x12, x2, x12
  402a50:	mov	x9, #0x7fff                	// #32767
  402a54:	cbz	x12, 403168 <ferror@plt+0x1dc8>
  402a58:	bfi	x6, x1, #61, #3
  402a5c:	lsr	x3, x1, #3
  402a60:	tbz	x1, #50, 402a7c <ferror@plt+0x16dc>
  402a64:	lsr	x1, x2, #3
  402a68:	tbnz	x2, #50, 402a7c <ferror@plt+0x16dc>
  402a6c:	mov	x6, x7
  402a70:	bfi	x6, x2, #61, #3
  402a74:	mov	x3, x1
  402a78:	mov	x10, x14
  402a7c:	extr	x1, x3, x6, #61
  402a80:	lsl	x3, x6, #3
  402a84:	mov	x9, #0x7fff                	// #32767
  402a88:	b	403168 <ferror@plt+0x1dc8>
  402a8c:	orr	x0, x1, x3
  402a90:	cbz	x0, 403348 <ferror@plt+0x1fa8>
  402a94:	lsr	x0, x1, #50
  402a98:	eor	x0, x0, #0x1
  402a9c:	and	w0, w0, #0x1
  402aa0:	mov	x4, #0x7fff                	// #32767
  402aa4:	cmp	x8, x4
  402aa8:	b.ne	402a4c <ferror@plt+0x16ac>  // b.any
  402aac:	orr	x4, x2, x12
  402ab0:	cbz	x4, 402a44 <ferror@plt+0x16a4>
  402ab4:	tst	x2, #0x4000000000000
  402ab8:	csinc	w0, w0, wzr, ne  // ne = any
  402abc:	orr	x3, x1, x3
  402ac0:	cbnz	x3, 402a58 <ferror@plt+0x16b8>
  402ac4:	mov	x1, x2
  402ac8:	mov	x3, x12
  402acc:	mov	x9, #0x7fff                	// #32767
  402ad0:	b	403168 <ferror@plt+0x1dc8>
  402ad4:	mov	w0, #0x0                   	// #0
  402ad8:	b	402aac <ferror@plt+0x170c>
  402adc:	mov	x4, #0x7fff                	// #32767
  402ae0:	cmp	x0, x4
  402ae4:	b.eq	402b04 <ferror@plt+0x1764>  // b.none
  402ae8:	adds	x3, x3, x12
  402aec:	adc	x1, x2, x1
  402af0:	extr	x3, x1, x3, #1
  402af4:	lsr	x1, x1, #1
  402af8:	mov	x9, x0
  402afc:	mov	w0, #0x0                   	// #0
  402b00:	b	403168 <ferror@plt+0x1dc8>
  402b04:	ands	x3, x11, #0xc00000
  402b08:	b.eq	40324c <ferror@plt+0x1eac>  // b.none
  402b0c:	cmp	x3, #0x400, lsl #12
  402b10:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  402b14:	b.eq	403258 <ferror@plt+0x1eb8>  // b.none
  402b18:	cmp	x3, #0x800, lsl #12
  402b1c:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  402b20:	b.ne	40326c <ferror@plt+0x1ecc>  // b.any
  402b24:	mov	w4, #0x0                   	// #0
  402b28:	mov	x1, #0xffffffffffffffff    	// #-1
  402b2c:	mov	x3, x1
  402b30:	mov	x9, #0x7ffe                	// #32766
  402b34:	mov	w0, #0x14                  	// #20
  402b38:	b	403174 <ferror@plt+0x1dd4>
  402b3c:	ands	x3, x11, #0xc00000
  402b40:	b.eq	40327c <ferror@plt+0x1edc>  // b.none
  402b44:	cmp	x3, #0x400, lsl #12
  402b48:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  402b4c:	b.eq	403288 <ferror@plt+0x1ee8>  // b.none
  402b50:	cmp	x3, #0x800, lsl #12
  402b54:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  402b58:	b.ne	40329c <ferror@plt+0x1efc>  // b.any
  402b5c:	mov	w4, #0x0                   	// #0
  402b60:	mov	x1, #0xffffffffffffffff    	// #-1
  402b64:	mov	x3, x1
  402b68:	mov	x9, #0x7ffe                	// #32766
  402b6c:	mov	w0, #0x14                  	// #20
  402b70:	b	403174 <ferror@plt+0x1dd4>
  402b74:	mov	x4, x3
  402b78:	mov	x0, #0x7fff                	// #32767
  402b7c:	cmp	x5, x0
  402b80:	b.ne	40302c <ferror@plt+0x1c8c>  // b.any
  402b84:	orr	x0, x1, x3
  402b88:	cbz	x0, 4032ac <ferror@plt+0x1f0c>
  402b8c:	lsr	x0, x1, #50
  402b90:	eor	x0, x0, #0x1
  402b94:	and	w0, w0, #0x1
  402b98:	b	403168 <ferror@plt+0x1dc8>
  402b9c:	sub	x4, x3, x12
  402ba0:	cmp	x3, x4
  402ba4:	sbc	x1, x1, x2
  402ba8:	b	402c00 <ferror@plt+0x1860>
  402bac:	orr	x2, x2, #0x8000000000000
  402bb0:	mov	x4, #0x7fff                	// #32767
  402bb4:	cmp	x5, x4
  402bb8:	b.eq	402c70 <ferror@plt+0x18d0>  // b.none
  402bbc:	cmp	w0, #0x74
  402bc0:	b.gt	4031cc <ferror@plt+0x1e2c>
  402bc4:	cmp	w0, #0x3f
  402bc8:	b.gt	402c88 <ferror@plt+0x18e8>
  402bcc:	mov	w5, #0x40                  	// #64
  402bd0:	sub	w5, w5, w0
  402bd4:	lsl	x4, x2, x5
  402bd8:	lsr	x6, x12, x0
  402bdc:	orr	x4, x4, x6
  402be0:	lsl	x12, x12, x5
  402be4:	cmp	x12, #0x0
  402be8:	cset	x5, ne  // ne = any
  402bec:	orr	x4, x4, x5
  402bf0:	lsr	x0, x2, x0
  402bf4:	sub	x4, x3, x4
  402bf8:	cmp	x3, x4
  402bfc:	sbc	x1, x1, x0
  402c00:	tbz	x1, #51, 40302c <ferror@plt+0x1c8c>
  402c04:	and	x5, x1, #0x7ffffffffffff
  402c08:	cbz	x5, 402fd0 <ferror@plt+0x1c30>
  402c0c:	clz	x0, x5
  402c10:	sub	w0, w0, #0xc
  402c14:	lsl	x5, x5, x0
  402c18:	neg	w1, w0
  402c1c:	lsr	x1, x4, x1
  402c20:	orr	x1, x1, x5
  402c24:	lsl	x5, x4, x0
  402c28:	sxtw	x2, w0
  402c2c:	cmp	x9, w0, sxtw
  402c30:	b.gt	403020 <ferror@plt+0x1c80>
  402c34:	sub	w9, w0, w9
  402c38:	add	w6, w9, #0x1
  402c3c:	cmp	w6, #0x3f
  402c40:	b.gt	402fec <ferror@plt+0x1c4c>
  402c44:	mov	w0, #0x40                  	// #64
  402c48:	sub	w0, w0, w6
  402c4c:	lsl	x4, x1, x0
  402c50:	lsr	x2, x5, x6
  402c54:	orr	x4, x4, x2
  402c58:	lsl	x5, x5, x0
  402c5c:	cmp	x5, #0x0
  402c60:	cset	x3, ne  // ne = any
  402c64:	orr	x4, x4, x3
  402c68:	lsr	x1, x1, x6
  402c6c:	b	403030 <ferror@plt+0x1c90>
  402c70:	orr	x0, x1, x3
  402c74:	cbz	x0, 4032cc <ferror@plt+0x1f2c>
  402c78:	lsr	x0, x1, #50
  402c7c:	eor	x0, x0, #0x1
  402c80:	and	w0, w0, #0x1
  402c84:	b	403168 <ferror@plt+0x1dc8>
  402c88:	sub	w4, w0, #0x40
  402c8c:	lsr	x4, x2, x4
  402c90:	mov	w5, #0x80                  	// #128
  402c94:	sub	w5, w5, w0
  402c98:	lsl	x2, x2, x5
  402c9c:	cmp	w0, #0x40
  402ca0:	csel	x2, x2, xzr, ne  // ne = any
  402ca4:	orr	x12, x2, x12
  402ca8:	cmp	x12, #0x0
  402cac:	cset	x0, ne  // ne = any
  402cb0:	orr	x4, x4, x0
  402cb4:	mov	x0, #0x0                   	// #0
  402cb8:	b	402bf4 <ferror@plt+0x1854>
  402cbc:	tbnz	w0, #31, 402d04 <ferror@plt+0x1964>
  402cc0:	add	x0, x5, #0x1
  402cc4:	ands	x4, x0, #0x7ffe
  402cc8:	b.ne	402f90 <ferror@plt+0x1bf0>  // b.any
  402ccc:	cbnz	x5, 402ea8 <ferror@plt+0x1b08>
  402cd0:	orr	x0, x1, x3
  402cd4:	cbz	x0, 402e70 <ferror@plt+0x1ad0>
  402cd8:	orr	x0, x2, x12
  402cdc:	cbz	x0, 40331c <ferror@plt+0x1f7c>
  402ce0:	sub	x0, x3, x12
  402ce4:	cmp	x3, x0
  402ce8:	sbc	x5, x1, x2
  402cec:	tbz	x5, #51, 402e8c <ferror@plt+0x1aec>
  402cf0:	sub	x4, x12, x3
  402cf4:	cmp	x12, x4
  402cf8:	sbc	x1, x2, x1
  402cfc:	mov	x10, x14
  402d00:	b	403030 <ferror@plt+0x1c90>
  402d04:	cbnz	x5, 402db0 <ferror@plt+0x1a10>
  402d08:	orr	x4, x1, x3
  402d0c:	cbz	x4, 402d50 <ferror@plt+0x19b0>
  402d10:	cmn	w0, #0x1
  402d14:	b.eq	402d98 <ferror@plt+0x19f8>  // b.none
  402d18:	mvn	w0, w0
  402d1c:	mov	x4, #0x7fff                	// #32767
  402d20:	cmp	x8, x4
  402d24:	b.ne	402dc4 <ferror@plt+0x1a24>  // b.any
  402d28:	orr	x3, x2, x12
  402d2c:	cbz	x3, 4032f0 <ferror@plt+0x1f50>
  402d30:	lsr	x0, x2, #50
  402d34:	eor	x0, x0, #0x1
  402d38:	and	w0, w0, #0x1
  402d3c:	mov	x1, x2
  402d40:	mov	x3, x12
  402d44:	mov	x9, x8
  402d48:	mov	x10, x14
  402d4c:	b	403168 <ferror@plt+0x1dc8>
  402d50:	mov	x0, #0x7fff                	// #32767
  402d54:	cmp	x8, x0
  402d58:	b.eq	402d70 <ferror@plt+0x19d0>  // b.none
  402d5c:	mov	x1, x2
  402d60:	mov	x4, x12
  402d64:	mov	x9, x8
  402d68:	mov	x10, x14
  402d6c:	b	40302c <ferror@plt+0x1c8c>
  402d70:	orr	x3, x2, x12
  402d74:	cbz	x3, 4032e0 <ferror@plt+0x1f40>
  402d78:	lsr	x0, x2, #50
  402d7c:	eor	x0, x0, #0x1
  402d80:	and	w0, w0, #0x1
  402d84:	mov	x1, x2
  402d88:	mov	x3, x12
  402d8c:	mov	x9, x8
  402d90:	mov	x10, x14
  402d94:	b	403168 <ferror@plt+0x1dc8>
  402d98:	sub	x4, x12, x3
  402d9c:	cmp	x12, x4
  402da0:	sbc	x1, x2, x1
  402da4:	mov	x9, x8
  402da8:	mov	x10, x14
  402dac:	b	402c00 <ferror@plt+0x1860>
  402db0:	neg	w0, w0
  402db4:	orr	x1, x1, #0x8000000000000
  402db8:	mov	x4, #0x7fff                	// #32767
  402dbc:	cmp	x8, x4
  402dc0:	b.eq	402e14 <ferror@plt+0x1a74>  // b.none
  402dc4:	cmp	w0, #0x74
  402dc8:	b.gt	4031d8 <ferror@plt+0x1e38>
  402dcc:	cmp	w0, #0x3f
  402dd0:	b.gt	402e3c <ferror@plt+0x1a9c>
  402dd4:	mov	w5, #0x40                  	// #64
  402dd8:	sub	w5, w5, w0
  402ddc:	lsl	x4, x1, x5
  402de0:	lsr	x6, x3, x0
  402de4:	orr	x4, x4, x6
  402de8:	lsl	x3, x3, x5
  402dec:	cmp	x3, #0x0
  402df0:	cset	x3, ne  // ne = any
  402df4:	orr	x4, x4, x3
  402df8:	lsr	x1, x1, x0
  402dfc:	sub	x4, x12, x4
  402e00:	cmp	x12, x4
  402e04:	sbc	x1, x2, x1
  402e08:	mov	x9, x13
  402e0c:	mov	x10, x14
  402e10:	b	402c00 <ferror@plt+0x1860>
  402e14:	orr	x3, x2, x12
  402e18:	cbz	x3, 403300 <ferror@plt+0x1f60>
  402e1c:	lsr	x0, x2, #50
  402e20:	eor	x0, x0, #0x1
  402e24:	and	w0, w0, #0x1
  402e28:	mov	x1, x2
  402e2c:	mov	x3, x12
  402e30:	mov	x9, x8
  402e34:	mov	x10, x14
  402e38:	b	403168 <ferror@plt+0x1dc8>
  402e3c:	sub	w4, w0, #0x40
  402e40:	lsr	x4, x1, x4
  402e44:	mov	w5, #0x80                  	// #128
  402e48:	sub	w5, w5, w0
  402e4c:	lsl	x1, x1, x5
  402e50:	cmp	w0, #0x40
  402e54:	csel	x0, x1, xzr, ne  // ne = any
  402e58:	orr	x3, x0, x3
  402e5c:	cmp	x3, #0x0
  402e60:	cset	x0, ne  // ne = any
  402e64:	orr	x4, x4, x0
  402e68:	mov	x1, #0x0                   	// #0
  402e6c:	b	402dfc <ferror@plt+0x1a5c>
  402e70:	orr	x4, x2, x12
  402e74:	cbnz	x4, 403310 <ferror@plt+0x1f70>
  402e78:	and	x0, x11, #0xc00000
  402e7c:	cmp	x0, #0x800, lsl #12
  402e80:	cset	x10, eq  // eq = none
  402e84:	mov	x1, x4
  402e88:	b	403030 <ferror@plt+0x1c90>
  402e8c:	orr	x4, x0, x5
  402e90:	cbnz	x4, 40333c <ferror@plt+0x1f9c>
  402e94:	and	x0, x11, #0xc00000
  402e98:	cmp	x0, #0x800, lsl #12
  402e9c:	cset	x10, eq  // eq = none
  402ea0:	mov	x1, x4
  402ea4:	b	403030 <ferror@plt+0x1c90>
  402ea8:	mov	x0, #0x7fff                	// #32767
  402eac:	cmp	x5, x0
  402eb0:	b.eq	402ee8 <ferror@plt+0x1b48>  // b.none
  402eb4:	mov	w0, #0x0                   	// #0
  402eb8:	mov	x5, #0x7fff                	// #32767
  402ebc:	cmp	x8, x5
  402ec0:	b.eq	402f3c <ferror@plt+0x1b9c>  // b.none
  402ec4:	orr	x5, x1, x3
  402ec8:	cbnz	x5, 402f08 <ferror@plt+0x1b68>
  402ecc:	orr	x1, x2, x12
  402ed0:	cbnz	x1, 402f68 <ferror@plt+0x1bc8>
  402ed4:	mov	x10, x4
  402ed8:	mov	x1, #0x7ffffffffffff       	// #2251799813685247
  402edc:	mov	x3, #0xfffffffffffffff8    	// #-8
  402ee0:	mov	w0, #0x1                   	// #1
  402ee4:	b	4032d8 <ferror@plt+0x1f38>
  402ee8:	orr	x0, x1, x3
  402eec:	cbz	x0, 4031e4 <ferror@plt+0x1e44>
  402ef0:	lsr	x0, x1, #50
  402ef4:	eor	x0, x0, #0x1
  402ef8:	and	w0, w0, #0x1
  402efc:	mov	x5, #0x7fff                	// #32767
  402f00:	cmp	x8, x5
  402f04:	b.eq	402f3c <ferror@plt+0x1b9c>  // b.none
  402f08:	orr	x12, x2, x12
  402f0c:	mov	x9, #0x7fff                	// #32767
  402f10:	cbz	x12, 403168 <ferror@plt+0x1dc8>
  402f14:	lsr	x3, x1, #3
  402f18:	tbz	x1, #50, 402f7c <ferror@plt+0x1bdc>
  402f1c:	lsr	x4, x2, #3
  402f20:	tbnz	x2, #50, 402f7c <ferror@plt+0x1bdc>
  402f24:	mov	x6, x7
  402f28:	bfi	x6, x2, #61, #3
  402f2c:	mov	x3, x4
  402f30:	mov	x10, x14
  402f34:	b	402f80 <ferror@plt+0x1be0>
  402f38:	mov	w0, #0x0                   	// #0
  402f3c:	orr	x5, x2, x12
  402f40:	cbz	x5, 402ec4 <ferror@plt+0x1b24>
  402f44:	tst	x2, #0x4000000000000
  402f48:	csinc	w0, w0, wzr, ne  // ne = any
  402f4c:	orr	x4, x1, x3
  402f50:	cbnz	x4, 402f08 <ferror@plt+0x1b68>
  402f54:	mov	x1, x2
  402f58:	mov	x3, x12
  402f5c:	mov	x10, x14
  402f60:	mov	x9, #0x7fff                	// #32767
  402f64:	b	403168 <ferror@plt+0x1dc8>
  402f68:	mov	x1, x2
  402f6c:	mov	x3, x12
  402f70:	mov	x10, x14
  402f74:	mov	x9, #0x7fff                	// #32767
  402f78:	b	403168 <ferror@plt+0x1dc8>
  402f7c:	bfi	x6, x1, #61, #3
  402f80:	extr	x1, x3, x6, #61
  402f84:	lsl	x3, x6, #3
  402f88:	mov	x9, #0x7fff                	// #32767
  402f8c:	b	403168 <ferror@plt+0x1dc8>
  402f90:	sub	x4, x3, x12
  402f94:	cmp	x3, x4
  402f98:	sbc	x5, x1, x2
  402f9c:	tbnz	x5, #51, 402fbc <ferror@plt+0x1c1c>
  402fa0:	orr	x1, x4, x5
  402fa4:	cbnz	x1, 402c08 <ferror@plt+0x1868>
  402fa8:	and	x0, x11, #0xc00000
  402fac:	cmp	x0, #0x800, lsl #12
  402fb0:	cset	x10, eq  // eq = none
  402fb4:	mov	x4, x1
  402fb8:	b	403030 <ferror@plt+0x1c90>
  402fbc:	sub	x4, x12, x3
  402fc0:	cmp	x12, x4
  402fc4:	sbc	x5, x2, x1
  402fc8:	mov	x10, x14
  402fcc:	b	402c08 <ferror@plt+0x1868>
  402fd0:	clz	x1, x4
  402fd4:	add	w0, w1, #0x34
  402fd8:	cmp	w0, #0x3f
  402fdc:	b.le	402c14 <ferror@plt+0x1874>
  402fe0:	sub	w1, w1, #0xc
  402fe4:	lsl	x1, x4, x1
  402fe8:	b	402c28 <ferror@plt+0x1888>
  402fec:	sub	w9, w9, #0x3f
  402ff0:	lsr	x0, x1, x9
  402ff4:	mov	w2, #0x80                  	// #128
  402ff8:	sub	w2, w2, w6
  402ffc:	lsl	x1, x1, x2
  403000:	cmp	w6, #0x40
  403004:	csel	x2, x1, xzr, ne  // ne = any
  403008:	orr	x2, x5, x2
  40300c:	cmp	x2, #0x0
  403010:	cset	x4, ne  // ne = any
  403014:	orr	x4, x0, x4
  403018:	mov	x1, #0x0                   	// #0
  40301c:	b	403030 <ferror@plt+0x1c90>
  403020:	sub	x9, x9, x2
  403024:	and	x1, x1, #0xfff7ffffffffffff
  403028:	mov	x4, x5
  40302c:	cbnz	x9, 403160 <ferror@plt+0x1dc0>
  403030:	orr	x3, x4, x1
  403034:	cbnz	x3, 403320 <ferror@plt+0x1f80>
  403038:	mov	x1, x3
  40303c:	mov	x9, #0x0                   	// #0
  403040:	mov	w0, #0x0                   	// #0
  403044:	b	403078 <ferror@plt+0x1cd8>
  403048:	mov	x3, x4
  40304c:	mov	w4, #0x1                   	// #1
  403050:	mov	x9, #0x0                   	// #0
  403054:	mov	w0, #0x0                   	// #0
  403058:	b	403174 <ferror@plt+0x1dd4>
  40305c:	and	x2, x3, #0xf
  403060:	cmp	x2, #0x4
  403064:	b.eq	403070 <ferror@plt+0x1cd0>  // b.none
  403068:	adds	x3, x3, #0x4
  40306c:	cinc	x1, x1, cs  // cs = hs, nlast
  403070:	cbz	w4, 403078 <ferror@plt+0x1cd8>
  403074:	orr	w0, w0, #0x8
  403078:	tbz	x1, #51, 403124 <ferror@plt+0x1d84>
  40307c:	add	x9, x9, #0x1
  403080:	mov	x2, #0x7fff                	// #32767
  403084:	cmp	x9, x2
  403088:	b.eq	4030f0 <ferror@plt+0x1d50>  // b.none
  40308c:	and	x2, x1, #0xfff7ffffffffffff
  403090:	extr	x4, x1, x3, #3
  403094:	lsr	x1, x2, #3
  403098:	mov	x3, #0x0                   	// #0
  40309c:	mov	x2, x4
  4030a0:	bfxil	x3, x1, #0, #48
  4030a4:	bfi	x3, x9, #48, #15
  4030a8:	bfi	x3, x10, #63, #1
  4030ac:	stp	x2, x3, [sp, #16]
  4030b0:	cbnz	w0, 403158 <ferror@plt+0x1db8>
  4030b4:	ldr	q0, [sp, #16]
  4030b8:	ldp	x29, x30, [sp], #32
  4030bc:	ret
  4030c0:	cbnz	x10, 403070 <ferror@plt+0x1cd0>
  4030c4:	adds	x3, x3, #0x8
  4030c8:	cinc	x1, x1, cs  // cs = hs, nlast
  4030cc:	b	403070 <ferror@plt+0x1cd0>
  4030d0:	cbz	x10, 403070 <ferror@plt+0x1cd0>
  4030d4:	adds	x3, x3, #0x8
  4030d8:	cinc	x1, x1, cs  // cs = hs, nlast
  4030dc:	b	403070 <ferror@plt+0x1cd0>
  4030e0:	mov	x3, x4
  4030e4:	mov	x9, #0x0                   	// #0
  4030e8:	mov	w0, #0x0                   	// #0
  4030ec:	b	403074 <ferror@plt+0x1cd4>
  4030f0:	ands	x3, x11, #0xc00000
  4030f4:	b.eq	403118 <ferror@plt+0x1d78>  // b.none
  4030f8:	cmp	x3, #0x400, lsl #12
  4030fc:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  403100:	b.eq	403150 <ferror@plt+0x1db0>  // b.none
  403104:	cmp	x3, #0x800, lsl #12
  403108:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  40310c:	csetm	x3, eq  // eq = none
  403110:	mov	x1, #0x7ffe                	// #32766
  403114:	csel	x9, x9, x1, ne  // ne = any
  403118:	mov	w1, #0x14                  	// #20
  40311c:	orr	w0, w0, w1
  403120:	mov	x1, x3
  403124:	extr	x4, x1, x3, #3
  403128:	lsr	x1, x1, #3
  40312c:	mov	x2, #0x7fff                	// #32767
  403130:	cmp	x9, x2
  403134:	b.ne	403098 <ferror@plt+0x1cf8>  // b.any
  403138:	orr	x2, x4, x1
  40313c:	orr	x1, x1, #0x800000000000
  403140:	cbnz	x2, 403098 <ferror@plt+0x1cf8>
  403144:	mov	x4, x2
  403148:	mov	x1, x2
  40314c:	b	403098 <ferror@plt+0x1cf8>
  403150:	mov	x3, #0x0                   	// #0
  403154:	b	403118 <ferror@plt+0x1d78>
  403158:	bl	4053b8 <ferror@plt+0x4018>
  40315c:	b	4030b4 <ferror@plt+0x1d14>
  403160:	mov	x3, x4
  403164:	mov	w0, #0x0                   	// #0
  403168:	mov	w4, #0x0                   	// #0
  40316c:	tst	x3, #0x7
  403170:	b.eq	403078 <ferror@plt+0x1cd8>  // b.none
  403174:	orr	w0, w0, #0x10
  403178:	and	x2, x11, #0xc00000
  40317c:	cmp	x2, #0x400, lsl #12
  403180:	b.eq	4030c0 <ferror@plt+0x1d20>  // b.none
  403184:	cmp	x2, #0x800, lsl #12
  403188:	b.eq	4030d0 <ferror@plt+0x1d30>  // b.none
  40318c:	cbz	x2, 40305c <ferror@plt+0x1cbc>
  403190:	cbnz	w4, 403074 <ferror@plt+0x1cd4>
  403194:	b	403078 <ferror@plt+0x1cd8>
  403198:	mov	x1, x2
  40319c:	mov	x3, x12
  4031a0:	mov	x9, #0x7fff                	// #32767
  4031a4:	b	403168 <ferror@plt+0x1dc8>
  4031a8:	mov	x1, x2
  4031ac:	mov	x4, x12
  4031b0:	b	403030 <ferror@plt+0x1c90>
  4031b4:	mov	x0, #0x0                   	// #0
  4031b8:	mov	x4, #0x1                   	// #1
  4031bc:	b	402814 <ferror@plt+0x1474>
  4031c0:	mov	x1, #0x0                   	// #0
  4031c4:	mov	x4, #0x1                   	// #1
  4031c8:	b	4029c0 <ferror@plt+0x1620>
  4031cc:	mov	x0, #0x0                   	// #0
  4031d0:	mov	x4, #0x1                   	// #1
  4031d4:	b	402bf4 <ferror@plt+0x1854>
  4031d8:	mov	x1, #0x0                   	// #0
  4031dc:	mov	x4, #0x1                   	// #1
  4031e0:	b	402dfc <ferror@plt+0x1a5c>
  4031e4:	mov	x0, #0x7fff                	// #32767
  4031e8:	cmp	x8, x0
  4031ec:	b.eq	402f38 <ferror@plt+0x1b98>  // b.none
  4031f0:	mov	w0, #0x0                   	// #0
  4031f4:	b	402ecc <ferror@plt+0x1b2c>
  4031f8:	mov	x1, x0
  4031fc:	mov	x3, x0
  403200:	mov	w0, #0x0                   	// #0
  403204:	b	4032d8 <ferror@plt+0x1f38>
  403208:	mov	x1, x0
  40320c:	mov	x3, x0
  403210:	mov	w0, #0x0                   	// #0
  403214:	b	4032d8 <ferror@plt+0x1f38>
  403218:	mov	x1, x0
  40321c:	mov	x3, x0
  403220:	mov	w0, #0x0                   	// #0
  403224:	b	4032d8 <ferror@plt+0x1f38>
  403228:	mov	x1, x3
  40322c:	mov	w0, #0x0                   	// #0
  403230:	b	4032d8 <ferror@plt+0x1f38>
  403234:	mov	x1, x3
  403238:	mov	w0, #0x0                   	// #0
  40323c:	b	4032d8 <ferror@plt+0x1f38>
  403240:	mov	x1, x3
  403244:	mov	w0, #0x0                   	// #0
  403248:	b	4032d8 <ferror@plt+0x1f38>
  40324c:	mov	x1, x3
  403250:	mov	w0, #0x14                  	// #20
  403254:	b	4032d8 <ferror@plt+0x1f38>
  403258:	mov	x1, #0x0                   	// #0
  40325c:	mov	x3, #0x0                   	// #0
  403260:	mov	x10, #0x0                   	// #0
  403264:	mov	w0, #0x14                  	// #20
  403268:	b	4032d8 <ferror@plt+0x1f38>
  40326c:	mov	x1, #0x0                   	// #0
  403270:	mov	x3, #0x0                   	// #0
  403274:	mov	w0, #0x14                  	// #20
  403278:	b	4032d8 <ferror@plt+0x1f38>
  40327c:	mov	x1, x3
  403280:	mov	w0, #0x14                  	// #20
  403284:	b	4032d8 <ferror@plt+0x1f38>
  403288:	mov	x1, #0x0                   	// #0
  40328c:	mov	x3, #0x0                   	// #0
  403290:	mov	x10, #0x0                   	// #0
  403294:	mov	w0, #0x14                  	// #20
  403298:	b	4032d8 <ferror@plt+0x1f38>
  40329c:	mov	x1, #0x0                   	// #0
  4032a0:	mov	x3, #0x0                   	// #0
  4032a4:	mov	w0, #0x14                  	// #20
  4032a8:	b	4032d8 <ferror@plt+0x1f38>
  4032ac:	mov	x1, x0
  4032b0:	mov	x3, x0
  4032b4:	mov	w0, #0x0                   	// #0
  4032b8:	b	4032d8 <ferror@plt+0x1f38>
  4032bc:	mov	x1, x0
  4032c0:	mov	x3, x0
  4032c4:	mov	w0, #0x0                   	// #0
  4032c8:	b	4032d8 <ferror@plt+0x1f38>
  4032cc:	mov	x1, x0
  4032d0:	mov	x3, x0
  4032d4:	mov	w0, #0x0                   	// #0
  4032d8:	mov	x9, #0x7fff                	// #32767
  4032dc:	b	403078 <ferror@plt+0x1cd8>
  4032e0:	mov	x1, x3
  4032e4:	mov	x10, x14
  4032e8:	mov	w0, #0x0                   	// #0
  4032ec:	b	4032d8 <ferror@plt+0x1f38>
  4032f0:	mov	x1, x3
  4032f4:	mov	x10, x14
  4032f8:	mov	w0, #0x0                   	// #0
  4032fc:	b	4032d8 <ferror@plt+0x1f38>
  403300:	mov	x1, x3
  403304:	mov	x10, x14
  403308:	mov	w0, #0x0                   	// #0
  40330c:	b	4032d8 <ferror@plt+0x1f38>
  403310:	mov	x1, x2
  403314:	mov	x3, x12
  403318:	mov	x10, x14
  40331c:	mov	x4, x3
  403320:	tst	x4, #0x7
  403324:	b.ne	403048 <ferror@plt+0x1ca8>  // b.any
  403328:	tbnz	w11, #11, 4030e0 <ferror@plt+0x1d40>
  40332c:	mov	x3, x4
  403330:	mov	x9, #0x0                   	// #0
  403334:	mov	w0, #0x0                   	// #0
  403338:	b	403078 <ferror@plt+0x1cd8>
  40333c:	mov	x1, x5
  403340:	mov	x3, x0
  403344:	b	40331c <ferror@plt+0x1f7c>
  403348:	mov	x0, #0x7fff                	// #32767
  40334c:	cmp	x8, x0
  403350:	b.eq	402ad4 <ferror@plt+0x1734>  // b.none
  403354:	mov	x1, x2
  403358:	mov	x3, x12
  40335c:	mov	w0, #0x0                   	// #0
  403360:	b	403168 <ferror@plt+0x1dc8>
  403364:	stp	x29, x30, [sp, #-32]!
  403368:	mov	x29, sp
  40336c:	str	q0, [sp, #16]
  403370:	ldr	x2, [sp, #16]
  403374:	ldr	x0, [sp, #24]
  403378:	str	q1, [sp, #16]
  40337c:	ldr	x7, [sp, #16]
  403380:	ldr	x1, [sp, #24]
  403384:	mrs	x12, fpcr
  403388:	ubfx	x3, x0, #0, #48
  40338c:	ubfx	x6, x0, #48, #15
  403390:	lsr	x0, x0, #63
  403394:	and	w9, w0, #0xff
  403398:	cbz	w6, 40344c <ferror@plt+0x20ac>
  40339c:	mov	x10, x3
  4033a0:	mov	w5, #0x7fff                	// #32767
  4033a4:	cmp	w6, w5
  4033a8:	b.eq	4034b4 <ferror@plt+0x2114>  // b.none
  4033ac:	extr	x3, x3, x2, #61
  4033b0:	orr	x10, x3, #0x8000000000000
  4033b4:	lsl	x13, x2, #3
  4033b8:	and	x6, x6, #0xffff
  4033bc:	sub	x6, x6, #0x3, lsl #12
  4033c0:	sub	x6, x6, #0xfff
  4033c4:	mov	x14, #0x0                   	// #0
  4033c8:	mov	w3, #0x0                   	// #0
  4033cc:	ubfx	x8, x1, #0, #48
  4033d0:	mov	x4, x8
  4033d4:	ubfx	x11, x1, #48, #15
  4033d8:	lsr	x2, x1, #63
  4033dc:	and	w1, w2, #0xff
  4033e0:	cbz	w11, 4034fc <ferror@plt+0x215c>
  4033e4:	mov	w15, #0x7fff                	// #32767
  4033e8:	cmp	w11, w15
  4033ec:	b.eq	40355c <ferror@plt+0x21bc>  // b.none
  4033f0:	extr	x4, x8, x7, #61
  4033f4:	orr	x4, x4, #0x8000000000000
  4033f8:	lsl	x5, x7, #3
  4033fc:	and	x11, x11, #0xffff
  403400:	sub	x11, x11, #0x3, lsl #12
  403404:	sub	x11, x11, #0xfff
  403408:	eor	w9, w9, w1
  40340c:	and	x9, x9, #0xff
  403410:	sub	x6, x6, x11
  403414:	lsl	x1, x14, #2
  403418:	mov	x7, #0x0                   	// #0
  40341c:	cmp	x1, #0x7
  403420:	b.le	4035b4 <ferror@plt+0x2214>
  403424:	cmp	x1, #0xe
  403428:	b.gt	403920 <ferror@plt+0x2580>
  40342c:	cmp	x1, #0xb
  403430:	b.gt	403944 <ferror@plt+0x25a4>
  403434:	cmp	x1, #0x9
  403438:	b.gt	403680 <ferror@plt+0x22e0>
  40343c:	mov	x4, #0x0                   	// #0
  403440:	mov	x5, #0x0                   	// #0
  403444:	mov	x6, #0x7fff                	// #32767
  403448:	b	403bb0 <ferror@plt+0x2810>
  40344c:	orr	x13, x3, x2
  403450:	cbz	x13, 4034d4 <ferror@plt+0x2134>
  403454:	cbz	x3, 403490 <ferror@plt+0x20f0>
  403458:	clz	x6, x3
  40345c:	sub	x10, x6, #0xf
  403460:	add	w13, w10, #0x3
  403464:	lsl	x3, x3, x13
  403468:	mov	w4, #0x3d                  	// #61
  40346c:	sub	w10, w4, w10
  403470:	lsr	x10, x2, x10
  403474:	orr	x10, x10, x3
  403478:	lsl	x13, x2, x13
  40347c:	mov	x2, #0xffffffffffffc011    	// #-16367
  403480:	sub	x6, x2, x6
  403484:	mov	x14, #0x0                   	// #0
  403488:	mov	w3, #0x0                   	// #0
  40348c:	b	4033cc <ferror@plt+0x202c>
  403490:	clz	x10, x2
  403494:	add	x6, x10, #0x40
  403498:	add	x10, x10, #0x31
  40349c:	cmp	x10, #0x3c
  4034a0:	b.le	403460 <ferror@plt+0x20c0>
  4034a4:	sub	w10, w10, #0x3d
  4034a8:	mov	x13, x3
  4034ac:	lsl	x10, x2, x10
  4034b0:	b	40347c <ferror@plt+0x20dc>
  4034b4:	orr	x13, x3, x2
  4034b8:	cbz	x13, 4034e8 <ferror@plt+0x2148>
  4034bc:	lsr	x3, x3, #47
  4034c0:	eor	w3, w3, #0x1
  4034c4:	mov	x13, x2
  4034c8:	mov	x6, #0x7fff                	// #32767
  4034cc:	mov	x14, #0x3                   	// #3
  4034d0:	b	4033cc <ferror@plt+0x202c>
  4034d4:	mov	x10, x13
  4034d8:	mov	x6, #0x0                   	// #0
  4034dc:	mov	x14, #0x1                   	// #1
  4034e0:	mov	w3, #0x0                   	// #0
  4034e4:	b	4033cc <ferror@plt+0x202c>
  4034e8:	mov	x10, x13
  4034ec:	mov	x6, #0x7fff                	// #32767
  4034f0:	mov	x14, #0x2                   	// #2
  4034f4:	mov	w3, #0x0                   	// #0
  4034f8:	b	4033cc <ferror@plt+0x202c>
  4034fc:	orr	x5, x8, x7
  403500:	cbz	x5, 40357c <ferror@plt+0x21dc>
  403504:	cbz	x8, 403538 <ferror@plt+0x2198>
  403508:	clz	x16, x8
  40350c:	sub	x4, x16, #0xf
  403510:	add	w5, w4, #0x3
  403514:	lsl	x8, x8, x5
  403518:	mov	w15, #0x3d                  	// #61
  40351c:	sub	w4, w15, w4
  403520:	lsr	x4, x7, x4
  403524:	orr	x4, x4, x8
  403528:	lsl	x5, x7, x5
  40352c:	mov	x11, #0xffffffffffffc011    	// #-16367
  403530:	sub	x11, x11, x16
  403534:	b	403408 <ferror@plt+0x2068>
  403538:	clz	x4, x7
  40353c:	add	x16, x4, #0x40
  403540:	add	x4, x4, #0x31
  403544:	cmp	x4, #0x3c
  403548:	b.le	403510 <ferror@plt+0x2170>
  40354c:	sub	w4, w4, #0x3d
  403550:	mov	x5, x8
  403554:	lsl	x4, x7, x4
  403558:	b	40352c <ferror@plt+0x218c>
  40355c:	orr	x5, x8, x7
  403560:	cbz	x5, 4035a4 <ferror@plt+0x2204>
  403564:	mov	x5, x7
  403568:	mov	x11, #0x7fff                	// #32767
  40356c:	mov	x7, #0x3                   	// #3
  403570:	tst	x8, #0x800000000000
  403574:	csinc	w3, w3, wzr, ne  // ne = any
  403578:	b	403588 <ferror@plt+0x21e8>
  40357c:	mov	x4, x5
  403580:	mov	x11, #0x0                   	// #0
  403584:	mov	x7, #0x1                   	// #1
  403588:	eor	w9, w9, w1
  40358c:	and	x9, x9, #0xff
  403590:	sub	x6, x6, x11
  403594:	orr	x1, x7, x14, lsl #2
  403598:	cmp	x1, #0x7
  40359c:	b.ne	40341c <ferror@plt+0x207c>  // b.any
  4035a0:	b	4035fc <ferror@plt+0x225c>
  4035a4:	mov	x4, x5
  4035a8:	mov	x11, #0x7fff                	// #32767
  4035ac:	mov	x7, #0x2                   	// #2
  4035b0:	b	403588 <ferror@plt+0x21e8>
  4035b4:	cmp	x1, #0x1
  4035b8:	b.eq	40393c <ferror@plt+0x259c>  // b.none
  4035bc:	b.le	40369c <ferror@plt+0x22fc>
  4035c0:	cmp	x1, #0x4
  4035c4:	b.eq	403b94 <ferror@plt+0x27f4>  // b.none
  4035c8:	b.le	4035f4 <ferror@plt+0x2254>
  4035cc:	cmp	x1, #0x5
  4035d0:	b.ne	403670 <ferror@plt+0x22d0>  // b.any
  4035d4:	mov	x4, #0xffffffffffff        	// #281474976710655
  4035d8:	mov	x5, #0xffffffffffffffff    	// #-1
  4035dc:	mov	x2, #0x0                   	// #0
  4035e0:	mov	w3, #0x1                   	// #1
  4035e4:	orr	x4, x4, #0x800000000000
  4035e8:	mov	x9, x2
  4035ec:	mov	x6, #0x7fff                	// #32767
  4035f0:	b	403bb0 <ferror@plt+0x2810>
  4035f4:	cmp	x1, #0x2
  4035f8:	b.eq	403ba4 <ferror@plt+0x2804>  // b.none
  4035fc:	cmp	x7, #0x1
  403600:	b.eq	403bd8 <ferror@plt+0x2838>  // b.none
  403604:	b.gt	403958 <ferror@plt+0x25b8>
  403608:	mov	x9, x2
  40360c:	cbnz	x7, 403bb0 <ferror@plt+0x2810>
  403610:	add	x0, x6, #0x3, lsl #12
  403614:	add	x0, x0, #0xfff
  403618:	cmp	x0, #0x0
  40361c:	b.le	403a24 <ferror@plt+0x2684>
  403620:	tst	x5, #0x7
  403624:	b.eq	403644 <ferror@plt+0x22a4>  // b.none
  403628:	orr	w3, w3, #0x10
  40362c:	and	x1, x12, #0xc00000
  403630:	cmp	x1, #0x400, lsl #12
  403634:	b.eq	403980 <ferror@plt+0x25e0>  // b.none
  403638:	cmp	x1, #0x800, lsl #12
  40363c:	b.eq	403990 <ferror@plt+0x25f0>  // b.none
  403640:	cbz	x1, 403968 <ferror@plt+0x25c8>
  403644:	tbz	x4, #52, 403650 <ferror@plt+0x22b0>
  403648:	and	x4, x4, #0xffefffffffffffff
  40364c:	add	x0, x6, #0x4, lsl #12
  403650:	mov	x1, #0x7ffe                	// #32766
  403654:	cmp	x0, x1
  403658:	b.gt	4039a0 <ferror@plt+0x2600>
  40365c:	extr	x5, x4, x5, #3
  403660:	lsr	x4, x4, #3
  403664:	mov	x9, x2
  403668:	mov	x6, x0
  40366c:	b	403bb0 <ferror@plt+0x2810>
  403670:	mov	x4, #0x0                   	// #0
  403674:	mov	x5, #0x0                   	// #0
  403678:	mov	x6, #0x0                   	// #0
  40367c:	b	403bb0 <ferror@plt+0x2810>
  403680:	cmp	x1, #0xa
  403684:	b.ne	4035fc <ferror@plt+0x225c>  // b.any
  403688:	mov	x4, #0xffffffffffff        	// #281474976710655
  40368c:	mov	x5, #0xffffffffffffffff    	// #-1
  403690:	mov	x2, #0x0                   	// #0
  403694:	mov	w3, #0x1                   	// #1
  403698:	b	4035e4 <ferror@plt+0x2244>
  40369c:	cmp	x10, x4
  4036a0:	b.hi	4036ac <ferror@plt+0x230c>  // b.pmore
  4036a4:	ccmp	x13, x5, #0x0, eq  // eq = none
  4036a8:	b.cc	4038d0 <ferror@plt+0x2530>  // b.lo, b.ul, b.last
  4036ac:	lsr	x2, x10, #1
  4036b0:	extr	x0, x10, x13, #1
  4036b4:	lsl	x13, x13, #63
  4036b8:	extr	x7, x4, x5, #52
  4036bc:	lsl	x8, x5, #12
  4036c0:	ubfx	x10, x4, #20, #32
  4036c4:	and	x11, x7, #0xffffffff
  4036c8:	udiv	x4, x2, x10
  4036cc:	mul	x5, x11, x4
  4036d0:	msub	x2, x4, x10, x2
  4036d4:	extr	x1, x2, x0, #32
  4036d8:	cmp	x5, x1
  4036dc:	b.ls	4036f4 <ferror@plt+0x2354>  // b.plast
  4036e0:	add	x1, x1, x7
  4036e4:	cmp	x5, x1
  4036e8:	ccmp	x7, x1, #0x2, hi  // hi = pmore
  4036ec:	b.ls	4038e4 <ferror@plt+0x2544>  // b.plast
  4036f0:	sub	x4, x4, #0x1
  4036f4:	sub	x1, x1, x5
  4036f8:	udiv	x15, x1, x10
  4036fc:	mul	x2, x11, x15
  403700:	msub	x1, x15, x10, x1
  403704:	bfi	x0, x1, #32, #32
  403708:	cmp	x2, x0
  40370c:	b.ls	403724 <ferror@plt+0x2384>  // b.plast
  403710:	add	x0, x0, x7
  403714:	cmp	x2, x0
  403718:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  40371c:	b.ls	4038f0 <ferror@plt+0x2550>  // b.plast
  403720:	sub	x15, x15, #0x1
  403724:	sub	x0, x0, x2
  403728:	orr	x15, x15, x4, lsl #32
  40372c:	lsr	x1, x15, #32
  403730:	lsr	x14, x8, #32
  403734:	and	x2, x15, #0xffffffff
  403738:	and	x16, x8, #0xffffffff
  40373c:	mul	x4, x2, x16
  403740:	mul	x17, x1, x16
  403744:	mul	x1, x1, x14
  403748:	madd	x2, x14, x2, x17
  40374c:	add	x2, x2, x4, lsr #32
  403750:	mov	x5, #0x100000000           	// #4294967296
  403754:	add	x5, x1, x5
  403758:	cmp	x17, x2
  40375c:	csel	x1, x5, x1, hi  // hi = pmore
  403760:	add	x1, x1, x2, lsr #32
  403764:	and	x4, x4, #0xffffffff
  403768:	add	x2, x4, x2, lsl #32
  40376c:	cmp	x0, x1
  403770:	b.cc	403780 <ferror@plt+0x23e0>  // b.lo, b.ul, b.last
  403774:	mov	x4, x15
  403778:	ccmp	x13, x2, #0x2, eq  // eq = none
  40377c:	b.cs	4037b8 <ferror@plt+0x2418>  // b.hs, b.nlast
  403780:	sub	x4, x15, #0x1
  403784:	adds	x13, x13, x8
  403788:	adc	x0, x0, x7
  40378c:	cmp	x7, x0
  403790:	b.cc	40379c <ferror@plt+0x23fc>  // b.lo, b.ul, b.last
  403794:	ccmp	x8, x13, #0x2, eq  // eq = none
  403798:	b.hi	4037b8 <ferror@plt+0x2418>  // b.pmore
  40379c:	cmp	x1, x0
  4037a0:	b.hi	4037ac <ferror@plt+0x240c>  // b.pmore
  4037a4:	ccmp	x2, x13, #0x0, eq  // eq = none
  4037a8:	b.ls	4037b8 <ferror@plt+0x2418>  // b.plast
  4037ac:	sub	x4, x15, #0x2
  4037b0:	adds	x13, x13, x8
  4037b4:	adc	x0, x0, x7
  4037b8:	sub	x2, x13, x2
  4037bc:	cmp	x13, x2
  4037c0:	sbc	x0, x0, x1
  4037c4:	mov	x5, #0xffffffffffffffff    	// #-1
  4037c8:	cmp	x7, x0
  4037cc:	b.eq	4038c8 <ferror@plt+0x2528>  // b.none
  4037d0:	udiv	x1, x0, x10
  4037d4:	mul	x5, x11, x1
  4037d8:	msub	x0, x1, x10, x0
  4037dc:	extr	x0, x0, x2, #32
  4037e0:	cmp	x5, x0
  4037e4:	b.ls	4037fc <ferror@plt+0x245c>  // b.plast
  4037e8:	add	x0, x0, x7
  4037ec:	cmp	x5, x0
  4037f0:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  4037f4:	b.ls	4038fc <ferror@plt+0x255c>  // b.plast
  4037f8:	sub	x1, x1, #0x1
  4037fc:	sub	x0, x0, x5
  403800:	udiv	x5, x0, x10
  403804:	mul	x11, x11, x5
  403808:	msub	x0, x5, x10, x0
  40380c:	bfi	x2, x0, #32, #32
  403810:	mov	x0, x2
  403814:	cmp	x11, x2
  403818:	b.ls	403830 <ferror@plt+0x2490>  // b.plast
  40381c:	add	x0, x2, x7
  403820:	cmp	x11, x0
  403824:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  403828:	b.ls	403908 <ferror@plt+0x2568>  // b.plast
  40382c:	sub	x5, x5, #0x1
  403830:	sub	x0, x0, x11
  403834:	orr	x2, x5, x1, lsl #32
  403838:	lsr	x1, x2, #32
  40383c:	and	x10, x2, #0xffffffff
  403840:	mul	x5, x16, x10
  403844:	mul	x16, x1, x16
  403848:	mul	x1, x14, x1
  40384c:	madd	x14, x14, x10, x16
  403850:	add	x14, x14, x5, lsr #32
  403854:	mov	x10, #0x100000000           	// #4294967296
  403858:	add	x10, x1, x10
  40385c:	cmp	x16, x14
  403860:	csel	x1, x10, x1, hi  // hi = pmore
  403864:	add	x1, x1, x14, lsr #32
  403868:	and	x5, x5, #0xffffffff
  40386c:	add	x14, x5, x14, lsl #32
  403870:	cmp	x0, x1
  403874:	b.cc	403884 <ferror@plt+0x24e4>  // b.lo, b.ul, b.last
  403878:	cmp	x14, #0x0
  40387c:	ccmp	x0, x1, #0x0, ne  // ne = any
  403880:	b.ne	403914 <ferror@plt+0x2574>  // b.any
  403884:	sub	x5, x2, #0x1
  403888:	adds	x0, x0, x7
  40388c:	b.cs	4038b8 <ferror@plt+0x2518>  // b.hs, b.nlast
  403890:	cmp	x0, x1
  403894:	b.cc	4038a0 <ferror@plt+0x2500>  // b.lo, b.ul, b.last
  403898:	ccmp	x8, x14, #0x2, eq  // eq = none
  40389c:	b.cs	4038b8 <ferror@plt+0x2518>  // b.hs, b.nlast
  4038a0:	sub	x5, x2, #0x2
  4038a4:	lsl	x2, x8, #1
  4038a8:	cmp	x8, x2
  4038ac:	cinc	x7, x7, hi  // hi = pmore
  4038b0:	add	x0, x0, x7
  4038b4:	mov	x8, x2
  4038b8:	cmp	x0, x1
  4038bc:	orr	x0, x5, #0x1
  4038c0:	ccmp	x8, x14, #0x0, eq  // eq = none
  4038c4:	csel	x5, x0, x5, ne  // ne = any
  4038c8:	mov	x2, x9
  4038cc:	b	403610 <ferror@plt+0x2270>
  4038d0:	sub	x6, x6, #0x1
  4038d4:	mov	x0, x13
  4038d8:	mov	x2, x10
  4038dc:	mov	x13, #0x0                   	// #0
  4038e0:	b	4036b8 <ferror@plt+0x2318>
  4038e4:	sub	x4, x4, #0x2
  4038e8:	add	x1, x1, x7
  4038ec:	b	4036f4 <ferror@plt+0x2354>
  4038f0:	sub	x15, x15, #0x2
  4038f4:	add	x0, x0, x7
  4038f8:	b	403724 <ferror@plt+0x2384>
  4038fc:	sub	x1, x1, #0x2
  403900:	add	x0, x0, x7
  403904:	b	4037fc <ferror@plt+0x245c>
  403908:	sub	x5, x5, #0x2
  40390c:	add	x0, x0, x7
  403910:	b	403830 <ferror@plt+0x2490>
  403914:	mov	x5, x2
  403918:	mov	x8, #0x0                   	// #0
  40391c:	b	4038b8 <ferror@plt+0x2518>
  403920:	tbz	x10, #47, 403bf8 <ferror@plt+0x2858>
  403924:	ands	x1, x4, #0x800000000000
  403928:	csel	x4, x10, x4, ne  // ne = any
  40392c:	cmp	x1, #0x0
  403930:	csel	x5, x13, x5, ne  // ne = any
  403934:	csel	x2, x0, x2, ne  // ne = any
  403938:	b	4035e4 <ferror@plt+0x2244>
  40393c:	orr	w3, w3, #0x2
  403940:	b	40343c <ferror@plt+0x209c>
  403944:	mov	x4, x10
  403948:	mov	x5, x13
  40394c:	mov	x2, x0
  403950:	mov	x7, x14
  403954:	b	4035fc <ferror@plt+0x225c>
  403958:	cmp	x7, #0x2
  40395c:	b.ne	4035e4 <ferror@plt+0x2244>  // b.any
  403960:	mov	x9, x2
  403964:	b	40343c <ferror@plt+0x209c>
  403968:	and	x1, x5, #0xf
  40396c:	cmp	x1, #0x4
  403970:	b.eq	403644 <ferror@plt+0x22a4>  // b.none
  403974:	adds	x5, x5, #0x4
  403978:	cinc	x4, x4, cs  // cs = hs, nlast
  40397c:	b	403644 <ferror@plt+0x22a4>
  403980:	cbnz	x2, 403644 <ferror@plt+0x22a4>
  403984:	adds	x5, x5, #0x8
  403988:	cinc	x4, x4, cs  // cs = hs, nlast
  40398c:	b	403644 <ferror@plt+0x22a4>
  403990:	cbz	x2, 403644 <ferror@plt+0x22a4>
  403994:	adds	x5, x5, #0x8
  403998:	cinc	x4, x4, cs  // cs = hs, nlast
  40399c:	b	403644 <ferror@plt+0x22a4>
  4039a0:	and	x5, x12, #0xc00000
  4039a4:	cmp	x5, #0x400, lsl #12
  4039a8:	b.eq	4039f4 <ferror@plt+0x2654>  // b.none
  4039ac:	cmp	x5, #0x800, lsl #12
  4039b0:	b.eq	403a0c <ferror@plt+0x266c>  // b.none
  4039b4:	mov	x6, #0x7fff                	// #32767
  4039b8:	cbz	x5, 4039c4 <ferror@plt+0x2624>
  4039bc:	mov	x5, #0xffffffffffffffff    	// #-1
  4039c0:	mov	x6, #0x7ffe                	// #32766
  4039c4:	mov	w0, #0x14                  	// #20
  4039c8:	orr	w3, w3, w0
  4039cc:	mov	x4, x5
  4039d0:	mov	x1, #0x0                   	// #0
  4039d4:	mov	x0, x5
  4039d8:	bfxil	x1, x4, #0, #48
  4039dc:	bfi	x1, x6, #48, #15
  4039e0:	bfi	x1, x2, #63, #1
  4039e4:	stp	x0, x1, [sp, #16]
  4039e8:	mov	w0, w3
  4039ec:	bl	4053b8 <ferror@plt+0x4018>
  4039f0:	b	403bcc <ferror@plt+0x282c>
  4039f4:	cmp	x2, #0x0
  4039f8:	csetm	x5, ne  // ne = any
  4039fc:	mov	x6, #0x7ffe                	// #32766
  403a00:	mov	x0, #0x7fff                	// #32767
  403a04:	csel	x6, x6, x0, ne  // ne = any
  403a08:	b	4039c4 <ferror@plt+0x2624>
  403a0c:	cmp	x2, #0x0
  403a10:	csetm	x5, eq  // eq = none
  403a14:	mov	x6, #0x7ffe                	// #32766
  403a18:	mov	x0, #0x7fff                	// #32767
  403a1c:	csel	x6, x6, x0, eq  // eq = none
  403a20:	b	4039c4 <ferror@plt+0x2624>
  403a24:	mov	x1, #0x1                   	// #1
  403a28:	sub	x0, x1, x0
  403a2c:	cmp	x0, #0x74
  403a30:	b.gt	403b34 <ferror@plt+0x2794>
  403a34:	cmp	x0, #0x3f
  403a38:	b.gt	403a7c <ferror@plt+0x26dc>
  403a3c:	mov	w6, #0x40                  	// #64
  403a40:	sub	w6, w6, w0
  403a44:	lsl	x1, x4, x6
  403a48:	lsr	x7, x5, x0
  403a4c:	orr	x1, x1, x7
  403a50:	lsl	x5, x5, x6
  403a54:	cmp	x5, #0x0
  403a58:	cset	x5, ne  // ne = any
  403a5c:	orr	x1, x1, x5
  403a60:	lsr	x0, x4, x0
  403a64:	tst	x1, #0x7
  403a68:	b.ne	403ac4 <ferror@plt+0x2724>  // b.any
  403a6c:	tbnz	x0, #51, 403ae4 <ferror@plt+0x2744>
  403a70:	extr	x5, x0, x1, #3
  403a74:	lsr	x4, x0, #3
  403a78:	b	403ab4 <ferror@plt+0x2714>
  403a7c:	sub	w6, w0, #0x40
  403a80:	lsr	x6, x4, x6
  403a84:	mov	w1, #0x80                  	// #128
  403a88:	sub	w1, w1, w0
  403a8c:	lsl	x4, x4, x1
  403a90:	cmp	x0, #0x40
  403a94:	csel	x0, x4, xzr, ne  // ne = any
  403a98:	orr	x5, x0, x5
  403a9c:	cmp	x5, #0x0
  403aa0:	cset	x1, ne  // ne = any
  403aa4:	orr	x1, x6, x1
  403aa8:	lsr	x5, x6, #3
  403aac:	ands	x4, x1, #0x7
  403ab0:	b.ne	403ac0 <ferror@plt+0x2720>  // b.any
  403ab4:	tbz	w12, #11, 403bec <ferror@plt+0x284c>
  403ab8:	mov	x6, #0x0                   	// #0
  403abc:	b	403af4 <ferror@plt+0x2754>
  403ac0:	mov	x0, #0x0                   	// #0
  403ac4:	orr	w3, w3, #0x10
  403ac8:	and	x12, x12, #0xc00000
  403acc:	cmp	x12, #0x400, lsl #12
  403ad0:	b.eq	403b14 <ferror@plt+0x2774>  // b.none
  403ad4:	cmp	x12, #0x800, lsl #12
  403ad8:	b.eq	403b24 <ferror@plt+0x2784>  // b.none
  403adc:	cbz	x12, 403afc <ferror@plt+0x275c>
  403ae0:	tbz	x0, #51, 403c08 <ferror@plt+0x2868>
  403ae4:	orr	w3, w3, #0x10
  403ae8:	mov	x4, #0x0                   	// #0
  403aec:	mov	x5, #0x0                   	// #0
  403af0:	mov	x6, #0x1                   	// #1
  403af4:	orr	w3, w3, #0x8
  403af8:	b	4039d0 <ferror@plt+0x2630>
  403afc:	and	x4, x1, #0xf
  403b00:	cmp	x4, #0x4
  403b04:	b.eq	403ae0 <ferror@plt+0x2740>  // b.none
  403b08:	adds	x1, x1, #0x4
  403b0c:	cinc	x0, x0, cs  // cs = hs, nlast
  403b10:	b	403ae0 <ferror@plt+0x2740>
  403b14:	cbnz	x2, 403ae0 <ferror@plt+0x2740>
  403b18:	adds	x1, x1, #0x8
  403b1c:	cinc	x0, x0, cs  // cs = hs, nlast
  403b20:	b	403ae0 <ferror@plt+0x2740>
  403b24:	cbz	x2, 403ae0 <ferror@plt+0x2740>
  403b28:	adds	x1, x1, #0x8
  403b2c:	cinc	x0, x0, cs  // cs = hs, nlast
  403b30:	b	403ae0 <ferror@plt+0x2740>
  403b34:	orr	x5, x5, x4
  403b38:	cbz	x5, 403b64 <ferror@plt+0x27c4>
  403b3c:	orr	w3, w3, #0x10
  403b40:	and	x12, x12, #0xc00000
  403b44:	cmp	x12, #0x400, lsl #12
  403b48:	b.eq	403b74 <ferror@plt+0x27d4>  // b.none
  403b4c:	cmp	x12, #0x800, lsl #12
  403b50:	b.eq	403b84 <ferror@plt+0x27e4>  // b.none
  403b54:	cmp	x12, #0x0
  403b58:	mov	x5, #0x5                   	// #5
  403b5c:	csinc	x5, x5, xzr, eq  // eq = none
  403b60:	lsr	x5, x5, #3
  403b64:	orr	w3, w3, #0x8
  403b68:	mov	x4, #0x0                   	// #0
  403b6c:	mov	x6, #0x0                   	// #0
  403b70:	b	4039d0 <ferror@plt+0x2630>
  403b74:	cmp	x2, #0x0
  403b78:	mov	x5, #0x9                   	// #9
  403b7c:	csinc	x5, x5, xzr, eq  // eq = none
  403b80:	b	403b60 <ferror@plt+0x27c0>
  403b84:	cmp	x2, #0x0
  403b88:	mov	x5, #0x9                   	// #9
  403b8c:	csinc	x5, x5, xzr, ne  // ne = any
  403b90:	b	403b60 <ferror@plt+0x27c0>
  403b94:	mov	x4, #0x0                   	// #0
  403b98:	mov	x5, #0x0                   	// #0
  403b9c:	mov	x6, #0x0                   	// #0
  403ba0:	b	403bb0 <ferror@plt+0x2810>
  403ba4:	mov	x4, #0x0                   	// #0
  403ba8:	mov	x5, #0x0                   	// #0
  403bac:	mov	x6, #0x0                   	// #0
  403bb0:	mov	x1, #0x0                   	// #0
  403bb4:	mov	x0, x5
  403bb8:	bfxil	x1, x4, #0, #48
  403bbc:	bfi	x1, x6, #48, #15
  403bc0:	bfi	x1, x9, #63, #1
  403bc4:	stp	x0, x1, [sp, #16]
  403bc8:	cbnz	w3, 4039e8 <ferror@plt+0x2648>
  403bcc:	ldr	q0, [sp, #16]
  403bd0:	ldp	x29, x30, [sp], #32
  403bd4:	ret
  403bd8:	mov	x9, x2
  403bdc:	mov	x4, #0x0                   	// #0
  403be0:	mov	x5, #0x0                   	// #0
  403be4:	mov	x6, #0x0                   	// #0
  403be8:	b	403bb0 <ferror@plt+0x2810>
  403bec:	mov	x9, x2
  403bf0:	mov	x6, #0x0                   	// #0
  403bf4:	b	403bb0 <ferror@plt+0x2810>
  403bf8:	mov	x4, x10
  403bfc:	mov	x5, x13
  403c00:	mov	x2, x0
  403c04:	b	4035e4 <ferror@plt+0x2244>
  403c08:	extr	x5, x0, x1, #3
  403c0c:	lsr	x4, x0, #3
  403c10:	mov	x6, #0x0                   	// #0
  403c14:	b	403af4 <ferror@plt+0x2754>
  403c18:	stp	x29, x30, [sp, #-32]!
  403c1c:	mov	x29, sp
  403c20:	str	q0, [sp, #16]
  403c24:	ldr	x2, [sp, #16]
  403c28:	ldr	x0, [sp, #24]
  403c2c:	str	q1, [sp, #16]
  403c30:	ldr	x7, [sp, #16]
  403c34:	ldr	x1, [sp, #24]
  403c38:	mrs	x13, fpcr
  403c3c:	ubfx	x8, x0, #0, #48
  403c40:	ubfx	x9, x0, #48, #15
  403c44:	lsr	x0, x0, #63
  403c48:	and	w11, w0, #0xff
  403c4c:	cbz	w9, 403d34 <ferror@plt+0x2994>
  403c50:	mov	x4, x8
  403c54:	mov	w5, #0x7fff                	// #32767
  403c58:	cmp	w9, w5
  403c5c:	b.eq	403d9c <ferror@plt+0x29fc>  // b.none
  403c60:	extr	x4, x8, x2, #61
  403c64:	orr	x4, x4, #0x8000000000000
  403c68:	lsl	x5, x2, #3
  403c6c:	and	x9, x9, #0xffff
  403c70:	sub	x9, x9, #0x3, lsl #12
  403c74:	sub	x9, x9, #0xfff
  403c78:	mov	x6, #0x0                   	// #0
  403c7c:	mov	w8, #0x0                   	// #0
  403c80:	ubfx	x14, x1, #0, #48
  403c84:	ubfx	x12, x1, #48, #15
  403c88:	lsr	x1, x1, #63
  403c8c:	and	w3, w1, #0xff
  403c90:	cbz	w12, 403de4 <ferror@plt+0x2a44>
  403c94:	mov	w10, #0x7fff                	// #32767
  403c98:	cmp	w12, w10
  403c9c:	b.eq	403e48 <ferror@plt+0x2aa8>  // b.none
  403ca0:	extr	x10, x14, x7, #61
  403ca4:	orr	x10, x10, #0x8000000000000
  403ca8:	lsl	x7, x7, #3
  403cac:	and	x12, x12, #0xffff
  403cb0:	sub	x12, x12, #0x3, lsl #12
  403cb4:	sub	x12, x12, #0xfff
  403cb8:	mov	x14, #0x0                   	// #0
  403cbc:	eor	w11, w11, w3
  403cc0:	and	x11, x11, #0xff
  403cc4:	add	x12, x9, x12
  403cc8:	add	x9, x12, #0x1
  403ccc:	orr	x3, x14, x6, lsl #2
  403cd0:	cmp	x3, #0xa
  403cd4:	b.le	403ee8 <ferror@plt+0x2b48>
  403cd8:	cmp	x3, #0xc
  403cdc:	csel	x1, x1, x0, lt  // lt = tstop
  403ce0:	csel	x4, x10, x4, lt  // lt = tstop
  403ce4:	csel	x5, x7, x5, lt  // lt = tstop
  403ce8:	csel	x6, x14, x6, lt  // lt = tstop
  403cec:	cmp	x6, #0x2
  403cf0:	b.eq	4042d0 <ferror@plt+0x2f30>  // b.none
  403cf4:	b.gt	403f34 <ferror@plt+0x2b94>
  403cf8:	cbz	x6, 4042f0 <ferror@plt+0x2f50>
  403cfc:	cmp	x6, #0x1
  403d00:	csel	x4, x4, xzr, ne  // ne = any
  403d04:	csel	x5, x5, xzr, ne  // ne = any
  403d08:	csel	x9, x9, xzr, ne  // ne = any
  403d0c:	mov	x3, #0x0                   	// #0
  403d10:	mov	x2, x5
  403d14:	bfxil	x3, x4, #0, #48
  403d18:	bfi	x3, x9, #48, #15
  403d1c:	bfi	x3, x1, #63, #1
  403d20:	stp	x2, x3, [sp, #16]
  403d24:	cbnz	w8, 404124 <ferror@plt+0x2d84>
  403d28:	ldr	q0, [sp, #16]
  403d2c:	ldp	x29, x30, [sp], #32
  403d30:	ret
  403d34:	orr	x5, x8, x2
  403d38:	cbz	x5, 403dbc <ferror@plt+0x2a1c>
  403d3c:	cbz	x8, 403d78 <ferror@plt+0x29d8>
  403d40:	clz	x6, x8
  403d44:	sub	x4, x6, #0xf
  403d48:	add	w5, w4, #0x3
  403d4c:	lsl	x8, x8, x5
  403d50:	mov	w3, #0x3d                  	// #61
  403d54:	sub	w4, w3, w4
  403d58:	lsr	x4, x2, x4
  403d5c:	orr	x4, x4, x8
  403d60:	lsl	x5, x2, x5
  403d64:	mov	x9, #0xffffffffffffc011    	// #-16367
  403d68:	sub	x9, x9, x6
  403d6c:	mov	x6, #0x0                   	// #0
  403d70:	mov	w8, #0x0                   	// #0
  403d74:	b	403c80 <ferror@plt+0x28e0>
  403d78:	clz	x4, x2
  403d7c:	add	x6, x4, #0x40
  403d80:	add	x4, x4, #0x31
  403d84:	cmp	x4, #0x3c
  403d88:	b.le	403d48 <ferror@plt+0x29a8>
  403d8c:	sub	w4, w4, #0x3d
  403d90:	mov	x5, x8
  403d94:	lsl	x4, x2, x4
  403d98:	b	403d64 <ferror@plt+0x29c4>
  403d9c:	orr	x5, x8, x2
  403da0:	cbz	x5, 403dd0 <ferror@plt+0x2a30>
  403da4:	lsr	x8, x8, #47
  403da8:	eor	w8, w8, #0x1
  403dac:	mov	x5, x2
  403db0:	mov	x9, #0x7fff                	// #32767
  403db4:	mov	x6, #0x3                   	// #3
  403db8:	b	403c80 <ferror@plt+0x28e0>
  403dbc:	mov	x4, x5
  403dc0:	mov	x9, #0x0                   	// #0
  403dc4:	mov	x6, #0x1                   	// #1
  403dc8:	mov	w8, #0x0                   	// #0
  403dcc:	b	403c80 <ferror@plt+0x28e0>
  403dd0:	mov	x4, x5
  403dd4:	mov	x9, #0x7fff                	// #32767
  403dd8:	mov	x6, #0x2                   	// #2
  403ddc:	mov	w8, #0x0                   	// #0
  403de0:	b	403c80 <ferror@plt+0x28e0>
  403de4:	orr	x10, x14, x7
  403de8:	cbz	x10, 40435c <ferror@plt+0x2fbc>
  403dec:	cbz	x14, 403e24 <ferror@plt+0x2a84>
  403df0:	clz	x15, x14
  403df4:	sub	x10, x15, #0xf
  403df8:	add	w12, w10, #0x3
  403dfc:	lsl	x14, x14, x12
  403e00:	mov	w2, #0x3d                  	// #61
  403e04:	sub	w10, w2, w10
  403e08:	lsr	x10, x7, x10
  403e0c:	orr	x10, x10, x14
  403e10:	lsl	x7, x7, x12
  403e14:	mov	x12, #0xffffffffffffc011    	// #-16367
  403e18:	sub	x12, x12, x15
  403e1c:	mov	x14, #0x0                   	// #0
  403e20:	b	403cbc <ferror@plt+0x291c>
  403e24:	clz	x10, x7
  403e28:	add	x15, x10, #0x40
  403e2c:	add	x10, x10, #0x31
  403e30:	cmp	x10, #0x3c
  403e34:	b.le	403df8 <ferror@plt+0x2a58>
  403e38:	sub	w10, w10, #0x3d
  403e3c:	lsl	x10, x7, x10
  403e40:	mov	x7, x14
  403e44:	b	403e14 <ferror@plt+0x2a74>
  403e48:	orr	x10, x14, x7
  403e4c:	cbz	x10, 403ebc <ferror@plt+0x2b1c>
  403e50:	tst	x14, #0x800000000000
  403e54:	csinc	w8, w8, wzr, ne  // ne = any
  403e58:	eor	w11, w11, w3
  403e5c:	and	x11, x11, #0xff
  403e60:	add	x9, x9, #0x8, lsl #12
  403e64:	lsl	x2, x6, #2
  403e68:	orr	x3, x2, #0x3
  403e6c:	cmp	x3, #0xa
  403e70:	b.gt	403f40 <ferror@plt+0x2ba0>
  403e74:	mov	x10, x14
  403e78:	mov	x14, #0x3                   	// #3
  403e7c:	mov	x2, #0x1                   	// #1
  403e80:	lsl	x2, x2, x3
  403e84:	mov	x0, #0x530                 	// #1328
  403e88:	tst	x2, x0
  403e8c:	b.ne	40409c <ferror@plt+0x2cfc>  // b.any
  403e90:	mov	x0, #0x240                 	// #576
  403e94:	ands	x2, x2, x0
  403e98:	mov	x4, #0xffffffffffff        	// #281474976710655
  403e9c:	csel	x4, x10, x4, eq  // eq = none
  403ea0:	cmp	x2, #0x0
  403ea4:	csinv	x5, x7, xzr, eq  // eq = none
  403ea8:	csel	x1, x1, xzr, eq  // eq = none
  403eac:	mov	x6, #0x3                   	// #3
  403eb0:	csel	x6, x14, x6, eq  // eq = none
  403eb4:	csinc	w8, w8, wzr, eq  // eq = none
  403eb8:	b	403cec <ferror@plt+0x294c>
  403ebc:	eor	w11, w11, w3
  403ec0:	and	x11, x11, #0xff
  403ec4:	add	x12, x9, #0x7, lsl #12
  403ec8:	add	x12, x12, #0xfff
  403ecc:	add	x9, x9, #0x8, lsl #12
  403ed0:	lsl	x2, x6, #2
  403ed4:	orr	x3, x2, #0x2
  403ed8:	cmp	x3, #0xa
  403edc:	b.gt	403f08 <ferror@plt+0x2b68>
  403ee0:	mov	x7, x10
  403ee4:	mov	x14, #0x2                   	// #2
  403ee8:	cmp	x3, #0x2
  403eec:	b.gt	403e7c <ferror@plt+0x2adc>
  403ef0:	cbz	x3, 403f4c <ferror@plt+0x2bac>
  403ef4:	mov	x4, x10
  403ef8:	mov	x5, x7
  403efc:	mov	x1, x11
  403f00:	mov	x6, x14
  403f04:	b	403cec <ferror@plt+0x294c>
  403f08:	mov	x7, x10
  403f0c:	mov	x14, #0x2                   	// #2
  403f10:	cmp	x3, #0xe
  403f14:	b.le	403cd8 <ferror@plt+0x2938>
  403f18:	tbz	x4, #47, 403f30 <ferror@plt+0x2b90>
  403f1c:	ands	x2, x10, #0x800000000000
  403f20:	csel	x4, x4, x10, ne  // ne = any
  403f24:	cmp	x2, #0x0
  403f28:	csel	x5, x5, x7, ne  // ne = any
  403f2c:	csel	x0, x0, x1, ne  // ne = any
  403f30:	mov	x1, x0
  403f34:	orr	x4, x4, #0x800000000000
  403f38:	mov	x9, #0x7fff                	// #32767
  403f3c:	b	403d0c <ferror@plt+0x296c>
  403f40:	mov	x10, x14
  403f44:	mov	x14, #0x3                   	// #3
  403f48:	b	403f10 <ferror@plt+0x2b70>
  403f4c:	lsr	x6, x5, #32
  403f50:	lsr	x1, x7, #32
  403f54:	and	x2, x5, #0xffffffff
  403f58:	and	x7, x7, #0xffffffff
  403f5c:	mul	x14, x7, x2
  403f60:	mul	x3, x6, x7
  403f64:	mul	x5, x6, x1
  403f68:	madd	x16, x1, x2, x3
  403f6c:	add	x16, x16, x14, lsr #32
  403f70:	mov	x0, #0x100000000           	// #4294967296
  403f74:	add	x0, x5, x0
  403f78:	cmp	x3, x16
  403f7c:	csel	x5, x0, x5, hi  // hi = pmore
  403f80:	and	x14, x14, #0xffffffff
  403f84:	add	x14, x14, x16, lsl #32
  403f88:	lsr	x0, x10, #32
  403f8c:	and	x10, x10, #0xffffffff
  403f90:	mul	x3, x2, x10
  403f94:	mul	x17, x6, x10
  403f98:	mul	x6, x6, x0
  403f9c:	madd	x2, x0, x2, x17
  403fa0:	add	x2, x2, x3, lsr #32
  403fa4:	mov	x15, #0x100000000           	// #4294967296
  403fa8:	add	x15, x6, x15
  403fac:	cmp	x17, x2
  403fb0:	csel	x6, x15, x6, hi  // hi = pmore
  403fb4:	add	x15, x6, x2, lsr #32
  403fb8:	and	x3, x3, #0xffffffff
  403fbc:	add	x3, x3, x2, lsl #32
  403fc0:	add	x16, x3, x16, lsr #32
  403fc4:	lsr	x2, x4, #32
  403fc8:	and	x4, x4, #0xffffffff
  403fcc:	mul	x6, x7, x4
  403fd0:	mul	x7, x2, x7
  403fd4:	mul	x17, x1, x2
  403fd8:	madd	x1, x1, x4, x7
  403fdc:	add	x1, x1, x6, lsr #32
  403fe0:	mov	x18, #0x100000000           	// #4294967296
  403fe4:	add	x18, x17, x18
  403fe8:	cmp	x7, x1
  403fec:	csel	x17, x18, x17, hi  // hi = pmore
  403ff0:	add	x7, x17, x1, lsr #32
  403ff4:	and	x6, x6, #0xffffffff
  403ff8:	add	x1, x6, x1, lsl #32
  403ffc:	mul	x6, x4, x10
  404000:	mul	x10, x2, x10
  404004:	mul	x2, x0, x2
  404008:	madd	x0, x0, x4, x10
  40400c:	add	x0, x0, x6, lsr #32
  404010:	mov	x4, #0x100000000           	// #4294967296
  404014:	add	x4, x2, x4
  404018:	cmp	x10, x0
  40401c:	csel	x2, x4, x2, hi  // hi = pmore
  404020:	add	x5, x5, x16
  404024:	cmp	x5, x3
  404028:	cset	x16, cc  // cc = lo, ul, last
  40402c:	and	x3, x6, #0xffffffff
  404030:	add	x3, x3, x0, lsl #32
  404034:	add	x3, x3, x15
  404038:	cinc	x10, x3, cc  // cc = lo, ul, last
  40403c:	adds	x1, x5, x1
  404040:	cset	x5, cs  // cs = hs, nlast
  404044:	add	x4, x10, x7
  404048:	cinc	x6, x4, cs  // cs = hs, nlast
  40404c:	cmp	x3, x15
  404050:	ccmp	x10, x16, #0x0, cs  // cs = hs, nlast
  404054:	lsr	x0, x0, #32
  404058:	cinc	x0, x0, cc  // cc = lo, ul, last
  40405c:	cmp	x4, x7
  404060:	ccmp	x6, x5, #0x0, cs  // cs = hs, nlast
  404064:	cinc	x2, x2, cc  // cc = lo, ul, last
  404068:	add	x0, x0, x2
  40406c:	extr	x4, x0, x6, #51
  404070:	orr	x14, x14, x1, lsl #13
  404074:	cmp	x14, #0x0
  404078:	cset	x5, ne  // ne = any
  40407c:	extr	x1, x6, x1, #51
  404080:	orr	x5, x5, x1
  404084:	tbz	x0, #39, 4042e8 <ferror@plt+0x2f48>
  404088:	and	x0, x5, #0x1
  40408c:	orr	x5, x0, x5, lsr #1
  404090:	orr	x5, x5, x4, lsl #63
  404094:	lsr	x4, x4, #1
  404098:	b	4042ec <ferror@plt+0x2f4c>
  40409c:	mov	x1, x11
  4040a0:	b	403cec <ferror@plt+0x294c>
  4040a4:	and	x2, x5, #0xf
  4040a8:	cmp	x2, #0x4
  4040ac:	b.eq	404324 <ferror@plt+0x2f84>  // b.none
  4040b0:	adds	x5, x5, #0x4
  4040b4:	cinc	x4, x4, cs  // cs = hs, nlast
  4040b8:	b	404324 <ferror@plt+0x2f84>
  4040bc:	cbnz	x1, 404324 <ferror@plt+0x2f84>
  4040c0:	adds	x5, x5, #0x8
  4040c4:	cinc	x4, x4, cs  // cs = hs, nlast
  4040c8:	b	404324 <ferror@plt+0x2f84>
  4040cc:	cbz	x1, 404324 <ferror@plt+0x2f84>
  4040d0:	adds	x5, x5, #0x8
  4040d4:	cinc	x4, x4, cs  // cs = hs, nlast
  4040d8:	b	404324 <ferror@plt+0x2f84>
  4040dc:	and	x5, x13, #0xc00000
  4040e0:	cmp	x5, #0x400, lsl #12
  4040e4:	b.eq	404130 <ferror@plt+0x2d90>  // b.none
  4040e8:	cmp	x5, #0x800, lsl #12
  4040ec:	b.eq	404148 <ferror@plt+0x2da8>  // b.none
  4040f0:	mov	x0, #0x7fff                	// #32767
  4040f4:	cbz	x5, 404100 <ferror@plt+0x2d60>
  4040f8:	mov	x5, #0xffffffffffffffff    	// #-1
  4040fc:	mov	x0, #0x7ffe                	// #32766
  404100:	mov	w2, #0x14                  	// #20
  404104:	orr	w8, w8, w2
  404108:	mov	x4, x5
  40410c:	mov	x3, #0x0                   	// #0
  404110:	mov	x2, x5
  404114:	bfxil	x3, x4, #0, #48
  404118:	bfi	x3, x0, #48, #15
  40411c:	bfi	x3, x1, #63, #1
  404120:	stp	x2, x3, [sp, #16]
  404124:	mov	w0, w8
  404128:	bl	4053b8 <ferror@plt+0x4018>
  40412c:	b	403d28 <ferror@plt+0x2988>
  404130:	cmp	x1, #0x0
  404134:	csetm	x5, ne  // ne = any
  404138:	mov	x0, #0x7ffe                	// #32766
  40413c:	mov	x2, #0x7fff                	// #32767
  404140:	csel	x0, x0, x2, ne  // ne = any
  404144:	b	404100 <ferror@plt+0x2d60>
  404148:	cmp	x1, #0x0
  40414c:	csetm	x5, eq  // eq = none
  404150:	mov	x0, #0x7ffe                	// #32766
  404154:	mov	x2, #0x7fff                	// #32767
  404158:	csel	x0, x0, x2, eq  // eq = none
  40415c:	b	404100 <ferror@plt+0x2d60>
  404160:	mov	x2, #0x1                   	// #1
  404164:	sub	x0, x2, x0
  404168:	cmp	x0, #0x74
  40416c:	b.gt	404270 <ferror@plt+0x2ed0>
  404170:	cmp	x0, #0x3f
  404174:	b.gt	4041b8 <ferror@plt+0x2e18>
  404178:	mov	w3, #0x40                  	// #64
  40417c:	sub	w3, w3, w0
  404180:	lsl	x2, x4, x3
  404184:	lsr	x6, x5, x0
  404188:	orr	x2, x2, x6
  40418c:	lsl	x3, x5, x3
  404190:	cmp	x3, #0x0
  404194:	cset	x3, ne  // ne = any
  404198:	orr	x2, x2, x3
  40419c:	lsr	x0, x4, x0
  4041a0:	tst	x2, #0x7
  4041a4:	b.ne	404200 <ferror@plt+0x2e60>  // b.any
  4041a8:	tbnz	x0, #51, 404220 <ferror@plt+0x2e80>
  4041ac:	extr	x5, x0, x2, #3
  4041b0:	lsr	x4, x0, #3
  4041b4:	b	4041f0 <ferror@plt+0x2e50>
  4041b8:	sub	w3, w0, #0x40
  4041bc:	lsr	x3, x4, x3
  4041c0:	mov	w2, #0x80                  	// #128
  4041c4:	sub	w2, w2, w0
  4041c8:	lsl	x4, x4, x2
  4041cc:	cmp	x0, #0x40
  4041d0:	csel	x0, x4, xzr, ne  // ne = any
  4041d4:	orr	x5, x0, x5
  4041d8:	cmp	x5, #0x0
  4041dc:	cset	x2, ne  // ne = any
  4041e0:	orr	x2, x3, x2
  4041e4:	lsr	x5, x3, #3
  4041e8:	ands	x4, x2, #0x7
  4041ec:	b.ne	4041fc <ferror@plt+0x2e5c>  // b.any
  4041f0:	tbz	w13, #11, 4042e0 <ferror@plt+0x2f40>
  4041f4:	mov	x0, #0x0                   	// #0
  4041f8:	b	404230 <ferror@plt+0x2e90>
  4041fc:	mov	x0, #0x0                   	// #0
  404200:	orr	w8, w8, #0x10
  404204:	and	x13, x13, #0xc00000
  404208:	cmp	x13, #0x400, lsl #12
  40420c:	b.eq	404250 <ferror@plt+0x2eb0>  // b.none
  404210:	cmp	x13, #0x800, lsl #12
  404214:	b.eq	404260 <ferror@plt+0x2ec0>  // b.none
  404218:	cbz	x13, 404238 <ferror@plt+0x2e98>
  40421c:	tbz	x0, #51, 40434c <ferror@plt+0x2fac>
  404220:	orr	w8, w8, #0x10
  404224:	mov	x4, #0x0                   	// #0
  404228:	mov	x5, #0x0                   	// #0
  40422c:	mov	x0, #0x1                   	// #1
  404230:	orr	w8, w8, #0x8
  404234:	b	40410c <ferror@plt+0x2d6c>
  404238:	and	x3, x2, #0xf
  40423c:	cmp	x3, #0x4
  404240:	b.eq	40421c <ferror@plt+0x2e7c>  // b.none
  404244:	adds	x2, x2, #0x4
  404248:	cinc	x0, x0, cs  // cs = hs, nlast
  40424c:	b	40421c <ferror@plt+0x2e7c>
  404250:	cbnz	x1, 40421c <ferror@plt+0x2e7c>
  404254:	adds	x2, x2, #0x8
  404258:	cinc	x0, x0, cs  // cs = hs, nlast
  40425c:	b	40421c <ferror@plt+0x2e7c>
  404260:	cbz	x1, 40421c <ferror@plt+0x2e7c>
  404264:	adds	x2, x2, #0x8
  404268:	cinc	x0, x0, cs  // cs = hs, nlast
  40426c:	b	40421c <ferror@plt+0x2e7c>
  404270:	orr	x5, x5, x4
  404274:	cbz	x5, 4042a0 <ferror@plt+0x2f00>
  404278:	orr	w8, w8, #0x10
  40427c:	and	x13, x13, #0xc00000
  404280:	cmp	x13, #0x400, lsl #12
  404284:	b.eq	4042b0 <ferror@plt+0x2f10>  // b.none
  404288:	cmp	x13, #0x800, lsl #12
  40428c:	b.eq	4042c0 <ferror@plt+0x2f20>  // b.none
  404290:	cmp	x13, #0x0
  404294:	mov	x5, #0x5                   	// #5
  404298:	csinc	x5, x5, xzr, eq  // eq = none
  40429c:	lsr	x5, x5, #3
  4042a0:	orr	w8, w8, #0x8
  4042a4:	mov	x4, #0x0                   	// #0
  4042a8:	mov	x0, #0x0                   	// #0
  4042ac:	b	40410c <ferror@plt+0x2d6c>
  4042b0:	cmp	x1, #0x0
  4042b4:	mov	x5, #0x9                   	// #9
  4042b8:	csinc	x5, x5, xzr, eq  // eq = none
  4042bc:	b	40429c <ferror@plt+0x2efc>
  4042c0:	cmp	x1, #0x0
  4042c4:	mov	x5, #0x9                   	// #9
  4042c8:	csinc	x5, x5, xzr, ne  // ne = any
  4042cc:	b	40429c <ferror@plt+0x2efc>
  4042d0:	mov	x4, #0x0                   	// #0
  4042d4:	mov	x5, #0x0                   	// #0
  4042d8:	mov	x9, #0x7fff                	// #32767
  4042dc:	b	403d0c <ferror@plt+0x296c>
  4042e0:	mov	x9, #0x0                   	// #0
  4042e4:	b	403d0c <ferror@plt+0x296c>
  4042e8:	mov	x9, x12
  4042ec:	mov	x1, x11
  4042f0:	add	x0, x9, #0x3, lsl #12
  4042f4:	add	x0, x0, #0xfff
  4042f8:	cmp	x0, #0x0
  4042fc:	b.le	404160 <ferror@plt+0x2dc0>
  404300:	tst	x5, #0x7
  404304:	b.eq	404324 <ferror@plt+0x2f84>  // b.none
  404308:	orr	w8, w8, #0x10
  40430c:	and	x2, x13, #0xc00000
  404310:	cmp	x2, #0x400, lsl #12
  404314:	b.eq	4040bc <ferror@plt+0x2d1c>  // b.none
  404318:	cmp	x2, #0x800, lsl #12
  40431c:	b.eq	4040cc <ferror@plt+0x2d2c>  // b.none
  404320:	cbz	x2, 4040a4 <ferror@plt+0x2d04>
  404324:	tbz	x4, #52, 404330 <ferror@plt+0x2f90>
  404328:	and	x4, x4, #0xffefffffffffffff
  40432c:	add	x0, x9, #0x4, lsl #12
  404330:	mov	x2, #0x7ffe                	// #32766
  404334:	cmp	x0, x2
  404338:	b.gt	4040dc <ferror@plt+0x2d3c>
  40433c:	extr	x5, x4, x5, #3
  404340:	lsr	x4, x4, #3
  404344:	mov	x9, x0
  404348:	b	403d0c <ferror@plt+0x296c>
  40434c:	extr	x5, x0, x2, #3
  404350:	lsr	x4, x0, #3
  404354:	mov	x0, #0x0                   	// #0
  404358:	b	404230 <ferror@plt+0x2e90>
  40435c:	mov	x7, x10
  404360:	mov	x12, #0x0                   	// #0
  404364:	mov	x14, #0x1                   	// #1
  404368:	b	403cbc <ferror@plt+0x291c>
  40436c:	stp	x29, x30, [sp, #-32]!
  404370:	mov	x29, sp
  404374:	str	q0, [sp, #16]
  404378:	ldr	x3, [sp, #16]
  40437c:	ldr	x1, [sp, #24]
  404380:	str	q1, [sp, #16]
  404384:	ldr	x6, [sp, #16]
  404388:	ldr	x0, [sp, #24]
  40438c:	mrs	x9, fpcr
  404390:	mov	x14, x3
  404394:	ubfx	x4, x1, #48, #15
  404398:	mov	x7, x4
  40439c:	lsr	x8, x1, #63
  4043a0:	ubfiz	x1, x1, #3, #48
  4043a4:	orr	x1, x1, x3, lsr #61
  4043a8:	lsl	x3, x3, #3
  4043ac:	ubfx	x11, x0, #48, #15
  4043b0:	mov	x13, x11
  4043b4:	lsr	x5, x0, #63
  4043b8:	and	w5, w5, #0xff
  4043bc:	ubfiz	x0, x0, #3, #48
  4043c0:	orr	x2, x0, x6, lsr #61
  4043c4:	lsl	x12, x6, #3
  4043c8:	mov	x10, #0x7fff                	// #32767
  4043cc:	cmp	x11, x10
  4043d0:	b.eq	404428 <ferror@plt+0x3088>  // b.none
  4043d4:	eor	w5, w5, #0x1
  4043d8:	and	x10, x5, #0xff
  4043dc:	cmp	x8, w5, uxtb
  4043e0:	b.eq	404488 <ferror@plt+0x30e8>  // b.none
  4043e4:	sub	w0, w4, w11
  4043e8:	cmp	w0, #0x0
  4043ec:	b.le	404440 <ferror@plt+0x30a0>
  4043f0:	cbnz	x13, 4048a0 <ferror@plt+0x3500>
  4043f4:	orr	x4, x2, x12
  4043f8:	cbz	x4, 404868 <ferror@plt+0x34c8>
  4043fc:	subs	w0, w0, #0x1
  404400:	b.eq	404890 <ferror@plt+0x34f0>  // b.none
  404404:	mov	x4, #0x7fff                	// #32767
  404408:	cmp	x7, x4
  40440c:	b.ne	4048b0 <ferror@plt+0x3510>  // b.any
  404410:	orr	x0, x1, x3
  404414:	cbz	x0, 404fb8 <ferror@plt+0x3c18>
  404418:	lsr	x0, x1, #50
  40441c:	eor	x0, x0, #0x1
  404420:	and	w0, w0, #0x1
  404424:	b	404e18 <ferror@plt+0x3a78>
  404428:	orr	x0, x2, x12
  40442c:	cbz	x0, 405060 <ferror@plt+0x3cc0>
  404430:	and	x10, x5, #0xff
  404434:	sub	w0, w4, w11
  404438:	cmp	x8, w5, uxtb
  40443c:	b.eq	404ea8 <ferror@plt+0x3b08>  // b.none
  404440:	tbnz	w0, #31, 4049b0 <ferror@plt+0x3610>
  404444:	add	x0, x7, #0x1
  404448:	ands	x4, x0, #0x7ffe
  40444c:	b.ne	404c40 <ferror@plt+0x38a0>  // b.any
  404450:	cbnz	x7, 404b54 <ferror@plt+0x37b4>
  404454:	orr	x0, x1, x3
  404458:	cbz	x0, 404b1c <ferror@plt+0x377c>
  40445c:	orr	x0, x2, x12
  404460:	cbz	x0, 405018 <ferror@plt+0x3c78>
  404464:	sub	x0, x3, x12
  404468:	cmp	x3, x0
  40446c:	sbc	x5, x1, x2
  404470:	tbz	x5, #51, 404b38 <ferror@plt+0x3798>
  404474:	sub	x4, x12, x3
  404478:	cmp	x12, x4
  40447c:	sbc	x1, x2, x1
  404480:	mov	x8, x10
  404484:	b	404ce0 <ferror@plt+0x3940>
  404488:	sub	w0, w4, w11
  40448c:	cmp	w0, #0x0
  404490:	b.le	404eb0 <ferror@plt+0x3b10>
  404494:	cbnz	x11, 404500 <ferror@plt+0x3160>
  404498:	orr	x4, x2, x12
  40449c:	cbz	x4, 4044cc <ferror@plt+0x312c>
  4044a0:	subs	w0, w0, #0x1
  4044a4:	b.eq	4044f4 <ferror@plt+0x3154>  // b.none
  4044a8:	mov	x4, #0x7fff                	// #32767
  4044ac:	cmp	x7, x4
  4044b0:	b.ne	404510 <ferror@plt+0x3170>  // b.any
  4044b4:	orr	x0, x1, x3
  4044b8:	cbz	x0, 404f04 <ferror@plt+0x3b64>
  4044bc:	lsr	x0, x1, #50
  4044c0:	eor	x0, x0, #0x1
  4044c4:	and	w0, w0, #0x1
  4044c8:	b	404e18 <ferror@plt+0x3a78>
  4044cc:	mov	x4, x3
  4044d0:	mov	x0, #0x7fff                	// #32767
  4044d4:	cmp	x7, x0
  4044d8:	b.ne	404cdc <ferror@plt+0x393c>  // b.any
  4044dc:	orr	x0, x1, x3
  4044e0:	cbz	x0, 404ef4 <ferror@plt+0x3b54>
  4044e4:	lsr	x0, x1, #50
  4044e8:	eor	x0, x0, #0x1
  4044ec:	and	w0, w0, #0x1
  4044f0:	b	404e18 <ferror@plt+0x3a78>
  4044f4:	adds	x4, x3, x12
  4044f8:	adc	x1, x2, x1
  4044fc:	b	404550 <ferror@plt+0x31b0>
  404500:	orr	x2, x2, #0x8000000000000
  404504:	mov	x4, #0x7fff                	// #32767
  404508:	cmp	x7, x4
  40450c:	b.eq	404580 <ferror@plt+0x31e0>  // b.none
  404510:	cmp	w0, #0x74
  404514:	b.gt	404e64 <ferror@plt+0x3ac4>
  404518:	cmp	w0, #0x3f
  40451c:	b.gt	404598 <ferror@plt+0x31f8>
  404520:	mov	w5, #0x40                  	// #64
  404524:	sub	w5, w5, w0
  404528:	lsl	x4, x2, x5
  40452c:	lsr	x6, x12, x0
  404530:	orr	x4, x4, x6
  404534:	lsl	x5, x12, x5
  404538:	cmp	x5, #0x0
  40453c:	cset	x5, ne  // ne = any
  404540:	orr	x4, x4, x5
  404544:	lsr	x0, x2, x0
  404548:	adds	x4, x4, x3
  40454c:	adc	x1, x0, x1
  404550:	tbz	x1, #51, 404cdc <ferror@plt+0x393c>
  404554:	add	x7, x7, #0x1
  404558:	mov	x0, #0x7fff                	// #32767
  40455c:	cmp	x7, x0
  404560:	b.eq	404830 <ferror@plt+0x3490>  // b.none
  404564:	and	x0, x1, #0xfff7ffffffffffff
  404568:	and	x3, x4, #0x1
  40456c:	orr	x3, x3, x4, lsr #1
  404570:	orr	x3, x3, x1, lsl #63
  404574:	lsr	x1, x0, #1
  404578:	mov	w0, #0x0                   	// #0
  40457c:	b	404e18 <ferror@plt+0x3a78>
  404580:	orr	x0, x1, x3
  404584:	cbz	x0, 404f14 <ferror@plt+0x3b74>
  404588:	lsr	x0, x1, #50
  40458c:	eor	x0, x0, #0x1
  404590:	and	w0, w0, #0x1
  404594:	b	404e18 <ferror@plt+0x3a78>
  404598:	sub	w4, w0, #0x40
  40459c:	lsr	x4, x2, x4
  4045a0:	mov	w5, #0x80                  	// #128
  4045a4:	sub	w5, w5, w0
  4045a8:	lsl	x2, x2, x5
  4045ac:	cmp	w0, #0x40
  4045b0:	csel	x0, x2, xzr, ne  // ne = any
  4045b4:	orr	x12, x0, x12
  4045b8:	cmp	x12, #0x0
  4045bc:	cset	x0, ne  // ne = any
  4045c0:	orr	x4, x4, x0
  4045c4:	mov	x0, #0x0                   	// #0
  4045c8:	b	404548 <ferror@plt+0x31a8>
  4045cc:	cbnz	x7, 404664 <ferror@plt+0x32c4>
  4045d0:	orr	x4, x1, x3
  4045d4:	cbz	x4, 404614 <ferror@plt+0x3274>
  4045d8:	cmn	w0, #0x1
  4045dc:	b.eq	404654 <ferror@plt+0x32b4>  // b.none
  4045e0:	mvn	w0, w0
  4045e4:	mov	x4, #0x7fff                	// #32767
  4045e8:	cmp	x13, x4
  4045ec:	b.ne	404678 <ferror@plt+0x32d8>  // b.any
  4045f0:	orr	x3, x2, x12
  4045f4:	cbz	x3, 404f30 <ferror@plt+0x3b90>
  4045f8:	lsr	x0, x2, #50
  4045fc:	eor	x0, x0, #0x1
  404600:	and	w0, w0, #0x1
  404604:	mov	x1, x2
  404608:	mov	x3, x12
  40460c:	mov	x7, x13
  404610:	b	404e18 <ferror@plt+0x3a78>
  404614:	mov	x0, #0x7fff                	// #32767
  404618:	cmp	x13, x0
  40461c:	b.eq	404630 <ferror@plt+0x3290>  // b.none
  404620:	mov	x1, x2
  404624:	mov	x4, x12
  404628:	mov	x7, x13
  40462c:	b	404cdc <ferror@plt+0x393c>
  404630:	orr	x3, x2, x12
  404634:	cbz	x3, 404f24 <ferror@plt+0x3b84>
  404638:	lsr	x0, x2, #50
  40463c:	eor	x0, x0, #0x1
  404640:	and	w0, w0, #0x1
  404644:	mov	x1, x2
  404648:	mov	x3, x12
  40464c:	mov	x7, x13
  404650:	b	404e18 <ferror@plt+0x3a78>
  404654:	adds	x4, x3, x12
  404658:	adc	x1, x2, x1
  40465c:	mov	x7, x13
  404660:	b	404550 <ferror@plt+0x31b0>
  404664:	neg	w0, w0
  404668:	orr	x1, x1, #0x8000000000000
  40466c:	mov	x4, #0x7fff                	// #32767
  404670:	cmp	x13, x4
  404674:	b.eq	4046c0 <ferror@plt+0x3320>  // b.none
  404678:	cmp	w0, #0x74
  40467c:	b.gt	404e70 <ferror@plt+0x3ad0>
  404680:	cmp	w0, #0x3f
  404684:	b.gt	4046e4 <ferror@plt+0x3344>
  404688:	mov	w5, #0x40                  	// #64
  40468c:	sub	w5, w5, w0
  404690:	lsl	x4, x1, x5
  404694:	lsr	x6, x3, x0
  404698:	orr	x4, x4, x6
  40469c:	lsl	x3, x3, x5
  4046a0:	cmp	x3, #0x0
  4046a4:	cset	x3, ne  // ne = any
  4046a8:	orr	x4, x4, x3
  4046ac:	lsr	x1, x1, x0
  4046b0:	adds	x4, x4, x12
  4046b4:	adc	x1, x1, x2
  4046b8:	mov	x7, x13
  4046bc:	b	404550 <ferror@plt+0x31b0>
  4046c0:	orr	x3, x2, x12
  4046c4:	cbz	x3, 404f3c <ferror@plt+0x3b9c>
  4046c8:	lsr	x0, x2, #50
  4046cc:	eor	x0, x0, #0x1
  4046d0:	and	w0, w0, #0x1
  4046d4:	mov	x1, x2
  4046d8:	mov	x3, x12
  4046dc:	mov	x7, x13
  4046e0:	b	404e18 <ferror@plt+0x3a78>
  4046e4:	sub	w4, w0, #0x40
  4046e8:	lsr	x4, x1, x4
  4046ec:	mov	w5, #0x80                  	// #128
  4046f0:	sub	w5, w5, w0
  4046f4:	lsl	x1, x1, x5
  4046f8:	cmp	w0, #0x40
  4046fc:	csel	x0, x1, xzr, ne  // ne = any
  404700:	orr	x3, x0, x3
  404704:	cmp	x3, #0x0
  404708:	cset	x0, ne  // ne = any
  40470c:	orr	x4, x4, x0
  404710:	mov	x1, #0x0                   	// #0
  404714:	b	4046b0 <ferror@plt+0x3310>
  404718:	mov	x0, #0x7fff                	// #32767
  40471c:	cmp	x7, x0
  404720:	b.eq	404780 <ferror@plt+0x33e0>  // b.none
  404724:	mov	w0, #0x0                   	// #0
  404728:	mov	x4, #0x7fff                	// #32767
  40472c:	cmp	x13, x4
  404730:	b.eq	4047a0 <ferror@plt+0x3400>  // b.none
  404734:	orr	x4, x1, x3
  404738:	cbz	x4, 404e54 <ferror@plt+0x3ab4>
  40473c:	orr	x12, x2, x12
  404740:	mov	x7, #0x7fff                	// #32767
  404744:	cbz	x12, 404e18 <ferror@plt+0x3a78>
  404748:	mov	x3, x14
  40474c:	bfi	x3, x1, #61, #3
  404750:	lsr	x4, x1, #3
  404754:	tbz	x1, #50, 404770 <ferror@plt+0x33d0>
  404758:	lsr	x1, x2, #3
  40475c:	tbnz	x2, #50, 404770 <ferror@plt+0x33d0>
  404760:	mov	x3, x6
  404764:	bfi	x3, x2, #61, #3
  404768:	mov	x4, x1
  40476c:	mov	x8, x10
  404770:	extr	x1, x4, x3, #61
  404774:	lsl	x3, x3, #3
  404778:	mov	x7, #0x7fff                	// #32767
  40477c:	b	404e18 <ferror@plt+0x3a78>
  404780:	orr	x0, x1, x3
  404784:	cbz	x0, 405044 <ferror@plt+0x3ca4>
  404788:	lsr	x0, x1, #50
  40478c:	eor	x0, x0, #0x1
  404790:	and	w0, w0, #0x1
  404794:	mov	x4, #0x7fff                	// #32767
  404798:	cmp	x13, x4
  40479c:	b.ne	40473c <ferror@plt+0x339c>  // b.any
  4047a0:	orr	x4, x2, x12
  4047a4:	cbz	x4, 404734 <ferror@plt+0x3394>
  4047a8:	tst	x2, #0x4000000000000
  4047ac:	csinc	w0, w0, wzr, ne  // ne = any
  4047b0:	orr	x3, x1, x3
  4047b4:	cbnz	x3, 404748 <ferror@plt+0x33a8>
  4047b8:	mov	x1, x2
  4047bc:	mov	x3, x12
  4047c0:	mov	x7, #0x7fff                	// #32767
  4047c4:	b	404e18 <ferror@plt+0x3a78>
  4047c8:	mov	w0, #0x0                   	// #0
  4047cc:	b	4047a0 <ferror@plt+0x3400>
  4047d0:	mov	x4, #0x7fff                	// #32767
  4047d4:	cmp	x0, x4
  4047d8:	b.eq	4047f8 <ferror@plt+0x3458>  // b.none
  4047dc:	adds	x3, x3, x12
  4047e0:	adc	x1, x2, x1
  4047e4:	extr	x3, x1, x3, #1
  4047e8:	lsr	x1, x1, #1
  4047ec:	mov	x7, x0
  4047f0:	mov	w0, #0x0                   	// #0
  4047f4:	b	404e18 <ferror@plt+0x3a78>
  4047f8:	ands	x3, x9, #0xc00000
  4047fc:	b.eq	404f48 <ferror@plt+0x3ba8>  // b.none
  404800:	cmp	x3, #0x400, lsl #12
  404804:	ccmp	x8, #0x0, #0x0, eq  // eq = none
  404808:	b.eq	404f54 <ferror@plt+0x3bb4>  // b.none
  40480c:	cmp	x3, #0x800, lsl #12
  404810:	ccmp	x8, #0x0, #0x4, eq  // eq = none
  404814:	b.ne	404f68 <ferror@plt+0x3bc8>  // b.any
  404818:	mov	w4, #0x0                   	// #0
  40481c:	mov	x1, #0xffffffffffffffff    	// #-1
  404820:	mov	x3, x1
  404824:	mov	x7, #0x7ffe                	// #32766
  404828:	mov	w0, #0x14                  	// #20
  40482c:	b	404e24 <ferror@plt+0x3a84>
  404830:	ands	x3, x9, #0xc00000
  404834:	b.eq	404f78 <ferror@plt+0x3bd8>  // b.none
  404838:	cmp	x3, #0x400, lsl #12
  40483c:	ccmp	x8, #0x0, #0x0, eq  // eq = none
  404840:	b.eq	404f84 <ferror@plt+0x3be4>  // b.none
  404844:	cmp	x3, #0x800, lsl #12
  404848:	ccmp	x8, #0x0, #0x4, eq  // eq = none
  40484c:	b.ne	404f98 <ferror@plt+0x3bf8>  // b.any
  404850:	mov	w4, #0x0                   	// #0
  404854:	mov	x1, #0xffffffffffffffff    	// #-1
  404858:	mov	x3, x1
  40485c:	mov	x7, #0x7ffe                	// #32766
  404860:	mov	w0, #0x14                  	// #20
  404864:	b	404e24 <ferror@plt+0x3a84>
  404868:	mov	x4, x3
  40486c:	mov	x0, #0x7fff                	// #32767
  404870:	cmp	x7, x0
  404874:	b.ne	404cdc <ferror@plt+0x393c>  // b.any
  404878:	orr	x0, x1, x3
  40487c:	cbz	x0, 404fa8 <ferror@plt+0x3c08>
  404880:	lsr	x0, x1, #50
  404884:	eor	x0, x0, #0x1
  404888:	and	w0, w0, #0x1
  40488c:	b	404e18 <ferror@plt+0x3a78>
  404890:	sub	x4, x3, x12
  404894:	cmp	x3, x4
  404898:	sbc	x1, x1, x2
  40489c:	b	4048f4 <ferror@plt+0x3554>
  4048a0:	orr	x2, x2, #0x8000000000000
  4048a4:	mov	x4, #0x7fff                	// #32767
  4048a8:	cmp	x7, x4
  4048ac:	b.eq	404964 <ferror@plt+0x35c4>  // b.none
  4048b0:	cmp	w0, #0x74
  4048b4:	b.gt	404e7c <ferror@plt+0x3adc>
  4048b8:	cmp	w0, #0x3f
  4048bc:	b.gt	40497c <ferror@plt+0x35dc>
  4048c0:	mov	w5, #0x40                  	// #64
  4048c4:	sub	w5, w5, w0
  4048c8:	lsl	x4, x2, x5
  4048cc:	lsr	x6, x12, x0
  4048d0:	orr	x4, x4, x6
  4048d4:	lsl	x12, x12, x5
  4048d8:	cmp	x12, #0x0
  4048dc:	cset	x5, ne  // ne = any
  4048e0:	orr	x4, x4, x5
  4048e4:	lsr	x0, x2, x0
  4048e8:	sub	x4, x3, x4
  4048ec:	cmp	x3, x4
  4048f0:	sbc	x1, x1, x0
  4048f4:	tbz	x1, #51, 404cdc <ferror@plt+0x393c>
  4048f8:	and	x5, x1, #0x7ffffffffffff
  4048fc:	cbz	x5, 404c80 <ferror@plt+0x38e0>
  404900:	clz	x0, x5
  404904:	sub	w0, w0, #0xc
  404908:	lsl	x5, x5, x0
  40490c:	neg	w1, w0
  404910:	lsr	x1, x4, x1
  404914:	orr	x1, x1, x5
  404918:	lsl	x5, x4, x0
  40491c:	sxtw	x2, w0
  404920:	cmp	x7, w0, sxtw
  404924:	b.gt	404cd0 <ferror@plt+0x3930>
  404928:	sub	w7, w0, w7
  40492c:	add	w6, w7, #0x1
  404930:	cmp	w6, #0x3f
  404934:	b.gt	404c9c <ferror@plt+0x38fc>
  404938:	mov	w0, #0x40                  	// #64
  40493c:	sub	w0, w0, w6
  404940:	lsl	x4, x1, x0
  404944:	lsr	x2, x5, x6
  404948:	orr	x4, x4, x2
  40494c:	lsl	x5, x5, x0
  404950:	cmp	x5, #0x0
  404954:	cset	x3, ne  // ne = any
  404958:	orr	x4, x4, x3
  40495c:	lsr	x1, x1, x6
  404960:	b	404ce0 <ferror@plt+0x3940>
  404964:	orr	x0, x1, x3
  404968:	cbz	x0, 404fc8 <ferror@plt+0x3c28>
  40496c:	lsr	x0, x1, #50
  404970:	eor	x0, x0, #0x1
  404974:	and	w0, w0, #0x1
  404978:	b	404e18 <ferror@plt+0x3a78>
  40497c:	sub	w4, w0, #0x40
  404980:	lsr	x4, x2, x4
  404984:	mov	w5, #0x80                  	// #128
  404988:	sub	w5, w5, w0
  40498c:	lsl	x2, x2, x5
  404990:	cmp	w0, #0x40
  404994:	csel	x2, x2, xzr, ne  // ne = any
  404998:	orr	x12, x2, x12
  40499c:	cmp	x12, #0x0
  4049a0:	cset	x0, ne  // ne = any
  4049a4:	orr	x4, x4, x0
  4049a8:	mov	x0, #0x0                   	// #0
  4049ac:	b	4048e8 <ferror@plt+0x3548>
  4049b0:	cbnz	x7, 404a5c <ferror@plt+0x36bc>
  4049b4:	orr	x4, x1, x3
  4049b8:	cbz	x4, 4049fc <ferror@plt+0x365c>
  4049bc:	cmn	w0, #0x1
  4049c0:	b.eq	404a44 <ferror@plt+0x36a4>  // b.none
  4049c4:	mvn	w0, w0
  4049c8:	mov	x4, #0x7fff                	// #32767
  4049cc:	cmp	x13, x4
  4049d0:	b.ne	404a70 <ferror@plt+0x36d0>  // b.any
  4049d4:	orr	x3, x2, x12
  4049d8:	cbz	x3, 404fec <ferror@plt+0x3c4c>
  4049dc:	lsr	x0, x2, #50
  4049e0:	eor	x0, x0, #0x1
  4049e4:	and	w0, w0, #0x1
  4049e8:	mov	x1, x2
  4049ec:	mov	x3, x12
  4049f0:	mov	x7, x13
  4049f4:	mov	x8, x10
  4049f8:	b	404e18 <ferror@plt+0x3a78>
  4049fc:	mov	x0, #0x7fff                	// #32767
  404a00:	cmp	x13, x0
  404a04:	b.eq	404a1c <ferror@plt+0x367c>  // b.none
  404a08:	mov	x1, x2
  404a0c:	mov	x4, x12
  404a10:	mov	x7, x13
  404a14:	mov	x8, x10
  404a18:	b	404cdc <ferror@plt+0x393c>
  404a1c:	orr	x3, x2, x12
  404a20:	cbz	x3, 404fdc <ferror@plt+0x3c3c>
  404a24:	lsr	x0, x2, #50
  404a28:	eor	x0, x0, #0x1
  404a2c:	and	w0, w0, #0x1
  404a30:	mov	x1, x2
  404a34:	mov	x3, x12
  404a38:	mov	x7, x13
  404a3c:	mov	x8, x10
  404a40:	b	404e18 <ferror@plt+0x3a78>
  404a44:	sub	x4, x12, x3
  404a48:	cmp	x12, x4
  404a4c:	sbc	x1, x2, x1
  404a50:	mov	x7, x13
  404a54:	mov	x8, x10
  404a58:	b	4048f4 <ferror@plt+0x3554>
  404a5c:	neg	w0, w0
  404a60:	orr	x1, x1, #0x8000000000000
  404a64:	mov	x4, #0x7fff                	// #32767
  404a68:	cmp	x13, x4
  404a6c:	b.eq	404ac0 <ferror@plt+0x3720>  // b.none
  404a70:	cmp	w0, #0x74
  404a74:	b.gt	404e88 <ferror@plt+0x3ae8>
  404a78:	cmp	w0, #0x3f
  404a7c:	b.gt	404ae8 <ferror@plt+0x3748>
  404a80:	mov	w5, #0x40                  	// #64
  404a84:	sub	w5, w5, w0
  404a88:	lsl	x4, x1, x5
  404a8c:	lsr	x6, x3, x0
  404a90:	orr	x4, x4, x6
  404a94:	lsl	x3, x3, x5
  404a98:	cmp	x3, #0x0
  404a9c:	cset	x3, ne  // ne = any
  404aa0:	orr	x4, x4, x3
  404aa4:	lsr	x1, x1, x0
  404aa8:	sub	x4, x12, x4
  404aac:	cmp	x12, x4
  404ab0:	sbc	x1, x2, x1
  404ab4:	mov	x7, x13
  404ab8:	mov	x8, x10
  404abc:	b	4048f4 <ferror@plt+0x3554>
  404ac0:	orr	x3, x2, x12
  404ac4:	cbz	x3, 404ffc <ferror@plt+0x3c5c>
  404ac8:	lsr	x0, x2, #50
  404acc:	eor	x0, x0, #0x1
  404ad0:	and	w0, w0, #0x1
  404ad4:	mov	x1, x2
  404ad8:	mov	x3, x12
  404adc:	mov	x7, x13
  404ae0:	mov	x8, x10
  404ae4:	b	404e18 <ferror@plt+0x3a78>
  404ae8:	sub	w4, w0, #0x40
  404aec:	lsr	x4, x1, x4
  404af0:	mov	w5, #0x80                  	// #128
  404af4:	sub	w5, w5, w0
  404af8:	lsl	x1, x1, x5
  404afc:	cmp	w0, #0x40
  404b00:	csel	x0, x1, xzr, ne  // ne = any
  404b04:	orr	x3, x0, x3
  404b08:	cmp	x3, #0x0
  404b0c:	cset	x0, ne  // ne = any
  404b10:	orr	x4, x4, x0
  404b14:	mov	x1, #0x0                   	// #0
  404b18:	b	404aa8 <ferror@plt+0x3708>
  404b1c:	orr	x4, x2, x12
  404b20:	cbnz	x4, 40500c <ferror@plt+0x3c6c>
  404b24:	and	x0, x9, #0xc00000
  404b28:	cmp	x0, #0x800, lsl #12
  404b2c:	cset	x8, eq  // eq = none
  404b30:	mov	x1, x4
  404b34:	b	404ce0 <ferror@plt+0x3940>
  404b38:	orr	x4, x0, x5
  404b3c:	cbnz	x4, 405038 <ferror@plt+0x3c98>
  404b40:	and	x0, x9, #0xc00000
  404b44:	cmp	x0, #0x800, lsl #12
  404b48:	cset	x8, eq  // eq = none
  404b4c:	mov	x1, x4
  404b50:	b	404ce0 <ferror@plt+0x3940>
  404b54:	mov	x0, #0x7fff                	// #32767
  404b58:	cmp	x7, x0
  404b5c:	b.eq	404b94 <ferror@plt+0x37f4>  // b.none
  404b60:	mov	w0, #0x0                   	// #0
  404b64:	mov	x5, #0x7fff                	// #32767
  404b68:	cmp	x13, x5
  404b6c:	b.eq	404be8 <ferror@plt+0x3848>  // b.none
  404b70:	orr	x5, x1, x3
  404b74:	cbnz	x5, 404bb4 <ferror@plt+0x3814>
  404b78:	orr	x1, x2, x12
  404b7c:	cbnz	x1, 404c14 <ferror@plt+0x3874>
  404b80:	mov	x8, x4
  404b84:	mov	x1, #0x7ffffffffffff       	// #2251799813685247
  404b88:	mov	x3, #0xfffffffffffffff8    	// #-8
  404b8c:	mov	w0, #0x1                   	// #1
  404b90:	b	404fd4 <ferror@plt+0x3c34>
  404b94:	orr	x0, x1, x3
  404b98:	cbz	x0, 404e94 <ferror@plt+0x3af4>
  404b9c:	lsr	x0, x1, #50
  404ba0:	eor	x0, x0, #0x1
  404ba4:	and	w0, w0, #0x1
  404ba8:	mov	x5, #0x7fff                	// #32767
  404bac:	cmp	x13, x5
  404bb0:	b.eq	404be8 <ferror@plt+0x3848>  // b.none
  404bb4:	orr	x12, x2, x12
  404bb8:	mov	x7, #0x7fff                	// #32767
  404bbc:	cbz	x12, 404e18 <ferror@plt+0x3a78>
  404bc0:	lsr	x4, x1, #3
  404bc4:	tbz	x1, #50, 404c28 <ferror@plt+0x3888>
  404bc8:	lsr	x5, x2, #3
  404bcc:	tbnz	x2, #50, 404c28 <ferror@plt+0x3888>
  404bd0:	mov	x3, x6
  404bd4:	bfi	x3, x2, #61, #3
  404bd8:	mov	x4, x5
  404bdc:	mov	x8, x10
  404be0:	b	404c30 <ferror@plt+0x3890>
  404be4:	mov	w0, #0x0                   	// #0
  404be8:	orr	x5, x2, x12
  404bec:	cbz	x5, 404b70 <ferror@plt+0x37d0>
  404bf0:	tst	x2, #0x4000000000000
  404bf4:	csinc	w0, w0, wzr, ne  // ne = any
  404bf8:	orr	x4, x1, x3
  404bfc:	cbnz	x4, 404bb4 <ferror@plt+0x3814>
  404c00:	mov	x1, x2
  404c04:	mov	x3, x12
  404c08:	mov	x8, x10
  404c0c:	mov	x7, #0x7fff                	// #32767
  404c10:	b	404e18 <ferror@plt+0x3a78>
  404c14:	mov	x1, x2
  404c18:	mov	x3, x12
  404c1c:	mov	x8, x10
  404c20:	mov	x7, #0x7fff                	// #32767
  404c24:	b	404e18 <ferror@plt+0x3a78>
  404c28:	mov	x3, x14
  404c2c:	bfi	x3, x1, #61, #3
  404c30:	extr	x1, x4, x3, #61
  404c34:	lsl	x3, x3, #3
  404c38:	mov	x7, #0x7fff                	// #32767
  404c3c:	b	404e18 <ferror@plt+0x3a78>
  404c40:	sub	x4, x3, x12
  404c44:	cmp	x3, x4
  404c48:	sbc	x5, x1, x2
  404c4c:	tbnz	x5, #51, 404c6c <ferror@plt+0x38cc>
  404c50:	orr	x1, x4, x5
  404c54:	cbnz	x1, 4048fc <ferror@plt+0x355c>
  404c58:	and	x0, x9, #0xc00000
  404c5c:	cmp	x0, #0x800, lsl #12
  404c60:	cset	x8, eq  // eq = none
  404c64:	mov	x4, x1
  404c68:	b	404ce0 <ferror@plt+0x3940>
  404c6c:	sub	x4, x12, x3
  404c70:	cmp	x12, x4
  404c74:	sbc	x5, x2, x1
  404c78:	mov	x8, x10
  404c7c:	b	4048fc <ferror@plt+0x355c>
  404c80:	clz	x1, x4
  404c84:	add	w0, w1, #0x34
  404c88:	cmp	w0, #0x3f
  404c8c:	b.le	404908 <ferror@plt+0x3568>
  404c90:	sub	w1, w1, #0xc
  404c94:	lsl	x1, x4, x1
  404c98:	b	40491c <ferror@plt+0x357c>
  404c9c:	sub	w7, w7, #0x3f
  404ca0:	lsr	x0, x1, x7
  404ca4:	mov	w2, #0x80                  	// #128
  404ca8:	sub	w2, w2, w6
  404cac:	lsl	x1, x1, x2
  404cb0:	cmp	w6, #0x40
  404cb4:	csel	x2, x1, xzr, ne  // ne = any
  404cb8:	orr	x2, x5, x2
  404cbc:	cmp	x2, #0x0
  404cc0:	cset	x4, ne  // ne = any
  404cc4:	orr	x4, x0, x4
  404cc8:	mov	x1, #0x0                   	// #0
  404ccc:	b	404ce0 <ferror@plt+0x3940>
  404cd0:	sub	x7, x7, x2
  404cd4:	and	x1, x1, #0xfff7ffffffffffff
  404cd8:	mov	x4, x5
  404cdc:	cbnz	x7, 404e10 <ferror@plt+0x3a70>
  404ce0:	orr	x3, x4, x1
  404ce4:	cbnz	x3, 40501c <ferror@plt+0x3c7c>
  404ce8:	mov	x1, x3
  404cec:	mov	x7, #0x0                   	// #0
  404cf0:	mov	w0, #0x0                   	// #0
  404cf4:	b	404d28 <ferror@plt+0x3988>
  404cf8:	mov	x3, x4
  404cfc:	mov	w4, #0x1                   	// #1
  404d00:	mov	x7, #0x0                   	// #0
  404d04:	mov	w0, #0x0                   	// #0
  404d08:	b	404e24 <ferror@plt+0x3a84>
  404d0c:	and	x2, x3, #0xf
  404d10:	cmp	x2, #0x4
  404d14:	b.eq	404d20 <ferror@plt+0x3980>  // b.none
  404d18:	adds	x3, x3, #0x4
  404d1c:	cinc	x1, x1, cs  // cs = hs, nlast
  404d20:	cbz	w4, 404d28 <ferror@plt+0x3988>
  404d24:	orr	w0, w0, #0x8
  404d28:	tbz	x1, #51, 404dd4 <ferror@plt+0x3a34>
  404d2c:	add	x7, x7, #0x1
  404d30:	mov	x2, #0x7fff                	// #32767
  404d34:	cmp	x7, x2
  404d38:	b.eq	404da0 <ferror@plt+0x3a00>  // b.none
  404d3c:	and	x2, x1, #0xfff7ffffffffffff
  404d40:	extr	x4, x1, x3, #3
  404d44:	lsr	x1, x2, #3
  404d48:	mov	x3, #0x0                   	// #0
  404d4c:	mov	x2, x4
  404d50:	bfxil	x3, x1, #0, #48
  404d54:	bfi	x3, x7, #48, #15
  404d58:	bfi	x3, x8, #63, #1
  404d5c:	stp	x2, x3, [sp, #16]
  404d60:	cbnz	w0, 404e08 <ferror@plt+0x3a68>
  404d64:	ldr	q0, [sp, #16]
  404d68:	ldp	x29, x30, [sp], #32
  404d6c:	ret
  404d70:	cbnz	x8, 404d20 <ferror@plt+0x3980>
  404d74:	adds	x3, x3, #0x8
  404d78:	cinc	x1, x1, cs  // cs = hs, nlast
  404d7c:	b	404d20 <ferror@plt+0x3980>
  404d80:	cbz	x8, 404d20 <ferror@plt+0x3980>
  404d84:	adds	x3, x3, #0x8
  404d88:	cinc	x1, x1, cs  // cs = hs, nlast
  404d8c:	b	404d20 <ferror@plt+0x3980>
  404d90:	mov	x3, x4
  404d94:	mov	x7, #0x0                   	// #0
  404d98:	mov	w0, #0x0                   	// #0
  404d9c:	b	404d24 <ferror@plt+0x3984>
  404da0:	ands	x3, x9, #0xc00000
  404da4:	b.eq	404dc8 <ferror@plt+0x3a28>  // b.none
  404da8:	cmp	x3, #0x400, lsl #12
  404dac:	ccmp	x8, #0x0, #0x0, eq  // eq = none
  404db0:	b.eq	404e00 <ferror@plt+0x3a60>  // b.none
  404db4:	cmp	x3, #0x800, lsl #12
  404db8:	ccmp	x8, #0x0, #0x4, eq  // eq = none
  404dbc:	csetm	x3, eq  // eq = none
  404dc0:	mov	x1, #0x7ffe                	// #32766
  404dc4:	csel	x7, x7, x1, ne  // ne = any
  404dc8:	mov	w1, #0x14                  	// #20
  404dcc:	orr	w0, w0, w1
  404dd0:	mov	x1, x3
  404dd4:	extr	x4, x1, x3, #3
  404dd8:	lsr	x1, x1, #3
  404ddc:	mov	x2, #0x7fff                	// #32767
  404de0:	cmp	x7, x2
  404de4:	b.ne	404d48 <ferror@plt+0x39a8>  // b.any
  404de8:	orr	x2, x4, x1
  404dec:	orr	x1, x1, #0x800000000000
  404df0:	cbnz	x2, 404d48 <ferror@plt+0x39a8>
  404df4:	mov	x4, x2
  404df8:	mov	x1, x2
  404dfc:	b	404d48 <ferror@plt+0x39a8>
  404e00:	mov	x3, #0x0                   	// #0
  404e04:	b	404dc8 <ferror@plt+0x3a28>
  404e08:	bl	4053b8 <ferror@plt+0x4018>
  404e0c:	b	404d64 <ferror@plt+0x39c4>
  404e10:	mov	x3, x4
  404e14:	mov	w0, #0x0                   	// #0
  404e18:	mov	w4, #0x0                   	// #0
  404e1c:	tst	x3, #0x7
  404e20:	b.eq	404d28 <ferror@plt+0x3988>  // b.none
  404e24:	orr	w0, w0, #0x10
  404e28:	and	x2, x9, #0xc00000
  404e2c:	cmp	x2, #0x400, lsl #12
  404e30:	b.eq	404d70 <ferror@plt+0x39d0>  // b.none
  404e34:	cmp	x2, #0x800, lsl #12
  404e38:	b.eq	404d80 <ferror@plt+0x39e0>  // b.none
  404e3c:	cbz	x2, 404d0c <ferror@plt+0x396c>
  404e40:	cbnz	w4, 404d24 <ferror@plt+0x3984>
  404e44:	b	404d28 <ferror@plt+0x3988>
  404e48:	mov	x1, x2
  404e4c:	mov	x4, x12
  404e50:	b	404ce0 <ferror@plt+0x3940>
  404e54:	mov	x1, x2
  404e58:	mov	x3, x12
  404e5c:	mov	x7, #0x7fff                	// #32767
  404e60:	b	404e18 <ferror@plt+0x3a78>
  404e64:	mov	x0, #0x0                   	// #0
  404e68:	mov	x4, #0x1                   	// #1
  404e6c:	b	404548 <ferror@plt+0x31a8>
  404e70:	mov	x1, #0x0                   	// #0
  404e74:	mov	x4, #0x1                   	// #1
  404e78:	b	4046b0 <ferror@plt+0x3310>
  404e7c:	mov	x0, #0x0                   	// #0
  404e80:	mov	x4, #0x1                   	// #1
  404e84:	b	4048e8 <ferror@plt+0x3548>
  404e88:	mov	x1, #0x0                   	// #0
  404e8c:	mov	x4, #0x1                   	// #1
  404e90:	b	404aa8 <ferror@plt+0x3708>
  404e94:	mov	x0, #0x7fff                	// #32767
  404e98:	cmp	x13, x0
  404e9c:	b.eq	404be4 <ferror@plt+0x3844>  // b.none
  404ea0:	mov	w0, #0x0                   	// #0
  404ea4:	b	404b78 <ferror@plt+0x37d8>
  404ea8:	sub	w0, w4, #0x7, lsl #12
  404eac:	sub	w0, w0, #0xfff
  404eb0:	tbnz	w0, #31, 4045cc <ferror@plt+0x322c>
  404eb4:	add	x0, x7, #0x1
  404eb8:	tst	x0, #0x7ffe
  404ebc:	b.ne	4047d0 <ferror@plt+0x3430>  // b.any
  404ec0:	cbnz	x7, 404718 <ferror@plt+0x3378>
  404ec4:	orr	x0, x1, x3
  404ec8:	cbz	x0, 404e48 <ferror@plt+0x3aa8>
  404ecc:	orr	x0, x2, x12
  404ed0:	cbz	x0, 405018 <ferror@plt+0x3c78>
  404ed4:	adds	x4, x3, x12
  404ed8:	adc	x1, x2, x1
  404edc:	tbz	x1, #51, 404ce0 <ferror@plt+0x3940>
  404ee0:	and	x1, x1, #0xfff7ffffffffffff
  404ee4:	mov	x3, x4
  404ee8:	mov	x7, #0x1                   	// #1
  404eec:	mov	w0, #0x0                   	// #0
  404ef0:	b	404e18 <ferror@plt+0x3a78>
  404ef4:	mov	x1, x0
  404ef8:	mov	x3, x0
  404efc:	mov	w0, #0x0                   	// #0
  404f00:	b	404fd4 <ferror@plt+0x3c34>
  404f04:	mov	x1, x0
  404f08:	mov	x3, x0
  404f0c:	mov	w0, #0x0                   	// #0
  404f10:	b	404fd4 <ferror@plt+0x3c34>
  404f14:	mov	x1, x0
  404f18:	mov	x3, x0
  404f1c:	mov	w0, #0x0                   	// #0
  404f20:	b	404fd4 <ferror@plt+0x3c34>
  404f24:	mov	x1, x3
  404f28:	mov	w0, #0x0                   	// #0
  404f2c:	b	404fd4 <ferror@plt+0x3c34>
  404f30:	mov	x1, x3
  404f34:	mov	w0, #0x0                   	// #0
  404f38:	b	404fd4 <ferror@plt+0x3c34>
  404f3c:	mov	x1, x3
  404f40:	mov	w0, #0x0                   	// #0
  404f44:	b	404fd4 <ferror@plt+0x3c34>
  404f48:	mov	x1, x3
  404f4c:	mov	w0, #0x14                  	// #20
  404f50:	b	404fd4 <ferror@plt+0x3c34>
  404f54:	mov	x1, #0x0                   	// #0
  404f58:	mov	x3, #0x0                   	// #0
  404f5c:	mov	x8, #0x0                   	// #0
  404f60:	mov	w0, #0x14                  	// #20
  404f64:	b	404fd4 <ferror@plt+0x3c34>
  404f68:	mov	x1, #0x0                   	// #0
  404f6c:	mov	x3, #0x0                   	// #0
  404f70:	mov	w0, #0x14                  	// #20
  404f74:	b	404fd4 <ferror@plt+0x3c34>
  404f78:	mov	x1, x3
  404f7c:	mov	w0, #0x14                  	// #20
  404f80:	b	404fd4 <ferror@plt+0x3c34>
  404f84:	mov	x1, #0x0                   	// #0
  404f88:	mov	x3, #0x0                   	// #0
  404f8c:	mov	x8, #0x0                   	// #0
  404f90:	mov	w0, #0x14                  	// #20
  404f94:	b	404fd4 <ferror@plt+0x3c34>
  404f98:	mov	x1, #0x0                   	// #0
  404f9c:	mov	x3, #0x0                   	// #0
  404fa0:	mov	w0, #0x14                  	// #20
  404fa4:	b	404fd4 <ferror@plt+0x3c34>
  404fa8:	mov	x1, x0
  404fac:	mov	x3, x0
  404fb0:	mov	w0, #0x0                   	// #0
  404fb4:	b	404fd4 <ferror@plt+0x3c34>
  404fb8:	mov	x1, x0
  404fbc:	mov	x3, x0
  404fc0:	mov	w0, #0x0                   	// #0
  404fc4:	b	404fd4 <ferror@plt+0x3c34>
  404fc8:	mov	x1, x0
  404fcc:	mov	x3, x0
  404fd0:	mov	w0, #0x0                   	// #0
  404fd4:	mov	x7, #0x7fff                	// #32767
  404fd8:	b	404d28 <ferror@plt+0x3988>
  404fdc:	mov	x1, x3
  404fe0:	mov	x8, x10
  404fe4:	mov	w0, #0x0                   	// #0
  404fe8:	b	404fd4 <ferror@plt+0x3c34>
  404fec:	mov	x1, x3
  404ff0:	mov	x8, x10
  404ff4:	mov	w0, #0x0                   	// #0
  404ff8:	b	404fd4 <ferror@plt+0x3c34>
  404ffc:	mov	x1, x3
  405000:	mov	x8, x10
  405004:	mov	w0, #0x0                   	// #0
  405008:	b	404fd4 <ferror@plt+0x3c34>
  40500c:	mov	x1, x2
  405010:	mov	x3, x12
  405014:	mov	x8, x10
  405018:	mov	x4, x3
  40501c:	tst	x4, #0x7
  405020:	b.ne	404cf8 <ferror@plt+0x3958>  // b.any
  405024:	tbnz	w9, #11, 404d90 <ferror@plt+0x39f0>
  405028:	mov	x3, x4
  40502c:	mov	x7, #0x0                   	// #0
  405030:	mov	w0, #0x0                   	// #0
  405034:	b	404d28 <ferror@plt+0x3988>
  405038:	mov	x1, x5
  40503c:	mov	x3, x0
  405040:	b	405018 <ferror@plt+0x3c78>
  405044:	mov	x0, #0x7fff                	// #32767
  405048:	cmp	x13, x0
  40504c:	b.eq	4047c8 <ferror@plt+0x3428>  // b.none
  405050:	mov	x1, x2
  405054:	mov	x3, x12
  405058:	mov	w0, #0x0                   	// #0
  40505c:	b	404e18 <ferror@plt+0x3a78>
  405060:	eor	w5, w5, #0x1
  405064:	and	x10, x5, #0xff
  405068:	cmp	x8, w5, uxtb
  40506c:	b.ne	4043e4 <ferror@plt+0x3044>  // b.any
  405070:	sub	w0, w4, w11
  405074:	b	404eb0 <ferror@plt+0x3b10>
  405078:	cbz	w0, 4050c4 <ferror@plt+0x3d24>
  40507c:	lsr	w4, w0, #31
  405080:	cmp	w0, #0x0
  405084:	cneg	w0, w0, lt  // lt = tstop
  405088:	clz	x2, x0
  40508c:	mov	w1, #0x403e                	// #16446
  405090:	sub	w1, w1, w2
  405094:	sxtw	x5, w1
  405098:	mov	w2, #0x402f                	// #16431
  40509c:	sub	w1, w2, w1
  4050a0:	lsl	x0, x0, x1
  4050a4:	mov	x2, #0x0                   	// #0
  4050a8:	mov	x3, #0x0                   	// #0
  4050ac:	bfxil	x3, x0, #0, #48
  4050b0:	bfi	x3, x5, #48, #15
  4050b4:	bfi	x3, x4, #63, #1
  4050b8:	fmov	d0, x2
  4050bc:	fmov	v0.d[1], x3
  4050c0:	ret
  4050c4:	mov	x0, #0x0                   	// #0
  4050c8:	mov	x5, #0x0                   	// #0
  4050cc:	mov	x4, #0x0                   	// #0
  4050d0:	b	4050a4 <ferror@plt+0x3d04>
  4050d4:	stp	x29, x30, [sp, #-48]!
  4050d8:	mov	x29, sp
  4050dc:	str	d8, [sp, #16]
  4050e0:	str	q0, [sp, #32]
  4050e4:	ldr	x0, [sp, #32]
  4050e8:	ldr	x1, [sp, #40]
  4050ec:	mrs	x3, fpcr
  4050f0:	ubfx	x2, x1, #48, #15
  4050f4:	lsr	x4, x1, #63
  4050f8:	and	w4, w4, #0xff
  4050fc:	ubfiz	x1, x1, #3, #48
  405100:	orr	x1, x1, x0, lsr #61
  405104:	lsl	x5, x0, #3
  405108:	add	x6, x2, #0x1
  40510c:	tst	x6, #0x7ffe
  405110:	b.eq	405204 <ferror@plt+0x3e64>  // b.none
  405114:	sub	x2, x2, #0x3, lsl #12
  405118:	sub	x2, x2, #0xc00
  40511c:	cmp	x2, #0x7fe
  405120:	b.le	40515c <ferror@plt+0x3dbc>
  405124:	ands	x0, x3, #0xc00000
  405128:	b.eq	405360 <ferror@plt+0x3fc0>  // b.none
  40512c:	cmp	x0, #0x400, lsl #12
  405130:	csinc	w1, w4, wzr, eq  // eq = none
  405134:	cbz	w1, 405370 <ferror@plt+0x3fd0>
  405138:	cmp	x0, #0x800, lsl #12
  40513c:	csel	w0, w4, wzr, eq  // eq = none
  405140:	cbnz	w0, 405378 <ferror@plt+0x3fd8>
  405144:	mov	x1, #0xffffffffffffffff    	// #-1
  405148:	mov	x2, #0x7fe                 	// #2046
  40514c:	mov	w0, #0x14                  	// #20
  405150:	cmp	x2, #0x0
  405154:	cset	w6, eq  // eq = none
  405158:	b	40522c <ferror@plt+0x3e8c>
  40515c:	cmp	x2, #0x0
  405160:	b.le	40518c <ferror@plt+0x3dec>
  405164:	cmp	xzr, x0, lsl #7
  405168:	cset	x0, ne  // ne = any
  40516c:	orr	x0, x0, x5, lsr #60
  405170:	orr	x1, x0, x1, lsl #4
  405174:	mov	w0, #0x0                   	// #0
  405178:	tst	x1, #0x7
  40517c:	b.eq	405314 <ferror@plt+0x3f74>  // b.none
  405180:	cmp	x2, #0x0
  405184:	cset	w6, eq  // eq = none
  405188:	b	40522c <ferror@plt+0x3e8c>
  40518c:	cmn	x2, #0x34
  405190:	b.lt	405388 <ferror@plt+0x3fe8>  // b.tstop
  405194:	orr	x0, x1, #0x8000000000000
  405198:	mov	x1, #0x3d                  	// #61
  40519c:	sub	x1, x1, x2
  4051a0:	cmp	x1, #0x3f
  4051a4:	b.gt	4051d4 <ferror@plt+0x3e34>
  4051a8:	add	w6, w2, #0x3
  4051ac:	mov	w1, #0x3d                  	// #61
  4051b0:	sub	w2, w1, w2
  4051b4:	lsr	x2, x5, x2
  4051b8:	lsl	x1, x5, x6
  4051bc:	cmp	x1, #0x0
  4051c0:	cset	x1, ne  // ne = any
  4051c4:	orr	x2, x2, x1
  4051c8:	lsl	x1, x0, x6
  4051cc:	orr	x1, x1, x2
  4051d0:	b	405214 <ferror@plt+0x3e74>
  4051d4:	mov	w6, #0xfffffffd            	// #-3
  4051d8:	sub	w6, w6, w2
  4051dc:	lsr	x6, x0, x6
  4051e0:	add	w2, w2, #0x43
  4051e4:	lsl	x0, x0, x2
  4051e8:	cmp	x1, #0x40
  4051ec:	csel	x0, x0, xzr, ne  // ne = any
  4051f0:	orr	x0, x0, x5
  4051f4:	cmp	x0, #0x0
  4051f8:	cset	x1, ne  // ne = any
  4051fc:	orr	x1, x6, x1
  405200:	b	405214 <ferror@plt+0x3e74>
  405204:	cbnz	x2, 405250 <ferror@plt+0x3eb0>
  405208:	orr	x1, x1, x5
  40520c:	cmp	x1, #0x0
  405210:	cset	x1, ne  // ne = any
  405214:	cmp	x1, #0x0
  405218:	cset	w6, ne  // ne = any
  40521c:	tst	x1, #0x7
  405220:	b.eq	4053a8 <ferror@plt+0x4008>  // b.none
  405224:	mov	w0, #0x0                   	// #0
  405228:	mov	x2, #0x0                   	// #0
  40522c:	orr	w0, w0, #0x10
  405230:	and	x5, x3, #0xc00000
  405234:	cmp	x5, #0x400, lsl #12
  405238:	b.eq	4052b4 <ferror@plt+0x3f14>  // b.none
  40523c:	cmp	x5, #0x800, lsl #12
  405240:	b.eq	4052c4 <ferror@plt+0x3f24>  // b.none
  405244:	cbz	x5, 405280 <ferror@plt+0x3ee0>
  405248:	cbnz	w6, 405294 <ferror@plt+0x3ef4>
  40524c:	b	405298 <ferror@plt+0x3ef8>
  405250:	orr	x0, x1, x5
  405254:	cbz	x0, 405380 <ferror@plt+0x3fe0>
  405258:	lsr	x0, x1, #50
  40525c:	eor	w0, w0, #0x1
  405260:	mov	x6, #0x7fff                	// #32767
  405264:	cmp	x2, x6
  405268:	csel	w0, w0, wzr, eq  // eq = none
  40526c:	extr	x1, x1, x5, #60
  405270:	and	x1, x1, #0xfffffffffffffff8
  405274:	orr	x1, x1, #0x40000000000000
  405278:	mov	x2, #0x7ff                 	// #2047
  40527c:	b	405178 <ferror@plt+0x3dd8>
  405280:	and	x7, x1, #0xf
  405284:	add	x5, x1, #0x4
  405288:	cmp	x7, #0x4
  40528c:	csel	x1, x5, x1, ne  // ne = any
  405290:	cbz	w6, 405298 <ferror@plt+0x3ef8>
  405294:	orr	w0, w0, #0x8
  405298:	tbz	x1, #55, 405314 <ferror@plt+0x3f74>
  40529c:	add	x2, x2, #0x1
  4052a0:	cmp	x2, #0x7ff
  4052a4:	b.eq	4052e0 <ferror@plt+0x3f40>  // b.none
  4052a8:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  4052ac:	and	x1, x3, x1, lsr #3
  4052b0:	b	405328 <ferror@plt+0x3f88>
  4052b4:	add	x5, x1, #0x8
  4052b8:	cmp	w4, #0x0
  4052bc:	csel	x1, x5, x1, eq  // eq = none
  4052c0:	b	405290 <ferror@plt+0x3ef0>
  4052c4:	add	x5, x1, #0x8
  4052c8:	cmp	w4, #0x0
  4052cc:	csel	x1, x5, x1, ne  // ne = any
  4052d0:	b	405290 <ferror@plt+0x3ef0>
  4052d4:	mov	w0, #0x0                   	// #0
  4052d8:	mov	x2, #0x0                   	// #0
  4052dc:	b	405294 <ferror@plt+0x3ef4>
  4052e0:	ands	x1, x3, #0xc00000
  4052e4:	b.eq	40530c <ferror@plt+0x3f6c>  // b.none
  4052e8:	cmp	x1, #0x400, lsl #12
  4052ec:	csinc	w3, w4, wzr, eq  // eq = none
  4052f0:	cbz	w3, 405350 <ferror@plt+0x3fb0>
  4052f4:	cmp	x1, #0x800, lsl #12
  4052f8:	csel	w3, w4, wzr, eq  // eq = none
  4052fc:	cmp	w3, #0x0
  405300:	csetm	x1, eq  // eq = none
  405304:	mov	x3, #0x7fe                 	// #2046
  405308:	csel	x2, x2, x3, ne  // ne = any
  40530c:	mov	w3, #0x14                  	// #20
  405310:	orr	w0, w0, w3
  405314:	lsr	x1, x1, #3
  405318:	cmp	x2, #0x7ff
  40531c:	orr	x3, x1, #0x8000000000000
  405320:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  405324:	csel	x1, x3, x1, ne  // ne = any
  405328:	mov	x3, #0x0                   	// #0
  40532c:	bfxil	x3, x1, #0, #52
  405330:	bfi	x3, x2, #52, #11
  405334:	bfi	x3, x4, #63, #1
  405338:	fmov	d8, x3
  40533c:	cbnz	w0, 405358 <ferror@plt+0x3fb8>
  405340:	fmov	d0, d8
  405344:	ldr	d8, [sp, #16]
  405348:	ldp	x29, x30, [sp], #48
  40534c:	ret
  405350:	mov	x1, #0x0                   	// #0
  405354:	b	40530c <ferror@plt+0x3f6c>
  405358:	bl	4053b8 <ferror@plt+0x4018>
  40535c:	b	405340 <ferror@plt+0x3fa0>
  405360:	mov	w0, #0x14                  	// #20
  405364:	mov	x2, #0x7ff                 	// #2047
  405368:	mov	x1, #0x0                   	// #0
  40536c:	b	405298 <ferror@plt+0x3ef8>
  405370:	mov	w0, #0x14                  	// #20
  405374:	b	405364 <ferror@plt+0x3fc4>
  405378:	mov	w0, #0x14                  	// #20
  40537c:	b	405364 <ferror@plt+0x3fc4>
  405380:	mov	w0, #0x0                   	// #0
  405384:	b	405364 <ferror@plt+0x3fc4>
  405388:	mov	x1, #0x1                   	// #1
  40538c:	mov	x2, #0x0                   	// #0
  405390:	mov	w0, #0x0                   	// #0
  405394:	b	405150 <ferror@plt+0x3db0>
  405398:	tbnz	w3, #11, 4052d4 <ferror@plt+0x3f34>
  40539c:	mov	x2, #0x0                   	// #0
  4053a0:	mov	w0, #0x0                   	// #0
  4053a4:	b	405298 <ferror@plt+0x3ef8>
  4053a8:	cbnz	x1, 405398 <ferror@plt+0x3ff8>
  4053ac:	mov	x2, #0x0                   	// #0
  4053b0:	mov	w0, #0x0                   	// #0
  4053b4:	b	405298 <ferror@plt+0x3ef8>
  4053b8:	tbz	w0, #0, 4053c8 <ferror@plt+0x4028>
  4053bc:	movi	v1.2s, #0x0
  4053c0:	fdiv	s0, s1, s1
  4053c4:	mrs	x1, fpsr
  4053c8:	tbz	w0, #1, 4053dc <ferror@plt+0x403c>
  4053cc:	fmov	s1, #1.000000000000000000e+00
  4053d0:	movi	v2.2s, #0x0
  4053d4:	fdiv	s0, s1, s2
  4053d8:	mrs	x1, fpsr
  4053dc:	tbz	w0, #2, 4053fc <ferror@plt+0x405c>
  4053e0:	mov	w1, #0x7f7fffff            	// #2139095039
  4053e4:	fmov	s1, w1
  4053e8:	mov	w1, #0xc5ae                	// #50606
  4053ec:	movk	w1, #0x749d, lsl #16
  4053f0:	fmov	s2, w1
  4053f4:	fadd	s0, s1, s2
  4053f8:	mrs	x1, fpsr
  4053fc:	tbz	w0, #3, 40540c <ferror@plt+0x406c>
  405400:	movi	v1.2s, #0x80, lsl #16
  405404:	fmul	s0, s1, s1
  405408:	mrs	x1, fpsr
  40540c:	tbz	w0, #4, 405424 <ferror@plt+0x4084>
  405410:	mov	w0, #0x7f7fffff            	// #2139095039
  405414:	fmov	s1, w0
  405418:	fmov	s2, #1.000000000000000000e+00
  40541c:	fsub	s0, s1, s2
  405420:	mrs	x0, fpsr
  405424:	ret
  405428:	stp	x29, x30, [sp, #-64]!
  40542c:	mov	x29, sp
  405430:	stp	x19, x20, [sp, #16]
  405434:	adrp	x20, 415000 <ferror@plt+0x13c60>
  405438:	add	x20, x20, #0xdc0
  40543c:	stp	x21, x22, [sp, #32]
  405440:	adrp	x21, 415000 <ferror@plt+0x13c60>
  405444:	add	x21, x21, #0xdb8
  405448:	sub	x20, x20, x21
  40544c:	mov	w22, w0
  405450:	stp	x23, x24, [sp, #48]
  405454:	mov	x23, x1
  405458:	mov	x24, x2
  40545c:	bl	4010d8 <_exit@plt-0x38>
  405460:	cmp	xzr, x20, asr #3
  405464:	b.eq	405490 <ferror@plt+0x40f0>  // b.none
  405468:	asr	x20, x20, #3
  40546c:	mov	x19, #0x0                   	// #0
  405470:	ldr	x3, [x21, x19, lsl #3]
  405474:	mov	x2, x24
  405478:	add	x19, x19, #0x1
  40547c:	mov	x1, x23
  405480:	mov	w0, w22
  405484:	blr	x3
  405488:	cmp	x20, x19
  40548c:	b.ne	405470 <ferror@plt+0x40d0>  // b.any
  405490:	ldp	x19, x20, [sp, #16]
  405494:	ldp	x21, x22, [sp, #32]
  405498:	ldp	x23, x24, [sp, #48]
  40549c:	ldp	x29, x30, [sp], #64
  4054a0:	ret
  4054a4:	nop
  4054a8:	ret
  4054ac:	nop
  4054b0:	adrp	x2, 416000 <ferror@plt+0x14c60>
  4054b4:	mov	x1, #0x0                   	// #0
  4054b8:	ldr	x2, [x2, #344]
  4054bc:	b	401170 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004054c0 <.fini>:
  4054c0:	stp	x29, x30, [sp, #-16]!
  4054c4:	mov	x29, sp
  4054c8:	ldp	x29, x30, [sp], #16
  4054cc:	ret
