Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 10 13:09:12 2024
| Host         : DESKTOP-7070VCE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file siren_timing_summary_routed.rpt -pb siren_timing_summary_routed.pb -rpx siren_timing_summary_routed.rpx -warn_on_violation
| Design       : siren
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    45          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: tcount_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tcount_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: tcount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.532        0.000                      0                   22        0.268        0.000                      0                   22        9.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_50MHz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50MHz          17.532        0.000                      0                   22        0.268        0.000                      0                   22        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_50MHz                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz
  To Clock:  clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack       17.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.532ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 1.692ns (68.539%)  route 0.777ns (31.461%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.777     6.544    tcount_reg_n_0_[5]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    tcount_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    tcount_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.446    tcount_reg[12]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.780 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.780    tcount_reg[16]_i_1_n_6
    SLICE_X0Y107         FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.588    25.010    clk_50MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.275    25.285    
                         clock uncertainty           -0.035    25.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)        0.062    25.312    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                         25.312    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                 17.532    

Slack (MET) :             17.553ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.671ns (68.269%)  route 0.777ns (31.731%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.777     6.544    tcount_reg_n_0_[5]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    tcount_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    tcount_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.446    tcount_reg[12]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.759 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.759    tcount_reg[16]_i_1_n_4
    SLICE_X0Y107         FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.588    25.010    clk_50MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  tcount_reg[19]/C
                         clock pessimism              0.275    25.285    
                         clock uncertainty           -0.035    25.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)        0.062    25.312    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         25.312    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                 17.553    

Slack (MET) :             17.627ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.597ns (67.280%)  route 0.777ns (32.720%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.777     6.544    tcount_reg_n_0_[5]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    tcount_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    tcount_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.446    tcount_reg[12]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.685 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.685    tcount_reg[16]_i_1_n_5
    SLICE_X0Y107         FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.588    25.010    clk_50MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  tcount_reg[18]/C
                         clock pessimism              0.275    25.285    
                         clock uncertainty           -0.035    25.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)        0.062    25.312    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         25.312    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                 17.627    

Slack (MET) :             17.643ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 1.581ns (67.058%)  route 0.777ns (32.942%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.777     6.544    tcount_reg_n_0_[5]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    tcount_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    tcount_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.446    tcount_reg[12]_i_1_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.669 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.669    tcount_reg[16]_i_1_n_7
    SLICE_X0Y107         FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.588    25.010    clk_50MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.275    25.285    
                         clock uncertainty           -0.035    25.250    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)        0.062    25.312    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                         25.312    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                 17.643    

Slack (MET) :             17.647ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 1.578ns (67.016%)  route 0.777ns (32.984%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 25.011 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.777     6.544    tcount_reg_n_0_[5]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    tcount_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    tcount_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.666 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.666    tcount_reg[12]_i_1_n_6
    SLICE_X0Y106         FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.589    25.011    clk_50MHz_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.275    25.286    
                         clock uncertainty           -0.035    25.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.062    25.313    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                         25.313    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                 17.647    

Slack (MET) :             17.668ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 1.557ns (66.719%)  route 0.777ns (33.281%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 25.011 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.777     6.544    tcount_reg_n_0_[5]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    tcount_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    tcount_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.645 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.645    tcount_reg[12]_i_1_n_4
    SLICE_X0Y106         FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.589    25.011    clk_50MHz_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  tcount_reg[15]/C
                         clock pessimism              0.275    25.286    
                         clock uncertainty           -0.035    25.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.062    25.313    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         25.313    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                 17.668    

Slack (MET) :             17.675ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.704ns (30.653%)  route 1.593ns (69.347%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 25.011 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.931     6.699    tcount_reg_n_0_[5]
    SLICE_X1Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.823 r  dac_load_R_i_3/O
                         net (fo=2, routed)           0.661     7.484    dac_load_R_i_3_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I1_O)        0.124     7.608 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     7.608    dac_load_L0
    SLICE_X1Y104         FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.589    25.011    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_L_reg/C
                         clock pessimism              0.278    25.289    
                         clock uncertainty           -0.035    25.254    
    SLICE_X1Y104         FDRE (Setup_fdre_C_D)        0.029    25.283    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         25.283    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 17.675    

Slack (MET) :             17.679ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.704ns (30.680%)  route 1.591ns (69.320%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 25.011 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.931     6.699    tcount_reg_n_0_[5]
    SLICE_X1Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.823 r  dac_load_R_i_3/O
                         net (fo=2, routed)           0.659     7.482    dac_load_R_i_3_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I5_O)        0.124     7.606 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     7.606    dac_load_R0
    SLICE_X1Y104         FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.589    25.011    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_R_reg/C
                         clock pessimism              0.278    25.289    
                         clock uncertainty           -0.035    25.254    
    SLICE_X1Y104         FDRE (Setup_fdre_C_D)        0.031    25.285    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                         25.285    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                 17.679    

Slack (MET) :             17.742ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 1.483ns (65.629%)  route 0.777ns (34.371%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 25.011 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.777     6.544    tcount_reg_n_0_[5]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    tcount_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    tcount_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.571 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.571    tcount_reg[12]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.589    25.011    clk_50MHz_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  tcount_reg[14]/C
                         clock pessimism              0.275    25.286    
                         clock uncertainty           -0.035    25.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.062    25.313    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         25.313    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                 17.742    

Slack (MET) :             17.758ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.467ns (65.384%)  route 0.777ns (34.616%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 25.011 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.777     6.544    tcount_reg_n_0_[5]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    tcount_reg[4]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    tcount_reg[8]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.555 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.555    tcount_reg[12]_i_1_n_7
    SLICE_X0Y106         FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.589    25.011    clk_50MHz_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.275    25.286    
                         clock uncertainty           -0.035    25.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.062    25.313    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                         25.313    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                 17.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tcount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    clk_50MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  tcount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tcount_reg[18]/Q
                         net (fo=1, routed)           0.121     1.779    tcount_reg_n_0_[18]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    tcount_reg[16]_i_1_n_5
    SLICE_X0Y107         FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    clk_50MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  tcount_reg[18]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105     1.621    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  tcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  tcount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.780    tcount_reg_n_0_[10]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  tcount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    tcount_reg[8]_i_1_n_5
    SLICE_X0Y105         FDRE                                         r  tcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    clk_50MHz_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  tcount_reg[10]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105     1.622    tcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  tcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  tcount_reg[14]/Q
                         net (fo=1, routed)           0.121     1.780    tcount_reg_n_0_[14]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    tcount_reg[12]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    clk_50MHz_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  tcount_reg[14]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105     1.622    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 tcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  tcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  tcount_reg[2]/Q
                         net (fo=3, routed)           0.134     1.792    tcount_reg_n_0_[2]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  tcount_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    tcount_reg[0]_i_1_n_5
    SLICE_X0Y103         FDRE                                         r  tcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    clk_50MHz_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  tcount_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    tcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 tcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  tcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  tcount_reg[6]/Q
                         net (fo=3, routed)           0.144     1.803    tcount_reg_n_0_[6]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.914 r  tcount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    tcount_reg[4]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  tcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    clk_50MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  tcount_reg[6]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    tcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tcount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    clk_50MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  tcount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tcount_reg[18]/Q
                         net (fo=1, routed)           0.121     1.779    tcount_reg_n_0_[18]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.923 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    tcount_reg[16]_i_1_n_4
    SLICE_X0Y107         FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    clk_50MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  tcount_reg[19]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105     1.621    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  tcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  tcount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.780    tcount_reg_n_0_[10]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.924 r  tcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    tcount_reg[8]_i_1_n_4
    SLICE_X0Y105         FDRE                                         r  tcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    clk_50MHz_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  tcount_reg[11]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105     1.622    tcount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  tcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  tcount_reg[14]/Q
                         net (fo=1, routed)           0.121     1.780    tcount_reg_n_0_[14]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.924 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    tcount_reg[12]_i_1_n_4
    SLICE_X0Y106         FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    clk_50MHz_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  tcount_reg[15]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105     1.622    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 tcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  tcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  tcount_reg[2]/Q
                         net (fo=3, routed)           0.134     1.792    tcount_reg_n_0_[2]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.936 r  tcount_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    tcount_reg[0]_i_1_n_4
    SLICE_X0Y103         FDRE                                         r  tcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    clk_50MHz_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  tcount_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    tcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.189%)  route 0.235ns (55.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  tcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  tcount_reg[8]/Q
                         net (fo=3, routed)           0.235     1.893    tcount_reg_n_0_[8]
    SLICE_X1Y104         LUT6 (Prop_lut6_I2_O)        0.045     1.938 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     1.938    dac_load_L0
    SLICE_X1Y104         FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.036    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_L_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.091     1.624    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y104    dac_load_L_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y104    dac_load_R_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y103    tcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y105    tcount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y105    tcount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y106    tcount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y106    tcount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y106    tcount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y106    tcount_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104    dac_load_L_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104    dac_load_L_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104    dac_load_R_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104    dac_load_R_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y103    tcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y103    tcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105    tcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105    tcount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105    tcount_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105    tcount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104    dac_load_L_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104    dac_load_L_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104    dac_load_R_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104    dac_load_R_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y103    tcount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y103    tcount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105    tcount_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105    tcount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105    tcount_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105    tcount_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_inst/sreg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_SDIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.845ns  (logic 3.980ns (68.089%)  route 1.865ns (31.911%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE                         0.000     0.000 r  dac_inst/sreg_reg[15]/C
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  dac_inst/sreg_reg[15]/Q
                         net (fo=1, routed)           1.865     2.324    dac_SDIN_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.521     5.845 r  dac_SDIN_OBUF_inst/O
                         net (fo=0)                   0.000     5.845    dac_SDIN
    G17                                                               r  dac_SDIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wail_inst/curr_pitch_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wail_inst/curr_pitch_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.077ns  (logic 2.089ns (41.148%)  route 2.988ns (58.852%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  wail_inst/curr_pitch_reg[11]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  wail_inst/curr_pitch_reg[11]/Q
                         net (fo=7, routed)           1.016     1.472    wail_inst/in[11]
    SLICE_X4Y109         LUT5 (Prop_lut5_I2_O)        0.149     1.621 f  wail_inst/updn_i_4/O
                         net (fo=1, routed)           0.965     2.586    wail_inst/updn_i_4_n_0
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.332     2.918 f  wail_inst/updn_i_2/O
                         net (fo=10, routed)          0.469     3.387    wail_inst/updn_i_2_n_0
    SLICE_X3Y107         LUT3 (Prop_lut3_I2_O)        0.124     3.511 r  wail_inst/i___1_carry_i_1/O
                         net (fo=1, routed)           0.537     4.049    wail_inst/p_0_in0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.629 r  wail_inst/_inferred__1/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.629    wail_inst/_inferred__1/i___1_carry_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  wail_inst/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.743    wail_inst/_inferred__1/i___1_carry__0_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.077 r  wail_inst/_inferred__1/i___1_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.077    wail_inst/curr_pitch[12]
    SLICE_X1Y109         FDRE                                         r  wail_inst/curr_pitch_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wail_inst/curr_pitch_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wail_inst/curr_pitch_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.982ns  (logic 1.994ns (40.025%)  route 2.988ns (59.975%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  wail_inst/curr_pitch_reg[11]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  wail_inst/curr_pitch_reg[11]/Q
                         net (fo=7, routed)           1.016     1.472    wail_inst/in[11]
    SLICE_X4Y109         LUT5 (Prop_lut5_I2_O)        0.149     1.621 f  wail_inst/updn_i_4/O
                         net (fo=1, routed)           0.965     2.586    wail_inst/updn_i_4_n_0
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.332     2.918 f  wail_inst/updn_i_2/O
                         net (fo=10, routed)          0.469     3.387    wail_inst/updn_i_2_n_0
    SLICE_X3Y107         LUT3 (Prop_lut3_I2_O)        0.124     3.511 r  wail_inst/i___1_carry_i_1/O
                         net (fo=1, routed)           0.537     4.049    wail_inst/p_0_in0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.629 r  wail_inst/_inferred__1/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.629    wail_inst/_inferred__1/i___1_carry_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  wail_inst/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.743    wail_inst/_inferred__1/i___1_carry__0_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.982 r  wail_inst/_inferred__1/i___1_carry__1/O[2]
                         net (fo=1, routed)           0.000     4.982    wail_inst/curr_pitch[13]
    SLICE_X1Y109         FDRE                                         r  wail_inst/curr_pitch_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wail_inst/curr_pitch_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wail_inst/curr_pitch_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.966ns  (logic 1.978ns (39.832%)  route 2.988ns (60.168%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  wail_inst/curr_pitch_reg[11]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  wail_inst/curr_pitch_reg[11]/Q
                         net (fo=7, routed)           1.016     1.472    wail_inst/in[11]
    SLICE_X4Y109         LUT5 (Prop_lut5_I2_O)        0.149     1.621 f  wail_inst/updn_i_4/O
                         net (fo=1, routed)           0.965     2.586    wail_inst/updn_i_4_n_0
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.332     2.918 f  wail_inst/updn_i_2/O
                         net (fo=10, routed)          0.469     3.387    wail_inst/updn_i_2_n_0
    SLICE_X3Y107         LUT3 (Prop_lut3_I2_O)        0.124     3.511 r  wail_inst/i___1_carry_i_1/O
                         net (fo=1, routed)           0.537     4.049    wail_inst/p_0_in0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.629 r  wail_inst/_inferred__1/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.629    wail_inst/_inferred__1/i___1_carry_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.743 r  wail_inst/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.743    wail_inst/_inferred__1/i___1_carry__0_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.966 r  wail_inst/_inferred__1/i___1_carry__1/O[0]
                         net (fo=1, routed)           0.000     4.966    wail_inst/curr_pitch[11]
    SLICE_X1Y109         FDRE                                         r  wail_inst/curr_pitch_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wail_inst/curr_pitch_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wail_inst/curr_pitch_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 1.975ns (39.796%)  route 2.988ns (60.204%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  wail_inst/curr_pitch_reg[11]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  wail_inst/curr_pitch_reg[11]/Q
                         net (fo=7, routed)           1.016     1.472    wail_inst/in[11]
    SLICE_X4Y109         LUT5 (Prop_lut5_I2_O)        0.149     1.621 f  wail_inst/updn_i_4/O
                         net (fo=1, routed)           0.965     2.586    wail_inst/updn_i_4_n_0
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.332     2.918 f  wail_inst/updn_i_2/O
                         net (fo=10, routed)          0.469     3.387    wail_inst/updn_i_2_n_0
    SLICE_X3Y107         LUT3 (Prop_lut3_I2_O)        0.124     3.511 r  wail_inst/i___1_carry_i_1/O
                         net (fo=1, routed)           0.537     4.049    wail_inst/p_0_in0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.629 r  wail_inst/_inferred__1/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.629    wail_inst/_inferred__1/i___1_carry_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.963 r  wail_inst/_inferred__1/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.000     4.963    wail_inst/curr_pitch[8]
    SLICE_X1Y108         FDRE                                         r  wail_inst/curr_pitch_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wail_inst/curr_pitch_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wail_inst/curr_pitch_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.942ns  (logic 1.954ns (39.540%)  route 2.988ns (60.460%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  wail_inst/curr_pitch_reg[11]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  wail_inst/curr_pitch_reg[11]/Q
                         net (fo=7, routed)           1.016     1.472    wail_inst/in[11]
    SLICE_X4Y109         LUT5 (Prop_lut5_I2_O)        0.149     1.621 f  wail_inst/updn_i_4/O
                         net (fo=1, routed)           0.965     2.586    wail_inst/updn_i_4_n_0
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.332     2.918 f  wail_inst/updn_i_2/O
                         net (fo=10, routed)          0.469     3.387    wail_inst/updn_i_2_n_0
    SLICE_X3Y107         LUT3 (Prop_lut3_I2_O)        0.124     3.511 r  wail_inst/i___1_carry_i_1/O
                         net (fo=1, routed)           0.537     4.049    wail_inst/p_0_in0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.629 r  wail_inst/_inferred__1/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.629    wail_inst/_inferred__1/i___1_carry_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.942 r  wail_inst/_inferred__1/i___1_carry__0/O[3]
                         net (fo=1, routed)           0.000     4.942    wail_inst/curr_pitch[10]
    SLICE_X1Y108         FDRE                                         r  wail_inst/curr_pitch_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wail_inst/curr_pitch_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wail_inst/curr_pitch_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.868ns  (logic 1.880ns (38.621%)  route 2.988ns (61.379%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  wail_inst/curr_pitch_reg[11]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  wail_inst/curr_pitch_reg[11]/Q
                         net (fo=7, routed)           1.016     1.472    wail_inst/in[11]
    SLICE_X4Y109         LUT5 (Prop_lut5_I2_O)        0.149     1.621 f  wail_inst/updn_i_4/O
                         net (fo=1, routed)           0.965     2.586    wail_inst/updn_i_4_n_0
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.332     2.918 f  wail_inst/updn_i_2/O
                         net (fo=10, routed)          0.469     3.387    wail_inst/updn_i_2_n_0
    SLICE_X3Y107         LUT3 (Prop_lut3_I2_O)        0.124     3.511 r  wail_inst/i___1_carry_i_1/O
                         net (fo=1, routed)           0.537     4.049    wail_inst/p_0_in0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.629 r  wail_inst/_inferred__1/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.629    wail_inst/_inferred__1/i___1_carry_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.868 r  wail_inst/_inferred__1/i___1_carry__0/O[2]
                         net (fo=1, routed)           0.000     4.868    wail_inst/curr_pitch[9]
    SLICE_X1Y108         FDRE                                         r  wail_inst/curr_pitch_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wail_inst/curr_pitch_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wail_inst/curr_pitch_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.852ns  (logic 1.864ns (38.418%)  route 2.988ns (61.582%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  wail_inst/curr_pitch_reg[11]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  wail_inst/curr_pitch_reg[11]/Q
                         net (fo=7, routed)           1.016     1.472    wail_inst/in[11]
    SLICE_X4Y109         LUT5 (Prop_lut5_I2_O)        0.149     1.621 f  wail_inst/updn_i_4/O
                         net (fo=1, routed)           0.965     2.586    wail_inst/updn_i_4_n_0
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.332     2.918 f  wail_inst/updn_i_2/O
                         net (fo=10, routed)          0.469     3.387    wail_inst/updn_i_2_n_0
    SLICE_X3Y107         LUT3 (Prop_lut3_I2_O)        0.124     3.511 r  wail_inst/i___1_carry_i_1/O
                         net (fo=1, routed)           0.537     4.049    wail_inst/p_0_in0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.629 r  wail_inst/_inferred__1/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.629    wail_inst/_inferred__1/i___1_carry_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.852 r  wail_inst/_inferred__1/i___1_carry__0/O[0]
                         net (fo=1, routed)           0.000     4.852    wail_inst/curr_pitch[7]
    SLICE_X1Y108         FDRE                                         r  wail_inst/curr_pitch_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wail_inst/curr_pitch_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wail_inst/curr_pitch_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.691ns  (logic 1.703ns (36.305%)  route 2.988ns (63.695%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  wail_inst/curr_pitch_reg[11]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  wail_inst/curr_pitch_reg[11]/Q
                         net (fo=7, routed)           1.016     1.472    wail_inst/in[11]
    SLICE_X4Y109         LUT5 (Prop_lut5_I2_O)        0.149     1.621 f  wail_inst/updn_i_4/O
                         net (fo=1, routed)           0.965     2.586    wail_inst/updn_i_4_n_0
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.332     2.918 f  wail_inst/updn_i_2/O
                         net (fo=10, routed)          0.469     3.387    wail_inst/updn_i_2_n_0
    SLICE_X3Y107         LUT3 (Prop_lut3_I2_O)        0.124     3.511 r  wail_inst/i___1_carry_i_1/O
                         net (fo=1, routed)           0.537     4.049    wail_inst/p_0_in0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     4.691 r  wail_inst/_inferred__1/i___1_carry/O[3]
                         net (fo=1, routed)           0.000     4.691    wail_inst/curr_pitch[6]
    SLICE_X1Y107         FDRE                                         r  wail_inst/curr_pitch_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wail_inst/curr_pitch_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wail_inst/curr_pitch_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.647ns  (logic 1.659ns (35.702%)  route 2.988ns (64.298%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  wail_inst/curr_pitch_reg[11]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  wail_inst/curr_pitch_reg[11]/Q
                         net (fo=7, routed)           1.016     1.472    wail_inst/in[11]
    SLICE_X4Y109         LUT5 (Prop_lut5_I2_O)        0.149     1.621 f  wail_inst/updn_i_4/O
                         net (fo=1, routed)           0.965     2.586    wail_inst/updn_i_4_n_0
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.332     2.918 f  wail_inst/updn_i_2/O
                         net (fo=10, routed)          0.469     3.387    wail_inst/updn_i_2_n_0
    SLICE_X3Y107         LUT3 (Prop_lut3_I2_O)        0.124     3.511 r  wail_inst/i___1_carry_i_1/O
                         net (fo=1, routed)           0.537     4.049    wail_inst/p_0_in0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     4.647 r  wail_inst/_inferred__1/i___1_carry/O[1]
                         net (fo=1, routed)           0.000     4.647    wail_inst/curr_pitch[4]
    SLICE_X1Y107         FDRE                                         r  wail_inst/curr_pitch_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wail_inst/curr_pitch_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wail_inst/curr_pitch_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE                         0.000     0.000 r  wail_inst/curr_pitch_reg[2]/C
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  wail_inst/curr_pitch_reg[2]/Q
                         net (fo=4, routed)           0.079     0.220    wail_inst/in[2]
    SLICE_X3Y107         FDRE                                         r  wail_inst/curr_pitch_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.191ns (66.350%)  route 0.097ns (33.650%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE                         0.000     0.000 r  dac_inst/sreg_reg[0]/C
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[0]/Q
                         net (fo=1, routed)           0.097     0.243    wail_inst/tgen/sreg_reg[15][0]
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.045     0.288 r  wail_inst/tgen/sreg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.288    dac_inst/D[1]
    SLICE_X4Y108         FDRE                                         r  dac_inst/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.191ns (66.350%)  route 0.097ns (33.650%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE                         0.000     0.000 r  dac_inst/sreg_reg[6]/C
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[6]/Q
                         net (fo=1, routed)           0.097     0.243    wail_inst/tgen/sreg_reg[15][6]
    SLICE_X4Y109         LUT6 (Prop_lut6_I5_O)        0.045     0.288 r  wail_inst/tgen/sreg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.288    dac_inst/D[7]
    SLICE_X4Y109         FDRE                                         r  dac_inst/sreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.191ns (61.932%)  route 0.117ns (38.068%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE                         0.000     0.000 r  dac_inst/sreg_reg[9]/C
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[9]/Q
                         net (fo=1, routed)           0.117     0.263    wail_inst/tgen/sreg_reg[15][9]
    SLICE_X4Y110         LUT6 (Prop_lut6_I5_O)        0.045     0.308 r  wail_inst/tgen/sreg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.308    dac_inst/D[10]
    SLICE_X4Y110         FDRE                                         r  dac_inst/sreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.191ns (58.244%)  route 0.137ns (41.756%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE                         0.000     0.000 r  dac_inst/sreg_reg[2]/C
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[2]/Q
                         net (fo=1, routed)           0.137     0.283    wail_inst/tgen/sreg_reg[15][2]
    SLICE_X5Y108         LUT6 (Prop_lut6_I5_O)        0.045     0.328 r  wail_inst/tgen/sreg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.328    dac_inst/D[3]
    SLICE_X5Y108         FDRE                                         r  dac_inst/sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wail_inst/tgen/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.209ns (61.024%)  route 0.133ns (38.976%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE                         0.000     0.000 r  wail_inst/tgen/count_reg[15]/C
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  wail_inst/tgen/count_reg[15]/Q
                         net (fo=16, routed)          0.133     0.297    wail_inst/tgen/count_reg[15]
    SLICE_X5Y109         LUT6 (Prop_lut6_I2_O)        0.045     0.342 r  wail_inst/tgen/sreg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.342    dac_inst/D[6]
    SLICE_X5Y109         FDRE                                         r  dac_inst/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wail_inst/curr_pitch_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wail_inst/curr_pitch_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.128ns (37.119%)  route 0.217ns (62.881%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE                         0.000     0.000 r  wail_inst/curr_pitch_reg[1]/C
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  wail_inst/curr_pitch_reg[1]/Q
                         net (fo=4, routed)           0.217     0.345    wail_inst/in[1]
    SLICE_X3Y107         FDRE                                         r  wail_inst/curr_pitch_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.191ns (54.157%)  route 0.162ns (45.843%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE                         0.000     0.000 r  dac_inst/sreg_reg[10]/C
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[10]/Q
                         net (fo=1, routed)           0.162     0.308    wail_inst/tgen/sreg_reg[15][10]
    SLICE_X4Y110         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  wail_inst/tgen/sreg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.353    dac_inst/D[11]
    SLICE_X4Y110         FDRE                                         r  dac_inst/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.191ns (54.157%)  route 0.162ns (45.843%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE                         0.000     0.000 r  dac_inst/sreg_reg[14]/C
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[14]/Q
                         net (fo=1, routed)           0.162     0.308    wail_inst/tgen/sreg_reg[15][14]
    SLICE_X0Y109         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  wail_inst/tgen/sreg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.353    dac_inst/D[15]
    SLICE_X0Y109         FDRE                                         r  dac_inst/sreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.191ns (54.157%)  route 0.162ns (45.843%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE                         0.000     0.000 r  dac_inst/sreg_reg[1]/C
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[1]/Q
                         net (fo=1, routed)           0.162     0.308    wail_inst/tgen/sreg_reg[15][1]
    SLICE_X4Y108         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  wail_inst/tgen/sreg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    dac_inst/D[2]
    SLICE_X4Y108         FDRE                                         r  dac_inst/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50MHz
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.048ns  (logic 4.377ns (62.104%)  route 2.671ns (37.896%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  tcount_reg[1]/Q
                         net (fo=4, routed)           0.804     6.571    tcount_reg_n_0_[1]
    SLICE_X1Y104         LUT1 (Prop_lut1_I0_O)        0.153     6.724 r  dac_MCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.867     8.591    dac_MCLK_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.768    12.359 r  dac_MCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.359    dac_MCLK
    C17                                                               r  dac_MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.650ns  (logic 4.004ns (60.208%)  route 2.646ns (39.792%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  tcount_reg[4]/Q
                         net (fo=20, routed)          2.646     8.414    dac_SCLK_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.548    11.961 r  dac_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    11.961    dac_SCLK
    E18                                                               r  dac_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_LRCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.723ns  (logic 4.011ns (70.084%)  route 1.712ns (29.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  tcount_reg[9]/Q
                         net (fo=19, routed)          1.712     7.480    dac_LRCK_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.555    11.035 r  dac_LRCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.035    dac_LRCK
    D18                                                               r  dac_LRCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.408ns  (logic 0.704ns (20.656%)  route 2.704ns (79.344%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  dac_load_L_reg/Q
                         net (fo=5, routed)           1.368     7.136    dac_inst/dac_load_L
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.124     7.260 r  dac_inst/sreg[13]_i_2/O
                         net (fo=12, routed)          1.336     8.596    wail_inst/tgen/sreg_reg[13]
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.124     8.720 r  wail_inst/tgen/sreg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.720    dac_inst/D[3]
    SLICE_X5Y108         FDRE                                         r  dac_inst/sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.127ns  (logic 0.704ns (22.517%)  route 2.423ns (77.483%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  dac_load_L_reg/Q
                         net (fo=5, routed)           1.368     7.136    dac_inst/dac_load_L
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.124     7.260 r  dac_inst/sreg[13]_i_2/O
                         net (fo=12, routed)          1.054     8.314    wail_inst/tgen/sreg_reg[13]
    SLICE_X4Y109         LUT6 (Prop_lut6_I4_O)        0.124     8.438 r  wail_inst/tgen/sreg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.438    dac_inst/D[7]
    SLICE_X4Y109         FDRE                                         r  dac_inst/sreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.119ns  (logic 0.704ns (22.569%)  route 2.415ns (77.431%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  dac_load_L_reg/Q
                         net (fo=5, routed)           1.368     7.136    dac_inst/dac_load_L
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.124     7.260 r  dac_inst/sreg[13]_i_2/O
                         net (fo=12, routed)          1.047     8.307    wail_inst/tgen/sreg_reg[13]
    SLICE_X4Y109         LUT6 (Prop_lut6_I4_O)        0.124     8.431 r  wail_inst/tgen/sreg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.431    dac_inst/D[8]
    SLICE_X4Y109         FDRE                                         r  dac_inst/sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.950ns  (logic 0.704ns (23.868%)  route 2.246ns (76.132%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  dac_load_L_reg/Q
                         net (fo=5, routed)           1.368     7.136    dac_inst/dac_load_L
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.124     7.260 r  dac_inst/sreg[13]_i_2/O
                         net (fo=12, routed)          0.877     8.137    wail_inst/tgen/sreg_reg[13]
    SLICE_X4Y110         LUT6 (Prop_lut6_I4_O)        0.124     8.261 r  wail_inst/tgen/sreg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.261    dac_inst/D[10]
    SLICE_X4Y110         FDRE                                         r  dac_inst/sreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.942ns  (logic 0.704ns (23.927%)  route 2.238ns (76.073%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  dac_load_L_reg/Q
                         net (fo=5, routed)           1.368     7.136    dac_inst/dac_load_L
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.124     7.260 r  dac_inst/sreg[13]_i_2/O
                         net (fo=12, routed)          0.870     8.130    wail_inst/tgen/sreg_reg[13]
    SLICE_X4Y110         LUT6 (Prop_lut6_I4_O)        0.124     8.254 r  wail_inst/tgen/sreg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.254    dac_inst/D[11]
    SLICE_X4Y110         FDRE                                         r  dac_inst/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 0.704ns (24.179%)  route 2.208ns (75.821%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  dac_load_L_reg/Q
                         net (fo=5, routed)           1.368     7.136    dac_inst/dac_load_L
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.124     7.260 r  dac_inst/sreg[13]_i_2/O
                         net (fo=12, routed)          0.839     8.099    wail_inst/tgen/sreg_reg[13]
    SLICE_X4Y108         LUT6 (Prop_lut6_I4_O)        0.124     8.223 r  wail_inst/tgen/sreg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.223    dac_inst/D[2]
    SLICE_X4Y108         FDRE                                         r  dac_inst/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.864ns  (logic 0.704ns (24.579%)  route 2.160ns (75.421%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.709     5.311    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  dac_load_L_reg/Q
                         net (fo=5, routed)           1.368     7.136    dac_inst/dac_load_L
    SLICE_X4Y108         LUT2 (Prop_lut2_I0_O)        0.124     7.260 r  dac_inst/sreg[13]_i_2/O
                         net (fo=12, routed)          0.792     8.052    wail_inst/tgen/sreg_reg[13]
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     8.176 r  wail_inst/tgen/sreg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.176    dac_inst/D[6]
    SLICE_X5Y109         FDRE                                         r  dac_inst/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.365%)  route 0.215ns (53.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dac_load_R_reg/Q
                         net (fo=5, routed)           0.215     1.874    wail_inst/tgen/dac_load_R
    SLICE_X0Y109         LUT6 (Prop_lut6_I4_O)        0.045     1.919 r  wail_inst/tgen/sreg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.919    dac_inst/D[15]
    SLICE_X0Y109         FDRE                                         r  dac_inst/sreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.186ns (37.970%)  route 0.304ns (62.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dac_load_R_reg/Q
                         net (fo=5, routed)           0.304     1.962    wail_inst/tgen/dac_load_R
    SLICE_X0Y109         LUT6 (Prop_lut6_I4_O)        0.045     2.007 r  wail_inst/tgen/sreg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.007    dac_inst/D[14]
    SLICE_X0Y109         FDRE                                         r  dac_inst/sreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.186ns (35.913%)  route 0.332ns (64.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dac_load_R_reg/Q
                         net (fo=5, routed)           0.332     1.990    wail_inst/tgen/dac_load_R
    SLICE_X5Y108         LUT3 (Prop_lut3_I0_O)        0.045     2.035 r  wail_inst/tgen/sreg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.035    dac_inst/D[0]
    SLICE_X5Y108         FDRE                                         r  dac_inst/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.186ns (35.409%)  route 0.339ns (64.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dac_load_R_reg/Q
                         net (fo=5, routed)           0.339     1.998    wail_inst/tgen/dac_load_R
    SLICE_X4Y108         LUT6 (Prop_lut6_I4_O)        0.045     2.043 r  wail_inst/tgen/sreg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.043    dac_inst/D[1]
    SLICE_X4Y108         FDRE                                         r  dac_inst/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.830ns  (logic 0.231ns (27.837%)  route 0.599ns (72.163%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dac_load_R_reg/Q
                         net (fo=5, routed)           0.418     2.076    dac_inst/dac_load_R
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.045     2.121 r  dac_inst/sreg[13]_i_2/O
                         net (fo=12, routed)          0.181     2.302    wail_inst/tgen/sreg_reg[13]
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.045     2.347 r  wail_inst/tgen/sreg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.347    dac_inst/D[5]
    SLICE_X5Y108         FDRE                                         r  dac_inst/sreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.831ns  (logic 0.231ns (27.803%)  route 0.600ns (72.197%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dac_load_R_reg/Q
                         net (fo=5, routed)           0.418     2.076    dac_inst/dac_load_R
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.045     2.121 r  dac_inst/sreg[13]_i_2/O
                         net (fo=12, routed)          0.182     2.303    wail_inst/tgen/sreg_reg[13]
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.045     2.348 r  wail_inst/tgen/sreg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.348    dac_inst/D[4]
    SLICE_X5Y108         FDRE                                         r  dac_inst/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.927ns  (logic 0.231ns (24.925%)  route 0.696ns (75.075%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dac_load_R_reg/Q
                         net (fo=5, routed)           0.418     2.076    dac_inst/dac_load_R
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.045     2.121 r  dac_inst/sreg[13]_i_2/O
                         net (fo=12, routed)          0.278     2.399    wail_inst/tgen/sreg_reg[13]
    SLICE_X4Y110         LUT6 (Prop_lut6_I4_O)        0.045     2.444 r  wail_inst/tgen/sreg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.444    dac_inst/D[13]
    SLICE_X4Y110         FDRE                                         r  dac_inst/sreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.231ns (24.849%)  route 0.699ns (75.151%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dac_load_R_reg/Q
                         net (fo=5, routed)           0.418     2.076    dac_inst/dac_load_R
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.045     2.121 r  dac_inst/sreg[13]_i_2/O
                         net (fo=12, routed)          0.281     2.402    wail_inst/tgen/sreg_reg[13]
    SLICE_X4Y110         LUT6 (Prop_lut6_I4_O)        0.045     2.447 r  wail_inst/tgen/sreg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.447    dac_inst/D[12]
    SLICE_X4Y110         FDRE                                         r  dac_inst/sreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.231ns (24.281%)  route 0.720ns (75.719%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dac_load_R_reg/Q
                         net (fo=5, routed)           0.418     2.076    dac_inst/dac_load_R
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.045     2.121 r  dac_inst/sreg[13]_i_2/O
                         net (fo=12, routed)          0.302     2.424    wail_inst/tgen/sreg_reg[13]
    SLICE_X4Y109         LUT6 (Prop_lut6_I4_O)        0.045     2.469 r  wail_inst/tgen/sreg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.469    dac_inst/D[9]
    SLICE_X4Y109         FDRE                                         r  dac_inst/sreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_inst/sreg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.989ns  (logic 0.231ns (23.362%)  route 0.758ns (76.638%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    clk_50MHz_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dac_load_R_reg/Q
                         net (fo=5, routed)           0.418     2.076    dac_inst/dac_load_R
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.045     2.121 r  dac_inst/sreg[13]_i_2/O
                         net (fo=12, routed)          0.340     2.461    wail_inst/tgen/sreg_reg[13]
    SLICE_X4Y110         LUT6 (Prop_lut6_I4_O)        0.045     2.506 r  wail_inst/tgen/sreg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.506    dac_inst/D[11]
    SLICE_X4Y110         FDRE                                         r  dac_inst/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------





