<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>ProcessorExpert: Cpu module documentation</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="pex.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ProcessorExpert
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___cpu__module.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">Cpu module documentation</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_cpu_clock_configuration.html">TCpuClockConfiguration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structt_vector_table.html">tVectorTable</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae2f84b335ab99b9e98d41e8a530b1540"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2f84b335ab99b9e98d41e8a530b1540"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PEcfg_FLASH</b>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:gae2f84b335ab99b9e98d41e8a530b1540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd20462878cd6205dd20d3303b46b3cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd20462878cd6205dd20d3303b46b3cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>Cpu_OnNMIINT_EVENT_ENABLED</b></td></tr>
<tr class="separator:gabd20462878cd6205dd20d3303b46b3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532954dc988486bfe48200c796380120"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga532954dc988486bfe48200c796380120"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_BUS_CLK_HZ</b>&#160;&#160;&#160;24000000U /* Initial value of the bus clock frequency in Hz */</td></tr>
<tr class="separator:ga532954dc988486bfe48200c796380120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dee0abd722c849e54c662ab11a1d2cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dee0abd722c849e54c662ab11a1d2cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CORE_CLK_HZ</b>&#160;&#160;&#160;48000000U /* Initial value of the core/system clock frequency in Hz.  */</td></tr>
<tr class="separator:ga9dee0abd722c849e54c662ab11a1d2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d43e31f65dd620040aec363e95b5a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37d43e31f65dd620040aec363e95b5a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_CONFIG_NUMBER</b>&#160;&#160;&#160;0x01U /* Specifies number of defined clock configurations. */</td></tr>
<tr class="separator:ga37d43e31f65dd620040aec363e95b5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39018ca5854bea36700d3b30f6c08195"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39018ca5854bea36700d3b30f6c08195"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_BUS_CLK_HZ_CLOCK_CONFIG0</b>&#160;&#160;&#160;24000000U /* Value of the bus clock frequency in the clock configuration 0 in Hz. */</td></tr>
<tr class="separator:ga39018ca5854bea36700d3b30f6c08195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b9007ea0c78e588ed565373bcec805"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64b9007ea0c78e588ed565373bcec805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CORE_CLK_HZ_CLOCK_CONFIG0</b>&#160;&#160;&#160;48000000U /* Value of the core/system clock frequency in the clock configuration 0 in Hz. */</td></tr>
<tr class="separator:ga64b9007ea0c78e588ed565373bcec805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf80ae1c70da6f1932185345fb089ce2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf80ae1c70da6f1932185345fb089ce2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_XTAL_CLK_HZ</b>&#160;&#160;&#160;8000000U /* Value of the external crystal or oscillator clock frequency in Hz */</td></tr>
<tr class="separator:gacf80ae1c70da6f1932185345fb089ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga925e4835a9fdb52f03bd354d62d6ba0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga925e4835a9fdb52f03bd354d62d6ba0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INT_SLOW_CLK_HZ</b>&#160;&#160;&#160;32768U /* Value of the slow internal oscillator clock frequency in Hz  */</td></tr>
<tr class="separator:ga925e4835a9fdb52f03bd354d62d6ba0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741ad9275688de8051f4bebd98a682bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga741ad9275688de8051f4bebd98a682bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INT_FAST_CLK_HZ</b>&#160;&#160;&#160;4000000U /* Value of the fast internal oscillator clock frequency in Hz  */</td></tr>
<tr class="separator:ga741ad9275688de8051f4bebd98a682bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf3022570d9bb7a0d666f2dd9db6a34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bf3022570d9bb7a0d666f2dd9db6a34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FAMILY_Kinetis</b>&#160;&#160;&#160;/* Specification of the core type of the selected cpu */</td></tr>
<tr class="separator:ga5bf3022570d9bb7a0d666f2dd9db6a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79cde38c714e161a62843763a97857ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79cde38c714e161a62843763a97857ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DERIVATIVE_MKL25Z128LH4</b>&#160;&#160;&#160;/* Name of the selected cpu derivative */</td></tr>
<tr class="separator:ga79cde38c714e161a62843763a97857ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7461a2be876b8ec129f8508ade50a3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7461a2be876b8ec129f8508ade50a3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PARTNUM_MKL25Z128VLH4</b>&#160;&#160;&#160;/* Part number of the selected cpu */</td></tr>
<tr class="separator:gaa7461a2be876b8ec129f8508ade50a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62ca27d0a6a531f35842a6e3a94b454"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab62ca27d0a6a531f35842a6e3a94b454"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_LITTLE_ENDIAN</b>&#160;&#160;&#160;/* The selected cpu uses little endian */</td></tr>
<tr class="separator:gab62ca27d0a6a531f35842a6e3a94b454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7ade6a1c335a7e5233938aa9197157"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d7ade6a1c335a7e5233938aa9197157"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CLOCK_CONFIG_0</b>&#160;&#160;&#160;0x00U /* Clock configuration 0 identifier */</td></tr>
<tr class="separator:ga4d7ade6a1c335a7e5233938aa9197157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe0b841d40421ee48af4a4e01e48ddf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6fe0b841d40421ee48af4a4e01e48ddf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CORE_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;48000000UL /* Core clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga6fe0b841d40421ee48af4a4e01e48ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf060a047649b9537eb77354ab7917a8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf060a047649b9537eb77354ab7917a8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_BUS_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;24000000UL /* Bus clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:gaf060a047649b9537eb77354ab7917a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706c0d4dd14c93181b7a99badddc9a51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga706c0d4dd14c93181b7a99badddc9a51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FLEXBUS_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;0UL /* Flexbus clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga706c0d4dd14c93181b7a99badddc9a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c9820f38d931a0400b832d2582c6f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09c9820f38d931a0400b832d2582c6f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_FLASH_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;0UL /* FLASH clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga09c9820f38d931a0400b832d2582c6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf843fdf59af5fcaf48bea898884a3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7bf843fdf59af5fcaf48bea898884a3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_USB_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;0UL /* USB clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga7bf843fdf59af5fcaf48bea898884a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2aaa2918b640ae3833fc84e8f983c3c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2aaa2918b640ae3833fc84e8f983c3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PLL_FLL_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;48000000UL /* PLL/FLL clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:gad2aaa2918b640ae3833fc84e8f983c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860e7441eac7d5e35385bcd62b019d9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga860e7441eac7d5e35385bcd62b019d9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCGIR_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;32768UL /* MCG internal reference clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga860e7441eac7d5e35385bcd62b019d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2960ebfe6475f475999ea8f1d5448483"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2960ebfe6475f475999ea8f1d5448483"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_OSCER_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;8000000UL /* System OSC external reference clock frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga2960ebfe6475f475999ea8f1d5448483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092702a75fd1041eb311850abb022240"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga092702a75fd1041eb311850abb022240"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ERCLK32K_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;1000UL /* External reference clock 32k frequency in clock configuration 0 */</td></tr>
<tr class="separator:ga092702a75fd1041eb311850abb022240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8ec2ac4ea47574f95d0e5a6f80807e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd8ec2ac4ea47574f95d0e5a6f80807e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MCGFF_CLK_HZ_CONFIG_0</b>&#160;&#160;&#160;15625UL /* MCG fixed frequency clock */</td></tr>
<tr class="separator:gafd8ec2ac4ea47574f95d0e5a6f80807e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gabb511c0d4a17e764a053cf1b41d828e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb511c0d4a17e764a053cf1b41d828e8"></a>
typedef void(*const&#160;</td><td class="memItemRight" valign="bottom"><b>tIsrFunc</b> )(void)</td></tr>
<tr class="separator:gabb511c0d4a17e764a053cf1b41d828e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaa92cc6952b1e8d1b04e7cf8a82ce7ce0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa92cc6952b1e8d1b04e7cf8a82ce7ce0"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PORTA)</td></tr>
<tr class="separator:gaa92cc6952b1e8d1b04e7cf8a82ce7ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f6e345028fe4a0a105f4f95e1bb85c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89f6e345028fe4a0a105f4f95e1bb85c"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_INT_NMIInterrupt)</td></tr>
<tr class="separator:ga89f6e345028fe4a0a105f4f95e1bb85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1399d7e195f7a72fc445cbdc4e2252f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1399d7e195f7a72fc445cbdc4e2252f9"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Hard_Fault)</td></tr>
<tr class="separator:ga1399d7e195f7a72fc445cbdc4e2252f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3465ee692f69b615c95024fad3dd3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc3465ee692f69b615c95024fad3dd3f"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved4)</td></tr>
<tr class="separator:gafc3465ee692f69b615c95024fad3dd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc311da4698e715f4a969e1ef1955de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cc311da4698e715f4a969e1ef1955de"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved5)</td></tr>
<tr class="separator:ga1cc311da4698e715f4a969e1ef1955de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed19bd2d5b9176d51a31f13a9ad8e82e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed19bd2d5b9176d51a31f13a9ad8e82e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved6)</td></tr>
<tr class="separator:gaed19bd2d5b9176d51a31f13a9ad8e82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c7b37b6c7a93eb737f82ae45ae60223"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c7b37b6c7a93eb737f82ae45ae60223"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved7)</td></tr>
<tr class="separator:ga3c7b37b6c7a93eb737f82ae45ae60223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab64f79a303b847c14887def8c70751be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab64f79a303b847c14887def8c70751be"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved8)</td></tr>
<tr class="separator:gab64f79a303b847c14887def8c70751be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b968ad266b449c4240a8a466dd4bdc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57b968ad266b449c4240a8a466dd4bdc"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved9)</td></tr>
<tr class="separator:ga57b968ad266b449c4240a8a466dd4bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc9f2f0950767c87849f1050d47863e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cc9f2f0950767c87849f1050d47863e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved10)</td></tr>
<tr class="separator:ga1cc9f2f0950767c87849f1050d47863e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67065ebf736008c63395db43e36939c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae67065ebf736008c63395db43e36939c"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_SVCall)</td></tr>
<tr class="separator:gae67065ebf736008c63395db43e36939c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ea425942f1518bfbd80cc581019b04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5ea425942f1518bfbd80cc581019b04"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved12)</td></tr>
<tr class="separator:gaf5ea425942f1518bfbd80cc581019b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafd86f5cd268c236fc9c287e17c1cc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaafd86f5cd268c236fc9c287e17c1cc3"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved13)</td></tr>
<tr class="separator:gaaafd86f5cd268c236fc9c287e17c1cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd1b1ba53c8b9501ba0fdea93ad4525"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0fd1b1ba53c8b9501ba0fdea93ad4525"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PendableSrvReq)</td></tr>
<tr class="separator:ga0fd1b1ba53c8b9501ba0fdea93ad4525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae908242964ad0fbf3aad29e806bf397e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae908242964ad0fbf3aad29e806bf397e"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved20)</td></tr>
<tr class="separator:gae908242964ad0fbf3aad29e806bf397e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368451747e5586e96beec939da11520a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga368451747e5586e96beec939da11520a"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_FTFA)</td></tr>
<tr class="separator:ga368451747e5586e96beec939da11520a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047c4793d4d1a8dac9c217861ff2dc07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga047c4793d4d1a8dac9c217861ff2dc07"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_LVD_LVW)</td></tr>
<tr class="separator:ga047c4793d4d1a8dac9c217861ff2dc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab004a200fe392292ecb92586b0be5a5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab004a200fe392292ecb92586b0be5a5a"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_LLW)</td></tr>
<tr class="separator:gab004a200fe392292ecb92586b0be5a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29171c333e905fed19dc3f0862c77edd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29171c333e905fed19dc3f0862c77edd"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_I2C0)</td></tr>
<tr class="separator:ga29171c333e905fed19dc3f0862c77edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962a22125e77214ea609073dbeea57eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga962a22125e77214ea609073dbeea57eb"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_I2C1)</td></tr>
<tr class="separator:ga962a22125e77214ea609073dbeea57eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f534263a761285f2c2f9e09eead654"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38f534263a761285f2c2f9e09eead654"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_SPI0)</td></tr>
<tr class="separator:ga38f534263a761285f2c2f9e09eead654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3d985e484f1bd29995c2c696d32c43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab3d985e484f1bd29995c2c696d32c43"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_SPI1)</td></tr>
<tr class="separator:gaab3d985e484f1bd29995c2c696d32c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb823a7a5bc02652c9aeddba8c15f5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaecb823a7a5bc02652c9aeddba8c15f5f"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART0)</td></tr>
<tr class="separator:gaecb823a7a5bc02652c9aeddba8c15f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6dbbce88f00d88665f497d866a003e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6dbbce88f00d88665f497d866a003e6"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART1)</td></tr>
<tr class="separator:gab6dbbce88f00d88665f497d866a003e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2401974d290ab484a38f630309e1a866"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2401974d290ab484a38f630309e1a866"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_UART2)</td></tr>
<tr class="separator:ga2401974d290ab484a38f630309e1a866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4dd609809c8f53a88e260a23246d404"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4dd609809c8f53a88e260a23246d404"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_ADC0)</td></tr>
<tr class="separator:gad4dd609809c8f53a88e260a23246d404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f6a9c4eec1faab98dea4e8474cdb4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92f6a9c4eec1faab98dea4e8474cdb4f"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_CMP0)</td></tr>
<tr class="separator:ga92f6a9c4eec1faab98dea4e8474cdb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e86419a3aad53c4b3891ffcbf506822"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e86419a3aad53c4b3891ffcbf506822"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_TPM0)</td></tr>
<tr class="separator:ga4e86419a3aad53c4b3891ffcbf506822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264b6c3608162b22f626cd745db54024"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga264b6c3608162b22f626cd745db54024"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_TPM1)</td></tr>
<tr class="separator:ga264b6c3608162b22f626cd745db54024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78862c7201b90d0782fc17e9aaf43027"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78862c7201b90d0782fc17e9aaf43027"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_TPM2)</td></tr>
<tr class="separator:ga78862c7201b90d0782fc17e9aaf43027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf61532de21952d55b627d9c6db8252"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3bf61532de21952d55b627d9c6db8252"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_RTC)</td></tr>
<tr class="separator:ga3bf61532de21952d55b627d9c6db8252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8821889007f30ee161aafd07fb76ae75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8821889007f30ee161aafd07fb76ae75"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_RTC_Seconds)</td></tr>
<tr class="separator:ga8821889007f30ee161aafd07fb76ae75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae327ed03c9a6b77f7b8bf9b5175e8986"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae327ed03c9a6b77f7b8bf9b5175e8986"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PIT)</td></tr>
<tr class="separator:gae327ed03c9a6b77f7b8bf9b5175e8986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d03bdc93abf0ca3b92642b20485be0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d03bdc93abf0ca3b92642b20485be0d"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved39)</td></tr>
<tr class="separator:ga1d03bdc93abf0ca3b92642b20485be0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf14541bf6cab203acbc8bc8a39766d53"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf14541bf6cab203acbc8bc8a39766d53"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_USB0)</td></tr>
<tr class="separator:gaf14541bf6cab203acbc8bc8a39766d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c2812550216db436b9a04c188806b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38c2812550216db436b9a04c188806b8"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_DAC0)</td></tr>
<tr class="separator:ga38c2812550216db436b9a04c188806b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80ccc1a0f979348431373976332e165"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab80ccc1a0f979348431373976332e165"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_TSI0)</td></tr>
<tr class="separator:gab80ccc1a0f979348431373976332e165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911962460fde9d3de79fa1d9b4838959"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga911962460fde9d3de79fa1d9b4838959"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_MCG)</td></tr>
<tr class="separator:ga911962460fde9d3de79fa1d9b4838959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1106f7d4b21c4da019f0aced16612135"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1106f7d4b21c4da019f0aced16612135"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_LPTimer)</td></tr>
<tr class="separator:ga1106f7d4b21c4da019f0aced16612135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e85aa4261d6eb4f1a4ef96d38368414"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e85aa4261d6eb4f1a4ef96d38368414"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_Reserved45)</td></tr>
<tr class="separator:ga6e85aa4261d6eb4f1a4ef96d38368414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada70f6e2afb564cf49abd9676d709001"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada70f6e2afb564cf49abd9676d709001"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>PE_ISR</b> (Cpu_ivINT_PORTD)</td></tr>
<tr class="separator:gada70f6e2afb564cf49abd9676d709001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a8d86789a3326b3120bf1e1c1d4252"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32a8d86789a3326b3120bf1e1c1d4252"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>__init_hardware</b> (void)</td></tr>
<tr class="separator:ga32a8d86789a3326b3120bf1e1c1d4252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95039f54c45f24c1b4ed640fa2f63f11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95039f54c45f24c1b4ed640fa2f63f11"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>PE_low_level_init</b> (void)</td></tr>
<tr class="separator:ga95039f54c45f24c1b4ed640fa2f63f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9b5b981f451cdf47bf43b4f9cc9e03"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d9b5b981f451cdf47bf43b4f9cc9e03"></a>
&#160;</td><td class="memItemRight" valign="bottom"><b>__attribute__</b> ((section(&quot;.cfmconfig&quot;))) const</td></tr>
<tr class="separator:ga2d9b5b981f451cdf47bf43b4f9cc9e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga326c16dd0db38f80ec48c7727d764481"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga326c16dd0db38f80ec48c7727d764481"></a>
volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>SR_reg</b></td></tr>
<tr class="separator:ga326c16dd0db38f80ec48c7727d764481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ee8b0f642aeef5bbbce3bb4ec1bb28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08ee8b0f642aeef5bbbce3bb4ec1bb28"></a>
volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>SR_lock</b> = 0x00U</td></tr>
<tr class="separator:ga08ee8b0f642aeef5bbbce3bb4ec1bb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69281f0e90d16198a5595ed7f471441"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_t_cpu_clock_configuration.html">TCpuClockConfiguration</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___cpu__module.html#gab69281f0e90d16198a5595ed7f471441">PE_CpuClockConfigurations</a> [CPU_CLOCK_CONFIG_NUMBER]</td></tr>
<tr class="separator:gab69281f0e90d16198a5595ed7f471441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17baaa5ab2c8895394c51a01248c5195"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga17baaa5ab2c8895394c51a01248c5195"></a>
const <a class="el" href="structt_vector_table.html">tVectorTable</a>&#160;</td><td class="memItemRight" valign="bottom"><b>__vect_table</b></td></tr>
<tr class="separator:ga17baaa5ab2c8895394c51a01248c5195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326c16dd0db38f80ec48c7727d764481"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga326c16dd0db38f80ec48c7727d764481"></a>
volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>SR_reg</b></td></tr>
<tr class="separator:ga326c16dd0db38f80ec48c7727d764481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ee8b0f642aeef5bbbce3bb4ec1bb28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08ee8b0f642aeef5bbbce3bb4ec1bb28"></a>
volatile uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>SR_lock</b></td></tr>
<tr class="separator:ga08ee8b0f642aeef5bbbce3bb4ec1bb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="gab69281f0e90d16198a5595ed7f471441"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_t_cpu_clock_configuration.html">TCpuClockConfiguration</a> PE_CpuClockConfigurations[CPU_CLOCK_CONFIG_NUMBER]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The array of clock configurations (frequencies) configured in configured clock configurations of the CPU component. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Dec 5 2014 16:11:33 for ProcessorExpert by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.5 </li>
  </ul>
</div>
</body>
</html>
