/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [17:0] _02_;
  reg [4:0] _03_;
  reg [2:0] _04_;
  reg [3:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [20:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[117] & in_data[115]);
  assign celloutsig_0_31z = ~(celloutsig_0_15z & celloutsig_0_22z);
  assign celloutsig_1_12z = ~in_data[154];
  assign celloutsig_0_15z = ~_01_;
  assign celloutsig_0_32z = ~celloutsig_0_30z;
  assign celloutsig_1_5z = in_data[186] | celloutsig_1_0z;
  assign celloutsig_0_18z = celloutsig_0_11z | celloutsig_0_8z;
  assign celloutsig_0_30z = celloutsig_0_27z[5] | in_data[8];
  assign celloutsig_0_38z = { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_25z } + celloutsig_0_9z[4:2];
  assign celloutsig_0_7z = { in_data[82:80], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z } + { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 5'h00;
    else _03_ <= { in_data[167:166], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 3'h0;
    else _04_ <= celloutsig_1_7z[4:2];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _05_ <= 4'h0;
    else _05_ <= { celloutsig_0_13z[5:3], celloutsig_0_6z };
  reg [17:0] _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _19_ <= 18'h00000;
    else _19_ <= { in_data[71:58], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _02_[17], _00_, _02_[15:10], _01_, _02_[8:0] } = _19_;
  assign celloutsig_0_37z = { celloutsig_0_27z[6:2], celloutsig_0_31z, celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_28z } & { in_data[71:64], celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_35z, celloutsig_0_4z, celloutsig_0_30z, celloutsig_0_34z, celloutsig_0_19z };
  assign celloutsig_0_13z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_6z } & { _00_, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_1_3z = in_data[136:101] === in_data[140:105];
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } >= { in_data[180], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[45:35] <= in_data[31:21];
  assign celloutsig_0_54z = { _02_[12:10], _01_, _02_[8:5] } <= { celloutsig_0_34z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_29z };
  assign celloutsig_0_21z = { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_5z } <= { celloutsig_0_7z[4:3], celloutsig_0_7z, celloutsig_0_11z, _05_, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_11z = ! { in_data[91:82], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_46z = celloutsig_0_4z & ~(celloutsig_0_33z);
  assign celloutsig_0_8z = celloutsig_0_6z & ~(celloutsig_0_5z);
  assign celloutsig_1_9z = { _03_[1:0], celloutsig_1_3z, celloutsig_1_5z } % { 1'h1, celloutsig_1_7z[7:5] };
  assign celloutsig_0_23z = _05_[3:1] % { 1'h1, celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_0_29z = celloutsig_0_28z[2] ? { celloutsig_0_23z[0], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_25z } : { celloutsig_0_28z[3], 1'h0, celloutsig_0_28z[1], celloutsig_0_11z };
  assign celloutsig_1_17z = { in_data[190:187], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_9z } != { celloutsig_1_9z[2:0], celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_0z, _03_ };
  assign celloutsig_0_24z = { celloutsig_0_16z[5:3], celloutsig_0_1z, celloutsig_0_1z } != { celloutsig_0_9z[1], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_1_1z = - in_data[153:151];
  assign celloutsig_1_16z = { celloutsig_1_10z[7], celloutsig_1_2z, celloutsig_1_2z, _03_, celloutsig_1_9z, celloutsig_1_9z } !== { celloutsig_1_13z[4:1], celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_53z = | { celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_44z, celloutsig_0_41z, celloutsig_0_39z, celloutsig_0_22z, celloutsig_0_46z, celloutsig_0_44z };
  assign celloutsig_0_10z = | { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_33z = | { celloutsig_0_30z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_35z = | celloutsig_0_13z[9:1];
  assign celloutsig_0_3z = | { _00_, _01_, _02_[17], _02_[15:10], _02_[8:6] };
  assign celloutsig_0_4z = | _02_[6:3];
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = | { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, in_data[125:113] };
  assign celloutsig_1_19z = | { celloutsig_1_17z, _04_, celloutsig_1_12z };
  assign celloutsig_0_12z = | { celloutsig_0_10z, celloutsig_0_7z[5:2], celloutsig_0_5z };
  assign celloutsig_0_22z = | { _00_, celloutsig_0_21z, _01_, celloutsig_0_13z[8:0], celloutsig_0_5z, _02_[17], _02_[15:10], _02_[8:3], celloutsig_0_1z };
  assign celloutsig_0_6z = ~^ in_data[33:9];
  assign celloutsig_0_19z = ~^ { _05_[1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_34z = ~^ { celloutsig_0_9z[2:1], celloutsig_0_19z, celloutsig_0_30z };
  assign celloutsig_0_39z = ^ { in_data[71:69], _05_, celloutsig_0_33z, celloutsig_0_23z, celloutsig_0_18z };
  assign celloutsig_0_41z = ^ { celloutsig_0_37z[9:6], celloutsig_0_38z, celloutsig_0_18z, celloutsig_0_33z, celloutsig_0_35z, celloutsig_0_19z, celloutsig_0_38z };
  assign celloutsig_0_44z = ^ { celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_39z, celloutsig_0_7z, celloutsig_0_35z, celloutsig_0_25z, _05_, celloutsig_0_25z, celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_25z };
  assign celloutsig_0_5z = ^ { _02_[12:10], _01_, _02_[8:1], celloutsig_0_4z };
  assign celloutsig_0_1z = ^ in_data[29:24];
  assign celloutsig_0_25z = ^ { in_data[87:78], celloutsig_0_22z };
  assign celloutsig_1_13z = celloutsig_1_10z[9:1] >> { celloutsig_1_9z[3:1], celloutsig_1_3z, _03_ };
  assign celloutsig_0_9z = { _02_[11:10], _01_, _02_[8:7], celloutsig_0_6z } >> { _02_[11:10], _01_, _02_[8:6] };
  assign celloutsig_0_27z = { _02_[10], _01_, _02_[8:1], celloutsig_0_1z, celloutsig_0_24z } >> { celloutsig_0_16z[4:0], celloutsig_0_25z, celloutsig_0_7z };
  assign celloutsig_1_18z = { in_data[181:180], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z } <<< { celloutsig_1_13z[7:0], celloutsig_1_5z };
  assign celloutsig_0_16z = { celloutsig_0_9z[4:0], celloutsig_0_5z, celloutsig_0_15z } <<< { celloutsig_0_7z[4], celloutsig_0_9z };
  assign celloutsig_1_7z = { in_data[172:165], celloutsig_1_4z, celloutsig_1_1z } >>> { in_data[118:108], celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z } >>> { in_data[168:159], celloutsig_1_5z };
  assign celloutsig_0_28z = { _01_, _02_[8], celloutsig_0_6z, celloutsig_0_19z } >>> celloutsig_0_16z[5:2];
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_5z) | celloutsig_1_2z);
  assign celloutsig_0_14z = ~((celloutsig_0_10z & in_data[66]) | celloutsig_0_1z);
  assign { _02_[16], _02_[9] } = { _00_, _01_ };
  assign { out_data[136:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
