 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:45:59 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_HVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_HVT)         0.22       0.22 f
  U560/Y (NBUFFX4_HVT)                     0.12       0.34 f
  U617/Y (XOR2X1_HVT)                      0.21       0.55 r
  U618/Y (NOR2X0_HVT)                      0.12       0.67 f
  U493/Y (OAI21X1_HVT)                     0.15       0.82 r
  U646/Y (AOI21X1_HVT)                     0.13       0.96 f
  U482/Y (OAI21X1_HVT)                     0.13       1.08 r
  U467/Y (AOI21X1_HVT)                     0.15       1.23 f
  U466/Y (OA21X1_HVT)                      0.11       1.34 f
  U465/Y (INVX1_HVT)                       0.06       1.40 r
  U1384/Y (AOI21X1_HVT)                    0.15       1.55 f
  U1402/Y (OAI21X1_HVT)                    0.15       1.70 r
  U1411/Y (AOI21X1_HVT)                    0.14       1.84 f
  U1414/Y (XOR2X1_HVT)                     0.14       1.98 r
  U1415/Y (NAND2X0_HVT)                    0.06       2.04 f
  U1419/Y (NAND4X0_HVT)                    0.06       2.10 r
  Delay3_out1_reg[38]/D (DFFX1_HVT)        0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                    2.20       2.20
  clock network delay (ideal)              0.00       2.20
  Delay3_out1_reg[38]/CLK (DFFX1_HVT)      0.00       2.20 r
  library setup time                      -0.10       2.10
  data required time                                  2.10
  -----------------------------------------------------------
  data required time                                  2.10
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
