Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Clock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Clock.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Clock"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Clock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "isa.v" in library work
Module <Clock> compiled
No errors in compilation
Analysis of file <"Clock.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Clock> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Clock>.
Module <Clock> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Clock>.
    Related source file is "isa.v".
    Found 4-bit register for signal <H1u>.
    Found 4-bit register for signal <H2u>.
    Found 4-bit register for signal <M1u>.
    Found 4-bit register for signal <M2u>.
    Found 6-bit register for signal <Secu>.
    Found 4-bit adder for signal <old_H1u_4$addsub0000> created at line 59.
    Found 4-bit adder for signal <old_H2u_5$addsub0000> created at line 67.
    Found 4-bit adder for signal <old_M1u_2$addsub0000> created at line 44.
    Found 4-bit adder for signal <old_M2u_3$addsub0000> created at line 51.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <Clock> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 4-bit adder                                           : 4
 6-bit adder                                           : 1
# Registers                                            : 5
 4-bit register                                        : 4
 6-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 4-bit adder                                           : 4
 6-bit adder                                           : 1
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Clock> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Clock, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Clock.ngr
Top Level Output File Name         : Clock
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 46

Cell Usage :
# BELS                             : 70
#      INV                         : 4
#      LUT2                        : 16
#      LUT3                        : 11
#      LUT4                        : 29
#      LUT4_D                      : 4
#      LUT4_L                      : 2
#      MUXF5                       : 4
# FlipFlops/Latches                : 22
#      FDR                         : 10
#      FDRE                        : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 45
#      IBUF                        : 23
#      OBUF                        : 22
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       34  out of    960     3%  
 Number of Slice Flip Flops:             16  out of   1920     0%  
 Number of 4 input LUTs:                 66  out of   1920     3%  
 Number of IOs:                          46
 Number of bonded IOBs:                  46  out of     83    55%  
    IOB Flip Flops:                       6
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 22    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.276ns (Maximum Frequency: 81.460MHz)
   Minimum input arrival time before clock: 17.697ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.276ns (frequency: 81.460MHz)
  Total number of paths / destination ports: 2402 / 28
-------------------------------------------------------------------------
Delay:               12.276ns (Levels of Logic = 8)
  Source:            M1u_2 (FF)
  Destination:       H1u_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M1u_2 to H1u_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.451  M1u_2 (M1u_2)
     LUT4:I3->O            1   0.704   0.455  _old_M1u_2<2> (_old_M1u_2<2>)
     LUT4:I2->O           11   0.704   0.937  M1u_or0000 (M1u_or0000)
     LUT4:I3->O            3   0.704   0.531  M2u_or0000_SW0 (N01)
     MUXF5:S->O            1   0.739   0.424  M2u_or0000_SW4 (N37)
     LUT4:I3->O            6   0.704   0.669  _old_H1u_4<2> (_old_H1u_4<2>)
     MUXF5:S->O            1   0.739   0.424  old_H2u_5_or000032_SW3 (N44)
     LUT4:I3->O            1   0.704   0.424  _old_H2u_5<3> (_old_H2u_5<3>)
     LUT4:I3->O            8   0.704   0.757  H1u_and000028 (H1u_and0000)
     FDR:R                     0.911          H1u_0
    ----------------------------------------
    Total                     12.276ns (7.204ns logic, 5.072ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 25587 / 56
-------------------------------------------------------------------------
Offset:              17.697ns (Levels of Logic = 12)
  Source:            Sec<2> (PAD)
  Destination:       H1u_0 (FF)
  Destination Clock: clk rising

  Data Path: Sec<2> to H1u_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Sec_2_IBUF (Madd__old_Secu_1_lut<2>)
     LUT4:I0->O            2   0.704   0.622  Madd__old_Secu_1_cy<3>11 (Madd__old_Secu_1_cy<3>)
     LUT3:I0->O            2   0.704   0.622  Madd__old_Secu_1_xor<5>11 (_old_Secu_1<5>)
     LUT4:I0->O           13   0.704   1.158  Secu_or0000 (Secu_or0000)
     LUT4:I0->O            1   0.704   0.424  M1u_or0000_SW0 (N2)
     LUT4:I3->O           11   0.704   0.937  M1u_or0000 (M1u_or0000)
     LUT4:I3->O            3   0.704   0.531  M2u_or0000_SW0 (N01)
     MUXF5:S->O            1   0.739   0.424  M2u_or0000_SW4 (N37)
     LUT4:I3->O            6   0.704   0.669  _old_H1u_4<2> (_old_H1u_4<2>)
     MUXF5:S->O            1   0.739   0.424  old_H2u_5_or000032_SW3 (N44)
     LUT4:I3->O            1   0.704   0.424  _old_H2u_5<3> (_old_H2u_5<3>)
     LUT4:I3->O            8   0.704   0.757  H1u_and000028 (H1u_and0000)
     FDR:R                     0.911          H1u_0
    ----------------------------------------
    Total                     17.697ns (9.943ns logic, 7.754ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            H1u_3 (FF)
  Destination:       H1u<3> (PAD)
  Source Clock:      clk rising

  Data Path: H1u_3 to H1u<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.531  H1u_3 (H1u_3)
     OBUF:I->O                 3.272          H1u_3_OBUF (H1u<3>)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.50 secs
 
--> 

Total memory usage is 229460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

