// Seed: 1380071949
module module_0 (
    output wire id_0,
    input supply0 id_1
    , id_9,
    output uwire id_2,
    input supply1 id_3,
    output supply1 id_4,
    output tri0 id_5,
    output wor id_6,
    input wire id_7
);
  wire id_10 = id_3;
  assign id_5 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wand  id_0,
    input  wand  id_1,
    input  tri   id_2,
    output uwire id_3
    , id_9,
    input  tri0  id_4,
    input  tri0  id_5,
    output tri   id_6,
    input  wor   id_7
);
  assign id_6 = id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_1,
      id_3,
      id_3,
      id_6,
      id_1
  );
  logic id_10;
  ;
endmodule
