INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/source_files/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
