/// Complete Register Map for ATSAMD21G18A
/// Generated by Alloy Code Generator from CMSIS-SVD
///
/// Device:  ATSAMD21G18A
/// Vendor:  Microchip Technology Inc.
/// Family:  samd21
/// CPU:     CM0+
///
/// This is the main convenience header that includes all generated
/// register definitions, bit fields, enumerations, and utilities.
///
/// Usage:
///   #include <hal/atmel/samd21/atsamd21g18a/register_map.hpp>
///
///   using namespace alloy::hal::atmel::samd21::atsamd21g18a;
///
///   // Access registers
///   rcc::RCC->CR = rcc::cr::HSEON::set(rcc::RCC->CR);
///
/// DO NOT EDIT - Regenerate if SVD file changes

#pragma once

// ============================================================================
// Core utilities
// ============================================================================

// ============================================================================
// Peripheral Register Structures (Family Level)
// ============================================================================

#include "../generated/registers/ac_registers.hpp"
#include "../generated/registers/adc_registers.hpp"
#include "../generated/registers/dac_registers.hpp"
#include "../generated/registers/dmac_registers.hpp"
#include "../generated/registers/dsu_registers.hpp"
#include "../generated/registers/eic_registers.hpp"
#include "../generated/registers/evsys_registers.hpp"
#include "../generated/registers/gclk_registers.hpp"
#include "../generated/registers/hmatrix_registers.hpp"
#include "../generated/registers/i2s_registers.hpp"
#include "../generated/registers/mtb_registers.hpp"
#include "../generated/registers/nvmctrl_registers.hpp"
#include "../generated/registers/pac0_registers.hpp"
#include "../generated/registers/pm_registers.hpp"
#include "../generated/registers/port_registers.hpp"
#include "../generated/registers/rtc_registers.hpp"
#include "../generated/registers/sercom0_registers.hpp"
#include "../generated/registers/sysctrl_registers.hpp"
#include "../generated/registers/tc3_registers.hpp"
#include "../generated/registers/tcc0_registers.hpp"
#include "../generated/registers/usb_registers.hpp"
#include "../generated/registers/wdt_registers.hpp"

// ============================================================================
// Peripheral Bit Field Definitions (Family Level)
// ============================================================================

#include "../generated/bitfields/ac_bitfields.hpp"
#include "../generated/bitfields/adc_bitfields.hpp"
#include "../generated/bitfields/dac_bitfields.hpp"
#include "../generated/bitfields/dmac_bitfields.hpp"
#include "../generated/bitfields/dsu_bitfields.hpp"
#include "../generated/bitfields/eic_bitfields.hpp"
#include "../generated/bitfields/evsys_bitfields.hpp"
#include "../generated/bitfields/gclk_bitfields.hpp"
#include "../generated/bitfields/hmatrix_bitfields.hpp"
#include "../generated/bitfields/i2s_bitfields.hpp"
#include "../generated/bitfields/mtb_bitfields.hpp"
#include "../generated/bitfields/nvmctrl_bitfields.hpp"
#include "../generated/bitfields/pac0_bitfields.hpp"
#include "../generated/bitfields/pm_bitfields.hpp"
#include "../generated/bitfields/port_bitfields.hpp"
#include "../generated/bitfields/rtc_bitfields.hpp"
#include "../generated/bitfields/sercom0_bitfields.hpp"
#include "../generated/bitfields/sysctrl_bitfields.hpp"
#include "../generated/bitfields/tc3_bitfields.hpp"
#include "../generated/bitfields/tcc0_bitfields.hpp"
#include "../generated/bitfields/usb_bitfields.hpp"
#include "../generated/bitfields/wdt_bitfields.hpp"

// ============================================================================
// Enumerated Value Definitions
// ============================================================================

#include "enums.hpp"

// ============================================================================
// Pin Alternate Function Mappings
// ============================================================================

#include "pin_functions.hpp"

// ============================================================================
// Namespace Convenience Aliases
// ============================================================================

namespace alloy::hal::atmel::samd21::atsamd21g18a {

/// Main namespace alias for this MCU
///
/// Usage:
///   using namespace alloy::hal::atmel::samd21::atsamd21g18a;
///   // Now you can use rcc::RCC, gpio::GPIOA, etc.

}  // namespace alloy::hal::atmel::samd21::atsamd21g18a

// ============================================================================
// Global Namespace Aliases (Optional)
// ============================================================================

/// You can define shorter aliases if desired:
///
/// namespace mcu = alloy::hal::atmel::samd21::atsamd21g18a;
///
/// Then use:
///   mcu::rcc::RCC->CR = ...

// ============================================================================
// Generated File Summary
// ============================================================================
//
// This header includes:
//   - 22 peripheral register structures
//   - 22 peripheral bit field definitions
//   - Enumeration definitions
//   - Pin alternate function mappings
//
// Total peripherals with registers: 22
//
// For detailed documentation, see:
//   - REGISTER_USAGE.md (register access patterns)
//   - BITFIELD_USAGE.md (bit field operations)
//   - ENUM_USAGE.md (enumeration usage)
//   - PIN_FUNCTIONS_USAGE.md (pin configuration)
//
