
`timescale 1ns / 1ns

module test;


wire  pc_cout, pcp4;

reg  pc, pc_adder_4, pc_cin;



pcadder top(pc_cout, pcp4, pc, pc_adder_4, pc_cin); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/maxma2/Documents/Coursework/ece425/mp2/lib/pcadder_run1/testfixture.verilog file
`include "/home/maxma2/Documents/Coursework/ece425/mp2/lib/pcadder_run1/testfixture.verilog"

`endif

endmodule 
