
Assignment1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f10  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003094  080060a0  080060a0  000070a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009134  08009134  0000b07c  2**0
                  CONTENTS
  4 .ARM          00000008  08009134  08009134  0000a134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800913c  0800913c  0000b07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800913c  0800913c  0000a13c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009140  08009140  0000a140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08009144  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b07c  2**0
                  CONTENTS
 10 .bss          000003dc  2000007c  2000007c  0000b07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000458  20000458  0000b07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f921  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ffd  00000000  00000000  0001a9cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001018  00000000  00000000  0001d9d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c38  00000000  00000000  0001e9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023cd5  00000000  00000000  0001f620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013880  00000000  00000000  000432f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d021b  00000000  00000000  00056b75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00126d90  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004a3c  00000000  00000000  00126dd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  0012b810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006088 	.word	0x08006088

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	08006088 	.word	0x08006088

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <button_init>:
/**
 * @brief  	Init matrix button
 * @param  	None
 * @retval 	None
 */
void button_init() {
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000564:	2201      	movs	r2, #1
 8000566:	2108      	movs	r1, #8
 8000568:	4802      	ldr	r0, [pc, #8]	@ (8000574 <button_init+0x14>)
 800056a:	f002 fdd7 	bl	800311c <HAL_GPIO_WritePin>
}
 800056e:	bf00      	nop
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	40020c00 	.word	0x40020c00

08000578 <button_scan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void button_scan() {
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 800057e:	2200      	movs	r2, #0
 8000580:	2108      	movs	r1, #8
 8000582:	482f      	ldr	r0, [pc, #188]	@ (8000640 <button_scan+0xc8>)
 8000584:	f002 fdca 	bl	800311c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000588:	2201      	movs	r2, #1
 800058a:	2108      	movs	r1, #8
 800058c:	482c      	ldr	r0, [pc, #176]	@ (8000640 <button_scan+0xc8>)
 800058e:	f002 fdc5 	bl	800311c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 8000592:	230a      	movs	r3, #10
 8000594:	2202      	movs	r2, #2
 8000596:	492b      	ldr	r1, [pc, #172]	@ (8000644 <button_scan+0xcc>)
 8000598:	482b      	ldr	r0, [pc, #172]	@ (8000648 <button_scan+0xd0>)
 800059a:	f003 fc1c 	bl	8003dd6 <HAL_SPI_Receive>

	int button_index = 0;
 800059e:	2300      	movs	r3, #0
 80005a0:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 80005a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80005a6:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 80005a8:	2300      	movs	r3, #0
 80005aa:	607b      	str	r3, [r7, #4]
 80005ac:	e03f      	b.n	800062e <button_scan+0xb6>
		if (i >= 0 && i <= 3) {
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	db06      	blt.n	80005c2 <button_scan+0x4a>
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2b03      	cmp	r3, #3
 80005b8:	dc03      	bgt.n	80005c2 <button_scan+0x4a>
			button_index = i + 4;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	3304      	adds	r3, #4
 80005be:	60fb      	str	r3, [r7, #12]
 80005c0:	e018      	b.n	80005f4 <button_scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	2b03      	cmp	r3, #3
 80005c6:	dd07      	ble.n	80005d8 <button_scan+0x60>
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2b07      	cmp	r3, #7
 80005cc:	dc04      	bgt.n	80005d8 <button_scan+0x60>
			button_index = 7 - i;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	f1c3 0307 	rsb	r3, r3, #7
 80005d4:	60fb      	str	r3, [r7, #12]
 80005d6:	e00d      	b.n	80005f4 <button_scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	2b07      	cmp	r3, #7
 80005dc:	dd06      	ble.n	80005ec <button_scan+0x74>
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	2b0b      	cmp	r3, #11
 80005e2:	dc03      	bgt.n	80005ec <button_scan+0x74>
			button_index = i + 4;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	3304      	adds	r3, #4
 80005e8:	60fb      	str	r3, [r7, #12]
 80005ea:	e003      	b.n	80005f4 <button_scan+0x7c>
		} else {
			button_index = 23 - i;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	f1c3 0317 	rsb	r3, r3, #23
 80005f2:	60fb      	str	r3, [r7, #12]
		}
		if (button_spi_buffer & mask)
 80005f4:	4b13      	ldr	r3, [pc, #76]	@ (8000644 <button_scan+0xcc>)
 80005f6:	881a      	ldrh	r2, [r3, #0]
 80005f8:	897b      	ldrh	r3, [r7, #10]
 80005fa:	4013      	ands	r3, r2
 80005fc:	b29b      	uxth	r3, r3
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d005      	beq.n	800060e <button_scan+0x96>
			button_count[button_index] = 0;
 8000602:	4a12      	ldr	r2, [pc, #72]	@ (800064c <button_scan+0xd4>)
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	2100      	movs	r1, #0
 8000608:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800060c:	e009      	b.n	8000622 <button_scan+0xaa>
		else
			button_count[button_index]++;
 800060e:	4a0f      	ldr	r2, [pc, #60]	@ (800064c <button_scan+0xd4>)
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000616:	3301      	adds	r3, #1
 8000618:	b299      	uxth	r1, r3
 800061a:	4a0c      	ldr	r2, [pc, #48]	@ (800064c <button_scan+0xd4>)
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 8000622:	897b      	ldrh	r3, [r7, #10]
 8000624:	085b      	lsrs	r3, r3, #1
 8000626:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	3301      	adds	r3, #1
 800062c:	607b      	str	r3, [r7, #4]
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	2b0f      	cmp	r3, #15
 8000632:	ddbc      	ble.n	80005ae <button_scan+0x36>
	}
}
 8000634:	bf00      	nop
 8000636:	bf00      	nop
 8000638:	3710      	adds	r7, #16
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40020c00 	.word	0x40020c00
 8000644:	200000b8 	.word	0x200000b8
 8000648:	2000021c 	.word	0x2000021c
 800064c:	20000098 	.word	0x20000098

08000650 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b08e      	sub	sp, #56	@ 0x38
 8000654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000656:	f107 031c 	add.w	r3, r7, #28
 800065a:	2200      	movs	r2, #0
 800065c:	601a      	str	r2, [r3, #0]
 800065e:	605a      	str	r2, [r3, #4]
 8000660:	609a      	str	r2, [r3, #8]
 8000662:	60da      	str	r2, [r3, #12]
 8000664:	611a      	str	r2, [r3, #16]
 8000666:	615a      	str	r2, [r3, #20]
 8000668:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800066a:	463b      	mov	r3, r7
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	605a      	str	r2, [r3, #4]
 8000672:	609a      	str	r2, [r3, #8]
 8000674:	60da      	str	r2, [r3, #12]
 8000676:	611a      	str	r2, [r3, #16]
 8000678:	615a      	str	r2, [r3, #20]
 800067a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 800067c:	4b2f      	ldr	r3, [pc, #188]	@ (800073c <MX_FSMC_Init+0xec>)
 800067e:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8000682:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000684:	4b2d      	ldr	r3, [pc, #180]	@ (800073c <MX_FSMC_Init+0xec>)
 8000686:	4a2e      	ldr	r2, [pc, #184]	@ (8000740 <MX_FSMC_Init+0xf0>)
 8000688:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800068a:	4b2c      	ldr	r3, [pc, #176]	@ (800073c <MX_FSMC_Init+0xec>)
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000690:	4b2a      	ldr	r3, [pc, #168]	@ (800073c <MX_FSMC_Init+0xec>)
 8000692:	2200      	movs	r2, #0
 8000694:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000696:	4b29      	ldr	r3, [pc, #164]	@ (800073c <MX_FSMC_Init+0xec>)
 8000698:	2200      	movs	r2, #0
 800069a:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800069c:	4b27      	ldr	r3, [pc, #156]	@ (800073c <MX_FSMC_Init+0xec>)
 800069e:	2210      	movs	r2, #16
 80006a0:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80006a2:	4b26      	ldr	r3, [pc, #152]	@ (800073c <MX_FSMC_Init+0xec>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80006a8:	4b24      	ldr	r3, [pc, #144]	@ (800073c <MX_FSMC_Init+0xec>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80006ae:	4b23      	ldr	r3, [pc, #140]	@ (800073c <MX_FSMC_Init+0xec>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80006b4:	4b21      	ldr	r3, [pc, #132]	@ (800073c <MX_FSMC_Init+0xec>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80006ba:	4b20      	ldr	r3, [pc, #128]	@ (800073c <MX_FSMC_Init+0xec>)
 80006bc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80006c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80006c2:	4b1e      	ldr	r3, [pc, #120]	@ (800073c <MX_FSMC_Init+0xec>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80006c8:	4b1c      	ldr	r3, [pc, #112]	@ (800073c <MX_FSMC_Init+0xec>)
 80006ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80006ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80006d0:	4b1a      	ldr	r3, [pc, #104]	@ (800073c <MX_FSMC_Init+0xec>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80006d6:	4b19      	ldr	r3, [pc, #100]	@ (800073c <MX_FSMC_Init+0xec>)
 80006d8:	2200      	movs	r2, #0
 80006da:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80006dc:	4b17      	ldr	r3, [pc, #92]	@ (800073c <MX_FSMC_Init+0xec>)
 80006de:	2200      	movs	r2, #0
 80006e0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80006e2:	230f      	movs	r3, #15
 80006e4:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80006e6:	230f      	movs	r3, #15
 80006e8:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80006ea:	233c      	movs	r3, #60	@ 0x3c
 80006ec:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 80006ee:	2300      	movs	r3, #0
 80006f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 80006f2:	2310      	movs	r3, #16
 80006f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 80006f6:	2311      	movs	r3, #17
 80006f8:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80006fa:	2300      	movs	r3, #0
 80006fc:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80006fe:	2308      	movs	r3, #8
 8000700:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000702:	230f      	movs	r3, #15
 8000704:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8000706:	2309      	movs	r3, #9
 8000708:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800070a:	2300      	movs	r3, #0
 800070c:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800070e:	2310      	movs	r3, #16
 8000710:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000712:	2311      	movs	r3, #17
 8000714:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000716:	2300      	movs	r3, #0
 8000718:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800071a:	463a      	mov	r2, r7
 800071c:	f107 031c 	add.w	r3, r7, #28
 8000720:	4619      	mov	r1, r3
 8000722:	4806      	ldr	r0, [pc, #24]	@ (800073c <MX_FSMC_Init+0xec>)
 8000724:	f003 ff3a 	bl	800459c <HAL_SRAM_Init>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800072e:	f001 f8d5 	bl	80018dc <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000732:	bf00      	nop
 8000734:	3738      	adds	r7, #56	@ 0x38
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	200000bc 	.word	0x200000bc
 8000740:	a0000104 	.word	0xa0000104

08000744 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000744:	b580      	push	{r7, lr}
 8000746:	b086      	sub	sp, #24
 8000748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074a:	1d3b      	adds	r3, r7, #4
 800074c:	2200      	movs	r2, #0
 800074e:	601a      	str	r2, [r3, #0]
 8000750:	605a      	str	r2, [r3, #4]
 8000752:	609a      	str	r2, [r3, #8]
 8000754:	60da      	str	r2, [r3, #12]
 8000756:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000758:	4b1c      	ldr	r3, [pc, #112]	@ (80007cc <HAL_FSMC_MspInit+0x88>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d131      	bne.n	80007c4 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000760:	4b1a      	ldr	r3, [pc, #104]	@ (80007cc <HAL_FSMC_MspInit+0x88>)
 8000762:	2201      	movs	r2, #1
 8000764:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	603b      	str	r3, [r7, #0]
 800076a:	4b19      	ldr	r3, [pc, #100]	@ (80007d0 <HAL_FSMC_MspInit+0x8c>)
 800076c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800076e:	4a18      	ldr	r2, [pc, #96]	@ (80007d0 <HAL_FSMC_MspInit+0x8c>)
 8000770:	f043 0301 	orr.w	r3, r3, #1
 8000774:	6393      	str	r3, [r2, #56]	@ 0x38
 8000776:	4b16      	ldr	r3, [pc, #88]	@ (80007d0 <HAL_FSMC_MspInit+0x8c>)
 8000778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800077a:	f003 0301 	and.w	r3, r3, #1
 800077e:	603b      	str	r3, [r7, #0]
 8000780:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000782:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8000786:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000788:	2302      	movs	r3, #2
 800078a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078c:	2300      	movs	r3, #0
 800078e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000790:	2303      	movs	r3, #3
 8000792:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000794:	230c      	movs	r3, #12
 8000796:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000798:	1d3b      	adds	r3, r7, #4
 800079a:	4619      	mov	r1, r3
 800079c:	480d      	ldr	r0, [pc, #52]	@ (80007d4 <HAL_FSMC_MspInit+0x90>)
 800079e:	f002 fb21 	bl	8002de4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80007a2:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 80007a6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a8:	2302      	movs	r3, #2
 80007aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ac:	2300      	movs	r3, #0
 80007ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007b0:	2303      	movs	r3, #3
 80007b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80007b4:	230c      	movs	r3, #12
 80007b6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007b8:	1d3b      	adds	r3, r7, #4
 80007ba:	4619      	mov	r1, r3
 80007bc:	4806      	ldr	r0, [pc, #24]	@ (80007d8 <HAL_FSMC_MspInit+0x94>)
 80007be:	f002 fb11 	bl	8002de4 <HAL_GPIO_Init>
 80007c2:	e000      	b.n	80007c6 <HAL_FSMC_MspInit+0x82>
    return;
 80007c4:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80007c6:	3718      	adds	r7, #24
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	2000010c 	.word	0x2000010c
 80007d0:	40023800 	.word	0x40023800
 80007d4:	40021000 	.word	0x40021000
 80007d8:	40020c00 	.word	0x40020c00

080007dc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80007e4:	f7ff ffae 	bl	8000744 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80007e8:	bf00      	nop
 80007ea:	3708      	adds	r7, #8
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b08c      	sub	sp, #48	@ 0x30
 80007f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f6:	f107 031c 	add.w	r3, r7, #28
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
 80007fe:	605a      	str	r2, [r3, #4]
 8000800:	609a      	str	r2, [r3, #8]
 8000802:	60da      	str	r2, [r3, #12]
 8000804:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	61bb      	str	r3, [r7, #24]
 800080a:	4b6f      	ldr	r3, [pc, #444]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	4a6e      	ldr	r2, [pc, #440]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 8000810:	f043 0310 	orr.w	r3, r3, #16
 8000814:	6313      	str	r3, [r2, #48]	@ 0x30
 8000816:	4b6c      	ldr	r3, [pc, #432]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	f003 0310 	and.w	r3, r3, #16
 800081e:	61bb      	str	r3, [r7, #24]
 8000820:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	617b      	str	r3, [r7, #20]
 8000826:	4b68      	ldr	r3, [pc, #416]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	4a67      	ldr	r2, [pc, #412]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 800082c:	f043 0304 	orr.w	r3, r3, #4
 8000830:	6313      	str	r3, [r2, #48]	@ 0x30
 8000832:	4b65      	ldr	r3, [pc, #404]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	f003 0304 	and.w	r3, r3, #4
 800083a:	617b      	str	r3, [r7, #20]
 800083c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	613b      	str	r3, [r7, #16]
 8000842:	4b61      	ldr	r3, [pc, #388]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	4a60      	ldr	r2, [pc, #384]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 8000848:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800084c:	6313      	str	r3, [r2, #48]	@ 0x30
 800084e:	4b5e      	ldr	r3, [pc, #376]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000856:	613b      	str	r3, [r7, #16]
 8000858:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	60fb      	str	r3, [r7, #12]
 800085e:	4b5a      	ldr	r3, [pc, #360]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	4a59      	ldr	r2, [pc, #356]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	6313      	str	r3, [r2, #48]	@ 0x30
 800086a:	4b57      	ldr	r3, [pc, #348]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	f003 0301 	and.w	r3, r3, #1
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	60bb      	str	r3, [r7, #8]
 800087a:	4b53      	ldr	r3, [pc, #332]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087e:	4a52      	ldr	r2, [pc, #328]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 8000880:	f043 0308 	orr.w	r3, r3, #8
 8000884:	6313      	str	r3, [r2, #48]	@ 0x30
 8000886:	4b50      	ldr	r3, [pc, #320]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	f003 0308 	and.w	r3, r3, #8
 800088e:	60bb      	str	r3, [r7, #8]
 8000890:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000892:	2300      	movs	r3, #0
 8000894:	607b      	str	r3, [r7, #4]
 8000896:	4b4c      	ldr	r3, [pc, #304]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089a:	4a4b      	ldr	r2, [pc, #300]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 800089c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a2:	4b49      	ldr	r3, [pc, #292]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008aa:	607b      	str	r3, [r7, #4]
 80008ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	603b      	str	r3, [r7, #0]
 80008b2:	4b45      	ldr	r3, [pc, #276]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b6:	4a44      	ldr	r2, [pc, #272]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 80008b8:	f043 0302 	orr.w	r3, r3, #2
 80008bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008be:	4b42      	ldr	r3, [pc, #264]	@ (80009c8 <MX_GPIO_Init+0x1d8>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	f003 0302 	and.w	r3, r3, #2
 80008c6:	603b      	str	r3, [r7, #0]
 80008c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2170      	movs	r1, #112	@ 0x70
 80008ce:	483f      	ldr	r0, [pc, #252]	@ (80009cc <MX_GPIO_Init+0x1dc>)
 80008d0:	f002 fc24 	bl	800311c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80008d4:	2200      	movs	r2, #0
 80008d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008da:	483d      	ldr	r0, [pc, #244]	@ (80009d0 <MX_GPIO_Init+0x1e0>)
 80008dc:	f002 fc1e 	bl	800311c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 80008e0:	2200      	movs	r2, #0
 80008e2:	2140      	movs	r1, #64	@ 0x40
 80008e4:	483b      	ldr	r0, [pc, #236]	@ (80009d4 <MX_GPIO_Init+0x1e4>)
 80008e6:	f002 fc19 	bl	800311c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 80008ea:	2200      	movs	r2, #0
 80008ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008f0:	4839      	ldr	r0, [pc, #228]	@ (80009d8 <MX_GPIO_Init+0x1e8>)
 80008f2:	f002 fc13 	bl	800311c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	2108      	movs	r1, #8
 80008fa:	4838      	ldr	r0, [pc, #224]	@ (80009dc <MX_GPIO_Init+0x1ec>)
 80008fc:	f002 fc0e 	bl	800311c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000900:	2370      	movs	r3, #112	@ 0x70
 8000902:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000904:	2301      	movs	r3, #1
 8000906:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090c:	2300      	movs	r3, #0
 800090e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000910:	f107 031c 	add.w	r3, r7, #28
 8000914:	4619      	mov	r1, r3
 8000916:	482d      	ldr	r0, [pc, #180]	@ (80009cc <MX_GPIO_Init+0x1dc>)
 8000918:	f002 fa64 	bl	8002de4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 800091c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000920:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000922:	2301      	movs	r3, #1
 8000924:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000926:	2300      	movs	r3, #0
 8000928:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092a:	2300      	movs	r3, #0
 800092c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 800092e:	f107 031c 	add.w	r3, r7, #28
 8000932:	4619      	mov	r1, r3
 8000934:	4826      	ldr	r0, [pc, #152]	@ (80009d0 <MX_GPIO_Init+0x1e0>)
 8000936:	f002 fa55 	bl	8002de4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 800093a:	23c0      	movs	r3, #192	@ 0xc0
 800093c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800093e:	2300      	movs	r3, #0
 8000940:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000946:	f107 031c 	add.w	r3, r7, #28
 800094a:	4619      	mov	r1, r3
 800094c:	4822      	ldr	r0, [pc, #136]	@ (80009d8 <MX_GPIO_Init+0x1e8>)
 800094e:	f002 fa49 	bl	8002de4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8000952:	2330      	movs	r3, #48	@ 0x30
 8000954:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000956:	2300      	movs	r3, #0
 8000958:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800095e:	f107 031c 	add.w	r3, r7, #28
 8000962:	4619      	mov	r1, r3
 8000964:	481a      	ldr	r0, [pc, #104]	@ (80009d0 <MX_GPIO_Init+0x1e0>)
 8000966:	f002 fa3d 	bl	8002de4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 800096a:	2340      	movs	r3, #64	@ 0x40
 800096c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096e:	2301      	movs	r3, #1
 8000970:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000976:	2300      	movs	r3, #0
 8000978:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 800097a:	f107 031c 	add.w	r3, r7, #28
 800097e:	4619      	mov	r1, r3
 8000980:	4814      	ldr	r0, [pc, #80]	@ (80009d4 <MX_GPIO_Init+0x1e4>)
 8000982:	f002 fa2f 	bl	8002de4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000986:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800098a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800098c:	2301      	movs	r3, #1
 800098e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	2300      	movs	r3, #0
 8000992:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000994:	2300      	movs	r3, #0
 8000996:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000998:	f107 031c 	add.w	r3, r7, #28
 800099c:	4619      	mov	r1, r3
 800099e:	480e      	ldr	r0, [pc, #56]	@ (80009d8 <MX_GPIO_Init+0x1e8>)
 80009a0:	f002 fa20 	bl	8002de4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 80009a4:	2308      	movs	r3, #8
 80009a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a8:	2301      	movs	r3, #1
 80009aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ac:	2300      	movs	r3, #0
 80009ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b0:	2300      	movs	r3, #0
 80009b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 80009b4:	f107 031c 	add.w	r3, r7, #28
 80009b8:	4619      	mov	r1, r3
 80009ba:	4808      	ldr	r0, [pc, #32]	@ (80009dc <MX_GPIO_Init+0x1ec>)
 80009bc:	f002 fa12 	bl	8002de4 <HAL_GPIO_Init>

}
 80009c0:	bf00      	nop
 80009c2:	3730      	adds	r7, #48	@ 0x30
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	40023800 	.word	0x40023800
 80009cc:	40021000 	.word	0x40021000
 80009d0:	40020800 	.word	0x40020800
 80009d4:	40021800 	.word	0x40021800
 80009d8:	40020000 	.word	0x40020000
 80009dc:	40020c00 	.word	0x40020c00

080009e0 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 80009e0:	b480      	push	{r7}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	4603      	mov	r3, r0
 80009e8:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 80009ea:	4a04      	ldr	r2, [pc, #16]	@ (80009fc <LCD_WR_REG+0x1c>)
 80009ec:	88fb      	ldrh	r3, [r7, #6]
 80009ee:	8013      	strh	r3, [r2, #0]
}
 80009f0:	bf00      	nop
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr
 80009fc:	600ffffe 	.word	0x600ffffe

08000a00 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	4603      	mov	r3, r0
 8000a08:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 8000a0a:	4a04      	ldr	r2, [pc, #16]	@ (8000a1c <LCD_WR_DATA+0x1c>)
 8000a0c:	88fb      	ldrh	r3, [r7, #6]
 8000a0e:	8053      	strh	r3, [r2, #2]
}
 8000a10:	bf00      	nop
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	600ffffe 	.word	0x600ffffe

08000a20 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 8000a26:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <LCD_RD_DATA+0x20>)
 8000a28:	885b      	ldrh	r3, [r3, #2]
 8000a2a:	b29b      	uxth	r3, r3
 8000a2c:	80fb      	strh	r3, [r7, #6]
	return ram;
 8000a2e:	88fb      	ldrh	r3, [r7, #6]
 8000a30:	b29b      	uxth	r3, r3
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	600ffffe 	.word	0x600ffffe

08000a44 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8000a44:	b590      	push	{r4, r7, lr}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4604      	mov	r4, r0
 8000a4c:	4608      	mov	r0, r1
 8000a4e:	4611      	mov	r1, r2
 8000a50:	461a      	mov	r2, r3
 8000a52:	4623      	mov	r3, r4
 8000a54:	80fb      	strh	r3, [r7, #6]
 8000a56:	4603      	mov	r3, r0
 8000a58:	80bb      	strh	r3, [r7, #4]
 8000a5a:	460b      	mov	r3, r1
 8000a5c:	807b      	strh	r3, [r7, #2]
 8000a5e:	4613      	mov	r3, r2
 8000a60:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 8000a62:	202a      	movs	r0, #42	@ 0x2a
 8000a64:	f7ff ffbc 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 8000a68:	88fb      	ldrh	r3, [r7, #6]
 8000a6a:	0a1b      	lsrs	r3, r3, #8
 8000a6c:	b29b      	uxth	r3, r3
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff ffc6 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 8000a74:	88fb      	ldrh	r3, [r7, #6]
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	b29b      	uxth	r3, r3
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff ffc0 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8000a80:	887b      	ldrh	r3, [r7, #2]
 8000a82:	0a1b      	lsrs	r3, r3, #8
 8000a84:	b29b      	uxth	r3, r3
 8000a86:	4618      	mov	r0, r3
 8000a88:	f7ff ffba 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 8000a8c:	887b      	ldrh	r3, [r7, #2]
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	b29b      	uxth	r3, r3
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff ffb4 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 8000a98:	202b      	movs	r0, #43	@ 0x2b
 8000a9a:	f7ff ffa1 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 8000a9e:	88bb      	ldrh	r3, [r7, #4]
 8000aa0:	0a1b      	lsrs	r3, r3, #8
 8000aa2:	b29b      	uxth	r3, r3
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff ffab 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 8000aaa:	88bb      	ldrh	r3, [r7, #4]
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	b29b      	uxth	r3, r3
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f7ff ffa5 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 8000ab6:	883b      	ldrh	r3, [r7, #0]
 8000ab8:	0a1b      	lsrs	r3, r3, #8
 8000aba:	b29b      	uxth	r3, r3
 8000abc:	4618      	mov	r0, r3
 8000abe:	f7ff ff9f 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8000ac2:	883b      	ldrh	r3, [r7, #0]
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f7ff ff99 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 8000ace:	202c      	movs	r0, #44	@ 0x2c
 8000ad0:	f7ff ff86 	bl	80009e0 <LCD_WR_REG>
}
 8000ad4:	bf00      	nop
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd90      	pop	{r4, r7, pc}

08000adc <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 8000ae6:	4b15      	ldr	r3, [pc, #84]	@ (8000b3c <lcd_clear+0x60>)
 8000ae8:	881b      	ldrh	r3, [r3, #0]
 8000aea:	3b01      	subs	r3, #1
 8000aec:	b29a      	uxth	r2, r3
 8000aee:	4b13      	ldr	r3, [pc, #76]	@ (8000b3c <lcd_clear+0x60>)
 8000af0:	885b      	ldrh	r3, [r3, #2]
 8000af2:	3b01      	subs	r3, #1
 8000af4:	b29b      	uxth	r3, r3
 8000af6:	2100      	movs	r1, #0
 8000af8:	2000      	movs	r0, #0
 8000afa:	f7ff ffa3 	bl	8000a44 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 8000afe:	2300      	movs	r3, #0
 8000b00:	81fb      	strh	r3, [r7, #14]
 8000b02:	e011      	b.n	8000b28 <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 8000b04:	2300      	movs	r3, #0
 8000b06:	81bb      	strh	r3, [r7, #12]
 8000b08:	e006      	b.n	8000b18 <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 8000b0a:	88fb      	ldrh	r3, [r7, #6]
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f7ff ff77 	bl	8000a00 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 8000b12:	89bb      	ldrh	r3, [r7, #12]
 8000b14:	3301      	adds	r3, #1
 8000b16:	81bb      	strh	r3, [r7, #12]
 8000b18:	4b08      	ldr	r3, [pc, #32]	@ (8000b3c <lcd_clear+0x60>)
 8000b1a:	885b      	ldrh	r3, [r3, #2]
 8000b1c:	89ba      	ldrh	r2, [r7, #12]
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	d3f3      	bcc.n	8000b0a <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 8000b22:	89fb      	ldrh	r3, [r7, #14]
 8000b24:	3301      	adds	r3, #1
 8000b26:	81fb      	strh	r3, [r7, #14]
 8000b28:	4b04      	ldr	r3, [pc, #16]	@ (8000b3c <lcd_clear+0x60>)
 8000b2a:	881b      	ldrh	r3, [r3, #0]
 8000b2c:	89fa      	ldrh	r2, [r7, #14]
 8000b2e:	429a      	cmp	r2, r3
 8000b30:	d3e8      	bcc.n	8000b04 <lcd_clear+0x28>
		}
	}
}
 8000b32:	bf00      	nop
 8000b34:	bf00      	nop
 8000b36:	3710      	adds	r7, #16
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	20000110 	.word	0x20000110

08000b40 <lcd_fill>:
 * @param  yend	End row
 * @param  color Color to fill
 * @retval None
 */
void lcd_fill(uint16_t xsta, uint16_t ysta, uint16_t xend, uint16_t yend,
		uint16_t color) {
 8000b40:	b590      	push	{r4, r7, lr}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4604      	mov	r4, r0
 8000b48:	4608      	mov	r0, r1
 8000b4a:	4611      	mov	r1, r2
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	4623      	mov	r3, r4
 8000b50:	80fb      	strh	r3, [r7, #6]
 8000b52:	4603      	mov	r3, r0
 8000b54:	80bb      	strh	r3, [r7, #4]
 8000b56:	460b      	mov	r3, r1
 8000b58:	807b      	strh	r3, [r7, #2]
 8000b5a:	4613      	mov	r3, r2
 8000b5c:	803b      	strh	r3, [r7, #0]
	uint16_t i, j;
	lcd_set_address(xsta, ysta, xend - 1, yend - 1);
 8000b5e:	887b      	ldrh	r3, [r7, #2]
 8000b60:	3b01      	subs	r3, #1
 8000b62:	b29a      	uxth	r2, r3
 8000b64:	883b      	ldrh	r3, [r7, #0]
 8000b66:	3b01      	subs	r3, #1
 8000b68:	b29b      	uxth	r3, r3
 8000b6a:	88b9      	ldrh	r1, [r7, #4]
 8000b6c:	88f8      	ldrh	r0, [r7, #6]
 8000b6e:	f7ff ff69 	bl	8000a44 <lcd_set_address>
	for (i = ysta; i < yend; i++) {
 8000b72:	88bb      	ldrh	r3, [r7, #4]
 8000b74:	81fb      	strh	r3, [r7, #14]
 8000b76:	e010      	b.n	8000b9a <lcd_fill+0x5a>
		for (j = xsta; j < xend; j++) {
 8000b78:	88fb      	ldrh	r3, [r7, #6]
 8000b7a:	81bb      	strh	r3, [r7, #12]
 8000b7c:	e006      	b.n	8000b8c <lcd_fill+0x4c>
			LCD_WR_DATA(color);
 8000b7e:	8c3b      	ldrh	r3, [r7, #32]
 8000b80:	4618      	mov	r0, r3
 8000b82:	f7ff ff3d 	bl	8000a00 <LCD_WR_DATA>
		for (j = xsta; j < xend; j++) {
 8000b86:	89bb      	ldrh	r3, [r7, #12]
 8000b88:	3301      	adds	r3, #1
 8000b8a:	81bb      	strh	r3, [r7, #12]
 8000b8c:	89ba      	ldrh	r2, [r7, #12]
 8000b8e:	887b      	ldrh	r3, [r7, #2]
 8000b90:	429a      	cmp	r2, r3
 8000b92:	d3f4      	bcc.n	8000b7e <lcd_fill+0x3e>
	for (i = ysta; i < yend; i++) {
 8000b94:	89fb      	ldrh	r3, [r7, #14]
 8000b96:	3301      	adds	r3, #1
 8000b98:	81fb      	strh	r3, [r7, #14]
 8000b9a:	89fa      	ldrh	r2, [r7, #14]
 8000b9c:	883b      	ldrh	r3, [r7, #0]
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d3ea      	bcc.n	8000b78 <lcd_fill+0x38>
		}
	}
}
 8000ba2:	bf00      	nop
 8000ba4:	bf00      	nop
 8000ba6:	3714      	adds	r7, #20
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd90      	pop	{r4, r7, pc}

08000bac <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	80fb      	strh	r3, [r7, #6]
 8000bb6:	460b      	mov	r3, r1
 8000bb8:	80bb      	strh	r3, [r7, #4]
 8000bba:	4613      	mov	r3, r2
 8000bbc:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 8000bbe:	88bb      	ldrh	r3, [r7, #4]
 8000bc0:	88fa      	ldrh	r2, [r7, #6]
 8000bc2:	88b9      	ldrh	r1, [r7, #4]
 8000bc4:	88f8      	ldrh	r0, [r7, #6]
 8000bc6:	f7ff ff3d 	bl	8000a44 <lcd_set_address>
	LCD_WR_DATA(color);
 8000bca:	887b      	ldrh	r3, [r7, #2]
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f7ff ff17 	bl	8000a00 <LCD_WR_DATA>
}
 8000bd2:	bf00      	nop
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}

08000bda <lcd_draw_line>:
 * @param  y2 Y coordinate of end point
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 8000bda:	b590      	push	{r4, r7, lr}
 8000bdc:	b08d      	sub	sp, #52	@ 0x34
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	4604      	mov	r4, r0
 8000be2:	4608      	mov	r0, r1
 8000be4:	4611      	mov	r1, r2
 8000be6:	461a      	mov	r2, r3
 8000be8:	4623      	mov	r3, r4
 8000bea:	80fb      	strh	r3, [r7, #6]
 8000bec:	4603      	mov	r3, r0
 8000bee:	80bb      	strh	r3, [r7, #4]
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	807b      	strh	r3, [r7, #2]
 8000bf4:	4613      	mov	r3, r2
 8000bf6:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr = 0, yerr = 0, delta_x, delta_y, distance;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	627b      	str	r3, [r7, #36]	@ 0x24
	int incx, incy, uRow, uCol;
	delta_x = x2 - x1;
 8000c00:	887a      	ldrh	r2, [r7, #2]
 8000c02:	88fb      	ldrh	r3, [r7, #6]
 8000c04:	1ad3      	subs	r3, r2, r3
 8000c06:	623b      	str	r3, [r7, #32]
	delta_y = y2 - y1;
 8000c08:	883a      	ldrh	r2, [r7, #0]
 8000c0a:	88bb      	ldrh	r3, [r7, #4]
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	61fb      	str	r3, [r7, #28]
	uRow = x1;
 8000c10:	88fb      	ldrh	r3, [r7, #6]
 8000c12:	60fb      	str	r3, [r7, #12]
	uCol = y1;
 8000c14:	88bb      	ldrh	r3, [r7, #4]
 8000c16:	60bb      	str	r3, [r7, #8]
	if (delta_x > 0)
 8000c18:	6a3b      	ldr	r3, [r7, #32]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	dd02      	ble.n	8000c24 <lcd_draw_line+0x4a>
		incx = 1;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	617b      	str	r3, [r7, #20]
 8000c22:	e00b      	b.n	8000c3c <lcd_draw_line+0x62>
	else if (delta_x == 0)
 8000c24:	6a3b      	ldr	r3, [r7, #32]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d102      	bne.n	8000c30 <lcd_draw_line+0x56>
		incx = 0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	617b      	str	r3, [r7, #20]
 8000c2e:	e005      	b.n	8000c3c <lcd_draw_line+0x62>
	else {
		incx = -1;
 8000c30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c34:	617b      	str	r3, [r7, #20]
		delta_x = -delta_x;
 8000c36:	6a3b      	ldr	r3, [r7, #32]
 8000c38:	425b      	negs	r3, r3
 8000c3a:	623b      	str	r3, [r7, #32]
	}
	if (delta_y > 0)
 8000c3c:	69fb      	ldr	r3, [r7, #28]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	dd02      	ble.n	8000c48 <lcd_draw_line+0x6e>
		incy = 1;
 8000c42:	2301      	movs	r3, #1
 8000c44:	613b      	str	r3, [r7, #16]
 8000c46:	e00b      	b.n	8000c60 <lcd_draw_line+0x86>
	else if (delta_y == 0)
 8000c48:	69fb      	ldr	r3, [r7, #28]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d102      	bne.n	8000c54 <lcd_draw_line+0x7a>
		incy = 0;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	613b      	str	r3, [r7, #16]
 8000c52:	e005      	b.n	8000c60 <lcd_draw_line+0x86>
	else {
		incy = -1;
 8000c54:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c58:	613b      	str	r3, [r7, #16]
		delta_y = -delta_y;
 8000c5a:	69fb      	ldr	r3, [r7, #28]
 8000c5c:	425b      	negs	r3, r3
 8000c5e:	61fb      	str	r3, [r7, #28]
	}
	if (delta_x > delta_y)
 8000c60:	6a3a      	ldr	r2, [r7, #32]
 8000c62:	69fb      	ldr	r3, [r7, #28]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	dd02      	ble.n	8000c6e <lcd_draw_line+0x94>
		distance = delta_x;
 8000c68:	6a3b      	ldr	r3, [r7, #32]
 8000c6a:	61bb      	str	r3, [r7, #24]
 8000c6c:	e001      	b.n	8000c72 <lcd_draw_line+0x98>
	else
		distance = delta_y;
 8000c6e:	69fb      	ldr	r3, [r7, #28]
 8000c70:	61bb      	str	r3, [r7, #24]
	for (t = 0; t < distance + 1; t++) {
 8000c72:	2300      	movs	r3, #0
 8000c74:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8000c76:	e02b      	b.n	8000cd0 <lcd_draw_line+0xf6>
		lcd_draw_point(uRow, uCol, color);
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	b29b      	uxth	r3, r3
 8000c7c:	68ba      	ldr	r2, [r7, #8]
 8000c7e:	b291      	uxth	r1, r2
 8000c80:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff ff91 	bl	8000bac <lcd_draw_point>
		xerr += delta_x;
 8000c8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c8c:	6a3b      	ldr	r3, [r7, #32]
 8000c8e:	4413      	add	r3, r2
 8000c90:	62bb      	str	r3, [r7, #40]	@ 0x28
		yerr += delta_y;
 8000c92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c94:	69fb      	ldr	r3, [r7, #28]
 8000c96:	4413      	add	r3, r2
 8000c98:	627b      	str	r3, [r7, #36]	@ 0x24
		if (xerr > distance) {
 8000c9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	dd07      	ble.n	8000cb2 <lcd_draw_line+0xd8>
			xerr -= distance;
 8000ca2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000ca4:	69bb      	ldr	r3, [r7, #24]
 8000ca6:	1ad3      	subs	r3, r2, r3
 8000ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
			uRow += incx;
 8000caa:	68fa      	ldr	r2, [r7, #12]
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	4413      	add	r3, r2
 8000cb0:	60fb      	str	r3, [r7, #12]
		}
		if (yerr > distance) {
 8000cb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000cb4:	69bb      	ldr	r3, [r7, #24]
 8000cb6:	429a      	cmp	r2, r3
 8000cb8:	dd07      	ble.n	8000cca <lcd_draw_line+0xf0>
			yerr -= distance;
 8000cba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000cbc:	69bb      	ldr	r3, [r7, #24]
 8000cbe:	1ad3      	subs	r3, r2, r3
 8000cc0:	627b      	str	r3, [r7, #36]	@ 0x24
			uCol += incy;
 8000cc2:	68ba      	ldr	r2, [r7, #8]
 8000cc4:	693b      	ldr	r3, [r7, #16]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	60bb      	str	r3, [r7, #8]
	for (t = 0; t < distance + 1; t++) {
 8000cca:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000ccc:	3301      	adds	r3, #1
 8000cce:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8000cd0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000cd2:	69ba      	ldr	r2, [r7, #24]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	dacf      	bge.n	8000c78 <lcd_draw_line+0x9e>
		}
	}
}
 8000cd8:	bf00      	nop
 8000cda:	bf00      	nop
 8000cdc:	3734      	adds	r7, #52	@ 0x34
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd90      	pop	{r4, r7, pc}

08000ce2 <lcd_draw_rectangle>:

void lcd_draw_rectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 8000ce2:	b590      	push	{r4, r7, lr}
 8000ce4:	b085      	sub	sp, #20
 8000ce6:	af02      	add	r7, sp, #8
 8000ce8:	4604      	mov	r4, r0
 8000cea:	4608      	mov	r0, r1
 8000cec:	4611      	mov	r1, r2
 8000cee:	461a      	mov	r2, r3
 8000cf0:	4623      	mov	r3, r4
 8000cf2:	80fb      	strh	r3, [r7, #6]
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	80bb      	strh	r3, [r7, #4]
 8000cf8:	460b      	mov	r3, r1
 8000cfa:	807b      	strh	r3, [r7, #2]
 8000cfc:	4613      	mov	r3, r2
 8000cfe:	803b      	strh	r3, [r7, #0]
	lcd_draw_line(x1, y1, x2, y1, color);
 8000d00:	88bc      	ldrh	r4, [r7, #4]
 8000d02:	887a      	ldrh	r2, [r7, #2]
 8000d04:	88b9      	ldrh	r1, [r7, #4]
 8000d06:	88f8      	ldrh	r0, [r7, #6]
 8000d08:	8b3b      	ldrh	r3, [r7, #24]
 8000d0a:	9300      	str	r3, [sp, #0]
 8000d0c:	4623      	mov	r3, r4
 8000d0e:	f7ff ff64 	bl	8000bda <lcd_draw_line>
	lcd_draw_line(x1, y1, x1, y2, color);
 8000d12:	883c      	ldrh	r4, [r7, #0]
 8000d14:	88fa      	ldrh	r2, [r7, #6]
 8000d16:	88b9      	ldrh	r1, [r7, #4]
 8000d18:	88f8      	ldrh	r0, [r7, #6]
 8000d1a:	8b3b      	ldrh	r3, [r7, #24]
 8000d1c:	9300      	str	r3, [sp, #0]
 8000d1e:	4623      	mov	r3, r4
 8000d20:	f7ff ff5b 	bl	8000bda <lcd_draw_line>
	lcd_draw_line(x1, y2, x2, y2, color);
 8000d24:	883c      	ldrh	r4, [r7, #0]
 8000d26:	887a      	ldrh	r2, [r7, #2]
 8000d28:	8839      	ldrh	r1, [r7, #0]
 8000d2a:	88f8      	ldrh	r0, [r7, #6]
 8000d2c:	8b3b      	ldrh	r3, [r7, #24]
 8000d2e:	9300      	str	r3, [sp, #0]
 8000d30:	4623      	mov	r3, r4
 8000d32:	f7ff ff52 	bl	8000bda <lcd_draw_line>
	lcd_draw_line(x2, y1, x2, y2, color);
 8000d36:	883c      	ldrh	r4, [r7, #0]
 8000d38:	887a      	ldrh	r2, [r7, #2]
 8000d3a:	88b9      	ldrh	r1, [r7, #4]
 8000d3c:	8878      	ldrh	r0, [r7, #2]
 8000d3e:	8b3b      	ldrh	r3, [r7, #24]
 8000d40:	9300      	str	r3, [sp, #0]
 8000d42:	4623      	mov	r3, r4
 8000d44:	f7ff ff49 	bl	8000bda <lcd_draw_line>
}
 8000d48:	bf00      	nop
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd90      	pop	{r4, r7, pc}

08000d50 <lcd_show_char>:

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8000d50:	b590      	push	{r4, r7, lr}
 8000d52:	b087      	sub	sp, #28
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4604      	mov	r4, r0
 8000d58:	4608      	mov	r0, r1
 8000d5a:	4611      	mov	r1, r2
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	4623      	mov	r3, r4
 8000d60:	80fb      	strh	r3, [r7, #6]
 8000d62:	4603      	mov	r3, r0
 8000d64:	80bb      	strh	r3, [r7, #4]
 8000d66:	460b      	mov	r3, r1
 8000d68:	70fb      	strb	r3, [r7, #3]
 8000d6a:	4613      	mov	r3, r2
 8000d6c:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8000d72:	88fb      	ldrh	r3, [r7, #6]
 8000d74:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 8000d76:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000d7a:	085b      	lsrs	r3, r3, #1
 8000d7c:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 8000d7e:	7bfb      	ldrb	r3, [r7, #15]
 8000d80:	08db      	lsrs	r3, r3, #3
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	461a      	mov	r2, r3
 8000d86:	7bfb      	ldrb	r3, [r7, #15]
 8000d88:	f003 0307 	and.w	r3, r3, #7
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	bf14      	ite	ne
 8000d92:	2301      	movne	r3, #1
 8000d94:	2300      	moveq	r3, #0
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	4413      	add	r3, r2
 8000d9a:	b29a      	uxth	r2, r3
 8000d9c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	fb12 f303 	smulbb	r3, r2, r3
 8000da6:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 8000da8:	78fb      	ldrb	r3, [r7, #3]
 8000daa:	3b20      	subs	r3, #32
 8000dac:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 8000dae:	7bfb      	ldrb	r3, [r7, #15]
 8000db0:	b29a      	uxth	r2, r3
 8000db2:	88fb      	ldrh	r3, [r7, #6]
 8000db4:	4413      	add	r3, r2
 8000db6:	b29b      	uxth	r3, r3
 8000db8:	3b01      	subs	r3, #1
 8000dba:	b29c      	uxth	r4, r3
 8000dbc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000dc0:	b29a      	uxth	r2, r3
 8000dc2:	88bb      	ldrh	r3, [r7, #4]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	b29b      	uxth	r3, r3
 8000dc8:	3b01      	subs	r3, #1
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	88b9      	ldrh	r1, [r7, #4]
 8000dce:	88f8      	ldrh	r0, [r7, #6]
 8000dd0:	4622      	mov	r2, r4
 8000dd2:	f7ff fe37 	bl	8000a44 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	827b      	strh	r3, [r7, #18]
 8000dda:	e07a      	b.n	8000ed2 <lcd_show_char+0x182>
		if (sizey == 12)
 8000ddc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000de0:	2b0c      	cmp	r3, #12
 8000de2:	d028      	beq.n	8000e36 <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 8000de4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000de8:	2b10      	cmp	r3, #16
 8000dea:	d108      	bne.n	8000dfe <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 8000dec:	78fa      	ldrb	r2, [r7, #3]
 8000dee:	8a7b      	ldrh	r3, [r7, #18]
 8000df0:	493c      	ldr	r1, [pc, #240]	@ (8000ee4 <lcd_show_char+0x194>)
 8000df2:	0112      	lsls	r2, r2, #4
 8000df4:	440a      	add	r2, r1
 8000df6:	4413      	add	r3, r2
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	75fb      	strb	r3, [r7, #23]
 8000dfc:	e01b      	b.n	8000e36 <lcd_show_char+0xe6>
		else if (sizey == 24)
 8000dfe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000e02:	2b18      	cmp	r3, #24
 8000e04:	d10b      	bne.n	8000e1e <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 8000e06:	78fa      	ldrb	r2, [r7, #3]
 8000e08:	8a79      	ldrh	r1, [r7, #18]
 8000e0a:	4837      	ldr	r0, [pc, #220]	@ (8000ee8 <lcd_show_char+0x198>)
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	4413      	add	r3, r2
 8000e12:	011b      	lsls	r3, r3, #4
 8000e14:	4403      	add	r3, r0
 8000e16:	440b      	add	r3, r1
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	75fb      	strb	r3, [r7, #23]
 8000e1c:	e00b      	b.n	8000e36 <lcd_show_char+0xe6>
		else if (sizey == 32)
 8000e1e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000e22:	2b20      	cmp	r3, #32
 8000e24:	d15a      	bne.n	8000edc <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 8000e26:	78fa      	ldrb	r2, [r7, #3]
 8000e28:	8a7b      	ldrh	r3, [r7, #18]
 8000e2a:	4930      	ldr	r1, [pc, #192]	@ (8000eec <lcd_show_char+0x19c>)
 8000e2c:	0192      	lsls	r2, r2, #6
 8000e2e:	440a      	add	r2, r1
 8000e30:	4413      	add	r3, r2
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 8000e36:	2300      	movs	r3, #0
 8000e38:	75bb      	strb	r3, [r7, #22]
 8000e3a:	e044      	b.n	8000ec6 <lcd_show_char+0x176>
			if (!mode) {
 8000e3c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d120      	bne.n	8000e86 <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 8000e44:	7dfa      	ldrb	r2, [r7, #23]
 8000e46:	7dbb      	ldrb	r3, [r7, #22]
 8000e48:	fa42 f303 	asr.w	r3, r2, r3
 8000e4c:	f003 0301 	and.w	r3, r3, #1
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d004      	beq.n	8000e5e <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 8000e54:	883b      	ldrh	r3, [r7, #0]
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff fdd2 	bl	8000a00 <LCD_WR_DATA>
 8000e5c:	e003      	b.n	8000e66 <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 8000e5e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000e60:	4618      	mov	r0, r3
 8000e62:	f7ff fdcd 	bl	8000a00 <LCD_WR_DATA>
				m++;
 8000e66:	7d7b      	ldrb	r3, [r7, #21]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 8000e6c:	7d7b      	ldrb	r3, [r7, #21]
 8000e6e:	7bfa      	ldrb	r2, [r7, #15]
 8000e70:	fbb3 f1f2 	udiv	r1, r3, r2
 8000e74:	fb01 f202 	mul.w	r2, r1, r2
 8000e78:	1a9b      	subs	r3, r3, r2
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d11f      	bne.n	8000ec0 <lcd_show_char+0x170>
					m = 0;
 8000e80:	2300      	movs	r3, #0
 8000e82:	757b      	strb	r3, [r7, #21]
					break;
 8000e84:	e022      	b.n	8000ecc <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 8000e86:	7dfa      	ldrb	r2, [r7, #23]
 8000e88:	7dbb      	ldrb	r3, [r7, #22]
 8000e8a:	fa42 f303 	asr.w	r3, r2, r3
 8000e8e:	f003 0301 	and.w	r3, r3, #1
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d005      	beq.n	8000ea2 <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 8000e96:	883a      	ldrh	r2, [r7, #0]
 8000e98:	88b9      	ldrh	r1, [r7, #4]
 8000e9a:	88fb      	ldrh	r3, [r7, #6]
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff fe85 	bl	8000bac <lcd_draw_point>
				x++;
 8000ea2:	88fb      	ldrh	r3, [r7, #6]
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8000ea8:	88fa      	ldrh	r2, [r7, #6]
 8000eaa:	8a3b      	ldrh	r3, [r7, #16]
 8000eac:	1ad2      	subs	r2, r2, r3
 8000eae:	7bfb      	ldrb	r3, [r7, #15]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d105      	bne.n	8000ec0 <lcd_show_char+0x170>
					x = x0;
 8000eb4:	8a3b      	ldrh	r3, [r7, #16]
 8000eb6:	80fb      	strh	r3, [r7, #6]
					y++;
 8000eb8:	88bb      	ldrh	r3, [r7, #4]
 8000eba:	3301      	adds	r3, #1
 8000ebc:	80bb      	strh	r3, [r7, #4]
					break;
 8000ebe:	e005      	b.n	8000ecc <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8000ec0:	7dbb      	ldrb	r3, [r7, #22]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	75bb      	strb	r3, [r7, #22]
 8000ec6:	7dbb      	ldrb	r3, [r7, #22]
 8000ec8:	2b07      	cmp	r3, #7
 8000eca:	d9b7      	bls.n	8000e3c <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 8000ecc:	8a7b      	ldrh	r3, [r7, #18]
 8000ece:	3301      	adds	r3, #1
 8000ed0:	827b      	strh	r3, [r7, #18]
 8000ed2:	8a7a      	ldrh	r2, [r7, #18]
 8000ed4:	89bb      	ldrh	r3, [r7, #12]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d380      	bcc.n	8000ddc <lcd_show_char+0x8c>
 8000eda:	e000      	b.n	8000ede <lcd_show_char+0x18e>
			return;
 8000edc:	bf00      	nop
				}
			}
		}
	}
}
 8000ede:	371c      	adds	r7, #28
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd90      	pop	{r4, r7, pc}
 8000ee4:	080060c4 	.word	0x080060c4
 8000ee8:	080066b4 	.word	0x080066b4
 8000eec:	08007884 	.word	0x08007884

08000ef0 <mypow>:

uint32_t mypow(uint8_t m, uint8_t n) {
 8000ef0:	b480      	push	{r7}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	460a      	mov	r2, r1
 8000efa:	71fb      	strb	r3, [r7, #7]
 8000efc:	4613      	mov	r3, r2
 8000efe:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 8000f00:	2301      	movs	r3, #1
 8000f02:	60fb      	str	r3, [r7, #12]
	while (n--)
 8000f04:	e004      	b.n	8000f10 <mypow+0x20>
		result *= m;
 8000f06:	79fa      	ldrb	r2, [r7, #7]
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	fb02 f303 	mul.w	r3, r2, r3
 8000f0e:	60fb      	str	r3, [r7, #12]
	while (n--)
 8000f10:	79bb      	ldrb	r3, [r7, #6]
 8000f12:	1e5a      	subs	r2, r3, #1
 8000f14:	71ba      	strb	r2, [r7, #6]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d1f5      	bne.n	8000f06 <mypow+0x16>
	return result;
 8000f1a:	68fb      	ldr	r3, [r7, #12]
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3714      	adds	r7, #20
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr

08000f28 <lcd_show_int_num>:

void lcd_show_int_num(uint16_t x, uint16_t y, uint16_t num, uint8_t len,
		uint16_t fc, uint16_t bc, uint8_t sizey) {
 8000f28:	b590      	push	{r4, r7, lr}
 8000f2a:	b089      	sub	sp, #36	@ 0x24
 8000f2c:	af04      	add	r7, sp, #16
 8000f2e:	4604      	mov	r4, r0
 8000f30:	4608      	mov	r0, r1
 8000f32:	4611      	mov	r1, r2
 8000f34:	461a      	mov	r2, r3
 8000f36:	4623      	mov	r3, r4
 8000f38:	80fb      	strh	r3, [r7, #6]
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	80bb      	strh	r3, [r7, #4]
 8000f3e:	460b      	mov	r3, r1
 8000f40:	807b      	strh	r3, [r7, #2]
 8000f42:	4613      	mov	r3, r2
 8000f44:	707b      	strb	r3, [r7, #1]
	uint8_t t, temp;
	uint8_t enshow = 0;
 8000f46:	2300      	movs	r3, #0
 8000f48:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex = sizey / 2;
 8000f4a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000f4e:	085b      	lsrs	r3, r3, #1
 8000f50:	737b      	strb	r3, [r7, #13]
	for (t = 0; t < len; t++) {
 8000f52:	2300      	movs	r3, #0
 8000f54:	73fb      	strb	r3, [r7, #15]
 8000f56:	e059      	b.n	800100c <lcd_show_int_num+0xe4>
		temp = (num / mypow(10, len - t - 1)) % 10;
 8000f58:	887c      	ldrh	r4, [r7, #2]
 8000f5a:	787a      	ldrb	r2, [r7, #1]
 8000f5c:	7bfb      	ldrb	r3, [r7, #15]
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	3b01      	subs	r3, #1
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	4619      	mov	r1, r3
 8000f68:	200a      	movs	r0, #10
 8000f6a:	f7ff ffc1 	bl	8000ef0 <mypow>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	fbb4 f1f3 	udiv	r1, r4, r3
 8000f74:	4b2a      	ldr	r3, [pc, #168]	@ (8001020 <lcd_show_int_num+0xf8>)
 8000f76:	fba3 2301 	umull	r2, r3, r3, r1
 8000f7a:	08da      	lsrs	r2, r3, #3
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	4413      	add	r3, r2
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	1aca      	subs	r2, r1, r3
 8000f86:	4613      	mov	r3, r2
 8000f88:	733b      	strb	r3, [r7, #12]
		if (enshow == 0 && t < (len - 1)) {
 8000f8a:	7bbb      	ldrb	r3, [r7, #14]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d121      	bne.n	8000fd4 <lcd_show_int_num+0xac>
 8000f90:	7bfa      	ldrb	r2, [r7, #15]
 8000f92:	787b      	ldrb	r3, [r7, #1]
 8000f94:	3b01      	subs	r3, #1
 8000f96:	429a      	cmp	r2, r3
 8000f98:	da1c      	bge.n	8000fd4 <lcd_show_int_num+0xac>
			if (temp == 0) {
 8000f9a:	7b3b      	ldrb	r3, [r7, #12]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d117      	bne.n	8000fd0 <lcd_show_int_num+0xa8>
				lcd_show_char(x + t * sizex, y, ' ', fc, bc, sizey, 0);
 8000fa0:	7bfb      	ldrb	r3, [r7, #15]
 8000fa2:	b29a      	uxth	r2, r3
 8000fa4:	7b7b      	ldrb	r3, [r7, #13]
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	fb12 f303 	smulbb	r3, r2, r3
 8000fac:	b29a      	uxth	r2, r3
 8000fae:	88fb      	ldrh	r3, [r7, #6]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	b298      	uxth	r0, r3
 8000fb4:	8c3a      	ldrh	r2, [r7, #32]
 8000fb6:	88b9      	ldrh	r1, [r7, #4]
 8000fb8:	2300      	movs	r3, #0
 8000fba:	9302      	str	r3, [sp, #8]
 8000fbc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000fc0:	9301      	str	r3, [sp, #4]
 8000fc2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	2220      	movs	r2, #32
 8000fca:	f7ff fec1 	bl	8000d50 <lcd_show_char>
				continue;
 8000fce:	e01a      	b.n	8001006 <lcd_show_int_num+0xde>
			} else
				enshow = 1;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	73bb      	strb	r3, [r7, #14]

		}
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	b29a      	uxth	r2, r3
 8000fd8:	7b7b      	ldrb	r3, [r7, #13]
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	fb12 f303 	smulbb	r3, r2, r3
 8000fe0:	b29a      	uxth	r2, r3
 8000fe2:	88fb      	ldrh	r3, [r7, #6]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	b298      	uxth	r0, r3
 8000fe8:	7b3b      	ldrb	r3, [r7, #12]
 8000fea:	3330      	adds	r3, #48	@ 0x30
 8000fec:	b2da      	uxtb	r2, r3
 8000fee:	8c3c      	ldrh	r4, [r7, #32]
 8000ff0:	88b9      	ldrh	r1, [r7, #4]
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	9302      	str	r3, [sp, #8]
 8000ff6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000ffa:	9301      	str	r3, [sp, #4]
 8000ffc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	4623      	mov	r3, r4
 8001002:	f7ff fea5 	bl	8000d50 <lcd_show_char>
	for (t = 0; t < len; t++) {
 8001006:	7bfb      	ldrb	r3, [r7, #15]
 8001008:	3301      	adds	r3, #1
 800100a:	73fb      	strb	r3, [r7, #15]
 800100c:	7bfa      	ldrb	r2, [r7, #15]
 800100e:	787b      	ldrb	r3, [r7, #1]
 8001010:	429a      	cmp	r2, r3
 8001012:	d3a1      	bcc.n	8000f58 <lcd_show_int_num+0x30>
	}
}
 8001014:	bf00      	nop
 8001016:	bf00      	nop
 8001018:	3714      	adds	r7, #20
 800101a:	46bd      	mov	sp, r7
 800101c:	bd90      	pop	{r4, r7, pc}
 800101e:	bf00      	nop
 8001020:	cccccccd 	.word	0xcccccccd

08001024 <lcd_set_direction>:
			k++;
		}
	}
}

void lcd_set_direction(uint8_t dir) {
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	091b      	lsrs	r3, r3, #4
 8001032:	b2db      	uxtb	r3, r3
 8001034:	f003 0303 	and.w	r3, r3, #3
 8001038:	b2db      	uxtb	r3, r3
 800103a:	2b00      	cmp	r3, #0
 800103c:	d007      	beq.n	800104e <lcd_set_direction+0x2a>
		lcddev.width = 320;
 800103e:	4b0a      	ldr	r3, [pc, #40]	@ (8001068 <lcd_set_direction+0x44>)
 8001040:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001044:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 8001046:	4b08      	ldr	r3, [pc, #32]	@ (8001068 <lcd_set_direction+0x44>)
 8001048:	22f0      	movs	r2, #240	@ 0xf0
 800104a:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 800104c:	e006      	b.n	800105c <lcd_set_direction+0x38>
		lcddev.width = 240;
 800104e:	4b06      	ldr	r3, [pc, #24]	@ (8001068 <lcd_set_direction+0x44>)
 8001050:	22f0      	movs	r2, #240	@ 0xf0
 8001052:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8001054:	4b04      	ldr	r3, [pc, #16]	@ (8001068 <lcd_set_direction+0x44>)
 8001056:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800105a:	805a      	strh	r2, [r3, #2]
}
 800105c:	bf00      	nop
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	20000110 	.word	0x20000110

0800106c <lcd_init>:

void lcd_init(void) {
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001070:	2200      	movs	r2, #0
 8001072:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001076:	48aa      	ldr	r0, [pc, #680]	@ (8001320 <lcd_init+0x2b4>)
 8001078:	f002 f850 	bl	800311c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800107c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001080:	f001 fd7a 	bl	8002b78 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001084:	2201      	movs	r2, #1
 8001086:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800108a:	48a5      	ldr	r0, [pc, #660]	@ (8001320 <lcd_init+0x2b4>)
 800108c:	f002 f846 	bl	800311c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001090:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001094:	f001 fd70 	bl	8002b78 <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 8001098:	2000      	movs	r0, #0
 800109a:	f7ff ffc3 	bl	8001024 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 800109e:	20d3      	movs	r0, #211	@ 0xd3
 80010a0:	f7ff fc9e 	bl	80009e0 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 80010a4:	f7ff fcbc 	bl	8000a20 <LCD_RD_DATA>
 80010a8:	4603      	mov	r3, r0
 80010aa:	461a      	mov	r2, r3
 80010ac:	4b9d      	ldr	r3, [pc, #628]	@ (8001324 <lcd_init+0x2b8>)
 80010ae:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 80010b0:	f7ff fcb6 	bl	8000a20 <LCD_RD_DATA>
 80010b4:	4603      	mov	r3, r0
 80010b6:	461a      	mov	r2, r3
 80010b8:	4b9a      	ldr	r3, [pc, #616]	@ (8001324 <lcd_init+0x2b8>)
 80010ba:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 80010bc:	f7ff fcb0 	bl	8000a20 <LCD_RD_DATA>
 80010c0:	4603      	mov	r3, r0
 80010c2:	461a      	mov	r2, r3
 80010c4:	4b97      	ldr	r3, [pc, #604]	@ (8001324 <lcd_init+0x2b8>)
 80010c6:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 80010c8:	4b96      	ldr	r3, [pc, #600]	@ (8001324 <lcd_init+0x2b8>)
 80010ca:	889b      	ldrh	r3, [r3, #4]
 80010cc:	021b      	lsls	r3, r3, #8
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	4b94      	ldr	r3, [pc, #592]	@ (8001324 <lcd_init+0x2b8>)
 80010d2:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 80010d4:	f7ff fca4 	bl	8000a20 <LCD_RD_DATA>
 80010d8:	4603      	mov	r3, r0
 80010da:	461a      	mov	r2, r3
 80010dc:	4b91      	ldr	r3, [pc, #580]	@ (8001324 <lcd_init+0x2b8>)
 80010de:	889b      	ldrh	r3, [r3, #4]
 80010e0:	4313      	orrs	r3, r2
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	4b8f      	ldr	r3, [pc, #572]	@ (8001324 <lcd_init+0x2b8>)
 80010e6:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 80010e8:	20cf      	movs	r0, #207	@ 0xcf
 80010ea:	f7ff fc79 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80010ee:	2000      	movs	r0, #0
 80010f0:	f7ff fc86 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 80010f4:	20c1      	movs	r0, #193	@ 0xc1
 80010f6:	f7ff fc83 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 80010fa:	2030      	movs	r0, #48	@ 0x30
 80010fc:	f7ff fc80 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001100:	20ed      	movs	r0, #237	@ 0xed
 8001102:	f7ff fc6d 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001106:	2064      	movs	r0, #100	@ 0x64
 8001108:	f7ff fc7a 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 800110c:	2003      	movs	r0, #3
 800110e:	f7ff fc77 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001112:	2012      	movs	r0, #18
 8001114:	f7ff fc74 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001118:	2081      	movs	r0, #129	@ 0x81
 800111a:	f7ff fc71 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 800111e:	20e8      	movs	r0, #232	@ 0xe8
 8001120:	f7ff fc5e 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001124:	2085      	movs	r0, #133	@ 0x85
 8001126:	f7ff fc6b 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800112a:	2010      	movs	r0, #16
 800112c:	f7ff fc68 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001130:	207a      	movs	r0, #122	@ 0x7a
 8001132:	f7ff fc65 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001136:	20cb      	movs	r0, #203	@ 0xcb
 8001138:	f7ff fc52 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 800113c:	2039      	movs	r0, #57	@ 0x39
 800113e:	f7ff fc5f 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001142:	202c      	movs	r0, #44	@ 0x2c
 8001144:	f7ff fc5c 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001148:	2000      	movs	r0, #0
 800114a:	f7ff fc59 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 800114e:	2034      	movs	r0, #52	@ 0x34
 8001150:	f7ff fc56 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001154:	2002      	movs	r0, #2
 8001156:	f7ff fc53 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 800115a:	20f7      	movs	r0, #247	@ 0xf7
 800115c:	f7ff fc40 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001160:	2020      	movs	r0, #32
 8001162:	f7ff fc4d 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001166:	20ea      	movs	r0, #234	@ 0xea
 8001168:	f7ff fc3a 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800116c:	2000      	movs	r0, #0
 800116e:	f7ff fc47 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001172:	2000      	movs	r0, #0
 8001174:	f7ff fc44 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001178:	20c0      	movs	r0, #192	@ 0xc0
 800117a:	f7ff fc31 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 800117e:	201b      	movs	r0, #27
 8001180:	f7ff fc3e 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001184:	20c1      	movs	r0, #193	@ 0xc1
 8001186:	f7ff fc2b 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 800118a:	2001      	movs	r0, #1
 800118c:	f7ff fc38 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001190:	20c5      	movs	r0, #197	@ 0xc5
 8001192:	f7ff fc25 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001196:	2030      	movs	r0, #48	@ 0x30
 8001198:	f7ff fc32 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 800119c:	2030      	movs	r0, #48	@ 0x30
 800119e:	f7ff fc2f 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 80011a2:	20c7      	movs	r0, #199	@ 0xc7
 80011a4:	f7ff fc1c 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 80011a8:	20b7      	movs	r0, #183	@ 0xb7
 80011aa:	f7ff fc29 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 80011ae:	2036      	movs	r0, #54	@ 0x36
 80011b0:	f7ff fc16 	bl	80009e0 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 80011b4:	2008      	movs	r0, #8
 80011b6:	f7ff fc23 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 80011ba:	203a      	movs	r0, #58	@ 0x3a
 80011bc:	f7ff fc10 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 80011c0:	2055      	movs	r0, #85	@ 0x55
 80011c2:	f7ff fc1d 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 80011c6:	20b1      	movs	r0, #177	@ 0xb1
 80011c8:	f7ff fc0a 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80011cc:	2000      	movs	r0, #0
 80011ce:	f7ff fc17 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 80011d2:	201a      	movs	r0, #26
 80011d4:	f7ff fc14 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 80011d8:	20b6      	movs	r0, #182	@ 0xb6
 80011da:	f7ff fc01 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 80011de:	200a      	movs	r0, #10
 80011e0:	f7ff fc0e 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80011e4:	20a2      	movs	r0, #162	@ 0xa2
 80011e6:	f7ff fc0b 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80011ea:	20f2      	movs	r0, #242	@ 0xf2
 80011ec:	f7ff fbf8 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80011f0:	2000      	movs	r0, #0
 80011f2:	f7ff fc05 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 80011f6:	2026      	movs	r0, #38	@ 0x26
 80011f8:	f7ff fbf2 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80011fc:	2001      	movs	r0, #1
 80011fe:	f7ff fbff 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001202:	20e0      	movs	r0, #224	@ 0xe0
 8001204:	f7ff fbec 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001208:	200f      	movs	r0, #15
 800120a:	f7ff fbf9 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 800120e:	202a      	movs	r0, #42	@ 0x2a
 8001210:	f7ff fbf6 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001214:	2028      	movs	r0, #40	@ 0x28
 8001216:	f7ff fbf3 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800121a:	2008      	movs	r0, #8
 800121c:	f7ff fbf0 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001220:	200e      	movs	r0, #14
 8001222:	f7ff fbed 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001226:	2008      	movs	r0, #8
 8001228:	f7ff fbea 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 800122c:	2054      	movs	r0, #84	@ 0x54
 800122e:	f7ff fbe7 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001232:	20a9      	movs	r0, #169	@ 0xa9
 8001234:	f7ff fbe4 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001238:	2043      	movs	r0, #67	@ 0x43
 800123a:	f7ff fbe1 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 800123e:	200a      	movs	r0, #10
 8001240:	f7ff fbde 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001244:	200f      	movs	r0, #15
 8001246:	f7ff fbdb 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800124a:	2000      	movs	r0, #0
 800124c:	f7ff fbd8 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001250:	2000      	movs	r0, #0
 8001252:	f7ff fbd5 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001256:	2000      	movs	r0, #0
 8001258:	f7ff fbd2 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800125c:	2000      	movs	r0, #0
 800125e:	f7ff fbcf 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001262:	20e1      	movs	r0, #225	@ 0xe1
 8001264:	f7ff fbbc 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001268:	2000      	movs	r0, #0
 800126a:	f7ff fbc9 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 800126e:	2015      	movs	r0, #21
 8001270:	f7ff fbc6 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001274:	2017      	movs	r0, #23
 8001276:	f7ff fbc3 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 800127a:	2007      	movs	r0, #7
 800127c:	f7ff fbc0 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001280:	2011      	movs	r0, #17
 8001282:	f7ff fbbd 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001286:	2006      	movs	r0, #6
 8001288:	f7ff fbba 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 800128c:	202b      	movs	r0, #43	@ 0x2b
 800128e:	f7ff fbb7 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001292:	2056      	movs	r0, #86	@ 0x56
 8001294:	f7ff fbb4 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001298:	203c      	movs	r0, #60	@ 0x3c
 800129a:	f7ff fbb1 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 800129e:	2005      	movs	r0, #5
 80012a0:	f7ff fbae 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80012a4:	2010      	movs	r0, #16
 80012a6:	f7ff fbab 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80012aa:	200f      	movs	r0, #15
 80012ac:	f7ff fba8 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80012b0:	203f      	movs	r0, #63	@ 0x3f
 80012b2:	f7ff fba5 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80012b6:	203f      	movs	r0, #63	@ 0x3f
 80012b8:	f7ff fba2 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80012bc:	200f      	movs	r0, #15
 80012be:	f7ff fb9f 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 80012c2:	202b      	movs	r0, #43	@ 0x2b
 80012c4:	f7ff fb8c 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80012c8:	2000      	movs	r0, #0
 80012ca:	f7ff fb99 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80012ce:	2000      	movs	r0, #0
 80012d0:	f7ff fb96 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80012d4:	2001      	movs	r0, #1
 80012d6:	f7ff fb93 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80012da:	203f      	movs	r0, #63	@ 0x3f
 80012dc:	f7ff fb90 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 80012e0:	202a      	movs	r0, #42	@ 0x2a
 80012e2:	f7ff fb7d 	bl	80009e0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80012e6:	2000      	movs	r0, #0
 80012e8:	f7ff fb8a 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80012ec:	2000      	movs	r0, #0
 80012ee:	f7ff fb87 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80012f2:	2000      	movs	r0, #0
 80012f4:	f7ff fb84 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80012f8:	20ef      	movs	r0, #239	@ 0xef
 80012fa:	f7ff fb81 	bl	8000a00 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 80012fe:	2011      	movs	r0, #17
 8001300:	f7ff fb6e 	bl	80009e0 <LCD_WR_REG>
	HAL_Delay(120);
 8001304:	2078      	movs	r0, #120	@ 0x78
 8001306:	f001 fc37 	bl	8002b78 <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 800130a:	2029      	movs	r0, #41	@ 0x29
 800130c:	f7ff fb68 	bl	80009e0 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001310:	2201      	movs	r2, #1
 8001312:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001316:	4804      	ldr	r0, [pc, #16]	@ (8001328 <lcd_init+0x2bc>)
 8001318:	f001 ff00 	bl	800311c <HAL_GPIO_WritePin>
}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40020800 	.word	0x40020800
 8001324:	20000110 	.word	0x20000110
 8001328:	40020000 	.word	0x40020000

0800132c <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	60b9      	str	r1, [r7, #8]
 8001336:	607a      	str	r2, [r7, #4]
 8001338:	603b      	str	r3, [r7, #0]
	lcd_draw_point(xc + x, yc + y, c);
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	b29a      	uxth	r2, r3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	b29b      	uxth	r3, r3
 8001342:	4413      	add	r3, r2
 8001344:	b298      	uxth	r0, r3
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	b29a      	uxth	r2, r3
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	b29b      	uxth	r3, r3
 800134e:	4413      	add	r3, r2
 8001350:	b29b      	uxth	r3, r3
 8001352:	8b3a      	ldrh	r2, [r7, #24]
 8001354:	4619      	mov	r1, r3
 8001356:	f7ff fc29 	bl	8000bac <lcd_draw_point>

	lcd_draw_point(xc - x, yc + y, c);
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	b29a      	uxth	r2, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	b29b      	uxth	r3, r3
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	b298      	uxth	r0, r3
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	b29a      	uxth	r2, r3
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	b29b      	uxth	r3, r3
 800136e:	4413      	add	r3, r2
 8001370:	b29b      	uxth	r3, r3
 8001372:	8b3a      	ldrh	r2, [r7, #24]
 8001374:	4619      	mov	r1, r3
 8001376:	f7ff fc19 	bl	8000bac <lcd_draw_point>

	lcd_draw_point(xc + x, yc - y, c);
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	b29a      	uxth	r2, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	b29b      	uxth	r3, r3
 8001382:	4413      	add	r3, r2
 8001384:	b298      	uxth	r0, r3
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	b29a      	uxth	r2, r3
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	b29b      	uxth	r3, r3
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	b29b      	uxth	r3, r3
 8001392:	8b3a      	ldrh	r2, [r7, #24]
 8001394:	4619      	mov	r1, r3
 8001396:	f7ff fc09 	bl	8000bac <lcd_draw_point>

	lcd_draw_point(xc - x, yc - y, c);
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	b29a      	uxth	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	b29b      	uxth	r3, r3
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	b298      	uxth	r0, r3
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	b29a      	uxth	r2, r3
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	b29b      	uxth	r3, r3
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	8b3a      	ldrh	r2, [r7, #24]
 80013b4:	4619      	mov	r1, r3
 80013b6:	f7ff fbf9 	bl	8000bac <lcd_draw_point>

	lcd_draw_point(xc + y, yc + x, c);
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	b29a      	uxth	r2, r3
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	b29b      	uxth	r3, r3
 80013c2:	4413      	add	r3, r2
 80013c4:	b298      	uxth	r0, r3
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	b29a      	uxth	r2, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	4413      	add	r3, r2
 80013d0:	b29b      	uxth	r3, r3
 80013d2:	8b3a      	ldrh	r2, [r7, #24]
 80013d4:	4619      	mov	r1, r3
 80013d6:	f7ff fbe9 	bl	8000bac <lcd_draw_point>

	lcd_draw_point(xc - y, yc + x, c);
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	b29a      	uxth	r2, r3
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	1ad3      	subs	r3, r2, r3
 80013e4:	b298      	uxth	r0, r3
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	4413      	add	r3, r2
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	8b3a      	ldrh	r2, [r7, #24]
 80013f4:	4619      	mov	r1, r3
 80013f6:	f7ff fbd9 	bl	8000bac <lcd_draw_point>

	lcd_draw_point(xc + y, yc - x, c);
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	b29a      	uxth	r2, r3
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	b29b      	uxth	r3, r3
 8001402:	4413      	add	r3, r2
 8001404:	b298      	uxth	r0, r3
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	b29a      	uxth	r2, r3
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	b29b      	uxth	r3, r3
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	b29b      	uxth	r3, r3
 8001412:	8b3a      	ldrh	r2, [r7, #24]
 8001414:	4619      	mov	r1, r3
 8001416:	f7ff fbc9 	bl	8000bac <lcd_draw_point>

	lcd_draw_point(xc - y, yc - x, c);
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	b29a      	uxth	r2, r3
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	b29b      	uxth	r3, r3
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	b298      	uxth	r0, r3
 8001426:	68bb      	ldr	r3, [r7, #8]
 8001428:	b29a      	uxth	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	b29b      	uxth	r3, r3
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	b29b      	uxth	r3, r3
 8001432:	8b3a      	ldrh	r2, [r7, #24]
 8001434:	4619      	mov	r1, r3
 8001436:	f7ff fbb9 	bl	8000bac <lcd_draw_point>
}
 800143a:	bf00      	nop
 800143c:	3710      	adds	r7, #16
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <lcd_draw_circle>:

void lcd_draw_circle(int xc, int yc, uint16_t c, int r, int fill)
{
 8001442:	b580      	push	{r7, lr}
 8001444:	b08a      	sub	sp, #40	@ 0x28
 8001446:	af02      	add	r7, sp, #8
 8001448:	60f8      	str	r0, [r7, #12]
 800144a:	60b9      	str	r1, [r7, #8]
 800144c:	603b      	str	r3, [r7, #0]
 800144e:	4613      	mov	r3, r2
 8001450:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8001452:	2300      	movs	r3, #0
 8001454:	61fb      	str	r3, [r7, #28]
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	005b      	lsls	r3, r3, #1
 800145e:	f1c3 0303 	rsb	r3, r3, #3
 8001462:	613b      	str	r3, [r7, #16]

	if (fill) {
 8001464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001466:	2b00      	cmp	r3, #0
 8001468:	d04f      	beq.n	800150a <lcd_draw_circle+0xc8>
		while (x <= y) {
 800146a:	e029      	b.n	80014c0 <lcd_draw_circle+0x7e>
			for (yi = x; yi <= y; yi++)
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	617b      	str	r3, [r7, #20]
 8001470:	e00a      	b.n	8001488 <lcd_draw_circle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8001472:	88fb      	ldrh	r3, [r7, #6]
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	69fa      	ldr	r2, [r7, #28]
 800147a:	68b9      	ldr	r1, [r7, #8]
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	f7ff ff55 	bl	800132c <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	3301      	adds	r3, #1
 8001486:	617b      	str	r3, [r7, #20]
 8001488:	697a      	ldr	r2, [r7, #20]
 800148a:	69bb      	ldr	r3, [r7, #24]
 800148c:	429a      	cmp	r2, r3
 800148e:	ddf0      	ble.n	8001472 <lcd_draw_circle+0x30>

			if (d < 0) {
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	2b00      	cmp	r3, #0
 8001494:	da06      	bge.n	80014a4 <lcd_draw_circle+0x62>
				d = d + 4 * x + 6;
 8001496:	69fb      	ldr	r3, [r7, #28]
 8001498:	009a      	lsls	r2, r3, #2
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	4413      	add	r3, r2
 800149e:	3306      	adds	r3, #6
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	e00a      	b.n	80014ba <lcd_draw_circle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 80014a4:	69fa      	ldr	r2, [r7, #28]
 80014a6:	69bb      	ldr	r3, [r7, #24]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	009a      	lsls	r2, r3, #2
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	4413      	add	r3, r2
 80014b0:	330a      	adds	r3, #10
 80014b2:	613b      	str	r3, [r7, #16]
				y--;
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	3b01      	subs	r3, #1
 80014b8:	61bb      	str	r3, [r7, #24]
			}
			x++;
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	3301      	adds	r3, #1
 80014be:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 80014c0:	69fa      	ldr	r2, [r7, #28]
 80014c2:	69bb      	ldr	r3, [r7, #24]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	ddd1      	ble.n	800146c <lcd_draw_circle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 80014c8:	e023      	b.n	8001512 <lcd_draw_circle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 80014ca:	88fb      	ldrh	r3, [r7, #6]
 80014cc:	9300      	str	r3, [sp, #0]
 80014ce:	69bb      	ldr	r3, [r7, #24]
 80014d0:	69fa      	ldr	r2, [r7, #28]
 80014d2:	68b9      	ldr	r1, [r7, #8]
 80014d4:	68f8      	ldr	r0, [r7, #12]
 80014d6:	f7ff ff29 	bl	800132c <_draw_circle_8>
			if (d < 0) {
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	da06      	bge.n	80014ee <lcd_draw_circle+0xac>
				d = d + 4 * x + 6;
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	009a      	lsls	r2, r3, #2
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	4413      	add	r3, r2
 80014e8:	3306      	adds	r3, #6
 80014ea:	613b      	str	r3, [r7, #16]
 80014ec:	e00a      	b.n	8001504 <lcd_draw_circle+0xc2>
				d = d + 4 * (x - y) + 10;
 80014ee:	69fa      	ldr	r2, [r7, #28]
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	009a      	lsls	r2, r3, #2
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	4413      	add	r3, r2
 80014fa:	330a      	adds	r3, #10
 80014fc:	613b      	str	r3, [r7, #16]
				y--;
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	3b01      	subs	r3, #1
 8001502:	61bb      	str	r3, [r7, #24]
			x++;
 8001504:	69fb      	ldr	r3, [r7, #28]
 8001506:	3301      	adds	r3, #1
 8001508:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 800150a:	69fa      	ldr	r2, [r7, #28]
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	429a      	cmp	r2, r3
 8001510:	dddb      	ble.n	80014ca <lcd_draw_circle+0x88>
}
 8001512:	bf00      	nop
 8001514:	3720      	adds	r7, #32
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
	...

0800151c <lcd_show_string>:

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 800151c:	b590      	push	{r4, r7, lr}
 800151e:	b08b      	sub	sp, #44	@ 0x2c
 8001520:	af04      	add	r7, sp, #16
 8001522:	60ba      	str	r2, [r7, #8]
 8001524:	461a      	mov	r2, r3
 8001526:	4603      	mov	r3, r0
 8001528:	81fb      	strh	r3, [r7, #14]
 800152a:	460b      	mov	r3, r1
 800152c:	81bb      	strh	r3, [r7, #12]
 800152e:	4613      	mov	r3, r2
 8001530:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 8001532:	89fb      	ldrh	r3, [r7, #14]
 8001534:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 8001536:	2300      	movs	r3, #0
 8001538:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 800153a:	e048      	b.n	80015ce <lcd_show_string+0xb2>
		if (!bHz) {
 800153c:	7dfb      	ldrb	r3, [r7, #23]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d145      	bne.n	80015ce <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 8001542:	89fa      	ldrh	r2, [r7, #14]
 8001544:	4b26      	ldr	r3, [pc, #152]	@ (80015e0 <lcd_show_string+0xc4>)
 8001546:	881b      	ldrh	r3, [r3, #0]
 8001548:	4619      	mov	r1, r3
 800154a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800154e:	085b      	lsrs	r3, r3, #1
 8001550:	b2db      	uxtb	r3, r3
 8001552:	1acb      	subs	r3, r1, r3
 8001554:	429a      	cmp	r2, r3
 8001556:	dc3f      	bgt.n	80015d8 <lcd_show_string+0xbc>
 8001558:	89ba      	ldrh	r2, [r7, #12]
 800155a:	4b21      	ldr	r3, [pc, #132]	@ (80015e0 <lcd_show_string+0xc4>)
 800155c:	885b      	ldrh	r3, [r3, #2]
 800155e:	4619      	mov	r1, r3
 8001560:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001564:	1acb      	subs	r3, r1, r3
 8001566:	429a      	cmp	r2, r3
 8001568:	dc36      	bgt.n	80015d8 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	2b80      	cmp	r3, #128	@ 0x80
 8001570:	d902      	bls.n	8001578 <lcd_show_string+0x5c>
				bHz = 1;
 8001572:	2301      	movs	r3, #1
 8001574:	75fb      	strb	r3, [r7, #23]
 8001576:	e02a      	b.n	80015ce <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	2b0d      	cmp	r3, #13
 800157e:	d10b      	bne.n	8001598 <lcd_show_string+0x7c>
					y += sizey;
 8001580:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001584:	b29a      	uxth	r2, r3
 8001586:	89bb      	ldrh	r3, [r7, #12]
 8001588:	4413      	add	r3, r2
 800158a:	81bb      	strh	r3, [r7, #12]
					x = x0;
 800158c:	8abb      	ldrh	r3, [r7, #20]
 800158e:	81fb      	strh	r3, [r7, #14]
					str++;
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	3301      	adds	r3, #1
 8001594:	60bb      	str	r3, [r7, #8]
 8001596:	e017      	b.n	80015c8 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	781a      	ldrb	r2, [r3, #0]
 800159c:	88fc      	ldrh	r4, [r7, #6]
 800159e:	89b9      	ldrh	r1, [r7, #12]
 80015a0:	89f8      	ldrh	r0, [r7, #14]
 80015a2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80015a6:	9302      	str	r3, [sp, #8]
 80015a8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015ac:	9301      	str	r3, [sp, #4]
 80015ae:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80015b0:	9300      	str	r3, [sp, #0]
 80015b2:	4623      	mov	r3, r4
 80015b4:	f7ff fbcc 	bl	8000d50 <lcd_show_char>
					x += sizey / 2;
 80015b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015bc:	085b      	lsrs	r3, r3, #1
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	461a      	mov	r2, r3
 80015c2:	89fb      	ldrh	r3, [r7, #14]
 80015c4:	4413      	add	r3, r2
 80015c6:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	3301      	adds	r3, #1
 80015cc:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d1b2      	bne.n	800153c <lcd_show_string+0x20>
 80015d6:	e000      	b.n	80015da <lcd_show_string+0xbe>
				return;
 80015d8:	bf00      	nop
			}
		}
	}
}
 80015da:	371c      	adds	r7, #28
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd90      	pop	{r4, r7, pc}
 80015e0:	20000110 	.word	0x20000110

080015e4 <led_7seg_init>:
/**
 * @brief  	Init led 7 segment
 * @param  	None
 * @retval 	None
 */
void led_7seg_init() {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80015e8:	2201      	movs	r2, #1
 80015ea:	2140      	movs	r1, #64	@ 0x40
 80015ec:	4802      	ldr	r0, [pc, #8]	@ (80015f8 <led_7seg_init+0x14>)
 80015ee:	f001 fd95 	bl	800311c <HAL_GPIO_WritePin>
}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40021800 	.word	0x40021800

080015fc <led_7seg_display>:
 * @brief	Scan led 7 segment
 * @param	None
 * @note	Call in 1ms interrupt (Be called in default in Timer 4 callback function)
 * @retval 	None
 */
void led_7seg_display() {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8001600:	4b3f      	ldr	r3, [pc, #252]	@ (8001700 <led_7seg_display+0x104>)
 8001602:	881b      	ldrh	r3, [r3, #0]
 8001604:	b2db      	uxtb	r3, r3
 8001606:	b29a      	uxth	r2, r3
 8001608:	4b3d      	ldr	r3, [pc, #244]	@ (8001700 <led_7seg_display+0x104>)
 800160a:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led_7seg[led_7seg_index] << 8;
 800160c:	4b3d      	ldr	r3, [pc, #244]	@ (8001704 <led_7seg_display+0x108>)
 800160e:	881b      	ldrh	r3, [r3, #0]
 8001610:	461a      	mov	r2, r3
 8001612:	4b3d      	ldr	r3, [pc, #244]	@ (8001708 <led_7seg_display+0x10c>)
 8001614:	5c9b      	ldrb	r3, [r3, r2]
 8001616:	021b      	lsls	r3, r3, #8
 8001618:	b21a      	sxth	r2, r3
 800161a:	4b39      	ldr	r3, [pc, #228]	@ (8001700 <led_7seg_display+0x104>)
 800161c:	881b      	ldrh	r3, [r3, #0]
 800161e:	b21b      	sxth	r3, r3
 8001620:	4313      	orrs	r3, r2
 8001622:	b21b      	sxth	r3, r3
 8001624:	b29a      	uxth	r2, r3
 8001626:	4b36      	ldr	r3, [pc, #216]	@ (8001700 <led_7seg_display+0x104>)
 8001628:	801a      	strh	r2, [r3, #0]

	switch (led_7seg_index) {
 800162a:	4b36      	ldr	r3, [pc, #216]	@ (8001704 <led_7seg_display+0x108>)
 800162c:	881b      	ldrh	r3, [r3, #0]
 800162e:	2b03      	cmp	r3, #3
 8001630:	d846      	bhi.n	80016c0 <led_7seg_display+0xc4>
 8001632:	a201      	add	r2, pc, #4	@ (adr r2, 8001638 <led_7seg_display+0x3c>)
 8001634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001638:	08001649 	.word	0x08001649
 800163c:	08001667 	.word	0x08001667
 8001640:	08001685 	.word	0x08001685
 8001644:	080016a3 	.word	0x080016a3
	case 0:
		spi_buffer |= 0x00b0;
 8001648:	4b2d      	ldr	r3, [pc, #180]	@ (8001700 <led_7seg_display+0x104>)
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8001650:	b29a      	uxth	r2, r3
 8001652:	4b2b      	ldr	r3, [pc, #172]	@ (8001700 <led_7seg_display+0x104>)
 8001654:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;
 8001656:	4b2a      	ldr	r3, [pc, #168]	@ (8001700 <led_7seg_display+0x104>)
 8001658:	881b      	ldrh	r3, [r3, #0]
 800165a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800165e:	b29a      	uxth	r2, r3
 8001660:	4b27      	ldr	r3, [pc, #156]	@ (8001700 <led_7seg_display+0x104>)
 8001662:	801a      	strh	r2, [r3, #0]
		break;
 8001664:	e02d      	b.n	80016c2 <led_7seg_display+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8001666:	4b26      	ldr	r3, [pc, #152]	@ (8001700 <led_7seg_display+0x104>)
 8001668:	881b      	ldrh	r3, [r3, #0]
 800166a:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 800166e:	b29a      	uxth	r2, r3
 8001670:	4b23      	ldr	r3, [pc, #140]	@ (8001700 <led_7seg_display+0x104>)
 8001672:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;
 8001674:	4b22      	ldr	r3, [pc, #136]	@ (8001700 <led_7seg_display+0x104>)
 8001676:	881b      	ldrh	r3, [r3, #0]
 8001678:	f023 0320 	bic.w	r3, r3, #32
 800167c:	b29a      	uxth	r2, r3
 800167e:	4b20      	ldr	r3, [pc, #128]	@ (8001700 <led_7seg_display+0x104>)
 8001680:	801a      	strh	r2, [r3, #0]
		break;
 8001682:	e01e      	b.n	80016c2 <led_7seg_display+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8001684:	4b1e      	ldr	r3, [pc, #120]	@ (8001700 <led_7seg_display+0x104>)
 8001686:	881b      	ldrh	r3, [r3, #0]
 8001688:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 800168c:	b29a      	uxth	r2, r3
 800168e:	4b1c      	ldr	r3, [pc, #112]	@ (8001700 <led_7seg_display+0x104>)
 8001690:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;
 8001692:	4b1b      	ldr	r3, [pc, #108]	@ (8001700 <led_7seg_display+0x104>)
 8001694:	881b      	ldrh	r3, [r3, #0]
 8001696:	f023 0310 	bic.w	r3, r3, #16
 800169a:	b29a      	uxth	r2, r3
 800169c:	4b18      	ldr	r3, [pc, #96]	@ (8001700 <led_7seg_display+0x104>)
 800169e:	801a      	strh	r2, [r3, #0]
		break;
 80016a0:	e00f      	b.n	80016c2 <led_7seg_display+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 80016a2:	4b17      	ldr	r3, [pc, #92]	@ (8001700 <led_7seg_display+0x104>)
 80016a4:	881b      	ldrh	r3, [r3, #0]
 80016a6:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80016aa:	b29a      	uxth	r2, r3
 80016ac:	4b14      	ldr	r3, [pc, #80]	@ (8001700 <led_7seg_display+0x104>)
 80016ae:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;
 80016b0:	4b13      	ldr	r3, [pc, #76]	@ (8001700 <led_7seg_display+0x104>)
 80016b2:	881b      	ldrh	r3, [r3, #0]
 80016b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	4b11      	ldr	r3, [pc, #68]	@ (8001700 <led_7seg_display+0x104>)
 80016bc:	801a      	strh	r2, [r3, #0]
		break;
 80016be:	e000      	b.n	80016c2 <led_7seg_display+0xc6>
	default:
		break;
 80016c0:	bf00      	nop
	}

	led_7seg_index = (led_7seg_index + 1) % 4;
 80016c2:	4b10      	ldr	r3, [pc, #64]	@ (8001704 <led_7seg_display+0x108>)
 80016c4:	881b      	ldrh	r3, [r3, #0]
 80016c6:	3301      	adds	r3, #1
 80016c8:	425a      	negs	r2, r3
 80016ca:	f003 0303 	and.w	r3, r3, #3
 80016ce:	f002 0203 	and.w	r2, r2, #3
 80016d2:	bf58      	it	pl
 80016d4:	4253      	negpl	r3, r2
 80016d6:	b29a      	uxth	r2, r3
 80016d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001704 <led_7seg_display+0x108>)
 80016da:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 80016dc:	2200      	movs	r2, #0
 80016de:	2140      	movs	r1, #64	@ 0x40
 80016e0:	480a      	ldr	r0, [pc, #40]	@ (800170c <led_7seg_display+0x110>)
 80016e2:	f001 fd1b 	bl	800311c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*) &spi_buffer, 2, 1);
 80016e6:	2301      	movs	r3, #1
 80016e8:	2202      	movs	r2, #2
 80016ea:	4905      	ldr	r1, [pc, #20]	@ (8001700 <led_7seg_display+0x104>)
 80016ec:	4808      	ldr	r0, [pc, #32]	@ (8001710 <led_7seg_display+0x114>)
 80016ee:	f002 fa36 	bl	8003b5e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 80016f2:	2201      	movs	r2, #1
 80016f4:	2140      	movs	r1, #64	@ 0x40
 80016f6:	4805      	ldr	r0, [pc, #20]	@ (800170c <led_7seg_display+0x110>)
 80016f8:	f001 fd10 	bl	800311c <HAL_GPIO_WritePin>
}
 80016fc:	bf00      	nop
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	2000000e 	.word	0x2000000e
 8001704:	20000116 	.word	0x20000116
 8001708:	20000000 	.word	0x20000000
 800170c:	40021800 	.word	0x40021800
 8001710:	2000021c 	.word	0x2000021c

08001714 <led_7seg_set_digit>:
 * @param  	num	Number displayed
 * @param  	pos	The position displayed (index from 0)
 * @param  	show_dot Show dot in the led or not
 * @retval 	None
 */
void led_7seg_set_digit(int num, int position, uint8_t show_dot) {
 8001714:	b480      	push	{r7}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	4613      	mov	r3, r2
 8001720:	71fb      	strb	r3, [r7, #7]
	if (num >= 0 && num <= 9) {
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	2b00      	cmp	r3, #0
 8001726:	db0e      	blt.n	8001746 <led_7seg_set_digit+0x32>
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2b09      	cmp	r3, #9
 800172c:	dc0b      	bgt.n	8001746 <led_7seg_set_digit+0x32>
		led_7seg[position] = led_7seg_map_of_output[num] - show_dot;
 800172e:	4a09      	ldr	r2, [pc, #36]	@ (8001754 <led_7seg_set_digit+0x40>)
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	4413      	add	r3, r2
 8001734:	781a      	ldrb	r2, [r3, #0]
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	b2d9      	uxtb	r1, r3
 800173c:	4a06      	ldr	r2, [pc, #24]	@ (8001758 <led_7seg_set_digit+0x44>)
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	4413      	add	r3, r2
 8001742:	460a      	mov	r2, r1
 8001744:	701a      	strb	r2, [r3, #0]
	}
}
 8001746:	bf00      	nop
 8001748:	3714      	adds	r7, #20
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	20000004 	.word	0x20000004
 8001758:	20000000 	.word	0x20000000

0800175c <led_7seg_set_colon>:
 *          This parameter can be one of the following values:
 *				@arg 0: Turn off
 *				@arg 1: Turn on
 * @retval None
 */
void led_7seg_set_colon(uint8_t status) {
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	71fb      	strb	r3, [r7, #7]
	if (status == 1)
 8001766:	79fb      	ldrb	r3, [r7, #7]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d107      	bne.n	800177c <led_7seg_set_colon+0x20>
		spi_buffer &= ~(1 << 3);
 800176c:	4b0a      	ldr	r3, [pc, #40]	@ (8001798 <led_7seg_set_colon+0x3c>)
 800176e:	881b      	ldrh	r3, [r3, #0]
 8001770:	f023 0308 	bic.w	r3, r3, #8
 8001774:	b29a      	uxth	r2, r3
 8001776:	4b08      	ldr	r3, [pc, #32]	@ (8001798 <led_7seg_set_colon+0x3c>)
 8001778:	801a      	strh	r2, [r3, #0]
	else
		spi_buffer |= (1 << 3);
}
 800177a:	e006      	b.n	800178a <led_7seg_set_colon+0x2e>
		spi_buffer |= (1 << 3);
 800177c:	4b06      	ldr	r3, [pc, #24]	@ (8001798 <led_7seg_set_colon+0x3c>)
 800177e:	881b      	ldrh	r3, [r3, #0]
 8001780:	f043 0308 	orr.w	r3, r3, #8
 8001784:	b29a      	uxth	r2, r3
 8001786:	4b04      	ldr	r3, [pc, #16]	@ (8001798 <led_7seg_set_colon+0x3c>)
 8001788:	801a      	strh	r2, [r3, #0]
}
 800178a:	bf00      	nop
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	2000000e 	.word	0x2000000e

0800179c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017a0:	f001 f978 	bl	8002a94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017a4:	f000 f820 	bl	80017e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017a8:	f7ff f822 	bl	80007f0 <MX_GPIO_Init>
  MX_TIM2_Init();
 80017ac:	f001 f86a 	bl	8002884 <MX_TIM2_Init>
  MX_SPI1_Init();
 80017b0:	f000 fea6 	bl	8002500 <MX_SPI1_Init>
  MX_FSMC_Init();
 80017b4:	f7fe ff4c 	bl	8000650 <MX_FSMC_Init>
  MX_TIM4_Init();
 80017b8:	f001 f8b0 	bl	800291c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
	init_system();
 80017bc:	f000 f87e 	bl	80018bc <init_system>
	timer2_set(50);
 80017c0:	2032      	movs	r0, #50	@ 0x32
 80017c2:	f000 fe19 	bl	80023f8 <timer2_set>
	timer4_set(1);
 80017c6:	2001      	movs	r0, #1
 80017c8:	f000 fe32 	bl	8002430 <timer4_set>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		if (timer2_flag) {
 80017cc:	4b05      	ldr	r3, [pc, #20]	@ (80017e4 <main+0x48>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d0fb      	beq.n	80017cc <main+0x30>
			timer2_flag = 0;
 80017d4:	4b03      	ldr	r3, [pc, #12]	@ (80017e4 <main+0x48>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	701a      	strb	r2, [r3, #0]
			button_scan();
 80017da:	f7fe fecd 	bl	8000578 <button_scan>

			game_process();
 80017de:	f000 f9a5 	bl	8001b2c <game_process>
		if (timer2_flag) {
 80017e2:	e7f3      	b.n	80017cc <main+0x30>
 80017e4:	2000020e 	.word	0x2000020e

080017e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b094      	sub	sp, #80	@ 0x50
 80017ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ee:	f107 0320 	add.w	r3, r7, #32
 80017f2:	2230      	movs	r2, #48	@ 0x30
 80017f4:	2100      	movs	r1, #0
 80017f6:	4618      	mov	r0, r3
 80017f8:	f003 fd66 	bl	80052c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017fc:	f107 030c 	add.w	r3, r7, #12
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
 8001804:	605a      	str	r2, [r3, #4]
 8001806:	609a      	str	r2, [r3, #8]
 8001808:	60da      	str	r2, [r3, #12]
 800180a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800180c:	2300      	movs	r3, #0
 800180e:	60bb      	str	r3, [r7, #8]
 8001810:	4b28      	ldr	r3, [pc, #160]	@ (80018b4 <SystemClock_Config+0xcc>)
 8001812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001814:	4a27      	ldr	r2, [pc, #156]	@ (80018b4 <SystemClock_Config+0xcc>)
 8001816:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800181a:	6413      	str	r3, [r2, #64]	@ 0x40
 800181c:	4b25      	ldr	r3, [pc, #148]	@ (80018b4 <SystemClock_Config+0xcc>)
 800181e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001820:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001824:	60bb      	str	r3, [r7, #8]
 8001826:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001828:	2300      	movs	r3, #0
 800182a:	607b      	str	r3, [r7, #4]
 800182c:	4b22      	ldr	r3, [pc, #136]	@ (80018b8 <SystemClock_Config+0xd0>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a21      	ldr	r2, [pc, #132]	@ (80018b8 <SystemClock_Config+0xd0>)
 8001832:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001836:	6013      	str	r3, [r2, #0]
 8001838:	4b1f      	ldr	r3, [pc, #124]	@ (80018b8 <SystemClock_Config+0xd0>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001840:	607b      	str	r3, [r7, #4]
 8001842:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001844:	2302      	movs	r3, #2
 8001846:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001848:	2301      	movs	r3, #1
 800184a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800184c:	2310      	movs	r3, #16
 800184e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001850:	2302      	movs	r3, #2
 8001852:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001854:	2300      	movs	r3, #0
 8001856:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001858:	2308      	movs	r3, #8
 800185a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800185c:	23a8      	movs	r3, #168	@ 0xa8
 800185e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001860:	2302      	movs	r3, #2
 8001862:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001864:	2304      	movs	r3, #4
 8001866:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001868:	f107 0320 	add.w	r3, r7, #32
 800186c:	4618      	mov	r0, r3
 800186e:	f001 fc89 	bl	8003184 <HAL_RCC_OscConfig>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001878:	f000 f830 	bl	80018dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800187c:	230f      	movs	r3, #15
 800187e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001880:	2302      	movs	r3, #2
 8001882:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001884:	2300      	movs	r3, #0
 8001886:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001888:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800188c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800188e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001892:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001894:	f107 030c 	add.w	r3, r7, #12
 8001898:	2105      	movs	r1, #5
 800189a:	4618      	mov	r0, r3
 800189c:	f001 feea 	bl	8003674 <HAL_RCC_ClockConfig>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80018a6:	f000 f819 	bl	80018dc <Error_Handler>
  }
}
 80018aa:	bf00      	nop
 80018ac:	3750      	adds	r7, #80	@ 0x50
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40023800 	.word	0x40023800
 80018b8:	40007000 	.word	0x40007000

080018bc <init_system>:

/* USER CODE BEGIN 4 */
void init_system() {
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
	button_init();
 80018c0:	f7fe fe4e 	bl	8000560 <button_init>
	led_7seg_init();
 80018c4:	f7ff fe8e 	bl	80015e4 <led_7seg_init>
	lcd_init();
 80018c8:	f7ff fbd0 	bl	800106c <lcd_init>

	timer2_init();
 80018cc:	f000 fd80 	bl	80023d0 <timer2_init>

	timer4_init();
 80018d0:	f000 fd88 	bl	80023e4 <timer4_init>

	game_init();
 80018d4:	f000 f808 	bl	80018e8 <game_init>
}
 80018d8:	bf00      	nop
 80018da:	bd80      	pop	{r7, pc}

080018dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018e0:	b672      	cpsid	i
}
 80018e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80018e4:	bf00      	nop
 80018e6:	e7fd      	b.n	80018e4 <Error_Handler+0x8>

080018e8 <game_init>:
 * @retval 	None
 */
int TOTAL_SCORE = MAZE_ROW_N * MAZE_COLUMN_N - 1;

void game_init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b088      	sub	sp, #32
 80018ec:	af04      	add	r7, sp, #16
	lcd_clear(BACKGROUND_COLOR);
 80018ee:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80018f2:	f7ff f8f3 	bl	8000adc <lcd_clear>
	lcd_draw_rectangle(MAZE_TOP_BORDER, MAZE_LEFT_BORDER, MAZE_BOTTOM_BORDER, MAZE_RIGHT_BORDER, BLACK);
 80018f6:	2300      	movs	r3, #0
 80018f8:	9300      	str	r3, [sp, #0]
 80018fa:	23f0      	movs	r3, #240	@ 0xf0
 80018fc:	22f0      	movs	r2, #240	@ 0xf0
 80018fe:	2100      	movs	r1, #0
 8001900:	2000      	movs	r0, #0
 8001902:	f7ff f9ee 	bl	8000ce2 <lcd_draw_rectangle>
	lcd_show_string(20, 250, "Extremely simple PAC-MAN", BLACK, BACKGROUND_COLOR, 16, 0);
 8001906:	2300      	movs	r3, #0
 8001908:	9302      	str	r3, [sp, #8]
 800190a:	2310      	movs	r3, #16
 800190c:	9301      	str	r3, [sp, #4]
 800190e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	2300      	movs	r3, #0
 8001916:	4a80      	ldr	r2, [pc, #512]	@ (8001b18 <game_init+0x230>)
 8001918:	21fa      	movs	r1, #250	@ 0xfa
 800191a:	2014      	movs	r0, #20
 800191c:	f7ff fdfe 	bl	800151c <lcd_show_string>
	lcd_show_string(20, 270, "Score: ", BLACK, BACKGROUND_COLOR, 16, 0);
 8001920:	2300      	movs	r3, #0
 8001922:	9302      	str	r3, [sp, #8]
 8001924:	2310      	movs	r3, #16
 8001926:	9301      	str	r3, [sp, #4]
 8001928:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800192c:	9300      	str	r3, [sp, #0]
 800192e:	2300      	movs	r3, #0
 8001930:	4a7a      	ldr	r2, [pc, #488]	@ (8001b1c <game_init+0x234>)
 8001932:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 8001936:	2014      	movs	r0, #20
 8001938:	f7ff fdf0 	bl	800151c <lcd_show_string>
	lcd_show_int_num(80, 270, 0, 1, RED, BACKGROUND_COLOR, 16);
 800193c:	2310      	movs	r3, #16
 800193e:	9302      	str	r3, [sp, #8]
 8001940:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001944:	9301      	str	r3, [sp, #4]
 8001946:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800194a:	9300      	str	r3, [sp, #0]
 800194c:	2301      	movs	r3, #1
 800194e:	2200      	movs	r2, #0
 8001950:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 8001954:	2050      	movs	r0, #80	@ 0x50
 8001956:	f7ff fae7 	bl	8000f28 <lcd_show_int_num>

	led_7seg_set_colon(0);
 800195a:	2000      	movs	r0, #0
 800195c:	f7ff fefe 	bl	800175c <led_7seg_set_colon>
	led_7seg_set_digit(0, 0, 0);
 8001960:	2200      	movs	r2, #0
 8001962:	2100      	movs	r1, #0
 8001964:	2000      	movs	r0, #0
 8001966:	f7ff fed5 	bl	8001714 <led_7seg_set_digit>
	led_7seg_set_digit(0, 1, 0);
 800196a:	2200      	movs	r2, #0
 800196c:	2101      	movs	r1, #1
 800196e:	2000      	movs	r0, #0
 8001970:	f7ff fed0 	bl	8001714 <led_7seg_set_digit>
	led_7seg_set_digit(0, 2, 0);
 8001974:	2200      	movs	r2, #0
 8001976:	2102      	movs	r1, #2
 8001978:	2000      	movs	r0, #0
 800197a:	f7ff fecb 	bl	8001714 <led_7seg_set_digit>
	led_7seg_set_digit(0, 3, 0);
 800197e:	2200      	movs	r2, #0
 8001980:	2103      	movs	r1, #3
 8001982:	2000      	movs	r0, #0
 8001984:	f7ff fec6 	bl	8001714 <led_7seg_set_digit>

	for (int i = 0; i < MAZE_ROW_N; i++)
 8001988:	2300      	movs	r3, #0
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	e01e      	b.n	80019cc <game_init+0xe4>
	{
		for (int j = 0; j < MAZE_COLUMN_N; j++)
 800198e:	2300      	movs	r3, #0
 8001990:	60bb      	str	r3, [r7, #8]
 8001992:	e015      	b.n	80019c0 <game_init+0xd8>
		{
			maze.cells[i][j].object = PAC_DOT;	// Assume all cells initially have a pac-dot
 8001994:	4962      	ldr	r1, [pc, #392]	@ (8001b20 <game_init+0x238>)
 8001996:	68fa      	ldr	r2, [r7, #12]
 8001998:	4613      	mov	r3, r2
 800199a:	011b      	lsls	r3, r3, #4
 800199c:	1a9b      	subs	r3, r3, r2
 800199e:	18ca      	adds	r2, r1, r3
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	4413      	add	r3, r2
 80019a4:	2201      	movs	r2, #1
 80019a6:	701a      	strb	r2, [r3, #0]
			pac_dot_draw(i, j, PAC_DOTS_COLOR); // Draw pac-dot on the maze
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	68ba      	ldr	r2, [r7, #8]
 80019ae:	b2d1      	uxtb	r1, r2
 80019b0:	f64b 4240 	movw	r2, #48192	@ 0xbc40
 80019b4:	4618      	mov	r0, r3
 80019b6:	f000 fc55 	bl	8002264 <pac_dot_draw>
		for (int j = 0; j < MAZE_COLUMN_N; j++)
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	3301      	adds	r3, #1
 80019be:	60bb      	str	r3, [r7, #8]
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	2b0e      	cmp	r3, #14
 80019c4:	dde6      	ble.n	8001994 <game_init+0xac>
	for (int i = 0; i < MAZE_ROW_N; i++)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	3301      	adds	r3, #1
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	2b0e      	cmp	r3, #14
 80019d0:	dddd      	ble.n	800198e <game_init+0xa6>
		}
	}

	for (int i = 0; i < MAZE_ROW_N; i++)
 80019d2:	2300      	movs	r3, #0
 80019d4:	607b      	str	r3, [r7, #4]
 80019d6:	e052      	b.n	8001a7e <game_init+0x196>
		{
			for (int j = 0; j < MAZE_COLUMN_N; j++)
 80019d8:	2300      	movs	r3, #0
 80019da:	603b      	str	r3, [r7, #0]
 80019dc:	e049      	b.n	8001a72 <game_init+0x18a>
			{
				if(i == 5 || i == 9)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2b05      	cmp	r3, #5
 80019e2:	d002      	beq.n	80019ea <game_init+0x102>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2b09      	cmp	r3, #9
 80019e8:	d11e      	bne.n	8001a28 <game_init+0x140>
				{
					if(j >= 4 && j <= MAZE_COLUMN_N - 4 && j != 7 && j != 8)
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	2b03      	cmp	r3, #3
 80019ee:	dd1b      	ble.n	8001a28 <game_init+0x140>
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	2b0b      	cmp	r3, #11
 80019f4:	dc18      	bgt.n	8001a28 <game_init+0x140>
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	2b07      	cmp	r3, #7
 80019fa:	d015      	beq.n	8001a28 <game_init+0x140>
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	2b08      	cmp	r3, #8
 8001a00:	d012      	beq.n	8001a28 <game_init+0x140>
					{
						maze.cells[i][j].object = WALL;
 8001a02:	4947      	ldr	r1, [pc, #284]	@ (8001b20 <game_init+0x238>)
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	4613      	mov	r3, r2
 8001a08:	011b      	lsls	r3, r3, #4
 8001a0a:	1a9b      	subs	r3, r3, r2
 8001a0c:	18ca      	adds	r2, r1, r3
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	4413      	add	r3, r2
 8001a12:	2202      	movs	r2, #2
 8001a14:	701a      	strb	r2, [r3, #0]
						wall_draw(i, j, WALL_COLOR);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	683a      	ldr	r2, [r7, #0]
 8001a1c:	b2d1      	uxtb	r1, r2
 8001a1e:	f240 12cf 	movw	r2, #463	@ 0x1cf
 8001a22:	4618      	mov	r0, r3
 8001a24:	f000 fc39 	bl	800229a <wall_draw>
					}
				}
				if(i == 6 || i == 7 || i == 8)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2b06      	cmp	r3, #6
 8001a2c:	d005      	beq.n	8001a3a <game_init+0x152>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2b07      	cmp	r3, #7
 8001a32:	d002      	beq.n	8001a3a <game_init+0x152>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2b08      	cmp	r3, #8
 8001a38:	d118      	bne.n	8001a6c <game_init+0x184>
				{
					if((j == 4 || j == MAZE_COLUMN_N - 4))
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	2b04      	cmp	r3, #4
 8001a3e:	d002      	beq.n	8001a46 <game_init+0x15e>
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	2b0b      	cmp	r3, #11
 8001a44:	d112      	bne.n	8001a6c <game_init+0x184>
					{
						maze.cells[i][j].object = WALL;
 8001a46:	4936      	ldr	r1, [pc, #216]	@ (8001b20 <game_init+0x238>)
 8001a48:	687a      	ldr	r2, [r7, #4]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	011b      	lsls	r3, r3, #4
 8001a4e:	1a9b      	subs	r3, r3, r2
 8001a50:	18ca      	adds	r2, r1, r3
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	4413      	add	r3, r2
 8001a56:	2202      	movs	r2, #2
 8001a58:	701a      	strb	r2, [r3, #0]
						wall_draw(i, j, WALL_COLOR);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	683a      	ldr	r2, [r7, #0]
 8001a60:	b2d1      	uxtb	r1, r2
 8001a62:	f240 12cf 	movw	r2, #463	@ 0x1cf
 8001a66:	4618      	mov	r0, r3
 8001a68:	f000 fc17 	bl	800229a <wall_draw>
			for (int j = 0; j < MAZE_COLUMN_N; j++)
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	603b      	str	r3, [r7, #0]
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	2b0e      	cmp	r3, #14
 8001a76:	ddb2      	ble.n	80019de <game_init+0xf6>
	for (int i = 0; i < MAZE_ROW_N; i++)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	607b      	str	r3, [r7, #4]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2b0e      	cmp	r3, #14
 8001a82:	dda9      	ble.n	80019d8 <game_init+0xf0>
					}
				}
			}
		}

	pacman.i = PACMAN_STARTING_I;
 8001a84:	4b27      	ldr	r3, [pc, #156]	@ (8001b24 <game_init+0x23c>)
 8001a86:	2207      	movs	r2, #7
 8001a88:	701a      	strb	r2, [r3, #0]
	pacman.j = PACMAN_STARTING_J;
 8001a8a:	4b26      	ldr	r3, [pc, #152]	@ (8001b24 <game_init+0x23c>)
 8001a8c:	2207      	movs	r2, #7
 8001a8e:	705a      	strb	r2, [r3, #1]
	pacman.i_pre = pacman.i;
 8001a90:	4b24      	ldr	r3, [pc, #144]	@ (8001b24 <game_init+0x23c>)
 8001a92:	781a      	ldrb	r2, [r3, #0]
 8001a94:	4b23      	ldr	r3, [pc, #140]	@ (8001b24 <game_init+0x23c>)
 8001a96:	709a      	strb	r2, [r3, #2]
	pacman.j_pre = pacman.j;
 8001a98:	4b22      	ldr	r3, [pc, #136]	@ (8001b24 <game_init+0x23c>)
 8001a9a:	785a      	ldrb	r2, [r3, #1]
 8001a9c:	4b21      	ldr	r3, [pc, #132]	@ (8001b24 <game_init+0x23c>)
 8001a9e:	70da      	strb	r2, [r3, #3]
	pacman.direction = STOP;
 8001aa0:	4b20      	ldr	r3, [pc, #128]	@ (8001b24 <game_init+0x23c>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	711a      	strb	r2, [r3, #4]
	pacman.score = 0;
 8001aa6:	4b1f      	ldr	r3, [pc, #124]	@ (8001b24 <game_init+0x23c>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	609a      	str	r2, [r3, #8]
	maze.cells[pacman.i][pacman.j].object = NONE; // reset maze cell at pacman position
 8001aac:	4b1d      	ldr	r3, [pc, #116]	@ (8001b24 <game_init+0x23c>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4b1c      	ldr	r3, [pc, #112]	@ (8001b24 <game_init+0x23c>)
 8001ab4:	785b      	ldrb	r3, [r3, #1]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	4a19      	ldr	r2, [pc, #100]	@ (8001b20 <game_init+0x238>)
 8001aba:	460b      	mov	r3, r1
 8001abc:	011b      	lsls	r3, r3, #4
 8001abe:	1a5b      	subs	r3, r3, r1
 8001ac0:	4413      	add	r3, r2
 8001ac2:	4403      	add	r3, r0
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	701a      	strb	r2, [r3, #0]
	pacman_draw(pacman.i, pacman.j, PACMAN_COLOR);
 8001ac8:	4b16      	ldr	r3, [pc, #88]	@ (8001b24 <game_init+0x23c>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	4a15      	ldr	r2, [pc, #84]	@ (8001b24 <game_init+0x23c>)
 8001ace:	7851      	ldrb	r1, [r2, #1]
 8001ad0:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f000 fc04 	bl	80022e2 <pacman_draw>

	ghost.i = GHOST_STARTING_I;
 8001ada:	4b13      	ldr	r3, [pc, #76]	@ (8001b28 <game_init+0x240>)
 8001adc:	2201      	movs	r2, #1
 8001ade:	701a      	strb	r2, [r3, #0]
	ghost.j = GHOST_STARTING_J;
 8001ae0:	4b11      	ldr	r3, [pc, #68]	@ (8001b28 <game_init+0x240>)
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	705a      	strb	r2, [r3, #1]
	ghost.i_pre = ghost.i;
 8001ae6:	4b10      	ldr	r3, [pc, #64]	@ (8001b28 <game_init+0x240>)
 8001ae8:	781a      	ldrb	r2, [r3, #0]
 8001aea:	4b0f      	ldr	r3, [pc, #60]	@ (8001b28 <game_init+0x240>)
 8001aec:	709a      	strb	r2, [r3, #2]
	ghost.j_pre = ghost.j;
 8001aee:	4b0e      	ldr	r3, [pc, #56]	@ (8001b28 <game_init+0x240>)
 8001af0:	785a      	ldrb	r2, [r3, #1]
 8001af2:	4b0d      	ldr	r3, [pc, #52]	@ (8001b28 <game_init+0x240>)
 8001af4:	70da      	strb	r2, [r3, #3]
	ghost.direction = STOP;
 8001af6:	4b0c      	ldr	r3, [pc, #48]	@ (8001b28 <game_init+0x240>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	711a      	strb	r2, [r3, #4]
	ghost_draw(ghost.i, ghost.j, GHOST_COLOR);
 8001afc:	4b0a      	ldr	r3, [pc, #40]	@ (8001b28 <game_init+0x240>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	4a09      	ldr	r2, [pc, #36]	@ (8001b28 <game_init+0x240>)
 8001b02:	7851      	ldrb	r1, [r2, #1]
 8001b04:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f000 fc05 	bl	8002318 <ghost_draw>
}
 8001b0e:	bf00      	nop
 8001b10:	3710      	adds	r7, #16
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	080060a0 	.word	0x080060a0
 8001b1c:	080060bc 	.word	0x080060bc
 8001b20:	2000012c 	.word	0x2000012c
 8001b24:	20000118 	.word	0x20000118
 8001b28:	20000124 	.word	0x20000124

08001b2c <game_process>:
 * @param  	None
 * @note  	Call in loop (main) every 50ms
 * @retval 	None
 */
void game_process(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
	static uint8_t counter_game = 0;
	counter_game = (counter_game + 1) % 20;
 8001b30:	4b55      	ldr	r3, [pc, #340]	@ (8001c88 <game_process+0x15c>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	1c5a      	adds	r2, r3, #1
 8001b36:	4b55      	ldr	r3, [pc, #340]	@ (8001c8c <game_process+0x160>)
 8001b38:	fb83 1302 	smull	r1, r3, r3, r2
 8001b3c:	10d9      	asrs	r1, r3, #3
 8001b3e:	17d3      	asrs	r3, r2, #31
 8001b40:	1ac9      	subs	r1, r1, r3
 8001b42:	460b      	mov	r3, r1
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	440b      	add	r3, r1
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	1ad1      	subs	r1, r2, r3
 8001b4c:	b2ca      	uxtb	r2, r1
 8001b4e:	4b4e      	ldr	r3, [pc, #312]	@ (8001c88 <game_process+0x15c>)
 8001b50:	701a      	strb	r2, [r3, #0]

	pacman_direction_process(); // Put this function here to read buttons.
 8001b52:	f000 f9e1 	bl	8001f18 <pacman_direction_process>
	if ((button_count[15] + 1) % 60 == 0)
 8001b56:	4b4e      	ldr	r3, [pc, #312]	@ (8001c90 <game_process+0x164>)
 8001b58:	8bdb      	ldrh	r3, [r3, #30]
 8001b5a:	1c5a      	adds	r2, r3, #1
 8001b5c:	4b4d      	ldr	r3, [pc, #308]	@ (8001c94 <game_process+0x168>)
 8001b5e:	fb83 1302 	smull	r1, r3, r3, r2
 8001b62:	4413      	add	r3, r2
 8001b64:	1159      	asrs	r1, r3, #5
 8001b66:	17d3      	asrs	r3, r2, #31
 8001b68:	1ac9      	subs	r1, r1, r3
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	011b      	lsls	r3, r3, #4
 8001b6e:	1a5b      	subs	r3, r3, r1
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	1ad1      	subs	r1, r2, r3
 8001b74:	2900      	cmp	r1, #0
 8001b76:	d102      	bne.n	8001b7e <game_process+0x52>
	{
		game_init();
 8001b78:	f7ff feb6 	bl	80018e8 <game_init>
		return;
 8001b7c:	e082      	b.n	8001c84 <game_process+0x158>
	}

	if (pacman.score < TOTAL_SCORE * 30 / 100)
 8001b7e:	4b46      	ldr	r3, [pc, #280]	@ (8001c98 <game_process+0x16c>)
 8001b80:	6899      	ldr	r1, [r3, #8]
 8001b82:	4b46      	ldr	r3, [pc, #280]	@ (8001c9c <game_process+0x170>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	4613      	mov	r3, r2
 8001b88:	011b      	lsls	r3, r3, #4
 8001b8a:	1a9b      	subs	r3, r3, r2
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	4a44      	ldr	r2, [pc, #272]	@ (8001ca0 <game_process+0x174>)
 8001b90:	fb82 0203 	smull	r0, r2, r2, r3
 8001b94:	1152      	asrs	r2, r2, #5
 8001b96:	17db      	asrs	r3, r3, #31
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	4299      	cmp	r1, r3
 8001b9c:	da12      	bge.n	8001bc4 <game_process+0x98>
	{
		if (counter_game == 0)
 8001b9e:	4b3a      	ldr	r3, [pc, #232]	@ (8001c88 <game_process+0x15c>)
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d157      	bne.n	8001c56 <game_process+0x12a>
		{
			HAL_GPIO_TogglePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin);
 8001ba6:	2120      	movs	r1, #32
 8001ba8:	483e      	ldr	r0, [pc, #248]	@ (8001ca4 <game_process+0x178>)
 8001baa:	f001 fad0 	bl	800314e <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, RESET);
 8001bae:	2200      	movs	r2, #0
 8001bb0:	2110      	movs	r1, #16
 8001bb2:	483c      	ldr	r0, [pc, #240]	@ (8001ca4 <game_process+0x178>)
 8001bb4:	f001 fab2 	bl	800311c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, RESET);
 8001bb8:	2200      	movs	r2, #0
 8001bba:	2140      	movs	r1, #64	@ 0x40
 8001bbc:	4839      	ldr	r0, [pc, #228]	@ (8001ca4 <game_process+0x178>)
 8001bbe:	f001 faad 	bl	800311c <HAL_GPIO_WritePin>
 8001bc2:	e048      	b.n	8001c56 <game_process+0x12a>
		}
	}
	else if (pacman.score >= TOTAL_SCORE * 75 / 100)
 8001bc4:	4b34      	ldr	r3, [pc, #208]	@ (8001c98 <game_process+0x16c>)
 8001bc6:	6899      	ldr	r1, [r3, #8]
 8001bc8:	4b34      	ldr	r3, [pc, #208]	@ (8001c9c <game_process+0x170>)
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	4413      	add	r3, r2
 8001bd2:	011a      	lsls	r2, r3, #4
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	4a32      	ldr	r2, [pc, #200]	@ (8001ca0 <game_process+0x174>)
 8001bd8:	fb82 0203 	smull	r0, r2, r2, r3
 8001bdc:	1152      	asrs	r2, r2, #5
 8001bde:	17db      	asrs	r3, r3, #31
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	4299      	cmp	r1, r3
 8001be4:	db1b      	blt.n	8001c1e <game_process+0xf2>
	{
		if ((counter_game % 5) == 0)
 8001be6:	4b28      	ldr	r3, [pc, #160]	@ (8001c88 <game_process+0x15c>)
 8001be8:	781a      	ldrb	r2, [r3, #0]
 8001bea:	4b2f      	ldr	r3, [pc, #188]	@ (8001ca8 <game_process+0x17c>)
 8001bec:	fba3 1302 	umull	r1, r3, r3, r2
 8001bf0:	0899      	lsrs	r1, r3, #2
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	440b      	add	r3, r1
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d12a      	bne.n	8001c56 <game_process+0x12a>
		{
			HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 8001c00:	2110      	movs	r1, #16
 8001c02:	4828      	ldr	r0, [pc, #160]	@ (8001ca4 <game_process+0x178>)
 8001c04:	f001 faa3 	bl	800314e <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, RESET);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	2120      	movs	r1, #32
 8001c0c:	4825      	ldr	r0, [pc, #148]	@ (8001ca4 <game_process+0x178>)
 8001c0e:	f001 fa85 	bl	800311c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, RESET);
 8001c12:	2200      	movs	r2, #0
 8001c14:	2140      	movs	r1, #64	@ 0x40
 8001c16:	4823      	ldr	r0, [pc, #140]	@ (8001ca4 <game_process+0x178>)
 8001c18:	f001 fa80 	bl	800311c <HAL_GPIO_WritePin>
 8001c1c:	e01b      	b.n	8001c56 <game_process+0x12a>
		}
	}
	else
	{
		if ((counter_game % 10) == 0)
 8001c1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001c88 <game_process+0x15c>)
 8001c20:	781a      	ldrb	r2, [r3, #0]
 8001c22:	4b21      	ldr	r3, [pc, #132]	@ (8001ca8 <game_process+0x17c>)
 8001c24:	fba3 1302 	umull	r1, r3, r3, r2
 8001c28:	08d9      	lsrs	r1, r3, #3
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	440b      	add	r3, r1
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d10d      	bne.n	8001c56 <game_process+0x12a>
		{
			HAL_GPIO_TogglePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin);
 8001c3a:	2140      	movs	r1, #64	@ 0x40
 8001c3c:	4819      	ldr	r0, [pc, #100]	@ (8001ca4 <game_process+0x178>)
 8001c3e:	f001 fa86 	bl	800314e <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, RESET);
 8001c42:	2200      	movs	r2, #0
 8001c44:	2110      	movs	r1, #16
 8001c46:	4817      	ldr	r0, [pc, #92]	@ (8001ca4 <game_process+0x178>)
 8001c48:	f001 fa68 	bl	800311c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, RESET);
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	2120      	movs	r1, #32
 8001c50:	4814      	ldr	r0, [pc, #80]	@ (8001ca4 <game_process+0x178>)
 8001c52:	f001 fa63 	bl	800311c <HAL_GPIO_WritePin>
		}
	}

	if ((counter_game % 5) == 0)
 8001c56:	4b0c      	ldr	r3, [pc, #48]	@ (8001c88 <game_process+0x15c>)
 8001c58:	781a      	ldrb	r2, [r3, #0]
 8001c5a:	4b13      	ldr	r3, [pc, #76]	@ (8001ca8 <game_process+0x17c>)
 8001c5c:	fba3 1302 	umull	r1, r3, r3, r2
 8001c60:	0899      	lsrs	r1, r3, #2
 8001c62:	460b      	mov	r3, r1
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	440b      	add	r3, r1
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d109      	bne.n	8001c84 <game_process+0x158>
	{ // update every 250ms
		pacman_moving_process();
 8001c70:	f000 f97c 	bl	8001f6c <pacman_moving_process>
		ghost_direction_process();
 8001c74:	f000 fa1e 	bl	80020b4 <ghost_direction_process>
		ghost_moving_process();
 8001c78:	f000 fa50 	bl	800211c <ghost_moving_process>

		game_handler();
 8001c7c:	f000 f8c2 	bl	8001e04 <game_handler>
		game_draw();
 8001c80:	f000 f814 	bl	8001cac <game_draw>
	}
}
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	2000020d 	.word	0x2000020d
 8001c8c:	66666667 	.word	0x66666667
 8001c90:	20000098 	.word	0x20000098
 8001c94:	88888889 	.word	0x88888889
 8001c98:	20000118 	.word	0x20000118
 8001c9c:	20000010 	.word	0x20000010
 8001ca0:	51eb851f 	.word	0x51eb851f
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	cccccccd 	.word	0xcccccccd

08001cac <game_draw>:

/* Private Functions ---------------------------------------------------------*/
void game_draw(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
	if (pacman.i != pacman.i_pre || pacman.j != pacman.j_pre)
 8001cb0:	4b2a      	ldr	r3, [pc, #168]	@ (8001d5c <game_draw+0xb0>)
 8001cb2:	781a      	ldrb	r2, [r3, #0]
 8001cb4:	4b29      	ldr	r3, [pc, #164]	@ (8001d5c <game_draw+0xb0>)
 8001cb6:	789b      	ldrb	r3, [r3, #2]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d105      	bne.n	8001cc8 <game_draw+0x1c>
 8001cbc:	4b27      	ldr	r3, [pc, #156]	@ (8001d5c <game_draw+0xb0>)
 8001cbe:	785a      	ldrb	r2, [r3, #1]
 8001cc0:	4b26      	ldr	r3, [pc, #152]	@ (8001d5c <game_draw+0xb0>)
 8001cc2:	78db      	ldrb	r3, [r3, #3]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d011      	beq.n	8001cec <game_draw+0x40>
	{
		pacman_draw(pacman.i_pre, pacman.j_pre, BACKGROUND_COLOR);
 8001cc8:	4b24      	ldr	r3, [pc, #144]	@ (8001d5c <game_draw+0xb0>)
 8001cca:	789b      	ldrb	r3, [r3, #2]
 8001ccc:	4a23      	ldr	r2, [pc, #140]	@ (8001d5c <game_draw+0xb0>)
 8001cce:	78d1      	ldrb	r1, [r2, #3]
 8001cd0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f000 fb04 	bl	80022e2 <pacman_draw>
		pacman_draw(pacman.i, pacman.j, PACMAN_COLOR);
 8001cda:	4b20      	ldr	r3, [pc, #128]	@ (8001d5c <game_draw+0xb0>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	4a1f      	ldr	r2, [pc, #124]	@ (8001d5c <game_draw+0xb0>)
 8001ce0:	7851      	ldrb	r1, [r2, #1]
 8001ce2:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f000 fafb 	bl	80022e2 <pacman_draw>
	}

	if (ghost.i != ghost.i_pre || ghost.j != ghost.j_pre)
 8001cec:	4b1c      	ldr	r3, [pc, #112]	@ (8001d60 <game_draw+0xb4>)
 8001cee:	781a      	ldrb	r2, [r3, #0]
 8001cf0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d60 <game_draw+0xb4>)
 8001cf2:	789b      	ldrb	r3, [r3, #2]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d105      	bne.n	8001d04 <game_draw+0x58>
 8001cf8:	4b19      	ldr	r3, [pc, #100]	@ (8001d60 <game_draw+0xb4>)
 8001cfa:	785a      	ldrb	r2, [r3, #1]
 8001cfc:	4b18      	ldr	r3, [pc, #96]	@ (8001d60 <game_draw+0xb4>)
 8001cfe:	78db      	ldrb	r3, [r3, #3]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d029      	beq.n	8001d58 <game_draw+0xac>
	{
		ghost_draw(ghost.i_pre, ghost.j_pre, BACKGROUND_COLOR);
 8001d04:	4b16      	ldr	r3, [pc, #88]	@ (8001d60 <game_draw+0xb4>)
 8001d06:	789b      	ldrb	r3, [r3, #2]
 8001d08:	4a15      	ldr	r2, [pc, #84]	@ (8001d60 <game_draw+0xb4>)
 8001d0a:	78d1      	ldrb	r1, [r2, #3]
 8001d0c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d10:	4618      	mov	r0, r3
 8001d12:	f000 fb01 	bl	8002318 <ghost_draw>
		if(maze.cells[ghost.i_pre][ghost.j_pre].object)
 8001d16:	4b12      	ldr	r3, [pc, #72]	@ (8001d60 <game_draw+0xb4>)
 8001d18:	789b      	ldrb	r3, [r3, #2]
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4b10      	ldr	r3, [pc, #64]	@ (8001d60 <game_draw+0xb4>)
 8001d1e:	78db      	ldrb	r3, [r3, #3]
 8001d20:	4618      	mov	r0, r3
 8001d22:	4a10      	ldr	r2, [pc, #64]	@ (8001d64 <game_draw+0xb8>)
 8001d24:	460b      	mov	r3, r1
 8001d26:	011b      	lsls	r3, r3, #4
 8001d28:	1a5b      	subs	r3, r3, r1
 8001d2a:	4413      	add	r3, r2
 8001d2c:	4403      	add	r3, r0
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d008      	beq.n	8001d46 <game_draw+0x9a>
		{
			pac_dot_draw(ghost.i_pre, ghost.j_pre, PAC_DOTS_COLOR);
 8001d34:	4b0a      	ldr	r3, [pc, #40]	@ (8001d60 <game_draw+0xb4>)
 8001d36:	789b      	ldrb	r3, [r3, #2]
 8001d38:	4a09      	ldr	r2, [pc, #36]	@ (8001d60 <game_draw+0xb4>)
 8001d3a:	78d1      	ldrb	r1, [r2, #3]
 8001d3c:	f64b 4240 	movw	r2, #48192	@ 0xbc40
 8001d40:	4618      	mov	r0, r3
 8001d42:	f000 fa8f 	bl	8002264 <pac_dot_draw>
		}
		ghost_draw(ghost.i, ghost.j, GHOST_COLOR);
 8001d46:	4b06      	ldr	r3, [pc, #24]	@ (8001d60 <game_draw+0xb4>)
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	4a05      	ldr	r2, [pc, #20]	@ (8001d60 <game_draw+0xb4>)
 8001d4c:	7851      	ldrb	r1, [r2, #1]
 8001d4e:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001d52:	4618      	mov	r0, r3
 8001d54:	f000 fae0 	bl	8002318 <ghost_draw>
	}
}
 8001d58:	bf00      	nop
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20000118 	.word	0x20000118
 8001d60:	20000124 	.word	0x20000124
 8001d64:	2000012c 	.word	0x2000012c

08001d68 <is_loss_condition_met>:

uint8_t is_loss_condition_met()
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
	return (ghost.i == pacman.i && ghost.j == pacman.j);
 8001d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d98 <is_loss_condition_met+0x30>)
 8001d6e:	781a      	ldrb	r2, [r3, #0]
 8001d70:	4b0a      	ldr	r3, [pc, #40]	@ (8001d9c <is_loss_condition_met+0x34>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d107      	bne.n	8001d88 <is_loss_condition_met+0x20>
 8001d78:	4b07      	ldr	r3, [pc, #28]	@ (8001d98 <is_loss_condition_met+0x30>)
 8001d7a:	785a      	ldrb	r2, [r3, #1]
 8001d7c:	4b07      	ldr	r3, [pc, #28]	@ (8001d9c <is_loss_condition_met+0x34>)
 8001d7e:	785b      	ldrb	r3, [r3, #1]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d101      	bne.n	8001d88 <is_loss_condition_met+0x20>
 8001d84:	2301      	movs	r3, #1
 8001d86:	e000      	b.n	8001d8a <is_loss_condition_met+0x22>
 8001d88:	2300      	movs	r3, #0
 8001d8a:	b2db      	uxtb	r3, r3
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	20000124 	.word	0x20000124
 8001d9c:	20000118 	.word	0x20000118

08001da0 <is_win_condition_met>:
uint8_t is_win_condition_met()
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
	return (pacman.score >= TOTAL_SCORE);
 8001da4:	4b06      	ldr	r3, [pc, #24]	@ (8001dc0 <is_win_condition_met+0x20>)
 8001da6:	689a      	ldr	r2, [r3, #8]
 8001da8:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <is_win_condition_met+0x24>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	bfac      	ite	ge
 8001db0:	2301      	movge	r3, #1
 8001db2:	2300      	movlt	r3, #0
 8001db4:	b2db      	uxtb	r3, r3
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr
 8001dc0:	20000118 	.word	0x20000118
 8001dc4:	20000010 	.word	0x20000010

08001dc8 <has_pacman_eaten_dot>:
uint8_t has_pacman_eaten_dot()
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
	return maze.cells[pacman.i][pacman.j].object == PAC_DOT;
 8001dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8001dfc <has_pacman_eaten_dot+0x34>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001dfc <has_pacman_eaten_dot+0x34>)
 8001dd4:	785b      	ldrb	r3, [r3, #1]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	4a09      	ldr	r2, [pc, #36]	@ (8001e00 <has_pacman_eaten_dot+0x38>)
 8001dda:	460b      	mov	r3, r1
 8001ddc:	011b      	lsls	r3, r3, #4
 8001dde:	1a5b      	subs	r3, r3, r1
 8001de0:	4413      	add	r3, r2
 8001de2:	4403      	add	r3, r0
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	bf0c      	ite	eq
 8001dea:	2301      	moveq	r3, #1
 8001dec:	2300      	movne	r3, #0
 8001dee:	b2db      	uxtb	r3, r3
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	20000118 	.word	0x20000118
 8001e00:	2000012c 	.word	0x2000012c

08001e04 <game_handler>:
/**
 * handle game event
 */
void game_handler(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af04      	add	r7, sp, #16
	if (is_loss_condition_met())
 8001e0a:	f7ff ffad 	bl	8001d68 <is_loss_condition_met>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d002      	beq.n	8001e1a <game_handler+0x16>
	{
		game_init();
 8001e14:	f7ff fd68 	bl	80018e8 <game_init>
		return;
 8001e18:	e072      	b.n	8001f00 <game_handler+0xfc>
	}
	if (is_win_condition_met())
 8001e1a:	f7ff ffc1 	bl	8001da0 <is_win_condition_met>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d002      	beq.n	8001e2a <game_handler+0x26>
	{
		game_init();
 8001e24:	f7ff fd60 	bl	80018e8 <game_init>
		return;
 8001e28:	e06a      	b.n	8001f00 <game_handler+0xfc>
	}
	if (has_pacman_eaten_dot())
 8001e2a:	f7ff ffcd 	bl	8001dc8 <has_pacman_eaten_dot>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d065      	beq.n	8001f00 <game_handler+0xfc>
	{
		maze.cells[pacman.i][pacman.j].object = NONE;
 8001e34:	4b33      	ldr	r3, [pc, #204]	@ (8001f04 <game_handler+0x100>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4b32      	ldr	r3, [pc, #200]	@ (8001f04 <game_handler+0x100>)
 8001e3c:	785b      	ldrb	r3, [r3, #1]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	4a31      	ldr	r2, [pc, #196]	@ (8001f08 <game_handler+0x104>)
 8001e42:	460b      	mov	r3, r1
 8001e44:	011b      	lsls	r3, r3, #4
 8001e46:	1a5b      	subs	r3, r3, r1
 8001e48:	4413      	add	r3, r2
 8001e4a:	4403      	add	r3, r0
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]
		pacman.score += POINTS_PER_DOT;
 8001e50:	4b2c      	ldr	r3, [pc, #176]	@ (8001f04 <game_handler+0x100>)
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	3301      	adds	r3, #1
 8001e56:	4a2b      	ldr	r2, [pc, #172]	@ (8001f04 <game_handler+0x100>)
 8001e58:	6093      	str	r3, [r2, #8]

		led_7seg_set_digit(pacman.score / 1000, 0, 0);
 8001e5a:	4b2a      	ldr	r3, [pc, #168]	@ (8001f04 <game_handler+0x100>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	4a2b      	ldr	r2, [pc, #172]	@ (8001f0c <game_handler+0x108>)
 8001e60:	fb82 1203 	smull	r1, r2, r2, r3
 8001e64:	1192      	asrs	r2, r2, #6
 8001e66:	17db      	asrs	r3, r3, #31
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff fc50 	bl	8001714 <led_7seg_set_digit>
		led_7seg_set_digit((pacman.score / 100) % 10, 1, 0);
 8001e74:	4b23      	ldr	r3, [pc, #140]	@ (8001f04 <game_handler+0x100>)
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	4a25      	ldr	r2, [pc, #148]	@ (8001f10 <game_handler+0x10c>)
 8001e7a:	fb82 1203 	smull	r1, r2, r2, r3
 8001e7e:	1152      	asrs	r2, r2, #5
 8001e80:	17db      	asrs	r3, r3, #31
 8001e82:	1ad2      	subs	r2, r2, r3
 8001e84:	4b23      	ldr	r3, [pc, #140]	@ (8001f14 <game_handler+0x110>)
 8001e86:	fb83 1302 	smull	r1, r3, r3, r2
 8001e8a:	1099      	asrs	r1, r3, #2
 8001e8c:	17d3      	asrs	r3, r2, #31
 8001e8e:	1ac8      	subs	r0, r1, r3
 8001e90:	4603      	mov	r3, r0
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	4403      	add	r3, r0
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	1ad0      	subs	r0, r2, r3
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	2101      	movs	r1, #1
 8001e9e:	f7ff fc39 	bl	8001714 <led_7seg_set_digit>
		led_7seg_set_digit(pacman.score / 10, 2, 0);
 8001ea2:	4b18      	ldr	r3, [pc, #96]	@ (8001f04 <game_handler+0x100>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	4a1b      	ldr	r2, [pc, #108]	@ (8001f14 <game_handler+0x110>)
 8001ea8:	fb82 1203 	smull	r1, r2, r2, r3
 8001eac:	1092      	asrs	r2, r2, #2
 8001eae:	17db      	asrs	r3, r3, #31
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	2102      	movs	r1, #2
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff fc2c 	bl	8001714 <led_7seg_set_digit>
		led_7seg_set_digit(pacman.score % 10, 3, 0);
 8001ebc:	4b11      	ldr	r3, [pc, #68]	@ (8001f04 <game_handler+0x100>)
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	4b14      	ldr	r3, [pc, #80]	@ (8001f14 <game_handler+0x110>)
 8001ec2:	fb83 1302 	smull	r1, r3, r3, r2
 8001ec6:	1099      	asrs	r1, r3, #2
 8001ec8:	17d3      	asrs	r3, r2, #31
 8001eca:	1ac8      	subs	r0, r1, r3
 8001ecc:	4603      	mov	r3, r0
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	4403      	add	r3, r0
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	1ad0      	subs	r0, r2, r3
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	2103      	movs	r1, #3
 8001eda:	f7ff fc1b 	bl	8001714 <led_7seg_set_digit>

		lcd_show_int_num(80, 270, pacman.score, 2, RED, BACKGROUND_COLOR, 16);
 8001ede:	4b09      	ldr	r3, [pc, #36]	@ (8001f04 <game_handler+0x100>)
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	2310      	movs	r3, #16
 8001ee6:	9302      	str	r3, [sp, #8]
 8001ee8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001eec:	9301      	str	r3, [sp, #4]
 8001eee:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001ef2:	9300      	str	r3, [sp, #0]
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 8001efa:	2050      	movs	r0, #80	@ 0x50
 8001efc:	f7ff f814 	bl	8000f28 <lcd_show_int_num>
	}
}
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	20000118 	.word	0x20000118
 8001f08:	2000012c 	.word	0x2000012c
 8001f0c:	10624dd3 	.word	0x10624dd3
 8001f10:	51eb851f 	.word	0x51eb851f
 8001f14:	66666667 	.word	0x66666667

08001f18 <pacman_direction_process>:

void pacman_direction_process(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
	if (isButtonUp())
 8001f1c:	f000 fa18 	bl	8002350 <isButtonUp>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d003      	beq.n	8001f2e <pacman_direction_process+0x16>
	{
		pacman.direction = UP;
 8001f26:	4b10      	ldr	r3, [pc, #64]	@ (8001f68 <pacman_direction_process+0x50>)
 8001f28:	2201      	movs	r2, #1
 8001f2a:	711a      	strb	r2, [r3, #4]
	}
	else if (isButtonRight())
	{
		pacman.direction = RIGHT;
	}
}
 8001f2c:	e019      	b.n	8001f62 <pacman_direction_process+0x4a>
	else if (isButtonDown())
 8001f2e:	f000 fa1f 	bl	8002370 <isButtonDown>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d003      	beq.n	8001f40 <pacman_direction_process+0x28>
		pacman.direction = DOWN;
 8001f38:	4b0b      	ldr	r3, [pc, #44]	@ (8001f68 <pacman_direction_process+0x50>)
 8001f3a:	2202      	movs	r2, #2
 8001f3c:	711a      	strb	r2, [r3, #4]
}
 8001f3e:	e010      	b.n	8001f62 <pacman_direction_process+0x4a>
	else if (isButtonLeft())
 8001f40:	f000 fa26 	bl	8002390 <isButtonLeft>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d003      	beq.n	8001f52 <pacman_direction_process+0x3a>
		pacman.direction = LEFT;
 8001f4a:	4b07      	ldr	r3, [pc, #28]	@ (8001f68 <pacman_direction_process+0x50>)
 8001f4c:	2203      	movs	r2, #3
 8001f4e:	711a      	strb	r2, [r3, #4]
}
 8001f50:	e007      	b.n	8001f62 <pacman_direction_process+0x4a>
	else if (isButtonRight())
 8001f52:	f000 fa2d 	bl	80023b0 <isButtonRight>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d002      	beq.n	8001f62 <pacman_direction_process+0x4a>
		pacman.direction = RIGHT;
 8001f5c:	4b02      	ldr	r3, [pc, #8]	@ (8001f68 <pacman_direction_process+0x50>)
 8001f5e:	2204      	movs	r2, #4
 8001f60:	711a      	strb	r2, [r3, #4]
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000118 	.word	0x20000118

08001f6c <pacman_moving_process>:

void pacman_moving_process(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
	if (pacman.direction == UP && pacman.i > 0 && maze.cells[pacman.i - 1][pacman.j].object != WALL)
 8001f70:	4b4e      	ldr	r3, [pc, #312]	@ (80020ac <pacman_moving_process+0x140>)
 8001f72:	791b      	ldrb	r3, [r3, #4]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d121      	bne.n	8001fbc <pacman_moving_process+0x50>
 8001f78:	4b4c      	ldr	r3, [pc, #304]	@ (80020ac <pacman_moving_process+0x140>)
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d01d      	beq.n	8001fbc <pacman_moving_process+0x50>
 8001f80:	4b4a      	ldr	r3, [pc, #296]	@ (80020ac <pacman_moving_process+0x140>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	1e5a      	subs	r2, r3, #1
 8001f86:	4b49      	ldr	r3, [pc, #292]	@ (80020ac <pacman_moving_process+0x140>)
 8001f88:	785b      	ldrb	r3, [r3, #1]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	4948      	ldr	r1, [pc, #288]	@ (80020b0 <pacman_moving_process+0x144>)
 8001f8e:	4613      	mov	r3, r2
 8001f90:	011b      	lsls	r3, r3, #4
 8001f92:	1a9b      	subs	r3, r3, r2
 8001f94:	440b      	add	r3, r1
 8001f96:	4403      	add	r3, r0
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d00e      	beq.n	8001fbc <pacman_moving_process+0x50>
	{
		pacman.i_pre = pacman.i;
 8001f9e:	4b43      	ldr	r3, [pc, #268]	@ (80020ac <pacman_moving_process+0x140>)
 8001fa0:	781a      	ldrb	r2, [r3, #0]
 8001fa2:	4b42      	ldr	r3, [pc, #264]	@ (80020ac <pacman_moving_process+0x140>)
 8001fa4:	709a      	strb	r2, [r3, #2]
		pacman.j_pre = pacman.j;
 8001fa6:	4b41      	ldr	r3, [pc, #260]	@ (80020ac <pacman_moving_process+0x140>)
 8001fa8:	785a      	ldrb	r2, [r3, #1]
 8001faa:	4b40      	ldr	r3, [pc, #256]	@ (80020ac <pacman_moving_process+0x140>)
 8001fac:	70da      	strb	r2, [r3, #3]
		pacman.i--;
 8001fae:	4b3f      	ldr	r3, [pc, #252]	@ (80020ac <pacman_moving_process+0x140>)
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	b2da      	uxtb	r2, r3
 8001fb6:	4b3d      	ldr	r3, [pc, #244]	@ (80020ac <pacman_moving_process+0x140>)
 8001fb8:	701a      	strb	r2, [r3, #0]
 8001fba:	e071      	b.n	80020a0 <pacman_moving_process+0x134>
	}
	else if (pacman.direction == DOWN && pacman.i < MAZE_ROW_N - 1 && maze.cells[pacman.i + 1][pacman.j].object != WALL)
 8001fbc:	4b3b      	ldr	r3, [pc, #236]	@ (80020ac <pacman_moving_process+0x140>)
 8001fbe:	791b      	ldrb	r3, [r3, #4]
 8001fc0:	2b02      	cmp	r3, #2
 8001fc2:	d121      	bne.n	8002008 <pacman_moving_process+0x9c>
 8001fc4:	4b39      	ldr	r3, [pc, #228]	@ (80020ac <pacman_moving_process+0x140>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	2b0d      	cmp	r3, #13
 8001fca:	d81d      	bhi.n	8002008 <pacman_moving_process+0x9c>
 8001fcc:	4b37      	ldr	r3, [pc, #220]	@ (80020ac <pacman_moving_process+0x140>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	1c5a      	adds	r2, r3, #1
 8001fd2:	4b36      	ldr	r3, [pc, #216]	@ (80020ac <pacman_moving_process+0x140>)
 8001fd4:	785b      	ldrb	r3, [r3, #1]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	4935      	ldr	r1, [pc, #212]	@ (80020b0 <pacman_moving_process+0x144>)
 8001fda:	4613      	mov	r3, r2
 8001fdc:	011b      	lsls	r3, r3, #4
 8001fde:	1a9b      	subs	r3, r3, r2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	4403      	add	r3, r0
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d00e      	beq.n	8002008 <pacman_moving_process+0x9c>
	{
		pacman.i_pre = pacman.i;
 8001fea:	4b30      	ldr	r3, [pc, #192]	@ (80020ac <pacman_moving_process+0x140>)
 8001fec:	781a      	ldrb	r2, [r3, #0]
 8001fee:	4b2f      	ldr	r3, [pc, #188]	@ (80020ac <pacman_moving_process+0x140>)
 8001ff0:	709a      	strb	r2, [r3, #2]
		pacman.j_pre = pacman.j;
 8001ff2:	4b2e      	ldr	r3, [pc, #184]	@ (80020ac <pacman_moving_process+0x140>)
 8001ff4:	785a      	ldrb	r2, [r3, #1]
 8001ff6:	4b2d      	ldr	r3, [pc, #180]	@ (80020ac <pacman_moving_process+0x140>)
 8001ff8:	70da      	strb	r2, [r3, #3]
		pacman.i++;
 8001ffa:	4b2c      	ldr	r3, [pc, #176]	@ (80020ac <pacman_moving_process+0x140>)
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	3301      	adds	r3, #1
 8002000:	b2da      	uxtb	r2, r3
 8002002:	4b2a      	ldr	r3, [pc, #168]	@ (80020ac <pacman_moving_process+0x140>)
 8002004:	701a      	strb	r2, [r3, #0]
 8002006:	e04b      	b.n	80020a0 <pacman_moving_process+0x134>
	}
	else if (pacman.direction == LEFT && pacman.j > 0 && maze.cells[pacman.i][pacman.j - 1].object != WALL)
 8002008:	4b28      	ldr	r3, [pc, #160]	@ (80020ac <pacman_moving_process+0x140>)
 800200a:	791b      	ldrb	r3, [r3, #4]
 800200c:	2b03      	cmp	r3, #3
 800200e:	d121      	bne.n	8002054 <pacman_moving_process+0xe8>
 8002010:	4b26      	ldr	r3, [pc, #152]	@ (80020ac <pacman_moving_process+0x140>)
 8002012:	785b      	ldrb	r3, [r3, #1]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d01d      	beq.n	8002054 <pacman_moving_process+0xe8>
 8002018:	4b24      	ldr	r3, [pc, #144]	@ (80020ac <pacman_moving_process+0x140>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	4618      	mov	r0, r3
 800201e:	4b23      	ldr	r3, [pc, #140]	@ (80020ac <pacman_moving_process+0x140>)
 8002020:	785b      	ldrb	r3, [r3, #1]
 8002022:	1e5a      	subs	r2, r3, #1
 8002024:	4922      	ldr	r1, [pc, #136]	@ (80020b0 <pacman_moving_process+0x144>)
 8002026:	4603      	mov	r3, r0
 8002028:	011b      	lsls	r3, r3, #4
 800202a:	1a1b      	subs	r3, r3, r0
 800202c:	440b      	add	r3, r1
 800202e:	4413      	add	r3, r2
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2b02      	cmp	r3, #2
 8002034:	d00e      	beq.n	8002054 <pacman_moving_process+0xe8>
	{
		pacman.i_pre = pacman.i;
 8002036:	4b1d      	ldr	r3, [pc, #116]	@ (80020ac <pacman_moving_process+0x140>)
 8002038:	781a      	ldrb	r2, [r3, #0]
 800203a:	4b1c      	ldr	r3, [pc, #112]	@ (80020ac <pacman_moving_process+0x140>)
 800203c:	709a      	strb	r2, [r3, #2]
		pacman.j_pre = pacman.j;
 800203e:	4b1b      	ldr	r3, [pc, #108]	@ (80020ac <pacman_moving_process+0x140>)
 8002040:	785a      	ldrb	r2, [r3, #1]
 8002042:	4b1a      	ldr	r3, [pc, #104]	@ (80020ac <pacman_moving_process+0x140>)
 8002044:	70da      	strb	r2, [r3, #3]
		pacman.j--;
 8002046:	4b19      	ldr	r3, [pc, #100]	@ (80020ac <pacman_moving_process+0x140>)
 8002048:	785b      	ldrb	r3, [r3, #1]
 800204a:	3b01      	subs	r3, #1
 800204c:	b2da      	uxtb	r2, r3
 800204e:	4b17      	ldr	r3, [pc, #92]	@ (80020ac <pacman_moving_process+0x140>)
 8002050:	705a      	strb	r2, [r3, #1]
 8002052:	e025      	b.n	80020a0 <pacman_moving_process+0x134>
	}
	else if (pacman.direction == RIGHT && pacman.j < MAZE_COLUMN_N - 1 && maze.cells[pacman.i][pacman.j + 1].object != WALL)
 8002054:	4b15      	ldr	r3, [pc, #84]	@ (80020ac <pacman_moving_process+0x140>)
 8002056:	791b      	ldrb	r3, [r3, #4]
 8002058:	2b04      	cmp	r3, #4
 800205a:	d121      	bne.n	80020a0 <pacman_moving_process+0x134>
 800205c:	4b13      	ldr	r3, [pc, #76]	@ (80020ac <pacman_moving_process+0x140>)
 800205e:	785b      	ldrb	r3, [r3, #1]
 8002060:	2b0d      	cmp	r3, #13
 8002062:	d81d      	bhi.n	80020a0 <pacman_moving_process+0x134>
 8002064:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <pacman_moving_process+0x140>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	4618      	mov	r0, r3
 800206a:	4b10      	ldr	r3, [pc, #64]	@ (80020ac <pacman_moving_process+0x140>)
 800206c:	785b      	ldrb	r3, [r3, #1]
 800206e:	1c5a      	adds	r2, r3, #1
 8002070:	490f      	ldr	r1, [pc, #60]	@ (80020b0 <pacman_moving_process+0x144>)
 8002072:	4603      	mov	r3, r0
 8002074:	011b      	lsls	r3, r3, #4
 8002076:	1a1b      	subs	r3, r3, r0
 8002078:	440b      	add	r3, r1
 800207a:	4413      	add	r3, r2
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	2b02      	cmp	r3, #2
 8002080:	d00e      	beq.n	80020a0 <pacman_moving_process+0x134>
	{
		pacman.i_pre = pacman.i;
 8002082:	4b0a      	ldr	r3, [pc, #40]	@ (80020ac <pacman_moving_process+0x140>)
 8002084:	781a      	ldrb	r2, [r3, #0]
 8002086:	4b09      	ldr	r3, [pc, #36]	@ (80020ac <pacman_moving_process+0x140>)
 8002088:	709a      	strb	r2, [r3, #2]
		pacman.j_pre = pacman.j;
 800208a:	4b08      	ldr	r3, [pc, #32]	@ (80020ac <pacman_moving_process+0x140>)
 800208c:	785a      	ldrb	r2, [r3, #1]
 800208e:	4b07      	ldr	r3, [pc, #28]	@ (80020ac <pacman_moving_process+0x140>)
 8002090:	70da      	strb	r2, [r3, #3]
		pacman.j++;
 8002092:	4b06      	ldr	r3, [pc, #24]	@ (80020ac <pacman_moving_process+0x140>)
 8002094:	785b      	ldrb	r3, [r3, #1]
 8002096:	3301      	adds	r3, #1
 8002098:	b2da      	uxtb	r2, r3
 800209a:	4b04      	ldr	r3, [pc, #16]	@ (80020ac <pacman_moving_process+0x140>)
 800209c:	705a      	strb	r2, [r3, #1]
	}
	else;
}
 800209e:	e7ff      	b.n	80020a0 <pacman_moving_process+0x134>
 80020a0:	bf00      	nop
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	20000118 	.word	0x20000118
 80020b0:	2000012c 	.word	0x2000012c

080020b4 <ghost_direction_process>:

void ghost_direction_process(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
	int random_direction = rand() % 4;
 80020ba:	f003 f805 	bl	80050c8 <rand>
 80020be:	4603      	mov	r3, r0
 80020c0:	425a      	negs	r2, r3
 80020c2:	f003 0303 	and.w	r3, r3, #3
 80020c6:	f002 0203 	and.w	r2, r2, #3
 80020ca:	bf58      	it	pl
 80020cc:	4253      	negpl	r3, r2
 80020ce:	607b      	str	r3, [r7, #4]

	switch (random_direction)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2b03      	cmp	r3, #3
 80020d4:	d81a      	bhi.n	800210c <ghost_direction_process+0x58>
 80020d6:	a201      	add	r2, pc, #4	@ (adr r2, 80020dc <ghost_direction_process+0x28>)
 80020d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020dc:	080020ed 	.word	0x080020ed
 80020e0:	080020f5 	.word	0x080020f5
 80020e4:	080020fd 	.word	0x080020fd
 80020e8:	08002105 	.word	0x08002105
	{
	case 0:
		ghost.direction = UP;
 80020ec:	4b0a      	ldr	r3, [pc, #40]	@ (8002118 <ghost_direction_process+0x64>)
 80020ee:	2201      	movs	r2, #1
 80020f0:	711a      	strb	r2, [r3, #4]
		break;
 80020f2:	e00c      	b.n	800210e <ghost_direction_process+0x5a>
	case 1:
		ghost.direction = DOWN;
 80020f4:	4b08      	ldr	r3, [pc, #32]	@ (8002118 <ghost_direction_process+0x64>)
 80020f6:	2202      	movs	r2, #2
 80020f8:	711a      	strb	r2, [r3, #4]
		break;
 80020fa:	e008      	b.n	800210e <ghost_direction_process+0x5a>
	case 2:
		ghost.direction = LEFT;
 80020fc:	4b06      	ldr	r3, [pc, #24]	@ (8002118 <ghost_direction_process+0x64>)
 80020fe:	2203      	movs	r2, #3
 8002100:	711a      	strb	r2, [r3, #4]
		break;
 8002102:	e004      	b.n	800210e <ghost_direction_process+0x5a>
	case 3:
		ghost.direction = RIGHT;
 8002104:	4b04      	ldr	r3, [pc, #16]	@ (8002118 <ghost_direction_process+0x64>)
 8002106:	2204      	movs	r2, #4
 8002108:	711a      	strb	r2, [r3, #4]
		break;
 800210a:	e000      	b.n	800210e <ghost_direction_process+0x5a>
	default:
		break;
 800210c:	bf00      	nop
	}
}
 800210e:	bf00      	nop
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	20000124 	.word	0x20000124

0800211c <ghost_moving_process>:

void ghost_moving_process(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
	if (ghost.direction == UP && ghost.i > 0 && maze.cells[ghost.i - 1][ghost.j].object != WALL)
 8002120:	4b4e      	ldr	r3, [pc, #312]	@ (800225c <ghost_moving_process+0x140>)
 8002122:	791b      	ldrb	r3, [r3, #4]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d121      	bne.n	800216c <ghost_moving_process+0x50>
 8002128:	4b4c      	ldr	r3, [pc, #304]	@ (800225c <ghost_moving_process+0x140>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d01d      	beq.n	800216c <ghost_moving_process+0x50>
 8002130:	4b4a      	ldr	r3, [pc, #296]	@ (800225c <ghost_moving_process+0x140>)
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	1e5a      	subs	r2, r3, #1
 8002136:	4b49      	ldr	r3, [pc, #292]	@ (800225c <ghost_moving_process+0x140>)
 8002138:	785b      	ldrb	r3, [r3, #1]
 800213a:	4618      	mov	r0, r3
 800213c:	4948      	ldr	r1, [pc, #288]	@ (8002260 <ghost_moving_process+0x144>)
 800213e:	4613      	mov	r3, r2
 8002140:	011b      	lsls	r3, r3, #4
 8002142:	1a9b      	subs	r3, r3, r2
 8002144:	440b      	add	r3, r1
 8002146:	4403      	add	r3, r0
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	2b02      	cmp	r3, #2
 800214c:	d00e      	beq.n	800216c <ghost_moving_process+0x50>
	{
		ghost.i_pre = ghost.i;
 800214e:	4b43      	ldr	r3, [pc, #268]	@ (800225c <ghost_moving_process+0x140>)
 8002150:	781a      	ldrb	r2, [r3, #0]
 8002152:	4b42      	ldr	r3, [pc, #264]	@ (800225c <ghost_moving_process+0x140>)
 8002154:	709a      	strb	r2, [r3, #2]
		ghost.j_pre = ghost.j;
 8002156:	4b41      	ldr	r3, [pc, #260]	@ (800225c <ghost_moving_process+0x140>)
 8002158:	785a      	ldrb	r2, [r3, #1]
 800215a:	4b40      	ldr	r3, [pc, #256]	@ (800225c <ghost_moving_process+0x140>)
 800215c:	70da      	strb	r2, [r3, #3]
		ghost.i--;
 800215e:	4b3f      	ldr	r3, [pc, #252]	@ (800225c <ghost_moving_process+0x140>)
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	3b01      	subs	r3, #1
 8002164:	b2da      	uxtb	r2, r3
 8002166:	4b3d      	ldr	r3, [pc, #244]	@ (800225c <ghost_moving_process+0x140>)
 8002168:	701a      	strb	r2, [r3, #0]
 800216a:	e071      	b.n	8002250 <ghost_moving_process+0x134>
	}
	else if (ghost.direction == DOWN && ghost.i < MAZE_ROW_N - 1 && maze.cells[ghost.i + 1][ghost.j].object != WALL)
 800216c:	4b3b      	ldr	r3, [pc, #236]	@ (800225c <ghost_moving_process+0x140>)
 800216e:	791b      	ldrb	r3, [r3, #4]
 8002170:	2b02      	cmp	r3, #2
 8002172:	d121      	bne.n	80021b8 <ghost_moving_process+0x9c>
 8002174:	4b39      	ldr	r3, [pc, #228]	@ (800225c <ghost_moving_process+0x140>)
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	2b0d      	cmp	r3, #13
 800217a:	d81d      	bhi.n	80021b8 <ghost_moving_process+0x9c>
 800217c:	4b37      	ldr	r3, [pc, #220]	@ (800225c <ghost_moving_process+0x140>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	1c5a      	adds	r2, r3, #1
 8002182:	4b36      	ldr	r3, [pc, #216]	@ (800225c <ghost_moving_process+0x140>)
 8002184:	785b      	ldrb	r3, [r3, #1]
 8002186:	4618      	mov	r0, r3
 8002188:	4935      	ldr	r1, [pc, #212]	@ (8002260 <ghost_moving_process+0x144>)
 800218a:	4613      	mov	r3, r2
 800218c:	011b      	lsls	r3, r3, #4
 800218e:	1a9b      	subs	r3, r3, r2
 8002190:	440b      	add	r3, r1
 8002192:	4403      	add	r3, r0
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	2b02      	cmp	r3, #2
 8002198:	d00e      	beq.n	80021b8 <ghost_moving_process+0x9c>
	{
		ghost.i_pre = ghost.i;
 800219a:	4b30      	ldr	r3, [pc, #192]	@ (800225c <ghost_moving_process+0x140>)
 800219c:	781a      	ldrb	r2, [r3, #0]
 800219e:	4b2f      	ldr	r3, [pc, #188]	@ (800225c <ghost_moving_process+0x140>)
 80021a0:	709a      	strb	r2, [r3, #2]
		ghost.j_pre = ghost.j;
 80021a2:	4b2e      	ldr	r3, [pc, #184]	@ (800225c <ghost_moving_process+0x140>)
 80021a4:	785a      	ldrb	r2, [r3, #1]
 80021a6:	4b2d      	ldr	r3, [pc, #180]	@ (800225c <ghost_moving_process+0x140>)
 80021a8:	70da      	strb	r2, [r3, #3]
		ghost.i++;
 80021aa:	4b2c      	ldr	r3, [pc, #176]	@ (800225c <ghost_moving_process+0x140>)
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	3301      	adds	r3, #1
 80021b0:	b2da      	uxtb	r2, r3
 80021b2:	4b2a      	ldr	r3, [pc, #168]	@ (800225c <ghost_moving_process+0x140>)
 80021b4:	701a      	strb	r2, [r3, #0]
 80021b6:	e04b      	b.n	8002250 <ghost_moving_process+0x134>
	}
	else if (ghost.direction == LEFT && ghost.j > 0 && maze.cells[ghost.i][ghost.j - 1].object != WALL)
 80021b8:	4b28      	ldr	r3, [pc, #160]	@ (800225c <ghost_moving_process+0x140>)
 80021ba:	791b      	ldrb	r3, [r3, #4]
 80021bc:	2b03      	cmp	r3, #3
 80021be:	d121      	bne.n	8002204 <ghost_moving_process+0xe8>
 80021c0:	4b26      	ldr	r3, [pc, #152]	@ (800225c <ghost_moving_process+0x140>)
 80021c2:	785b      	ldrb	r3, [r3, #1]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d01d      	beq.n	8002204 <ghost_moving_process+0xe8>
 80021c8:	4b24      	ldr	r3, [pc, #144]	@ (800225c <ghost_moving_process+0x140>)
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	4618      	mov	r0, r3
 80021ce:	4b23      	ldr	r3, [pc, #140]	@ (800225c <ghost_moving_process+0x140>)
 80021d0:	785b      	ldrb	r3, [r3, #1]
 80021d2:	1e5a      	subs	r2, r3, #1
 80021d4:	4922      	ldr	r1, [pc, #136]	@ (8002260 <ghost_moving_process+0x144>)
 80021d6:	4603      	mov	r3, r0
 80021d8:	011b      	lsls	r3, r3, #4
 80021da:	1a1b      	subs	r3, r3, r0
 80021dc:	440b      	add	r3, r1
 80021de:	4413      	add	r3, r2
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	2b02      	cmp	r3, #2
 80021e4:	d00e      	beq.n	8002204 <ghost_moving_process+0xe8>
	{
		ghost.i_pre = ghost.i;
 80021e6:	4b1d      	ldr	r3, [pc, #116]	@ (800225c <ghost_moving_process+0x140>)
 80021e8:	781a      	ldrb	r2, [r3, #0]
 80021ea:	4b1c      	ldr	r3, [pc, #112]	@ (800225c <ghost_moving_process+0x140>)
 80021ec:	709a      	strb	r2, [r3, #2]
		ghost.j_pre = ghost.j;
 80021ee:	4b1b      	ldr	r3, [pc, #108]	@ (800225c <ghost_moving_process+0x140>)
 80021f0:	785a      	ldrb	r2, [r3, #1]
 80021f2:	4b1a      	ldr	r3, [pc, #104]	@ (800225c <ghost_moving_process+0x140>)
 80021f4:	70da      	strb	r2, [r3, #3]
		ghost.j--;
 80021f6:	4b19      	ldr	r3, [pc, #100]	@ (800225c <ghost_moving_process+0x140>)
 80021f8:	785b      	ldrb	r3, [r3, #1]
 80021fa:	3b01      	subs	r3, #1
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	4b17      	ldr	r3, [pc, #92]	@ (800225c <ghost_moving_process+0x140>)
 8002200:	705a      	strb	r2, [r3, #1]
 8002202:	e025      	b.n	8002250 <ghost_moving_process+0x134>
	}
	else if (ghost.direction == RIGHT && ghost.j < MAZE_COLUMN_N - 1 && maze.cells[ghost.i][ghost.j + 1].object != WALL)
 8002204:	4b15      	ldr	r3, [pc, #84]	@ (800225c <ghost_moving_process+0x140>)
 8002206:	791b      	ldrb	r3, [r3, #4]
 8002208:	2b04      	cmp	r3, #4
 800220a:	d121      	bne.n	8002250 <ghost_moving_process+0x134>
 800220c:	4b13      	ldr	r3, [pc, #76]	@ (800225c <ghost_moving_process+0x140>)
 800220e:	785b      	ldrb	r3, [r3, #1]
 8002210:	2b0d      	cmp	r3, #13
 8002212:	d81d      	bhi.n	8002250 <ghost_moving_process+0x134>
 8002214:	4b11      	ldr	r3, [pc, #68]	@ (800225c <ghost_moving_process+0x140>)
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	4618      	mov	r0, r3
 800221a:	4b10      	ldr	r3, [pc, #64]	@ (800225c <ghost_moving_process+0x140>)
 800221c:	785b      	ldrb	r3, [r3, #1]
 800221e:	1c5a      	adds	r2, r3, #1
 8002220:	490f      	ldr	r1, [pc, #60]	@ (8002260 <ghost_moving_process+0x144>)
 8002222:	4603      	mov	r3, r0
 8002224:	011b      	lsls	r3, r3, #4
 8002226:	1a1b      	subs	r3, r3, r0
 8002228:	440b      	add	r3, r1
 800222a:	4413      	add	r3, r2
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	2b02      	cmp	r3, #2
 8002230:	d00e      	beq.n	8002250 <ghost_moving_process+0x134>
	{
		ghost.i_pre = ghost.i;
 8002232:	4b0a      	ldr	r3, [pc, #40]	@ (800225c <ghost_moving_process+0x140>)
 8002234:	781a      	ldrb	r2, [r3, #0]
 8002236:	4b09      	ldr	r3, [pc, #36]	@ (800225c <ghost_moving_process+0x140>)
 8002238:	709a      	strb	r2, [r3, #2]
		ghost.j_pre = ghost.j;
 800223a:	4b08      	ldr	r3, [pc, #32]	@ (800225c <ghost_moving_process+0x140>)
 800223c:	785a      	ldrb	r2, [r3, #1]
 800223e:	4b07      	ldr	r3, [pc, #28]	@ (800225c <ghost_moving_process+0x140>)
 8002240:	70da      	strb	r2, [r3, #3]
		ghost.j++;
 8002242:	4b06      	ldr	r3, [pc, #24]	@ (800225c <ghost_moving_process+0x140>)
 8002244:	785b      	ldrb	r3, [r3, #1]
 8002246:	3301      	adds	r3, #1
 8002248:	b2da      	uxtb	r2, r3
 800224a:	4b04      	ldr	r3, [pc, #16]	@ (800225c <ghost_moving_process+0x140>)
 800224c:	705a      	strb	r2, [r3, #1]
	}
	else
		;
}
 800224e:	e7ff      	b.n	8002250 <ghost_moving_process+0x134>
 8002250:	bf00      	nop
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	20000124 	.word	0x20000124
 8002260:	2000012c 	.word	0x2000012c

08002264 <pac_dot_draw>:

void pac_dot_draw(uint8_t i, uint8_t j, uint16_t color)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af02      	add	r7, sp, #8
 800226a:	4603      	mov	r3, r0
 800226c:	71fb      	strb	r3, [r7, #7]
 800226e:	460b      	mov	r3, r1
 8002270:	71bb      	strb	r3, [r7, #6]
 8002272:	4613      	mov	r3, r2
 8002274:	80bb      	strh	r3, [r7, #4]
	lcd_draw_circle(((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) * j + ((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) / 2,
 8002276:	79bb      	ldrb	r3, [r7, #6]
 8002278:	011b      	lsls	r3, r3, #4
 800227a:	f103 0008 	add.w	r0, r3, #8
					((MAZE_BOTTOM_BORDER - MAZE_TOP_BORDER) / MAZE_ROW_N) * i + ((MAZE_BOTTOM_BORDER - MAZE_TOP_BORDER) / MAZE_ROW_N) / 2, color, 3, 1);
 800227e:	79fb      	ldrb	r3, [r7, #7]
 8002280:	011b      	lsls	r3, r3, #4
	lcd_draw_circle(((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) * j + ((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) / 2,
 8002282:	f103 0108 	add.w	r1, r3, #8
 8002286:	88ba      	ldrh	r2, [r7, #4]
 8002288:	2301      	movs	r3, #1
 800228a:	9300      	str	r3, [sp, #0]
 800228c:	2303      	movs	r3, #3
 800228e:	f7ff f8d8 	bl	8001442 <lcd_draw_circle>
}
 8002292:	bf00      	nop
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <wall_draw>:

void wall_draw(uint8_t i, uint8_t j, uint16_t color)
{
 800229a:	b590      	push	{r4, r7, lr}
 800229c:	b085      	sub	sp, #20
 800229e:	af02      	add	r7, sp, #8
 80022a0:	4603      	mov	r3, r0
 80022a2:	71fb      	strb	r3, [r7, #7]
 80022a4:	460b      	mov	r3, r1
 80022a6:	71bb      	strb	r3, [r7, #6]
 80022a8:	4613      	mov	r3, r2
 80022aa:	80bb      	strh	r3, [r7, #4]
	lcd_fill(((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) * j,
 80022ac:	79bb      	ldrb	r3, [r7, #6]
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	011b      	lsls	r3, r3, #4
 80022b2:	b298      	uxth	r0, r3
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	011b      	lsls	r3, r3, #4
 80022ba:	b299      	uxth	r1, r3
			((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) * i,
			((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) * j + ((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N),
 80022bc:	79bb      	ldrb	r3, [r7, #6]
 80022be:	3301      	adds	r3, #1
	lcd_fill(((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) * j,
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	011b      	lsls	r3, r3, #4
 80022c4:	b29a      	uxth	r2, r3
			((MAZE_BOTTOM_BORDER - MAZE_TOP_BORDER) / MAZE_ROW_N) * i + ((MAZE_BOTTOM_BORDER - MAZE_TOP_BORDER) / MAZE_ROW_N), color);
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	3301      	adds	r3, #1
	lcd_fill(((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) * j,
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	011b      	lsls	r3, r3, #4
 80022ce:	b29c      	uxth	r4, r3
 80022d0:	88bb      	ldrh	r3, [r7, #4]
 80022d2:	9300      	str	r3, [sp, #0]
 80022d4:	4623      	mov	r3, r4
 80022d6:	f7fe fc33 	bl	8000b40 <lcd_fill>
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd90      	pop	{r4, r7, pc}

080022e2 <pacman_draw>:

void pacman_draw(uint8_t i, uint8_t j, uint16_t color)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b084      	sub	sp, #16
 80022e6:	af02      	add	r7, sp, #8
 80022e8:	4603      	mov	r3, r0
 80022ea:	71fb      	strb	r3, [r7, #7]
 80022ec:	460b      	mov	r3, r1
 80022ee:	71bb      	strb	r3, [r7, #6]
 80022f0:	4613      	mov	r3, r2
 80022f2:	80bb      	strh	r3, [r7, #4]
	lcd_draw_circle(((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) * j + ((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) / 2,
 80022f4:	79bb      	ldrb	r3, [r7, #6]
 80022f6:	011b      	lsls	r3, r3, #4
 80022f8:	f103 0008 	add.w	r0, r3, #8
					((MAZE_BOTTOM_BORDER - MAZE_TOP_BORDER) / MAZE_ROW_N) * i + ((MAZE_BOTTOM_BORDER - MAZE_TOP_BORDER) / MAZE_ROW_N) / 2, color, 6, 1);
 80022fc:	79fb      	ldrb	r3, [r7, #7]
 80022fe:	011b      	lsls	r3, r3, #4
	lcd_draw_circle(((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) * j + ((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) / 2,
 8002300:	f103 0108 	add.w	r1, r3, #8
 8002304:	88ba      	ldrh	r2, [r7, #4]
 8002306:	2301      	movs	r3, #1
 8002308:	9300      	str	r3, [sp, #0]
 800230a:	2306      	movs	r3, #6
 800230c:	f7ff f899 	bl	8001442 <lcd_draw_circle>
}
 8002310:	bf00      	nop
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <ghost_draw>:

void ghost_draw(uint8_t i, uint8_t j, uint16_t color)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af02      	add	r7, sp, #8
 800231e:	4603      	mov	r3, r0
 8002320:	71fb      	strb	r3, [r7, #7]
 8002322:	460b      	mov	r3, r1
 8002324:	71bb      	strb	r3, [r7, #6]
 8002326:	4613      	mov	r3, r2
 8002328:	80bb      	strh	r3, [r7, #4]
	lcd_draw_circle(((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) * j + ((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) / 2,
 800232a:	79bb      	ldrb	r3, [r7, #6]
 800232c:	011b      	lsls	r3, r3, #4
 800232e:	f103 0008 	add.w	r0, r3, #8
					((MAZE_BOTTOM_BORDER - MAZE_TOP_BORDER) / MAZE_ROW_N) * i + ((MAZE_BOTTOM_BORDER - MAZE_TOP_BORDER) / MAZE_ROW_N) / 2, color, 6, 1);
 8002332:	79fb      	ldrb	r3, [r7, #7]
 8002334:	011b      	lsls	r3, r3, #4
	lcd_draw_circle(((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) * j + ((MAZE_RIGHT_BORDER - MAZE_LEFT_BORDER) / MAZE_COLUMN_N) / 2,
 8002336:	f103 0108 	add.w	r1, r3, #8
 800233a:	88ba      	ldrh	r2, [r7, #4]
 800233c:	2301      	movs	r3, #1
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	2306      	movs	r3, #6
 8002342:	f7ff f87e 	bl	8001442 <lcd_draw_circle>
}
 8002346:	bf00      	nop
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
	...

08002350 <isButtonUp>:

uint8_t isButtonUp(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
	if (button_count[1] == 1)
 8002354:	4b05      	ldr	r3, [pc, #20]	@ (800236c <isButtonUp+0x1c>)
 8002356:	885b      	ldrh	r3, [r3, #2]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d101      	bne.n	8002360 <isButtonUp+0x10>
	{
		return 1;
 800235c:	2301      	movs	r3, #1
 800235e:	e000      	b.n	8002362 <isButtonUp+0x12>
	}
	return 0;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	20000098 	.word	0x20000098

08002370 <isButtonDown>:

uint8_t isButtonDown(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
	if (button_count[9] == 1)
 8002374:	4b05      	ldr	r3, [pc, #20]	@ (800238c <isButtonDown+0x1c>)
 8002376:	8a5b      	ldrh	r3, [r3, #18]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d101      	bne.n	8002380 <isButtonDown+0x10>
	{
		return 1;
 800237c:	2301      	movs	r3, #1
 800237e:	e000      	b.n	8002382 <isButtonDown+0x12>
	}
	return 0;
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr
 800238c:	20000098 	.word	0x20000098

08002390 <isButtonLeft>:

uint8_t isButtonLeft(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
	if (button_count[4] == 1)
 8002394:	4b05      	ldr	r3, [pc, #20]	@ (80023ac <isButtonLeft+0x1c>)
 8002396:	891b      	ldrh	r3, [r3, #8]
 8002398:	2b01      	cmp	r3, #1
 800239a:	d101      	bne.n	80023a0 <isButtonLeft+0x10>
	{
		return 1;
 800239c:	2301      	movs	r3, #1
 800239e:	e000      	b.n	80023a2 <isButtonLeft+0x12>
	}
	return 0;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr
 80023ac:	20000098 	.word	0x20000098

080023b0 <isButtonRight>:

uint8_t isButtonRight(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
	if (button_count[6] == 1)
 80023b4:	4b05      	ldr	r3, [pc, #20]	@ (80023cc <isButtonRight+0x1c>)
 80023b6:	899b      	ldrh	r3, [r3, #12]
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d101      	bne.n	80023c0 <isButtonRight+0x10>
	{
		return 1;
 80023bc:	2301      	movs	r3, #1
 80023be:	e000      	b.n	80023c2 <isButtonRight+0x12>
	}
	return 0;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr
 80023cc:	20000098 	.word	0x20000098

080023d0 <timer2_init>:
/**
 * @brief  	Init timer interrupt
 * @param  	None
 * @retval 	None
 */
void timer2_init() {
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80023d4:	4802      	ldr	r0, [pc, #8]	@ (80023e0 <timer2_init+0x10>)
 80023d6:	f002 f975 	bl	80046c4 <HAL_TIM_Base_Start_IT>
}
 80023da:	bf00      	nop
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	20000278 	.word	0x20000278

080023e4 <timer4_init>:

void timer4_init() {
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 80023e8:	4802      	ldr	r0, [pc, #8]	@ (80023f4 <timer4_init+0x10>)
 80023ea:	f002 f96b 	bl	80046c4 <HAL_TIM_Base_Start_IT>
}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	200002c0 	.word	0x200002c0

080023f8 <timer2_set>:
/**
 * @brief	Set duration of software timer interrupt
 * @param	duration Duration of software timer interrupt
 * @retval 	None
 */
void timer2_set(int ms) {
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
	timer2_mul = ms / TIMER_CYCLE_2;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	b29a      	uxth	r2, r3
 8002404:	4b07      	ldr	r3, [pc, #28]	@ (8002424 <timer2_set+0x2c>)
 8002406:	801a      	strh	r2, [r3, #0]
	timer2_counter = timer2_mul;
 8002408:	4b06      	ldr	r3, [pc, #24]	@ (8002424 <timer2_set+0x2c>)
 800240a:	881a      	ldrh	r2, [r3, #0]
 800240c:	4b06      	ldr	r3, [pc, #24]	@ (8002428 <timer2_set+0x30>)
 800240e:	801a      	strh	r2, [r3, #0]
	timer2_flag = 0;
 8002410:	4b06      	ldr	r3, [pc, #24]	@ (800242c <timer2_set+0x34>)
 8002412:	2200      	movs	r2, #0
 8002414:	701a      	strb	r2, [r3, #0]
}
 8002416:	bf00      	nop
 8002418:	370c      	adds	r7, #12
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	20000212 	.word	0x20000212
 8002428:	20000210 	.word	0x20000210
 800242c:	2000020e 	.word	0x2000020e

08002430 <timer4_set>:

void timer4_set(int ms) {
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
	timer4_mul = ms / TIMER_CYCLE_4;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	b29a      	uxth	r2, r3
 800243c:	4b07      	ldr	r3, [pc, #28]	@ (800245c <timer4_set+0x2c>)
 800243e:	801a      	strh	r2, [r3, #0]
	timer4_counter = timer4_mul;
 8002440:	4b06      	ldr	r3, [pc, #24]	@ (800245c <timer4_set+0x2c>)
 8002442:	881a      	ldrh	r2, [r3, #0]
 8002444:	4b06      	ldr	r3, [pc, #24]	@ (8002460 <timer4_set+0x30>)
 8002446:	801a      	strh	r2, [r3, #0]
	timer4_flag = 0;
 8002448:	4b06      	ldr	r3, [pc, #24]	@ (8002464 <timer4_set+0x34>)
 800244a:	2200      	movs	r2, #0
 800244c:	701a      	strb	r2, [r3, #0]
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	20000218 	.word	0x20000218
 8002460:	20000216 	.word	0x20000216
 8002464:	20000214 	.word	0x20000214

08002468 <HAL_TIM_PeriodElapsedCallback>:
 * @param  	htim TIM Base handle
 * @note	This callback function is called by system
 * @retval 	None
 * timer2, timer4 f = 1000, T = 1ms
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002478:	d114      	bne.n	80024a4 <HAL_TIM_PeriodElapsedCallback+0x3c>
		if (timer2_counter > 0) {
 800247a:	4b1a      	ldr	r3, [pc, #104]	@ (80024e4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800247c:	881b      	ldrh	r3, [r3, #0]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d010      	beq.n	80024a4 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8002482:	4b18      	ldr	r3, [pc, #96]	@ (80024e4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002484:	881b      	ldrh	r3, [r3, #0]
 8002486:	3b01      	subs	r3, #1
 8002488:	b29a      	uxth	r2, r3
 800248a:	4b16      	ldr	r3, [pc, #88]	@ (80024e4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800248c:	801a      	strh	r2, [r3, #0]
			if (timer2_counter == 0) {
 800248e:	4b15      	ldr	r3, [pc, #84]	@ (80024e4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002490:	881b      	ldrh	r3, [r3, #0]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d106      	bne.n	80024a4 <HAL_TIM_PeriodElapsedCallback+0x3c>
				timer2_flag = 1;
 8002496:	4b14      	ldr	r3, [pc, #80]	@ (80024e8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002498:	2201      	movs	r2, #1
 800249a:	701a      	strb	r2, [r3, #0]
				timer2_counter = timer2_mul;
 800249c:	4b13      	ldr	r3, [pc, #76]	@ (80024ec <HAL_TIM_PeriodElapsedCallback+0x84>)
 800249e:	881a      	ldrh	r2, [r3, #0]
 80024a0:	4b10      	ldr	r3, [pc, #64]	@ (80024e4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80024a2:	801a      	strh	r2, [r3, #0]
			}
		}
	}

	if (htim->Instance == TIM4) {
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a11      	ldr	r2, [pc, #68]	@ (80024f0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d116      	bne.n	80024dc <HAL_TIM_PeriodElapsedCallback+0x74>
		if (timer4_counter > 0) {
 80024ae:	4b11      	ldr	r3, [pc, #68]	@ (80024f4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80024b0:	881b      	ldrh	r3, [r3, #0]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d010      	beq.n	80024d8 <HAL_TIM_PeriodElapsedCallback+0x70>
			timer4_counter--;
 80024b6:	4b0f      	ldr	r3, [pc, #60]	@ (80024f4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80024b8:	881b      	ldrh	r3, [r3, #0]
 80024ba:	3b01      	subs	r3, #1
 80024bc:	b29a      	uxth	r2, r3
 80024be:	4b0d      	ldr	r3, [pc, #52]	@ (80024f4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80024c0:	801a      	strh	r2, [r3, #0]
			if (timer4_counter == 0) {
 80024c2:	4b0c      	ldr	r3, [pc, #48]	@ (80024f4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80024c4:	881b      	ldrh	r3, [r3, #0]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d106      	bne.n	80024d8 <HAL_TIM_PeriodElapsedCallback+0x70>
				timer4_flag = 1;
 80024ca:	4b0b      	ldr	r3, [pc, #44]	@ (80024f8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80024cc:	2201      	movs	r2, #1
 80024ce:	701a      	strb	r2, [r3, #0]
				timer4_counter = timer4_mul;
 80024d0:	4b0a      	ldr	r3, [pc, #40]	@ (80024fc <HAL_TIM_PeriodElapsedCallback+0x94>)
 80024d2:	881a      	ldrh	r2, [r3, #0]
 80024d4:	4b07      	ldr	r3, [pc, #28]	@ (80024f4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80024d6:	801a      	strh	r2, [r3, #0]
			}
		}

		led_7seg_display();
 80024d8:	f7ff f890 	bl	80015fc <led_7seg_display>
	}
}
 80024dc:	bf00      	nop
 80024de:	3708      	adds	r7, #8
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	20000210 	.word	0x20000210
 80024e8:	2000020e 	.word	0x2000020e
 80024ec:	20000212 	.word	0x20000212
 80024f0:	40000800 	.word	0x40000800
 80024f4:	20000216 	.word	0x20000216
 80024f8:	20000214 	.word	0x20000214
 80024fc:	20000218 	.word	0x20000218

08002500 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002504:	4b17      	ldr	r3, [pc, #92]	@ (8002564 <MX_SPI1_Init+0x64>)
 8002506:	4a18      	ldr	r2, [pc, #96]	@ (8002568 <MX_SPI1_Init+0x68>)
 8002508:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800250a:	4b16      	ldr	r3, [pc, #88]	@ (8002564 <MX_SPI1_Init+0x64>)
 800250c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002510:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002512:	4b14      	ldr	r3, [pc, #80]	@ (8002564 <MX_SPI1_Init+0x64>)
 8002514:	2200      	movs	r2, #0
 8002516:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002518:	4b12      	ldr	r3, [pc, #72]	@ (8002564 <MX_SPI1_Init+0x64>)
 800251a:	2200      	movs	r2, #0
 800251c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800251e:	4b11      	ldr	r3, [pc, #68]	@ (8002564 <MX_SPI1_Init+0x64>)
 8002520:	2200      	movs	r2, #0
 8002522:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002524:	4b0f      	ldr	r3, [pc, #60]	@ (8002564 <MX_SPI1_Init+0x64>)
 8002526:	2200      	movs	r2, #0
 8002528:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800252a:	4b0e      	ldr	r3, [pc, #56]	@ (8002564 <MX_SPI1_Init+0x64>)
 800252c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002530:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002532:	4b0c      	ldr	r3, [pc, #48]	@ (8002564 <MX_SPI1_Init+0x64>)
 8002534:	2200      	movs	r2, #0
 8002536:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002538:	4b0a      	ldr	r3, [pc, #40]	@ (8002564 <MX_SPI1_Init+0x64>)
 800253a:	2200      	movs	r2, #0
 800253c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800253e:	4b09      	ldr	r3, [pc, #36]	@ (8002564 <MX_SPI1_Init+0x64>)
 8002540:	2200      	movs	r2, #0
 8002542:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002544:	4b07      	ldr	r3, [pc, #28]	@ (8002564 <MX_SPI1_Init+0x64>)
 8002546:	2200      	movs	r2, #0
 8002548:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800254a:	4b06      	ldr	r3, [pc, #24]	@ (8002564 <MX_SPI1_Init+0x64>)
 800254c:	220a      	movs	r2, #10
 800254e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002550:	4804      	ldr	r0, [pc, #16]	@ (8002564 <MX_SPI1_Init+0x64>)
 8002552:	f001 fa7b 	bl	8003a4c <HAL_SPI_Init>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800255c:	f7ff f9be 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002560:	bf00      	nop
 8002562:	bd80      	pop	{r7, pc}
 8002564:	2000021c 	.word	0x2000021c
 8002568:	40013000 	.word	0x40013000

0800256c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b08a      	sub	sp, #40	@ 0x28
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002574:	f107 0314 	add.w	r3, r7, #20
 8002578:	2200      	movs	r2, #0
 800257a:	601a      	str	r2, [r3, #0]
 800257c:	605a      	str	r2, [r3, #4]
 800257e:	609a      	str	r2, [r3, #8]
 8002580:	60da      	str	r2, [r3, #12]
 8002582:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a19      	ldr	r2, [pc, #100]	@ (80025f0 <HAL_SPI_MspInit+0x84>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d12b      	bne.n	80025e6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800258e:	2300      	movs	r3, #0
 8002590:	613b      	str	r3, [r7, #16]
 8002592:	4b18      	ldr	r3, [pc, #96]	@ (80025f4 <HAL_SPI_MspInit+0x88>)
 8002594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002596:	4a17      	ldr	r2, [pc, #92]	@ (80025f4 <HAL_SPI_MspInit+0x88>)
 8002598:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800259c:	6453      	str	r3, [r2, #68]	@ 0x44
 800259e:	4b15      	ldr	r3, [pc, #84]	@ (80025f4 <HAL_SPI_MspInit+0x88>)
 80025a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025a6:	613b      	str	r3, [r7, #16]
 80025a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025aa:	2300      	movs	r3, #0
 80025ac:	60fb      	str	r3, [r7, #12]
 80025ae:	4b11      	ldr	r3, [pc, #68]	@ (80025f4 <HAL_SPI_MspInit+0x88>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b2:	4a10      	ldr	r2, [pc, #64]	@ (80025f4 <HAL_SPI_MspInit+0x88>)
 80025b4:	f043 0302 	orr.w	r3, r3, #2
 80025b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ba:	4b0e      	ldr	r3, [pc, #56]	@ (80025f4 <HAL_SPI_MspInit+0x88>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	60fb      	str	r3, [r7, #12]
 80025c4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80025c6:	2338      	movs	r3, #56	@ 0x38
 80025c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ca:	2302      	movs	r3, #2
 80025cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ce:	2300      	movs	r3, #0
 80025d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025d2:	2303      	movs	r3, #3
 80025d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025d6:	2305      	movs	r3, #5
 80025d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025da:	f107 0314 	add.w	r3, r7, #20
 80025de:	4619      	mov	r1, r3
 80025e0:	4805      	ldr	r0, [pc, #20]	@ (80025f8 <HAL_SPI_MspInit+0x8c>)
 80025e2:	f000 fbff 	bl	8002de4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80025e6:	bf00      	nop
 80025e8:	3728      	adds	r7, #40	@ 0x28
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40013000 	.word	0x40013000
 80025f4:	40023800 	.word	0x40023800
 80025f8:	40020400 	.word	0x40020400

080025fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002602:	2300      	movs	r3, #0
 8002604:	607b      	str	r3, [r7, #4]
 8002606:	4b10      	ldr	r3, [pc, #64]	@ (8002648 <HAL_MspInit+0x4c>)
 8002608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260a:	4a0f      	ldr	r2, [pc, #60]	@ (8002648 <HAL_MspInit+0x4c>)
 800260c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002610:	6453      	str	r3, [r2, #68]	@ 0x44
 8002612:	4b0d      	ldr	r3, [pc, #52]	@ (8002648 <HAL_MspInit+0x4c>)
 8002614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002616:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800261a:	607b      	str	r3, [r7, #4]
 800261c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800261e:	2300      	movs	r3, #0
 8002620:	603b      	str	r3, [r7, #0]
 8002622:	4b09      	ldr	r3, [pc, #36]	@ (8002648 <HAL_MspInit+0x4c>)
 8002624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002626:	4a08      	ldr	r2, [pc, #32]	@ (8002648 <HAL_MspInit+0x4c>)
 8002628:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800262c:	6413      	str	r3, [r2, #64]	@ 0x40
 800262e:	4b06      	ldr	r3, [pc, #24]	@ (8002648 <HAL_MspInit+0x4c>)
 8002630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002632:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002636:	603b      	str	r3, [r7, #0]
 8002638:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	40023800 	.word	0x40023800

0800264c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002650:	bf00      	nop
 8002652:	e7fd      	b.n	8002650 <NMI_Handler+0x4>

08002654 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002658:	bf00      	nop
 800265a:	e7fd      	b.n	8002658 <HardFault_Handler+0x4>

0800265c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002660:	bf00      	nop
 8002662:	e7fd      	b.n	8002660 <MemManage_Handler+0x4>

08002664 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002668:	bf00      	nop
 800266a:	e7fd      	b.n	8002668 <BusFault_Handler+0x4>

0800266c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002670:	bf00      	nop
 8002672:	e7fd      	b.n	8002670 <UsageFault_Handler+0x4>

08002674 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002678:	bf00      	nop
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr

08002682 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002682:	b480      	push	{r7}
 8002684:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002686:	bf00      	nop
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002694:	bf00      	nop
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr

0800269e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026a2:	f000 fa49 	bl	8002b38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
	...

080026ac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80026b0:	4802      	ldr	r0, [pc, #8]	@ (80026bc <TIM2_IRQHandler+0x10>)
 80026b2:	f002 f877 	bl	80047a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026b6:	bf00      	nop
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	20000278 	.word	0x20000278

080026c0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80026c4:	4802      	ldr	r0, [pc, #8]	@ (80026d0 <TIM4_IRQHandler+0x10>)
 80026c6:	f002 f86d 	bl	80047a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	200002c0 	.word	0x200002c0

080026d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
	return 1;
 80026d8:	2301      	movs	r3, #1
}
 80026da:	4618      	mov	r0, r3
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <_kill>:

int _kill(int pid, int sig)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80026ee:	f002 fdf3 	bl	80052d8 <__errno>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2216      	movs	r2, #22
 80026f6:	601a      	str	r2, [r3, #0]
	return -1;
 80026f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3708      	adds	r7, #8
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}

08002704 <_exit>:

void _exit (int status)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800270c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f7ff ffe7 	bl	80026e4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002716:	bf00      	nop
 8002718:	e7fd      	b.n	8002716 <_exit+0x12>

0800271a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800271a:	b580      	push	{r7, lr}
 800271c:	b086      	sub	sp, #24
 800271e:	af00      	add	r7, sp, #0
 8002720:	60f8      	str	r0, [r7, #12]
 8002722:	60b9      	str	r1, [r7, #8]
 8002724:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002726:	2300      	movs	r3, #0
 8002728:	617b      	str	r3, [r7, #20]
 800272a:	e00a      	b.n	8002742 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800272c:	f3af 8000 	nop.w
 8002730:	4601      	mov	r1, r0
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	1c5a      	adds	r2, r3, #1
 8002736:	60ba      	str	r2, [r7, #8]
 8002738:	b2ca      	uxtb	r2, r1
 800273a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	3301      	adds	r3, #1
 8002740:	617b      	str	r3, [r7, #20]
 8002742:	697a      	ldr	r2, [r7, #20]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	429a      	cmp	r2, r3
 8002748:	dbf0      	blt.n	800272c <_read+0x12>
	}

return len;
 800274a:	687b      	ldr	r3, [r7, #4]
}
 800274c:	4618      	mov	r0, r3
 800274e:	3718      	adds	r7, #24
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002760:	2300      	movs	r3, #0
 8002762:	617b      	str	r3, [r7, #20]
 8002764:	e009      	b.n	800277a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	1c5a      	adds	r2, r3, #1
 800276a:	60ba      	str	r2, [r7, #8]
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	4618      	mov	r0, r3
 8002770:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	3301      	adds	r3, #1
 8002778:	617b      	str	r3, [r7, #20]
 800277a:	697a      	ldr	r2, [r7, #20]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	429a      	cmp	r2, r3
 8002780:	dbf1      	blt.n	8002766 <_write+0x12>
	}
	return len;
 8002782:	687b      	ldr	r3, [r7, #4]
}
 8002784:	4618      	mov	r0, r3
 8002786:	3718      	adds	r7, #24
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <_close>:

int _close(int file)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
	return -1;
 8002794:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002798:	4618      	mov	r0, r3
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027b4:	605a      	str	r2, [r3, #4]
	return 0;
 80027b6:	2300      	movs	r3, #0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <_isatty>:

int _isatty(int file)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
	return 1;
 80027cc:	2301      	movs	r3, #1
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr

080027da <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027da:	b480      	push	{r7}
 80027dc:	b085      	sub	sp, #20
 80027de:	af00      	add	r7, sp, #0
 80027e0:	60f8      	str	r0, [r7, #12]
 80027e2:	60b9      	str	r1, [r7, #8]
 80027e4:	607a      	str	r2, [r7, #4]
	return 0;
 80027e6:	2300      	movs	r3, #0
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3714      	adds	r7, #20
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b086      	sub	sp, #24
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027fc:	4a14      	ldr	r2, [pc, #80]	@ (8002850 <_sbrk+0x5c>)
 80027fe:	4b15      	ldr	r3, [pc, #84]	@ (8002854 <_sbrk+0x60>)
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002808:	4b13      	ldr	r3, [pc, #76]	@ (8002858 <_sbrk+0x64>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d102      	bne.n	8002816 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002810:	4b11      	ldr	r3, [pc, #68]	@ (8002858 <_sbrk+0x64>)
 8002812:	4a12      	ldr	r2, [pc, #72]	@ (800285c <_sbrk+0x68>)
 8002814:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002816:	4b10      	ldr	r3, [pc, #64]	@ (8002858 <_sbrk+0x64>)
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4413      	add	r3, r2
 800281e:	693a      	ldr	r2, [r7, #16]
 8002820:	429a      	cmp	r2, r3
 8002822:	d207      	bcs.n	8002834 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002824:	f002 fd58 	bl	80052d8 <__errno>
 8002828:	4603      	mov	r3, r0
 800282a:	220c      	movs	r2, #12
 800282c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800282e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002832:	e009      	b.n	8002848 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002834:	4b08      	ldr	r3, [pc, #32]	@ (8002858 <_sbrk+0x64>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800283a:	4b07      	ldr	r3, [pc, #28]	@ (8002858 <_sbrk+0x64>)
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4413      	add	r3, r2
 8002842:	4a05      	ldr	r2, [pc, #20]	@ (8002858 <_sbrk+0x64>)
 8002844:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002846:	68fb      	ldr	r3, [r7, #12]
}
 8002848:	4618      	mov	r0, r3
 800284a:	3718      	adds	r7, #24
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	20020000 	.word	0x20020000
 8002854:	00000400 	.word	0x00000400
 8002858:	20000274 	.word	0x20000274
 800285c:	20000458 	.word	0x20000458

08002860 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002864:	4b06      	ldr	r3, [pc, #24]	@ (8002880 <SystemInit+0x20>)
 8002866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800286a:	4a05      	ldr	r2, [pc, #20]	@ (8002880 <SystemInit+0x20>)
 800286c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002870:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002874:	bf00      	nop
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	e000ed00 	.word	0xe000ed00

08002884 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800288a:	f107 0308 	add.w	r3, r7, #8
 800288e:	2200      	movs	r2, #0
 8002890:	601a      	str	r2, [r3, #0]
 8002892:	605a      	str	r2, [r3, #4]
 8002894:	609a      	str	r2, [r3, #8]
 8002896:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002898:	463b      	mov	r3, r7
 800289a:	2200      	movs	r2, #0
 800289c:	601a      	str	r2, [r3, #0]
 800289e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80028a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002918 <MX_TIM2_Init+0x94>)
 80028a2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80028a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80028a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002918 <MX_TIM2_Init+0x94>)
 80028aa:	f240 3247 	movw	r2, #839	@ 0x347
 80028ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028b0:	4b19      	ldr	r3, [pc, #100]	@ (8002918 <MX_TIM2_Init+0x94>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80028b6:	4b18      	ldr	r3, [pc, #96]	@ (8002918 <MX_TIM2_Init+0x94>)
 80028b8:	2263      	movs	r2, #99	@ 0x63
 80028ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028bc:	4b16      	ldr	r3, [pc, #88]	@ (8002918 <MX_TIM2_Init+0x94>)
 80028be:	2200      	movs	r2, #0
 80028c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028c2:	4b15      	ldr	r3, [pc, #84]	@ (8002918 <MX_TIM2_Init+0x94>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80028c8:	4813      	ldr	r0, [pc, #76]	@ (8002918 <MX_TIM2_Init+0x94>)
 80028ca:	f001 feab 	bl	8004624 <HAL_TIM_Base_Init>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80028d4:	f7ff f802 	bl	80018dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80028de:	f107 0308 	add.w	r3, r7, #8
 80028e2:	4619      	mov	r1, r3
 80028e4:	480c      	ldr	r0, [pc, #48]	@ (8002918 <MX_TIM2_Init+0x94>)
 80028e6:	f002 f865 	bl	80049b4 <HAL_TIM_ConfigClockSource>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d001      	beq.n	80028f4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80028f0:	f7fe fff4 	bl	80018dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028f4:	2300      	movs	r3, #0
 80028f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028f8:	2300      	movs	r3, #0
 80028fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028fc:	463b      	mov	r3, r7
 80028fe:	4619      	mov	r1, r3
 8002900:	4805      	ldr	r0, [pc, #20]	@ (8002918 <MX_TIM2_Init+0x94>)
 8002902:	f002 fa81 	bl	8004e08 <HAL_TIMEx_MasterConfigSynchronization>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d001      	beq.n	8002910 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800290c:	f7fe ffe6 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002910:	bf00      	nop
 8002912:	3718      	adds	r7, #24
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	20000278 	.word	0x20000278

0800291c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002922:	f107 0308 	add.w	r3, r7, #8
 8002926:	2200      	movs	r2, #0
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	605a      	str	r2, [r3, #4]
 800292c:	609a      	str	r2, [r3, #8]
 800292e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002930:	463b      	mov	r3, r7
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002938:	4b1d      	ldr	r3, [pc, #116]	@ (80029b0 <MX_TIM4_Init+0x94>)
 800293a:	4a1e      	ldr	r2, [pc, #120]	@ (80029b4 <MX_TIM4_Init+0x98>)
 800293c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 800293e:	4b1c      	ldr	r3, [pc, #112]	@ (80029b0 <MX_TIM4_Init+0x94>)
 8002940:	f240 3247 	movw	r2, #839	@ 0x347
 8002944:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002946:	4b1a      	ldr	r3, [pc, #104]	@ (80029b0 <MX_TIM4_Init+0x94>)
 8002948:	2200      	movs	r2, #0
 800294a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 800294c:	4b18      	ldr	r3, [pc, #96]	@ (80029b0 <MX_TIM4_Init+0x94>)
 800294e:	2263      	movs	r2, #99	@ 0x63
 8002950:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002952:	4b17      	ldr	r3, [pc, #92]	@ (80029b0 <MX_TIM4_Init+0x94>)
 8002954:	2200      	movs	r2, #0
 8002956:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002958:	4b15      	ldr	r3, [pc, #84]	@ (80029b0 <MX_TIM4_Init+0x94>)
 800295a:	2200      	movs	r2, #0
 800295c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800295e:	4814      	ldr	r0, [pc, #80]	@ (80029b0 <MX_TIM4_Init+0x94>)
 8002960:	f001 fe60 	bl	8004624 <HAL_TIM_Base_Init>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800296a:	f7fe ffb7 	bl	80018dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800296e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002972:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002974:	f107 0308 	add.w	r3, r7, #8
 8002978:	4619      	mov	r1, r3
 800297a:	480d      	ldr	r0, [pc, #52]	@ (80029b0 <MX_TIM4_Init+0x94>)
 800297c:	f002 f81a 	bl	80049b4 <HAL_TIM_ConfigClockSource>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d001      	beq.n	800298a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002986:	f7fe ffa9 	bl	80018dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800298a:	2300      	movs	r3, #0
 800298c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800298e:	2300      	movs	r3, #0
 8002990:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002992:	463b      	mov	r3, r7
 8002994:	4619      	mov	r1, r3
 8002996:	4806      	ldr	r0, [pc, #24]	@ (80029b0 <MX_TIM4_Init+0x94>)
 8002998:	f002 fa36 	bl	8004e08 <HAL_TIMEx_MasterConfigSynchronization>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80029a2:	f7fe ff9b 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80029a6:	bf00      	nop
 80029a8:	3718      	adds	r7, #24
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	200002c0 	.word	0x200002c0
 80029b4:	40000800 	.word	0x40000800

080029b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029c8:	d116      	bne.n	80029f8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029ca:	2300      	movs	r3, #0
 80029cc:	60fb      	str	r3, [r7, #12]
 80029ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002a38 <HAL_TIM_Base_MspInit+0x80>)
 80029d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d2:	4a19      	ldr	r2, [pc, #100]	@ (8002a38 <HAL_TIM_Base_MspInit+0x80>)
 80029d4:	f043 0301 	orr.w	r3, r3, #1
 80029d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80029da:	4b17      	ldr	r3, [pc, #92]	@ (8002a38 <HAL_TIM_Base_MspInit+0x80>)
 80029dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	60fb      	str	r3, [r7, #12]
 80029e4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80029e6:	2200      	movs	r2, #0
 80029e8:	2100      	movs	r1, #0
 80029ea:	201c      	movs	r0, #28
 80029ec:	f000 f9c3 	bl	8002d76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80029f0:	201c      	movs	r0, #28
 80029f2:	f000 f9dc 	bl	8002dae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80029f6:	e01a      	b.n	8002a2e <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a0f      	ldr	r2, [pc, #60]	@ (8002a3c <HAL_TIM_Base_MspInit+0x84>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d115      	bne.n	8002a2e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002a02:	2300      	movs	r3, #0
 8002a04:	60bb      	str	r3, [r7, #8]
 8002a06:	4b0c      	ldr	r3, [pc, #48]	@ (8002a38 <HAL_TIM_Base_MspInit+0x80>)
 8002a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0a:	4a0b      	ldr	r2, [pc, #44]	@ (8002a38 <HAL_TIM_Base_MspInit+0x80>)
 8002a0c:	f043 0304 	orr.w	r3, r3, #4
 8002a10:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a12:	4b09      	ldr	r3, [pc, #36]	@ (8002a38 <HAL_TIM_Base_MspInit+0x80>)
 8002a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a16:	f003 0304 	and.w	r3, r3, #4
 8002a1a:	60bb      	str	r3, [r7, #8]
 8002a1c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002a1e:	2200      	movs	r2, #0
 8002a20:	2100      	movs	r1, #0
 8002a22:	201e      	movs	r0, #30
 8002a24:	f000 f9a7 	bl	8002d76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002a28:	201e      	movs	r0, #30
 8002a2a:	f000 f9c0 	bl	8002dae <HAL_NVIC_EnableIRQ>
}
 8002a2e:	bf00      	nop
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	40023800 	.word	0x40023800
 8002a3c:	40000800 	.word	0x40000800

08002a40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a78 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a44:	480d      	ldr	r0, [pc, #52]	@ (8002a7c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a46:	490e      	ldr	r1, [pc, #56]	@ (8002a80 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a48:	4a0e      	ldr	r2, [pc, #56]	@ (8002a84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a4c:	e002      	b.n	8002a54 <LoopCopyDataInit>

08002a4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a52:	3304      	adds	r3, #4

08002a54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a58:	d3f9      	bcc.n	8002a4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a5a:	4a0b      	ldr	r2, [pc, #44]	@ (8002a88 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a5c:	4c0b      	ldr	r4, [pc, #44]	@ (8002a8c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a60:	e001      	b.n	8002a66 <LoopFillZerobss>

08002a62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a64:	3204      	adds	r2, #4

08002a66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a68:	d3fb      	bcc.n	8002a62 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002a6a:	f7ff fef9 	bl	8002860 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a6e:	f002 fc39 	bl	80052e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a72:	f7fe fe93 	bl	800179c <main>
  bx  lr    
 8002a76:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002a78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a80:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002a84:	08009144 	.word	0x08009144
  ldr r2, =_sbss
 8002a88:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8002a8c:	20000458 	.word	0x20000458

08002a90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a90:	e7fe      	b.n	8002a90 <ADC_IRQHandler>
	...

08002a94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a98:	4b0e      	ldr	r3, [pc, #56]	@ (8002ad4 <HAL_Init+0x40>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8002ad4 <HAL_Init+0x40>)
 8002a9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002aa2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ad4 <HAL_Init+0x40>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a0a      	ldr	r2, [pc, #40]	@ (8002ad4 <HAL_Init+0x40>)
 8002aaa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002aae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ab0:	4b08      	ldr	r3, [pc, #32]	@ (8002ad4 <HAL_Init+0x40>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a07      	ldr	r2, [pc, #28]	@ (8002ad4 <HAL_Init+0x40>)
 8002ab6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002aba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002abc:	2003      	movs	r0, #3
 8002abe:	f000 f94f 	bl	8002d60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ac2:	200f      	movs	r0, #15
 8002ac4:	f000 f808 	bl	8002ad8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ac8:	f7ff fd98 	bl	80025fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40023c00 	.word	0x40023c00

08002ad8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ae0:	4b12      	ldr	r3, [pc, #72]	@ (8002b2c <HAL_InitTick+0x54>)
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	4b12      	ldr	r3, [pc, #72]	@ (8002b30 <HAL_InitTick+0x58>)
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	4619      	mov	r1, r3
 8002aea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002aee:	fbb3 f3f1 	udiv	r3, r3, r1
 8002af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002af6:	4618      	mov	r0, r3
 8002af8:	f000 f967 	bl	8002dca <HAL_SYSTICK_Config>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e00e      	b.n	8002b24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2b0f      	cmp	r3, #15
 8002b0a:	d80a      	bhi.n	8002b22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	6879      	ldr	r1, [r7, #4]
 8002b10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002b14:	f000 f92f 	bl	8002d76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b18:	4a06      	ldr	r2, [pc, #24]	@ (8002b34 <HAL_InitTick+0x5c>)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	e000      	b.n	8002b24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	20000014 	.word	0x20000014
 8002b30:	2000001c 	.word	0x2000001c
 8002b34:	20000018 	.word	0x20000018

08002b38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b3c:	4b06      	ldr	r3, [pc, #24]	@ (8002b58 <HAL_IncTick+0x20>)
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	461a      	mov	r2, r3
 8002b42:	4b06      	ldr	r3, [pc, #24]	@ (8002b5c <HAL_IncTick+0x24>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4413      	add	r3, r2
 8002b48:	4a04      	ldr	r2, [pc, #16]	@ (8002b5c <HAL_IncTick+0x24>)
 8002b4a:	6013      	str	r3, [r2, #0]
}
 8002b4c:	bf00      	nop
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	2000001c 	.word	0x2000001c
 8002b5c:	20000308 	.word	0x20000308

08002b60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  return uwTick;
 8002b64:	4b03      	ldr	r3, [pc, #12]	@ (8002b74 <HAL_GetTick+0x14>)
 8002b66:	681b      	ldr	r3, [r3, #0]
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	20000308 	.word	0x20000308

08002b78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b80:	f7ff ffee 	bl	8002b60 <HAL_GetTick>
 8002b84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b90:	d005      	beq.n	8002b9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b92:	4b0a      	ldr	r3, [pc, #40]	@ (8002bbc <HAL_Delay+0x44>)
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	461a      	mov	r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	4413      	add	r3, r2
 8002b9c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b9e:	bf00      	nop
 8002ba0:	f7ff ffde 	bl	8002b60 <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d8f7      	bhi.n	8002ba0 <HAL_Delay+0x28>
  {
  }
}
 8002bb0:	bf00      	nop
 8002bb2:	bf00      	nop
 8002bb4:	3710      	adds	r7, #16
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	2000001c 	.word	0x2000001c

08002bc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b085      	sub	sp, #20
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f003 0307 	and.w	r3, r3, #7
 8002bce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8002c04 <__NVIC_SetPriorityGrouping+0x44>)
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bd6:	68ba      	ldr	r2, [r7, #8]
 8002bd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bdc:	4013      	ands	r3, r2
 8002bde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002be8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002bec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bf2:	4a04      	ldr	r2, [pc, #16]	@ (8002c04 <__NVIC_SetPriorityGrouping+0x44>)
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	60d3      	str	r3, [r2, #12]
}
 8002bf8:	bf00      	nop
 8002bfa:	3714      	adds	r7, #20
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr
 8002c04:	e000ed00 	.word	0xe000ed00

08002c08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c0c:	4b04      	ldr	r3, [pc, #16]	@ (8002c20 <__NVIC_GetPriorityGrouping+0x18>)
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	0a1b      	lsrs	r3, r3, #8
 8002c12:	f003 0307 	and.w	r3, r3, #7
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr
 8002c20:	e000ed00 	.word	0xe000ed00

08002c24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	db0b      	blt.n	8002c4e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	f003 021f 	and.w	r2, r3, #31
 8002c3c:	4907      	ldr	r1, [pc, #28]	@ (8002c5c <__NVIC_EnableIRQ+0x38>)
 8002c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c42:	095b      	lsrs	r3, r3, #5
 8002c44:	2001      	movs	r0, #1
 8002c46:	fa00 f202 	lsl.w	r2, r0, r2
 8002c4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c4e:	bf00      	nop
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	e000e100 	.word	0xe000e100

08002c60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	4603      	mov	r3, r0
 8002c68:	6039      	str	r1, [r7, #0]
 8002c6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	db0a      	blt.n	8002c8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	b2da      	uxtb	r2, r3
 8002c78:	490c      	ldr	r1, [pc, #48]	@ (8002cac <__NVIC_SetPriority+0x4c>)
 8002c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c7e:	0112      	lsls	r2, r2, #4
 8002c80:	b2d2      	uxtb	r2, r2
 8002c82:	440b      	add	r3, r1
 8002c84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c88:	e00a      	b.n	8002ca0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	b2da      	uxtb	r2, r3
 8002c8e:	4908      	ldr	r1, [pc, #32]	@ (8002cb0 <__NVIC_SetPriority+0x50>)
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	f003 030f 	and.w	r3, r3, #15
 8002c96:	3b04      	subs	r3, #4
 8002c98:	0112      	lsls	r2, r2, #4
 8002c9a:	b2d2      	uxtb	r2, r2
 8002c9c:	440b      	add	r3, r1
 8002c9e:	761a      	strb	r2, [r3, #24]
}
 8002ca0:	bf00      	nop
 8002ca2:	370c      	adds	r7, #12
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr
 8002cac:	e000e100 	.word	0xe000e100
 8002cb0:	e000ed00 	.word	0xe000ed00

08002cb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b089      	sub	sp, #36	@ 0x24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f003 0307 	and.w	r3, r3, #7
 8002cc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	f1c3 0307 	rsb	r3, r3, #7
 8002cce:	2b04      	cmp	r3, #4
 8002cd0:	bf28      	it	cs
 8002cd2:	2304      	movcs	r3, #4
 8002cd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	3304      	adds	r3, #4
 8002cda:	2b06      	cmp	r3, #6
 8002cdc:	d902      	bls.n	8002ce4 <NVIC_EncodePriority+0x30>
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	3b03      	subs	r3, #3
 8002ce2:	e000      	b.n	8002ce6 <NVIC_EncodePriority+0x32>
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ce8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf2:	43da      	mvns	r2, r3
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	401a      	ands	r2, r3
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cfc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	fa01 f303 	lsl.w	r3, r1, r3
 8002d06:	43d9      	mvns	r1, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d0c:	4313      	orrs	r3, r2
         );
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3724      	adds	r7, #36	@ 0x24
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
	...

08002d1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	3b01      	subs	r3, #1
 8002d28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d2c:	d301      	bcc.n	8002d32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e00f      	b.n	8002d52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d32:	4a0a      	ldr	r2, [pc, #40]	@ (8002d5c <SysTick_Config+0x40>)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	3b01      	subs	r3, #1
 8002d38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d3a:	210f      	movs	r1, #15
 8002d3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002d40:	f7ff ff8e 	bl	8002c60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d44:	4b05      	ldr	r3, [pc, #20]	@ (8002d5c <SysTick_Config+0x40>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d4a:	4b04      	ldr	r3, [pc, #16]	@ (8002d5c <SysTick_Config+0x40>)
 8002d4c:	2207      	movs	r2, #7
 8002d4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	e000e010 	.word	0xe000e010

08002d60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f7ff ff29 	bl	8002bc0 <__NVIC_SetPriorityGrouping>
}
 8002d6e:	bf00      	nop
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b086      	sub	sp, #24
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	60b9      	str	r1, [r7, #8]
 8002d80:	607a      	str	r2, [r7, #4]
 8002d82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d84:	2300      	movs	r3, #0
 8002d86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d88:	f7ff ff3e 	bl	8002c08 <__NVIC_GetPriorityGrouping>
 8002d8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	68b9      	ldr	r1, [r7, #8]
 8002d92:	6978      	ldr	r0, [r7, #20]
 8002d94:	f7ff ff8e 	bl	8002cb4 <NVIC_EncodePriority>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d9e:	4611      	mov	r1, r2
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff ff5d 	bl	8002c60 <__NVIC_SetPriority>
}
 8002da6:	bf00      	nop
 8002da8:	3718      	adds	r7, #24
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b082      	sub	sp, #8
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	4603      	mov	r3, r0
 8002db6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff ff31 	bl	8002c24 <__NVIC_EnableIRQ>
}
 8002dc2:	bf00      	nop
 8002dc4:	3708      	adds	r7, #8
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b082      	sub	sp, #8
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f7ff ffa2 	bl	8002d1c <SysTick_Config>
 8002dd8:	4603      	mov	r3, r0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3708      	adds	r7, #8
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
	...

08002de4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b089      	sub	sp, #36	@ 0x24
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dee:	2300      	movs	r3, #0
 8002df0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002df2:	2300      	movs	r3, #0
 8002df4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002df6:	2300      	movs	r3, #0
 8002df8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	61fb      	str	r3, [r7, #28]
 8002dfe:	e16b      	b.n	80030d8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e00:	2201      	movs	r2, #1
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	4013      	ands	r3, r2
 8002e12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e14:	693a      	ldr	r2, [r7, #16]
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	f040 815a 	bne.w	80030d2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f003 0303 	and.w	r3, r3, #3
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d005      	beq.n	8002e36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d130      	bne.n	8002e98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	2203      	movs	r2, #3
 8002e42:	fa02 f303 	lsl.w	r3, r2, r3
 8002e46:	43db      	mvns	r3, r3
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	68da      	ldr	r2, [r3, #12]
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5a:	69ba      	ldr	r2, [r7, #24]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	fa02 f303 	lsl.w	r3, r2, r3
 8002e74:	43db      	mvns	r3, r3
 8002e76:	69ba      	ldr	r2, [r7, #24]
 8002e78:	4013      	ands	r3, r2
 8002e7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	091b      	lsrs	r3, r3, #4
 8002e82:	f003 0201 	and.w	r2, r3, #1
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	69ba      	ldr	r2, [r7, #24]
 8002e96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f003 0303 	and.w	r3, r3, #3
 8002ea0:	2b03      	cmp	r3, #3
 8002ea2:	d017      	beq.n	8002ed4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	2203      	movs	r2, #3
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	43db      	mvns	r3, r3
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	689a      	ldr	r2, [r3, #8]
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	69ba      	ldr	r2, [r7, #24]
 8002ed2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f003 0303 	and.w	r3, r3, #3
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d123      	bne.n	8002f28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	08da      	lsrs	r2, r3, #3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	3208      	adds	r2, #8
 8002ee8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	f003 0307 	and.w	r3, r3, #7
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	220f      	movs	r2, #15
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	43db      	mvns	r3, r3
 8002efe:	69ba      	ldr	r2, [r7, #24]
 8002f00:	4013      	ands	r3, r2
 8002f02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	691a      	ldr	r2, [r3, #16]
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	f003 0307 	and.w	r3, r3, #7
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	fa02 f303 	lsl.w	r3, r2, r3
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	08da      	lsrs	r2, r3, #3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	3208      	adds	r2, #8
 8002f22:	69b9      	ldr	r1, [r7, #24]
 8002f24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	2203      	movs	r2, #3
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f003 0203 	and.w	r2, r3, #3
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	005b      	lsls	r3, r3, #1
 8002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	f000 80b4 	beq.w	80030d2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	60fb      	str	r3, [r7, #12]
 8002f6e:	4b60      	ldr	r3, [pc, #384]	@ (80030f0 <HAL_GPIO_Init+0x30c>)
 8002f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f72:	4a5f      	ldr	r2, [pc, #380]	@ (80030f0 <HAL_GPIO_Init+0x30c>)
 8002f74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f78:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f7a:	4b5d      	ldr	r3, [pc, #372]	@ (80030f0 <HAL_GPIO_Init+0x30c>)
 8002f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f82:	60fb      	str	r3, [r7, #12]
 8002f84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f86:	4a5b      	ldr	r2, [pc, #364]	@ (80030f4 <HAL_GPIO_Init+0x310>)
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	089b      	lsrs	r3, r3, #2
 8002f8c:	3302      	adds	r3, #2
 8002f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	f003 0303 	and.w	r3, r3, #3
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	220f      	movs	r2, #15
 8002f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa2:	43db      	mvns	r3, r3
 8002fa4:	69ba      	ldr	r2, [r7, #24]
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a52      	ldr	r2, [pc, #328]	@ (80030f8 <HAL_GPIO_Init+0x314>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d02b      	beq.n	800300a <HAL_GPIO_Init+0x226>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a51      	ldr	r2, [pc, #324]	@ (80030fc <HAL_GPIO_Init+0x318>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d025      	beq.n	8003006 <HAL_GPIO_Init+0x222>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a50      	ldr	r2, [pc, #320]	@ (8003100 <HAL_GPIO_Init+0x31c>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d01f      	beq.n	8003002 <HAL_GPIO_Init+0x21e>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a4f      	ldr	r2, [pc, #316]	@ (8003104 <HAL_GPIO_Init+0x320>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d019      	beq.n	8002ffe <HAL_GPIO_Init+0x21a>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a4e      	ldr	r2, [pc, #312]	@ (8003108 <HAL_GPIO_Init+0x324>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d013      	beq.n	8002ffa <HAL_GPIO_Init+0x216>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a4d      	ldr	r2, [pc, #308]	@ (800310c <HAL_GPIO_Init+0x328>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d00d      	beq.n	8002ff6 <HAL_GPIO_Init+0x212>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a4c      	ldr	r2, [pc, #304]	@ (8003110 <HAL_GPIO_Init+0x32c>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d007      	beq.n	8002ff2 <HAL_GPIO_Init+0x20e>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a4b      	ldr	r2, [pc, #300]	@ (8003114 <HAL_GPIO_Init+0x330>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d101      	bne.n	8002fee <HAL_GPIO_Init+0x20a>
 8002fea:	2307      	movs	r3, #7
 8002fec:	e00e      	b.n	800300c <HAL_GPIO_Init+0x228>
 8002fee:	2308      	movs	r3, #8
 8002ff0:	e00c      	b.n	800300c <HAL_GPIO_Init+0x228>
 8002ff2:	2306      	movs	r3, #6
 8002ff4:	e00a      	b.n	800300c <HAL_GPIO_Init+0x228>
 8002ff6:	2305      	movs	r3, #5
 8002ff8:	e008      	b.n	800300c <HAL_GPIO_Init+0x228>
 8002ffa:	2304      	movs	r3, #4
 8002ffc:	e006      	b.n	800300c <HAL_GPIO_Init+0x228>
 8002ffe:	2303      	movs	r3, #3
 8003000:	e004      	b.n	800300c <HAL_GPIO_Init+0x228>
 8003002:	2302      	movs	r3, #2
 8003004:	e002      	b.n	800300c <HAL_GPIO_Init+0x228>
 8003006:	2301      	movs	r3, #1
 8003008:	e000      	b.n	800300c <HAL_GPIO_Init+0x228>
 800300a:	2300      	movs	r3, #0
 800300c:	69fa      	ldr	r2, [r7, #28]
 800300e:	f002 0203 	and.w	r2, r2, #3
 8003012:	0092      	lsls	r2, r2, #2
 8003014:	4093      	lsls	r3, r2
 8003016:	69ba      	ldr	r2, [r7, #24]
 8003018:	4313      	orrs	r3, r2
 800301a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800301c:	4935      	ldr	r1, [pc, #212]	@ (80030f4 <HAL_GPIO_Init+0x310>)
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	089b      	lsrs	r3, r3, #2
 8003022:	3302      	adds	r3, #2
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800302a:	4b3b      	ldr	r3, [pc, #236]	@ (8003118 <HAL_GPIO_Init+0x334>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	43db      	mvns	r3, r3
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	4013      	ands	r3, r2
 8003038:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d003      	beq.n	800304e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	4313      	orrs	r3, r2
 800304c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800304e:	4a32      	ldr	r2, [pc, #200]	@ (8003118 <HAL_GPIO_Init+0x334>)
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003054:	4b30      	ldr	r3, [pc, #192]	@ (8003118 <HAL_GPIO_Init+0x334>)
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	43db      	mvns	r3, r3
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	4013      	ands	r3, r2
 8003062:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d003      	beq.n	8003078 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	4313      	orrs	r3, r2
 8003076:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003078:	4a27      	ldr	r2, [pc, #156]	@ (8003118 <HAL_GPIO_Init+0x334>)
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800307e:	4b26      	ldr	r3, [pc, #152]	@ (8003118 <HAL_GPIO_Init+0x334>)
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	43db      	mvns	r3, r3
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	4013      	ands	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d003      	beq.n	80030a2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	4313      	orrs	r3, r2
 80030a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030a2:	4a1d      	ldr	r2, [pc, #116]	@ (8003118 <HAL_GPIO_Init+0x334>)
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003118 <HAL_GPIO_Init+0x334>)
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	43db      	mvns	r3, r3
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	4013      	ands	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d003      	beq.n	80030cc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030cc:	4a12      	ldr	r2, [pc, #72]	@ (8003118 <HAL_GPIO_Init+0x334>)
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	3301      	adds	r3, #1
 80030d6:	61fb      	str	r3, [r7, #28]
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	2b0f      	cmp	r3, #15
 80030dc:	f67f ae90 	bls.w	8002e00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030e0:	bf00      	nop
 80030e2:	bf00      	nop
 80030e4:	3724      	adds	r7, #36	@ 0x24
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	40023800 	.word	0x40023800
 80030f4:	40013800 	.word	0x40013800
 80030f8:	40020000 	.word	0x40020000
 80030fc:	40020400 	.word	0x40020400
 8003100:	40020800 	.word	0x40020800
 8003104:	40020c00 	.word	0x40020c00
 8003108:	40021000 	.word	0x40021000
 800310c:	40021400 	.word	0x40021400
 8003110:	40021800 	.word	0x40021800
 8003114:	40021c00 	.word	0x40021c00
 8003118:	40013c00 	.word	0x40013c00

0800311c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	460b      	mov	r3, r1
 8003126:	807b      	strh	r3, [r7, #2]
 8003128:	4613      	mov	r3, r2
 800312a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800312c:	787b      	ldrb	r3, [r7, #1]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003132:	887a      	ldrh	r2, [r7, #2]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003138:	e003      	b.n	8003142 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800313a:	887b      	ldrh	r3, [r7, #2]
 800313c:	041a      	lsls	r2, r3, #16
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	619a      	str	r2, [r3, #24]
}
 8003142:	bf00      	nop
 8003144:	370c      	adds	r7, #12
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr

0800314e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800314e:	b480      	push	{r7}
 8003150:	b085      	sub	sp, #20
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
 8003156:	460b      	mov	r3, r1
 8003158:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	695b      	ldr	r3, [r3, #20]
 800315e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003160:	887a      	ldrh	r2, [r7, #2]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	4013      	ands	r3, r2
 8003166:	041a      	lsls	r2, r3, #16
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	43d9      	mvns	r1, r3
 800316c:	887b      	ldrh	r3, [r7, #2]
 800316e:	400b      	ands	r3, r1
 8003170:	431a      	orrs	r2, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	619a      	str	r2, [r3, #24]
}
 8003176:	bf00      	nop
 8003178:	3714      	adds	r7, #20
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
	...

08003184 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b086      	sub	sp, #24
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d101      	bne.n	8003196 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e267      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0301 	and.w	r3, r3, #1
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d075      	beq.n	800328e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031a2:	4b88      	ldr	r3, [pc, #544]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f003 030c 	and.w	r3, r3, #12
 80031aa:	2b04      	cmp	r3, #4
 80031ac:	d00c      	beq.n	80031c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031ae:	4b85      	ldr	r3, [pc, #532]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031b6:	2b08      	cmp	r3, #8
 80031b8:	d112      	bne.n	80031e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031ba:	4b82      	ldr	r3, [pc, #520]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031c6:	d10b      	bne.n	80031e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c8:	4b7e      	ldr	r3, [pc, #504]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d05b      	beq.n	800328c <HAL_RCC_OscConfig+0x108>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d157      	bne.n	800328c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e242      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031e8:	d106      	bne.n	80031f8 <HAL_RCC_OscConfig+0x74>
 80031ea:	4b76      	ldr	r3, [pc, #472]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a75      	ldr	r2, [pc, #468]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 80031f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031f4:	6013      	str	r3, [r2, #0]
 80031f6:	e01d      	b.n	8003234 <HAL_RCC_OscConfig+0xb0>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003200:	d10c      	bne.n	800321c <HAL_RCC_OscConfig+0x98>
 8003202:	4b70      	ldr	r3, [pc, #448]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a6f      	ldr	r2, [pc, #444]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 8003208:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800320c:	6013      	str	r3, [r2, #0]
 800320e:	4b6d      	ldr	r3, [pc, #436]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a6c      	ldr	r2, [pc, #432]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 8003214:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003218:	6013      	str	r3, [r2, #0]
 800321a:	e00b      	b.n	8003234 <HAL_RCC_OscConfig+0xb0>
 800321c:	4b69      	ldr	r3, [pc, #420]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a68      	ldr	r2, [pc, #416]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 8003222:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003226:	6013      	str	r3, [r2, #0]
 8003228:	4b66      	ldr	r3, [pc, #408]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a65      	ldr	r2, [pc, #404]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 800322e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003232:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d013      	beq.n	8003264 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800323c:	f7ff fc90 	bl	8002b60 <HAL_GetTick>
 8003240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003242:	e008      	b.n	8003256 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003244:	f7ff fc8c 	bl	8002b60 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b64      	cmp	r3, #100	@ 0x64
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e207      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003256:	4b5b      	ldr	r3, [pc, #364]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d0f0      	beq.n	8003244 <HAL_RCC_OscConfig+0xc0>
 8003262:	e014      	b.n	800328e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003264:	f7ff fc7c 	bl	8002b60 <HAL_GetTick>
 8003268:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800326a:	e008      	b.n	800327e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800326c:	f7ff fc78 	bl	8002b60 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b64      	cmp	r3, #100	@ 0x64
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e1f3      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800327e:	4b51      	ldr	r3, [pc, #324]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1f0      	bne.n	800326c <HAL_RCC_OscConfig+0xe8>
 800328a:	e000      	b.n	800328e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800328c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0302 	and.w	r3, r3, #2
 8003296:	2b00      	cmp	r3, #0
 8003298:	d063      	beq.n	8003362 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800329a:	4b4a      	ldr	r3, [pc, #296]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f003 030c 	and.w	r3, r3, #12
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00b      	beq.n	80032be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032a6:	4b47      	ldr	r3, [pc, #284]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032ae:	2b08      	cmp	r3, #8
 80032b0:	d11c      	bne.n	80032ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032b2:	4b44      	ldr	r3, [pc, #272]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d116      	bne.n	80032ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032be:	4b41      	ldr	r3, [pc, #260]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d005      	beq.n	80032d6 <HAL_RCC_OscConfig+0x152>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d001      	beq.n	80032d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e1c7      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032d6:	4b3b      	ldr	r3, [pc, #236]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	00db      	lsls	r3, r3, #3
 80032e4:	4937      	ldr	r1, [pc, #220]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 80032e6:	4313      	orrs	r3, r2
 80032e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032ea:	e03a      	b.n	8003362 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d020      	beq.n	8003336 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032f4:	4b34      	ldr	r3, [pc, #208]	@ (80033c8 <HAL_RCC_OscConfig+0x244>)
 80032f6:	2201      	movs	r2, #1
 80032f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032fa:	f7ff fc31 	bl	8002b60 <HAL_GetTick>
 80032fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003300:	e008      	b.n	8003314 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003302:	f7ff fc2d 	bl	8002b60 <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	2b02      	cmp	r3, #2
 800330e:	d901      	bls.n	8003314 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e1a8      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003314:	4b2b      	ldr	r3, [pc, #172]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0302 	and.w	r3, r3, #2
 800331c:	2b00      	cmp	r3, #0
 800331e:	d0f0      	beq.n	8003302 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003320:	4b28      	ldr	r3, [pc, #160]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	691b      	ldr	r3, [r3, #16]
 800332c:	00db      	lsls	r3, r3, #3
 800332e:	4925      	ldr	r1, [pc, #148]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 8003330:	4313      	orrs	r3, r2
 8003332:	600b      	str	r3, [r1, #0]
 8003334:	e015      	b.n	8003362 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003336:	4b24      	ldr	r3, [pc, #144]	@ (80033c8 <HAL_RCC_OscConfig+0x244>)
 8003338:	2200      	movs	r2, #0
 800333a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800333c:	f7ff fc10 	bl	8002b60 <HAL_GetTick>
 8003340:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003342:	e008      	b.n	8003356 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003344:	f7ff fc0c 	bl	8002b60 <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	2b02      	cmp	r3, #2
 8003350:	d901      	bls.n	8003356 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e187      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003356:	4b1b      	ldr	r3, [pc, #108]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b00      	cmp	r3, #0
 8003360:	d1f0      	bne.n	8003344 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0308 	and.w	r3, r3, #8
 800336a:	2b00      	cmp	r3, #0
 800336c:	d036      	beq.n	80033dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	695b      	ldr	r3, [r3, #20]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d016      	beq.n	80033a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003376:	4b15      	ldr	r3, [pc, #84]	@ (80033cc <HAL_RCC_OscConfig+0x248>)
 8003378:	2201      	movs	r2, #1
 800337a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800337c:	f7ff fbf0 	bl	8002b60 <HAL_GetTick>
 8003380:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003382:	e008      	b.n	8003396 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003384:	f7ff fbec 	bl	8002b60 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e167      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003396:	4b0b      	ldr	r3, [pc, #44]	@ (80033c4 <HAL_RCC_OscConfig+0x240>)
 8003398:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800339a:	f003 0302 	and.w	r3, r3, #2
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d0f0      	beq.n	8003384 <HAL_RCC_OscConfig+0x200>
 80033a2:	e01b      	b.n	80033dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033a4:	4b09      	ldr	r3, [pc, #36]	@ (80033cc <HAL_RCC_OscConfig+0x248>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033aa:	f7ff fbd9 	bl	8002b60 <HAL_GetTick>
 80033ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033b0:	e00e      	b.n	80033d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033b2:	f7ff fbd5 	bl	8002b60 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d907      	bls.n	80033d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e150      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
 80033c4:	40023800 	.word	0x40023800
 80033c8:	42470000 	.word	0x42470000
 80033cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033d0:	4b88      	ldr	r3, [pc, #544]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 80033d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033d4:	f003 0302 	and.w	r3, r3, #2
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d1ea      	bne.n	80033b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0304 	and.w	r3, r3, #4
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	f000 8097 	beq.w	8003518 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ea:	2300      	movs	r3, #0
 80033ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033ee:	4b81      	ldr	r3, [pc, #516]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 80033f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d10f      	bne.n	800341a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033fa:	2300      	movs	r3, #0
 80033fc:	60bb      	str	r3, [r7, #8]
 80033fe:	4b7d      	ldr	r3, [pc, #500]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 8003400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003402:	4a7c      	ldr	r2, [pc, #496]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 8003404:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003408:	6413      	str	r3, [r2, #64]	@ 0x40
 800340a:	4b7a      	ldr	r3, [pc, #488]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 800340c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003412:	60bb      	str	r3, [r7, #8]
 8003414:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003416:	2301      	movs	r3, #1
 8003418:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800341a:	4b77      	ldr	r3, [pc, #476]	@ (80035f8 <HAL_RCC_OscConfig+0x474>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003422:	2b00      	cmp	r3, #0
 8003424:	d118      	bne.n	8003458 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003426:	4b74      	ldr	r3, [pc, #464]	@ (80035f8 <HAL_RCC_OscConfig+0x474>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a73      	ldr	r2, [pc, #460]	@ (80035f8 <HAL_RCC_OscConfig+0x474>)
 800342c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003430:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003432:	f7ff fb95 	bl	8002b60 <HAL_GetTick>
 8003436:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003438:	e008      	b.n	800344c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800343a:	f7ff fb91 	bl	8002b60 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e10c      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800344c:	4b6a      	ldr	r3, [pc, #424]	@ (80035f8 <HAL_RCC_OscConfig+0x474>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003454:	2b00      	cmp	r3, #0
 8003456:	d0f0      	beq.n	800343a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	2b01      	cmp	r3, #1
 800345e:	d106      	bne.n	800346e <HAL_RCC_OscConfig+0x2ea>
 8003460:	4b64      	ldr	r3, [pc, #400]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 8003462:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003464:	4a63      	ldr	r2, [pc, #396]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 8003466:	f043 0301 	orr.w	r3, r3, #1
 800346a:	6713      	str	r3, [r2, #112]	@ 0x70
 800346c:	e01c      	b.n	80034a8 <HAL_RCC_OscConfig+0x324>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	2b05      	cmp	r3, #5
 8003474:	d10c      	bne.n	8003490 <HAL_RCC_OscConfig+0x30c>
 8003476:	4b5f      	ldr	r3, [pc, #380]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 8003478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800347a:	4a5e      	ldr	r2, [pc, #376]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 800347c:	f043 0304 	orr.w	r3, r3, #4
 8003480:	6713      	str	r3, [r2, #112]	@ 0x70
 8003482:	4b5c      	ldr	r3, [pc, #368]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 8003484:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003486:	4a5b      	ldr	r2, [pc, #364]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 8003488:	f043 0301 	orr.w	r3, r3, #1
 800348c:	6713      	str	r3, [r2, #112]	@ 0x70
 800348e:	e00b      	b.n	80034a8 <HAL_RCC_OscConfig+0x324>
 8003490:	4b58      	ldr	r3, [pc, #352]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 8003492:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003494:	4a57      	ldr	r2, [pc, #348]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 8003496:	f023 0301 	bic.w	r3, r3, #1
 800349a:	6713      	str	r3, [r2, #112]	@ 0x70
 800349c:	4b55      	ldr	r3, [pc, #340]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 800349e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034a0:	4a54      	ldr	r2, [pc, #336]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 80034a2:	f023 0304 	bic.w	r3, r3, #4
 80034a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d015      	beq.n	80034dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034b0:	f7ff fb56 	bl	8002b60 <HAL_GetTick>
 80034b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b6:	e00a      	b.n	80034ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034b8:	f7ff fb52 	bl	8002b60 <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d901      	bls.n	80034ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e0cb      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034ce:	4b49      	ldr	r3, [pc, #292]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 80034d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034d2:	f003 0302 	and.w	r3, r3, #2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d0ee      	beq.n	80034b8 <HAL_RCC_OscConfig+0x334>
 80034da:	e014      	b.n	8003506 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034dc:	f7ff fb40 	bl	8002b60 <HAL_GetTick>
 80034e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034e2:	e00a      	b.n	80034fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034e4:	f7ff fb3c 	bl	8002b60 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d901      	bls.n	80034fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e0b5      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034fa:	4b3e      	ldr	r3, [pc, #248]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 80034fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034fe:	f003 0302 	and.w	r3, r3, #2
 8003502:	2b00      	cmp	r3, #0
 8003504:	d1ee      	bne.n	80034e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003506:	7dfb      	ldrb	r3, [r7, #23]
 8003508:	2b01      	cmp	r3, #1
 800350a:	d105      	bne.n	8003518 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800350c:	4b39      	ldr	r3, [pc, #228]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 800350e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003510:	4a38      	ldr	r2, [pc, #224]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 8003512:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003516:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	699b      	ldr	r3, [r3, #24]
 800351c:	2b00      	cmp	r3, #0
 800351e:	f000 80a1 	beq.w	8003664 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003522:	4b34      	ldr	r3, [pc, #208]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f003 030c 	and.w	r3, r3, #12
 800352a:	2b08      	cmp	r3, #8
 800352c:	d05c      	beq.n	80035e8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	2b02      	cmp	r3, #2
 8003534:	d141      	bne.n	80035ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003536:	4b31      	ldr	r3, [pc, #196]	@ (80035fc <HAL_RCC_OscConfig+0x478>)
 8003538:	2200      	movs	r2, #0
 800353a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800353c:	f7ff fb10 	bl	8002b60 <HAL_GetTick>
 8003540:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003542:	e008      	b.n	8003556 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003544:	f7ff fb0c 	bl	8002b60 <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	2b02      	cmp	r3, #2
 8003550:	d901      	bls.n	8003556 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003552:	2303      	movs	r3, #3
 8003554:	e087      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003556:	4b27      	ldr	r3, [pc, #156]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d1f0      	bne.n	8003544 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	69da      	ldr	r2, [r3, #28]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a1b      	ldr	r3, [r3, #32]
 800356a:	431a      	orrs	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003570:	019b      	lsls	r3, r3, #6
 8003572:	431a      	orrs	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003578:	085b      	lsrs	r3, r3, #1
 800357a:	3b01      	subs	r3, #1
 800357c:	041b      	lsls	r3, r3, #16
 800357e:	431a      	orrs	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003584:	061b      	lsls	r3, r3, #24
 8003586:	491b      	ldr	r1, [pc, #108]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 8003588:	4313      	orrs	r3, r2
 800358a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800358c:	4b1b      	ldr	r3, [pc, #108]	@ (80035fc <HAL_RCC_OscConfig+0x478>)
 800358e:	2201      	movs	r2, #1
 8003590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003592:	f7ff fae5 	bl	8002b60 <HAL_GetTick>
 8003596:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003598:	e008      	b.n	80035ac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800359a:	f7ff fae1 	bl	8002b60 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d901      	bls.n	80035ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e05c      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035ac:	4b11      	ldr	r3, [pc, #68]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d0f0      	beq.n	800359a <HAL_RCC_OscConfig+0x416>
 80035b8:	e054      	b.n	8003664 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035ba:	4b10      	ldr	r3, [pc, #64]	@ (80035fc <HAL_RCC_OscConfig+0x478>)
 80035bc:	2200      	movs	r2, #0
 80035be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c0:	f7ff face 	bl	8002b60 <HAL_GetTick>
 80035c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035c6:	e008      	b.n	80035da <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035c8:	f7ff faca 	bl	8002b60 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d901      	bls.n	80035da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e045      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035da:	4b06      	ldr	r3, [pc, #24]	@ (80035f4 <HAL_RCC_OscConfig+0x470>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1f0      	bne.n	80035c8 <HAL_RCC_OscConfig+0x444>
 80035e6:	e03d      	b.n	8003664 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	699b      	ldr	r3, [r3, #24]
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d107      	bne.n	8003600 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e038      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
 80035f4:	40023800 	.word	0x40023800
 80035f8:	40007000 	.word	0x40007000
 80035fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003600:	4b1b      	ldr	r3, [pc, #108]	@ (8003670 <HAL_RCC_OscConfig+0x4ec>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	2b01      	cmp	r3, #1
 800360c:	d028      	beq.n	8003660 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003618:	429a      	cmp	r2, r3
 800361a:	d121      	bne.n	8003660 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003626:	429a      	cmp	r2, r3
 8003628:	d11a      	bne.n	8003660 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800362a:	68fa      	ldr	r2, [r7, #12]
 800362c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003630:	4013      	ands	r3, r2
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003636:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003638:	4293      	cmp	r3, r2
 800363a:	d111      	bne.n	8003660 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003646:	085b      	lsrs	r3, r3, #1
 8003648:	3b01      	subs	r3, #1
 800364a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800364c:	429a      	cmp	r2, r3
 800364e:	d107      	bne.n	8003660 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800365a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800365c:	429a      	cmp	r2, r3
 800365e:	d001      	beq.n	8003664 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e000      	b.n	8003666 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3718      	adds	r7, #24
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	40023800 	.word	0x40023800

08003674 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d101      	bne.n	8003688 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e0cc      	b.n	8003822 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003688:	4b68      	ldr	r3, [pc, #416]	@ (800382c <HAL_RCC_ClockConfig+0x1b8>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0307 	and.w	r3, r3, #7
 8003690:	683a      	ldr	r2, [r7, #0]
 8003692:	429a      	cmp	r2, r3
 8003694:	d90c      	bls.n	80036b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003696:	4b65      	ldr	r3, [pc, #404]	@ (800382c <HAL_RCC_ClockConfig+0x1b8>)
 8003698:	683a      	ldr	r2, [r7, #0]
 800369a:	b2d2      	uxtb	r2, r2
 800369c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800369e:	4b63      	ldr	r3, [pc, #396]	@ (800382c <HAL_RCC_ClockConfig+0x1b8>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0307 	and.w	r3, r3, #7
 80036a6:	683a      	ldr	r2, [r7, #0]
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d001      	beq.n	80036b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e0b8      	b.n	8003822 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0302 	and.w	r3, r3, #2
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d020      	beq.n	80036fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0304 	and.w	r3, r3, #4
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d005      	beq.n	80036d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036c8:	4b59      	ldr	r3, [pc, #356]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	4a58      	ldr	r2, [pc, #352]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 80036ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80036d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0308 	and.w	r3, r3, #8
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d005      	beq.n	80036ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036e0:	4b53      	ldr	r3, [pc, #332]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	4a52      	ldr	r2, [pc, #328]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 80036e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80036ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036ec:	4b50      	ldr	r3, [pc, #320]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	494d      	ldr	r1, [pc, #308]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b00      	cmp	r3, #0
 8003708:	d044      	beq.n	8003794 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	2b01      	cmp	r3, #1
 8003710:	d107      	bne.n	8003722 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003712:	4b47      	ldr	r3, [pc, #284]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d119      	bne.n	8003752 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e07f      	b.n	8003822 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	2b02      	cmp	r3, #2
 8003728:	d003      	beq.n	8003732 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800372e:	2b03      	cmp	r3, #3
 8003730:	d107      	bne.n	8003742 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003732:	4b3f      	ldr	r3, [pc, #252]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d109      	bne.n	8003752 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e06f      	b.n	8003822 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003742:	4b3b      	ldr	r3, [pc, #236]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d101      	bne.n	8003752 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e067      	b.n	8003822 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003752:	4b37      	ldr	r3, [pc, #220]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	f023 0203 	bic.w	r2, r3, #3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	4934      	ldr	r1, [pc, #208]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 8003760:	4313      	orrs	r3, r2
 8003762:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003764:	f7ff f9fc 	bl	8002b60 <HAL_GetTick>
 8003768:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800376a:	e00a      	b.n	8003782 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800376c:	f7ff f9f8 	bl	8002b60 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	f241 3288 	movw	r2, #5000	@ 0x1388
 800377a:	4293      	cmp	r3, r2
 800377c:	d901      	bls.n	8003782 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800377e:	2303      	movs	r3, #3
 8003780:	e04f      	b.n	8003822 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003782:	4b2b      	ldr	r3, [pc, #172]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f003 020c 	and.w	r2, r3, #12
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	429a      	cmp	r2, r3
 8003792:	d1eb      	bne.n	800376c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003794:	4b25      	ldr	r3, [pc, #148]	@ (800382c <HAL_RCC_ClockConfig+0x1b8>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0307 	and.w	r3, r3, #7
 800379c:	683a      	ldr	r2, [r7, #0]
 800379e:	429a      	cmp	r2, r3
 80037a0:	d20c      	bcs.n	80037bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037a2:	4b22      	ldr	r3, [pc, #136]	@ (800382c <HAL_RCC_ClockConfig+0x1b8>)
 80037a4:	683a      	ldr	r2, [r7, #0]
 80037a6:	b2d2      	uxtb	r2, r2
 80037a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037aa:	4b20      	ldr	r3, [pc, #128]	@ (800382c <HAL_RCC_ClockConfig+0x1b8>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0307 	and.w	r3, r3, #7
 80037b2:	683a      	ldr	r2, [r7, #0]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d001      	beq.n	80037bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	e032      	b.n	8003822 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0304 	and.w	r3, r3, #4
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d008      	beq.n	80037da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037c8:	4b19      	ldr	r3, [pc, #100]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	4916      	ldr	r1, [pc, #88]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0308 	and.w	r3, r3, #8
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d009      	beq.n	80037fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037e6:	4b12      	ldr	r3, [pc, #72]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	691b      	ldr	r3, [r3, #16]
 80037f2:	00db      	lsls	r3, r3, #3
 80037f4:	490e      	ldr	r1, [pc, #56]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80037fa:	f000 f821 	bl	8003840 <HAL_RCC_GetSysClockFreq>
 80037fe:	4602      	mov	r2, r0
 8003800:	4b0b      	ldr	r3, [pc, #44]	@ (8003830 <HAL_RCC_ClockConfig+0x1bc>)
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	091b      	lsrs	r3, r3, #4
 8003806:	f003 030f 	and.w	r3, r3, #15
 800380a:	490a      	ldr	r1, [pc, #40]	@ (8003834 <HAL_RCC_ClockConfig+0x1c0>)
 800380c:	5ccb      	ldrb	r3, [r1, r3]
 800380e:	fa22 f303 	lsr.w	r3, r2, r3
 8003812:	4a09      	ldr	r2, [pc, #36]	@ (8003838 <HAL_RCC_ClockConfig+0x1c4>)
 8003814:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003816:	4b09      	ldr	r3, [pc, #36]	@ (800383c <HAL_RCC_ClockConfig+0x1c8>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4618      	mov	r0, r3
 800381c:	f7ff f95c 	bl	8002ad8 <HAL_InitTick>

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	40023c00 	.word	0x40023c00
 8003830:	40023800 	.word	0x40023800
 8003834:	08009044 	.word	0x08009044
 8003838:	20000014 	.word	0x20000014
 800383c:	20000018 	.word	0x20000018

08003840 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003840:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003844:	b094      	sub	sp, #80	@ 0x50
 8003846:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003848:	2300      	movs	r3, #0
 800384a:	647b      	str	r3, [r7, #68]	@ 0x44
 800384c:	2300      	movs	r3, #0
 800384e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003850:	2300      	movs	r3, #0
 8003852:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003854:	2300      	movs	r3, #0
 8003856:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003858:	4b79      	ldr	r3, [pc, #484]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x200>)
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f003 030c 	and.w	r3, r3, #12
 8003860:	2b08      	cmp	r3, #8
 8003862:	d00d      	beq.n	8003880 <HAL_RCC_GetSysClockFreq+0x40>
 8003864:	2b08      	cmp	r3, #8
 8003866:	f200 80e1 	bhi.w	8003a2c <HAL_RCC_GetSysClockFreq+0x1ec>
 800386a:	2b00      	cmp	r3, #0
 800386c:	d002      	beq.n	8003874 <HAL_RCC_GetSysClockFreq+0x34>
 800386e:	2b04      	cmp	r3, #4
 8003870:	d003      	beq.n	800387a <HAL_RCC_GetSysClockFreq+0x3a>
 8003872:	e0db      	b.n	8003a2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003874:	4b73      	ldr	r3, [pc, #460]	@ (8003a44 <HAL_RCC_GetSysClockFreq+0x204>)
 8003876:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003878:	e0db      	b.n	8003a32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800387a:	4b73      	ldr	r3, [pc, #460]	@ (8003a48 <HAL_RCC_GetSysClockFreq+0x208>)
 800387c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800387e:	e0d8      	b.n	8003a32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003880:	4b6f      	ldr	r3, [pc, #444]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x200>)
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003888:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800388a:	4b6d      	ldr	r3, [pc, #436]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x200>)
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d063      	beq.n	800395e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003896:	4b6a      	ldr	r3, [pc, #424]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x200>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	099b      	lsrs	r3, r3, #6
 800389c:	2200      	movs	r2, #0
 800389e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80038a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80038a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80038aa:	2300      	movs	r3, #0
 80038ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80038ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80038b2:	4622      	mov	r2, r4
 80038b4:	462b      	mov	r3, r5
 80038b6:	f04f 0000 	mov.w	r0, #0
 80038ba:	f04f 0100 	mov.w	r1, #0
 80038be:	0159      	lsls	r1, r3, #5
 80038c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038c4:	0150      	lsls	r0, r2, #5
 80038c6:	4602      	mov	r2, r0
 80038c8:	460b      	mov	r3, r1
 80038ca:	4621      	mov	r1, r4
 80038cc:	1a51      	subs	r1, r2, r1
 80038ce:	6139      	str	r1, [r7, #16]
 80038d0:	4629      	mov	r1, r5
 80038d2:	eb63 0301 	sbc.w	r3, r3, r1
 80038d6:	617b      	str	r3, [r7, #20]
 80038d8:	f04f 0200 	mov.w	r2, #0
 80038dc:	f04f 0300 	mov.w	r3, #0
 80038e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038e4:	4659      	mov	r1, fp
 80038e6:	018b      	lsls	r3, r1, #6
 80038e8:	4651      	mov	r1, sl
 80038ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038ee:	4651      	mov	r1, sl
 80038f0:	018a      	lsls	r2, r1, #6
 80038f2:	4651      	mov	r1, sl
 80038f4:	ebb2 0801 	subs.w	r8, r2, r1
 80038f8:	4659      	mov	r1, fp
 80038fa:	eb63 0901 	sbc.w	r9, r3, r1
 80038fe:	f04f 0200 	mov.w	r2, #0
 8003902:	f04f 0300 	mov.w	r3, #0
 8003906:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800390a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800390e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003912:	4690      	mov	r8, r2
 8003914:	4699      	mov	r9, r3
 8003916:	4623      	mov	r3, r4
 8003918:	eb18 0303 	adds.w	r3, r8, r3
 800391c:	60bb      	str	r3, [r7, #8]
 800391e:	462b      	mov	r3, r5
 8003920:	eb49 0303 	adc.w	r3, r9, r3
 8003924:	60fb      	str	r3, [r7, #12]
 8003926:	f04f 0200 	mov.w	r2, #0
 800392a:	f04f 0300 	mov.w	r3, #0
 800392e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003932:	4629      	mov	r1, r5
 8003934:	024b      	lsls	r3, r1, #9
 8003936:	4621      	mov	r1, r4
 8003938:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800393c:	4621      	mov	r1, r4
 800393e:	024a      	lsls	r2, r1, #9
 8003940:	4610      	mov	r0, r2
 8003942:	4619      	mov	r1, r3
 8003944:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003946:	2200      	movs	r2, #0
 8003948:	62bb      	str	r3, [r7, #40]	@ 0x28
 800394a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800394c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003950:	f7fc fc8e 	bl	8000270 <__aeabi_uldivmod>
 8003954:	4602      	mov	r2, r0
 8003956:	460b      	mov	r3, r1
 8003958:	4613      	mov	r3, r2
 800395a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800395c:	e058      	b.n	8003a10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800395e:	4b38      	ldr	r3, [pc, #224]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x200>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	099b      	lsrs	r3, r3, #6
 8003964:	2200      	movs	r2, #0
 8003966:	4618      	mov	r0, r3
 8003968:	4611      	mov	r1, r2
 800396a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800396e:	623b      	str	r3, [r7, #32]
 8003970:	2300      	movs	r3, #0
 8003972:	627b      	str	r3, [r7, #36]	@ 0x24
 8003974:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003978:	4642      	mov	r2, r8
 800397a:	464b      	mov	r3, r9
 800397c:	f04f 0000 	mov.w	r0, #0
 8003980:	f04f 0100 	mov.w	r1, #0
 8003984:	0159      	lsls	r1, r3, #5
 8003986:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800398a:	0150      	lsls	r0, r2, #5
 800398c:	4602      	mov	r2, r0
 800398e:	460b      	mov	r3, r1
 8003990:	4641      	mov	r1, r8
 8003992:	ebb2 0a01 	subs.w	sl, r2, r1
 8003996:	4649      	mov	r1, r9
 8003998:	eb63 0b01 	sbc.w	fp, r3, r1
 800399c:	f04f 0200 	mov.w	r2, #0
 80039a0:	f04f 0300 	mov.w	r3, #0
 80039a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80039a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80039ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80039b0:	ebb2 040a 	subs.w	r4, r2, sl
 80039b4:	eb63 050b 	sbc.w	r5, r3, fp
 80039b8:	f04f 0200 	mov.w	r2, #0
 80039bc:	f04f 0300 	mov.w	r3, #0
 80039c0:	00eb      	lsls	r3, r5, #3
 80039c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039c6:	00e2      	lsls	r2, r4, #3
 80039c8:	4614      	mov	r4, r2
 80039ca:	461d      	mov	r5, r3
 80039cc:	4643      	mov	r3, r8
 80039ce:	18e3      	adds	r3, r4, r3
 80039d0:	603b      	str	r3, [r7, #0]
 80039d2:	464b      	mov	r3, r9
 80039d4:	eb45 0303 	adc.w	r3, r5, r3
 80039d8:	607b      	str	r3, [r7, #4]
 80039da:	f04f 0200 	mov.w	r2, #0
 80039de:	f04f 0300 	mov.w	r3, #0
 80039e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039e6:	4629      	mov	r1, r5
 80039e8:	028b      	lsls	r3, r1, #10
 80039ea:	4621      	mov	r1, r4
 80039ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039f0:	4621      	mov	r1, r4
 80039f2:	028a      	lsls	r2, r1, #10
 80039f4:	4610      	mov	r0, r2
 80039f6:	4619      	mov	r1, r3
 80039f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039fa:	2200      	movs	r2, #0
 80039fc:	61bb      	str	r3, [r7, #24]
 80039fe:	61fa      	str	r2, [r7, #28]
 8003a00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a04:	f7fc fc34 	bl	8000270 <__aeabi_uldivmod>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a10:	4b0b      	ldr	r3, [pc, #44]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	0c1b      	lsrs	r3, r3, #16
 8003a16:	f003 0303 	and.w	r3, r3, #3
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	005b      	lsls	r3, r3, #1
 8003a1e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003a20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a28:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a2a:	e002      	b.n	8003a32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a2c:	4b05      	ldr	r3, [pc, #20]	@ (8003a44 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a2e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3750      	adds	r7, #80	@ 0x50
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a3e:	bf00      	nop
 8003a40:	40023800 	.word	0x40023800
 8003a44:	00f42400 	.word	0x00f42400
 8003a48:	007a1200 	.word	0x007a1200

08003a4c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d101      	bne.n	8003a5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e07b      	b.n	8003b56 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d108      	bne.n	8003a78 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a6e:	d009      	beq.n	8003a84 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	61da      	str	r2, [r3, #28]
 8003a76:	e005      	b.n	8003a84 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d106      	bne.n	8003aa4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f7fe fd64 	bl	800256c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003aba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003acc:	431a      	orrs	r2, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	431a      	orrs	r2, r3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	431a      	orrs	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003af4:	431a      	orrs	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	69db      	ldr	r3, [r3, #28]
 8003afa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003afe:	431a      	orrs	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b08:	ea42 0103 	orr.w	r1, r2, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b10:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	699b      	ldr	r3, [r3, #24]
 8003b20:	0c1b      	lsrs	r3, r3, #16
 8003b22:	f003 0104 	and.w	r1, r3, #4
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2a:	f003 0210 	and.w	r2, r3, #16
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	69da      	ldr	r2, [r3, #28]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b44:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3708      	adds	r7, #8
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}

08003b5e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b088      	sub	sp, #32
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	60f8      	str	r0, [r7, #12]
 8003b66:	60b9      	str	r1, [r7, #8]
 8003b68:	603b      	str	r3, [r7, #0]
 8003b6a:	4613      	mov	r3, r2
 8003b6c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d101      	bne.n	8003b80 <HAL_SPI_Transmit+0x22>
 8003b7c:	2302      	movs	r3, #2
 8003b7e:	e126      	b.n	8003dce <HAL_SPI_Transmit+0x270>
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b88:	f7fe ffea 	bl	8002b60 <HAL_GetTick>
 8003b8c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003b8e:	88fb      	ldrh	r3, [r7, #6]
 8003b90:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d002      	beq.n	8003ba4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003b9e:	2302      	movs	r3, #2
 8003ba0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003ba2:	e10b      	b.n	8003dbc <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d002      	beq.n	8003bb0 <HAL_SPI_Transmit+0x52>
 8003baa:	88fb      	ldrh	r3, [r7, #6]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d102      	bne.n	8003bb6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003bb4:	e102      	b.n	8003dbc <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2203      	movs	r2, #3
 8003bba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	68ba      	ldr	r2, [r7, #8]
 8003bc8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	88fa      	ldrh	r2, [r7, #6]
 8003bce:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	88fa      	ldrh	r2, [r7, #6]
 8003bd4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2200      	movs	r2, #0
 8003be6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2200      	movs	r2, #0
 8003bec:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bfc:	d10f      	bne.n	8003c1e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c0c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c1c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c28:	2b40      	cmp	r3, #64	@ 0x40
 8003c2a:	d007      	beq.n	8003c3c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c3a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c44:	d14b      	bne.n	8003cde <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d002      	beq.n	8003c54 <HAL_SPI_Transmit+0xf6>
 8003c4e:	8afb      	ldrh	r3, [r7, #22]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d13e      	bne.n	8003cd2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c58:	881a      	ldrh	r2, [r3, #0]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c64:	1c9a      	adds	r2, r3, #2
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	3b01      	subs	r3, #1
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003c78:	e02b      	b.n	8003cd2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d112      	bne.n	8003cae <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c8c:	881a      	ldrh	r2, [r3, #0]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c98:	1c9a      	adds	r2, r3, #2
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	3b01      	subs	r3, #1
 8003ca6:	b29a      	uxth	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003cac:	e011      	b.n	8003cd2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cae:	f7fe ff57 	bl	8002b60 <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	683a      	ldr	r2, [r7, #0]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d803      	bhi.n	8003cc6 <HAL_SPI_Transmit+0x168>
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003cc4:	d102      	bne.n	8003ccc <HAL_SPI_Transmit+0x16e>
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d102      	bne.n	8003cd2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003cd0:	e074      	b.n	8003dbc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d1ce      	bne.n	8003c7a <HAL_SPI_Transmit+0x11c>
 8003cdc:	e04c      	b.n	8003d78 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d002      	beq.n	8003cec <HAL_SPI_Transmit+0x18e>
 8003ce6:	8afb      	ldrh	r3, [r7, #22]
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d140      	bne.n	8003d6e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	330c      	adds	r3, #12
 8003cf6:	7812      	ldrb	r2, [r2, #0]
 8003cf8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cfe:	1c5a      	adds	r2, r3, #1
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	3b01      	subs	r3, #1
 8003d0c:	b29a      	uxth	r2, r3
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003d12:	e02c      	b.n	8003d6e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d113      	bne.n	8003d4a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	330c      	adds	r3, #12
 8003d2c:	7812      	ldrb	r2, [r2, #0]
 8003d2e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d34:	1c5a      	adds	r2, r3, #1
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	3b01      	subs	r3, #1
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003d48:	e011      	b.n	8003d6e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d4a:	f7fe ff09 	bl	8002b60 <HAL_GetTick>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	683a      	ldr	r2, [r7, #0]
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d803      	bhi.n	8003d62 <HAL_SPI_Transmit+0x204>
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d60:	d102      	bne.n	8003d68 <HAL_SPI_Transmit+0x20a>
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d102      	bne.n	8003d6e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003d6c:	e026      	b.n	8003dbc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d1cd      	bne.n	8003d14 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d78:	69ba      	ldr	r2, [r7, #24]
 8003d7a:	6839      	ldr	r1, [r7, #0]
 8003d7c:	68f8      	ldr	r0, [r7, #12]
 8003d7e:	f000 fbcb 	bl	8004518 <SPI_EndRxTxTransaction>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d002      	beq.n	8003d8e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d10a      	bne.n	8003dac <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d96:	2300      	movs	r3, #0
 8003d98:	613b      	str	r3, [r7, #16]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	613b      	str	r3, [r7, #16]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	613b      	str	r3, [r7, #16]
 8003daa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d002      	beq.n	8003dba <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	77fb      	strb	r3, [r7, #31]
 8003db8:	e000      	b.n	8003dbc <HAL_SPI_Transmit+0x25e>
  }

error:
 8003dba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003dcc:	7ffb      	ldrb	r3, [r7, #31]
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3720      	adds	r7, #32
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}

08003dd6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dd6:	b580      	push	{r7, lr}
 8003dd8:	b088      	sub	sp, #32
 8003dda:	af02      	add	r7, sp, #8
 8003ddc:	60f8      	str	r0, [r7, #12]
 8003dde:	60b9      	str	r1, [r7, #8]
 8003de0:	603b      	str	r3, [r7, #0]
 8003de2:	4613      	mov	r3, r2
 8003de4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003de6:	2300      	movs	r3, #0
 8003de8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003df2:	d112      	bne.n	8003e1a <HAL_SPI_Receive+0x44>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d10e      	bne.n	8003e1a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2204      	movs	r2, #4
 8003e00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003e04:	88fa      	ldrh	r2, [r7, #6]
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	9300      	str	r3, [sp, #0]
 8003e0a:	4613      	mov	r3, r2
 8003e0c:	68ba      	ldr	r2, [r7, #8]
 8003e0e:	68b9      	ldr	r1, [r7, #8]
 8003e10:	68f8      	ldr	r0, [r7, #12]
 8003e12:	f000 f8f1 	bl	8003ff8 <HAL_SPI_TransmitReceive>
 8003e16:	4603      	mov	r3, r0
 8003e18:	e0ea      	b.n	8003ff0 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d101      	bne.n	8003e28 <HAL_SPI_Receive+0x52>
 8003e24:	2302      	movs	r3, #2
 8003e26:	e0e3      	b.n	8003ff0 <HAL_SPI_Receive+0x21a>
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e30:	f7fe fe96 	bl	8002b60 <HAL_GetTick>
 8003e34:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d002      	beq.n	8003e48 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003e42:	2302      	movs	r3, #2
 8003e44:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003e46:	e0ca      	b.n	8003fde <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d002      	beq.n	8003e54 <HAL_SPI_Receive+0x7e>
 8003e4e:	88fb      	ldrh	r3, [r7, #6]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d102      	bne.n	8003e5a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003e58:	e0c1      	b.n	8003fde <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2204      	movs	r2, #4
 8003e5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2200      	movs	r2, #0
 8003e66:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	68ba      	ldr	r2, [r7, #8]
 8003e6c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	88fa      	ldrh	r2, [r7, #6]
 8003e72:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	88fa      	ldrh	r2, [r7, #6]
 8003e78:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2200      	movs	r2, #0
 8003e96:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ea0:	d10f      	bne.n	8003ec2 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003eb0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003ec0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ecc:	2b40      	cmp	r3, #64	@ 0x40
 8003ece:	d007      	beq.n	8003ee0 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ede:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d162      	bne.n	8003fae <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003ee8:	e02e      	b.n	8003f48 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d115      	bne.n	8003f24 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f103 020c 	add.w	r2, r3, #12
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f04:	7812      	ldrb	r2, [r2, #0]
 8003f06:	b2d2      	uxtb	r2, r2
 8003f08:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f0e:	1c5a      	adds	r2, r3, #1
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	b29a      	uxth	r2, r3
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f22:	e011      	b.n	8003f48 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f24:	f7fe fe1c 	bl	8002b60 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	683a      	ldr	r2, [r7, #0]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d803      	bhi.n	8003f3c <HAL_SPI_Receive+0x166>
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f3a:	d102      	bne.n	8003f42 <HAL_SPI_Receive+0x16c>
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d102      	bne.n	8003f48 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003f46:	e04a      	b.n	8003fde <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1cb      	bne.n	8003eea <HAL_SPI_Receive+0x114>
 8003f52:	e031      	b.n	8003fb8 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d113      	bne.n	8003f8a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68da      	ldr	r2, [r3, #12]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f6c:	b292      	uxth	r2, r2
 8003f6e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f74:	1c9a      	adds	r2, r3, #2
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	3b01      	subs	r3, #1
 8003f82:	b29a      	uxth	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f88:	e011      	b.n	8003fae <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f8a:	f7fe fde9 	bl	8002b60 <HAL_GetTick>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	1ad3      	subs	r3, r2, r3
 8003f94:	683a      	ldr	r2, [r7, #0]
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d803      	bhi.n	8003fa2 <HAL_SPI_Receive+0x1cc>
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003fa0:	d102      	bne.n	8003fa8 <HAL_SPI_Receive+0x1d2>
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d102      	bne.n	8003fae <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003fac:	e017      	b.n	8003fde <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d1cd      	bne.n	8003f54 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003fb8:	693a      	ldr	r2, [r7, #16]
 8003fba:	6839      	ldr	r1, [r7, #0]
 8003fbc:	68f8      	ldr	r0, [r7, #12]
 8003fbe:	f000 fa45 	bl	800444c <SPI_EndRxTransaction>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d002      	beq.n	8003fce <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2220      	movs	r2, #32
 8003fcc:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d002      	beq.n	8003fdc <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	75fb      	strb	r3, [r7, #23]
 8003fda:	e000      	b.n	8003fde <HAL_SPI_Receive+0x208>
  }

error :
 8003fdc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3718      	adds	r7, #24
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b08c      	sub	sp, #48	@ 0x30
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	60b9      	str	r1, [r7, #8]
 8004002:	607a      	str	r2, [r7, #4]
 8004004:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004006:	2301      	movs	r3, #1
 8004008:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800400a:	2300      	movs	r3, #0
 800400c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004016:	2b01      	cmp	r3, #1
 8004018:	d101      	bne.n	800401e <HAL_SPI_TransmitReceive+0x26>
 800401a:	2302      	movs	r3, #2
 800401c:	e18a      	b.n	8004334 <HAL_SPI_TransmitReceive+0x33c>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2201      	movs	r2, #1
 8004022:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004026:	f7fe fd9b 	bl	8002b60 <HAL_GetTick>
 800402a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004032:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800403c:	887b      	ldrh	r3, [r7, #2]
 800403e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004040:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004044:	2b01      	cmp	r3, #1
 8004046:	d00f      	beq.n	8004068 <HAL_SPI_TransmitReceive+0x70>
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800404e:	d107      	bne.n	8004060 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d103      	bne.n	8004060 <HAL_SPI_TransmitReceive+0x68>
 8004058:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800405c:	2b04      	cmp	r3, #4
 800405e:	d003      	beq.n	8004068 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004060:	2302      	movs	r3, #2
 8004062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8004066:	e15b      	b.n	8004320 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d005      	beq.n	800407a <HAL_SPI_TransmitReceive+0x82>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d002      	beq.n	800407a <HAL_SPI_TransmitReceive+0x82>
 8004074:	887b      	ldrh	r3, [r7, #2]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d103      	bne.n	8004082 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8004080:	e14e      	b.n	8004320 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004088:	b2db      	uxtb	r3, r3
 800408a:	2b04      	cmp	r3, #4
 800408c:	d003      	beq.n	8004096 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2205      	movs	r2, #5
 8004092:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	887a      	ldrh	r2, [r7, #2]
 80040a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	887a      	ldrh	r2, [r7, #2]
 80040ac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	68ba      	ldr	r2, [r7, #8]
 80040b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	887a      	ldrh	r2, [r7, #2]
 80040b8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	887a      	ldrh	r2, [r7, #2]
 80040be:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2200      	movs	r2, #0
 80040c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040d6:	2b40      	cmp	r3, #64	@ 0x40
 80040d8:	d007      	beq.n	80040ea <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040f2:	d178      	bne.n	80041e6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d002      	beq.n	8004102 <HAL_SPI_TransmitReceive+0x10a>
 80040fc:	8b7b      	ldrh	r3, [r7, #26]
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d166      	bne.n	80041d0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004106:	881a      	ldrh	r2, [r3, #0]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004112:	1c9a      	adds	r2, r3, #2
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800411c:	b29b      	uxth	r3, r3
 800411e:	3b01      	subs	r3, #1
 8004120:	b29a      	uxth	r2, r3
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004126:	e053      	b.n	80041d0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	2b02      	cmp	r3, #2
 8004134:	d11b      	bne.n	800416e <HAL_SPI_TransmitReceive+0x176>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800413a:	b29b      	uxth	r3, r3
 800413c:	2b00      	cmp	r3, #0
 800413e:	d016      	beq.n	800416e <HAL_SPI_TransmitReceive+0x176>
 8004140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004142:	2b01      	cmp	r3, #1
 8004144:	d113      	bne.n	800416e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800414a:	881a      	ldrh	r2, [r3, #0]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004156:	1c9a      	adds	r2, r3, #2
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004160:	b29b      	uxth	r3, r3
 8004162:	3b01      	subs	r3, #1
 8004164:	b29a      	uxth	r2, r3
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800416a:	2300      	movs	r3, #0
 800416c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f003 0301 	and.w	r3, r3, #1
 8004178:	2b01      	cmp	r3, #1
 800417a:	d119      	bne.n	80041b0 <HAL_SPI_TransmitReceive+0x1b8>
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004180:	b29b      	uxth	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d014      	beq.n	80041b0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68da      	ldr	r2, [r3, #12]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004190:	b292      	uxth	r2, r2
 8004192:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004198:	1c9a      	adds	r2, r3, #2
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	3b01      	subs	r3, #1
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80041ac:	2301      	movs	r3, #1
 80041ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80041b0:	f7fe fcd6 	bl	8002b60 <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80041bc:	429a      	cmp	r2, r3
 80041be:	d807      	bhi.n	80041d0 <HAL_SPI_TransmitReceive+0x1d8>
 80041c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041c6:	d003      	beq.n	80041d0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80041ce:	e0a7      	b.n	8004320 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1a6      	bne.n	8004128 <HAL_SPI_TransmitReceive+0x130>
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041de:	b29b      	uxth	r3, r3
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d1a1      	bne.n	8004128 <HAL_SPI_TransmitReceive+0x130>
 80041e4:	e07c      	b.n	80042e0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d002      	beq.n	80041f4 <HAL_SPI_TransmitReceive+0x1fc>
 80041ee:	8b7b      	ldrh	r3, [r7, #26]
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d16b      	bne.n	80042cc <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	330c      	adds	r3, #12
 80041fe:	7812      	ldrb	r2, [r2, #0]
 8004200:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004206:	1c5a      	adds	r2, r3, #1
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004210:	b29b      	uxth	r3, r3
 8004212:	3b01      	subs	r3, #1
 8004214:	b29a      	uxth	r2, r3
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800421a:	e057      	b.n	80042cc <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f003 0302 	and.w	r3, r3, #2
 8004226:	2b02      	cmp	r3, #2
 8004228:	d11c      	bne.n	8004264 <HAL_SPI_TransmitReceive+0x26c>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800422e:	b29b      	uxth	r3, r3
 8004230:	2b00      	cmp	r3, #0
 8004232:	d017      	beq.n	8004264 <HAL_SPI_TransmitReceive+0x26c>
 8004234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004236:	2b01      	cmp	r3, #1
 8004238:	d114      	bne.n	8004264 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	330c      	adds	r3, #12
 8004244:	7812      	ldrb	r2, [r2, #0]
 8004246:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800424c:	1c5a      	adds	r2, r3, #1
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004256:	b29b      	uxth	r3, r3
 8004258:	3b01      	subs	r3, #1
 800425a:	b29a      	uxth	r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004260:	2300      	movs	r3, #0
 8004262:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	2b01      	cmp	r3, #1
 8004270:	d119      	bne.n	80042a6 <HAL_SPI_TransmitReceive+0x2ae>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004276:	b29b      	uxth	r3, r3
 8004278:	2b00      	cmp	r3, #0
 800427a:	d014      	beq.n	80042a6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68da      	ldr	r2, [r3, #12]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004286:	b2d2      	uxtb	r2, r2
 8004288:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800428e:	1c5a      	adds	r2, r3, #1
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004298:	b29b      	uxth	r3, r3
 800429a:	3b01      	subs	r3, #1
 800429c:	b29a      	uxth	r2, r3
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80042a2:	2301      	movs	r3, #1
 80042a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80042a6:	f7fe fc5b 	bl	8002b60 <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d803      	bhi.n	80042be <HAL_SPI_TransmitReceive+0x2c6>
 80042b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042bc:	d102      	bne.n	80042c4 <HAL_SPI_TransmitReceive+0x2cc>
 80042be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d103      	bne.n	80042cc <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80042c4:	2303      	movs	r3, #3
 80042c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80042ca:	e029      	b.n	8004320 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d1a2      	bne.n	800421c <HAL_SPI_TransmitReceive+0x224>
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042da:	b29b      	uxth	r3, r3
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d19d      	bne.n	800421c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042e2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80042e4:	68f8      	ldr	r0, [r7, #12]
 80042e6:	f000 f917 	bl	8004518 <SPI_EndRxTxTransaction>
 80042ea:	4603      	mov	r3, r0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d006      	beq.n	80042fe <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2220      	movs	r2, #32
 80042fa:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80042fc:	e010      	b.n	8004320 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d10b      	bne.n	800431e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004306:	2300      	movs	r3, #0
 8004308:	617b      	str	r3, [r7, #20]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	617b      	str	r3, [r7, #20]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	617b      	str	r3, [r7, #20]
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	e000      	b.n	8004320 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800431e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004330:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8004334:	4618      	mov	r0, r3
 8004336:	3730      	adds	r7, #48	@ 0x30
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}

0800433c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b088      	sub	sp, #32
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	603b      	str	r3, [r7, #0]
 8004348:	4613      	mov	r3, r2
 800434a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800434c:	f7fe fc08 	bl	8002b60 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004354:	1a9b      	subs	r3, r3, r2
 8004356:	683a      	ldr	r2, [r7, #0]
 8004358:	4413      	add	r3, r2
 800435a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800435c:	f7fe fc00 	bl	8002b60 <HAL_GetTick>
 8004360:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004362:	4b39      	ldr	r3, [pc, #228]	@ (8004448 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	015b      	lsls	r3, r3, #5
 8004368:	0d1b      	lsrs	r3, r3, #20
 800436a:	69fa      	ldr	r2, [r7, #28]
 800436c:	fb02 f303 	mul.w	r3, r2, r3
 8004370:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004372:	e054      	b.n	800441e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800437a:	d050      	beq.n	800441e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800437c:	f7fe fbf0 	bl	8002b60 <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	69fa      	ldr	r2, [r7, #28]
 8004388:	429a      	cmp	r2, r3
 800438a:	d902      	bls.n	8004392 <SPI_WaitFlagStateUntilTimeout+0x56>
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d13d      	bne.n	800440e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	685a      	ldr	r2, [r3, #4]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80043a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043aa:	d111      	bne.n	80043d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043b4:	d004      	beq.n	80043c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043be:	d107      	bne.n	80043d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043d8:	d10f      	bne.n	80043fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80043e8:	601a      	str	r2, [r3, #0]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80043f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2201      	movs	r2, #1
 80043fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e017      	b.n	800443e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d101      	bne.n	8004418 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004414:	2300      	movs	r3, #0
 8004416:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	3b01      	subs	r3, #1
 800441c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	689a      	ldr	r2, [r3, #8]
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	4013      	ands	r3, r2
 8004428:	68ba      	ldr	r2, [r7, #8]
 800442a:	429a      	cmp	r2, r3
 800442c:	bf0c      	ite	eq
 800442e:	2301      	moveq	r3, #1
 8004430:	2300      	movne	r3, #0
 8004432:	b2db      	uxtb	r3, r3
 8004434:	461a      	mov	r2, r3
 8004436:	79fb      	ldrb	r3, [r7, #7]
 8004438:	429a      	cmp	r2, r3
 800443a:	d19b      	bne.n	8004374 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800443c:	2300      	movs	r3, #0
}
 800443e:	4618      	mov	r0, r3
 8004440:	3720      	adds	r7, #32
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	20000014 	.word	0x20000014

0800444c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b086      	sub	sp, #24
 8004450:	af02      	add	r7, sp, #8
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004460:	d111      	bne.n	8004486 <SPI_EndRxTransaction+0x3a>
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800446a:	d004      	beq.n	8004476 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004474:	d107      	bne.n	8004486 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004484:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800448e:	d12a      	bne.n	80044e6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004498:	d012      	beq.n	80044c0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	9300      	str	r3, [sp, #0]
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	2200      	movs	r2, #0
 80044a2:	2180      	movs	r1, #128	@ 0x80
 80044a4:	68f8      	ldr	r0, [r7, #12]
 80044a6:	f7ff ff49 	bl	800433c <SPI_WaitFlagStateUntilTimeout>
 80044aa:	4603      	mov	r3, r0
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d02d      	beq.n	800450c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044b4:	f043 0220 	orr.w	r2, r3, #32
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	e026      	b.n	800450e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	9300      	str	r3, [sp, #0]
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	2200      	movs	r2, #0
 80044c8:	2101      	movs	r1, #1
 80044ca:	68f8      	ldr	r0, [r7, #12]
 80044cc:	f7ff ff36 	bl	800433c <SPI_WaitFlagStateUntilTimeout>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d01a      	beq.n	800450c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044da:	f043 0220 	orr.w	r2, r3, #32
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e013      	b.n	800450e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	9300      	str	r3, [sp, #0]
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	2200      	movs	r2, #0
 80044ee:	2101      	movs	r1, #1
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	f7ff ff23 	bl	800433c <SPI_WaitFlagStateUntilTimeout>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d007      	beq.n	800450c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004500:	f043 0220 	orr.w	r2, r3, #32
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004508:	2303      	movs	r3, #3
 800450a:	e000      	b.n	800450e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800450c:	2300      	movs	r3, #0
}
 800450e:	4618      	mov	r0, r3
 8004510:	3710      	adds	r7, #16
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
	...

08004518 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b088      	sub	sp, #32
 800451c:	af02      	add	r7, sp, #8
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004524:	4b1b      	ldr	r3, [pc, #108]	@ (8004594 <SPI_EndRxTxTransaction+0x7c>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a1b      	ldr	r2, [pc, #108]	@ (8004598 <SPI_EndRxTxTransaction+0x80>)
 800452a:	fba2 2303 	umull	r2, r3, r2, r3
 800452e:	0d5b      	lsrs	r3, r3, #21
 8004530:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004534:	fb02 f303 	mul.w	r3, r2, r3
 8004538:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004542:	d112      	bne.n	800456a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	9300      	str	r3, [sp, #0]
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	2200      	movs	r2, #0
 800454c:	2180      	movs	r1, #128	@ 0x80
 800454e:	68f8      	ldr	r0, [r7, #12]
 8004550:	f7ff fef4 	bl	800433c <SPI_WaitFlagStateUntilTimeout>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d016      	beq.n	8004588 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800455e:	f043 0220 	orr.w	r2, r3, #32
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e00f      	b.n	800458a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d00a      	beq.n	8004586 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	3b01      	subs	r3, #1
 8004574:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004580:	2b80      	cmp	r3, #128	@ 0x80
 8004582:	d0f2      	beq.n	800456a <SPI_EndRxTxTransaction+0x52>
 8004584:	e000      	b.n	8004588 <SPI_EndRxTxTransaction+0x70>
        break;
 8004586:	bf00      	nop
  }

  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3718      	adds	r7, #24
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	20000014 	.word	0x20000014
 8004598:	165e9f81 	.word	0x165e9f81

0800459c <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e034      	b.n	800461c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d106      	bne.n	80045cc <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80045c6:	68f8      	ldr	r0, [r7, #12]
 80045c8:	f7fc f908 	bl	80007dc <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	3308      	adds	r3, #8
 80045d4:	4619      	mov	r1, r3
 80045d6:	4610      	mov	r0, r2
 80045d8:	f000 fca6 	bl	8004f28 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6818      	ldr	r0, [r3, #0]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	461a      	mov	r2, r3
 80045e6:	68b9      	ldr	r1, [r7, #8]
 80045e8:	f000 fcf0 	bl	8004fcc <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6858      	ldr	r0, [r3, #4]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	689a      	ldr	r2, [r3, #8]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f8:	6879      	ldr	r1, [r7, #4]
 80045fa:	f000 fd25 	bl	8005048 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68fa      	ldr	r2, [r7, #12]
 8004604:	6892      	ldr	r2, [r2, #8]
 8004606:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	6892      	ldr	r2, [r2, #8]
 8004612:	f041 0101 	orr.w	r1, r1, #1
 8004616:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3710      	adds	r7, #16
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}

08004624 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d101      	bne.n	8004636 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e041      	b.n	80046ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2b00      	cmp	r3, #0
 8004640:	d106      	bne.n	8004650 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f7fe f9b4 	bl	80029b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2202      	movs	r2, #2
 8004654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	3304      	adds	r3, #4
 8004660:	4619      	mov	r1, r3
 8004662:	4610      	mov	r0, r2
 8004664:	f000 fa96 	bl	8004b94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3708      	adds	r7, #8
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
	...

080046c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d001      	beq.n	80046dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e04e      	b.n	800477a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2202      	movs	r2, #2
 80046e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68da      	ldr	r2, [r3, #12]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f042 0201 	orr.w	r2, r2, #1
 80046f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a23      	ldr	r2, [pc, #140]	@ (8004788 <HAL_TIM_Base_Start_IT+0xc4>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d022      	beq.n	8004744 <HAL_TIM_Base_Start_IT+0x80>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004706:	d01d      	beq.n	8004744 <HAL_TIM_Base_Start_IT+0x80>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a1f      	ldr	r2, [pc, #124]	@ (800478c <HAL_TIM_Base_Start_IT+0xc8>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d018      	beq.n	8004744 <HAL_TIM_Base_Start_IT+0x80>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a1e      	ldr	r2, [pc, #120]	@ (8004790 <HAL_TIM_Base_Start_IT+0xcc>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d013      	beq.n	8004744 <HAL_TIM_Base_Start_IT+0x80>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a1c      	ldr	r2, [pc, #112]	@ (8004794 <HAL_TIM_Base_Start_IT+0xd0>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d00e      	beq.n	8004744 <HAL_TIM_Base_Start_IT+0x80>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a1b      	ldr	r2, [pc, #108]	@ (8004798 <HAL_TIM_Base_Start_IT+0xd4>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d009      	beq.n	8004744 <HAL_TIM_Base_Start_IT+0x80>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a19      	ldr	r2, [pc, #100]	@ (800479c <HAL_TIM_Base_Start_IT+0xd8>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d004      	beq.n	8004744 <HAL_TIM_Base_Start_IT+0x80>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a18      	ldr	r2, [pc, #96]	@ (80047a0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d111      	bne.n	8004768 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f003 0307 	and.w	r3, r3, #7
 800474e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2b06      	cmp	r3, #6
 8004754:	d010      	beq.n	8004778 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f042 0201 	orr.w	r2, r2, #1
 8004764:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004766:	e007      	b.n	8004778 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f042 0201 	orr.w	r2, r2, #1
 8004776:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	3714      	adds	r7, #20
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	40010000 	.word	0x40010000
 800478c:	40000400 	.word	0x40000400
 8004790:	40000800 	.word	0x40000800
 8004794:	40000c00 	.word	0x40000c00
 8004798:	40010400 	.word	0x40010400
 800479c:	40014000 	.word	0x40014000
 80047a0:	40001800 	.word	0x40001800

080047a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	691b      	ldr	r3, [r3, #16]
 80047b2:	f003 0302 	and.w	r3, r3, #2
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d122      	bne.n	8004800 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	f003 0302 	and.w	r3, r3, #2
 80047c4:	2b02      	cmp	r3, #2
 80047c6:	d11b      	bne.n	8004800 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f06f 0202 	mvn.w	r2, #2
 80047d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2201      	movs	r2, #1
 80047d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	f003 0303 	and.w	r3, r3, #3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d003      	beq.n	80047ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 f9b5 	bl	8004b56 <HAL_TIM_IC_CaptureCallback>
 80047ec:	e005      	b.n	80047fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f000 f9a7 	bl	8004b42 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f000 f9b8 	bl	8004b6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	691b      	ldr	r3, [r3, #16]
 8004806:	f003 0304 	and.w	r3, r3, #4
 800480a:	2b04      	cmp	r3, #4
 800480c:	d122      	bne.n	8004854 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	f003 0304 	and.w	r3, r3, #4
 8004818:	2b04      	cmp	r3, #4
 800481a:	d11b      	bne.n	8004854 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f06f 0204 	mvn.w	r2, #4
 8004824:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2202      	movs	r2, #2
 800482a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	699b      	ldr	r3, [r3, #24]
 8004832:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004836:	2b00      	cmp	r3, #0
 8004838:	d003      	beq.n	8004842 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f000 f98b 	bl	8004b56 <HAL_TIM_IC_CaptureCallback>
 8004840:	e005      	b.n	800484e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 f97d 	bl	8004b42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 f98e 	bl	8004b6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	691b      	ldr	r3, [r3, #16]
 800485a:	f003 0308 	and.w	r3, r3, #8
 800485e:	2b08      	cmp	r3, #8
 8004860:	d122      	bne.n	80048a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	f003 0308 	and.w	r3, r3, #8
 800486c:	2b08      	cmp	r3, #8
 800486e:	d11b      	bne.n	80048a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f06f 0208 	mvn.w	r2, #8
 8004878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2204      	movs	r2, #4
 800487e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	69db      	ldr	r3, [r3, #28]
 8004886:	f003 0303 	and.w	r3, r3, #3
 800488a:	2b00      	cmp	r3, #0
 800488c:	d003      	beq.n	8004896 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 f961 	bl	8004b56 <HAL_TIM_IC_CaptureCallback>
 8004894:	e005      	b.n	80048a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f000 f953 	bl	8004b42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f000 f964 	bl	8004b6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	691b      	ldr	r3, [r3, #16]
 80048ae:	f003 0310 	and.w	r3, r3, #16
 80048b2:	2b10      	cmp	r3, #16
 80048b4:	d122      	bne.n	80048fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	f003 0310 	and.w	r3, r3, #16
 80048c0:	2b10      	cmp	r3, #16
 80048c2:	d11b      	bne.n	80048fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f06f 0210 	mvn.w	r2, #16
 80048cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2208      	movs	r2, #8
 80048d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	69db      	ldr	r3, [r3, #28]
 80048da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d003      	beq.n	80048ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f000 f937 	bl	8004b56 <HAL_TIM_IC_CaptureCallback>
 80048e8:	e005      	b.n	80048f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f000 f929 	bl	8004b42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f000 f93a 	bl	8004b6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	2b01      	cmp	r3, #1
 8004908:	d10e      	bne.n	8004928 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	f003 0301 	and.w	r3, r3, #1
 8004914:	2b01      	cmp	r3, #1
 8004916:	d107      	bne.n	8004928 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f06f 0201 	mvn.w	r2, #1
 8004920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f7fd fda0 	bl	8002468 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	691b      	ldr	r3, [r3, #16]
 800492e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004932:	2b80      	cmp	r3, #128	@ 0x80
 8004934:	d10e      	bne.n	8004954 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004940:	2b80      	cmp	r3, #128	@ 0x80
 8004942:	d107      	bne.n	8004954 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800494c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f000 fae0 	bl	8004f14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800495e:	2b40      	cmp	r3, #64	@ 0x40
 8004960:	d10e      	bne.n	8004980 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800496c:	2b40      	cmp	r3, #64	@ 0x40
 800496e:	d107      	bne.n	8004980 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004978:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 f8ff 	bl	8004b7e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	f003 0320 	and.w	r3, r3, #32
 800498a:	2b20      	cmp	r3, #32
 800498c:	d10e      	bne.n	80049ac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	f003 0320 	and.w	r3, r3, #32
 8004998:	2b20      	cmp	r3, #32
 800499a:	d107      	bne.n	80049ac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f06f 0220 	mvn.w	r2, #32
 80049a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f000 faaa 	bl	8004f00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049ac:	bf00      	nop
 80049ae:	3708      	adds	r7, #8
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049be:	2300      	movs	r3, #0
 80049c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d101      	bne.n	80049d0 <HAL_TIM_ConfigClockSource+0x1c>
 80049cc:	2302      	movs	r3, #2
 80049ce:	e0b4      	b.n	8004b3a <HAL_TIM_ConfigClockSource+0x186>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2202      	movs	r2, #2
 80049dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80049ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80049f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68ba      	ldr	r2, [r7, #8]
 80049fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a08:	d03e      	beq.n	8004a88 <HAL_TIM_ConfigClockSource+0xd4>
 8004a0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a0e:	f200 8087 	bhi.w	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a16:	f000 8086 	beq.w	8004b26 <HAL_TIM_ConfigClockSource+0x172>
 8004a1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a1e:	d87f      	bhi.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a20:	2b70      	cmp	r3, #112	@ 0x70
 8004a22:	d01a      	beq.n	8004a5a <HAL_TIM_ConfigClockSource+0xa6>
 8004a24:	2b70      	cmp	r3, #112	@ 0x70
 8004a26:	d87b      	bhi.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a28:	2b60      	cmp	r3, #96	@ 0x60
 8004a2a:	d050      	beq.n	8004ace <HAL_TIM_ConfigClockSource+0x11a>
 8004a2c:	2b60      	cmp	r3, #96	@ 0x60
 8004a2e:	d877      	bhi.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a30:	2b50      	cmp	r3, #80	@ 0x50
 8004a32:	d03c      	beq.n	8004aae <HAL_TIM_ConfigClockSource+0xfa>
 8004a34:	2b50      	cmp	r3, #80	@ 0x50
 8004a36:	d873      	bhi.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a38:	2b40      	cmp	r3, #64	@ 0x40
 8004a3a:	d058      	beq.n	8004aee <HAL_TIM_ConfigClockSource+0x13a>
 8004a3c:	2b40      	cmp	r3, #64	@ 0x40
 8004a3e:	d86f      	bhi.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a40:	2b30      	cmp	r3, #48	@ 0x30
 8004a42:	d064      	beq.n	8004b0e <HAL_TIM_ConfigClockSource+0x15a>
 8004a44:	2b30      	cmp	r3, #48	@ 0x30
 8004a46:	d86b      	bhi.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a48:	2b20      	cmp	r3, #32
 8004a4a:	d060      	beq.n	8004b0e <HAL_TIM_ConfigClockSource+0x15a>
 8004a4c:	2b20      	cmp	r3, #32
 8004a4e:	d867      	bhi.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d05c      	beq.n	8004b0e <HAL_TIM_ConfigClockSource+0x15a>
 8004a54:	2b10      	cmp	r3, #16
 8004a56:	d05a      	beq.n	8004b0e <HAL_TIM_ConfigClockSource+0x15a>
 8004a58:	e062      	b.n	8004b20 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6818      	ldr	r0, [r3, #0]
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	6899      	ldr	r1, [r3, #8]
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	685a      	ldr	r2, [r3, #4]
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	f000 f9ad 	bl	8004dc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004a7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	609a      	str	r2, [r3, #8]
      break;
 8004a86:	e04f      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6818      	ldr	r0, [r3, #0]
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	6899      	ldr	r1, [r3, #8]
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	685a      	ldr	r2, [r3, #4]
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	f000 f996 	bl	8004dc8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	689a      	ldr	r2, [r3, #8]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004aaa:	609a      	str	r2, [r3, #8]
      break;
 8004aac:	e03c      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6818      	ldr	r0, [r3, #0]
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	6859      	ldr	r1, [r3, #4]
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	461a      	mov	r2, r3
 8004abc:	f000 f90a 	bl	8004cd4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2150      	movs	r1, #80	@ 0x50
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f000 f963 	bl	8004d92 <TIM_ITRx_SetConfig>
      break;
 8004acc:	e02c      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6818      	ldr	r0, [r3, #0]
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	6859      	ldr	r1, [r3, #4]
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	461a      	mov	r2, r3
 8004adc:	f000 f929 	bl	8004d32 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	2160      	movs	r1, #96	@ 0x60
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f000 f953 	bl	8004d92 <TIM_ITRx_SetConfig>
      break;
 8004aec:	e01c      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6818      	ldr	r0, [r3, #0]
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	6859      	ldr	r1, [r3, #4]
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	461a      	mov	r2, r3
 8004afc:	f000 f8ea 	bl	8004cd4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	2140      	movs	r1, #64	@ 0x40
 8004b06:	4618      	mov	r0, r3
 8004b08:	f000 f943 	bl	8004d92 <TIM_ITRx_SetConfig>
      break;
 8004b0c:	e00c      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4619      	mov	r1, r3
 8004b18:	4610      	mov	r0, r2
 8004b1a:	f000 f93a 	bl	8004d92 <TIM_ITRx_SetConfig>
      break;
 8004b1e:	e003      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	73fb      	strb	r3, [r7, #15]
      break;
 8004b24:	e000      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3710      	adds	r7, #16
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b083      	sub	sp, #12
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b4a:	bf00      	nop
 8004b4c:	370c      	adds	r7, #12
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr

08004b56 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b56:	b480      	push	{r7}
 8004b58:	b083      	sub	sp, #12
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b5e:	bf00      	nop
 8004b60:	370c      	adds	r7, #12
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr

08004b6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b6a:	b480      	push	{r7}
 8004b6c:	b083      	sub	sp, #12
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b72:	bf00      	nop
 8004b74:	370c      	adds	r7, #12
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr

08004b7e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b7e:	b480      	push	{r7}
 8004b80:	b083      	sub	sp, #12
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b86:	bf00      	nop
 8004b88:	370c      	adds	r7, #12
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr
	...

08004b94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a40      	ldr	r2, [pc, #256]	@ (8004ca8 <TIM_Base_SetConfig+0x114>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d013      	beq.n	8004bd4 <TIM_Base_SetConfig+0x40>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bb2:	d00f      	beq.n	8004bd4 <TIM_Base_SetConfig+0x40>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4a3d      	ldr	r2, [pc, #244]	@ (8004cac <TIM_Base_SetConfig+0x118>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d00b      	beq.n	8004bd4 <TIM_Base_SetConfig+0x40>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	4a3c      	ldr	r2, [pc, #240]	@ (8004cb0 <TIM_Base_SetConfig+0x11c>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d007      	beq.n	8004bd4 <TIM_Base_SetConfig+0x40>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	4a3b      	ldr	r2, [pc, #236]	@ (8004cb4 <TIM_Base_SetConfig+0x120>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d003      	beq.n	8004bd4 <TIM_Base_SetConfig+0x40>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	4a3a      	ldr	r2, [pc, #232]	@ (8004cb8 <TIM_Base_SetConfig+0x124>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d108      	bne.n	8004be6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	68fa      	ldr	r2, [r7, #12]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a2f      	ldr	r2, [pc, #188]	@ (8004ca8 <TIM_Base_SetConfig+0x114>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d02b      	beq.n	8004c46 <TIM_Base_SetConfig+0xb2>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bf4:	d027      	beq.n	8004c46 <TIM_Base_SetConfig+0xb2>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a2c      	ldr	r2, [pc, #176]	@ (8004cac <TIM_Base_SetConfig+0x118>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d023      	beq.n	8004c46 <TIM_Base_SetConfig+0xb2>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a2b      	ldr	r2, [pc, #172]	@ (8004cb0 <TIM_Base_SetConfig+0x11c>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d01f      	beq.n	8004c46 <TIM_Base_SetConfig+0xb2>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4a2a      	ldr	r2, [pc, #168]	@ (8004cb4 <TIM_Base_SetConfig+0x120>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d01b      	beq.n	8004c46 <TIM_Base_SetConfig+0xb2>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	4a29      	ldr	r2, [pc, #164]	@ (8004cb8 <TIM_Base_SetConfig+0x124>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d017      	beq.n	8004c46 <TIM_Base_SetConfig+0xb2>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4a28      	ldr	r2, [pc, #160]	@ (8004cbc <TIM_Base_SetConfig+0x128>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d013      	beq.n	8004c46 <TIM_Base_SetConfig+0xb2>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a27      	ldr	r2, [pc, #156]	@ (8004cc0 <TIM_Base_SetConfig+0x12c>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d00f      	beq.n	8004c46 <TIM_Base_SetConfig+0xb2>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a26      	ldr	r2, [pc, #152]	@ (8004cc4 <TIM_Base_SetConfig+0x130>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d00b      	beq.n	8004c46 <TIM_Base_SetConfig+0xb2>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a25      	ldr	r2, [pc, #148]	@ (8004cc8 <TIM_Base_SetConfig+0x134>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d007      	beq.n	8004c46 <TIM_Base_SetConfig+0xb2>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a24      	ldr	r2, [pc, #144]	@ (8004ccc <TIM_Base_SetConfig+0x138>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d003      	beq.n	8004c46 <TIM_Base_SetConfig+0xb2>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a23      	ldr	r2, [pc, #140]	@ (8004cd0 <TIM_Base_SetConfig+0x13c>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d108      	bne.n	8004c58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	68fa      	ldr	r2, [r7, #12]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	689a      	ldr	r2, [r3, #8]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	4a0a      	ldr	r2, [pc, #40]	@ (8004ca8 <TIM_Base_SetConfig+0x114>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d003      	beq.n	8004c8c <TIM_Base_SetConfig+0xf8>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4a0c      	ldr	r2, [pc, #48]	@ (8004cb8 <TIM_Base_SetConfig+0x124>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d103      	bne.n	8004c94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	691a      	ldr	r2, [r3, #16]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	615a      	str	r2, [r3, #20]
}
 8004c9a:	bf00      	nop
 8004c9c:	3714      	adds	r7, #20
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	40010000 	.word	0x40010000
 8004cac:	40000400 	.word	0x40000400
 8004cb0:	40000800 	.word	0x40000800
 8004cb4:	40000c00 	.word	0x40000c00
 8004cb8:	40010400 	.word	0x40010400
 8004cbc:	40014000 	.word	0x40014000
 8004cc0:	40014400 	.word	0x40014400
 8004cc4:	40014800 	.word	0x40014800
 8004cc8:	40001800 	.word	0x40001800
 8004ccc:	40001c00 	.word	0x40001c00
 8004cd0:	40002000 	.word	0x40002000

08004cd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b087      	sub	sp, #28
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6a1b      	ldr	r3, [r3, #32]
 8004ce4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6a1b      	ldr	r3, [r3, #32]
 8004cea:	f023 0201 	bic.w	r2, r3, #1
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	699b      	ldr	r3, [r3, #24]
 8004cf6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	011b      	lsls	r3, r3, #4
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	f023 030a 	bic.w	r3, r3, #10
 8004d10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d12:	697a      	ldr	r2, [r7, #20]
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	693a      	ldr	r2, [r7, #16]
 8004d1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	621a      	str	r2, [r3, #32]
}
 8004d26:	bf00      	nop
 8004d28:	371c      	adds	r7, #28
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr

08004d32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d32:	b480      	push	{r7}
 8004d34:	b087      	sub	sp, #28
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	60f8      	str	r0, [r7, #12]
 8004d3a:	60b9      	str	r1, [r7, #8]
 8004d3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6a1b      	ldr	r3, [r3, #32]
 8004d42:	f023 0210 	bic.w	r2, r3, #16
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	699b      	ldr	r3, [r3, #24]
 8004d4e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6a1b      	ldr	r3, [r3, #32]
 8004d54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d5c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	031b      	lsls	r3, r3, #12
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d6e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	011b      	lsls	r3, r3, #4
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	697a      	ldr	r2, [r7, #20]
 8004d7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	693a      	ldr	r2, [r7, #16]
 8004d84:	621a      	str	r2, [r3, #32]
}
 8004d86:	bf00      	nop
 8004d88:	371c      	adds	r7, #28
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr

08004d92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d92:	b480      	push	{r7}
 8004d94:	b085      	sub	sp, #20
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
 8004d9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004da8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004daa:	683a      	ldr	r2, [r7, #0]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	f043 0307 	orr.w	r3, r3, #7
 8004db4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	609a      	str	r2, [r3, #8]
}
 8004dbc:	bf00      	nop
 8004dbe:	3714      	adds	r7, #20
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b087      	sub	sp, #28
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	607a      	str	r2, [r7, #4]
 8004dd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004de2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	021a      	lsls	r2, r3, #8
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	431a      	orrs	r2, r3
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	697a      	ldr	r2, [r7, #20]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	697a      	ldr	r2, [r7, #20]
 8004dfa:	609a      	str	r2, [r3, #8]
}
 8004dfc:	bf00      	nop
 8004dfe:	371c      	adds	r7, #28
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b085      	sub	sp, #20
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e18:	2b01      	cmp	r3, #1
 8004e1a:	d101      	bne.n	8004e20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e1c:	2302      	movs	r3, #2
 8004e1e:	e05a      	b.n	8004ed6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2202      	movs	r2, #2
 8004e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68fa      	ldr	r2, [r7, #12]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a21      	ldr	r2, [pc, #132]	@ (8004ee4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d022      	beq.n	8004eaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e6c:	d01d      	beq.n	8004eaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a1d      	ldr	r2, [pc, #116]	@ (8004ee8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d018      	beq.n	8004eaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a1b      	ldr	r2, [pc, #108]	@ (8004eec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d013      	beq.n	8004eaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a1a      	ldr	r2, [pc, #104]	@ (8004ef0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d00e      	beq.n	8004eaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a18      	ldr	r2, [pc, #96]	@ (8004ef4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d009      	beq.n	8004eaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a17      	ldr	r2, [pc, #92]	@ (8004ef8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d004      	beq.n	8004eaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a15      	ldr	r2, [pc, #84]	@ (8004efc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d10c      	bne.n	8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004eb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	68ba      	ldr	r2, [r7, #8]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	68ba      	ldr	r2, [r7, #8]
 8004ec2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3714      	adds	r7, #20
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	40010000 	.word	0x40010000
 8004ee8:	40000400 	.word	0x40000400
 8004eec:	40000800 	.word	0x40000800
 8004ef0:	40000c00 	.word	0x40000c00
 8004ef4:	40010400 	.word	0x40010400
 8004ef8:	40014000 	.word	0x40014000
 8004efc:	40001800 	.word	0x40001800

08004f00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f08:	bf00      	nop
 8004f0a:	370c      	adds	r7, #12
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr

08004f14 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f1c:	bf00      	nop
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8004f28:	b480      	push	{r7}
 8004f2a:	b085      	sub	sp, #20
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8004f32:	2300      	movs	r3, #0
 8004f34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f40:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	4b20      	ldr	r3, [pc, #128]	@ (8004fc8 <FSMC_NORSRAM_Init+0xa0>)
 8004f46:	4013      	ands	r3, r2
 8004f48:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004f52:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8004f58:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8004f5e:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8004f64:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8004f6a:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8004f70:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8004f76:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                     Init->WriteOperation       |\
 8004f7c:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     Init->WaitSignal           |\
 8004f82:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                     Init->ExtendedMode         |\
 8004f88:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                     Init->AsynchronousWait     |\
 8004f8e:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                     Init->PageSize             |\
 8004f94:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004f96:	68fa      	ldr	r2, [r7, #12]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	2b08      	cmp	r3, #8
 8004fa2:	d103      	bne.n	8004fac <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004faa:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	68f9      	ldr	r1, [r7, #12]
 8004fb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3714      	adds	r7, #20
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	fff00080 	.word	0xfff00080

08004fcc <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b087      	sub	sp, #28
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	60b9      	str	r1, [r7, #8]
 8004fd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	1c5a      	adds	r2, r3, #1
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fe6:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004fee:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004ffa:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8005002:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800500a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	691b      	ldr	r3, [r3, #16]
 8005010:	3b01      	subs	r3, #1
 8005012:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005014:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	695b      	ldr	r3, [r3, #20]
 800501a:	3b02      	subs	r3, #2
 800501c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800501e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005024:	4313      	orrs	r3, r2
 8005026:	697a      	ldr	r2, [r7, #20]
 8005028:	4313      	orrs	r3, r2
 800502a:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	1c5a      	adds	r2, r3, #1
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6979      	ldr	r1, [r7, #20]
 8005034:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	371c      	adds	r7, #28
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr
	...

08005048 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8005048:	b480      	push	{r7}
 800504a:	b087      	sub	sp, #28
 800504c:	af00      	add	r7, sp, #0
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	607a      	str	r2, [r7, #4]
 8005054:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8005056:	2300      	movs	r3, #0
 8005058:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005060:	d122      	bne.n	80050a8 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	687a      	ldr	r2, [r7, #4]
 8005066:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800506a:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800506c:	697a      	ldr	r2, [r7, #20]
 800506e:	4b15      	ldr	r3, [pc, #84]	@ (80050c4 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8005070:	4013      	ands	r3, r2
 8005072:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800507e:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8005086:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800508e:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005094:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005096:	697a      	ldr	r2, [r7, #20]
 8005098:	4313      	orrs	r3, r2
 800509a:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	6979      	ldr	r1, [r7, #20]
 80050a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80050a6:	e005      	b.n	80050b4 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80050b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80050b4:	2300      	movs	r3, #0
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	371c      	adds	r7, #28
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr
 80050c2:	bf00      	nop
 80050c4:	cff00000 	.word	0xcff00000

080050c8 <rand>:
 80050c8:	4b16      	ldr	r3, [pc, #88]	@ (8005124 <rand+0x5c>)
 80050ca:	b510      	push	{r4, lr}
 80050cc:	681c      	ldr	r4, [r3, #0]
 80050ce:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80050d0:	b9b3      	cbnz	r3, 8005100 <rand+0x38>
 80050d2:	2018      	movs	r0, #24
 80050d4:	f000 f94c 	bl	8005370 <malloc>
 80050d8:	4602      	mov	r2, r0
 80050da:	6320      	str	r0, [r4, #48]	@ 0x30
 80050dc:	b920      	cbnz	r0, 80050e8 <rand+0x20>
 80050de:	4b12      	ldr	r3, [pc, #72]	@ (8005128 <rand+0x60>)
 80050e0:	4812      	ldr	r0, [pc, #72]	@ (800512c <rand+0x64>)
 80050e2:	2152      	movs	r1, #82	@ 0x52
 80050e4:	f000 f926 	bl	8005334 <__assert_func>
 80050e8:	4911      	ldr	r1, [pc, #68]	@ (8005130 <rand+0x68>)
 80050ea:	4b12      	ldr	r3, [pc, #72]	@ (8005134 <rand+0x6c>)
 80050ec:	e9c0 1300 	strd	r1, r3, [r0]
 80050f0:	4b11      	ldr	r3, [pc, #68]	@ (8005138 <rand+0x70>)
 80050f2:	6083      	str	r3, [r0, #8]
 80050f4:	230b      	movs	r3, #11
 80050f6:	8183      	strh	r3, [r0, #12]
 80050f8:	2100      	movs	r1, #0
 80050fa:	2001      	movs	r0, #1
 80050fc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005100:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005102:	480e      	ldr	r0, [pc, #56]	@ (800513c <rand+0x74>)
 8005104:	690b      	ldr	r3, [r1, #16]
 8005106:	694c      	ldr	r4, [r1, #20]
 8005108:	4a0d      	ldr	r2, [pc, #52]	@ (8005140 <rand+0x78>)
 800510a:	4358      	muls	r0, r3
 800510c:	fb02 0004 	mla	r0, r2, r4, r0
 8005110:	fba3 3202 	umull	r3, r2, r3, r2
 8005114:	3301      	adds	r3, #1
 8005116:	eb40 0002 	adc.w	r0, r0, r2
 800511a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800511e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005122:	bd10      	pop	{r4, pc}
 8005124:	2000002c 	.word	0x2000002c
 8005128:	08009054 	.word	0x08009054
 800512c:	0800906b 	.word	0x0800906b
 8005130:	abcd330e 	.word	0xabcd330e
 8005134:	e66d1234 	.word	0xe66d1234
 8005138:	0005deec 	.word	0x0005deec
 800513c:	5851f42d 	.word	0x5851f42d
 8005140:	4c957f2d 	.word	0x4c957f2d

08005144 <std>:
 8005144:	2300      	movs	r3, #0
 8005146:	b510      	push	{r4, lr}
 8005148:	4604      	mov	r4, r0
 800514a:	e9c0 3300 	strd	r3, r3, [r0]
 800514e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005152:	6083      	str	r3, [r0, #8]
 8005154:	8181      	strh	r1, [r0, #12]
 8005156:	6643      	str	r3, [r0, #100]	@ 0x64
 8005158:	81c2      	strh	r2, [r0, #14]
 800515a:	6183      	str	r3, [r0, #24]
 800515c:	4619      	mov	r1, r3
 800515e:	2208      	movs	r2, #8
 8005160:	305c      	adds	r0, #92	@ 0x5c
 8005162:	f000 f8b1 	bl	80052c8 <memset>
 8005166:	4b0d      	ldr	r3, [pc, #52]	@ (800519c <std+0x58>)
 8005168:	6263      	str	r3, [r4, #36]	@ 0x24
 800516a:	4b0d      	ldr	r3, [pc, #52]	@ (80051a0 <std+0x5c>)
 800516c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800516e:	4b0d      	ldr	r3, [pc, #52]	@ (80051a4 <std+0x60>)
 8005170:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005172:	4b0d      	ldr	r3, [pc, #52]	@ (80051a8 <std+0x64>)
 8005174:	6323      	str	r3, [r4, #48]	@ 0x30
 8005176:	4b0d      	ldr	r3, [pc, #52]	@ (80051ac <std+0x68>)
 8005178:	6224      	str	r4, [r4, #32]
 800517a:	429c      	cmp	r4, r3
 800517c:	d006      	beq.n	800518c <std+0x48>
 800517e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005182:	4294      	cmp	r4, r2
 8005184:	d002      	beq.n	800518c <std+0x48>
 8005186:	33d0      	adds	r3, #208	@ 0xd0
 8005188:	429c      	cmp	r4, r3
 800518a:	d105      	bne.n	8005198 <std+0x54>
 800518c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005194:	f000 b8ca 	b.w	800532c <__retarget_lock_init_recursive>
 8005198:	bd10      	pop	{r4, pc}
 800519a:	bf00      	nop
 800519c:	08005635 	.word	0x08005635
 80051a0:	08005657 	.word	0x08005657
 80051a4:	0800568f 	.word	0x0800568f
 80051a8:	080056b3 	.word	0x080056b3
 80051ac:	2000030c 	.word	0x2000030c

080051b0 <stdio_exit_handler>:
 80051b0:	4a02      	ldr	r2, [pc, #8]	@ (80051bc <stdio_exit_handler+0xc>)
 80051b2:	4903      	ldr	r1, [pc, #12]	@ (80051c0 <stdio_exit_handler+0x10>)
 80051b4:	4803      	ldr	r0, [pc, #12]	@ (80051c4 <stdio_exit_handler+0x14>)
 80051b6:	f000 b869 	b.w	800528c <_fwalk_sglue>
 80051ba:	bf00      	nop
 80051bc:	20000020 	.word	0x20000020
 80051c0:	080055cd 	.word	0x080055cd
 80051c4:	20000030 	.word	0x20000030

080051c8 <cleanup_stdio>:
 80051c8:	6841      	ldr	r1, [r0, #4]
 80051ca:	4b0c      	ldr	r3, [pc, #48]	@ (80051fc <cleanup_stdio+0x34>)
 80051cc:	4299      	cmp	r1, r3
 80051ce:	b510      	push	{r4, lr}
 80051d0:	4604      	mov	r4, r0
 80051d2:	d001      	beq.n	80051d8 <cleanup_stdio+0x10>
 80051d4:	f000 f9fa 	bl	80055cc <_fflush_r>
 80051d8:	68a1      	ldr	r1, [r4, #8]
 80051da:	4b09      	ldr	r3, [pc, #36]	@ (8005200 <cleanup_stdio+0x38>)
 80051dc:	4299      	cmp	r1, r3
 80051de:	d002      	beq.n	80051e6 <cleanup_stdio+0x1e>
 80051e0:	4620      	mov	r0, r4
 80051e2:	f000 f9f3 	bl	80055cc <_fflush_r>
 80051e6:	68e1      	ldr	r1, [r4, #12]
 80051e8:	4b06      	ldr	r3, [pc, #24]	@ (8005204 <cleanup_stdio+0x3c>)
 80051ea:	4299      	cmp	r1, r3
 80051ec:	d004      	beq.n	80051f8 <cleanup_stdio+0x30>
 80051ee:	4620      	mov	r0, r4
 80051f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051f4:	f000 b9ea 	b.w	80055cc <_fflush_r>
 80051f8:	bd10      	pop	{r4, pc}
 80051fa:	bf00      	nop
 80051fc:	2000030c 	.word	0x2000030c
 8005200:	20000374 	.word	0x20000374
 8005204:	200003dc 	.word	0x200003dc

08005208 <global_stdio_init.part.0>:
 8005208:	b510      	push	{r4, lr}
 800520a:	4b0b      	ldr	r3, [pc, #44]	@ (8005238 <global_stdio_init.part.0+0x30>)
 800520c:	4c0b      	ldr	r4, [pc, #44]	@ (800523c <global_stdio_init.part.0+0x34>)
 800520e:	4a0c      	ldr	r2, [pc, #48]	@ (8005240 <global_stdio_init.part.0+0x38>)
 8005210:	601a      	str	r2, [r3, #0]
 8005212:	4620      	mov	r0, r4
 8005214:	2200      	movs	r2, #0
 8005216:	2104      	movs	r1, #4
 8005218:	f7ff ff94 	bl	8005144 <std>
 800521c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005220:	2201      	movs	r2, #1
 8005222:	2109      	movs	r1, #9
 8005224:	f7ff ff8e 	bl	8005144 <std>
 8005228:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800522c:	2202      	movs	r2, #2
 800522e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005232:	2112      	movs	r1, #18
 8005234:	f7ff bf86 	b.w	8005144 <std>
 8005238:	20000444 	.word	0x20000444
 800523c:	2000030c 	.word	0x2000030c
 8005240:	080051b1 	.word	0x080051b1

08005244 <__sfp_lock_acquire>:
 8005244:	4801      	ldr	r0, [pc, #4]	@ (800524c <__sfp_lock_acquire+0x8>)
 8005246:	f000 b872 	b.w	800532e <__retarget_lock_acquire_recursive>
 800524a:	bf00      	nop
 800524c:	20000449 	.word	0x20000449

08005250 <__sfp_lock_release>:
 8005250:	4801      	ldr	r0, [pc, #4]	@ (8005258 <__sfp_lock_release+0x8>)
 8005252:	f000 b86d 	b.w	8005330 <__retarget_lock_release_recursive>
 8005256:	bf00      	nop
 8005258:	20000449 	.word	0x20000449

0800525c <__sinit>:
 800525c:	b510      	push	{r4, lr}
 800525e:	4604      	mov	r4, r0
 8005260:	f7ff fff0 	bl	8005244 <__sfp_lock_acquire>
 8005264:	6a23      	ldr	r3, [r4, #32]
 8005266:	b11b      	cbz	r3, 8005270 <__sinit+0x14>
 8005268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800526c:	f7ff bff0 	b.w	8005250 <__sfp_lock_release>
 8005270:	4b04      	ldr	r3, [pc, #16]	@ (8005284 <__sinit+0x28>)
 8005272:	6223      	str	r3, [r4, #32]
 8005274:	4b04      	ldr	r3, [pc, #16]	@ (8005288 <__sinit+0x2c>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d1f5      	bne.n	8005268 <__sinit+0xc>
 800527c:	f7ff ffc4 	bl	8005208 <global_stdio_init.part.0>
 8005280:	e7f2      	b.n	8005268 <__sinit+0xc>
 8005282:	bf00      	nop
 8005284:	080051c9 	.word	0x080051c9
 8005288:	20000444 	.word	0x20000444

0800528c <_fwalk_sglue>:
 800528c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005290:	4607      	mov	r7, r0
 8005292:	4688      	mov	r8, r1
 8005294:	4614      	mov	r4, r2
 8005296:	2600      	movs	r6, #0
 8005298:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800529c:	f1b9 0901 	subs.w	r9, r9, #1
 80052a0:	d505      	bpl.n	80052ae <_fwalk_sglue+0x22>
 80052a2:	6824      	ldr	r4, [r4, #0]
 80052a4:	2c00      	cmp	r4, #0
 80052a6:	d1f7      	bne.n	8005298 <_fwalk_sglue+0xc>
 80052a8:	4630      	mov	r0, r6
 80052aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052ae:	89ab      	ldrh	r3, [r5, #12]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d907      	bls.n	80052c4 <_fwalk_sglue+0x38>
 80052b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80052b8:	3301      	adds	r3, #1
 80052ba:	d003      	beq.n	80052c4 <_fwalk_sglue+0x38>
 80052bc:	4629      	mov	r1, r5
 80052be:	4638      	mov	r0, r7
 80052c0:	47c0      	blx	r8
 80052c2:	4306      	orrs	r6, r0
 80052c4:	3568      	adds	r5, #104	@ 0x68
 80052c6:	e7e9      	b.n	800529c <_fwalk_sglue+0x10>

080052c8 <memset>:
 80052c8:	4402      	add	r2, r0
 80052ca:	4603      	mov	r3, r0
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d100      	bne.n	80052d2 <memset+0xa>
 80052d0:	4770      	bx	lr
 80052d2:	f803 1b01 	strb.w	r1, [r3], #1
 80052d6:	e7f9      	b.n	80052cc <memset+0x4>

080052d8 <__errno>:
 80052d8:	4b01      	ldr	r3, [pc, #4]	@ (80052e0 <__errno+0x8>)
 80052da:	6818      	ldr	r0, [r3, #0]
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	2000002c 	.word	0x2000002c

080052e4 <__libc_init_array>:
 80052e4:	b570      	push	{r4, r5, r6, lr}
 80052e6:	4d0d      	ldr	r5, [pc, #52]	@ (800531c <__libc_init_array+0x38>)
 80052e8:	4c0d      	ldr	r4, [pc, #52]	@ (8005320 <__libc_init_array+0x3c>)
 80052ea:	1b64      	subs	r4, r4, r5
 80052ec:	10a4      	asrs	r4, r4, #2
 80052ee:	2600      	movs	r6, #0
 80052f0:	42a6      	cmp	r6, r4
 80052f2:	d109      	bne.n	8005308 <__libc_init_array+0x24>
 80052f4:	4d0b      	ldr	r5, [pc, #44]	@ (8005324 <__libc_init_array+0x40>)
 80052f6:	4c0c      	ldr	r4, [pc, #48]	@ (8005328 <__libc_init_array+0x44>)
 80052f8:	f000 fec6 	bl	8006088 <_init>
 80052fc:	1b64      	subs	r4, r4, r5
 80052fe:	10a4      	asrs	r4, r4, #2
 8005300:	2600      	movs	r6, #0
 8005302:	42a6      	cmp	r6, r4
 8005304:	d105      	bne.n	8005312 <__libc_init_array+0x2e>
 8005306:	bd70      	pop	{r4, r5, r6, pc}
 8005308:	f855 3b04 	ldr.w	r3, [r5], #4
 800530c:	4798      	blx	r3
 800530e:	3601      	adds	r6, #1
 8005310:	e7ee      	b.n	80052f0 <__libc_init_array+0xc>
 8005312:	f855 3b04 	ldr.w	r3, [r5], #4
 8005316:	4798      	blx	r3
 8005318:	3601      	adds	r6, #1
 800531a:	e7f2      	b.n	8005302 <__libc_init_array+0x1e>
 800531c:	0800913c 	.word	0x0800913c
 8005320:	0800913c 	.word	0x0800913c
 8005324:	0800913c 	.word	0x0800913c
 8005328:	08009140 	.word	0x08009140

0800532c <__retarget_lock_init_recursive>:
 800532c:	4770      	bx	lr

0800532e <__retarget_lock_acquire_recursive>:
 800532e:	4770      	bx	lr

08005330 <__retarget_lock_release_recursive>:
 8005330:	4770      	bx	lr
	...

08005334 <__assert_func>:
 8005334:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005336:	4614      	mov	r4, r2
 8005338:	461a      	mov	r2, r3
 800533a:	4b09      	ldr	r3, [pc, #36]	@ (8005360 <__assert_func+0x2c>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4605      	mov	r5, r0
 8005340:	68d8      	ldr	r0, [r3, #12]
 8005342:	b954      	cbnz	r4, 800535a <__assert_func+0x26>
 8005344:	4b07      	ldr	r3, [pc, #28]	@ (8005364 <__assert_func+0x30>)
 8005346:	461c      	mov	r4, r3
 8005348:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800534c:	9100      	str	r1, [sp, #0]
 800534e:	462b      	mov	r3, r5
 8005350:	4905      	ldr	r1, [pc, #20]	@ (8005368 <__assert_func+0x34>)
 8005352:	f000 f9b3 	bl	80056bc <fiprintf>
 8005356:	f000 fa19 	bl	800578c <abort>
 800535a:	4b04      	ldr	r3, [pc, #16]	@ (800536c <__assert_func+0x38>)
 800535c:	e7f4      	b.n	8005348 <__assert_func+0x14>
 800535e:	bf00      	nop
 8005360:	2000002c 	.word	0x2000002c
 8005364:	080090fe 	.word	0x080090fe
 8005368:	080090d0 	.word	0x080090d0
 800536c:	080090c3 	.word	0x080090c3

08005370 <malloc>:
 8005370:	4b02      	ldr	r3, [pc, #8]	@ (800537c <malloc+0xc>)
 8005372:	4601      	mov	r1, r0
 8005374:	6818      	ldr	r0, [r3, #0]
 8005376:	f000 b825 	b.w	80053c4 <_malloc_r>
 800537a:	bf00      	nop
 800537c:	2000002c 	.word	0x2000002c

08005380 <sbrk_aligned>:
 8005380:	b570      	push	{r4, r5, r6, lr}
 8005382:	4e0f      	ldr	r6, [pc, #60]	@ (80053c0 <sbrk_aligned+0x40>)
 8005384:	460c      	mov	r4, r1
 8005386:	6831      	ldr	r1, [r6, #0]
 8005388:	4605      	mov	r5, r0
 800538a:	b911      	cbnz	r1, 8005392 <sbrk_aligned+0x12>
 800538c:	f000 f9dc 	bl	8005748 <_sbrk_r>
 8005390:	6030      	str	r0, [r6, #0]
 8005392:	4621      	mov	r1, r4
 8005394:	4628      	mov	r0, r5
 8005396:	f000 f9d7 	bl	8005748 <_sbrk_r>
 800539a:	1c43      	adds	r3, r0, #1
 800539c:	d103      	bne.n	80053a6 <sbrk_aligned+0x26>
 800539e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80053a2:	4620      	mov	r0, r4
 80053a4:	bd70      	pop	{r4, r5, r6, pc}
 80053a6:	1cc4      	adds	r4, r0, #3
 80053a8:	f024 0403 	bic.w	r4, r4, #3
 80053ac:	42a0      	cmp	r0, r4
 80053ae:	d0f8      	beq.n	80053a2 <sbrk_aligned+0x22>
 80053b0:	1a21      	subs	r1, r4, r0
 80053b2:	4628      	mov	r0, r5
 80053b4:	f000 f9c8 	bl	8005748 <_sbrk_r>
 80053b8:	3001      	adds	r0, #1
 80053ba:	d1f2      	bne.n	80053a2 <sbrk_aligned+0x22>
 80053bc:	e7ef      	b.n	800539e <sbrk_aligned+0x1e>
 80053be:	bf00      	nop
 80053c0:	2000044c 	.word	0x2000044c

080053c4 <_malloc_r>:
 80053c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053c8:	1ccd      	adds	r5, r1, #3
 80053ca:	f025 0503 	bic.w	r5, r5, #3
 80053ce:	3508      	adds	r5, #8
 80053d0:	2d0c      	cmp	r5, #12
 80053d2:	bf38      	it	cc
 80053d4:	250c      	movcc	r5, #12
 80053d6:	2d00      	cmp	r5, #0
 80053d8:	4606      	mov	r6, r0
 80053da:	db01      	blt.n	80053e0 <_malloc_r+0x1c>
 80053dc:	42a9      	cmp	r1, r5
 80053de:	d904      	bls.n	80053ea <_malloc_r+0x26>
 80053e0:	230c      	movs	r3, #12
 80053e2:	6033      	str	r3, [r6, #0]
 80053e4:	2000      	movs	r0, #0
 80053e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80054c0 <_malloc_r+0xfc>
 80053ee:	f000 f915 	bl	800561c <__malloc_lock>
 80053f2:	f8d8 3000 	ldr.w	r3, [r8]
 80053f6:	461c      	mov	r4, r3
 80053f8:	bb44      	cbnz	r4, 800544c <_malloc_r+0x88>
 80053fa:	4629      	mov	r1, r5
 80053fc:	4630      	mov	r0, r6
 80053fe:	f7ff ffbf 	bl	8005380 <sbrk_aligned>
 8005402:	1c43      	adds	r3, r0, #1
 8005404:	4604      	mov	r4, r0
 8005406:	d158      	bne.n	80054ba <_malloc_r+0xf6>
 8005408:	f8d8 4000 	ldr.w	r4, [r8]
 800540c:	4627      	mov	r7, r4
 800540e:	2f00      	cmp	r7, #0
 8005410:	d143      	bne.n	800549a <_malloc_r+0xd6>
 8005412:	2c00      	cmp	r4, #0
 8005414:	d04b      	beq.n	80054ae <_malloc_r+0xea>
 8005416:	6823      	ldr	r3, [r4, #0]
 8005418:	4639      	mov	r1, r7
 800541a:	4630      	mov	r0, r6
 800541c:	eb04 0903 	add.w	r9, r4, r3
 8005420:	f000 f992 	bl	8005748 <_sbrk_r>
 8005424:	4581      	cmp	r9, r0
 8005426:	d142      	bne.n	80054ae <_malloc_r+0xea>
 8005428:	6821      	ldr	r1, [r4, #0]
 800542a:	1a6d      	subs	r5, r5, r1
 800542c:	4629      	mov	r1, r5
 800542e:	4630      	mov	r0, r6
 8005430:	f7ff ffa6 	bl	8005380 <sbrk_aligned>
 8005434:	3001      	adds	r0, #1
 8005436:	d03a      	beq.n	80054ae <_malloc_r+0xea>
 8005438:	6823      	ldr	r3, [r4, #0]
 800543a:	442b      	add	r3, r5
 800543c:	6023      	str	r3, [r4, #0]
 800543e:	f8d8 3000 	ldr.w	r3, [r8]
 8005442:	685a      	ldr	r2, [r3, #4]
 8005444:	bb62      	cbnz	r2, 80054a0 <_malloc_r+0xdc>
 8005446:	f8c8 7000 	str.w	r7, [r8]
 800544a:	e00f      	b.n	800546c <_malloc_r+0xa8>
 800544c:	6822      	ldr	r2, [r4, #0]
 800544e:	1b52      	subs	r2, r2, r5
 8005450:	d420      	bmi.n	8005494 <_malloc_r+0xd0>
 8005452:	2a0b      	cmp	r2, #11
 8005454:	d917      	bls.n	8005486 <_malloc_r+0xc2>
 8005456:	1961      	adds	r1, r4, r5
 8005458:	42a3      	cmp	r3, r4
 800545a:	6025      	str	r5, [r4, #0]
 800545c:	bf18      	it	ne
 800545e:	6059      	strne	r1, [r3, #4]
 8005460:	6863      	ldr	r3, [r4, #4]
 8005462:	bf08      	it	eq
 8005464:	f8c8 1000 	streq.w	r1, [r8]
 8005468:	5162      	str	r2, [r4, r5]
 800546a:	604b      	str	r3, [r1, #4]
 800546c:	4630      	mov	r0, r6
 800546e:	f000 f8db 	bl	8005628 <__malloc_unlock>
 8005472:	f104 000b 	add.w	r0, r4, #11
 8005476:	1d23      	adds	r3, r4, #4
 8005478:	f020 0007 	bic.w	r0, r0, #7
 800547c:	1ac2      	subs	r2, r0, r3
 800547e:	bf1c      	itt	ne
 8005480:	1a1b      	subne	r3, r3, r0
 8005482:	50a3      	strne	r3, [r4, r2]
 8005484:	e7af      	b.n	80053e6 <_malloc_r+0x22>
 8005486:	6862      	ldr	r2, [r4, #4]
 8005488:	42a3      	cmp	r3, r4
 800548a:	bf0c      	ite	eq
 800548c:	f8c8 2000 	streq.w	r2, [r8]
 8005490:	605a      	strne	r2, [r3, #4]
 8005492:	e7eb      	b.n	800546c <_malloc_r+0xa8>
 8005494:	4623      	mov	r3, r4
 8005496:	6864      	ldr	r4, [r4, #4]
 8005498:	e7ae      	b.n	80053f8 <_malloc_r+0x34>
 800549a:	463c      	mov	r4, r7
 800549c:	687f      	ldr	r7, [r7, #4]
 800549e:	e7b6      	b.n	800540e <_malloc_r+0x4a>
 80054a0:	461a      	mov	r2, r3
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	42a3      	cmp	r3, r4
 80054a6:	d1fb      	bne.n	80054a0 <_malloc_r+0xdc>
 80054a8:	2300      	movs	r3, #0
 80054aa:	6053      	str	r3, [r2, #4]
 80054ac:	e7de      	b.n	800546c <_malloc_r+0xa8>
 80054ae:	230c      	movs	r3, #12
 80054b0:	6033      	str	r3, [r6, #0]
 80054b2:	4630      	mov	r0, r6
 80054b4:	f000 f8b8 	bl	8005628 <__malloc_unlock>
 80054b8:	e794      	b.n	80053e4 <_malloc_r+0x20>
 80054ba:	6005      	str	r5, [r0, #0]
 80054bc:	e7d6      	b.n	800546c <_malloc_r+0xa8>
 80054be:	bf00      	nop
 80054c0:	20000450 	.word	0x20000450

080054c4 <__sflush_r>:
 80054c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80054c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054cc:	0716      	lsls	r6, r2, #28
 80054ce:	4605      	mov	r5, r0
 80054d0:	460c      	mov	r4, r1
 80054d2:	d454      	bmi.n	800557e <__sflush_r+0xba>
 80054d4:	684b      	ldr	r3, [r1, #4]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	dc02      	bgt.n	80054e0 <__sflush_r+0x1c>
 80054da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80054dc:	2b00      	cmp	r3, #0
 80054de:	dd48      	ble.n	8005572 <__sflush_r+0xae>
 80054e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80054e2:	2e00      	cmp	r6, #0
 80054e4:	d045      	beq.n	8005572 <__sflush_r+0xae>
 80054e6:	2300      	movs	r3, #0
 80054e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80054ec:	682f      	ldr	r7, [r5, #0]
 80054ee:	6a21      	ldr	r1, [r4, #32]
 80054f0:	602b      	str	r3, [r5, #0]
 80054f2:	d030      	beq.n	8005556 <__sflush_r+0x92>
 80054f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80054f6:	89a3      	ldrh	r3, [r4, #12]
 80054f8:	0759      	lsls	r1, r3, #29
 80054fa:	d505      	bpl.n	8005508 <__sflush_r+0x44>
 80054fc:	6863      	ldr	r3, [r4, #4]
 80054fe:	1ad2      	subs	r2, r2, r3
 8005500:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005502:	b10b      	cbz	r3, 8005508 <__sflush_r+0x44>
 8005504:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005506:	1ad2      	subs	r2, r2, r3
 8005508:	2300      	movs	r3, #0
 800550a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800550c:	6a21      	ldr	r1, [r4, #32]
 800550e:	4628      	mov	r0, r5
 8005510:	47b0      	blx	r6
 8005512:	1c43      	adds	r3, r0, #1
 8005514:	89a3      	ldrh	r3, [r4, #12]
 8005516:	d106      	bne.n	8005526 <__sflush_r+0x62>
 8005518:	6829      	ldr	r1, [r5, #0]
 800551a:	291d      	cmp	r1, #29
 800551c:	d82b      	bhi.n	8005576 <__sflush_r+0xb2>
 800551e:	4a2a      	ldr	r2, [pc, #168]	@ (80055c8 <__sflush_r+0x104>)
 8005520:	410a      	asrs	r2, r1
 8005522:	07d6      	lsls	r6, r2, #31
 8005524:	d427      	bmi.n	8005576 <__sflush_r+0xb2>
 8005526:	2200      	movs	r2, #0
 8005528:	6062      	str	r2, [r4, #4]
 800552a:	04d9      	lsls	r1, r3, #19
 800552c:	6922      	ldr	r2, [r4, #16]
 800552e:	6022      	str	r2, [r4, #0]
 8005530:	d504      	bpl.n	800553c <__sflush_r+0x78>
 8005532:	1c42      	adds	r2, r0, #1
 8005534:	d101      	bne.n	800553a <__sflush_r+0x76>
 8005536:	682b      	ldr	r3, [r5, #0]
 8005538:	b903      	cbnz	r3, 800553c <__sflush_r+0x78>
 800553a:	6560      	str	r0, [r4, #84]	@ 0x54
 800553c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800553e:	602f      	str	r7, [r5, #0]
 8005540:	b1b9      	cbz	r1, 8005572 <__sflush_r+0xae>
 8005542:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005546:	4299      	cmp	r1, r3
 8005548:	d002      	beq.n	8005550 <__sflush_r+0x8c>
 800554a:	4628      	mov	r0, r5
 800554c:	f000 f926 	bl	800579c <_free_r>
 8005550:	2300      	movs	r3, #0
 8005552:	6363      	str	r3, [r4, #52]	@ 0x34
 8005554:	e00d      	b.n	8005572 <__sflush_r+0xae>
 8005556:	2301      	movs	r3, #1
 8005558:	4628      	mov	r0, r5
 800555a:	47b0      	blx	r6
 800555c:	4602      	mov	r2, r0
 800555e:	1c50      	adds	r0, r2, #1
 8005560:	d1c9      	bne.n	80054f6 <__sflush_r+0x32>
 8005562:	682b      	ldr	r3, [r5, #0]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d0c6      	beq.n	80054f6 <__sflush_r+0x32>
 8005568:	2b1d      	cmp	r3, #29
 800556a:	d001      	beq.n	8005570 <__sflush_r+0xac>
 800556c:	2b16      	cmp	r3, #22
 800556e:	d11e      	bne.n	80055ae <__sflush_r+0xea>
 8005570:	602f      	str	r7, [r5, #0]
 8005572:	2000      	movs	r0, #0
 8005574:	e022      	b.n	80055bc <__sflush_r+0xf8>
 8005576:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800557a:	b21b      	sxth	r3, r3
 800557c:	e01b      	b.n	80055b6 <__sflush_r+0xf2>
 800557e:	690f      	ldr	r7, [r1, #16]
 8005580:	2f00      	cmp	r7, #0
 8005582:	d0f6      	beq.n	8005572 <__sflush_r+0xae>
 8005584:	0793      	lsls	r3, r2, #30
 8005586:	680e      	ldr	r6, [r1, #0]
 8005588:	bf08      	it	eq
 800558a:	694b      	ldreq	r3, [r1, #20]
 800558c:	600f      	str	r7, [r1, #0]
 800558e:	bf18      	it	ne
 8005590:	2300      	movne	r3, #0
 8005592:	eba6 0807 	sub.w	r8, r6, r7
 8005596:	608b      	str	r3, [r1, #8]
 8005598:	f1b8 0f00 	cmp.w	r8, #0
 800559c:	dde9      	ble.n	8005572 <__sflush_r+0xae>
 800559e:	6a21      	ldr	r1, [r4, #32]
 80055a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80055a2:	4643      	mov	r3, r8
 80055a4:	463a      	mov	r2, r7
 80055a6:	4628      	mov	r0, r5
 80055a8:	47b0      	blx	r6
 80055aa:	2800      	cmp	r0, #0
 80055ac:	dc08      	bgt.n	80055c0 <__sflush_r+0xfc>
 80055ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055b6:	81a3      	strh	r3, [r4, #12]
 80055b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80055bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055c0:	4407      	add	r7, r0
 80055c2:	eba8 0800 	sub.w	r8, r8, r0
 80055c6:	e7e7      	b.n	8005598 <__sflush_r+0xd4>
 80055c8:	dfbffffe 	.word	0xdfbffffe

080055cc <_fflush_r>:
 80055cc:	b538      	push	{r3, r4, r5, lr}
 80055ce:	690b      	ldr	r3, [r1, #16]
 80055d0:	4605      	mov	r5, r0
 80055d2:	460c      	mov	r4, r1
 80055d4:	b913      	cbnz	r3, 80055dc <_fflush_r+0x10>
 80055d6:	2500      	movs	r5, #0
 80055d8:	4628      	mov	r0, r5
 80055da:	bd38      	pop	{r3, r4, r5, pc}
 80055dc:	b118      	cbz	r0, 80055e6 <_fflush_r+0x1a>
 80055de:	6a03      	ldr	r3, [r0, #32]
 80055e0:	b90b      	cbnz	r3, 80055e6 <_fflush_r+0x1a>
 80055e2:	f7ff fe3b 	bl	800525c <__sinit>
 80055e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d0f3      	beq.n	80055d6 <_fflush_r+0xa>
 80055ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80055f0:	07d0      	lsls	r0, r2, #31
 80055f2:	d404      	bmi.n	80055fe <_fflush_r+0x32>
 80055f4:	0599      	lsls	r1, r3, #22
 80055f6:	d402      	bmi.n	80055fe <_fflush_r+0x32>
 80055f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055fa:	f7ff fe98 	bl	800532e <__retarget_lock_acquire_recursive>
 80055fe:	4628      	mov	r0, r5
 8005600:	4621      	mov	r1, r4
 8005602:	f7ff ff5f 	bl	80054c4 <__sflush_r>
 8005606:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005608:	07da      	lsls	r2, r3, #31
 800560a:	4605      	mov	r5, r0
 800560c:	d4e4      	bmi.n	80055d8 <_fflush_r+0xc>
 800560e:	89a3      	ldrh	r3, [r4, #12]
 8005610:	059b      	lsls	r3, r3, #22
 8005612:	d4e1      	bmi.n	80055d8 <_fflush_r+0xc>
 8005614:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005616:	f7ff fe8b 	bl	8005330 <__retarget_lock_release_recursive>
 800561a:	e7dd      	b.n	80055d8 <_fflush_r+0xc>

0800561c <__malloc_lock>:
 800561c:	4801      	ldr	r0, [pc, #4]	@ (8005624 <__malloc_lock+0x8>)
 800561e:	f7ff be86 	b.w	800532e <__retarget_lock_acquire_recursive>
 8005622:	bf00      	nop
 8005624:	20000448 	.word	0x20000448

08005628 <__malloc_unlock>:
 8005628:	4801      	ldr	r0, [pc, #4]	@ (8005630 <__malloc_unlock+0x8>)
 800562a:	f7ff be81 	b.w	8005330 <__retarget_lock_release_recursive>
 800562e:	bf00      	nop
 8005630:	20000448 	.word	0x20000448

08005634 <__sread>:
 8005634:	b510      	push	{r4, lr}
 8005636:	460c      	mov	r4, r1
 8005638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800563c:	f000 f872 	bl	8005724 <_read_r>
 8005640:	2800      	cmp	r0, #0
 8005642:	bfab      	itete	ge
 8005644:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005646:	89a3      	ldrhlt	r3, [r4, #12]
 8005648:	181b      	addge	r3, r3, r0
 800564a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800564e:	bfac      	ite	ge
 8005650:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005652:	81a3      	strhlt	r3, [r4, #12]
 8005654:	bd10      	pop	{r4, pc}

08005656 <__swrite>:
 8005656:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800565a:	461f      	mov	r7, r3
 800565c:	898b      	ldrh	r3, [r1, #12]
 800565e:	05db      	lsls	r3, r3, #23
 8005660:	4605      	mov	r5, r0
 8005662:	460c      	mov	r4, r1
 8005664:	4616      	mov	r6, r2
 8005666:	d505      	bpl.n	8005674 <__swrite+0x1e>
 8005668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800566c:	2302      	movs	r3, #2
 800566e:	2200      	movs	r2, #0
 8005670:	f000 f846 	bl	8005700 <_lseek_r>
 8005674:	89a3      	ldrh	r3, [r4, #12]
 8005676:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800567a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800567e:	81a3      	strh	r3, [r4, #12]
 8005680:	4632      	mov	r2, r6
 8005682:	463b      	mov	r3, r7
 8005684:	4628      	mov	r0, r5
 8005686:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800568a:	f000 b86d 	b.w	8005768 <_write_r>

0800568e <__sseek>:
 800568e:	b510      	push	{r4, lr}
 8005690:	460c      	mov	r4, r1
 8005692:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005696:	f000 f833 	bl	8005700 <_lseek_r>
 800569a:	1c43      	adds	r3, r0, #1
 800569c:	89a3      	ldrh	r3, [r4, #12]
 800569e:	bf15      	itete	ne
 80056a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80056a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80056a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80056aa:	81a3      	strheq	r3, [r4, #12]
 80056ac:	bf18      	it	ne
 80056ae:	81a3      	strhne	r3, [r4, #12]
 80056b0:	bd10      	pop	{r4, pc}

080056b2 <__sclose>:
 80056b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056b6:	f000 b813 	b.w	80056e0 <_close_r>
	...

080056bc <fiprintf>:
 80056bc:	b40e      	push	{r1, r2, r3}
 80056be:	b503      	push	{r0, r1, lr}
 80056c0:	4601      	mov	r1, r0
 80056c2:	ab03      	add	r3, sp, #12
 80056c4:	4805      	ldr	r0, [pc, #20]	@ (80056dc <fiprintf+0x20>)
 80056c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80056ca:	6800      	ldr	r0, [r0, #0]
 80056cc:	9301      	str	r3, [sp, #4]
 80056ce:	f000 f8d9 	bl	8005884 <_vfiprintf_r>
 80056d2:	b002      	add	sp, #8
 80056d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80056d8:	b003      	add	sp, #12
 80056da:	4770      	bx	lr
 80056dc:	2000002c 	.word	0x2000002c

080056e0 <_close_r>:
 80056e0:	b538      	push	{r3, r4, r5, lr}
 80056e2:	4d06      	ldr	r5, [pc, #24]	@ (80056fc <_close_r+0x1c>)
 80056e4:	2300      	movs	r3, #0
 80056e6:	4604      	mov	r4, r0
 80056e8:	4608      	mov	r0, r1
 80056ea:	602b      	str	r3, [r5, #0]
 80056ec:	f7fd f84e 	bl	800278c <_close>
 80056f0:	1c43      	adds	r3, r0, #1
 80056f2:	d102      	bne.n	80056fa <_close_r+0x1a>
 80056f4:	682b      	ldr	r3, [r5, #0]
 80056f6:	b103      	cbz	r3, 80056fa <_close_r+0x1a>
 80056f8:	6023      	str	r3, [r4, #0]
 80056fa:	bd38      	pop	{r3, r4, r5, pc}
 80056fc:	20000454 	.word	0x20000454

08005700 <_lseek_r>:
 8005700:	b538      	push	{r3, r4, r5, lr}
 8005702:	4d07      	ldr	r5, [pc, #28]	@ (8005720 <_lseek_r+0x20>)
 8005704:	4604      	mov	r4, r0
 8005706:	4608      	mov	r0, r1
 8005708:	4611      	mov	r1, r2
 800570a:	2200      	movs	r2, #0
 800570c:	602a      	str	r2, [r5, #0]
 800570e:	461a      	mov	r2, r3
 8005710:	f7fd f863 	bl	80027da <_lseek>
 8005714:	1c43      	adds	r3, r0, #1
 8005716:	d102      	bne.n	800571e <_lseek_r+0x1e>
 8005718:	682b      	ldr	r3, [r5, #0]
 800571a:	b103      	cbz	r3, 800571e <_lseek_r+0x1e>
 800571c:	6023      	str	r3, [r4, #0]
 800571e:	bd38      	pop	{r3, r4, r5, pc}
 8005720:	20000454 	.word	0x20000454

08005724 <_read_r>:
 8005724:	b538      	push	{r3, r4, r5, lr}
 8005726:	4d07      	ldr	r5, [pc, #28]	@ (8005744 <_read_r+0x20>)
 8005728:	4604      	mov	r4, r0
 800572a:	4608      	mov	r0, r1
 800572c:	4611      	mov	r1, r2
 800572e:	2200      	movs	r2, #0
 8005730:	602a      	str	r2, [r5, #0]
 8005732:	461a      	mov	r2, r3
 8005734:	f7fc fff1 	bl	800271a <_read>
 8005738:	1c43      	adds	r3, r0, #1
 800573a:	d102      	bne.n	8005742 <_read_r+0x1e>
 800573c:	682b      	ldr	r3, [r5, #0]
 800573e:	b103      	cbz	r3, 8005742 <_read_r+0x1e>
 8005740:	6023      	str	r3, [r4, #0]
 8005742:	bd38      	pop	{r3, r4, r5, pc}
 8005744:	20000454 	.word	0x20000454

08005748 <_sbrk_r>:
 8005748:	b538      	push	{r3, r4, r5, lr}
 800574a:	4d06      	ldr	r5, [pc, #24]	@ (8005764 <_sbrk_r+0x1c>)
 800574c:	2300      	movs	r3, #0
 800574e:	4604      	mov	r4, r0
 8005750:	4608      	mov	r0, r1
 8005752:	602b      	str	r3, [r5, #0]
 8005754:	f7fd f84e 	bl	80027f4 <_sbrk>
 8005758:	1c43      	adds	r3, r0, #1
 800575a:	d102      	bne.n	8005762 <_sbrk_r+0x1a>
 800575c:	682b      	ldr	r3, [r5, #0]
 800575e:	b103      	cbz	r3, 8005762 <_sbrk_r+0x1a>
 8005760:	6023      	str	r3, [r4, #0]
 8005762:	bd38      	pop	{r3, r4, r5, pc}
 8005764:	20000454 	.word	0x20000454

08005768 <_write_r>:
 8005768:	b538      	push	{r3, r4, r5, lr}
 800576a:	4d07      	ldr	r5, [pc, #28]	@ (8005788 <_write_r+0x20>)
 800576c:	4604      	mov	r4, r0
 800576e:	4608      	mov	r0, r1
 8005770:	4611      	mov	r1, r2
 8005772:	2200      	movs	r2, #0
 8005774:	602a      	str	r2, [r5, #0]
 8005776:	461a      	mov	r2, r3
 8005778:	f7fc ffec 	bl	8002754 <_write>
 800577c:	1c43      	adds	r3, r0, #1
 800577e:	d102      	bne.n	8005786 <_write_r+0x1e>
 8005780:	682b      	ldr	r3, [r5, #0]
 8005782:	b103      	cbz	r3, 8005786 <_write_r+0x1e>
 8005784:	6023      	str	r3, [r4, #0]
 8005786:	bd38      	pop	{r3, r4, r5, pc}
 8005788:	20000454 	.word	0x20000454

0800578c <abort>:
 800578c:	b508      	push	{r3, lr}
 800578e:	2006      	movs	r0, #6
 8005790:	f000 fc5e 	bl	8006050 <raise>
 8005794:	2001      	movs	r0, #1
 8005796:	f7fc ffb5 	bl	8002704 <_exit>
	...

0800579c <_free_r>:
 800579c:	b538      	push	{r3, r4, r5, lr}
 800579e:	4605      	mov	r5, r0
 80057a0:	2900      	cmp	r1, #0
 80057a2:	d041      	beq.n	8005828 <_free_r+0x8c>
 80057a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057a8:	1f0c      	subs	r4, r1, #4
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	bfb8      	it	lt
 80057ae:	18e4      	addlt	r4, r4, r3
 80057b0:	f7ff ff34 	bl	800561c <__malloc_lock>
 80057b4:	4a1d      	ldr	r2, [pc, #116]	@ (800582c <_free_r+0x90>)
 80057b6:	6813      	ldr	r3, [r2, #0]
 80057b8:	b933      	cbnz	r3, 80057c8 <_free_r+0x2c>
 80057ba:	6063      	str	r3, [r4, #4]
 80057bc:	6014      	str	r4, [r2, #0]
 80057be:	4628      	mov	r0, r5
 80057c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80057c4:	f7ff bf30 	b.w	8005628 <__malloc_unlock>
 80057c8:	42a3      	cmp	r3, r4
 80057ca:	d908      	bls.n	80057de <_free_r+0x42>
 80057cc:	6820      	ldr	r0, [r4, #0]
 80057ce:	1821      	adds	r1, r4, r0
 80057d0:	428b      	cmp	r3, r1
 80057d2:	bf01      	itttt	eq
 80057d4:	6819      	ldreq	r1, [r3, #0]
 80057d6:	685b      	ldreq	r3, [r3, #4]
 80057d8:	1809      	addeq	r1, r1, r0
 80057da:	6021      	streq	r1, [r4, #0]
 80057dc:	e7ed      	b.n	80057ba <_free_r+0x1e>
 80057de:	461a      	mov	r2, r3
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	b10b      	cbz	r3, 80057e8 <_free_r+0x4c>
 80057e4:	42a3      	cmp	r3, r4
 80057e6:	d9fa      	bls.n	80057de <_free_r+0x42>
 80057e8:	6811      	ldr	r1, [r2, #0]
 80057ea:	1850      	adds	r0, r2, r1
 80057ec:	42a0      	cmp	r0, r4
 80057ee:	d10b      	bne.n	8005808 <_free_r+0x6c>
 80057f0:	6820      	ldr	r0, [r4, #0]
 80057f2:	4401      	add	r1, r0
 80057f4:	1850      	adds	r0, r2, r1
 80057f6:	4283      	cmp	r3, r0
 80057f8:	6011      	str	r1, [r2, #0]
 80057fa:	d1e0      	bne.n	80057be <_free_r+0x22>
 80057fc:	6818      	ldr	r0, [r3, #0]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	6053      	str	r3, [r2, #4]
 8005802:	4408      	add	r0, r1
 8005804:	6010      	str	r0, [r2, #0]
 8005806:	e7da      	b.n	80057be <_free_r+0x22>
 8005808:	d902      	bls.n	8005810 <_free_r+0x74>
 800580a:	230c      	movs	r3, #12
 800580c:	602b      	str	r3, [r5, #0]
 800580e:	e7d6      	b.n	80057be <_free_r+0x22>
 8005810:	6820      	ldr	r0, [r4, #0]
 8005812:	1821      	adds	r1, r4, r0
 8005814:	428b      	cmp	r3, r1
 8005816:	bf04      	itt	eq
 8005818:	6819      	ldreq	r1, [r3, #0]
 800581a:	685b      	ldreq	r3, [r3, #4]
 800581c:	6063      	str	r3, [r4, #4]
 800581e:	bf04      	itt	eq
 8005820:	1809      	addeq	r1, r1, r0
 8005822:	6021      	streq	r1, [r4, #0]
 8005824:	6054      	str	r4, [r2, #4]
 8005826:	e7ca      	b.n	80057be <_free_r+0x22>
 8005828:	bd38      	pop	{r3, r4, r5, pc}
 800582a:	bf00      	nop
 800582c:	20000450 	.word	0x20000450

08005830 <__sfputc_r>:
 8005830:	6893      	ldr	r3, [r2, #8]
 8005832:	3b01      	subs	r3, #1
 8005834:	2b00      	cmp	r3, #0
 8005836:	b410      	push	{r4}
 8005838:	6093      	str	r3, [r2, #8]
 800583a:	da08      	bge.n	800584e <__sfputc_r+0x1e>
 800583c:	6994      	ldr	r4, [r2, #24]
 800583e:	42a3      	cmp	r3, r4
 8005840:	db01      	blt.n	8005846 <__sfputc_r+0x16>
 8005842:	290a      	cmp	r1, #10
 8005844:	d103      	bne.n	800584e <__sfputc_r+0x1e>
 8005846:	f85d 4b04 	ldr.w	r4, [sp], #4
 800584a:	f000 bac1 	b.w	8005dd0 <__swbuf_r>
 800584e:	6813      	ldr	r3, [r2, #0]
 8005850:	1c58      	adds	r0, r3, #1
 8005852:	6010      	str	r0, [r2, #0]
 8005854:	7019      	strb	r1, [r3, #0]
 8005856:	4608      	mov	r0, r1
 8005858:	f85d 4b04 	ldr.w	r4, [sp], #4
 800585c:	4770      	bx	lr

0800585e <__sfputs_r>:
 800585e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005860:	4606      	mov	r6, r0
 8005862:	460f      	mov	r7, r1
 8005864:	4614      	mov	r4, r2
 8005866:	18d5      	adds	r5, r2, r3
 8005868:	42ac      	cmp	r4, r5
 800586a:	d101      	bne.n	8005870 <__sfputs_r+0x12>
 800586c:	2000      	movs	r0, #0
 800586e:	e007      	b.n	8005880 <__sfputs_r+0x22>
 8005870:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005874:	463a      	mov	r2, r7
 8005876:	4630      	mov	r0, r6
 8005878:	f7ff ffda 	bl	8005830 <__sfputc_r>
 800587c:	1c43      	adds	r3, r0, #1
 800587e:	d1f3      	bne.n	8005868 <__sfputs_r+0xa>
 8005880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005884 <_vfiprintf_r>:
 8005884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005888:	460d      	mov	r5, r1
 800588a:	b09d      	sub	sp, #116	@ 0x74
 800588c:	4614      	mov	r4, r2
 800588e:	4698      	mov	r8, r3
 8005890:	4606      	mov	r6, r0
 8005892:	b118      	cbz	r0, 800589c <_vfiprintf_r+0x18>
 8005894:	6a03      	ldr	r3, [r0, #32]
 8005896:	b90b      	cbnz	r3, 800589c <_vfiprintf_r+0x18>
 8005898:	f7ff fce0 	bl	800525c <__sinit>
 800589c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800589e:	07d9      	lsls	r1, r3, #31
 80058a0:	d405      	bmi.n	80058ae <_vfiprintf_r+0x2a>
 80058a2:	89ab      	ldrh	r3, [r5, #12]
 80058a4:	059a      	lsls	r2, r3, #22
 80058a6:	d402      	bmi.n	80058ae <_vfiprintf_r+0x2a>
 80058a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80058aa:	f7ff fd40 	bl	800532e <__retarget_lock_acquire_recursive>
 80058ae:	89ab      	ldrh	r3, [r5, #12]
 80058b0:	071b      	lsls	r3, r3, #28
 80058b2:	d501      	bpl.n	80058b8 <_vfiprintf_r+0x34>
 80058b4:	692b      	ldr	r3, [r5, #16]
 80058b6:	b99b      	cbnz	r3, 80058e0 <_vfiprintf_r+0x5c>
 80058b8:	4629      	mov	r1, r5
 80058ba:	4630      	mov	r0, r6
 80058bc:	f000 fac6 	bl	8005e4c <__swsetup_r>
 80058c0:	b170      	cbz	r0, 80058e0 <_vfiprintf_r+0x5c>
 80058c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80058c4:	07dc      	lsls	r4, r3, #31
 80058c6:	d504      	bpl.n	80058d2 <_vfiprintf_r+0x4e>
 80058c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80058cc:	b01d      	add	sp, #116	@ 0x74
 80058ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058d2:	89ab      	ldrh	r3, [r5, #12]
 80058d4:	0598      	lsls	r0, r3, #22
 80058d6:	d4f7      	bmi.n	80058c8 <_vfiprintf_r+0x44>
 80058d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80058da:	f7ff fd29 	bl	8005330 <__retarget_lock_release_recursive>
 80058de:	e7f3      	b.n	80058c8 <_vfiprintf_r+0x44>
 80058e0:	2300      	movs	r3, #0
 80058e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80058e4:	2320      	movs	r3, #32
 80058e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80058ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80058ee:	2330      	movs	r3, #48	@ 0x30
 80058f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005aa0 <_vfiprintf_r+0x21c>
 80058f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80058f8:	f04f 0901 	mov.w	r9, #1
 80058fc:	4623      	mov	r3, r4
 80058fe:	469a      	mov	sl, r3
 8005900:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005904:	b10a      	cbz	r2, 800590a <_vfiprintf_r+0x86>
 8005906:	2a25      	cmp	r2, #37	@ 0x25
 8005908:	d1f9      	bne.n	80058fe <_vfiprintf_r+0x7a>
 800590a:	ebba 0b04 	subs.w	fp, sl, r4
 800590e:	d00b      	beq.n	8005928 <_vfiprintf_r+0xa4>
 8005910:	465b      	mov	r3, fp
 8005912:	4622      	mov	r2, r4
 8005914:	4629      	mov	r1, r5
 8005916:	4630      	mov	r0, r6
 8005918:	f7ff ffa1 	bl	800585e <__sfputs_r>
 800591c:	3001      	adds	r0, #1
 800591e:	f000 80a7 	beq.w	8005a70 <_vfiprintf_r+0x1ec>
 8005922:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005924:	445a      	add	r2, fp
 8005926:	9209      	str	r2, [sp, #36]	@ 0x24
 8005928:	f89a 3000 	ldrb.w	r3, [sl]
 800592c:	2b00      	cmp	r3, #0
 800592e:	f000 809f 	beq.w	8005a70 <_vfiprintf_r+0x1ec>
 8005932:	2300      	movs	r3, #0
 8005934:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005938:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800593c:	f10a 0a01 	add.w	sl, sl, #1
 8005940:	9304      	str	r3, [sp, #16]
 8005942:	9307      	str	r3, [sp, #28]
 8005944:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005948:	931a      	str	r3, [sp, #104]	@ 0x68
 800594a:	4654      	mov	r4, sl
 800594c:	2205      	movs	r2, #5
 800594e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005952:	4853      	ldr	r0, [pc, #332]	@ (8005aa0 <_vfiprintf_r+0x21c>)
 8005954:	f7fa fc3c 	bl	80001d0 <memchr>
 8005958:	9a04      	ldr	r2, [sp, #16]
 800595a:	b9d8      	cbnz	r0, 8005994 <_vfiprintf_r+0x110>
 800595c:	06d1      	lsls	r1, r2, #27
 800595e:	bf44      	itt	mi
 8005960:	2320      	movmi	r3, #32
 8005962:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005966:	0713      	lsls	r3, r2, #28
 8005968:	bf44      	itt	mi
 800596a:	232b      	movmi	r3, #43	@ 0x2b
 800596c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005970:	f89a 3000 	ldrb.w	r3, [sl]
 8005974:	2b2a      	cmp	r3, #42	@ 0x2a
 8005976:	d015      	beq.n	80059a4 <_vfiprintf_r+0x120>
 8005978:	9a07      	ldr	r2, [sp, #28]
 800597a:	4654      	mov	r4, sl
 800597c:	2000      	movs	r0, #0
 800597e:	f04f 0c0a 	mov.w	ip, #10
 8005982:	4621      	mov	r1, r4
 8005984:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005988:	3b30      	subs	r3, #48	@ 0x30
 800598a:	2b09      	cmp	r3, #9
 800598c:	d94b      	bls.n	8005a26 <_vfiprintf_r+0x1a2>
 800598e:	b1b0      	cbz	r0, 80059be <_vfiprintf_r+0x13a>
 8005990:	9207      	str	r2, [sp, #28]
 8005992:	e014      	b.n	80059be <_vfiprintf_r+0x13a>
 8005994:	eba0 0308 	sub.w	r3, r0, r8
 8005998:	fa09 f303 	lsl.w	r3, r9, r3
 800599c:	4313      	orrs	r3, r2
 800599e:	9304      	str	r3, [sp, #16]
 80059a0:	46a2      	mov	sl, r4
 80059a2:	e7d2      	b.n	800594a <_vfiprintf_r+0xc6>
 80059a4:	9b03      	ldr	r3, [sp, #12]
 80059a6:	1d19      	adds	r1, r3, #4
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	9103      	str	r1, [sp, #12]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	bfbb      	ittet	lt
 80059b0:	425b      	neglt	r3, r3
 80059b2:	f042 0202 	orrlt.w	r2, r2, #2
 80059b6:	9307      	strge	r3, [sp, #28]
 80059b8:	9307      	strlt	r3, [sp, #28]
 80059ba:	bfb8      	it	lt
 80059bc:	9204      	strlt	r2, [sp, #16]
 80059be:	7823      	ldrb	r3, [r4, #0]
 80059c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80059c2:	d10a      	bne.n	80059da <_vfiprintf_r+0x156>
 80059c4:	7863      	ldrb	r3, [r4, #1]
 80059c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80059c8:	d132      	bne.n	8005a30 <_vfiprintf_r+0x1ac>
 80059ca:	9b03      	ldr	r3, [sp, #12]
 80059cc:	1d1a      	adds	r2, r3, #4
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	9203      	str	r2, [sp, #12]
 80059d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80059d6:	3402      	adds	r4, #2
 80059d8:	9305      	str	r3, [sp, #20]
 80059da:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005ab0 <_vfiprintf_r+0x22c>
 80059de:	7821      	ldrb	r1, [r4, #0]
 80059e0:	2203      	movs	r2, #3
 80059e2:	4650      	mov	r0, sl
 80059e4:	f7fa fbf4 	bl	80001d0 <memchr>
 80059e8:	b138      	cbz	r0, 80059fa <_vfiprintf_r+0x176>
 80059ea:	9b04      	ldr	r3, [sp, #16]
 80059ec:	eba0 000a 	sub.w	r0, r0, sl
 80059f0:	2240      	movs	r2, #64	@ 0x40
 80059f2:	4082      	lsls	r2, r0
 80059f4:	4313      	orrs	r3, r2
 80059f6:	3401      	adds	r4, #1
 80059f8:	9304      	str	r3, [sp, #16]
 80059fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059fe:	4829      	ldr	r0, [pc, #164]	@ (8005aa4 <_vfiprintf_r+0x220>)
 8005a00:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a04:	2206      	movs	r2, #6
 8005a06:	f7fa fbe3 	bl	80001d0 <memchr>
 8005a0a:	2800      	cmp	r0, #0
 8005a0c:	d03f      	beq.n	8005a8e <_vfiprintf_r+0x20a>
 8005a0e:	4b26      	ldr	r3, [pc, #152]	@ (8005aa8 <_vfiprintf_r+0x224>)
 8005a10:	bb1b      	cbnz	r3, 8005a5a <_vfiprintf_r+0x1d6>
 8005a12:	9b03      	ldr	r3, [sp, #12]
 8005a14:	3307      	adds	r3, #7
 8005a16:	f023 0307 	bic.w	r3, r3, #7
 8005a1a:	3308      	adds	r3, #8
 8005a1c:	9303      	str	r3, [sp, #12]
 8005a1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a20:	443b      	add	r3, r7
 8005a22:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a24:	e76a      	b.n	80058fc <_vfiprintf_r+0x78>
 8005a26:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a2a:	460c      	mov	r4, r1
 8005a2c:	2001      	movs	r0, #1
 8005a2e:	e7a8      	b.n	8005982 <_vfiprintf_r+0xfe>
 8005a30:	2300      	movs	r3, #0
 8005a32:	3401      	adds	r4, #1
 8005a34:	9305      	str	r3, [sp, #20]
 8005a36:	4619      	mov	r1, r3
 8005a38:	f04f 0c0a 	mov.w	ip, #10
 8005a3c:	4620      	mov	r0, r4
 8005a3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a42:	3a30      	subs	r2, #48	@ 0x30
 8005a44:	2a09      	cmp	r2, #9
 8005a46:	d903      	bls.n	8005a50 <_vfiprintf_r+0x1cc>
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d0c6      	beq.n	80059da <_vfiprintf_r+0x156>
 8005a4c:	9105      	str	r1, [sp, #20]
 8005a4e:	e7c4      	b.n	80059da <_vfiprintf_r+0x156>
 8005a50:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a54:	4604      	mov	r4, r0
 8005a56:	2301      	movs	r3, #1
 8005a58:	e7f0      	b.n	8005a3c <_vfiprintf_r+0x1b8>
 8005a5a:	ab03      	add	r3, sp, #12
 8005a5c:	9300      	str	r3, [sp, #0]
 8005a5e:	462a      	mov	r2, r5
 8005a60:	4b12      	ldr	r3, [pc, #72]	@ (8005aac <_vfiprintf_r+0x228>)
 8005a62:	a904      	add	r1, sp, #16
 8005a64:	4630      	mov	r0, r6
 8005a66:	f3af 8000 	nop.w
 8005a6a:	4607      	mov	r7, r0
 8005a6c:	1c78      	adds	r0, r7, #1
 8005a6e:	d1d6      	bne.n	8005a1e <_vfiprintf_r+0x19a>
 8005a70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a72:	07d9      	lsls	r1, r3, #31
 8005a74:	d405      	bmi.n	8005a82 <_vfiprintf_r+0x1fe>
 8005a76:	89ab      	ldrh	r3, [r5, #12]
 8005a78:	059a      	lsls	r2, r3, #22
 8005a7a:	d402      	bmi.n	8005a82 <_vfiprintf_r+0x1fe>
 8005a7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a7e:	f7ff fc57 	bl	8005330 <__retarget_lock_release_recursive>
 8005a82:	89ab      	ldrh	r3, [r5, #12]
 8005a84:	065b      	lsls	r3, r3, #25
 8005a86:	f53f af1f 	bmi.w	80058c8 <_vfiprintf_r+0x44>
 8005a8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a8c:	e71e      	b.n	80058cc <_vfiprintf_r+0x48>
 8005a8e:	ab03      	add	r3, sp, #12
 8005a90:	9300      	str	r3, [sp, #0]
 8005a92:	462a      	mov	r2, r5
 8005a94:	4b05      	ldr	r3, [pc, #20]	@ (8005aac <_vfiprintf_r+0x228>)
 8005a96:	a904      	add	r1, sp, #16
 8005a98:	4630      	mov	r0, r6
 8005a9a:	f000 f879 	bl	8005b90 <_printf_i>
 8005a9e:	e7e4      	b.n	8005a6a <_vfiprintf_r+0x1e6>
 8005aa0:	080090ff 	.word	0x080090ff
 8005aa4:	08009109 	.word	0x08009109
 8005aa8:	00000000 	.word	0x00000000
 8005aac:	0800585f 	.word	0x0800585f
 8005ab0:	08009105 	.word	0x08009105

08005ab4 <_printf_common>:
 8005ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ab8:	4616      	mov	r6, r2
 8005aba:	4698      	mov	r8, r3
 8005abc:	688a      	ldr	r2, [r1, #8]
 8005abe:	690b      	ldr	r3, [r1, #16]
 8005ac0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	bfb8      	it	lt
 8005ac8:	4613      	movlt	r3, r2
 8005aca:	6033      	str	r3, [r6, #0]
 8005acc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005ad0:	4607      	mov	r7, r0
 8005ad2:	460c      	mov	r4, r1
 8005ad4:	b10a      	cbz	r2, 8005ada <_printf_common+0x26>
 8005ad6:	3301      	adds	r3, #1
 8005ad8:	6033      	str	r3, [r6, #0]
 8005ada:	6823      	ldr	r3, [r4, #0]
 8005adc:	0699      	lsls	r1, r3, #26
 8005ade:	bf42      	ittt	mi
 8005ae0:	6833      	ldrmi	r3, [r6, #0]
 8005ae2:	3302      	addmi	r3, #2
 8005ae4:	6033      	strmi	r3, [r6, #0]
 8005ae6:	6825      	ldr	r5, [r4, #0]
 8005ae8:	f015 0506 	ands.w	r5, r5, #6
 8005aec:	d106      	bne.n	8005afc <_printf_common+0x48>
 8005aee:	f104 0a19 	add.w	sl, r4, #25
 8005af2:	68e3      	ldr	r3, [r4, #12]
 8005af4:	6832      	ldr	r2, [r6, #0]
 8005af6:	1a9b      	subs	r3, r3, r2
 8005af8:	42ab      	cmp	r3, r5
 8005afa:	dc26      	bgt.n	8005b4a <_printf_common+0x96>
 8005afc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005b00:	6822      	ldr	r2, [r4, #0]
 8005b02:	3b00      	subs	r3, #0
 8005b04:	bf18      	it	ne
 8005b06:	2301      	movne	r3, #1
 8005b08:	0692      	lsls	r2, r2, #26
 8005b0a:	d42b      	bmi.n	8005b64 <_printf_common+0xb0>
 8005b0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b10:	4641      	mov	r1, r8
 8005b12:	4638      	mov	r0, r7
 8005b14:	47c8      	blx	r9
 8005b16:	3001      	adds	r0, #1
 8005b18:	d01e      	beq.n	8005b58 <_printf_common+0xa4>
 8005b1a:	6823      	ldr	r3, [r4, #0]
 8005b1c:	6922      	ldr	r2, [r4, #16]
 8005b1e:	f003 0306 	and.w	r3, r3, #6
 8005b22:	2b04      	cmp	r3, #4
 8005b24:	bf02      	ittt	eq
 8005b26:	68e5      	ldreq	r5, [r4, #12]
 8005b28:	6833      	ldreq	r3, [r6, #0]
 8005b2a:	1aed      	subeq	r5, r5, r3
 8005b2c:	68a3      	ldr	r3, [r4, #8]
 8005b2e:	bf0c      	ite	eq
 8005b30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b34:	2500      	movne	r5, #0
 8005b36:	4293      	cmp	r3, r2
 8005b38:	bfc4      	itt	gt
 8005b3a:	1a9b      	subgt	r3, r3, r2
 8005b3c:	18ed      	addgt	r5, r5, r3
 8005b3e:	2600      	movs	r6, #0
 8005b40:	341a      	adds	r4, #26
 8005b42:	42b5      	cmp	r5, r6
 8005b44:	d11a      	bne.n	8005b7c <_printf_common+0xc8>
 8005b46:	2000      	movs	r0, #0
 8005b48:	e008      	b.n	8005b5c <_printf_common+0xa8>
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	4652      	mov	r2, sl
 8005b4e:	4641      	mov	r1, r8
 8005b50:	4638      	mov	r0, r7
 8005b52:	47c8      	blx	r9
 8005b54:	3001      	adds	r0, #1
 8005b56:	d103      	bne.n	8005b60 <_printf_common+0xac>
 8005b58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b60:	3501      	adds	r5, #1
 8005b62:	e7c6      	b.n	8005af2 <_printf_common+0x3e>
 8005b64:	18e1      	adds	r1, r4, r3
 8005b66:	1c5a      	adds	r2, r3, #1
 8005b68:	2030      	movs	r0, #48	@ 0x30
 8005b6a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b6e:	4422      	add	r2, r4
 8005b70:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b78:	3302      	adds	r3, #2
 8005b7a:	e7c7      	b.n	8005b0c <_printf_common+0x58>
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	4622      	mov	r2, r4
 8005b80:	4641      	mov	r1, r8
 8005b82:	4638      	mov	r0, r7
 8005b84:	47c8      	blx	r9
 8005b86:	3001      	adds	r0, #1
 8005b88:	d0e6      	beq.n	8005b58 <_printf_common+0xa4>
 8005b8a:	3601      	adds	r6, #1
 8005b8c:	e7d9      	b.n	8005b42 <_printf_common+0x8e>
	...

08005b90 <_printf_i>:
 8005b90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b94:	7e0f      	ldrb	r7, [r1, #24]
 8005b96:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b98:	2f78      	cmp	r7, #120	@ 0x78
 8005b9a:	4691      	mov	r9, r2
 8005b9c:	4680      	mov	r8, r0
 8005b9e:	460c      	mov	r4, r1
 8005ba0:	469a      	mov	sl, r3
 8005ba2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005ba6:	d807      	bhi.n	8005bb8 <_printf_i+0x28>
 8005ba8:	2f62      	cmp	r7, #98	@ 0x62
 8005baa:	d80a      	bhi.n	8005bc2 <_printf_i+0x32>
 8005bac:	2f00      	cmp	r7, #0
 8005bae:	f000 80d2 	beq.w	8005d56 <_printf_i+0x1c6>
 8005bb2:	2f58      	cmp	r7, #88	@ 0x58
 8005bb4:	f000 80b9 	beq.w	8005d2a <_printf_i+0x19a>
 8005bb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bbc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005bc0:	e03a      	b.n	8005c38 <_printf_i+0xa8>
 8005bc2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005bc6:	2b15      	cmp	r3, #21
 8005bc8:	d8f6      	bhi.n	8005bb8 <_printf_i+0x28>
 8005bca:	a101      	add	r1, pc, #4	@ (adr r1, 8005bd0 <_printf_i+0x40>)
 8005bcc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005bd0:	08005c29 	.word	0x08005c29
 8005bd4:	08005c3d 	.word	0x08005c3d
 8005bd8:	08005bb9 	.word	0x08005bb9
 8005bdc:	08005bb9 	.word	0x08005bb9
 8005be0:	08005bb9 	.word	0x08005bb9
 8005be4:	08005bb9 	.word	0x08005bb9
 8005be8:	08005c3d 	.word	0x08005c3d
 8005bec:	08005bb9 	.word	0x08005bb9
 8005bf0:	08005bb9 	.word	0x08005bb9
 8005bf4:	08005bb9 	.word	0x08005bb9
 8005bf8:	08005bb9 	.word	0x08005bb9
 8005bfc:	08005d3d 	.word	0x08005d3d
 8005c00:	08005c67 	.word	0x08005c67
 8005c04:	08005cf7 	.word	0x08005cf7
 8005c08:	08005bb9 	.word	0x08005bb9
 8005c0c:	08005bb9 	.word	0x08005bb9
 8005c10:	08005d5f 	.word	0x08005d5f
 8005c14:	08005bb9 	.word	0x08005bb9
 8005c18:	08005c67 	.word	0x08005c67
 8005c1c:	08005bb9 	.word	0x08005bb9
 8005c20:	08005bb9 	.word	0x08005bb9
 8005c24:	08005cff 	.word	0x08005cff
 8005c28:	6833      	ldr	r3, [r6, #0]
 8005c2a:	1d1a      	adds	r2, r3, #4
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	6032      	str	r2, [r6, #0]
 8005c30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e09d      	b.n	8005d78 <_printf_i+0x1e8>
 8005c3c:	6833      	ldr	r3, [r6, #0]
 8005c3e:	6820      	ldr	r0, [r4, #0]
 8005c40:	1d19      	adds	r1, r3, #4
 8005c42:	6031      	str	r1, [r6, #0]
 8005c44:	0606      	lsls	r6, r0, #24
 8005c46:	d501      	bpl.n	8005c4c <_printf_i+0xbc>
 8005c48:	681d      	ldr	r5, [r3, #0]
 8005c4a:	e003      	b.n	8005c54 <_printf_i+0xc4>
 8005c4c:	0645      	lsls	r5, r0, #25
 8005c4e:	d5fb      	bpl.n	8005c48 <_printf_i+0xb8>
 8005c50:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c54:	2d00      	cmp	r5, #0
 8005c56:	da03      	bge.n	8005c60 <_printf_i+0xd0>
 8005c58:	232d      	movs	r3, #45	@ 0x2d
 8005c5a:	426d      	negs	r5, r5
 8005c5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c60:	4859      	ldr	r0, [pc, #356]	@ (8005dc8 <_printf_i+0x238>)
 8005c62:	230a      	movs	r3, #10
 8005c64:	e011      	b.n	8005c8a <_printf_i+0xfa>
 8005c66:	6821      	ldr	r1, [r4, #0]
 8005c68:	6833      	ldr	r3, [r6, #0]
 8005c6a:	0608      	lsls	r0, r1, #24
 8005c6c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c70:	d402      	bmi.n	8005c78 <_printf_i+0xe8>
 8005c72:	0649      	lsls	r1, r1, #25
 8005c74:	bf48      	it	mi
 8005c76:	b2ad      	uxthmi	r5, r5
 8005c78:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c7a:	4853      	ldr	r0, [pc, #332]	@ (8005dc8 <_printf_i+0x238>)
 8005c7c:	6033      	str	r3, [r6, #0]
 8005c7e:	bf14      	ite	ne
 8005c80:	230a      	movne	r3, #10
 8005c82:	2308      	moveq	r3, #8
 8005c84:	2100      	movs	r1, #0
 8005c86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c8a:	6866      	ldr	r6, [r4, #4]
 8005c8c:	60a6      	str	r6, [r4, #8]
 8005c8e:	2e00      	cmp	r6, #0
 8005c90:	bfa2      	ittt	ge
 8005c92:	6821      	ldrge	r1, [r4, #0]
 8005c94:	f021 0104 	bicge.w	r1, r1, #4
 8005c98:	6021      	strge	r1, [r4, #0]
 8005c9a:	b90d      	cbnz	r5, 8005ca0 <_printf_i+0x110>
 8005c9c:	2e00      	cmp	r6, #0
 8005c9e:	d04b      	beq.n	8005d38 <_printf_i+0x1a8>
 8005ca0:	4616      	mov	r6, r2
 8005ca2:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ca6:	fb03 5711 	mls	r7, r3, r1, r5
 8005caa:	5dc7      	ldrb	r7, [r0, r7]
 8005cac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005cb0:	462f      	mov	r7, r5
 8005cb2:	42bb      	cmp	r3, r7
 8005cb4:	460d      	mov	r5, r1
 8005cb6:	d9f4      	bls.n	8005ca2 <_printf_i+0x112>
 8005cb8:	2b08      	cmp	r3, #8
 8005cba:	d10b      	bne.n	8005cd4 <_printf_i+0x144>
 8005cbc:	6823      	ldr	r3, [r4, #0]
 8005cbe:	07df      	lsls	r7, r3, #31
 8005cc0:	d508      	bpl.n	8005cd4 <_printf_i+0x144>
 8005cc2:	6923      	ldr	r3, [r4, #16]
 8005cc4:	6861      	ldr	r1, [r4, #4]
 8005cc6:	4299      	cmp	r1, r3
 8005cc8:	bfde      	ittt	le
 8005cca:	2330      	movle	r3, #48	@ 0x30
 8005ccc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005cd0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005cd4:	1b92      	subs	r2, r2, r6
 8005cd6:	6122      	str	r2, [r4, #16]
 8005cd8:	f8cd a000 	str.w	sl, [sp]
 8005cdc:	464b      	mov	r3, r9
 8005cde:	aa03      	add	r2, sp, #12
 8005ce0:	4621      	mov	r1, r4
 8005ce2:	4640      	mov	r0, r8
 8005ce4:	f7ff fee6 	bl	8005ab4 <_printf_common>
 8005ce8:	3001      	adds	r0, #1
 8005cea:	d14a      	bne.n	8005d82 <_printf_i+0x1f2>
 8005cec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005cf0:	b004      	add	sp, #16
 8005cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cf6:	6823      	ldr	r3, [r4, #0]
 8005cf8:	f043 0320 	orr.w	r3, r3, #32
 8005cfc:	6023      	str	r3, [r4, #0]
 8005cfe:	4833      	ldr	r0, [pc, #204]	@ (8005dcc <_printf_i+0x23c>)
 8005d00:	2778      	movs	r7, #120	@ 0x78
 8005d02:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d06:	6823      	ldr	r3, [r4, #0]
 8005d08:	6831      	ldr	r1, [r6, #0]
 8005d0a:	061f      	lsls	r7, r3, #24
 8005d0c:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d10:	d402      	bmi.n	8005d18 <_printf_i+0x188>
 8005d12:	065f      	lsls	r7, r3, #25
 8005d14:	bf48      	it	mi
 8005d16:	b2ad      	uxthmi	r5, r5
 8005d18:	6031      	str	r1, [r6, #0]
 8005d1a:	07d9      	lsls	r1, r3, #31
 8005d1c:	bf44      	itt	mi
 8005d1e:	f043 0320 	orrmi.w	r3, r3, #32
 8005d22:	6023      	strmi	r3, [r4, #0]
 8005d24:	b11d      	cbz	r5, 8005d2e <_printf_i+0x19e>
 8005d26:	2310      	movs	r3, #16
 8005d28:	e7ac      	b.n	8005c84 <_printf_i+0xf4>
 8005d2a:	4827      	ldr	r0, [pc, #156]	@ (8005dc8 <_printf_i+0x238>)
 8005d2c:	e7e9      	b.n	8005d02 <_printf_i+0x172>
 8005d2e:	6823      	ldr	r3, [r4, #0]
 8005d30:	f023 0320 	bic.w	r3, r3, #32
 8005d34:	6023      	str	r3, [r4, #0]
 8005d36:	e7f6      	b.n	8005d26 <_printf_i+0x196>
 8005d38:	4616      	mov	r6, r2
 8005d3a:	e7bd      	b.n	8005cb8 <_printf_i+0x128>
 8005d3c:	6833      	ldr	r3, [r6, #0]
 8005d3e:	6825      	ldr	r5, [r4, #0]
 8005d40:	6961      	ldr	r1, [r4, #20]
 8005d42:	1d18      	adds	r0, r3, #4
 8005d44:	6030      	str	r0, [r6, #0]
 8005d46:	062e      	lsls	r6, r5, #24
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	d501      	bpl.n	8005d50 <_printf_i+0x1c0>
 8005d4c:	6019      	str	r1, [r3, #0]
 8005d4e:	e002      	b.n	8005d56 <_printf_i+0x1c6>
 8005d50:	0668      	lsls	r0, r5, #25
 8005d52:	d5fb      	bpl.n	8005d4c <_printf_i+0x1bc>
 8005d54:	8019      	strh	r1, [r3, #0]
 8005d56:	2300      	movs	r3, #0
 8005d58:	6123      	str	r3, [r4, #16]
 8005d5a:	4616      	mov	r6, r2
 8005d5c:	e7bc      	b.n	8005cd8 <_printf_i+0x148>
 8005d5e:	6833      	ldr	r3, [r6, #0]
 8005d60:	1d1a      	adds	r2, r3, #4
 8005d62:	6032      	str	r2, [r6, #0]
 8005d64:	681e      	ldr	r6, [r3, #0]
 8005d66:	6862      	ldr	r2, [r4, #4]
 8005d68:	2100      	movs	r1, #0
 8005d6a:	4630      	mov	r0, r6
 8005d6c:	f7fa fa30 	bl	80001d0 <memchr>
 8005d70:	b108      	cbz	r0, 8005d76 <_printf_i+0x1e6>
 8005d72:	1b80      	subs	r0, r0, r6
 8005d74:	6060      	str	r0, [r4, #4]
 8005d76:	6863      	ldr	r3, [r4, #4]
 8005d78:	6123      	str	r3, [r4, #16]
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d80:	e7aa      	b.n	8005cd8 <_printf_i+0x148>
 8005d82:	6923      	ldr	r3, [r4, #16]
 8005d84:	4632      	mov	r2, r6
 8005d86:	4649      	mov	r1, r9
 8005d88:	4640      	mov	r0, r8
 8005d8a:	47d0      	blx	sl
 8005d8c:	3001      	adds	r0, #1
 8005d8e:	d0ad      	beq.n	8005cec <_printf_i+0x15c>
 8005d90:	6823      	ldr	r3, [r4, #0]
 8005d92:	079b      	lsls	r3, r3, #30
 8005d94:	d413      	bmi.n	8005dbe <_printf_i+0x22e>
 8005d96:	68e0      	ldr	r0, [r4, #12]
 8005d98:	9b03      	ldr	r3, [sp, #12]
 8005d9a:	4298      	cmp	r0, r3
 8005d9c:	bfb8      	it	lt
 8005d9e:	4618      	movlt	r0, r3
 8005da0:	e7a6      	b.n	8005cf0 <_printf_i+0x160>
 8005da2:	2301      	movs	r3, #1
 8005da4:	4632      	mov	r2, r6
 8005da6:	4649      	mov	r1, r9
 8005da8:	4640      	mov	r0, r8
 8005daa:	47d0      	blx	sl
 8005dac:	3001      	adds	r0, #1
 8005dae:	d09d      	beq.n	8005cec <_printf_i+0x15c>
 8005db0:	3501      	adds	r5, #1
 8005db2:	68e3      	ldr	r3, [r4, #12]
 8005db4:	9903      	ldr	r1, [sp, #12]
 8005db6:	1a5b      	subs	r3, r3, r1
 8005db8:	42ab      	cmp	r3, r5
 8005dba:	dcf2      	bgt.n	8005da2 <_printf_i+0x212>
 8005dbc:	e7eb      	b.n	8005d96 <_printf_i+0x206>
 8005dbe:	2500      	movs	r5, #0
 8005dc0:	f104 0619 	add.w	r6, r4, #25
 8005dc4:	e7f5      	b.n	8005db2 <_printf_i+0x222>
 8005dc6:	bf00      	nop
 8005dc8:	08009110 	.word	0x08009110
 8005dcc:	08009121 	.word	0x08009121

08005dd0 <__swbuf_r>:
 8005dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dd2:	460e      	mov	r6, r1
 8005dd4:	4614      	mov	r4, r2
 8005dd6:	4605      	mov	r5, r0
 8005dd8:	b118      	cbz	r0, 8005de2 <__swbuf_r+0x12>
 8005dda:	6a03      	ldr	r3, [r0, #32]
 8005ddc:	b90b      	cbnz	r3, 8005de2 <__swbuf_r+0x12>
 8005dde:	f7ff fa3d 	bl	800525c <__sinit>
 8005de2:	69a3      	ldr	r3, [r4, #24]
 8005de4:	60a3      	str	r3, [r4, #8]
 8005de6:	89a3      	ldrh	r3, [r4, #12]
 8005de8:	071a      	lsls	r2, r3, #28
 8005dea:	d501      	bpl.n	8005df0 <__swbuf_r+0x20>
 8005dec:	6923      	ldr	r3, [r4, #16]
 8005dee:	b943      	cbnz	r3, 8005e02 <__swbuf_r+0x32>
 8005df0:	4621      	mov	r1, r4
 8005df2:	4628      	mov	r0, r5
 8005df4:	f000 f82a 	bl	8005e4c <__swsetup_r>
 8005df8:	b118      	cbz	r0, 8005e02 <__swbuf_r+0x32>
 8005dfa:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005dfe:	4638      	mov	r0, r7
 8005e00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e02:	6823      	ldr	r3, [r4, #0]
 8005e04:	6922      	ldr	r2, [r4, #16]
 8005e06:	1a98      	subs	r0, r3, r2
 8005e08:	6963      	ldr	r3, [r4, #20]
 8005e0a:	b2f6      	uxtb	r6, r6
 8005e0c:	4283      	cmp	r3, r0
 8005e0e:	4637      	mov	r7, r6
 8005e10:	dc05      	bgt.n	8005e1e <__swbuf_r+0x4e>
 8005e12:	4621      	mov	r1, r4
 8005e14:	4628      	mov	r0, r5
 8005e16:	f7ff fbd9 	bl	80055cc <_fflush_r>
 8005e1a:	2800      	cmp	r0, #0
 8005e1c:	d1ed      	bne.n	8005dfa <__swbuf_r+0x2a>
 8005e1e:	68a3      	ldr	r3, [r4, #8]
 8005e20:	3b01      	subs	r3, #1
 8005e22:	60a3      	str	r3, [r4, #8]
 8005e24:	6823      	ldr	r3, [r4, #0]
 8005e26:	1c5a      	adds	r2, r3, #1
 8005e28:	6022      	str	r2, [r4, #0]
 8005e2a:	701e      	strb	r6, [r3, #0]
 8005e2c:	6962      	ldr	r2, [r4, #20]
 8005e2e:	1c43      	adds	r3, r0, #1
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d004      	beq.n	8005e3e <__swbuf_r+0x6e>
 8005e34:	89a3      	ldrh	r3, [r4, #12]
 8005e36:	07db      	lsls	r3, r3, #31
 8005e38:	d5e1      	bpl.n	8005dfe <__swbuf_r+0x2e>
 8005e3a:	2e0a      	cmp	r6, #10
 8005e3c:	d1df      	bne.n	8005dfe <__swbuf_r+0x2e>
 8005e3e:	4621      	mov	r1, r4
 8005e40:	4628      	mov	r0, r5
 8005e42:	f7ff fbc3 	bl	80055cc <_fflush_r>
 8005e46:	2800      	cmp	r0, #0
 8005e48:	d0d9      	beq.n	8005dfe <__swbuf_r+0x2e>
 8005e4a:	e7d6      	b.n	8005dfa <__swbuf_r+0x2a>

08005e4c <__swsetup_r>:
 8005e4c:	b538      	push	{r3, r4, r5, lr}
 8005e4e:	4b29      	ldr	r3, [pc, #164]	@ (8005ef4 <__swsetup_r+0xa8>)
 8005e50:	4605      	mov	r5, r0
 8005e52:	6818      	ldr	r0, [r3, #0]
 8005e54:	460c      	mov	r4, r1
 8005e56:	b118      	cbz	r0, 8005e60 <__swsetup_r+0x14>
 8005e58:	6a03      	ldr	r3, [r0, #32]
 8005e5a:	b90b      	cbnz	r3, 8005e60 <__swsetup_r+0x14>
 8005e5c:	f7ff f9fe 	bl	800525c <__sinit>
 8005e60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e64:	0719      	lsls	r1, r3, #28
 8005e66:	d422      	bmi.n	8005eae <__swsetup_r+0x62>
 8005e68:	06da      	lsls	r2, r3, #27
 8005e6a:	d407      	bmi.n	8005e7c <__swsetup_r+0x30>
 8005e6c:	2209      	movs	r2, #9
 8005e6e:	602a      	str	r2, [r5, #0]
 8005e70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e74:	81a3      	strh	r3, [r4, #12]
 8005e76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005e7a:	e033      	b.n	8005ee4 <__swsetup_r+0x98>
 8005e7c:	0758      	lsls	r0, r3, #29
 8005e7e:	d512      	bpl.n	8005ea6 <__swsetup_r+0x5a>
 8005e80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e82:	b141      	cbz	r1, 8005e96 <__swsetup_r+0x4a>
 8005e84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005e88:	4299      	cmp	r1, r3
 8005e8a:	d002      	beq.n	8005e92 <__swsetup_r+0x46>
 8005e8c:	4628      	mov	r0, r5
 8005e8e:	f7ff fc85 	bl	800579c <_free_r>
 8005e92:	2300      	movs	r3, #0
 8005e94:	6363      	str	r3, [r4, #52]	@ 0x34
 8005e96:	89a3      	ldrh	r3, [r4, #12]
 8005e98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005e9c:	81a3      	strh	r3, [r4, #12]
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	6063      	str	r3, [r4, #4]
 8005ea2:	6923      	ldr	r3, [r4, #16]
 8005ea4:	6023      	str	r3, [r4, #0]
 8005ea6:	89a3      	ldrh	r3, [r4, #12]
 8005ea8:	f043 0308 	orr.w	r3, r3, #8
 8005eac:	81a3      	strh	r3, [r4, #12]
 8005eae:	6923      	ldr	r3, [r4, #16]
 8005eb0:	b94b      	cbnz	r3, 8005ec6 <__swsetup_r+0x7a>
 8005eb2:	89a3      	ldrh	r3, [r4, #12]
 8005eb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005eb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ebc:	d003      	beq.n	8005ec6 <__swsetup_r+0x7a>
 8005ebe:	4621      	mov	r1, r4
 8005ec0:	4628      	mov	r0, r5
 8005ec2:	f000 f83f 	bl	8005f44 <__smakebuf_r>
 8005ec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005eca:	f013 0201 	ands.w	r2, r3, #1
 8005ece:	d00a      	beq.n	8005ee6 <__swsetup_r+0x9a>
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	60a2      	str	r2, [r4, #8]
 8005ed4:	6962      	ldr	r2, [r4, #20]
 8005ed6:	4252      	negs	r2, r2
 8005ed8:	61a2      	str	r2, [r4, #24]
 8005eda:	6922      	ldr	r2, [r4, #16]
 8005edc:	b942      	cbnz	r2, 8005ef0 <__swsetup_r+0xa4>
 8005ede:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005ee2:	d1c5      	bne.n	8005e70 <__swsetup_r+0x24>
 8005ee4:	bd38      	pop	{r3, r4, r5, pc}
 8005ee6:	0799      	lsls	r1, r3, #30
 8005ee8:	bf58      	it	pl
 8005eea:	6962      	ldrpl	r2, [r4, #20]
 8005eec:	60a2      	str	r2, [r4, #8]
 8005eee:	e7f4      	b.n	8005eda <__swsetup_r+0x8e>
 8005ef0:	2000      	movs	r0, #0
 8005ef2:	e7f7      	b.n	8005ee4 <__swsetup_r+0x98>
 8005ef4:	2000002c 	.word	0x2000002c

08005ef8 <__swhatbuf_r>:
 8005ef8:	b570      	push	{r4, r5, r6, lr}
 8005efa:	460c      	mov	r4, r1
 8005efc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f00:	2900      	cmp	r1, #0
 8005f02:	b096      	sub	sp, #88	@ 0x58
 8005f04:	4615      	mov	r5, r2
 8005f06:	461e      	mov	r6, r3
 8005f08:	da0d      	bge.n	8005f26 <__swhatbuf_r+0x2e>
 8005f0a:	89a3      	ldrh	r3, [r4, #12]
 8005f0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005f10:	f04f 0100 	mov.w	r1, #0
 8005f14:	bf14      	ite	ne
 8005f16:	2340      	movne	r3, #64	@ 0x40
 8005f18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005f1c:	2000      	movs	r0, #0
 8005f1e:	6031      	str	r1, [r6, #0]
 8005f20:	602b      	str	r3, [r5, #0]
 8005f22:	b016      	add	sp, #88	@ 0x58
 8005f24:	bd70      	pop	{r4, r5, r6, pc}
 8005f26:	466a      	mov	r2, sp
 8005f28:	f000 f848 	bl	8005fbc <_fstat_r>
 8005f2c:	2800      	cmp	r0, #0
 8005f2e:	dbec      	blt.n	8005f0a <__swhatbuf_r+0x12>
 8005f30:	9901      	ldr	r1, [sp, #4]
 8005f32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005f36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005f3a:	4259      	negs	r1, r3
 8005f3c:	4159      	adcs	r1, r3
 8005f3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005f42:	e7eb      	b.n	8005f1c <__swhatbuf_r+0x24>

08005f44 <__smakebuf_r>:
 8005f44:	898b      	ldrh	r3, [r1, #12]
 8005f46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f48:	079d      	lsls	r5, r3, #30
 8005f4a:	4606      	mov	r6, r0
 8005f4c:	460c      	mov	r4, r1
 8005f4e:	d507      	bpl.n	8005f60 <__smakebuf_r+0x1c>
 8005f50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005f54:	6023      	str	r3, [r4, #0]
 8005f56:	6123      	str	r3, [r4, #16]
 8005f58:	2301      	movs	r3, #1
 8005f5a:	6163      	str	r3, [r4, #20]
 8005f5c:	b003      	add	sp, #12
 8005f5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f60:	ab01      	add	r3, sp, #4
 8005f62:	466a      	mov	r2, sp
 8005f64:	f7ff ffc8 	bl	8005ef8 <__swhatbuf_r>
 8005f68:	9f00      	ldr	r7, [sp, #0]
 8005f6a:	4605      	mov	r5, r0
 8005f6c:	4639      	mov	r1, r7
 8005f6e:	4630      	mov	r0, r6
 8005f70:	f7ff fa28 	bl	80053c4 <_malloc_r>
 8005f74:	b948      	cbnz	r0, 8005f8a <__smakebuf_r+0x46>
 8005f76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f7a:	059a      	lsls	r2, r3, #22
 8005f7c:	d4ee      	bmi.n	8005f5c <__smakebuf_r+0x18>
 8005f7e:	f023 0303 	bic.w	r3, r3, #3
 8005f82:	f043 0302 	orr.w	r3, r3, #2
 8005f86:	81a3      	strh	r3, [r4, #12]
 8005f88:	e7e2      	b.n	8005f50 <__smakebuf_r+0xc>
 8005f8a:	89a3      	ldrh	r3, [r4, #12]
 8005f8c:	6020      	str	r0, [r4, #0]
 8005f8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f92:	81a3      	strh	r3, [r4, #12]
 8005f94:	9b01      	ldr	r3, [sp, #4]
 8005f96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005f9a:	b15b      	cbz	r3, 8005fb4 <__smakebuf_r+0x70>
 8005f9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	f000 f81d 	bl	8005fe0 <_isatty_r>
 8005fa6:	b128      	cbz	r0, 8005fb4 <__smakebuf_r+0x70>
 8005fa8:	89a3      	ldrh	r3, [r4, #12]
 8005faa:	f023 0303 	bic.w	r3, r3, #3
 8005fae:	f043 0301 	orr.w	r3, r3, #1
 8005fb2:	81a3      	strh	r3, [r4, #12]
 8005fb4:	89a3      	ldrh	r3, [r4, #12]
 8005fb6:	431d      	orrs	r5, r3
 8005fb8:	81a5      	strh	r5, [r4, #12]
 8005fba:	e7cf      	b.n	8005f5c <__smakebuf_r+0x18>

08005fbc <_fstat_r>:
 8005fbc:	b538      	push	{r3, r4, r5, lr}
 8005fbe:	4d07      	ldr	r5, [pc, #28]	@ (8005fdc <_fstat_r+0x20>)
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	4604      	mov	r4, r0
 8005fc4:	4608      	mov	r0, r1
 8005fc6:	4611      	mov	r1, r2
 8005fc8:	602b      	str	r3, [r5, #0]
 8005fca:	f7fc fbeb 	bl	80027a4 <_fstat>
 8005fce:	1c43      	adds	r3, r0, #1
 8005fd0:	d102      	bne.n	8005fd8 <_fstat_r+0x1c>
 8005fd2:	682b      	ldr	r3, [r5, #0]
 8005fd4:	b103      	cbz	r3, 8005fd8 <_fstat_r+0x1c>
 8005fd6:	6023      	str	r3, [r4, #0]
 8005fd8:	bd38      	pop	{r3, r4, r5, pc}
 8005fda:	bf00      	nop
 8005fdc:	20000454 	.word	0x20000454

08005fe0 <_isatty_r>:
 8005fe0:	b538      	push	{r3, r4, r5, lr}
 8005fe2:	4d06      	ldr	r5, [pc, #24]	@ (8005ffc <_isatty_r+0x1c>)
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	4604      	mov	r4, r0
 8005fe8:	4608      	mov	r0, r1
 8005fea:	602b      	str	r3, [r5, #0]
 8005fec:	f7fc fbea 	bl	80027c4 <_isatty>
 8005ff0:	1c43      	adds	r3, r0, #1
 8005ff2:	d102      	bne.n	8005ffa <_isatty_r+0x1a>
 8005ff4:	682b      	ldr	r3, [r5, #0]
 8005ff6:	b103      	cbz	r3, 8005ffa <_isatty_r+0x1a>
 8005ff8:	6023      	str	r3, [r4, #0]
 8005ffa:	bd38      	pop	{r3, r4, r5, pc}
 8005ffc:	20000454 	.word	0x20000454

08006000 <_raise_r>:
 8006000:	291f      	cmp	r1, #31
 8006002:	b538      	push	{r3, r4, r5, lr}
 8006004:	4605      	mov	r5, r0
 8006006:	460c      	mov	r4, r1
 8006008:	d904      	bls.n	8006014 <_raise_r+0x14>
 800600a:	2316      	movs	r3, #22
 800600c:	6003      	str	r3, [r0, #0]
 800600e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006012:	bd38      	pop	{r3, r4, r5, pc}
 8006014:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006016:	b112      	cbz	r2, 800601e <_raise_r+0x1e>
 8006018:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800601c:	b94b      	cbnz	r3, 8006032 <_raise_r+0x32>
 800601e:	4628      	mov	r0, r5
 8006020:	f000 f830 	bl	8006084 <_getpid_r>
 8006024:	4622      	mov	r2, r4
 8006026:	4601      	mov	r1, r0
 8006028:	4628      	mov	r0, r5
 800602a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800602e:	f000 b817 	b.w	8006060 <_kill_r>
 8006032:	2b01      	cmp	r3, #1
 8006034:	d00a      	beq.n	800604c <_raise_r+0x4c>
 8006036:	1c59      	adds	r1, r3, #1
 8006038:	d103      	bne.n	8006042 <_raise_r+0x42>
 800603a:	2316      	movs	r3, #22
 800603c:	6003      	str	r3, [r0, #0]
 800603e:	2001      	movs	r0, #1
 8006040:	e7e7      	b.n	8006012 <_raise_r+0x12>
 8006042:	2100      	movs	r1, #0
 8006044:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006048:	4620      	mov	r0, r4
 800604a:	4798      	blx	r3
 800604c:	2000      	movs	r0, #0
 800604e:	e7e0      	b.n	8006012 <_raise_r+0x12>

08006050 <raise>:
 8006050:	4b02      	ldr	r3, [pc, #8]	@ (800605c <raise+0xc>)
 8006052:	4601      	mov	r1, r0
 8006054:	6818      	ldr	r0, [r3, #0]
 8006056:	f7ff bfd3 	b.w	8006000 <_raise_r>
 800605a:	bf00      	nop
 800605c:	2000002c 	.word	0x2000002c

08006060 <_kill_r>:
 8006060:	b538      	push	{r3, r4, r5, lr}
 8006062:	4d07      	ldr	r5, [pc, #28]	@ (8006080 <_kill_r+0x20>)
 8006064:	2300      	movs	r3, #0
 8006066:	4604      	mov	r4, r0
 8006068:	4608      	mov	r0, r1
 800606a:	4611      	mov	r1, r2
 800606c:	602b      	str	r3, [r5, #0]
 800606e:	f7fc fb39 	bl	80026e4 <_kill>
 8006072:	1c43      	adds	r3, r0, #1
 8006074:	d102      	bne.n	800607c <_kill_r+0x1c>
 8006076:	682b      	ldr	r3, [r5, #0]
 8006078:	b103      	cbz	r3, 800607c <_kill_r+0x1c>
 800607a:	6023      	str	r3, [r4, #0]
 800607c:	bd38      	pop	{r3, r4, r5, pc}
 800607e:	bf00      	nop
 8006080:	20000454 	.word	0x20000454

08006084 <_getpid_r>:
 8006084:	f7fc bb26 	b.w	80026d4 <_getpid>

08006088 <_init>:
 8006088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800608a:	bf00      	nop
 800608c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800608e:	bc08      	pop	{r3}
 8006090:	469e      	mov	lr, r3
 8006092:	4770      	bx	lr

08006094 <_fini>:
 8006094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006096:	bf00      	nop
 8006098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800609a:	bc08      	pop	{r3}
 800609c:	469e      	mov	lr, r3
 800609e:	4770      	bx	lr
