Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jul 19 11:20:03 2017
| Host         : DESKTOP-5F6G55S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: imem0/op_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: imem0/op_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][11]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][12]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][13]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][14]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][15]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][15]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][16]_rep/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][16]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][17]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][18]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][19]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][20]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][21]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][22]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][23]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][24]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][25]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][26]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][27]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][28]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][29]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][30]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][31]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][32]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][33]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][34]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][35]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][37]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][39]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.147        0.000                      0                   55        0.093        0.000                      0                   55        4.500        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
mclk                    {0.000 5.000}      10.000          100.000         
  div0/cnt_reg[1]_0[0]  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                          8.424        0.000                      0                    2        0.415        0.000                      0                    2        4.500        0.000                       0                     3  
  div0/cnt_reg[1]_0[0]        0.147        0.000                      0                   53        0.093        0.000                      0                   53        4.500        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
div0/cnt_reg[1]_0[0]  mclk                        1.348        0.000                      0                    1        0.860        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        8.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.424ns  (required time - arrival time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.580ns (36.941%)  route 0.990ns (63.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.990     6.532    div0/cnt__0[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.656 r  div0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.656    div0/cnt[0]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    div0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  8.424    

Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.608ns (38.046%)  route 0.990ns (61.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.990     6.532    div0/cnt__0[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.152     6.684 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.684    div0/cnt[1]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                  8.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.185ns (35.436%)  route 0.337ns (64.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.337     1.924    div0/cnt__0[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.044     1.968 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.968    div0/cnt[1]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.560%)  route 0.337ns (64.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.337     1.924    div0/cnt__0[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.969 r  div0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.969    div0/cnt[0]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    div0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.432    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   div0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   div0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  div0/cnt_reg[1]_0[0]
  To Clock:  div0/cnt_reg[1]_0[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 r0/regis_reg[1][5]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.813ns  (logic 5.277ns (53.777%)  route 4.536ns (46.223%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.436ns = ( 22.436 - 15.000 ) 
    Source Clock Delay      (SCD):    8.056ns = ( 13.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    13.056    r0/clk
    SLICE_X43Y54         FDRE                                         r  r0/regis_reg[1][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.459    13.515 f  r0/regis_reg[1][5]/Q
                         net (fo=4, routed)           0.656    14.171    r0/Q[5]
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.295 r  r0/buff4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.295    io0/regis_reg[1][7][1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.845    io0/buff4_carry__0_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.959    io0/buff4_carry__1_n_1
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.073    io0/buff4_carry__2_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.187 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.187    io0/buff4_carry__3_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.301 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.301    io0/buff4_carry__4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.415 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.415    io0/buff4_carry__5_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.529 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.529    io0/buff4_carry__6_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.643 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.643    r0/CO[0]
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.914 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.414    16.328    r0/seg_reg[1][0]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    17.185 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.507    17.692    r0/seg_reg[1]_0[0]
    SLICE_X44Y62         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.476 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.313    18.788    io0/regis_reg[1][37][1]
    SLICE_X46Y62         LUT4 (Prop_lut4_I3_O)        0.303    19.091 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.161    19.252    io0/seg[6]_i_62_n_1
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.124    19.376 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.165    19.541    io0/seg[6]_i_60_n_1
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.124    19.665 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.330    19.995    io0/seg[6]_i_55_n_1
    SLICE_X47Y62         LUT5 (Prop_lut5_I1_O)        0.124    20.119 r  io0/seg[6]_i_41/O
                         net (fo=2, routed)           0.516    20.635    io0/seg[6]_i_41_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    20.759 r  io0/seg[6]_i_26/O
                         net (fo=1, routed)           0.000    20.759    io0/seg[6]_i_26_n_1
    SLICE_X46Y61         MUXF7 (Prop_muxf7_I1_O)      0.214    20.973 r  io0/seg_reg[6]_i_11/O
                         net (fo=1, routed)           1.005    21.979    io0/seg_reg[6]_i_11_n_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I3_O)        0.297    22.276 r  io0/seg[6]_i_4/O
                         net (fo=7, routed)           0.469    22.745    io0/buff1__122[0]
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.124    22.869 r  io0/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    22.869    io0/seg[0]_i_1_n_1
    SLICE_X45Y58         FDRE                                         r  io0/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.437    22.436    io0/clk
    SLICE_X45Y58         FDRE                                         r  io0/seg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.581    23.017    
                         clock uncertainty           -0.035    22.981    
    SLICE_X45Y58         FDRE (Setup_fdre_C_D)        0.034    23.015    io0/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         23.015    
                         arrival time                         -22.869    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 r0/regis_reg[1][5]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.794ns  (logic 5.277ns (53.882%)  route 4.517ns (46.118%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 22.435 - 15.000 ) 
    Source Clock Delay      (SCD):    8.056ns = ( 13.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    13.056    r0/clk
    SLICE_X43Y54         FDRE                                         r  r0/regis_reg[1][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.459    13.515 f  r0/regis_reg[1][5]/Q
                         net (fo=4, routed)           0.656    14.171    r0/Q[5]
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.295 r  r0/buff4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.295    io0/regis_reg[1][7][1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.845    io0/buff4_carry__0_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.959    io0/buff4_carry__1_n_1
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.073    io0/buff4_carry__2_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.187 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.187    io0/buff4_carry__3_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.301 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.301    io0/buff4_carry__4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.415 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.415    io0/buff4_carry__5_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.529 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.529    io0/buff4_carry__6_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.643 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.643    r0/CO[0]
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.914 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.414    16.328    r0/seg_reg[1][0]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    17.185 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.507    17.692    r0/seg_reg[1]_0[0]
    SLICE_X44Y62         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.476 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.313    18.788    io0/regis_reg[1][37][1]
    SLICE_X46Y62         LUT4 (Prop_lut4_I3_O)        0.303    19.091 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.161    19.252    io0/seg[6]_i_62_n_1
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.124    19.376 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.165    19.541    io0/seg[6]_i_60_n_1
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.124    19.665 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.330    19.995    io0/seg[6]_i_55_n_1
    SLICE_X47Y62         LUT5 (Prop_lut5_I1_O)        0.124    20.119 r  io0/seg[6]_i_41/O
                         net (fo=2, routed)           0.516    20.635    io0/seg[6]_i_41_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    20.759 r  io0/seg[6]_i_26/O
                         net (fo=1, routed)           0.000    20.759    io0/seg[6]_i_26_n_1
    SLICE_X46Y61         MUXF7 (Prop_muxf7_I1_O)      0.214    20.973 r  io0/seg_reg[6]_i_11/O
                         net (fo=1, routed)           1.005    21.979    io0/seg_reg[6]_i_11_n_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I3_O)        0.297    22.276 r  io0/seg[6]_i_4/O
                         net (fo=7, routed)           0.450    22.725    io0/buff1__122[0]
    SLICE_X47Y60         LUT6 (Prop_lut6_I3_O)        0.124    22.849 r  io0/seg[5]_i_1/O
                         net (fo=1, routed)           0.000    22.849    io0/seg[5]_i_1_n_1
    SLICE_X47Y60         FDRE                                         r  io0/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.436    22.435    io0/clk
    SLICE_X47Y60         FDRE                                         r  io0/seg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.581    23.016    
                         clock uncertainty           -0.035    22.980    
    SLICE_X47Y60         FDRE (Setup_fdre_C_D)        0.034    23.014    io0/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         23.014    
                         arrival time                         -22.849    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 r0/regis_reg[1][5]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.790ns  (logic 5.277ns (53.904%)  route 4.513ns (46.096%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 22.435 - 15.000 ) 
    Source Clock Delay      (SCD):    8.056ns = ( 13.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    13.056    r0/clk
    SLICE_X43Y54         FDRE                                         r  r0/regis_reg[1][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.459    13.515 f  r0/regis_reg[1][5]/Q
                         net (fo=4, routed)           0.656    14.171    r0/Q[5]
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.295 r  r0/buff4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.295    io0/regis_reg[1][7][1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.845    io0/buff4_carry__0_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.959    io0/buff4_carry__1_n_1
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.073    io0/buff4_carry__2_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.187 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.187    io0/buff4_carry__3_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.301 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.301    io0/buff4_carry__4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.415 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.415    io0/buff4_carry__5_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.529 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.529    io0/buff4_carry__6_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.643 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.643    r0/CO[0]
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.914 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.414    16.328    r0/seg_reg[1][0]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    17.185 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.507    17.692    r0/seg_reg[1]_0[0]
    SLICE_X44Y62         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.476 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.313    18.788    io0/regis_reg[1][37][1]
    SLICE_X46Y62         LUT4 (Prop_lut4_I3_O)        0.303    19.091 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.161    19.252    io0/seg[6]_i_62_n_1
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.124    19.376 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.165    19.541    io0/seg[6]_i_60_n_1
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.124    19.665 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.330    19.995    io0/seg[6]_i_55_n_1
    SLICE_X47Y62         LUT5 (Prop_lut5_I1_O)        0.124    20.119 r  io0/seg[6]_i_41/O
                         net (fo=2, routed)           0.516    20.635    io0/seg[6]_i_41_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    20.759 r  io0/seg[6]_i_26/O
                         net (fo=1, routed)           0.000    20.759    io0/seg[6]_i_26_n_1
    SLICE_X46Y61         MUXF7 (Prop_muxf7_I1_O)      0.214    20.973 r  io0/seg_reg[6]_i_11/O
                         net (fo=1, routed)           1.005    21.979    io0/seg_reg[6]_i_11_n_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I3_O)        0.297    22.276 r  io0/seg[6]_i_4/O
                         net (fo=7, routed)           0.446    22.721    io0/buff1__122[0]
    SLICE_X47Y60         LUT6 (Prop_lut6_I2_O)        0.124    22.845 r  io0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    22.845    io0/seg[3]_i_1_n_1
    SLICE_X47Y60         FDRE                                         r  io0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.436    22.435    io0/clk
    SLICE_X47Y60         FDRE                                         r  io0/seg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.581    23.016    
                         clock uncertainty           -0.035    22.980    
    SLICE_X47Y60         FDRE (Setup_fdre_C_D)        0.032    23.012    io0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         23.012    
                         arrival time                         -22.845    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 r0/regis_reg[1][5]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.792ns  (logic 5.277ns (53.892%)  route 4.515ns (46.108%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.436ns = ( 22.436 - 15.000 ) 
    Source Clock Delay      (SCD):    8.056ns = ( 13.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    13.056    r0/clk
    SLICE_X43Y54         FDRE                                         r  r0/regis_reg[1][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.459    13.515 f  r0/regis_reg[1][5]/Q
                         net (fo=4, routed)           0.656    14.171    r0/Q[5]
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.295 r  r0/buff4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.295    io0/regis_reg[1][7][1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.845    io0/buff4_carry__0_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.959    io0/buff4_carry__1_n_1
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.073    io0/buff4_carry__2_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.187 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.187    io0/buff4_carry__3_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.301 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.301    io0/buff4_carry__4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.415 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.415    io0/buff4_carry__5_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.529 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.529    io0/buff4_carry__6_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.643 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.643    r0/CO[0]
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.914 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.414    16.328    r0/seg_reg[1][0]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    17.185 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.507    17.692    r0/seg_reg[1]_0[0]
    SLICE_X44Y62         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.476 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.313    18.788    io0/regis_reg[1][37][1]
    SLICE_X46Y62         LUT4 (Prop_lut4_I3_O)        0.303    19.091 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.161    19.252    io0/seg[6]_i_62_n_1
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.124    19.376 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.165    19.541    io0/seg[6]_i_60_n_1
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.124    19.665 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.330    19.995    io0/seg[6]_i_55_n_1
    SLICE_X47Y62         LUT5 (Prop_lut5_I1_O)        0.124    20.119 r  io0/seg[6]_i_41/O
                         net (fo=2, routed)           0.516    20.635    io0/seg[6]_i_41_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    20.759 r  io0/seg[6]_i_26/O
                         net (fo=1, routed)           0.000    20.759    io0/seg[6]_i_26_n_1
    SLICE_X46Y61         MUXF7 (Prop_muxf7_I1_O)      0.214    20.973 r  io0/seg_reg[6]_i_11/O
                         net (fo=1, routed)           1.005    21.979    io0/seg_reg[6]_i_11_n_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I3_O)        0.297    22.276 r  io0/seg[6]_i_4/O
                         net (fo=7, routed)           0.448    22.724    io0/buff1__122[0]
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.124    22.848 r  io0/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    22.848    io0/seg[6]_i_1_n_1
    SLICE_X47Y58         FDRE                                         r  io0/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.437    22.436    io0/clk
    SLICE_X47Y58         FDRE                                         r  io0/seg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.581    23.017    
                         clock uncertainty           -0.035    22.981    
    SLICE_X47Y58         FDRE (Setup_fdre_C_D)        0.034    23.015    io0/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         23.015    
                         arrival time                         -22.848    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 r0/regis_reg[1][5]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.714ns  (logic 5.277ns (54.323%)  route 4.437ns (45.677%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 22.435 - 15.000 ) 
    Source Clock Delay      (SCD):    8.056ns = ( 13.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    13.056    r0/clk
    SLICE_X43Y54         FDRE                                         r  r0/regis_reg[1][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.459    13.515 f  r0/regis_reg[1][5]/Q
                         net (fo=4, routed)           0.656    14.171    r0/Q[5]
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.295 r  r0/buff4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.295    io0/regis_reg[1][7][1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.845    io0/buff4_carry__0_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.959    io0/buff4_carry__1_n_1
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.073    io0/buff4_carry__2_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.187 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.187    io0/buff4_carry__3_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.301 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.301    io0/buff4_carry__4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.415 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.415    io0/buff4_carry__5_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.529 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.529    io0/buff4_carry__6_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.643 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.643    r0/CO[0]
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.914 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.414    16.328    r0/seg_reg[1][0]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    17.185 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.507    17.692    r0/seg_reg[1]_0[0]
    SLICE_X44Y62         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.476 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.313    18.788    io0/regis_reg[1][37][1]
    SLICE_X46Y62         LUT4 (Prop_lut4_I3_O)        0.303    19.091 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.161    19.252    io0/seg[6]_i_62_n_1
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.124    19.376 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.165    19.541    io0/seg[6]_i_60_n_1
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.124    19.665 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.520    20.185    io0/seg[6]_i_55_n_1
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    20.309 r  io0/seg[6]_i_40/O
                         net (fo=2, routed)           0.297    20.606    r0/regis_reg[1][3]_1
    SLICE_X45Y60         LUT6 (Prop_lut6_I5_O)        0.124    20.730 r  r0/seg[6]_i_19/O
                         net (fo=1, routed)           0.000    20.730    io0/regis_reg[2][19]
    SLICE_X45Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    20.942 r  io0/seg_reg[6]_i_8/O
                         net (fo=1, routed)           0.803    21.745    io0/seg_reg[6]_i_8_n_1
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.299    22.044 r  io0/seg[6]_i_3/O
                         net (fo=7, routed)           0.602    22.646    io0/buff1__122[1]
    SLICE_X47Y60         LUT5 (Prop_lut5_I1_O)        0.124    22.770 r  io0/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    22.770    io0/seg[1]_i_1_n_1
    SLICE_X47Y60         FDRE                                         r  io0/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.436    22.435    io0/clk
    SLICE_X47Y60         FDRE                                         r  io0/seg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.581    23.016    
                         clock uncertainty           -0.035    22.980    
    SLICE_X47Y60         FDRE (Setup_fdre_C_D)        0.034    23.014    io0/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         23.014    
                         arrival time                         -22.770    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 r0/regis_reg[1][5]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.744ns  (logic 5.277ns (54.154%)  route 4.467ns (45.846%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 22.435 - 15.000 ) 
    Source Clock Delay      (SCD):    8.056ns = ( 13.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    13.056    r0/clk
    SLICE_X43Y54         FDRE                                         r  r0/regis_reg[1][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.459    13.515 f  r0/regis_reg[1][5]/Q
                         net (fo=4, routed)           0.656    14.171    r0/Q[5]
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.295 r  r0/buff4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.295    io0/regis_reg[1][7][1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.845    io0/buff4_carry__0_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.959    io0/buff4_carry__1_n_1
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.073    io0/buff4_carry__2_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.187 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.187    io0/buff4_carry__3_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.301 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.301    io0/buff4_carry__4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.415 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.415    io0/buff4_carry__5_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.529 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.529    io0/buff4_carry__6_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.643 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.643    r0/CO[0]
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.914 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.414    16.328    r0/seg_reg[1][0]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    17.185 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.507    17.692    r0/seg_reg[1]_0[0]
    SLICE_X44Y62         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.476 r  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.313    18.788    io0/regis_reg[1][37][1]
    SLICE_X46Y62         LUT4 (Prop_lut4_I3_O)        0.303    19.091 r  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.161    19.252    io0/seg[6]_i_62_n_1
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.124    19.376 r  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.165    19.541    io0/seg[6]_i_60_n_1
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.124    19.665 r  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.330    19.995    io0/seg[6]_i_55_n_1
    SLICE_X47Y62         LUT5 (Prop_lut5_I1_O)        0.124    20.119 f  io0/seg[6]_i_41/O
                         net (fo=2, routed)           0.516    20.635    io0/seg[6]_i_41_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    20.759 f  io0/seg[6]_i_26/O
                         net (fo=1, routed)           0.000    20.759    io0/seg[6]_i_26_n_1
    SLICE_X46Y61         MUXF7 (Prop_muxf7_I1_O)      0.214    20.973 f  io0/seg_reg[6]_i_11/O
                         net (fo=1, routed)           1.005    21.979    io0/seg_reg[6]_i_11_n_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I3_O)        0.297    22.276 f  io0/seg[6]_i_4/O
                         net (fo=7, routed)           0.401    22.676    io0/buff1__122[0]
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    22.800 r  io0/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    22.800    io0/seg[2]_i_1_n_1
    SLICE_X46Y60         FDRE                                         r  io0/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.436    22.435    io0/clk
    SLICE_X46Y60         FDRE                                         r  io0/seg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.581    23.016    
                         clock uncertainty           -0.035    22.980    
    SLICE_X46Y60         FDRE (Setup_fdre_C_D)        0.082    23.062    io0/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.062    
                         arrival time                         -22.800    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 r0/regis_reg[1][5]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        9.741ns  (logic 5.277ns (54.171%)  route 4.464ns (45.829%))
  Logic Levels:           20  (CARRY4=11 LUT1=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 22.435 - 15.000 ) 
    Source Clock Delay      (SCD):    8.056ns = ( 13.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    13.056    r0/clk
    SLICE_X43Y54         FDRE                                         r  r0/regis_reg[1][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.459    13.515 f  r0/regis_reg[1][5]/Q
                         net (fo=4, routed)           0.656    14.171    r0/Q[5]
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.124    14.295 r  r0/buff4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.295    io0/regis_reg[1][7][1]
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.845    io0/buff4_carry__0_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.959 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.959    io0/buff4_carry__1_n_1
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.073 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.073    io0/buff4_carry__2_n_1
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.187 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.187    io0/buff4_carry__3_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.301 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.301    io0/buff4_carry__4_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.415 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.415    io0/buff4_carry__5_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.529 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.529    io0/buff4_carry__6_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.643 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000    15.643    r0/CO[0]
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.914 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.414    16.328    r0/seg_reg[1][0]
    SLICE_X42Y62         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    17.185 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.507    17.692    r0/seg_reg[1]_0[0]
    SLICE_X44Y62         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.476 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.313    18.788    io0/regis_reg[1][37][1]
    SLICE_X46Y62         LUT4 (Prop_lut4_I3_O)        0.303    19.091 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.161    19.252    io0/seg[6]_i_62_n_1
    SLICE_X46Y62         LUT5 (Prop_lut5_I4_O)        0.124    19.376 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.165    19.541    io0/seg[6]_i_60_n_1
    SLICE_X46Y62         LUT6 (Prop_lut6_I5_O)        0.124    19.665 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.330    19.995    io0/seg[6]_i_55_n_1
    SLICE_X47Y62         LUT5 (Prop_lut5_I1_O)        0.124    20.119 r  io0/seg[6]_i_41/O
                         net (fo=2, routed)           0.516    20.635    io0/seg[6]_i_41_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.124    20.759 r  io0/seg[6]_i_26/O
                         net (fo=1, routed)           0.000    20.759    io0/seg[6]_i_26_n_1
    SLICE_X46Y61         MUXF7 (Prop_muxf7_I1_O)      0.214    20.973 r  io0/seg_reg[6]_i_11/O
                         net (fo=1, routed)           1.005    21.979    io0/seg_reg[6]_i_11_n_1
    SLICE_X47Y60         LUT6 (Prop_lut6_I3_O)        0.297    22.276 r  io0/seg[6]_i_4/O
                         net (fo=7, routed)           0.398    22.673    io0/buff1__122[0]
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    22.797 r  io0/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    22.797    io0/seg[4]_i_1_n_1
    SLICE_X46Y60         FDRE                                         r  io0/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.436    22.435    io0/clk
    SLICE_X46Y60         FDRE                                         r  io0/seg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.581    23.016    
                         clock uncertainty           -0.035    22.980    
    SLICE_X46Y60         FDRE (Setup_fdre_C_D)        0.086    23.066    io0/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         23.066    
                         arrival time                         -22.797    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 io0/num_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        5.171ns  (logic 1.773ns (34.288%)  route 3.398ns (65.712%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.436ns = ( 22.436 - 15.000 ) 
    Source Clock Delay      (SCD):    8.056ns = ( 13.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    13.056    io0/clk
    SLICE_X42Y53         FDRE                                         r  io0/num_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.524    13.580 r  io0/num_reg[3]/Q
                         net (fo=18, routed)          1.575    15.155    r0/num_reg[4][3]
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.279 r  r0/num0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.279    io0/S[1]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.812 r  io0/num0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.812    io0/num0_carry_n_1
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.929 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.929    io0/num0_carry__0_n_1
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.046 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.046    io0/num0_carry__1_n_1
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.163 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.163    io0/num0_carry__2_n_1
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.280 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.176    17.456    io0/num0_carry__3_n_1
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    17.580 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.647    18.227    io0/num
    SLICE_X42Y53         FDRE                                         r  io0/num_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.437    22.436    io0/clk
    SLICE_X42Y53         FDRE                                         r  io0/num_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.620    23.056    
                         clock uncertainty           -0.035    23.020    
    SLICE_X42Y53         FDRE (Setup_fdre_C_CE)      -0.164    22.856    io0/num_reg[3]
  -------------------------------------------------------------------
                         required time                         22.856    
                         arrival time                         -18.227    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 io0/num_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        5.171ns  (logic 1.773ns (34.288%)  route 3.398ns (65.712%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.436ns = ( 22.436 - 15.000 ) 
    Source Clock Delay      (SCD):    8.056ns = ( 13.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    13.056    io0/clk
    SLICE_X42Y53         FDRE                                         r  io0/num_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.524    13.580 r  io0/num_reg[3]/Q
                         net (fo=18, routed)          1.575    15.155    r0/num_reg[4][3]
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.279 r  r0/num0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.279    io0/S[1]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.812 r  io0/num0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.812    io0/num0_carry_n_1
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.929 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.929    io0/num0_carry__0_n_1
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.046 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.046    io0/num0_carry__1_n_1
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.163 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.163    io0/num0_carry__2_n_1
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.280 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.176    17.456    io0/num0_carry__3_n_1
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    17.580 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.647    18.227    io0/num
    SLICE_X42Y53         FDRE                                         r  io0/num_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.437    22.436    io0/clk
    SLICE_X42Y53         FDRE                                         r  io0/num_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.620    23.056    
                         clock uncertainty           -0.035    23.020    
    SLICE_X42Y53         FDRE (Setup_fdre_C_CE)      -0.164    22.856    io0/num_reg[4]
  -------------------------------------------------------------------
                         required time                         22.856    
                         arrival time                         -18.227    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 io0/num_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        5.024ns  (logic 1.773ns (35.293%)  route 3.251ns (64.707%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.437ns = ( 22.437 - 15.000 ) 
    Source Clock Delay      (SCD):    8.056ns = ( 13.056 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.554    13.056    io0/clk
    SLICE_X42Y53         FDRE                                         r  io0/num_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.524    13.580 r  io0/num_reg[3]/Q
                         net (fo=18, routed)          1.575    15.155    r0/num_reg[4][3]
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.279 r  r0/num0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.279    io0/S[1]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.812 r  io0/num0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.812    io0/num0_carry_n_1
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.929 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.929    io0/num0_carry__0_n_1
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.046 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.046    io0/num0_carry__1_n_1
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.163 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.163    io0/num0_carry__2_n_1
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.280 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.176    17.456    io0/num0_carry__3_n_1
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124    17.580 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.499    18.080    io0/num
    SLICE_X45Y53         FDRE                                         r  io0/num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.438    22.437    io0/clk
    SLICE_X45Y53         FDRE                                         r  io0/num_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.581    23.018    
                         clock uncertainty           -0.035    22.982    
    SLICE_X45Y53         FDRE (Setup_fdre_C_CE)      -0.202    22.780    io0/num_reg[1]
  -------------------------------------------------------------------
                         required time                         22.780    
                         arrival time                         -18.080    
  -------------------------------------------------------------------
                         slack                                  4.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 io0/count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/btn_flag_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.463ns  (logic 0.191ns (41.258%)  route 0.272ns (58.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 8.355 - 5.000 ) 
    Source Clock Delay      (SCD):    2.486ns = ( 7.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.562     7.486    io0/clk
    SLICE_X40Y51         FDRE                                         r  io0/count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.146     7.632 r  io0/count_reg[10]/Q
                         net (fo=5, routed)           0.272     7.904    io0/count_reg[10]
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.045     7.949 r  io0/btn_flag[3]_i_1/O
                         net (fo=1, routed)           0.000     7.949    io0/btn_flag[3]_i_1_n_1
    SLICE_X41Y49         FDRE                                         r  io0/btn_flag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.834     8.355    io0/clk
    SLICE_X41Y49         FDRE                                         r  io0/btn_flag_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.596     7.758    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.098     7.856    io0/btn_flag_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.856    
                         arrival time                           7.949    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 io0/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.593ns  (logic 0.400ns (67.483%)  route 0.193ns (32.517%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    2.488ns = ( 7.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.564     7.488    io0/clk
    SLICE_X40Y49         FDRE                                         r  io0/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.146     7.634 r  io0/count_reg[1]/Q
                         net (fo=5, routed)           0.192     7.826    io0/count_reg[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     8.026 r  io0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.027    io0/count_reg[0]_i_1_n_1
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     8.081 r  io0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.081    io0/count_reg[4]_i_1_n_8
    SLICE_X40Y50         FDRE                                         r  io0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.832     8.352    io0/clk
    SLICE_X40Y50         FDRE                                         r  io0/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.596     7.756    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.112     7.868    io0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.868    
                         arrival time                           8.081    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 io0/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/count_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.604ns  (logic 0.411ns (68.075%)  route 0.193ns (31.925%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    2.488ns = ( 7.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.564     7.488    io0/clk
    SLICE_X40Y49         FDRE                                         r  io0/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.146     7.634 r  io0/count_reg[1]/Q
                         net (fo=5, routed)           0.192     7.826    io0/count_reg[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     8.026 r  io0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.027    io0/count_reg[0]_i_1_n_1
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     8.092 r  io0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.092    io0/count_reg[4]_i_1_n_6
    SLICE_X40Y50         FDRE                                         r  io0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.832     8.352    io0/clk
    SLICE_X40Y50         FDRE                                         r  io0/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.596     7.756    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.112     7.868    io0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.868    
                         arrival time                           8.092    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 io0/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/count_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.629ns  (logic 0.436ns (69.344%)  route 0.193ns (30.656%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    2.488ns = ( 7.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.564     7.488    io0/clk
    SLICE_X40Y49         FDRE                                         r  io0/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.146     7.634 r  io0/count_reg[1]/Q
                         net (fo=5, routed)           0.192     7.826    io0/count_reg[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     8.026 r  io0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.027    io0/count_reg[0]_i_1_n_1
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     8.117 r  io0/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.117    io0/count_reg[4]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  io0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.832     8.352    io0/clk
    SLICE_X40Y50         FDRE                                         r  io0/count_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.596     7.756    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.112     7.868    io0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.868    
                         arrival time                           8.117    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 io0/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/count_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.629ns  (logic 0.436ns (69.344%)  route 0.193ns (30.656%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    2.488ns = ( 7.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.564     7.488    io0/clk
    SLICE_X40Y49         FDRE                                         r  io0/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.146     7.634 r  io0/count_reg[1]/Q
                         net (fo=5, routed)           0.192     7.826    io0/count_reg[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     8.026 r  io0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.027    io0/count_reg[0]_i_1_n_1
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     8.117 r  io0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.117    io0/count_reg[4]_i_1_n_5
    SLICE_X40Y50         FDRE                                         r  io0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.832     8.352    io0/clk
    SLICE_X40Y50         FDRE                                         r  io0/count_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.596     7.756    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.112     7.868    io0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.868    
                         arrival time                           8.117    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 io0/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/count_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.632ns  (logic 0.439ns (69.490%)  route 0.193ns (30.510%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    2.488ns = ( 7.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.564     7.488    io0/clk
    SLICE_X40Y49         FDRE                                         r  io0/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.146     7.634 r  io0/count_reg[1]/Q
                         net (fo=5, routed)           0.192     7.826    io0/count_reg[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     8.026 r  io0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.027    io0/count_reg[0]_i_1_n_1
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     8.066 r  io0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.066    io0/count_reg[4]_i_1_n_1
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     8.120 r  io0/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.120    io0/count_reg[8]_i_1_n_8
    SLICE_X40Y51         FDRE                                         r  io0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.832     8.352    io0/clk
    SLICE_X40Y51         FDRE                                         r  io0/count_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.596     7.756    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.112     7.868    io0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -7.868    
                         arrival time                           8.120    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 io0/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/count_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.643ns  (logic 0.450ns (70.012%)  route 0.193ns (29.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    2.488ns = ( 7.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.564     7.488    io0/clk
    SLICE_X40Y49         FDRE                                         r  io0/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.146     7.634 r  io0/count_reg[1]/Q
                         net (fo=5, routed)           0.192     7.826    io0/count_reg[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     8.026 r  io0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.027    io0/count_reg[0]_i_1_n_1
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     8.066 r  io0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.066    io0/count_reg[4]_i_1_n_1
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     8.131 r  io0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.131    io0/count_reg[8]_i_1_n_6
    SLICE_X40Y51         FDRE                                         r  io0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.832     8.352    io0/clk
    SLICE_X40Y51         FDRE                                         r  io0/count_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.596     7.756    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.112     7.868    io0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.868    
                         arrival time                           8.131    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 io0/num_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.395ns  (logic 0.188ns (47.602%)  route 0.207ns (52.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    2.486ns = ( 7.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.562     7.486    io0/clk
    SLICE_X45Y53         FDRE                                         r  io0/num_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.146     7.632 r  io0/num_reg[1]/Q
                         net (fo=19, routed)          0.207     7.839    io0/Q[1]
    SLICE_X45Y53         LUT5 (Prop_lut5_I4_O)        0.042     7.881 r  io0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     7.881    io0/num[2]_i_1_n_1
    SLICE_X45Y53         FDRE                                         r  io0/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.831     8.352    io0/clk
    SLICE_X45Y53         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.866     7.486    
    SLICE_X45Y53         FDRE (Hold_fdre_C_D)         0.114     7.600    io0/num_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.600    
                         arrival time                           7.881    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 io0/btn_flag_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/btn_flag_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.384ns  (logic 0.191ns (49.779%)  route 0.193ns (50.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns = ( 8.352 - 5.000 ) 
    Source Clock Delay      (SCD):    2.486ns = ( 7.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.562     7.486    io0/clk
    SLICE_X41Y51         FDRE                                         r  io0/btn_flag_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.146     7.632 r  io0/btn_flag_reg[4]/Q
                         net (fo=7, routed)           0.193     7.825    io0/btn_flag_reg_n_1_[4]
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.045     7.870 r  io0/btn_flag[4]_i_1/O
                         net (fo=1, routed)           0.000     7.870    io0/btn_flag[4]_i_1_n_1
    SLICE_X41Y51         FDRE                                         r  io0/btn_flag_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.832     8.352    io0/clk
    SLICE_X41Y51         FDRE                                         r  io0/btn_flag_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.866     7.486    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.098     7.584    io0/btn_flag_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.584    
                         arrival time                           7.870    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 io0/num_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.412ns  (logic 0.212ns (51.510%)  route 0.200ns (48.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 8.351 - 5.000 ) 
    Source Clock Delay      (SCD):    2.485ns = ( 7.485 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.561     7.485    io0/clk
    SLICE_X42Y53         FDRE                                         r  io0/num_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.167     7.652 r  io0/num_reg[4]/Q
                         net (fo=17, routed)          0.200     7.852    io0/Q[4]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.045     7.897 r  io0/num[4]_i_2/O
                         net (fo=1, routed)           0.000     7.897    io0/num[4]_i_2_n_1
    SLICE_X42Y53         FDRE                                         r  io0/num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.831     8.351    io0/clk
    SLICE_X42Y53         FDRE                                         r  io0/num_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.866     7.485    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.124     7.609    io0/num_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.609    
                         arrival time                           7.897    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         div0/cnt_reg[1]_0[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { div0/cnt_reg[1]/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  div0/cnt_reg[1]_0[0]_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y49   io0/btn_flag_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y51   io0/btn_flag_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y49   io0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y51   io0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y51   io0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y49   io0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y49   io0/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y49   io0/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y50   io0/count_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X43Y63   r0/regis_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y63   r0/regis_reg[0][4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X43Y63   r0/regis_reg[0][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y63   r0/regis_reg[0][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y63   r0/regis_reg[0][8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y63   r0/regis_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y64   r0/regis_reg[0][15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y64   r0/regis_reg[0][15]_rep__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y64   r0/regis_reg[0][16]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y64   r0/regis_reg[0][16]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51   io0/btn_flag_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y51   io0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y51   io0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   io0/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   io0/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   io0/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y52   io0/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y53   io0/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y53   io0/num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y50   io0/count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  div0/cnt_reg[1]_0[0]
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        1.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.860ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 div0/cnt_reg[1]/Q
                            (clock source 'div0/cnt_reg[1]_0[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mclk rise@10.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        3.153ns  (logic 0.421ns (13.353%)  route 2.732ns (86.647%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.505ns = ( 10.505 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         2.006    13.508    div0/cnt_reg[1]_0_BUFG[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.150    13.658 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    13.658    div0/cnt[1]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.006    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -13.658    
  -------------------------------------------------------------------
                         slack                                  1.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 div0/cnt_reg[1]/Q
                            (clock source 'div0/cnt_reg[1]_0[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - div0/cnt_reg[1]_0[0] rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.126ns (11.372%)  route 0.982ns (88.628%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    div0/mclk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     1.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.925 r  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.711     2.636    div0/cnt_reg[1]_0_BUFG[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.046     2.682 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.682    div0/cnt[1]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.822    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.860    





