# PipelinedCPU
Pipelined CPU with 5 stages\n
Distributed Controller Architecture\n

Supports MIPS32 Instruction Sets\n
