uart_fifo.v,verilog,xil_defaultlib,../../../../UART_Demo.gen/sources_1/ip/uart_fifo/sim/uart_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
