{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 11:54:33 2020 " "Info: Processing started: Fri Dec 18 11:54:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "main.v 1 1 " "Warning: Using design file main.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bain_clock main.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(8): created implicit net for \"bain_clock\"" {  } { { "main.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/main.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vv_clk main.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(9): created implicit net for \"vv_clk\"" {  } { { "main.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/main.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bain_clk main.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(11): created implicit net for \"bain_clk\"" {  } { { "main.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/main.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(10): instance has no name" {  } { { "main.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/main.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "divider.v 1 1 " "Warning: Using design file divider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/divider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:divider_barrier " "Info: Elaborating entity \"divider\" for hierarchy \"divider:divider_barrier\"" {  } { { "main.v" "divider_barrier" { Text "C:/Users/User/Desktop/monster_jump-main/main.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 divider.v(10) " "Warning (10230): Verilog HDL assignment warning at divider.v(10): truncated value with size 32 to match size of target (16)" {  } { { "divider.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/divider.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "controll.v 1 1 " "Warning: Using design file controll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controll " "Info: Found entity 1: controll" {  } { { "controll.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/controll.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controll controll:comb_52 " "Info: Elaborating entity \"controll\" for hierarchy \"controll:comb_52\"" {  } { { "main.v" "comb_52" { Text "C:/Users/User/Desktop/monster_jump-main/main.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 2 2 " "Warning: Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 dp " "Info: Found entity 2: dp" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 113 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:dp1 " "Info: Elaborating entity \"display\" for hierarchy \"display:dp1\"" {  } { { "main.v" "dp1" { Text "C:/Users/User/Desktop/monster_jump-main/main.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i display.v(10) " "Warning (10036): Verilog HDL or VHDL warning at display.v(10): object \"i\" assigned a value but never read" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "barrier_out display.v(70) " "Warning (10235): Verilog HDL Always Construct warning at display.v(70): variable \"barrier_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display.v(101) " "Warning (10270): Verilog HDL Case Statement warning at display.v(101): incomplete case statement has no default case item" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 101 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp display.v(100) " "Warning (10240): Verilog HDL Always Construct warning at display.v(100): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] display.v(100) " "Info (10041): Inferred latch for \"temp\[0\]\" at display.v(100)" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] display.v(100) " "Info (10041): Inferred latch for \"temp\[1\]\" at display.v(100)" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] display.v(100) " "Info (10041): Inferred latch for \"temp\[2\]\" at display.v(100)" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] display.v(100) " "Info (10041): Inferred latch for \"temp\[3\]\" at display.v(100)" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp display:dp1\|dp:d1 " "Info: Elaborating entity \"dp\" for hierarchy \"display:dp1\|dp:d1\"" {  } { { "display.v" "d1" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display:dp1\|temp\[2\] " "Warning: Latch display:dp1\|temp\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA display:dp1\|tt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal display:dp1\|tt\[2\]" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 100 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display:dp1\|temp\[1\] " "Warning: Latch display:dp1\|temp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA display:dp1\|tt\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal display:dp1\|tt\[1\]" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 100 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display:dp1\|temp\[0\] " "Warning: Latch display:dp1\|temp\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA display:dp1\|tt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal display:dp1\|tt\[2\]" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 100 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "display:dp1\|temp\[3\] " "Warning: Latch display:dp1\|temp\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA display:dp1\|tt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal display:dp1\|tt\[0\]" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 100 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "display.v" "" { Text "C:/Users/User/Desktop/monster_jump-main/display.v" 81 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "273 " "Info: Implemented 273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Info: Implemented 49 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Info: Implemented 221 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 11:54:34 2020 " "Info: Processing ended: Fri Dec 18 11:54:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
