$date
	Sat Nov 23 13:42:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module spi_device_tb $end
$var wire 1 ! miso $end
$var wire 8 " data_out [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ cs $end
$var reg 1 % mosi $end
$var reg 1 & rst $end
$var integer 32 ' i [31:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ cs $end
$var wire 1 ( cs_n $end
$var wire 1 % mosi $end
$var wire 1 & rst $end
$var wire 1 ! miso $end
$var reg 4 ) bit_count [3:0] $end
$var reg 8 * data_out [7:0] $end
$var reg 8 + shift [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
bx *
b0 )
0(
bx '
1&
0%
1$
0#
bx "
z!
$end
#5000
1#
#10000
0#
#15000
1!
1(
1%
b111 '
0$
0&
1#
#20000
b1 )
b10000000 +
0!
0#
#25000
0%
b110 '
1!
1#
#30000
b10 )
b1000000 +
0!
0#
#35000
1%
b101 '
1!
1#
#40000
b11 )
b10100000 +
0!
0#
#45000
b100 '
1!
1#
#50000
b100 )
b11010000 +
0!
0#
#55000
b11 '
1!
1#
#60000
b101 )
b11101000 +
0!
0#
#65000
b10 '
1!
1#
#70000
b110 )
b11110100 +
0!
0#
#75000
0%
b1 '
1!
1#
#80000
b111 )
b1111010 +
0!
0#
#85000
1%
b0 '
1!
1#
#90000
b1000 )
b10111101 +
0!
0#
#95000
b10111101 "
b10111101 *
0(
1$
b11111111111111111111111111111111 '
z!
1#
#100000
b0 )
b0 +
0#
#105000
1#
#110000
0#
#115000
1#
