#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug  5 17:52:54 2021
# Process ID: 17820
# Current directory: D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.runs/synth_1
# Command line: vivado.exe -log MIPS_SZJ_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_SZJ_TOP.tcl
# Log file: D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.runs/synth_1/MIPS_SZJ_TOP.vds
# Journal file: D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MIPS_SZJ_TOP.tcl -notrace
Command: synth_design -top MIPS_SZJ_TOP -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.367 ; gain = 234.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_SZJ_TOP' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_SZJ_TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'slow_clock_1HZ' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/slow_clock_1HZ.v:24]
INFO: [Synth 8-6155] done synthesizing module 'slow_clock_1HZ' (1#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/slow_clock_1HZ.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.runs/synth_1/.Xil/Vivado-17820-LAPTOP-0MB8ALMH/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.runs/synth_1/.Xil/Vivado-17820-LAPTOP-0MB8ALMH/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk_wiz' of module 'clk_wiz_0' has 9 connections declared, but only 7 given [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_SZJ_TOP.v:35]
INFO: [Synth 8-6157] synthesizing module 'MIPS_CPU_datapath' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_CPU_main.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_32' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/PC_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC_32' (3#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/PC_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'INS_MEM' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/INS_MEM.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_temp_reg' and it is trimmed from '32' to '10' bits. [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/INS_MEM.v:58]
INFO: [Synth 8-6155] done synthesizing module 'INS_MEM' (4#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/INS_MEM.v:23]
INFO: [Synth 8-251] if_next xxxxxxxx [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_CPU_main.v:97]
INFO: [Synth 8-6157] synthesizing module 'MUX_5_2' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MUX_5_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_5_2' (5#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MUX_5_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'GPR' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/GPR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GPR' (6#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/GPR.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:23]
WARNING: [Synth 8-151] case item 6'b100101 is unreachable [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:44]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:44]
WARNING: [Synth 8-639] system function call 'time' not supported [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:364]
INFO: [Synth 8-251] control.v line99: 0 op=0 ,func=xx unknown instruction [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:364]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:389]
WARNING: [Synth 8-639] system function call 'time' not supported [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:675]
INFO: [Synth 8-251] control.v line 197: 0 op=xx unknown instruction [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:675]
INFO: [Synth 8-6155] done synthesizing module 'control' (7#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_1_2' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MUX_1_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_1_2' (8#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MUX_1_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-151] case item 6'b001101 is unreachable [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v:58]
WARNING: [Synth 8-151] case item 6'b000001 is unreachable [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v:58]
WARNING: [Synth 8-151] case item 6'b100101 is unreachable [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v:60]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v:60]
WARNING: [Synth 8-639] system function call 'time' not supported [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v:159]
INFO: [Synth 8-251] alu.v line77: 0 op=0 ,func=xx unknown instruction [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v:159]
WARNING: [Synth 8-639] system function call 'time' not supported [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v:193]
INFO: [Synth 8-251] alu.v line138: 0 op= 10 unknown instruction [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v:193]
WARNING: [Synth 8-639] system function call 'time' not supported [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v:311]
INFO: [Synth 8-251] alu.v line138: 0 op= xx unknown instruction [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v:311]
WARNING: [Synth 8-3848] Net HI in module/entity ALU does not have driver. [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-3848] Net LO in module/entity ALU does not have driver. [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'CP0' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/CP0.v:23]
INFO: [Synth 8-251] CPO.v 97 suan shu yi chu  [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/CP0.v:109]
INFO: [Synth 8-251]  CPO.v 98 wei ding yi de yi chang [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/CP0.v:110]
WARNING: [Synth 8-6014] Unused sequential element f_1_reg was removed.  [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/CP0.v:61]
INFO: [Synth 8-6155] done synthesizing module 'CP0' (10#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/CP0.v:23]
INFO: [Synth 8-6157] synthesizing module 'DATA_MEM' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/DATA_MEM.v:23]
WARNING: [Synth 8-3848] Net data_LittleEndian_out in module/entity DATA_MEM does not have driver. [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/DATA_MEM.v:36]
INFO: [Synth 8-6155] done synthesizing module 'DATA_MEM' (11#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/DATA_MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_32_2' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MUX_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_32_2' (12#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MUX_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit_4' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ForwardingUnit_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit_4' (13#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ForwardingUnit_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_32_4' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MUX_32_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_32_4' (14#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MUX_32_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'HarzardDetectionUnit' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/HarzardDetectionUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HarzardDetectionUnit' (15#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/HarzardDetectionUnit.v:23]
WARNING: [Synth 8-6014] Unused sequential element stage_EXE_Break_reg was removed.  [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_CPU_main.v:205]
WARNING: [Synth 8-6014] Unused sequential element stage_EXE_ins_ID_reg was removed.  [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_CPU_main.v:208]
WARNING: [Synth 8-6014] Unused sequential element stage_MEM_Rt_reg was removed.  [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_CPU_main.v:292]
WARNING: [Synth 8-6014] Unused sequential element stage_MEM_ins_reg was removed.  [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_CPU_main.v:293]
WARNING: [Synth 8-6014] Unused sequential element stage_MEM_mfc0_reg was removed.  [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_CPU_main.v:294]
WARNING: [Synth 8-6014] Unused sequential element stage_MEM_di_reg was removed.  [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_CPU_main.v:295]
WARNING: [Synth 8-6014] Unused sequential element stage_MEM_ei_reg was removed.  [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_CPU_main.v:296]
WARNING: [Synth 8-6014] Unused sequential element stage_WB_ins_reg was removed.  [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_CPU_main.v:335]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_CPU_datapath' (16#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_CPU_main.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_play_4' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/seg_play_4.v:23]
	Parameter maxcnt bound to: 250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'seg_play_4' (17#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/seg_play_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_SZJ_TOP' (18#1) [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_SZJ_TOP.v:23]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[31]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[30]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[29]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[28]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[27]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[26]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[15]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[14]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[13]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[12]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[11]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[10]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[9]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[8]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[7]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[6]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[5]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[4]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[3]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[2]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[1]
WARNING: [Synth 8-3331] design HarzardDetectionUnit has unconnected port stage_RF_ins[0]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[31]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[30]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[29]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[28]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[27]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[26]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[25]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[24]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[23]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[22]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[21]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[20]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[19]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[18]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[17]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[16]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[15]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[14]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[13]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[12]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[1]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port addr[0]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[15]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[14]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[13]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[12]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[11]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[10]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[9]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[8]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[7]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[6]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[5]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[4]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[3]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[2]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[1]
WARNING: [Synth 8-3331] design DATA_MEM has unconnected port sw[0]
WARNING: [Synth 8-3331] design CP0 has unconnected port eret
WARNING: [Synth 8-3331] design CP0 has unconnected port rd_ID[4]
WARNING: [Synth 8-3331] design CP0 has unconnected port rd_ID[3]
WARNING: [Synth 8-3331] design CP0 has unconnected port rd_ID[2]
WARNING: [Synth 8-3331] design CP0 has unconnected port rd_ID[1]
WARNING: [Synth 8-3331] design CP0 has unconnected port rd_ID[0]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[31]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[30]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[29]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[28]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[27]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[26]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[25]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[24]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[23]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[22]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[21]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[20]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[19]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[18]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[17]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[16]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[15]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[14]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[13]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[12]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[11]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[10]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[9]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[8]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[7]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[6]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[5]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[4]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[3]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[2]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[1]
WARNING: [Synth 8-3331] design ALU has unconnected port HI[0]
WARNING: [Synth 8-3331] design ALU has unconnected port LO[31]
WARNING: [Synth 8-3331] design ALU has unconnected port LO[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.371 ; gain = 309.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.371 ; gain = 309.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.371 ; gain = 309.906
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1089.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [d:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/constrs_1/new/con_MIPS_SZJ.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_50M' completely overrides clock 'CLK100MHZ'.
New: create_clock -period 20.000 -name clk_50M -waveform {0.000 10.000} [get_ports CLK100MHZ], [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/constrs_1/new/con_MIPS_SZJ.xdc:5]
Previous: create_clock -period 20.000 [get_ports CLK100MHZ], [d:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/constrs_1/new/con_MIPS_SZJ.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/constrs_1/new/con_MIPS_SZJ.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPS_SZJ_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPS_SZJ_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1216.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1216.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1216.594 ; gain = 437.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1216.594 ; gain = 437.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  {d:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  {d:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 9).
Applied set_property DONT_TOUCH = true for clk_wiz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1216.594 ; gain = 437.129
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ExtRAM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Break" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "syscall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memtoDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memWr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Flush_Pipeline" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'RegWr_reg' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'memRead_reg' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'memWr_reg' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'memtoDst_reg' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'syscall_reg' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'eret_reg' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'mfc0_reg' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'mtc0_reg' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Break_reg' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'di_reg' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'ei_reg' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MUX_32_4.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1216.594 ; gain = 437.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   3 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 81    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	  19 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  17 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 83    
	  19 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 10    
	  17 Input      1 Bit        Muxes := 14    
	  18 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module slow_clock_1HZ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PC_32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module INS_MEM 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input     32 Bit        Muxes := 1     
Module MUX_5_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module GPR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 8     
	  17 Input      1 Bit        Muxes := 14    
Module MUX_1_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module CP0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 37    
Module DATA_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module MUX_32_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ForwardingUnit_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module MUX_32_4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module MIPS_CPU_datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module seg_play_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM u_datamem/BaseRAM_reg to conserve power
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ins_reg[16]' (FDE) to 'm_cpu_mips32/stage_EXE_Rt_reg[0]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ins_reg[17]' (FDE) to 'm_cpu_mips32/stage_EXE_Rt_reg[1]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ins_reg[18]' (FDE) to 'm_cpu_mips32/stage_EXE_Rt_reg[2]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ins_reg[19]' (FDE) to 'm_cpu_mips32/stage_EXE_Rt_reg[3]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ins_reg[20]' (FDE) to 'm_cpu_mips32/stage_EXE_Rt_reg[4]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_ID_ins_reg[15]' (FDE) to 'm_cpu_mips32/stage_ID_ins_reg[6]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ins_reg[21]' (FDE) to 'm_cpu_mips32/stage_EXE_Rs_reg[0]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ins_reg[22]' (FDE) to 'm_cpu_mips32/stage_EXE_Rs_reg[1]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ins_reg[23]' (FDE) to 'm_cpu_mips32/stage_EXE_Rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ins_reg[24]' (FDE) to 'm_cpu_mips32/stage_EXE_Rs_reg[3]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ins_reg[15]' (FDE) to 'm_cpu_mips32/stage_EXE_ins_reg[6]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_ID_ins_reg[7]' (FDE) to 'm_cpu_mips32/stage_ID_ins_reg[10]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_ID_ins_reg[9]' (FDE) to 'm_cpu_mips32/stage_ID_ins_reg[10]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_ID_ins_reg[10]' (FDE) to 'm_cpu_mips32/stage_ID_ins_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_cpu_mips32/u_CP0/num_reg)
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_Rs_reg[4]' (FDE) to 'm_cpu_mips32/stage_EXE_ins_reg[25]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_ID_ins_reg[3]' (FDE) to 'm_cpu_mips32/stage_ID_ins_reg[25]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_ID_ins_reg[4]' (FDE) to 'm_cpu_mips32/stage_ID_ins_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_cpu_mips32/\stage_ID_ins_reg[30] )
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ins_reg[7]' (FDE) to 'm_cpu_mips32/stage_EXE_ins_reg[10]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ins_reg[9]' (FDE) to 'm_cpu_mips32/stage_EXE_ins_reg[10]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ins_reg[10]' (FDE) to 'm_cpu_mips32/stage_EXE_ins_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_cpu_mips32/u_CP0/hardware_interrupt_reg)
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ins_reg[25]' (FDE) to 'm_cpu_mips32/stage_EXE_ins_reg[3]'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ins_reg[4]' (FDE) to 'm_cpu_mips32/stage_EXE_ins_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_cpu_mips32/u_control/mtc0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_cpu_mips32/u_control/mfc0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_cpu_mips32/u_control/ei_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_cpu_mips32/u_control/di_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_cpu_mips32/\stage_EXE_ins_reg[30] )
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_mtc0_reg' (FDE) to 'm_cpu_mips32/stage_EXE_di_reg'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_mfc0_reg' (FDE) to 'm_cpu_mips32/stage_EXE_di_reg'
INFO: [Synth 8-3886] merging instance 'm_cpu_mips32/stage_EXE_ei_reg' (FDE) to 'm_cpu_mips32/stage_EXE_di_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_cpu_mips32/stage_EXE_di_reg)
WARNING: [Synth 8-3332] Sequential element (RegWr_reg) is unused and will be removed from module control.
WARNING: [Synth 8-3332] Sequential element (memRead_reg) is unused and will be removed from module control.
WARNING: [Synth 8-3332] Sequential element (memWr_reg) is unused and will be removed from module control.
WARNING: [Synth 8-3332] Sequential element (memtoDst_reg) is unused and will be removed from module control.
WARNING: [Synth 8-3332] Sequential element (syscall_reg) is unused and will be removed from module control.
WARNING: [Synth 8-3332] Sequential element (eret_reg) is unused and will be removed from module control.
WARNING: [Synth 8-3332] Sequential element (mfc0_reg) is unused and will be removed from module control.
WARNING: [Synth 8-3332] Sequential element (mtc0_reg) is unused and will be removed from module control.
WARNING: [Synth 8-3332] Sequential element (Break_reg) is unused and will be removed from module control.
WARNING: [Synth 8-3332] Sequential element (di_reg) is unused and will be removed from module control.
WARNING: [Synth 8-3332] Sequential element (ei_reg) is unused and will be removed from module control.
WARNING: [Synth 8-3332] Sequential element (out_reg[31]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[30]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[29]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[28]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[27]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[26]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[25]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[24]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[23]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[22]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[21]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[20]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[19]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[18]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[17]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[16]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[15]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[14]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[13]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[12]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[11]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[10]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[9]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[8]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[7]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[6]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[5]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[4]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[3]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[2]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[1]) is unused and will be removed from module MUX_32_4.
WARNING: [Synth 8-3332] Sequential element (out_reg[0]) is unused and will be removed from module MUX_32_4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1216.594 ; gain = 437.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|m_cpu_mips32 | u_datamem/BaseRAM_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1216.594 ; gain = 437.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1216.594 ; gain = 437.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|m_cpu_mips32 | u_datamem/BaseRAM_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_cpu_mips32/u_gpr/GPR_reg[0][0] )
INFO: [Synth 8-7053] The timing for the instance m_cpu_mips32/u_datamem/BaseRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1309.141 ; gain = 529.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clk_wiz has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1313.605 ; gain = 534.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1313.605 ; gain = 534.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1313.605 ; gain = 534.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1313.605 ; gain = 534.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1313.605 ; gain = 534.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1313.605 ; gain = 534.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |    98|
|4     |LUT1      |     8|
|5     |LUT2      |   256|
|6     |LUT3      |    76|
|7     |LUT4      |   254|
|8     |LUT5      |   242|
|9     |LUT6      |  1028|
|10    |MUXF7     |   256|
|11    |RAMB36E1  |     1|
|12    |FDRE      |  1388|
|13    |FDSE      |     5|
|14    |LD        |    33|
|15    |IBUF      |     1|
|16    |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+-------------------+------------------+------+
|      |Instance           |Module            |Cells |
+------+-------------------+------------------+------+
|1     |top                |                  |  3670|
|2     |  m_cpu_mips32     |MIPS_CPU_datapath |  3644|
|3     |    u_control      |control           |     4|
|4     |    u_MUX_forwardA |MUX_32_4          |    68|
|5     |    u_MUX_forwardB |MUX_32_4_0        |    73|
|6     |    u_PC           |PC_32             |   292|
|7     |    u_RegDst       |MUX_5_2           |     5|
|8     |    u_alu          |ALU               |   901|
|9     |    u_datamem      |DATA_MEM          |     1|
|10    |    u_gpr          |GPR               |  1855|
|11    |    u_memtodst     |MUX_32_2          |    32|
+------+-------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1313.605 ; gain = 534.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 204 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1313.605 ; gain = 406.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1313.605 ; gain = 534.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1313.605 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 388 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1313.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LD => LDCE: 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 182 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1313.605 ; gain = 856.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1313.605 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.runs/synth_1/MIPS_SZJ_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPS_SZJ_TOP_utilization_synth.rpt -pb MIPS_SZJ_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  5 17:54:10 2021...
