{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762105614892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  2 11:46:54 2025 " "Processing started: Sun Nov  2 11:46:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762105614893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1762105614893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1762105614893 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1762105615434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1762105616309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1762105616309 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1762105616333 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1762105616333 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1762105619356 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1762105620012 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762105620042 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762105639303 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762105639303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.535 " "Worst-case setup slack is -19.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105639306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105639306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.535         -379158.306 iCLK  " "  -19.535         -379158.306 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105639306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762105639306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105639552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105639552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 iCLK  " "    0.401               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105639552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762105639552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762105639561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762105639569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105639601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105639601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105639601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762105639601 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -19.535 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -19.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641686 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762105641686 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -19.535 (VIOLATED) " "Path #1: Setup slack is -19.535 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[7\] " "From Node    : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q " "To Node      : RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.084      3.084  R        clock network delay " "     3.084      3.084  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.232     uTco  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[7\] " "     3.316      0.232     uTco  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.000 FF  CELL  FL\|PC\|pc_reg\[7\]\|q " "     3.316      0.000 FF  CELL  FL\|PC\|pc_reg\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.665      0.349 FF    IC  s_IMemAddr\[7\]~5\|datad " "     3.665      0.349 FF    IC  s_IMemAddr\[7\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.790      0.125 FF  CELL  s_IMemAddr\[7\]~5\|combout " "     3.790      0.125 FF  CELL  s_IMemAddr\[7\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.856      2.066 FF    IC  IMem\|ram~40709\|dataa " "     5.856      2.066 FF    IC  IMem\|ram~40709\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.280      0.424 FF  CELL  IMem\|ram~40709\|combout " "     6.280      0.424 FF  CELL  IMem\|ram~40709\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.556      0.276 FF    IC  IMem\|ram~40710\|dataa " "     6.556      0.276 FF    IC  IMem\|ram~40710\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.980      0.424 FF  CELL  IMem\|ram~40710\|combout " "     6.980      0.424 FF  CELL  IMem\|ram~40710\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.565      0.585 FF    IC  IMem\|ram~40711\|datac " "     7.565      0.585 FF    IC  IMem\|ram~40711\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.846      0.281 FF  CELL  IMem\|ram~40711\|combout " "     7.846      0.281 FF  CELL  IMem\|ram~40711\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.082      0.236 FF    IC  IMem\|ram~40714\|datac " "     8.082      0.236 FF    IC  IMem\|ram~40714\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.363      0.281 FF  CELL  IMem\|ram~40714\|combout " "     8.363      0.281 FF  CELL  IMem\|ram~40714\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.600      0.237 FF    IC  IMem\|ram~40726\|datac " "     8.600      0.237 FF    IC  IMem\|ram~40726\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.881      0.281 FF  CELL  IMem\|ram~40726\|combout " "     8.881      0.281 FF  CELL  IMem\|ram~40726\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.106      0.225 FF    IC  IMem\|ram~40737\|datad " "     9.106      0.225 FF    IC  IMem\|ram~40737\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.231      0.125 FF  CELL  IMem\|ram~40737\|combout " "     9.231      0.125 FF  CELL  IMem\|ram~40737\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.282      2.051 FF    IC  IMem\|ram~40780\|datac " "    11.282      2.051 FF    IC  IMem\|ram~40780\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.563      0.281 FF  CELL  IMem\|ram~40780\|combout " "    11.563      0.281 FF  CELL  IMem\|ram~40780\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.833      0.270 FF    IC  IMem\|ram~40823\|datab " "    11.833      0.270 FF    IC  IMem\|ram~40823\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.237      0.404 FF  CELL  IMem\|ram~40823\|combout " "    12.237      0.404 FF  CELL  IMem\|ram~40823\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.469      0.232 FF    IC  IMem\|ram~40824\|datac " "    12.469      0.232 FF    IC  IMem\|ram~40824\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.750      0.281 FF  CELL  IMem\|ram~40824\|combout " "    12.750      0.281 FF  CELL  IMem\|ram~40824\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.018      0.268 FF    IC  IMem\|ram~40995\|datab " "    13.018      0.268 FF    IC  IMem\|ram~40995\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.441      0.423 FR  CELL  IMem\|ram~40995\|combout " "    13.441      0.423 FR  CELL  IMem\|ram~40995\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.834      1.393 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~12\|datad " "    14.834      1.393 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.973      0.139 RF  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~12\|combout " "    14.973      0.139 RF  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.200      0.227 FF    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~13\|datad " "    15.200      0.227 FF    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.350      0.150 FR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~13\|combout " "    15.350      0.150 FR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.339      1.989 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~14\|datac " "    17.339      1.989 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~14\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.626      0.287 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~14\|combout " "    17.626      0.287 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.828      0.202 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~15\|datac " "    17.828      0.202 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.115      0.287 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~15\|combout " "    18.115      0.287 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.833      0.718 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~16\|datac " "    18.833      0.718 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.120      0.287 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~16\|combout " "    19.120      0.287 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.324      0.204 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~19\|datad " "    19.324      0.204 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.479      0.155 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~19\|combout " "    19.479      0.155 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.706      0.227 RR    IC  AMUX\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~0\|datad " "    19.706      0.227 RR    IC  AMUX\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.861      0.155 RR  CELL  AMUX\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~0\|combout " "    19.861      0.155 RR  CELL  AMUX\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.956      1.095 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:2:ADDI\|U5\|o_F\|datab " "    20.956      1.095 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:2:ADDI\|U5\|o_F\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.374      0.418 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:2:ADDI\|U5\|o_F\|combout " "    21.374      0.418 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:2:ADDI\|U5\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.091      0.717 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:3:ADDI\|U5\|o_F\|datad " "    22.091      0.717 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:3:ADDI\|U5\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.246      0.155 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:3:ADDI\|U5\|o_F\|combout " "    22.246      0.155 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:3:ADDI\|U5\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.942      0.696 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:5:ADDI\|U4\|o_F\|datac " "    22.942      0.696 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:5:ADDI\|U4\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.229      0.287 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:5:ADDI\|U4\|o_F\|combout " "    23.229      0.287 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:5:ADDI\|U4\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.459      0.230 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:6:ADDI\|U5\|o_F\|datad " "    23.459      0.230 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:6:ADDI\|U5\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.614      0.155 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:6:ADDI\|U5\|o_F\|combout " "    23.614      0.155 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:6:ADDI\|U5\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.401      0.787 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:8:ADDI\|U2\|o_F\|datad " "    24.401      0.787 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:8:ADDI\|U2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.540      0.139 RF  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:8:ADDI\|U2\|o_F\|combout " "    24.540      0.139 RF  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:8:ADDI\|U2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.768      0.228 FF    IC  Arith_Logic_Unit\|Mux23~2\|datad " "    24.768      0.228 FF    IC  Arith_Logic_Unit\|Mux23~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.918      0.150 FR  CELL  Arith_Logic_Unit\|Mux23~2\|combout " "    24.918      0.150 FR  CELL  Arith_Logic_Unit\|Mux23~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.122      0.204 RR    IC  Arith_Logic_Unit\|Mux23~3\|datad " "    25.122      0.204 RR    IC  Arith_Logic_Unit\|Mux23~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.277      0.155 RR  CELL  Arith_Logic_Unit\|Mux23~3\|combout " "    25.277      0.155 RR  CELL  Arith_Logic_Unit\|Mux23~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.480      0.203 RR    IC  Arith_Logic_Unit\|Mux23~4\|datad " "    25.480      0.203 RR    IC  Arith_Logic_Unit\|Mux23~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.635      0.155 RR  CELL  Arith_Logic_Unit\|Mux23~4\|combout " "    25.635      0.155 RR  CELL  Arith_Logic_Unit\|Mux23~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.363      0.728 RR    IC  Arith_Logic_Unit\|Mux23~5\|datad " "    26.363      0.728 RR    IC  Arith_Logic_Unit\|Mux23~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.502      0.139 RF  CELL  Arith_Logic_Unit\|Mux23~5\|combout " "    26.502      0.139 RF  CELL  Arith_Logic_Unit\|Mux23~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.727      0.225 FF    IC  Arith_Logic_Unit\|Mux23~6\|datad " "    26.727      0.225 FF    IC  Arith_Logic_Unit\|Mux23~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.852      0.125 FF  CELL  Arith_Logic_Unit\|Mux23~6\|combout " "    26.852      0.125 FF  CELL  Arith_Logic_Unit\|Mux23~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.484      2.632 FF    IC  DMem\|ram~34738\|datad " "    29.484      2.632 FF    IC  DMem\|ram~34738\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.609      0.125 FF  CELL  DMem\|ram~34738\|combout " "    29.609      0.125 FF  CELL  DMem\|ram~34738\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.878      0.269 FF    IC  DMem\|ram~34739\|datab " "    29.878      0.269 FF    IC  DMem\|ram~34739\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.303      0.425 FF  CELL  DMem\|ram~34739\|combout " "    30.303      0.425 FF  CELL  DMem\|ram~34739\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.156      1.853 FF    IC  DMem\|ram~34747\|datab " "    32.156      1.853 FF    IC  DMem\|ram~34747\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.549      0.393 FF  CELL  DMem\|ram~34747\|combout " "    32.549      0.393 FF  CELL  DMem\|ram~34747\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.785      0.236 FF    IC  DMem\|ram~34758\|datac " "    32.785      0.236 FF    IC  DMem\|ram~34758\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.066      0.281 FF  CELL  DMem\|ram~34758\|combout " "    33.066      0.281 FF  CELL  DMem\|ram~34758\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.295      0.229 FF    IC  DMem\|ram~34769\|datad " "    33.295      0.229 FF    IC  DMem\|ram~34769\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.445      0.150 FR  CELL  DMem\|ram~34769\|combout " "    33.445      0.150 FR  CELL  DMem\|ram~34769\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.649      0.204 RR    IC  DMem\|ram~34812\|datad " "    33.649      0.204 RR    IC  DMem\|ram~34812\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.804      0.155 RR  CELL  DMem\|ram~34812\|combout " "    33.804      0.155 RR  CELL  DMem\|ram~34812\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.008      0.204 RR    IC  DMem\|ram~34855\|datad " "    34.008      0.204 RR    IC  DMem\|ram~34855\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.163      0.155 RR  CELL  DMem\|ram~34855\|combout " "    34.163      0.155 RR  CELL  DMem\|ram~34855\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.880      1.717 RR    IC  DMem\|ram~34856\|datad " "    35.880      1.717 RR    IC  DMem\|ram~34856\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.035      0.155 RR  CELL  DMem\|ram~34856\|combout " "    36.035      0.155 RR  CELL  DMem\|ram~34856\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.260      0.225 RR    IC  Mux17~0\|datac " "    36.260      0.225 RR    IC  Mux17~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.547      0.287 RR  CELL  Mux17~0\|combout " "    36.547      0.287 RR  CELL  Mux17~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.759      0.212 RR    IC  Mux57~0\|datad " "    36.759      0.212 RR    IC  Mux57~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.914      0.155 RR  CELL  Mux57~0\|combout " "    36.914      0.155 RR  CELL  Mux57~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.141      0.227 RR    IC  Mux57~1\|datad " "    37.141      0.227 RR    IC  Mux57~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.296      0.155 RR  CELL  Mux57~1\|combout " "    37.296      0.155 RR  CELL  Mux57~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.319      1.023 RR    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~0\|datad " "    38.319      1.023 RR    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.474      0.155 RR  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~0\|combout " "    38.474      0.155 RR  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.677      0.203 RR    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~1\|datad " "    38.677      0.203 RR    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.832      0.155 RR  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~1\|combout " "    38.832      0.155 RR  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.036      0.204 RR    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~2\|datad " "    39.036      0.204 RR    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.191      0.155 RR  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~2\|combout " "    39.191      0.155 RR  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.551      3.360 RR    IC  RF\|\\gen_registers:7:REG\|\\G_Nbit_Reg:18:Reg_N\|s_Q\|asdata " "    42.551      3.360 RR    IC  RF\|\\gen_registers:7:REG\|\\G_Nbit_Reg:18:Reg_N\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.957      0.406 RR  CELL  RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q " "    42.957      0.406 RR  CELL  RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.416      3.416  R        clock network delay " "    23.416      3.416  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.424      0.008           clock pessimism removed " "    23.424      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.404     -0.020           clock uncertainty " "    23.404     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.422      0.018     uTsu  RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q " "    23.422      0.018     uTsu  RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    42.957 " "Data Arrival Time  :    42.957" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.422 " "Data Required Time :    23.422" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -19.535 (VIOLATED) " "Slack              :   -19.535 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641687 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762105641687 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.401 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.401" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762105641912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.401  " "Path #1: Hold slack is 0.401 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\] " "From Node    : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\] " "To Node      : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.014      3.014  R        clock network delay " "     3.014      3.014  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.246      0.232     uTco  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\] " "     3.246      0.232     uTco  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.246      0.000 FF  CELL  FL\|PC\|pc_reg\[0\]\|q " "     3.246      0.000 FF  CELL  FL\|PC\|pc_reg\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.246      0.000 FF    IC  FL\|PC\|pc_reg\[0\]~10\|datac " "     3.246      0.000 FF    IC  FL\|PC\|pc_reg\[0\]~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.607      0.361 FF  CELL  FL\|PC\|pc_reg\[0\]~10\|combout " "     3.607      0.361 FF  CELL  FL\|PC\|pc_reg\[0\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.607      0.000 FF    IC  FL\|PC\|pc_reg\[0\]\|d " "     3.607      0.000 FF    IC  FL\|PC\|pc_reg\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.683      0.076 FF  CELL  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\] " "     3.683      0.076 FF  CELL  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.128      3.128  R        clock network delay " "     3.128      3.128  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.096     -0.032           clock pessimism removed " "     3.096     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.096      0.000           clock uncertainty " "     3.096      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.282      0.186      uTh  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\] " "     3.282      0.186      uTh  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.683 " "Data Arrival Time  :     3.683" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.282 " "Data Required Time :     3.282" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.401  " "Slack              :     0.401 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105641912 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762105641912 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762105641913 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762105642003 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762105646055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762105648771 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762105648771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.415 " "Worst-case setup slack is -16.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105648774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105648774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.415         -297801.646 iCLK  " "  -16.415         -297801.646 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105648774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762105648774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105649014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105649014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 iCLK  " "    0.352               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105649014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762105649014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762105649018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762105649021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.767 " "Worst-case minimum pulse width slack is 9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105649053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105649053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.767               0.000 iCLK  " "    9.767               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105649053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762105649053 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.415 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.415" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651120 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762105651120 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -16.415 (VIOLATED) " "Path #1: Setup slack is -16.415 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[7\] " "From Node    : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q " "To Node      : RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.794      2.794  R        clock network delay " "     2.794      2.794  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.007      0.213     uTco  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[7\] " "     3.007      0.213     uTco  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.007      0.000 FF  CELL  FL\|PC\|pc_reg\[7\]\|q " "     3.007      0.000 FF  CELL  FL\|PC\|pc_reg\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.316 FF    IC  s_IMemAddr\[7\]~5\|datad " "     3.323      0.316 FF    IC  s_IMemAddr\[7\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.433      0.110 FF  CELL  s_IMemAddr\[7\]~5\|combout " "     3.433      0.110 FF  CELL  s_IMemAddr\[7\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.285      1.852 FF    IC  IMem\|ram~40709\|dataa " "     5.285      1.852 FF    IC  IMem\|ram~40709\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.662      0.377 FF  CELL  IMem\|ram~40709\|combout " "     5.662      0.377 FF  CELL  IMem\|ram~40709\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.911      0.249 FF    IC  IMem\|ram~40710\|dataa " "     5.911      0.249 FF    IC  IMem\|ram~40710\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.288      0.377 FF  CELL  IMem\|ram~40710\|combout " "     6.288      0.377 FF  CELL  IMem\|ram~40710\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.811      0.523 FF    IC  IMem\|ram~40711\|datac " "     6.811      0.523 FF    IC  IMem\|ram~40711\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.063      0.252 FF  CELL  IMem\|ram~40711\|combout " "     7.063      0.252 FF  CELL  IMem\|ram~40711\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.279      0.216 FF    IC  IMem\|ram~40714\|datac " "     7.279      0.216 FF    IC  IMem\|ram~40714\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.531      0.252 FF  CELL  IMem\|ram~40714\|combout " "     7.531      0.252 FF  CELL  IMem\|ram~40714\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.747      0.216 FF    IC  IMem\|ram~40726\|datac " "     7.747      0.216 FF    IC  IMem\|ram~40726\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.999      0.252 FF  CELL  IMem\|ram~40726\|combout " "     7.999      0.252 FF  CELL  IMem\|ram~40726\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.203      0.204 FF    IC  IMem\|ram~40737\|datad " "     8.203      0.204 FF    IC  IMem\|ram~40737\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.337      0.134 FR  CELL  IMem\|ram~40737\|combout " "     8.337      0.134 FR  CELL  IMem\|ram~40737\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.223      1.886 RR    IC  IMem\|ram~40780\|datac " "    10.223      1.886 RR    IC  IMem\|ram~40780\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.488      0.265 RR  CELL  IMem\|ram~40780\|combout " "    10.488      0.265 RR  CELL  IMem\|ram~40780\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.706      0.218 RR    IC  IMem\|ram~40823\|datab " "    10.706      0.218 RR    IC  IMem\|ram~40823\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.101      0.395 RF  CELL  IMem\|ram~40823\|combout " "    11.101      0.395 RF  CELL  IMem\|ram~40823\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.313      0.212 FF    IC  IMem\|ram~40824\|datac " "    11.313      0.212 FF    IC  IMem\|ram~40824\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.565      0.252 FF  CELL  IMem\|ram~40824\|combout " "    11.565      0.252 FF  CELL  IMem\|ram~40824\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.808      0.243 FF    IC  IMem\|ram~40995\|datab " "    11.808      0.243 FF    IC  IMem\|ram~40995\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.185      0.377 FR  CELL  IMem\|ram~40995\|combout " "    12.185      0.377 FR  CELL  IMem\|ram~40995\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.490      1.305 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~12\|datad " "    13.490      1.305 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.634      0.144 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~12\|combout " "    13.634      0.144 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.822      0.188 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~13\|datad " "    13.822      0.188 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.966      0.144 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~13\|combout " "    13.966      0.144 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.864      1.898 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~14\|datac " "    15.864      1.898 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~14\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.129      0.265 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~14\|combout " "    16.129      0.265 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.314      0.185 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~15\|datac " "    16.314      0.185 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.579      0.265 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~15\|combout " "    16.579      0.265 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.255      0.676 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~16\|datac " "    17.255      0.676 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.520      0.265 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~16\|combout " "    17.520      0.265 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.708      0.188 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~19\|datad " "    17.708      0.188 RR    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.852      0.144 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~19\|combout " "    17.852      0.144 RR  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.061      0.209 RR    IC  AMUX\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~0\|datad " "    18.061      0.209 RR    IC  AMUX\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.205      0.144 RR  CELL  AMUX\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~0\|combout " "    18.205      0.144 RR  CELL  AMUX\|\\G_NBit_MUX:2:MUXI\|g_or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.238      1.033 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:2:ADDI\|U5\|o_F\|datab " "    19.238      1.033 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:2:ADDI\|U5\|o_F\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.619      0.381 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:2:ADDI\|U5\|o_F\|combout " "    19.619      0.381 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:2:ADDI\|U5\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.290      0.671 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:3:ADDI\|U5\|o_F\|datad " "    20.290      0.671 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:3:ADDI\|U5\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.434      0.144 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:3:ADDI\|U5\|o_F\|combout " "    20.434      0.144 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:3:ADDI\|U5\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.091      0.657 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:5:ADDI\|U4\|o_F\|datac " "    21.091      0.657 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:5:ADDI\|U4\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.356      0.265 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:5:ADDI\|U4\|o_F\|combout " "    21.356      0.265 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:5:ADDI\|U4\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.568      0.212 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:6:ADDI\|U5\|o_F\|datad " "    21.568      0.212 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:6:ADDI\|U5\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.712      0.144 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:6:ADDI\|U5\|o_F\|combout " "    21.712      0.144 RR  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:6:ADDI\|U5\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.448      0.736 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:8:ADDI\|U2\|o_F\|datad " "    22.448      0.736 RR    IC  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:8:ADDI\|U2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.573      0.125 RF  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:8:ADDI\|U2\|o_F\|combout " "    22.573      0.125 RF  CELL  Arith_Logic_Unit\|sub_inst\|adder_inst\|\\gen_adders:8:ADDI\|U2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.780      0.207 FF    IC  Arith_Logic_Unit\|Mux23~2\|datad " "    22.780      0.207 FF    IC  Arith_Logic_Unit\|Mux23~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.914      0.134 FR  CELL  Arith_Logic_Unit\|Mux23~2\|combout " "    22.914      0.134 FR  CELL  Arith_Logic_Unit\|Mux23~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.102      0.188 RR    IC  Arith_Logic_Unit\|Mux23~3\|datad " "    23.102      0.188 RR    IC  Arith_Logic_Unit\|Mux23~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.246      0.144 RR  CELL  Arith_Logic_Unit\|Mux23~3\|combout " "    23.246      0.144 RR  CELL  Arith_Logic_Unit\|Mux23~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.433      0.187 RR    IC  Arith_Logic_Unit\|Mux23~4\|datad " "    23.433      0.187 RR    IC  Arith_Logic_Unit\|Mux23~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.577      0.144 RR  CELL  Arith_Logic_Unit\|Mux23~4\|combout " "    23.577      0.144 RR  CELL  Arith_Logic_Unit\|Mux23~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.261      0.684 RR    IC  Arith_Logic_Unit\|Mux23~5\|datad " "    24.261      0.684 RR    IC  Arith_Logic_Unit\|Mux23~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.386      0.125 RF  CELL  Arith_Logic_Unit\|Mux23~5\|combout " "    24.386      0.125 RF  CELL  Arith_Logic_Unit\|Mux23~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.591      0.205 FF    IC  Arith_Logic_Unit\|Mux23~6\|datad " "    24.591      0.205 FF    IC  Arith_Logic_Unit\|Mux23~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.701      0.110 FF  CELL  Arith_Logic_Unit\|Mux23~6\|combout " "    24.701      0.110 FF  CELL  Arith_Logic_Unit\|Mux23~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.057      2.356 FF    IC  DMem\|ram~34738\|datad " "    27.057      2.356 FF    IC  DMem\|ram~34738\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.191      0.134 FR  CELL  DMem\|ram~34738\|combout " "    27.191      0.134 FR  CELL  DMem\|ram~34738\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.409      0.218 RR    IC  DMem\|ram~34739\|datab " "    27.409      0.218 RR    IC  DMem\|ram~34739\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.790      0.381 RR  CELL  DMem\|ram~34739\|combout " "    27.790      0.381 RR  CELL  DMem\|ram~34739\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.505      1.715 RR    IC  DMem\|ram~34747\|datab " "    29.505      1.715 RR    IC  DMem\|ram~34747\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.874      0.369 RR  CELL  DMem\|ram~34747\|combout " "    29.874      0.369 RR  CELL  DMem\|ram~34747\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.061      0.187 RR    IC  DMem\|ram~34758\|datac " "    30.061      0.187 RR    IC  DMem\|ram~34758\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.326      0.265 RR  CELL  DMem\|ram~34758\|combout " "    30.326      0.265 RR  CELL  DMem\|ram~34758\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.515      0.189 RR    IC  DMem\|ram~34769\|datad " "    30.515      0.189 RR    IC  DMem\|ram~34769\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.659      0.144 RR  CELL  DMem\|ram~34769\|combout " "    30.659      0.144 RR  CELL  DMem\|ram~34769\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.847      0.188 RR    IC  DMem\|ram~34812\|datad " "    30.847      0.188 RR    IC  DMem\|ram~34812\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.991      0.144 RR  CELL  DMem\|ram~34812\|combout " "    30.991      0.144 RR  CELL  DMem\|ram~34812\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.179      0.188 RR    IC  DMem\|ram~34855\|datad " "    31.179      0.188 RR    IC  DMem\|ram~34855\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.323      0.144 RR  CELL  DMem\|ram~34855\|combout " "    31.323      0.144 RR  CELL  DMem\|ram~34855\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.937      1.614 RR    IC  DMem\|ram~34856\|datad " "    32.937      1.614 RR    IC  DMem\|ram~34856\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.081      0.144 RR  CELL  DMem\|ram~34856\|combout " "    33.081      0.144 RR  CELL  DMem\|ram~34856\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.288      0.207 RR    IC  Mux17~0\|datac " "    33.288      0.207 RR    IC  Mux17~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.553      0.265 RR  CELL  Mux17~0\|combout " "    33.553      0.265 RR  CELL  Mux17~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.748      0.195 RR    IC  Mux57~0\|datad " "    33.748      0.195 RR    IC  Mux57~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.892      0.144 RR  CELL  Mux57~0\|combout " "    33.892      0.144 RR  CELL  Mux57~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.101      0.209 RR    IC  Mux57~1\|datad " "    34.101      0.209 RR    IC  Mux57~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.245      0.144 RR  CELL  Mux57~1\|combout " "    34.245      0.144 RR  CELL  Mux57~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.206      0.961 RR    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~0\|datad " "    35.206      0.961 RR    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.350      0.144 RR  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~0\|combout " "    35.350      0.144 RR  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.537      0.187 RR    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~1\|datad " "    35.537      0.187 RR    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.681      0.144 RR  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~1\|combout " "    35.681      0.144 RR  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.869      0.188 RR    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~2\|datad " "    35.869      0.188 RR    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.013      0.144 RR  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~2\|combout " "    36.013      0.144 RR  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.159      3.146 RR    IC  RF\|\\gen_registers:7:REG\|\\G_Nbit_Reg:18:Reg_N\|s_Q\|asdata " "    39.159      3.146 RR    IC  RF\|\\gen_registers:7:REG\|\\G_Nbit_Reg:18:Reg_N\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.529      0.370 RR  CELL  RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q " "    39.529      0.370 RR  CELL  RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.108      3.108  R        clock network delay " "    23.108      3.108  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.115      0.007           clock pessimism removed " "    23.115      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.095     -0.020           clock uncertainty " "    23.095     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.114      0.019     uTsu  RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q " "    23.114      0.019     uTsu  RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.529 " "Data Arrival Time  :    39.529" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.114 " "Data Required Time :    23.114" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -16.415 (VIOLATED) " "Slack              :   -16.415 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651122 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762105651122 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.352 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.352" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762105651344 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.352  " "Path #1: Hold slack is 0.352 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\] " "From Node    : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\] " "To Node      : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.738      2.738  R        clock network delay " "     2.738      2.738  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.951      0.213     uTco  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\] " "     2.951      0.213     uTco  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.951      0.000 FF  CELL  FL\|PC\|pc_reg\[0\]\|q " "     2.951      0.000 FF  CELL  FL\|PC\|pc_reg\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.951      0.000 FF    IC  FL\|PC\|pc_reg\[0\]~10\|datac " "     2.951      0.000 FF    IC  FL\|PC\|pc_reg\[0\]~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.270      0.319 FF  CELL  FL\|PC\|pc_reg\[0\]~10\|combout " "     3.270      0.319 FF  CELL  FL\|PC\|pc_reg\[0\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.270      0.000 FF    IC  FL\|PC\|pc_reg\[0\]\|d " "     3.270      0.000 FF    IC  FL\|PC\|pc_reg\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.335      0.065 FF  CELL  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\] " "     3.335      0.065 FF  CELL  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.840      2.840  R        clock network delay " "     2.840      2.840  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.812     -0.028           clock pessimism removed " "     2.812     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.812      0.000           clock uncertainty " "     2.812      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.983      0.171      uTh  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\] " "     2.983      0.171      uTh  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.335 " "Data Arrival Time  :     3.335" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.983 " "Data Required Time :     2.983" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.352  " "Slack              :     0.352 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105651344 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762105651344 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762105651345 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762105652801 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762105652801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.496 " "Worst-case setup slack is -0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105652805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105652805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.496              -1.649 iCLK  " "   -0.496              -1.649 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105652805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762105652805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105653041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105653041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 iCLK  " "    0.180               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105653041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762105653041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762105653045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762105653049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105653084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105653084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762105653084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762105653084 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.496 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.496" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655070 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762105655070 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.496 (VIOLATED) " "Path #1: Setup slack is -0.496 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[9\] " "From Node    : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q " "To Node      : RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.648      1.648  R        clock network delay " "     1.648      1.648  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.753      0.105     uTco  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[9\] " "     1.753      0.105     uTco  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.753      0.000 FF  CELL  FL\|PC\|pc_reg\[9\]\|q " "     1.753      0.000 FF  CELL  FL\|PC\|pc_reg\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.919      0.166 FF    IC  s_IMemAddr\[9\]~3\|datad " "     1.919      0.166 FF    IC  s_IMemAddr\[9\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.982      0.063 FF  CELL  s_IMemAddr\[9\]~3\|combout " "     1.982      0.063 FF  CELL  s_IMemAddr\[9\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.170      1.188 FF    IC  IMem\|ram~40537\|dataa " "     3.170      1.188 FF    IC  IMem\|ram~40537\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.374      0.204 FF  CELL  IMem\|ram~40537\|combout " "     3.374      0.204 FF  CELL  IMem\|ram~40537\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.482      0.108 FF    IC  IMem\|ram~40538\|datad " "     3.482      0.108 FF    IC  IMem\|ram~40538\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.545      0.063 FF  CELL  IMem\|ram~40538\|combout " "     3.545      0.063 FF  CELL  IMem\|ram~40538\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.175      0.630 FF    IC  IMem\|ram~40541\|datac " "     4.175      0.630 FF    IC  IMem\|ram~40541\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.308      0.133 FF  CELL  IMem\|ram~40541\|combout " "     4.308      0.133 FF  CELL  IMem\|ram~40541\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.414      0.106 FF    IC  IMem\|ram~40544\|datad " "     4.414      0.106 FF    IC  IMem\|ram~40544\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.477      0.063 FF  CELL  IMem\|ram~40544\|combout " "     4.477      0.063 FF  CELL  IMem\|ram~40544\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.586      0.109 FF    IC  IMem\|ram~40555\|datac " "     4.586      0.109 FF    IC  IMem\|ram~40555\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.719      0.133 FF  CELL  IMem\|ram~40555\|combout " "     4.719      0.133 FF  CELL  IMem\|ram~40555\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.828      0.109 FF    IC  IMem\|ram~40566\|datad " "     4.828      0.109 FF    IC  IMem\|ram~40566\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.891      0.063 FF  CELL  IMem\|ram~40566\|combout " "     4.891      0.063 FF  CELL  IMem\|ram~40566\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.164      1.273 FF    IC  IMem\|ram~40609\|datad " "     6.164      1.273 FF    IC  IMem\|ram~40609\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.227      0.063 FF  CELL  IMem\|ram~40609\|combout " "     6.227      0.063 FF  CELL  IMem\|ram~40609\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.336      0.109 FF    IC  IMem\|ram~40652\|datac " "     6.336      0.109 FF    IC  IMem\|ram~40652\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.469      0.133 FF  CELL  IMem\|ram~40652\|combout " "     6.469      0.133 FF  CELL  IMem\|ram~40652\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.577      0.108 FF    IC  IMem\|ram~40824\|datad " "     6.577      0.108 FF    IC  IMem\|ram~40824\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.640      0.063 FF  CELL  IMem\|ram~40824\|combout " "     6.640      0.063 FF  CELL  IMem\|ram~40824\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.770      0.130 FF    IC  IMem\|ram~40995\|datab " "     6.770      0.130 FF    IC  IMem\|ram~40995\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.962      0.192 FF  CELL  IMem\|ram~40995\|combout " "     6.962      0.192 FF  CELL  IMem\|ram~40995\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.173      1.211 FF    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~17\|dataa " "     8.173      1.211 FF    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~17\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.377      0.204 FF  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~17\|combout " "     8.377      0.204 FF  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.842      0.465 FF    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~18\|datac " "     8.842      0.465 FF    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.975      0.133 FF  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~18\|combout " "     8.975      0.133 FF  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.469      0.494 FF    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~19\|datac " "     9.469      0.494 FF    IC  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.602      0.133 FF  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~19\|combout " "     9.602      0.133 FF  CELL  RF\|mux_1\|MUX_FINAL\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.548      0.946 FF    IC  AMUX\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~0\|datad " "    10.548      0.946 FF    IC  AMUX\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.611      0.063 FF  CELL  AMUX\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~0\|combout " "    10.611      0.063 FF  CELL  AMUX\|\\G_NBit_MUX:24:MUXI\|g_or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.765      0.154 FF    IC  Arith_Logic_Unit\|sra_inst\|\\gen_s3:23:mux4\|g_or\|o_F~0\|datab " "    10.765      0.154 FF    IC  Arith_Logic_Unit\|sra_inst\|\\gen_s3:23:mux4\|g_or\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.958      0.193 FF  CELL  Arith_Logic_Unit\|sra_inst\|\\gen_s3:23:mux4\|g_or\|o_F~0\|combout " "    10.958      0.193 FF  CELL  Arith_Logic_Unit\|sra_inst\|\\gen_s3:23:mux4\|g_or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.287      0.329 FF    IC  Arith_Logic_Unit\|srl_inst\|\\gen_s2:27:mux4\|g_or\|o_F~0\|datac " "    11.287      0.329 FF    IC  Arith_Logic_Unit\|srl_inst\|\\gen_s2:27:mux4\|g_or\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.420      0.133 FF  CELL  Arith_Logic_Unit\|srl_inst\|\\gen_s2:27:mux4\|g_or\|o_F~0\|combout " "    11.420      0.133 FF  CELL  Arith_Logic_Unit\|srl_inst\|\\gen_s2:27:mux4\|g_or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.526      0.106 FF    IC  Arith_Logic_Unit\|srl_inst\|\\gen_s2:27:mux4\|g_or\|o_F~1\|datad " "    11.526      0.106 FF    IC  Arith_Logic_Unit\|srl_inst\|\\gen_s2:27:mux4\|g_or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.589      0.063 FF  CELL  Arith_Logic_Unit\|srl_inst\|\\gen_s2:27:mux4\|g_or\|o_F~1\|combout " "    11.589      0.063 FF  CELL  Arith_Logic_Unit\|srl_inst\|\\gen_s2:27:mux4\|g_or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.192      0.603 FF    IC  Arith_Logic_Unit\|srl_inst\|\\gen_s1:27:mux4\|g_or\|o_F~0\|datad " "    12.192      0.603 FF    IC  Arith_Logic_Unit\|srl_inst\|\\gen_s1:27:mux4\|g_or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.255      0.063 FF  CELL  Arith_Logic_Unit\|srl_inst\|\\gen_s1:27:mux4\|g_or\|o_F~0\|combout " "    12.255      0.063 FF  CELL  Arith_Logic_Unit\|srl_inst\|\\gen_s1:27:mux4\|g_or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.857      0.602 FF    IC  Arith_Logic_Unit\|Mux28~7\|datad " "    12.857      0.602 FF    IC  Arith_Logic_Unit\|Mux28~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.920      0.063 FF  CELL  Arith_Logic_Unit\|Mux28~7\|combout " "    12.920      0.063 FF  CELL  Arith_Logic_Unit\|Mux28~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.030      0.110 FF    IC  Arith_Logic_Unit\|Mux28~9\|datad " "    13.030      0.110 FF    IC  Arith_Logic_Unit\|Mux28~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.093      0.063 FF  CELL  Arith_Logic_Unit\|Mux28~9\|combout " "    13.093      0.063 FF  CELL  Arith_Logic_Unit\|Mux28~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.199      0.106 FF    IC  Arith_Logic_Unit\|Mux28~8\|datad " "    13.199      0.106 FF    IC  Arith_Logic_Unit\|Mux28~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.262      0.063 FF  CELL  Arith_Logic_Unit\|Mux28~8\|combout " "    13.262      0.063 FF  CELL  Arith_Logic_Unit\|Mux28~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.371      0.109 FF    IC  Arith_Logic_Unit\|Mux28\|datad " "    13.371      0.109 FF    IC  Arith_Logic_Unit\|Mux28\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.434      0.063 FF  CELL  Arith_Logic_Unit\|Mux28\|combout " "    13.434      0.063 FF  CELL  Arith_Logic_Unit\|Mux28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.755      1.321 FF    IC  DMem\|ram~34903\|datad " "    14.755      1.321 FF    IC  DMem\|ram~34903\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.818      0.063 FF  CELL  DMem\|ram~34903\|combout " "    14.818      0.063 FF  CELL  DMem\|ram~34903\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.950      0.132 FF    IC  DMem\|ram~34904\|datab " "    14.950      0.132 FF    IC  DMem\|ram~34904\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.157      0.207 FF  CELL  DMem\|ram~34904\|combout " "    15.157      0.207 FF  CELL  DMem\|ram~34904\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.238      1.081 FF    IC  DMem\|ram~34905\|datac " "    16.238      1.081 FF    IC  DMem\|ram~34905\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.371      0.133 FF  CELL  DMem\|ram~34905\|combout " "    16.371      0.133 FF  CELL  DMem\|ram~34905\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.484      0.113 FF    IC  DMem\|ram~34908\|datac " "    16.484      0.113 FF    IC  DMem\|ram~34908\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.617      0.133 FF  CELL  DMem\|ram~34908\|combout " "    16.617      0.133 FF  CELL  DMem\|ram~34908\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.377      0.760 FF    IC  DMem\|ram~34940\|datad " "    17.377      0.760 FF    IC  DMem\|ram~34940\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.440      0.063 FF  CELL  DMem\|ram~34940\|combout " "    17.440      0.063 FF  CELL  DMem\|ram~34940\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.547      0.107 FF    IC  DMem\|ram~34983\|datad " "    17.547      0.107 FF    IC  DMem\|ram~34983\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.610      0.063 FF  CELL  DMem\|ram~34983\|combout " "    17.610      0.063 FF  CELL  DMem\|ram~34983\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.717      0.107 FF    IC  DMem\|ram~35026\|datad " "    17.717      0.107 FF    IC  DMem\|ram~35026\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.780      0.063 FF  CELL  DMem\|ram~35026\|combout " "    17.780      0.063 FF  CELL  DMem\|ram~35026\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.596      0.816 FF    IC  DMem\|ram~35538\|datac " "    18.596      0.816 FF    IC  DMem\|ram~35538\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.729      0.133 FF  CELL  DMem\|ram~35538\|combout " "    18.729      0.133 FF  CELL  DMem\|ram~35538\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.848      0.119 FF    IC  Mux17~1\|datad " "    18.848      0.119 FF    IC  Mux17~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.911      0.063 FF  CELL  Mux17~1\|combout " "    18.911      0.063 FF  CELL  Mux17~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.046      0.135 FF    IC  Mux57~0\|datac " "    19.046      0.135 FF    IC  Mux57~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.179      0.133 FF  CELL  Mux57~0\|combout " "    19.179      0.133 FF  CELL  Mux57~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.298      0.119 FF    IC  Mux57~1\|datad " "    19.298      0.119 FF    IC  Mux57~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.361      0.063 FF  CELL  Mux57~1\|combout " "    19.361      0.063 FF  CELL  Mux57~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.901      0.540 FF    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~0\|datad " "    19.901      0.540 FF    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.964      0.063 FF  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~0\|combout " "    19.964      0.063 FF  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.072      0.108 FF    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~1\|datad " "    20.072      0.108 FF    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.135      0.063 FF  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~1\|combout " "    20.135      0.063 FF  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.242      0.107 FF    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~2\|datad " "    20.242      0.107 FF    IC  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.305      0.063 FF  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~2\|combout " "    20.305      0.063 FF  CELL  WRDATAMUX\|\\G_OUT:18:MUXI_OUT\|g_or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.115      1.810 FF    IC  RF\|\\gen_registers:7:REG\|\\G_Nbit_Reg:18:Reg_N\|s_Q\|asdata " "    22.115      1.810 FF    IC  RF\|\\gen_registers:7:REG\|\\G_Nbit_Reg:18:Reg_N\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.290      0.175 FF  CELL  RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q " "    22.290      0.175 FF  CELL  RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.802      1.802  R        clock network delay " "    21.802      1.802  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.807      0.005           clock pessimism removed " "    21.807      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.787     -0.020           clock uncertainty " "    21.787     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.794      0.007     uTsu  RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q " "    21.794      0.007     uTsu  RegisterFile:RF\|Reg_N:\\gen_registers:7:REG\|dffg:\\G_Nbit_Reg:18:Reg_N\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.290 " "Data Arrival Time  :    22.290" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.794 " "Data Required Time :    21.794" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.496 (VIOLATED) " "Slack              :    -0.496 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655071 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762105655071 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762105655297 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.180  " "Path #1: Hold slack is 0.180 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\] " "From Node    : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\] " "To Node      : FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.619      1.619  R        clock network delay " "     1.619      1.619  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.724      0.105     uTco  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\] " "     1.724      0.105     uTco  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.724      0.000 RR  CELL  FL\|PC\|pc_reg\[0\]\|q " "     1.724      0.000 RR  CELL  FL\|PC\|pc_reg\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.724      0.000 RR    IC  FL\|PC\|pc_reg\[0\]~10\|datac " "     1.724      0.000 RR    IC  FL\|PC\|pc_reg\[0\]~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.895      0.171 RR  CELL  FL\|PC\|pc_reg\[0\]~10\|combout " "     1.895      0.171 RR  CELL  FL\|PC\|pc_reg\[0\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.895      0.000 RR    IC  FL\|PC\|pc_reg\[0\]\|d " "     1.895      0.000 RR    IC  FL\|PC\|pc_reg\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.926      0.031 RR  CELL  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\] " "     1.926      0.031 RR  CELL  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.682      1.682  R        clock network delay " "     1.682      1.682  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.662     -0.020           clock pessimism removed " "     1.662     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.662      0.000           clock uncertainty " "     1.662      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.746      0.084      uTh  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\] " "     1.746      0.084      uTh  FetchLogic:FL\|ProgramCounter:PC\|pc_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.926 " "Data Arrival Time  :     1.926" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.746 " "Data Required Time :     1.746" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.180  " "Slack              :     0.180 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762105655297 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762105655297 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762105684718 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762105715775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3395 " "Peak virtual memory: 3395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762105718040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  2 11:48:38 2025 " "Processing ended: Sun Nov  2 11:48:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762105718040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762105718040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762105718040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762105718040 ""}
