Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec 12 18:19:49 2022
| Host         : DESKTOP-PDDHOTE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab505_timing_summary_routed.rpt -pb lab505_timing_summary_routed.pb -rpx lab505_timing_summary_routed.rpx -warn_on_violation
| Design       : lab505
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (165)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (165)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: PC_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: PC_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: PC_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: PC_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: PC_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.553        0.000                      0                  700        0.343        0.000                      0                  700       15.000        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLOCK_20              {0.000 25.000}     50.000          20.000          
  clk_out1_clk_wiz_0  {0.000 16.650}     50.000          20.000          
  clk_out2_clk_wiz_0  {16.667 33.317}    50.000          20.000          
  clk_out3_clk_wiz_0  {33.333 49.983}    50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_20                                                                                                                                                               15.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       43.243        0.000                      0                   22        0.343        0.000                      0                   22       16.300        0.000                       0                    13  
  clk_out2_clk_wiz_0                                                                                                                                                   47.817        0.000                       0                     4  
  clk_out3_clk_wiz_0                                                                                                                                                   15.740        0.000                       0                    99  
  clkfbout_clk_wiz_0                                                                                                                                                   48.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_0  clk_out1_clk_wiz_0       10.691        0.000                      0                   11       34.084        0.000                      0                   11  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       10.553        0.000                      0                   38       33.259        0.000                      0                   38  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0       28.434        0.000                      0                   32       16.793        0.000                      0                   32  
clk_out1_clk_wiz_0  clk_out3_clk_wiz_0       28.467        0.000                      0                  640       15.172        0.000                      0                  640  
clk_out2_clk_wiz_0  clk_out3_clk_wiz_0       13.838        0.000                      0                   64       32.398        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_20
  To Clock:  CLOCK_20

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_20
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLOCK_20 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       43.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.243ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 1.823ns (27.318%)  route 4.850ns (72.682%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 49.053 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.730     1.743    immgenout_inferred_i_35_n_1
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.183     1.926 f  immgenout_inferred_i_34/O
                         net (fo=31, routed)          0.977     2.903    immgenout_inferred_i_34_n_1
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.184     3.087 r  immgenout_inferred_i_27/O
                         net (fo=3, routed)           0.997     4.084    immgenout[5]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.169     4.253 r  PC_offset_inferred_i_9/O
                         net (fo=1, routed)           0.000     4.253    PC_offset_inferred_i_9_n_1
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.577 r  PC_offset_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.577    PC_offset_inferred_i_2_n_1
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.716 r  PC_offset_inferred_i_1/O[0]
                         net (fo=1, routed)           0.459     5.176    PC_offset[8]
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.155     5.331 r  PC_next_inferred__0_i_3/O
                         net (fo=1, routed)           0.000     5.331    PC_next[8]
    SLICE_X50Y63         FDRE                                         r  PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.469    49.053    PC_reg01_out
    SLICE_X50Y63         FDRE                                         r  PC_reg[8]/C
                         clock pessimism             -0.461    48.592    
                         clock uncertainty           -0.183    48.408    
    SLICE_X50Y63         FDRE (Setup_fdre_C_D)        0.165    48.573    PC_reg[8]
  -------------------------------------------------------------------
                         required time                         48.573    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                 43.243    

Slack (MET) :             43.246ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 1.817ns (27.246%)  route 4.852ns (72.754%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 49.053 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.730     1.743    immgenout_inferred_i_35_n_1
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.183     1.926 f  immgenout_inferred_i_34/O
                         net (fo=31, routed)          0.977     2.903    immgenout_inferred_i_34_n_1
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.184     3.087 r  immgenout_inferred_i_27/O
                         net (fo=3, routed)           0.997     4.084    immgenout[5]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.169     4.253 r  PC_offset_inferred_i_9/O
                         net (fo=1, routed)           0.000     4.253    PC_offset_inferred_i_9_n_1
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.577 r  PC_offset_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.577    PC_offset_inferred_i_2_n_1
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     4.713 r  PC_offset_inferred_i_1/O[2]
                         net (fo=1, routed)           0.461     5.174    PC_offset[10]
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.152     5.326 r  PC_next_inferred__0_i_1/O
                         net (fo=1, routed)           0.000     5.326    PC_next[10]
    SLICE_X50Y63         FDRE                                         r  PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.469    49.053    PC_reg01_out
    SLICE_X50Y63         FDRE                                         r  PC_reg[10]/C
                         clock pessimism             -0.461    48.592    
                         clock uncertainty           -0.183    48.408    
    SLICE_X50Y63         FDRE (Setup_fdre_C_D)        0.164    48.572    PC_reg[10]
  -------------------------------------------------------------------
                         required time                         48.572    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                 43.246    

Slack (MET) :             43.321ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 1.894ns (29.017%)  route 4.633ns (70.983%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.961ns = ( 49.039 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.730     1.743    immgenout_inferred_i_35_n_1
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.183     1.926 f  immgenout_inferred_i_34/O
                         net (fo=31, routed)          0.977     2.903    immgenout_inferred_i_34_n_1
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.184     3.087 r  immgenout_inferred_i_27/O
                         net (fo=3, routed)           0.997     4.084    immgenout[5]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.169     4.253 r  PC_offset_inferred_i_9/O
                         net (fo=1, routed)           0.000     4.253    PC_offset_inferred_i_9_n_1
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.577 r  PC_offset_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.577    PC_offset_inferred_i_2_n_1
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.790 r  PC_offset_inferred_i_1/O[1]
                         net (fo=1, routed)           0.242     5.033    PC_offset[9]
    SLICE_X52Y62         LUT6 (Prop_lut6_I3_O)        0.152     5.185 r  PC_next_inferred__0_i_2/O
                         net (fo=1, routed)           0.000     5.185    PC_next[9]
    SLICE_X52Y62         FDRE                                         r  PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.455    49.039    PC_reg01_out
    SLICE_X52Y62         FDRE                                         r  PC_reg[9]/C
                         clock pessimism             -0.479    48.561    
                         clock uncertainty           -0.183    48.377    
    SLICE_X52Y62         FDRE (Setup_fdre_C_D)        0.128    48.505    PC_reg[9]
  -------------------------------------------------------------------
                         required time                         48.505    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                 43.321    

Slack (MET) :             43.350ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 1.726ns (26.311%)  route 4.834ns (73.689%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 49.048 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.730     1.743    immgenout_inferred_i_35_n_1
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.183     1.926 f  immgenout_inferred_i_34/O
                         net (fo=31, routed)          0.977     2.903    immgenout_inferred_i_34_n_1
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.184     3.087 r  immgenout_inferred_i_27/O
                         net (fo=3, routed)           0.997     4.084    immgenout[5]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.169     4.253 r  PC_offset_inferred_i_9/O
                         net (fo=1, routed)           0.000     4.253    PC_offset_inferred_i_9_n_1
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379     4.632 r  PC_offset_inferred_i_2/O[3]
                         net (fo=1, routed)           0.443     5.075    PC_offset[7]
    SLICE_X50Y61         LUT6 (Prop_lut6_I3_O)        0.142     5.217 r  PC_next_inferred__0_i_4/O
                         net (fo=1, routed)           0.000     5.217    PC_next[7]
    SLICE_X50Y61         FDRE                                         r  PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.464    49.048    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[7]/C
                         clock pessimism             -0.461    48.587    
                         clock uncertainty           -0.183    48.403    
    SLICE_X50Y61         FDRE (Setup_fdre_C_D)        0.164    48.567    PC_reg[7]
  -------------------------------------------------------------------
                         required time                         48.567    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                 43.350    

Slack (MET) :             43.460ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.702ns (26.382%)  route 4.749ns (73.618%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 49.048 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.730     1.743    immgenout_inferred_i_35_n_1
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.183     1.926 f  immgenout_inferred_i_34/O
                         net (fo=31, routed)          0.977     2.903    immgenout_inferred_i_34_n_1
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.184     3.087 r  immgenout_inferred_i_27/O
                         net (fo=3, routed)           0.997     4.084    immgenout[5]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.169     4.253 r  PC_offset_inferred_i_9/O
                         net (fo=1, routed)           0.000     4.253    PC_offset_inferred_i_9_n_1
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     4.598 r  PC_offset_inferred_i_2/O[2]
                         net (fo=1, routed)           0.359     4.957    PC_offset[6]
    SLICE_X50Y61         LUT6 (Prop_lut6_I3_O)        0.152     5.109 r  PC_next_inferred__0_i_5/O
                         net (fo=1, routed)           0.000     5.109    PC_next[6]
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.464    49.048    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/C
                         clock pessimism             -0.461    48.587    
                         clock uncertainty           -0.183    48.403    
    SLICE_X50Y61         FDRE (Setup_fdre_C_D)        0.165    48.568    PC_reg[6]
  -------------------------------------------------------------------
                         required time                         48.568    
                         arrival time                          -5.109    
  -------------------------------------------------------------------
                         slack                                 43.460    

Slack (MET) :             43.565ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 1.490ns (23.585%)  route 4.828ns (76.415%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.730     1.743    immgenout_inferred_i_35_n_1
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.183     1.926 f  immgenout_inferred_i_34/O
                         net (fo=31, routed)          0.977     2.903    immgenout_inferred_i_34_n_1
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.184     3.087 r  immgenout_inferred_i_27/O
                         net (fo=3, routed)           0.997     4.084    immgenout[5]
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.169     4.253 r  PC_offset_inferred_i_9/O
                         net (fo=1, routed)           0.000     4.253    PC_offset_inferred_i_9_n_1
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.133     4.386 r  PC_offset_inferred_i_2/O[1]
                         net (fo=1, routed)           0.437     4.823    PC_offset[5]
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.152     4.975 r  PC_next_inferred__0_i_6/O
                         net (fo=1, routed)           0.000     4.975    PC_next[5]
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.490    49.074    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/C
                         clock pessimism             -0.479    48.596    
                         clock uncertainty           -0.183    48.412    
    SLICE_X52Y60         FDRE (Setup_fdre_C_D)        0.128    48.540    PC_reg[5]
  -------------------------------------------------------------------
                         required time                         48.540    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 43.565    

Slack (MET) :             43.866ns  (required time - arrival time)
  Source:                 PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 0.958ns (15.929%)  route 5.056ns (84.071%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 49.057 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.574    -1.320    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.386    -0.934 r  PC_reg[5]/Q
                         net (fo=38, routed)          1.007     0.073    PC[5]
    SLICE_X53Y63         LUT5 (Prop_lut5_I1_O)        0.063     0.136 r  q1_inferred_i_28/O
                         net (fo=14, routed)          0.801     0.937    q1[4]
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.170     1.107 r  JALR_inferred_i_2/O
                         net (fo=4, routed)           0.488     1.595    JALR_inferred_i_2_n_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.053     1.648 f  Jump_inferred_i_1/O
                         net (fo=33, routed)          1.082     2.730    JAL
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.065     2.795 f  Jump_inst/O
                         net (fo=2, routed)           0.784     3.578    Jump
    SLICE_X51Y63         LUT5 (Prop_lut5_I0_O)        0.168     3.746 r  PC_next_inferred__0_i_12/O
                         net (fo=11, routed)          0.894     4.641    PC_next_inferred__0_i_12_n_1
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.694 r  PC_next_inferred__0_i_8/O
                         net (fo=1, routed)           0.000     4.694    PC_next[3]
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.473    49.057    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
                         clock pessimism             -0.479    48.578    
                         clock uncertainty           -0.183    48.395    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)        0.165    48.560    PC_reg[3]
  -------------------------------------------------------------------
                         required time                         48.560    
                         arrival time                          -4.694    
  -------------------------------------------------------------------
                         slack                                 43.866    

Slack (MET) :             43.867ns  (required time - arrival time)
  Source:                 PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 0.958ns (15.934%)  route 5.054ns (84.066%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 49.057 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.574    -1.320    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.386    -0.934 r  PC_reg[5]/Q
                         net (fo=38, routed)          1.007     0.073    PC[5]
    SLICE_X53Y63         LUT5 (Prop_lut5_I1_O)        0.063     0.136 r  q1_inferred_i_28/O
                         net (fo=14, routed)          0.801     0.937    q1[4]
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.170     1.107 r  JALR_inferred_i_2/O
                         net (fo=4, routed)           0.488     1.595    JALR_inferred_i_2_n_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.053     1.648 f  Jump_inferred_i_1/O
                         net (fo=33, routed)          1.082     2.730    JAL
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.065     2.795 f  Jump_inst/O
                         net (fo=2, routed)           0.784     3.578    Jump
    SLICE_X51Y63         LUT5 (Prop_lut5_I0_O)        0.168     3.746 r  PC_next_inferred__0_i_12/O
                         net (fo=11, routed)          0.892     4.639    PC_next_inferred__0_i_12_n_1
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.692 r  PC_next_inferred__0_i_10/O
                         net (fo=1, routed)           0.000     4.692    PC_next[1]
    SLICE_X50Y60         FDRE                                         r  PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.473    49.057    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[1]/C
                         clock pessimism             -0.479    48.578    
                         clock uncertainty           -0.183    48.395    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)        0.164    48.559    PC_reg[1]
  -------------------------------------------------------------------
                         required time                         48.559    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                 43.867    

Slack (MET) :             43.910ns  (required time - arrival time)
  Source:                 PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 0.958ns (16.044%)  route 5.013ns (83.956%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 49.057 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.574    -1.320    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.386    -0.934 r  PC_reg[5]/Q
                         net (fo=38, routed)          1.007     0.073    PC[5]
    SLICE_X53Y63         LUT5 (Prop_lut5_I1_O)        0.063     0.136 r  q1_inferred_i_28/O
                         net (fo=14, routed)          0.801     0.937    q1[4]
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.170     1.107 r  JALR_inferred_i_2/O
                         net (fo=4, routed)           0.488     1.595    JALR_inferred_i_2_n_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.053     1.648 f  Jump_inferred_i_1/O
                         net (fo=33, routed)          1.082     2.730    JAL
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.065     2.795 f  Jump_inst/O
                         net (fo=2, routed)           0.784     3.578    Jump
    SLICE_X51Y63         LUT5 (Prop_lut5_I0_O)        0.168     3.746 r  PC_next_inferred__0_i_12/O
                         net (fo=11, routed)          0.851     4.598    PC_next_inferred__0_i_12_n_1
    SLICE_X50Y60         LUT6 (Prop_lut6_I0_O)        0.053     4.651 r  PC_next_inferred__0_i_11/O
                         net (fo=1, routed)           0.000     4.651    PC_next[0]
    SLICE_X50Y60         FDRE                                         r  PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.473    49.057    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[0]/C
                         clock pessimism             -0.479    48.578    
                         clock uncertainty           -0.183    48.395    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)        0.166    48.561    PC_reg[0]
  -------------------------------------------------------------------
                         required time                         48.561    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                 43.910    

Slack (MET) :             43.942ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.685ns (28.223%)  route 4.285ns (71.777%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 49.048 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.609     1.622    immgenout_inferred_i_35_n_1
    SLICE_X53Y63         LUT4 (Prop_lut4_I1_O)        0.180     1.802 r  immgenout_inferred_i_38/O
                         net (fo=4, routed)           0.559     2.361    immgenout_inferred_i_38_n_1
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.165     2.526 r  immgenout_inferred_i_31/O
                         net (fo=3, routed)           0.987     3.513    immgenout[1]
    SLICE_X51Y60         LUT2 (Prop_lut2_I1_O)        0.053     3.566 r  PC_offset_inferred_i_13/O
                         net (fo=1, routed)           0.000     3.566    PC_offset_inferred_i_13_n_1
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.890 r  PC_offset_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.890    PC_offset_inferred_i_3_n_1
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.029 r  PC_offset_inferred_i_2/O[0]
                         net (fo=1, routed)           0.444     4.473    PC_offset[4]
    SLICE_X50Y61         LUT6 (Prop_lut6_I3_O)        0.155     4.628 r  PC_next_inferred__0_i_7/O
                         net (fo=1, routed)           0.000     4.628    PC_next[4]
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.464    49.048    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/C
                         clock pessimism             -0.461    48.587    
                         clock uncertainty           -0.183    48.403    
    SLICE_X50Y61         FDRE (Setup_fdre_C_D)        0.166    48.569    PC_reg[4]
  -------------------------------------------------------------------
                         required time                         48.569    
                         arrival time                          -4.628    
  -------------------------------------------------------------------
                         slack                                 43.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 PC_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.215ns (44.769%)  route 0.265ns (55.231%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    -0.677    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    -0.648 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.246    -0.402    PC_reg01_out
    SLICE_X50Y63         FDRE                                         r  PC_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.159    -0.243 r  PC_reg[10]/Q
                         net (fo=2, routed)           0.197    -0.046    PC[10]
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.028    -0.018 r  PC_plus_inferred_i_1/O
                         net (fo=2, routed)           0.068     0.050    PC_plus[10]
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.028     0.078 r  PC_next_inferred__0_i_1/O
                         net (fo=1, routed)           0.000     0.078    PC_next[10]
    SLICE_X50Y63         FDRE                                         r  PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.289    -0.185    PC_reg01_out
    SLICE_X50Y63         FDRE                                         r  PC_reg[10]/C
                         clock pessimism             -0.217    -0.402    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.137    -0.265    PC_reg[10]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.197ns (36.699%)  route 0.340ns (63.301%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    -0.677    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    -0.648 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.258    -0.390    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.249 r  PC_reg[2]/Q
                         net (fo=43, routed)          0.176    -0.072    PC[2]
    SLICE_X52Y61         LUT6 (Prop_lut6_I2_O)        0.028    -0.044 r  PC_plus_inferred_i_4/O
                         net (fo=2, routed)           0.164     0.119    PC_plus[7]
    SLICE_X50Y61         LUT6 (Prop_lut6_I1_O)        0.028     0.147 r  PC_next_inferred__0_i_4/O
                         net (fo=1, routed)           0.000     0.147    PC_next[7]
    SLICE_X50Y61         FDRE                                         r  PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.286    -0.188    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[7]/C
                         clock pessimism             -0.174    -0.362    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.137    -0.225    PC_reg[7]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.254ns (47.847%)  route 0.277ns (52.153%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    -0.677    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    -0.648 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.250    -0.398    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.159    -0.239 r  PC_reg[0]/Q
                         net (fo=1, routed)           0.192    -0.046    PC[0]
    SLICE_X50Y60         LUT1 (Prop_lut1_I0_O)        0.026    -0.020 r  PC_inst__0/O
                         net (fo=4, routed)           0.085     0.064    PC_plus[0]
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.069     0.133 r  PC_next_inferred__0_i_11/O
                         net (fo=1, routed)           0.000     0.133    PC_next[0]
    SLICE_X50Y60         FDRE                                         r  PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.293    -0.181    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[0]/C
                         clock pessimism             -0.217    -0.398    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.137    -0.261    PC_reg[0]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.305ns (55.324%)  route 0.246ns (44.676%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    -0.677    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    -0.648 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.244    -0.404    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.159    -0.245 r  PC_reg[6]/Q
                         net (fo=38, routed)          0.108    -0.138    PC[6]
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.028    -0.110 r  PC_offset_inferred_i_8/O
                         net (fo=1, routed)           0.000    -0.110    PC_offset_inferred_i_8_n_1
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.059 r  PC_offset_inferred_i_2/O[2]
                         net (fo=1, routed)           0.139     0.080    PC_offset[6]
    SLICE_X50Y61         LUT6 (Prop_lut6_I3_O)        0.067     0.147 r  PC_next_inferred__0_i_5/O
                         net (fo=1, routed)           0.000     0.147    PC_next[6]
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.286    -0.188    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/C
                         clock pessimism             -0.216    -0.404    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.137    -0.267    PC_reg[6]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.335ns (56.268%)  route 0.260ns (43.732%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    -0.677    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    -0.648 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.244    -0.404    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.159    -0.245 r  PC_reg[4]/Q
                         net (fo=40, routed)          0.075    -0.170    PC[4]
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.028    -0.142 r  PC_offset_inferred_i_10/O
                         net (fo=1, routed)           0.000    -0.142    PC_offset_inferred_i_10_n_1
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082    -0.060 r  PC_offset_inferred_i_2/O[1]
                         net (fo=1, routed)           0.185     0.125    PC_offset[5]
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.066     0.191 r  PC_next_inferred__0_i_6/O
                         net (fo=1, routed)           0.000     0.191    PC_next[5]
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.301    -0.172    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/C
                         clock pessimism             -0.174    -0.347    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.110    -0.237    PC_reg[5]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 PC_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.284ns (52.243%)  route 0.260ns (47.757%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    -0.677    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    -0.648 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.238    -0.410    PC_reg01_out
    SLICE_X52Y62         FDRE                                         r  PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.269 r  PC_reg[9]/Q
                         net (fo=4, routed)           0.153    -0.115    PC[9]
    SLICE_X51Y62         LUT2 (Prop_lut2_I0_O)        0.028    -0.087 r  PC_offset_inferred_i_5/O
                         net (fo=1, routed)           0.000    -0.087    PC_offset_inferred_i_5_n_1
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049    -0.038 r  PC_offset_inferred_i_1/O[1]
                         net (fo=1, routed)           0.106     0.068    PC_offset[9]
    SLICE_X52Y62         LUT6 (Prop_lut6_I3_O)        0.066     0.134 r  PC_next_inferred__0_i_2/O
                         net (fo=1, routed)           0.000     0.134    PC_next[9]
    SLICE_X52Y62         FDRE                                         r  PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.277    -0.196    PC_reg01_out
    SLICE_X52Y62         FDRE                                         r  PC_reg[9]/C
                         clock pessimism             -0.213    -0.410    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.110    -0.300    PC_reg[9]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.308ns (53.904%)  route 0.263ns (46.096%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    -0.677    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    -0.648 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.244    -0.404    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.159    -0.245 r  PC_reg[4]/Q
                         net (fo=40, routed)          0.075    -0.170    PC[4]
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.028    -0.142 r  PC_offset_inferred_i_10/O
                         net (fo=1, routed)           0.000    -0.142    PC_offset_inferred_i_10_n_1
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055    -0.087 r  PC_offset_inferred_i_2/O[0]
                         net (fo=1, routed)           0.188     0.101    PC_offset[4]
    SLICE_X50Y61         LUT6 (Prop_lut6_I3_O)        0.066     0.167 r  PC_next_inferred__0_i_7/O
                         net (fo=1, routed)           0.000     0.167    PC_next[4]
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.286    -0.188    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/C
                         clock pessimism             -0.216    -0.404    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.137    -0.267    PC_reg[4]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.304ns (50.496%)  route 0.298ns (49.504%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    -0.677    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    -0.648 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.250    -0.398    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.159    -0.239 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.112    -0.127    PC[3]
    SLICE_X51Y60         LUT2 (Prop_lut2_I0_O)        0.028    -0.099 r  PC_offset_inferred_i_11/O
                         net (fo=1, routed)           0.000    -0.099    PC_offset_inferred_i_11_n_1
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049    -0.050 r  PC_offset_inferred_i_3/O[3]
                         net (fo=1, routed)           0.186     0.136    PC_offset[3]
    SLICE_X50Y60         LUT6 (Prop_lut6_I3_O)        0.068     0.204 r  PC_next_inferred__0_i_8/O
                         net (fo=1, routed)           0.000     0.204    PC_next[3]
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.293    -0.181    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
                         clock pessimism             -0.217    -0.398    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.137    -0.261    PC_reg[3]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 PC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.215ns (34.834%)  route 0.402ns (65.166%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    -0.677    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    -0.648 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.246    -0.402    PC_reg01_out
    SLICE_X50Y63         FDRE                                         r  PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.159    -0.243 r  PC_reg[8]/Q
                         net (fo=5, routed)           0.199    -0.044    PC[8]
    SLICE_X50Y63         LUT2 (Prop_lut2_I1_O)        0.028    -0.016 r  PC_plus_inferred_i_3/O
                         net (fo=2, routed)           0.203     0.187    PC_plus[8]
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.028     0.215 r  PC_next_inferred__0_i_3/O
                         net (fo=1, routed)           0.000     0.215    PC_next[8]
    SLICE_X50Y63         FDRE                                         r  PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.289    -0.185    PC_reg01_out
    SLICE_X50Y63         FDRE                                         r  PC_reg[8]/C
                         clock pessimism             -0.217    -0.402    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.137    -0.265    PC_reg[8]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 PC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            PC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.215ns (32.758%)  route 0.441ns (67.242%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.088 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    -1.368    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.342 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    -0.677    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    -0.648 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.250    -0.398    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.159    -0.239 r  PC_reg[1]/Q
                         net (fo=1, routed)           0.185    -0.054    PC[1]
    SLICE_X50Y60         LUT1 (Prop_lut1_I0_O)        0.028    -0.026 r  PC_inst/O
                         net (fo=4, routed)           0.256     0.231    PC_plus[1]
    SLICE_X50Y60         LUT6 (Prop_lut6_I1_O)        0.028     0.259 r  PC_next_inferred__0_i_10/O
                         net (fo=1, routed)           0.000     0.259    PC_next[1]
    SLICE_X50Y60         FDRE                                         r  PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.293    -0.181    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[1]/C
                         clock pessimism             -0.217    -0.398    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.137    -0.261    PC_reg[1]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.519    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 16.650 }
Period(ns):         50.000
Sources:            { clkWiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y3    clkWiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X50Y60     PC_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X50Y63     PC_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X50Y60     PC_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X52Y60     PC_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X50Y60     PC_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X50Y61     PC_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X52Y60     PC_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.700         50.000      49.300     SLICE_X50Y61     PC_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         33.350      33.000     SLICE_X52Y62     PC_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         33.350      33.000     SLICE_X50Y60     PC_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         33.350      33.000     SLICE_X50Y63     PC_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         33.350      33.000     SLICE_X50Y60     PC_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         33.350      33.000     SLICE_X52Y60     PC_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         33.350      33.000     SLICE_X50Y60     PC_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         33.350      33.000     SLICE_X50Y61     PC_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         33.350      33.000     SLICE_X50Y61     PC_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         33.350      33.000     SLICE_X52Y60     PC_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         33.350      33.000     SLICE_X50Y61     PC_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.650      16.300     SLICE_X50Y60     PC_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.650      16.300     SLICE_X50Y63     PC_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.650      16.300     SLICE_X50Y60     PC_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.650      16.300     SLICE_X52Y60     PC_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.650      16.300     SLICE_X50Y60     PC_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.650      16.300     SLICE_X50Y61     PC_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.650      16.300     SLICE_X52Y60     PC_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.650      16.300     SLICE_X50Y61     PC_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.650      16.300     SLICE_X50Y61     PC_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.650      16.300     SLICE_X50Y63     PC_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.817ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 16.667 33.317 }
Period(ns):         50.000
Sources:            { clkWiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB18E1/CLKARDCLK  n/a            2.183         50.000      47.817     RAMB18_X2Y24     ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period  n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         50.000      47.817     RAMB18_X2Y24     ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y4    clkWiz/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.740ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 33.333 49.983 }
Period(ns):         50.000
Sources:            { clkWiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y5    clkWiz/inst/clkout3_buf/I
Min Period        n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y0    reg_file/clk0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKOUT2
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         33.350      32.440     SLICE_X46Y62     reg_file/file_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         33.350      32.440     SLICE_X46Y62     reg_file/file_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         33.350      32.440     SLICE_X46Y62     reg_file/file_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         33.350      32.440     SLICE_X46Y62     reg_file/file_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         33.350      32.440     SLICE_X46Y62     reg_file/file_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         33.350      32.440     SLICE_X46Y62     reg_file/file_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         33.350      32.440     SLICE_X46Y62     reg_file/file_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         33.350      32.440     SLICE_X46Y62     reg_file/file_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         33.350      32.440     SLICE_X42Y65     reg_file/file_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         33.350      32.440     SLICE_X42Y65     reg_file/file_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         16.650      15.740     SLICE_X48Y63     reg_file/file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         16.650      15.740     SLICE_X48Y63     reg_file/file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         16.650      15.740     SLICE_X48Y63     reg_file/file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         16.650      15.740     SLICE_X48Y63     reg_file/file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         16.650      15.740     SLICE_X48Y63     reg_file/file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         16.650      15.740     SLICE_X48Y63     reg_file/file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         16.650      15.740     SLICE_X48Y63     reg_file/file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         16.650      15.740     SLICE_X48Y63     reg_file/file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         16.650      15.740     SLICE_X48Y63     reg_file/file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         16.650      15.740     SLICE_X48Y63     reg_file/file_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkWiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         50.000      48.400     BUFGCTRL_X0Y2    clkWiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkWiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       34.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.691ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        3.711ns  (logic 1.766ns (47.584%)  route 1.945ns (52.416%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.961ns = ( 49.039 - 50.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 33.687 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.844    34.531 r  reg_file/file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.560    35.090    rd1_w[5]
    SLICE_X48Y64         LUT1 (Prop_lut1_I0_O)        0.065    35.155 r  rd1_w_inst__25/O
                         net (fo=20, routed)          0.950    36.105    A[5]
    SLICE_X49Y61         LUT2 (Prop_lut2_I0_O)        0.168    36.273 r  PC_next_inferred__0_i_23/O
                         net (fo=1, routed)           0.000    36.273    PC_next_inferred__0_i_23_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    36.597 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.597    PC_next_inferred__0_i_16_n_1
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    36.810 r  PC_next_inferred__0_i_14/O[1]
                         net (fo=1, routed)           0.436    37.246    PC_next_inferred__0_i_14_n_7
    SLICE_X52Y62         LUT6 (Prop_lut6_I4_O)        0.152    37.398 r  PC_next_inferred__0_i_2/O
                         net (fo=1, routed)           0.000    37.398    PC_next[9]
    SLICE_X52Y62         FDRE                                         r  PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.455    49.039    PC_reg01_out
    SLICE_X52Y62         FDRE                                         r  PC_reg[9]/C
                         clock pessimism             -0.775    48.264    
                         clock uncertainty           -0.303    47.961    
    SLICE_X52Y62         FDRE (Setup_fdre_C_D)        0.128    48.089    PC_reg[9]
  -------------------------------------------------------------------
                         required time                         48.089    
                         arrival time                         -37.398    
  -------------------------------------------------------------------
                         slack                                 10.691    

Slack (MET) :             10.922ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        3.529ns  (logic 1.689ns (47.863%)  route 1.840ns (52.137%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 49.053 - 50.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 33.687 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.844    34.531 r  reg_file/file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.560    35.090    rd1_w[5]
    SLICE_X48Y64         LUT1 (Prop_lut1_I0_O)        0.065    35.155 r  rd1_w_inst__25/O
                         net (fo=20, routed)          0.950    36.105    A[5]
    SLICE_X49Y61         LUT2 (Prop_lut2_I0_O)        0.168    36.273 r  PC_next_inferred__0_i_23/O
                         net (fo=1, routed)           0.000    36.273    PC_next_inferred__0_i_23_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    36.597 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.597    PC_next_inferred__0_i_16_n_1
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    36.733 r  PC_next_inferred__0_i_14/O[2]
                         net (fo=1, routed)           0.330    37.064    PC_next_inferred__0_i_14_n_6
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.152    37.216 r  PC_next_inferred__0_i_1/O
                         net (fo=1, routed)           0.000    37.216    PC_next[10]
    SLICE_X50Y63         FDRE                                         r  PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.469    49.053    PC_reg01_out
    SLICE_X50Y63         FDRE                                         r  PC_reg[10]/C
                         clock pessimism             -0.775    48.278    
                         clock uncertainty           -0.303    47.974    
    SLICE_X50Y63         FDRE (Setup_fdre_C_D)        0.164    48.138    PC_reg[10]
  -------------------------------------------------------------------
                         required time                         48.138    
                         arrival time                         -37.216    
  -------------------------------------------------------------------
                         slack                                 10.922    

Slack (MET) :             10.987ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        3.465ns  (logic 1.695ns (48.915%)  route 1.770ns (51.085%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.947ns = ( 49.053 - 50.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 33.687 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.844    34.531 r  reg_file/file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.560    35.090    rd1_w[5]
    SLICE_X48Y64         LUT1 (Prop_lut1_I0_O)        0.065    35.155 r  rd1_w_inst__25/O
                         net (fo=20, routed)          0.950    36.105    A[5]
    SLICE_X49Y61         LUT2 (Prop_lut2_I0_O)        0.168    36.273 r  PC_next_inferred__0_i_23/O
                         net (fo=1, routed)           0.000    36.273    PC_next_inferred__0_i_23_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    36.597 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.597    PC_next_inferred__0_i_16_n_1
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    36.736 r  PC_next_inferred__0_i_14/O[0]
                         net (fo=1, routed)           0.261    36.997    PC_next_inferred__0_i_14_n_8
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.155    37.152 r  PC_next_inferred__0_i_3/O
                         net (fo=1, routed)           0.000    37.152    PC_next[8]
    SLICE_X50Y63         FDRE                                         r  PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.469    49.053    PC_reg01_out
    SLICE_X50Y63         FDRE                                         r  PC_reg[8]/C
                         clock pessimism             -0.775    48.278    
                         clock uncertainty           -0.303    47.974    
    SLICE_X50Y63         FDRE (Setup_fdre_C_D)        0.165    48.139    PC_reg[8]
  -------------------------------------------------------------------
                         required time                         48.139    
                         arrival time                         -37.152    
  -------------------------------------------------------------------
                         slack                                 10.987    

Slack (MET) :             11.034ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        3.412ns  (logic 1.598ns (46.833%)  route 1.814ns (53.167%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 49.048 - 50.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 33.687 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.844    34.531 r  reg_file/file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.560    35.090    rd1_w[5]
    SLICE_X48Y64         LUT1 (Prop_lut1_I0_O)        0.065    35.155 r  rd1_w_inst__25/O
                         net (fo=20, routed)          0.950    36.105    A[5]
    SLICE_X49Y61         LUT2 (Prop_lut2_I0_O)        0.168    36.273 r  PC_next_inferred__0_i_23/O
                         net (fo=1, routed)           0.000    36.273    PC_next_inferred__0_i_23_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379    36.652 r  PC_next_inferred__0_i_16/O[3]
                         net (fo=1, routed)           0.305    36.957    PC_next_inferred__0_i_16_n_5
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.142    37.099 r  PC_next_inferred__0_i_4/O
                         net (fo=1, routed)           0.000    37.099    PC_next[7]
    SLICE_X50Y61         FDRE                                         r  PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.464    49.048    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[7]/C
                         clock pessimism             -0.775    48.273    
                         clock uncertainty           -0.303    47.969    
    SLICE_X50Y61         FDRE (Setup_fdre_C_D)        0.164    48.133    PC_reg[7]
  -------------------------------------------------------------------
                         required time                         48.133    
                         arrival time                         -37.099    
  -------------------------------------------------------------------
                         slack                                 11.034    

Slack (MET) :             11.125ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        3.322ns  (logic 1.574ns (47.375%)  route 1.748ns (52.625%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 49.048 - 50.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 33.687 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.844    34.531 r  reg_file/file_reg_r1_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.560    35.090    rd1_w[5]
    SLICE_X48Y64         LUT1 (Prop_lut1_I0_O)        0.065    35.155 r  rd1_w_inst__25/O
                         net (fo=20, routed)          0.950    36.105    A[5]
    SLICE_X49Y61         LUT2 (Prop_lut2_I0_O)        0.168    36.273 r  PC_next_inferred__0_i_23/O
                         net (fo=1, routed)           0.000    36.273    PC_next_inferred__0_i_23_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345    36.618 r  PC_next_inferred__0_i_16/O[2]
                         net (fo=1, routed)           0.239    36.857    PC_next_inferred__0_i_16_n_6
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.152    37.009 r  PC_next_inferred__0_i_5/O
                         net (fo=1, routed)           0.000    37.009    PC_next[6]
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.464    49.048    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/C
                         clock pessimism             -0.775    48.273    
                         clock uncertainty           -0.303    47.969    
    SLICE_X50Y61         FDRE (Setup_fdre_C_D)        0.165    48.134    PC_reg[6]
  -------------------------------------------------------------------
                         required time                         48.134    
                         arrival time                         -37.009    
  -------------------------------------------------------------------
                         slack                                 11.125    

Slack (MET) :             11.210ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        3.227ns  (logic 1.886ns (58.439%)  route 1.341ns (41.561%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 33.687 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.546 r  reg_file/file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.446    34.992    rd1_w[0]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.181    35.173 r  rd1_w_inst__30/O
                         net (fo=21, routed)          0.544    35.717    A[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.168    35.885 r  PC_next_inferred__0_i_28/O
                         net (fo=1, routed)           0.000    35.885    PC_next_inferred__0_i_28_n_1
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    36.198 r  PC_next_inferred__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.198    PC_next_inferred__0_i_17_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    36.411 r  PC_next_inferred__0_i_16/O[1]
                         net (fo=1, routed)           0.351    36.762    PC_next_inferred__0_i_16_n_7
    SLICE_X52Y60         LUT6 (Prop_lut6_I4_O)        0.152    36.914 r  PC_next_inferred__0_i_6/O
                         net (fo=1, routed)           0.000    36.914    PC_next[5]
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.490    49.074    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/C
                         clock pessimism             -0.775    48.300    
                         clock uncertainty           -0.303    47.996    
    SLICE_X52Y60         FDRE (Setup_fdre_C_D)        0.128    48.124    PC_reg[5]
  -------------------------------------------------------------------
                         required time                         48.124    
                         arrival time                         -36.914    
  -------------------------------------------------------------------
                         slack                                 11.210    

Slack (MET) :             11.327ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        3.121ns  (logic 1.815ns (58.156%)  route 1.306ns (41.844%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 49.048 - 50.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 33.687 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.546 r  reg_file/file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.446    34.992    rd1_w[0]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.181    35.173 r  rd1_w_inst__30/O
                         net (fo=21, routed)          0.544    35.717    A[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.168    35.885 r  PC_next_inferred__0_i_28/O
                         net (fo=1, routed)           0.000    35.885    PC_next_inferred__0_i_28_n_1
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    36.198 r  PC_next_inferred__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.198    PC_next_inferred__0_i_17_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    36.337 r  PC_next_inferred__0_i_16/O[0]
                         net (fo=1, routed)           0.315    36.653    PC_next_inferred__0_i_16_n_8
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.155    36.808 r  PC_next_inferred__0_i_7/O
                         net (fo=1, routed)           0.000    36.808    PC_next[4]
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.464    49.048    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/C
                         clock pessimism             -0.775    48.273    
                         clock uncertainty           -0.303    47.969    
    SLICE_X50Y61         FDRE (Setup_fdre_C_D)        0.166    48.135    PC_reg[4]
  -------------------------------------------------------------------
                         required time                         48.135    
                         arrival time                         -36.808    
  -------------------------------------------------------------------
                         slack                                 11.327    

Slack (MET) :             11.450ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        3.007ns  (logic 1.707ns (56.765%)  route 1.300ns (43.235%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 49.057 - 50.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 33.687 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.546 r  reg_file/file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.446    34.992    rd1_w[0]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.181    35.173 r  rd1_w_inst__30/O
                         net (fo=21, routed)          0.544    35.717    A[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.168    35.885 r  PC_next_inferred__0_i_28/O
                         net (fo=1, routed)           0.000    35.885    PC_next_inferred__0_i_28_n_1
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357    36.242 r  PC_next_inferred__0_i_17/O[3]
                         net (fo=1, routed)           0.310    36.552    PC_next_inferred__0_i_17_n_5
    SLICE_X50Y60         LUT6 (Prop_lut6_I4_O)        0.142    36.694 r  PC_next_inferred__0_i_8/O
                         net (fo=1, routed)           0.000    36.694    PC_next[3]
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.473    49.057    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
                         clock pessimism             -0.775    48.282    
                         clock uncertainty           -0.303    47.979    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)        0.165    48.144    PC_reg[3]
  -------------------------------------------------------------------
                         required time                         48.144    
                         arrival time                         -36.694    
  -------------------------------------------------------------------
                         slack                                 11.450    

Slack (MET) :             11.450ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        2.986ns  (logic 1.683ns (56.362%)  route 1.303ns (43.638%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 33.687 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.546 r  reg_file/file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.446    34.992    rd1_w[0]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.181    35.173 r  rd1_w_inst__30/O
                         net (fo=21, routed)          0.544    35.717    A[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.168    35.885 r  PC_next_inferred__0_i_28/O
                         net (fo=1, routed)           0.000    35.885    PC_next_inferred__0_i_28_n_1
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323    36.208 r  PC_next_inferred__0_i_17/O[2]
                         net (fo=1, routed)           0.313    36.521    PC_next_inferred__0_i_17_n_6
    SLICE_X52Y60         LUT6 (Prop_lut6_I4_O)        0.152    36.673 r  PC_next_inferred__0_i_9/O
                         net (fo=1, routed)           0.000    36.673    PC_next[2]
    SLICE_X52Y60         FDRE                                         r  PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.490    49.074    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[2]/C
                         clock pessimism             -0.775    48.300    
                         clock uncertainty           -0.303    47.996    
    SLICE_X52Y60         FDRE (Setup_fdre_C_D)        0.127    48.123    PC_reg[2]
  -------------------------------------------------------------------
                         required time                         48.123    
                         arrival time                         -36.673    
  -------------------------------------------------------------------
                         slack                                 11.450    

Slack (MET) :             11.597ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        2.859ns  (logic 1.631ns (57.052%)  route 1.228ns (42.948%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 49.057 - 50.000 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 33.687 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.546 r  reg_file/file_reg_r1_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.446    34.992    rd1_w[0]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.181    35.173 r  rd1_w_inst__30/O
                         net (fo=21, routed)          0.544    35.717    A[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.168    35.885 r  PC_next_inferred__0_i_28/O
                         net (fo=1, routed)           0.000    35.885    PC_next_inferred__0_i_28_n_1
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271    36.156 r  PC_next_inferred__0_i_17/O[1]
                         net (fo=1, routed)           0.237    36.394    PC_next_inferred__0_i_17_n_7
    SLICE_X50Y60         LUT6 (Prop_lut6_I4_O)        0.152    36.546 r  PC_next_inferred__0_i_10/O
                         net (fo=1, routed)           0.000    36.546    PC_next[1]
    SLICE_X50Y60         FDRE                                         r  PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.473    49.057    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[1]/C
                         clock pessimism             -0.775    48.282    
                         clock uncertainty           -0.303    47.979    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)        0.164    48.143    PC_reg[1]
  -------------------------------------------------------------------
                         required time                         48.143    
                         arrival time                         -36.546    
  -------------------------------------------------------------------
                         slack                                 11.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.084ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r1_0_31_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.910ns  (logic 0.511ns (56.136%)  route 0.399ns (43.864%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    0.221ns = ( 33.554 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.539    33.554    reg_file/file_reg_r1_0_31_6_11/WCLK
    SLICE_X48Y62         RAMD32                                       r  reg_file/file_reg_r1_0_31_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297    33.851 r  reg_file/file_reg_r1_0_31_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.105    33.956    rd1_w[9]
    SLICE_X48Y60         LUT1 (Prop_lut1_I0_O)        0.028    33.984 r  rd1_w_inst__21/O
                         net (fo=15, routed)          0.169    34.153    A[9]
    SLICE_X49Y62         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119    34.272 r  PC_next_inferred__0_i_14/O[2]
                         net (fo=1, routed)           0.125    34.397    PC_next_inferred__0_i_14_n_6
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.067    34.464 r  PC_next_inferred__0_i_1/O
                         net (fo=1, routed)           0.000    34.464    PC_next[10]
    SLICE_X50Y63         FDRE                                         r  PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.289    -0.185    PC_reg01_out
    SLICE_X50Y63         FDRE                                         r  PC_reg[10]/C
                         clock pessimism              0.125    -0.060    
                         clock uncertainty            0.303     0.243    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.137     0.380    PC_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                          34.464    
  -------------------------------------------------------------------
                         slack                                 34.084    

Slack (MET) :             34.105ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.929ns  (logic 0.513ns (55.226%)  route 0.416ns (44.774%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    0.220ns = ( 33.553 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.538    33.553    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296    33.849 r  reg_file/file_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.161    34.009    rd1_w[4]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.068    34.077 r  rd1_w_inst__26/O
                         net (fo=20, routed)          0.128    34.205    A[4]
    SLICE_X49Y61         LUT2 (Prop_lut2_I0_O)        0.028    34.233 r  PC_next_inferred__0_i_24/O
                         net (fo=1, routed)           0.000    34.233    PC_next_inferred__0_i_24_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055    34.288 r  PC_next_inferred__0_i_16/O[0]
                         net (fo=1, routed)           0.127    34.416    PC_next_inferred__0_i_16_n_8
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.066    34.482 r  PC_next_inferred__0_i_7/O
                         net (fo=1, routed)           0.000    34.482    PC_next[4]
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.286    -0.188    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/C
                         clock pessimism              0.125    -0.063    
                         clock uncertainty            0.303     0.240    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.137     0.377    PC_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                          34.482    
  -------------------------------------------------------------------
                         slack                                 34.105    

Slack (MET) :             34.138ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.962ns  (logic 0.576ns (59.845%)  route 0.386ns (40.155%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    0.220ns = ( 33.553 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.538    33.553    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296    33.849 r  reg_file/file_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.161    34.009    rd1_w[4]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.068    34.077 r  rd1_w_inst__26/O
                         net (fo=20, routed)          0.128    34.205    A[4]
    SLICE_X49Y61         LUT2 (Prop_lut2_I0_O)        0.028    34.233 r  PC_next_inferred__0_i_24/O
                         net (fo=1, routed)           0.000    34.233    PC_next_inferred__0_i_24_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.117    34.350 r  PC_next_inferred__0_i_16/O[2]
                         net (fo=1, routed)           0.098    34.448    PC_next_inferred__0_i_16_n_6
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.067    34.515 r  PC_next_inferred__0_i_5/O
                         net (fo=1, routed)           0.000    34.515    PC_next[6]
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.286    -0.188    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/C
                         clock pessimism              0.125    -0.063    
                         clock uncertainty            0.303     0.240    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.137     0.377    PC_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                          34.515    
  -------------------------------------------------------------------
                         slack                                 34.138    

Slack (MET) :             34.157ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r1_0_31_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.983ns  (logic 0.597ns (60.756%)  route 0.386ns (39.244%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    0.221ns = ( 33.554 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.539    33.554    reg_file/file_reg_r1_0_31_6_11/WCLK
    SLICE_X48Y62         RAMD32                                       r  reg_file/file_reg_r1_0_31_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.374    33.928 r  reg_file/file_reg_r1_0_31_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.123    34.051    rd1_w[7]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.028    34.079 r  rd1_w_inst__23/O
                         net (fo=18, routed)          0.161    34.241    A[7]
    SLICE_X49Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088    34.329 r  PC_next_inferred__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.329    PC_next_inferred__0_i_16_n_1
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    34.370 r  PC_next_inferred__0_i_14/O[0]
                         net (fo=1, routed)           0.101    34.471    PC_next_inferred__0_i_14_n_8
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.066    34.537 r  PC_next_inferred__0_i_3/O
                         net (fo=1, routed)           0.000    34.537    PC_next[8]
    SLICE_X50Y63         FDRE                                         r  PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.289    -0.185    PC_reg01_out
    SLICE_X50Y63         FDRE                                         r  PC_reg[8]/C
                         clock pessimism              0.125    -0.060    
                         clock uncertainty            0.303     0.243    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.137     0.380    PC_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                          34.536    
  -------------------------------------------------------------------
                         slack                                 34.157    

Slack (MET) :             34.166ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.979ns  (logic 0.540ns (55.143%)  route 0.439ns (44.857%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    0.220ns = ( 33.553 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.538    33.553    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296    33.849 r  reg_file/file_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.161    34.009    rd1_w[4]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.068    34.077 r  rd1_w_inst__26/O
                         net (fo=20, routed)          0.128    34.205    A[4]
    SLICE_X49Y61         LUT2 (Prop_lut2_I0_O)        0.028    34.233 r  PC_next_inferred__0_i_24/O
                         net (fo=1, routed)           0.000    34.233    PC_next_inferred__0_i_24_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082    34.315 r  PC_next_inferred__0_i_16/O[1]
                         net (fo=1, routed)           0.151    34.466    PC_next_inferred__0_i_16_n_7
    SLICE_X52Y60         LUT6 (Prop_lut6_I4_O)        0.066    34.532 r  PC_next_inferred__0_i_6/O
                         net (fo=1, routed)           0.000    34.532    PC_next[5]
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.301    -0.172    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/C
                         clock pessimism              0.125    -0.048    
                         clock uncertainty            0.303     0.256    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.110     0.366    PC_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                          34.532    
  -------------------------------------------------------------------
                         slack                                 34.166    

Slack (MET) :             34.178ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        1.002ns  (logic 0.590ns (58.874%)  route 0.412ns (41.126%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    0.220ns = ( 33.553 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.538    33.553    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296    33.849 r  reg_file/file_reg_r1_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.161    34.009    rd1_w[4]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.068    34.077 r  rd1_w_inst__26/O
                         net (fo=20, routed)          0.128    34.205    A[4]
    SLICE_X49Y61         LUT2 (Prop_lut2_I0_O)        0.028    34.233 r  PC_next_inferred__0_i_24/O
                         net (fo=1, routed)           0.000    34.233    PC_next_inferred__0_i_24_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.130    34.363 r  PC_next_inferred__0_i_16/O[3]
                         net (fo=1, routed)           0.124    34.487    PC_next_inferred__0_i_16_n_5
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.068    34.555 r  PC_next_inferred__0_i_4/O
                         net (fo=1, routed)           0.000    34.555    PC_next[7]
    SLICE_X50Y61         FDRE                                         r  PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.286    -0.188    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[7]/C
                         clock pessimism              0.125    -0.063    
                         clock uncertainty            0.303     0.240    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.137     0.377    PC_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                          34.555    
  -------------------------------------------------------------------
                         slack                                 34.178    

Slack (MET) :             34.188ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r1_0_31_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.976ns  (logic 0.468ns (47.973%)  route 0.508ns (52.028%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    0.221ns = ( 33.554 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.539    33.554    reg_file/file_reg_r1_0_31_6_11/WCLK
    SLICE_X48Y62         RAMD32                                       r  reg_file/file_reg_r1_0_31_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297    33.851 r  reg_file/file_reg_r1_0_31_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.105    33.956    rd1_w[9]
    SLICE_X48Y60         LUT1 (Prop_lut1_I0_O)        0.028    33.984 r  rd1_w_inst__21/O
                         net (fo=15, routed)          0.220    34.203    A[9]
    SLICE_X49Y62         LUT2 (Prop_lut2_I0_O)        0.028    34.231 r  PC_next_inferred__0_i_19/O
                         net (fo=1, routed)           0.000    34.231    PC_next_inferred__0_i_19_n_1
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049    34.280 r  PC_next_inferred__0_i_14/O[1]
                         net (fo=1, routed)           0.183    34.463    PC_next_inferred__0_i_14_n_7
    SLICE_X52Y62         LUT6 (Prop_lut6_I4_O)        0.066    34.529 r  PC_next_inferred__0_i_2/O
                         net (fo=1, routed)           0.000    34.529    PC_next[9]
    SLICE_X52Y62         FDRE                                         r  PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.277    -0.196    PC_reg01_out
    SLICE_X52Y62         FDRE                                         r  PC_reg[9]/C
                         clock pessimism              0.125    -0.072    
                         clock uncertainty            0.303     0.232    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.110     0.342    PC_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                          34.529    
  -------------------------------------------------------------------
                         slack                                 34.188    

Slack (MET) :             34.227ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        1.059ns  (logic 0.470ns (44.398%)  route 0.589ns (55.603%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    0.220ns = ( 33.553 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.538    33.553    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297    33.850 r  reg_file/file_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.171    34.021    rd1_w[3]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.028    34.049 r  rd1_w_inst__27/O
                         net (fo=17, routed)          0.292    34.341    A[3]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.028    34.369 r  PC_next_inferred__0_i_25/O
                         net (fo=1, routed)           0.000    34.369    PC_next_inferred__0_i_25_n_1
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049    34.418 r  PC_next_inferred__0_i_17/O[3]
                         net (fo=1, routed)           0.126    34.543    PC_next_inferred__0_i_17_n_5
    SLICE_X50Y60         LUT6 (Prop_lut6_I4_O)        0.068    34.611 r  PC_next_inferred__0_i_8/O
                         net (fo=1, routed)           0.000    34.611    PC_next[3]
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.293    -0.181    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
                         clock pessimism              0.125    -0.056    
                         clock uncertainty            0.303     0.248    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.137     0.385    PC_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                          34.611    
  -------------------------------------------------------------------
                         slack                                 34.227    

Slack (MET) :             34.247ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        1.060ns  (logic 0.564ns (53.220%)  route 0.496ns (46.780%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    0.220ns = ( 33.553 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.538    33.553    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.301    33.854 r  reg_file/file_reg_r1_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.162    34.016    rd1_w[2]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.076    34.092 r  rd1_w_inst__28/O
                         net (fo=19, routed)          0.196    34.288    A[2]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.069    34.357 r  PC_next_inferred__0_i_26/O
                         net (fo=1, routed)           0.000    34.357    PC_next_inferred__0_i_26_n_1
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    34.408 r  PC_next_inferred__0_i_17/O[2]
                         net (fo=1, routed)           0.138    34.546    PC_next_inferred__0_i_17_n_6
    SLICE_X52Y60         LUT6 (Prop_lut6_I4_O)        0.067    34.613 r  PC_next_inferred__0_i_9/O
                         net (fo=1, routed)           0.000    34.613    PC_next[2]
    SLICE_X52Y60         FDRE                                         r  PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.301    -0.172    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[2]/C
                         clock pessimism              0.125    -0.048    
                         clock uncertainty            0.303     0.256    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.110     0.366    PC_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                          34.613    
  -------------------------------------------------------------------
                         slack                                 34.247    

Slack (MET) :             34.279ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r1_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            PC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        1.111ns  (logic 0.586ns (52.734%)  route 0.525ns (47.266%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    0.220ns = ( 33.553 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.538    33.553    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.374    33.927 r  reg_file/file_reg_r1_0_31_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.234    34.161    rd1_w[1]
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.029    34.190 r  rd1_w_inst__29/O
                         net (fo=22, routed)          0.193    34.383    A[1]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.068    34.451 r  PC_next_inferred__0_i_27/O
                         net (fo=1, routed)           0.000    34.451    PC_next_inferred__0_i_27_n_1
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049    34.500 r  PC_next_inferred__0_i_17/O[1]
                         net (fo=1, routed)           0.098    34.598    PC_next_inferred__0_i_17_n_7
    SLICE_X50Y60         LUT6 (Prop_lut6_I4_O)        0.066    34.664 r  PC_next_inferred__0_i_10/O
                         net (fo=1, routed)           0.000    34.664    PC_next[1]
    SLICE_X50Y60         FDRE                                         r  PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.910    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.123    -2.213 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.781    -1.432    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.402 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.892    -0.510    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.036    -0.474 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.293    -0.181    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[1]/C
                         clock pessimism              0.125    -0.056    
                         clock uncertainty            0.303     0.248    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.137     0.385    PC_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                          34.664    
  -------------------------------------------------------------------
                         slack                                 34.279    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.553ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.956ns (19.733%)  route 3.889ns (80.267%))
  Logic Levels:           5  (LUT1=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 15.623 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.611     1.624    immgenout_inferred_i_35_n_1
    SLICE_X53Y63         LUT4 (Prop_lut4_I1_O)        0.170     1.794 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          0.859     2.653    MemtoReg
    SLICE_X45Y61         LUT1 (Prop_lut1_I0_O)        0.053     2.706 r  MemRead_inst/O
                         net (fo=1, routed)           0.462     3.168    MemRead
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.064     3.232 r  ram0_i_2/O
                         net (fo=2, routed)           0.270     3.502    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    15.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    15.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    15.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    14.848    
                         clock uncertainty           -0.303    14.545    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.490    14.055    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                 10.553    

Slack (MET) :             10.644ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.956ns (19.733%)  route 3.889ns (80.267%))
  Logic Levels:           5  (LUT1=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 15.714 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.611     1.624    immgenout_inferred_i_35_n_1
    SLICE_X53Y63         LUT4 (Prop_lut4_I1_O)        0.170     1.794 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          0.859     2.653    MemtoReg
    SLICE_X45Y61         LUT1 (Prop_lut1_I0_O)        0.053     2.706 r  MemRead_inst/O
                         net (fo=1, routed)           0.462     3.168    MemRead
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.064     3.232 r  ram0_i_2/O
                         net (fo=2, routed)           0.270     3.502    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    15.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    15.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.472    15.714    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    14.939    
                         clock uncertainty           -0.303    14.636    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.490    14.146    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                 10.644    

Slack (MET) :             11.078ns  (required time - arrival time)
  Source:                 PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.505ns (12.474%)  route 3.543ns (87.526%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 15.623 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.574    -1.320    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.386    -0.934 r  PC_reg[5]/Q
                         net (fo=38, routed)          1.007     0.073    PC[5]
    SLICE_X53Y63         LUT5 (Prop_lut5_I2_O)        0.053     0.126 r  q1_inferred_i_12/O
                         net (fo=38, routed)          1.927     2.053    reg_file/file_reg_r2_0_31_24_29/ADDRA0
    SLICE_X46Y64         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.066     2.119 r  reg_file/file_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           0.609     2.728    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[24]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    15.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    15.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    15.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    14.848    
                         clock uncertainty           -0.303    14.545    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.739    13.806    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 11.078    

Slack (MET) :             11.085ns  (required time - arrival time)
  Source:                 PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.507ns (12.557%)  route 3.531ns (87.443%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 15.623 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.574    -1.320    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.386    -0.934 r  PC_reg[5]/Q
                         net (fo=38, routed)          1.007     0.073    PC[5]
    SLICE_X53Y63         LUT5 (Prop_lut5_I2_O)        0.053     0.126 r  q1_inferred_i_12/O
                         net (fo=38, routed)          1.924     2.050    reg_file/file_reg_r2_0_31_24_29/ADDRB0
    SLICE_X46Y64         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.068     2.118 r  reg_file/file_reg_r2_0_31_24_29/RAMB/O
                         net (fo=2, routed)           0.599     2.717    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[26]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    15.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    15.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    15.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    14.848    
                         clock uncertainty           -0.303    14.545    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.743    13.802    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                 11.085    

Slack (MET) :             11.117ns  (required time - arrival time)
  Source:                 PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.492ns (11.930%)  route 3.632ns (88.070%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 15.623 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.574    -1.320    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.386    -0.934 r  PC_reg[5]/Q
                         net (fo=38, routed)          1.007     0.073    PC[5]
    SLICE_X53Y63         LUT5 (Prop_lut5_I2_O)        0.053     0.126 r  q1_inferred_i_12/O
                         net (fo=38, routed)          1.927     2.053    reg_file/file_reg_r2_0_31_24_29/ADDRA0
    SLICE_X46Y64         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.053     2.106 r  reg_file/file_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=2, routed)           0.697     2.804    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[25]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    15.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    15.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    15.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    14.848    
                         clock uncertainty           -0.303    14.545    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.624    13.921    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                          -2.804    
  -------------------------------------------------------------------
                         slack                                 11.117    

Slack (MET) :             11.143ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.842ns (20.158%)  route 3.335ns (79.842%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 15.623 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.605     1.618    immgenout_inferred_i_35_n_1
    SLICE_X51Y63         LUT4 (Prop_lut4_I1_O)        0.173     1.791 r  MemWrite_inferred_i_1/O
                         net (fo=5, routed)           1.044     2.834    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    15.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    15.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    15.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    14.848    
                         clock uncertainty           -0.303    14.545    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.568    13.977    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.977    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                 11.143    

Slack (MET) :             11.143ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.842ns (20.158%)  route 3.335ns (79.842%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 15.623 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.605     1.618    immgenout_inferred_i_35_n_1
    SLICE_X51Y63         LUT4 (Prop_lut4_I1_O)        0.173     1.791 r  MemWrite_inferred_i_1/O
                         net (fo=5, routed)           1.044     2.834    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    15.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    15.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    15.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    14.848    
                         clock uncertainty           -0.303    14.545    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.568    13.977    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.977    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                 11.143    

Slack (MET) :             11.242ns  (required time - arrival time)
  Source:                 PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.492ns (12.301%)  route 3.508ns (87.699%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 15.623 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.574    -1.320    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.386    -0.934 r  PC_reg[5]/Q
                         net (fo=38, routed)          1.007     0.073    PC[5]
    SLICE_X53Y63         LUT5 (Prop_lut5_I2_O)        0.053     0.126 r  q1_inferred_i_12/O
                         net (fo=38, routed)          1.924     2.050    reg_file/file_reg_r2_0_31_24_29/ADDRB0
    SLICE_X46Y64         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.053     2.103 r  reg_file/file_reg_r2_0_31_24_29/RAMB_D1/O
                         net (fo=2, routed)           0.576     2.679    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[27]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    15.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    15.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    15.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    14.848    
                         clock uncertainty           -0.303    14.545    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.624    13.921    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 11.242    

Slack (MET) :             11.243ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.842ns (20.205%)  route 3.325ns (79.795%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 15.714 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.605     1.618    immgenout_inferred_i_35_n_1
    SLICE_X51Y63         LUT4 (Prop_lut4_I1_O)        0.173     1.791 r  MemWrite_inferred_i_1/O
                         net (fo=5, routed)           1.034     2.825    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    15.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    15.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.472    15.714    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    14.939    
                         clock uncertainty           -0.303    14.636    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.568    14.068    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                 11.243    

Slack (MET) :             11.247ns  (required time - arrival time)
  Source:                 PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.492ns (12.042%)  route 3.594ns (87.958%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 15.714 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.574    -1.320    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.386    -0.934 r  PC_reg[5]/Q
                         net (fo=38, routed)          1.007     0.073    PC[5]
    SLICE_X53Y63         LUT5 (Prop_lut5_I2_O)        0.053     0.126 r  q1_inferred_i_12/O
                         net (fo=38, routed)          1.746     1.872    reg_file/file_reg_r2_0_31_12_17/ADDRA0
    SLICE_X46Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.053     1.925 r  reg_file/file_reg_r2_0_31_12_17/RAMA_D1/O
                         net (fo=2, routed)           0.840     2.765    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    17.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    18.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    11.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    13.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    13.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    15.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    15.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.472    15.714    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    14.939    
                         clock uncertainty           -0.303    14.636    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.624    14.012    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.012    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                 11.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.259ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.845ns  (logic 0.259ns (30.652%)  route 0.586ns (69.348%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 49.596 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    49.323    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    49.352 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.244    49.596    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.159    49.755 f  PC_reg[6]/Q
                         net (fo=38, routed)          0.244    49.999    PC[6]
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.030    50.029 r  q1_inferred_i_8/O
                         net (fo=37, routed)          0.166    50.195    reg_file/file_reg_r2_0_31_0_5/ADDRC4
    SLICE_X48Y61         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.070    50.265 r  reg_file/file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.176    50.440    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.256    17.182    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.182    
                         arrival time                          50.440    
  -------------------------------------------------------------------
                         slack                                 33.259    

Slack (MET) :             33.287ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.873ns  (logic 0.214ns (24.510%)  route 0.659ns (75.490%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 49.596 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    49.323    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    49.352 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.244    49.596    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.159    49.755 f  PC_reg[6]/Q
                         net (fo=38, routed)          0.244    49.999    PC[6]
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.028    50.027 r  q1_inferred_i_10/O
                         net (fo=37, routed)          0.296    50.322    reg_file/file_reg_r2_0_31_6_11/ADDRA2
    SLICE_X46Y61         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.027    50.349 r  reg_file/file_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.119    50.469    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.256    17.182    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.182    
                         arrival time                          50.469    
  -------------------------------------------------------------------
                         slack                                 33.287    

Slack (MET) :             33.292ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.918ns  (logic 0.215ns (23.428%)  route 0.703ns (76.572%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 49.596 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    49.323    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    49.352 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.244    49.596    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.159    49.755 f  PC_reg[6]/Q
                         net (fo=38, routed)          0.244    49.999    PC[6]
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.028    50.027 r  q1_inferred_i_10/O
                         net (fo=37, routed)          0.296    50.322    reg_file/file_reg_r2_0_31_6_11/ADDRB2
    SLICE_X46Y61         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.028    50.350 r  reg_file/file_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=2, routed)           0.163    50.513    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    17.222    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.222    
                         arrival time                          50.513    
  -------------------------------------------------------------------
                         slack                                 33.292    

Slack (MET) :             33.333ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.959ns  (logic 0.258ns (26.914%)  route 0.701ns (73.086%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 49.596 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    49.323    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    49.352 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.244    49.596    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.159    49.755 f  PC_reg[6]/Q
                         net (fo=38, routed)          0.244    49.999    PC[6]
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.030    50.029 r  q1_inferred_i_8/O
                         net (fo=37, routed)          0.235    50.264    reg_file/file_reg_r2_0_31_6_11/ADDRC4
    SLICE_X46Y61         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.069    50.333 r  reg_file/file_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=2, routed)           0.221    50.554    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296    17.222    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.222    
                         arrival time                          50.554    
  -------------------------------------------------------------------
                         slack                                 33.333    

Slack (MET) :             33.342ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.968ns  (logic 0.258ns (26.650%)  route 0.710ns (73.350%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 49.596 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    49.323    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    49.352 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.244    49.596    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.159    49.755 f  PC_reg[6]/Q
                         net (fo=38, routed)          0.244    49.999    PC[6]
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.030    50.029 r  q1_inferred_i_8/O
                         net (fo=37, routed)          0.166    50.195    reg_file/file_reg_r2_0_31_0_5/ADDRC4
    SLICE_X48Y61         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.069    50.264 r  reg_file/file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.300    50.564    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296    17.222    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.222    
                         arrival time                          50.564    
  -------------------------------------------------------------------
                         slack                                 33.342    

Slack (MET) :             33.347ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.973ns  (logic 0.215ns (22.087%)  route 0.758ns (77.914%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 49.596 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    49.323    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    49.352 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.244    49.596    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.159    49.755 f  PC_reg[6]/Q
                         net (fo=38, routed)          0.249    50.004    PC[6]
    SLICE_X52Y61         LUT5 (Prop_lut5_I0_O)        0.028    50.032 r  q1_inferred_i_11/O
                         net (fo=37, routed)          0.274    50.306    reg_file/file_reg_r2_0_31_0_5/ADDRB1
    SLICE_X48Y61         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.028    50.334 r  reg_file/file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.235    50.569    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    17.222    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.222    
                         arrival time                          50.569    
  -------------------------------------------------------------------
                         slack                                 33.347    

Slack (MET) :             33.359ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.945ns  (logic 0.259ns (27.418%)  route 0.686ns (72.582%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 49.596 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    49.323    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    49.352 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.244    49.596    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.159    49.755 f  PC_reg[6]/Q
                         net (fo=38, routed)          0.244    49.999    PC[6]
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.030    50.029 r  q1_inferred_i_8/O
                         net (fo=37, routed)          0.235    50.264    reg_file/file_reg_r2_0_31_6_11/ADDRC4
    SLICE_X46Y61         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.070    50.334 r  reg_file/file_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.206    50.540    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.256    17.182    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.182    
                         arrival time                          50.540    
  -------------------------------------------------------------------
                         slack                                 33.359    

Slack (MET) :             33.362ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.988ns  (logic 0.258ns (26.115%)  route 0.730ns (73.885%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 49.596 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    49.323    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    49.352 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.244    49.596    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.159    49.755 f  PC_reg[6]/Q
                         net (fo=38, routed)          0.244    49.999    PC[6]
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.030    50.029 r  q1_inferred_i_8/O
                         net (fo=37, routed)          0.230    50.258    reg_file/file_reg_r2_0_31_0_5/ADDRA4
    SLICE_X48Y61         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.069    50.327 r  reg_file/file_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.256    50.583    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    17.222    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.222    
                         arrival time                          50.583    
  -------------------------------------------------------------------
                         slack                                 33.362    

Slack (MET) :             33.382ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.008ns  (logic 0.215ns (21.332%)  route 0.793ns (78.668%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 49.596 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    49.323    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    49.352 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.244    49.596    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.159    49.755 f  PC_reg[6]/Q
                         net (fo=38, routed)          0.244    49.999    PC[6]
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.028    50.027 r  q1_inferred_i_10/O
                         net (fo=37, routed)          0.296    50.322    reg_file/file_reg_r2_0_31_6_11/ADDRA2
    SLICE_X46Y61         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.028    50.350 r  reg_file/file_reg_r2_0_31_6_11/RAMA_D1/O
                         net (fo=2, routed)           0.253    50.603    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296    17.222    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.222    
                         arrival time                          50.603    
  -------------------------------------------------------------------
                         slack                                 33.382    

Slack (MET) :             33.398ns  (arrival time - required time)
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -33.333ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.024ns  (logic 0.258ns (25.193%)  route 0.766ns (74.807%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.404ns = ( 49.596 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    50.109 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    50.612    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    47.912 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.720    48.632    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.658 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           0.665    49.323    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.029    49.352 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.244    49.596    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.159    49.755 f  PC_reg[6]/Q
                         net (fo=38, routed)          0.244    49.999    PC[6]
    SLICE_X52Y61         LUT5 (Prop_lut5_I4_O)        0.030    50.029 r  q1_inferred_i_8/O
                         net (fo=37, routed)          0.357    50.386    reg_file/file_reg_r2_0_31_12_17/ADDRB4
    SLICE_X46Y63         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.069    50.455 r  reg_file/file_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=2, routed)           0.164    50.620    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296    17.222    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.222    
                         arrival time                          50.620    
  -------------------------------------------------------------------
                         slack                                 33.398    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       16.793ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.434ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r2_0_31_30_31/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        1.684ns  (logic 0.859ns (51.018%)  route 0.825ns (48.982%))
  Logic Levels:           0  
  Clock Path Skew:        -2.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 65.623 - 66.667 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 33.688 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.384    33.688    reg_file/file_reg_r2_0_31_30_31/WCLK
    SLICE_X50Y62         RAMD32                                       r  reg_file/file_reg_r2_0_31_30_31/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.547 r  reg_file/file_reg_r2_0_31_30_31/RAMA/O
                         net (fo=2, routed)           0.825    35.372    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[30]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    65.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    64.848    
                         clock uncertainty           -0.303    64.545    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.739    63.806    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.806    
                         arrival time                         -35.372    
  -------------------------------------------------------------------
                         slack                                 28.434    

Slack (MET) :             28.648ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r2_0_31_12_17/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        1.678ns  (logic 0.838ns (49.931%)  route 0.840ns (50.069%))
  Logic Levels:           0  
  Clock Path Skew:        -2.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 65.714 - 66.667 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 33.686 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.382    33.686    reg_file/file_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y63         RAMD32                                       r  reg_file/file_reg_r2_0_31_12_17/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.838    34.524 r  reg_file/file_reg_r2_0_31_12_17/RAMA_D1/O
                         net (fo=2, routed)           0.840    35.364    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.472    65.714    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    64.939    
                         clock uncertainty           -0.303    64.636    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.624    64.012    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         64.012    
                         arrival time                         -35.364    
  -------------------------------------------------------------------
                         slack                                 28.648    

Slack (MET) :             28.651ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r2_0_31_24_29/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        1.465ns  (logic 0.866ns (59.117%)  route 0.599ns (40.883%))
  Logic Levels:           0  
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 65.623 - 66.667 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 33.686 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.382    33.686    reg_file/file_reg_r2_0_31_24_29/WCLK
    SLICE_X46Y64         RAMD32                                       r  reg_file/file_reg_r2_0_31_24_29/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.866    34.552 r  reg_file/file_reg_r2_0_31_24_29/RAMB/O
                         net (fo=2, routed)           0.599    35.151    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[26]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    65.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    64.848    
                         clock uncertainty           -0.303    64.545    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.743    63.802    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.802    
                         arrival time                         -35.151    
  -------------------------------------------------------------------
                         slack                                 28.651    

Slack (MET) :             28.652ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r2_0_31_24_29/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        1.468ns  (logic 0.859ns (58.524%)  route 0.609ns (41.476%))
  Logic Levels:           0  
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 65.623 - 66.667 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 33.686 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.382    33.686    reg_file/file_reg_r2_0_31_24_29/WCLK
    SLICE_X46Y64         RAMD32                                       r  reg_file/file_reg_r2_0_31_24_29/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.545 r  reg_file/file_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           0.609    35.154    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[24]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    65.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    64.848    
                         clock uncertainty           -0.303    64.545    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.739    63.806    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.806    
                         arrival time                         -35.154    
  -------------------------------------------------------------------
                         slack                                 28.652    

Slack (MET) :             28.691ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r2_0_31_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        1.434ns  (logic 0.855ns (59.619%)  route 0.579ns (40.381%))
  Logic Levels:           0  
  Clock Path Skew:        -2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 65.623 - 66.667 ) 
    Source Clock Delay      (SCD):    0.352ns = ( 33.685 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.381    33.685    reg_file/file_reg_r2_0_31_18_23/WCLK
    SLICE_X46Y65         RAMD32                                       r  reg_file/file_reg_r2_0_31_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.855    34.540 r  reg_file/file_reg_r2_0_31_18_23/RAMC/O
                         net (fo=2, routed)           0.579    35.119    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[22]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    65.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    64.848    
                         clock uncertainty           -0.303    64.545    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.735    63.810    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.810    
                         arrival time                         -35.119    
  -------------------------------------------------------------------
                         slack                                 28.691    

Slack (MET) :             28.692ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r2_0_31_30_31/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        1.541ns  (logic 0.838ns (54.369%)  route 0.703ns (45.631%))
  Logic Levels:           0  
  Clock Path Skew:        -2.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 65.623 - 66.667 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 33.688 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.384    33.688    reg_file/file_reg_r2_0_31_30_31/WCLK
    SLICE_X50Y62         RAMD32                                       r  reg_file/file_reg_r2_0_31_30_31/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.838    34.526 r  reg_file/file_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=2, routed)           0.703    35.229    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[31]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    65.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    64.848    
                         clock uncertainty           -0.303    64.545    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.624    63.921    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.921    
                         arrival time                         -35.229    
  -------------------------------------------------------------------
                         slack                                 28.692    

Slack (MET) :             28.699ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r2_0_31_24_29/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        1.535ns  (logic 0.838ns (54.577%)  route 0.697ns (45.423%))
  Logic Levels:           0  
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 65.623 - 66.667 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 33.686 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.382    33.686    reg_file/file_reg_r2_0_31_24_29/WCLK
    SLICE_X46Y64         RAMD32                                       r  reg_file/file_reg_r2_0_31_24_29/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.838    34.524 r  reg_file/file_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=2, routed)           0.697    35.221    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[25]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    65.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    64.848    
                         clock uncertainty           -0.303    64.545    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.624    63.921    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.921    
                         arrival time                         -35.221    
  -------------------------------------------------------------------
                         slack                                 28.699    

Slack (MET) :             28.704ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r2_0_31_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        1.419ns  (logic 0.855ns (60.235%)  route 0.564ns (39.765%))
  Logic Levels:           0  
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 65.623 - 66.667 ) 
    Source Clock Delay      (SCD):    0.353ns = ( 33.686 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.382    33.686    reg_file/file_reg_r2_0_31_24_29/WCLK
    SLICE_X46Y64         RAMD32                                       r  reg_file/file_reg_r2_0_31_24_29/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.855    34.541 r  reg_file/file_reg_r2_0_31_24_29/RAMC/O
                         net (fo=2, routed)           0.564    35.105    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[28]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    65.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.775    64.848    
                         clock uncertainty           -0.303    64.545    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.735    63.810    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.810    
                         arrival time                         -35.105    
  -------------------------------------------------------------------
                         slack                                 28.704    

Slack (MET) :             28.735ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r2_0_31_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        1.469ns  (logic 0.866ns (58.935%)  route 0.603ns (41.065%))
  Logic Levels:           0  
  Clock Path Skew:        -2.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 65.714 - 66.667 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 33.688 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.384    33.688    reg_file/file_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.866    34.554 r  reg_file/file_reg_r2_0_31_6_11/RAMB/O
                         net (fo=2, routed)           0.603    35.157    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.472    65.714    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    64.939    
                         clock uncertainty           -0.303    64.636    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.743    63.893    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.893    
                         arrival time                         -35.157    
  -------------------------------------------------------------------
                         slack                                 28.735    

Slack (MET) :             28.736ns  (required time - arrival time)
  Source:                 reg_file/file_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        1.472ns  (logic 0.859ns (58.359%)  route 0.613ns (41.641%))
  Logic Levels:           0  
  Clock Path Skew:        -2.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 65.714 - 66.667 ) 
    Source Clock Delay      (SCD):    0.356ns = ( 33.689 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.385    33.689    reg_file/file_reg_r2_0_31_0_5/WCLK
    SLICE_X48Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.859    34.548 r  reg_file/file_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.613    35.161    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.472    65.714    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.775    64.939    
                         clock uncertainty           -0.303    64.636    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.739    63.897    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         63.897    
                         arrival time                         -35.161    
  -------------------------------------------------------------------
                         slack                                 28.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.793ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r2_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.461ns  (logic 0.297ns (64.358%)  route 0.164ns (35.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    0.220ns = ( 33.553 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.538    33.553    reg_file/file_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y63         RAMD32                                       r  reg_file/file_reg_r2_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297    33.850 r  reg_file/file_reg_r2_0_31_12_17/RAMB_D1/O
                         net (fo=2, routed)           0.164    34.014    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296    17.222    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.222    
                         arrival time                          34.014    
  -------------------------------------------------------------------
                         slack                                 16.793    

Slack (MET) :             16.793ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r2_0_31_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.460ns  (logic 0.297ns (64.586%)  route 0.163ns (35.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    0.222ns = ( 33.555 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.540    33.555    reg_file/file_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297    33.852 r  reg_file/file_reg_r2_0_31_6_11/RAMB_D1/O
                         net (fo=2, routed)           0.163    34.015    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    17.222    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.222    
                         arrival time                          34.015    
  -------------------------------------------------------------------
                         slack                                 16.793    

Slack (MET) :             16.845ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r2_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.472ns  (logic 0.296ns (62.737%)  route 0.176ns (37.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    0.222ns = ( 33.555 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.540    33.555    reg_file/file_reg_r2_0_31_0_5/WCLK
    SLICE_X48Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296    33.851 r  reg_file/file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.176    34.027    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.256    17.182    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.182    
                         arrival time                          34.027    
  -------------------------------------------------------------------
                         slack                                 16.845    

Slack (MET) :             16.848ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r2_0_31_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.515ns  (logic 0.294ns (57.084%)  route 0.221ns (42.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    0.222ns = ( 33.555 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.540    33.555    reg_file/file_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294    33.849 r  reg_file/file_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=2, routed)           0.221    34.070    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296    17.222    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.222    
                         arrival time                          34.070    
  -------------------------------------------------------------------
                         slack                                 16.848    

Slack (MET) :             16.866ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r2_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.532ns  (logic 0.297ns (55.812%)  route 0.235ns (44.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    0.222ns = ( 33.555 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.540    33.555    reg_file/file_reg_r2_0_31_0_5/WCLK
    SLICE_X48Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297    33.852 r  reg_file/file_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.235    34.087    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    17.222    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.222    
                         arrival time                          34.087    
  -------------------------------------------------------------------
                         slack                                 16.866    

Slack (MET) :             16.875ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r2_0_31_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.502ns  (logic 0.296ns (58.956%)  route 0.206ns (41.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    0.222ns = ( 33.555 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.540    33.555    reg_file/file_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296    33.851 r  reg_file/file_reg_r2_0_31_6_11/RAMC/O
                         net (fo=2, routed)           0.206    34.057    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.256    17.182    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.182    
                         arrival time                          34.057    
  -------------------------------------------------------------------
                         slack                                 16.875    

Slack (MET) :             16.878ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r2_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.504ns  (logic 0.385ns (76.350%)  route 0.119ns (23.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    0.222ns = ( 33.555 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.540    33.555    reg_file/file_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.385    33.940 r  reg_file/file_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.119    34.059    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.256    17.182    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.182    
                         arrival time                          34.059    
  -------------------------------------------------------------------
                         slack                                 16.878    

Slack (MET) :             16.884ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r2_0_31_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.510ns  (logic 0.301ns (59.077%)  route 0.209ns (40.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    0.220ns = ( 33.553 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.538    33.553    reg_file/file_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y63         RAMD32                                       r  reg_file/file_reg_r2_0_31_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.301    33.854 r  reg_file/file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.209    34.062    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.253    17.179    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.179    
                         arrival time                          34.062    
  -------------------------------------------------------------------
                         slack                                 16.884    

Slack (MET) :             16.909ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r2_0_31_12_17/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.508ns  (logic 0.294ns (57.829%)  route 0.214ns (42.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns = ( 16.428 - 16.667 ) 
    Source Clock Delay      (SCD):    0.220ns = ( 33.553 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.538    33.553    reg_file/file_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y63         RAMD32                                       r  reg_file/file_reg_r2_0_31_12_17/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294    33.847 r  reg_file/file_reg_r2_0_31_12_17/RAMC_D1/O
                         net (fo=2, routed)           0.214    34.061    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[17]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.236    16.428    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.125    16.553    
                         clock uncertainty            0.303    16.857    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    17.153    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.153    
                         arrival time                          34.061    
  -------------------------------------------------------------------
                         slack                                 16.909    

Slack (MET) :             16.927ns  (arrival time - required time)
  Source:                 reg_file/file_reg_r2_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Destination:            ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (clk_out2_clk_wiz_0 rise@16.667ns - clk_out3_clk_wiz_0 rise@33.333ns)
  Data Path Delay:        0.594ns  (logic 0.294ns (49.500%)  route 0.300ns (50.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns = ( 16.497 - 16.667 ) 
    Source Clock Delay      (SCD):    0.222ns = ( 33.555 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.109    33.442 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503    33.945    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    31.245 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.720    31.965    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    31.991 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           0.724    32.715    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.028    32.743 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.245    32.989    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    33.015 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          0.540    33.555    reg_file/file_reg_r2_0_31_0_5/WCLK
    SLICE_X48Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.294    33.849 r  reg_file/file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=2, routed)           0.300    34.149    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.357    17.024 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    17.577    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.123    14.454 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.781    15.235    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    15.265 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.893    16.157    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.035    16.192 r  ram0_i_1/O
                         net (fo=2, routed)           0.305    16.497    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.125    16.622    
                         clock uncertainty            0.303    16.926    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296    17.222    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -17.222    
                         arrival time                          34.149    
  -------------------------------------------------------------------
                         slack                                 16.927    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.467ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 0.892ns (15.901%)  route 4.718ns (84.099%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 33.941 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.611     1.624    immgenout_inferred_i_35_n_1
    SLICE_X53Y63         LUT4 (Prop_lut4_I1_O)        0.170     1.794 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.869     3.663    MemtoReg
    SLICE_X43Y65         LUT5 (Prop_lut5_I2_O)        0.053     3.716 r  wd_inferred_i_12/O
                         net (fo=2, routed)           0.551     4.267    reg_file/file_reg_r1_0_31_18_23/DIB0
    SLICE_X42Y65         RAMD32                                       r  reg_file/file_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.266    33.941    reg_file/file_reg_r1_0_31_18_23/WCLK
    SLICE_X42Y65         RAMD32                                       r  reg_file/file_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.775    33.166    
                         clock uncertainty           -0.303    32.863    
    SLICE_X42Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.129    32.734    reg_file/file_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 28.467    

Slack (MET) :             28.620ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 0.892ns (16.337%)  route 4.568ns (83.663%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        1.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.612ns = ( 33.945 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.611     1.624    immgenout_inferred_i_35_n_1
    SLICE_X53Y63         LUT4 (Prop_lut4_I1_O)        0.170     1.794 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.869     3.663    MemtoReg
    SLICE_X43Y65         LUT5 (Prop_lut5_I2_O)        0.053     3.716 r  wd_inferred_i_12/O
                         net (fo=2, routed)           0.401     4.117    reg_file/file_reg_r2_0_31_18_23/DIB0
    SLICE_X46Y65         RAMD32                                       r  reg_file/file_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.270    33.945    reg_file/file_reg_r2_0_31_18_23/WCLK
    SLICE_X46Y65         RAMD32                                       r  reg_file/file_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.775    33.170    
                         clock uncertainty           -0.303    32.867    
    SLICE_X46Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.129    32.738    reg_file/file_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         32.738    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                 28.620    

Slack (MET) :             28.713ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.892ns (16.709%)  route 4.446ns (83.291%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        1.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 33.946 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.611     1.624    immgenout_inferred_i_35_n_1
    SLICE_X53Y63         LUT4 (Prop_lut4_I1_O)        0.170     1.794 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.450     3.244    MemtoReg
    SLICE_X44Y64         LUT5 (Prop_lut5_I2_O)        0.053     3.297 r  wd_inferred_i_5/O
                         net (fo=2, routed)           0.699     3.996    reg_file/file_reg_r2_0_31_24_29/DIB1
    SLICE_X46Y64         RAMD32                                       r  reg_file/file_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.271    33.946    reg_file/file_reg_r2_0_31_24_29/WCLK
    SLICE_X46Y64         RAMD32                                       r  reg_file/file_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.775    33.171    
                         clock uncertainty           -0.303    32.868    
    SLICE_X46Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159    32.709    reg_file/file_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.709    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 28.713    

Slack (MET) :             28.753ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.892ns (16.860%)  route 4.399ns (83.140%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        1.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.612ns = ( 33.945 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.611     1.624    immgenout_inferred_i_35_n_1
    SLICE_X53Y63         LUT4 (Prop_lut4_I1_O)        0.170     1.794 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.716     3.510    MemtoReg
    SLICE_X43Y65         LUT5 (Prop_lut5_I2_O)        0.053     3.563 r  wd_inferred_i_13/O
                         net (fo=2, routed)           0.385     3.948    reg_file/file_reg_r2_0_31_18_23/DIA1
    SLICE_X46Y65         RAMD32                                       r  reg_file/file_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.270    33.945    reg_file/file_reg_r2_0_31_18_23/WCLK
    SLICE_X46Y65         RAMD32                                       r  reg_file/file_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.775    33.170    
                         clock uncertainty           -0.303    32.867    
    SLICE_X46Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.166    32.701    reg_file/file_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.701    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                 28.753    

Slack (MET) :             28.759ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 0.892ns (16.894%)  route 4.388ns (83.106%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 33.941 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.611     1.624    immgenout_inferred_i_35_n_1
    SLICE_X53Y63         LUT4 (Prop_lut4_I1_O)        0.170     1.794 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.716     3.510    MemtoReg
    SLICE_X43Y65         LUT5 (Prop_lut5_I2_O)        0.053     3.563 r  wd_inferred_i_13/O
                         net (fo=2, routed)           0.374     3.937    reg_file/file_reg_r1_0_31_18_23/DIA1
    SLICE_X42Y65         RAMD32                                       r  reg_file/file_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.266    33.941    reg_file/file_reg_r1_0_31_18_23/WCLK
    SLICE_X42Y65         RAMD32                                       r  reg_file/file_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.775    33.166    
                         clock uncertainty           -0.303    32.863    
    SLICE_X42Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.166    32.697    reg_file/file_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.697    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                 28.759    

Slack (MET) :             28.765ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 0.892ns (16.725%)  route 4.441ns (83.275%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 33.947 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.611     1.624    immgenout_inferred_i_35_n_1
    SLICE_X53Y63         LUT4 (Prop_lut4_I1_O)        0.170     1.794 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.329     3.123    MemtoReg
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.053     3.176 r  wd_inferred_i_2/O
                         net (fo=2, routed)           0.815     3.991    reg_file/file_reg_r2_0_31_30_31/DIA0
    SLICE_X50Y62         RAMD32                                       r  reg_file/file_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.272    33.947    reg_file/file_reg_r2_0_31_30_31/WCLK
    SLICE_X50Y62         RAMD32                                       r  reg_file/file_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.775    33.172    
                         clock uncertainty           -0.303    32.869    
    SLICE_X50Y62         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.113    32.756    reg_file/file_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         32.756    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                 28.765    

Slack (MET) :             28.794ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 0.892ns (16.819%)  route 4.411ns (83.181%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        1.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 33.946 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.611     1.624    immgenout_inferred_i_35_n_1
    SLICE_X53Y63         LUT4 (Prop_lut4_I1_O)        0.170     1.794 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.602     3.396    MemtoReg
    SLICE_X44Y66         LUT5 (Prop_lut5_I2_O)        0.053     3.449 r  wd_inferred_i_8/O
                         net (fo=2, routed)           0.512     3.961    reg_file/file_reg_r2_0_31_24_29/DIA0
    SLICE_X46Y64         RAMD32                                       r  reg_file/file_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.271    33.946    reg_file/file_reg_r2_0_31_24_29/WCLK
    SLICE_X46Y64         RAMD32                                       r  reg_file/file_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.775    33.171    
                         clock uncertainty           -0.303    32.868    
    SLICE_X46Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.113    32.755    reg_file/file_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         32.755    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                 28.794    

Slack (MET) :             28.804ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.892ns (17.065%)  route 4.335ns (82.935%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 33.941 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.611     1.624    immgenout_inferred_i_35_n_1
    SLICE_X53Y63         LUT4 (Prop_lut4_I1_O)        0.170     1.794 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.593     3.387    MemtoReg
    SLICE_X43Y64         LUT5 (Prop_lut5_I2_O)        0.053     3.440 r  wd_inferred_i_9/O
                         net (fo=2, routed)           0.444     3.884    reg_file/file_reg_r1_0_31_18_23/DIC1
    SLICE_X42Y65         RAMD32                                       r  reg_file/file_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.266    33.941    reg_file/file_reg_r1_0_31_18_23/WCLK
    SLICE_X42Y65         RAMD32                                       r  reg_file/file_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.775    33.166    
                         clock uncertainty           -0.303    32.863    
    SLICE_X42Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.174    32.689    reg_file/file_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         32.689    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                 28.804    

Slack (MET) :             28.827ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.892ns (17.128%)  route 4.316ns (82.872%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        1.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.612ns = ( 33.945 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.611     1.624    immgenout_inferred_i_35_n_1
    SLICE_X53Y63         LUT4 (Prop_lut4_I1_O)        0.170     1.794 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.593     3.387    MemtoReg
    SLICE_X43Y64         LUT5 (Prop_lut5_I2_O)        0.053     3.440 r  wd_inferred_i_9/O
                         net (fo=2, routed)           0.425     3.865    reg_file/file_reg_r2_0_31_18_23/DIC1
    SLICE_X46Y65         RAMD32                                       r  reg_file/file_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.270    33.945    reg_file/file_reg_r2_0_31_18_23/WCLK
    SLICE_X46Y65         RAMD32                                       r  reg_file/file_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.775    33.170    
                         clock uncertainty           -0.303    32.867    
    SLICE_X46Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.174    32.693    reg_file/file_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         32.693    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                 28.827    

Slack (MET) :             28.843ns  (required time - arrival time)
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.892ns (17.029%)  route 4.346ns (82.971%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        1.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 33.946 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P23                                               0.000     0.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000     0.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.075    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.831    -5.756 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.950    -3.806    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -3.686 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.724    -1.962    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.067    -1.895 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.552    -1.343    PC_reg01_out
    SLICE_X50Y60         FDRE                                         r  PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.425    -0.918 r  PC_reg[3]/Q
                         net (fo=42, routed)          0.926     0.008    PC[3]
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.063     0.071 f  q1_inferred_i_29/O
                         net (fo=10, routed)          0.761     0.832    q1[3]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.181     1.013 f  immgenout_inferred_i_35/O
                         net (fo=8, routed)           0.611     1.624    immgenout_inferred_i_35_n_1
    SLICE_X53Y63         LUT4 (Prop_lut4_I1_O)        0.170     1.794 r  MemRead_inferred_i_1/O
                         net (fo=33, routed)          1.537     3.331    MemtoReg
    SLICE_X45Y66         LUT5 (Prop_lut5_I2_O)        0.053     3.384 r  wd_inferred_i_6/O
                         net (fo=2, routed)           0.511     3.895    reg_file/file_reg_r2_0_31_24_29/DIB0
    SLICE_X46Y64         RAMD32                                       r  reg_file/file_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.271    33.946    reg_file/file_reg_r2_0_31_24_29/WCLK
    SLICE_X46Y64         RAMD32                                       r  reg_file/file_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.775    33.171    
                         clock uncertainty           -0.303    32.868    
    SLICE_X46Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.129    32.739    reg_file/file_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         32.739    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                 28.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.172ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.350ns  (logic 0.383ns (28.375%)  route 0.967ns (71.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 33.687 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 49.048 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.464    49.048    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.341    49.389 r  PC_reg[4]/Q
                         net (fo=40, routed)          0.483    49.871    PC[4]
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.042    49.913 r  q1_inferred_i_22/O
                         net (fo=97, routed)          0.484    50.397    reg_file/file_reg_r1_0_31_0_5/ADDRD3
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.775    34.462    
                         clock uncertainty            0.303    34.765    
    SLICE_X48Y63         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.460    35.225    reg_file/file_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                        -35.225    
                         arrival time                          50.397    
  -------------------------------------------------------------------
                         slack                                 15.172    

Slack (MET) :             15.172ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.350ns  (logic 0.383ns (28.375%)  route 0.967ns (71.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 33.687 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 49.048 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.464    49.048    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.341    49.389 r  PC_reg[4]/Q
                         net (fo=40, routed)          0.483    49.871    PC[4]
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.042    49.913 r  q1_inferred_i_22/O
                         net (fo=97, routed)          0.484    50.397    reg_file/file_reg_r1_0_31_0_5/ADDRD3
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.775    34.462    
                         clock uncertainty            0.303    34.765    
    SLICE_X48Y63         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.460    35.225    reg_file/file_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -35.225    
                         arrival time                          50.397    
  -------------------------------------------------------------------
                         slack                                 15.172    

Slack (MET) :             15.172ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.350ns  (logic 0.383ns (28.375%)  route 0.967ns (71.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 33.687 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 49.048 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.464    49.048    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.341    49.389 r  PC_reg[4]/Q
                         net (fo=40, routed)          0.483    49.871    PC[4]
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.042    49.913 r  q1_inferred_i_22/O
                         net (fo=97, routed)          0.484    50.397    reg_file/file_reg_r1_0_31_0_5/ADDRD3
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.775    34.462    
                         clock uncertainty            0.303    34.765    
    SLICE_X48Y63         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.460    35.225    reg_file/file_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                        -35.225    
                         arrival time                          50.397    
  -------------------------------------------------------------------
                         slack                                 15.172    

Slack (MET) :             15.172ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.350ns  (logic 0.383ns (28.375%)  route 0.967ns (71.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 33.687 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 49.048 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.464    49.048    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.341    49.389 r  PC_reg[4]/Q
                         net (fo=40, routed)          0.483    49.871    PC[4]
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.042    49.913 r  q1_inferred_i_22/O
                         net (fo=97, routed)          0.484    50.397    reg_file/file_reg_r1_0_31_0_5/ADDRD3
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.775    34.462    
                         clock uncertainty            0.303    34.765    
    SLICE_X48Y63         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.460    35.225    reg_file/file_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -35.225    
                         arrival time                          50.397    
  -------------------------------------------------------------------
                         slack                                 15.172    

Slack (MET) :             15.172ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.350ns  (logic 0.383ns (28.375%)  route 0.967ns (71.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 33.687 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 49.048 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.464    49.048    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.341    49.389 r  PC_reg[4]/Q
                         net (fo=40, routed)          0.483    49.871    PC[4]
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.042    49.913 r  q1_inferred_i_22/O
                         net (fo=97, routed)          0.484    50.397    reg_file/file_reg_r1_0_31_0_5/ADDRD3
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.775    34.462    
                         clock uncertainty            0.303    34.765    
    SLICE_X48Y63         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.460    35.225    reg_file/file_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                        -35.225    
                         arrival time                          50.397    
  -------------------------------------------------------------------
                         slack                                 15.172    

Slack (MET) :             15.172ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.350ns  (logic 0.383ns (28.375%)  route 0.967ns (71.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 33.687 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 49.048 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.464    49.048    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.341    49.389 r  PC_reg[4]/Q
                         net (fo=40, routed)          0.483    49.871    PC[4]
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.042    49.913 r  q1_inferred_i_22/O
                         net (fo=97, routed)          0.484    50.397    reg_file/file_reg_r1_0_31_0_5/ADDRD3
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.775    34.462    
                         clock uncertainty            0.303    34.765    
    SLICE_X48Y63         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.460    35.225    reg_file/file_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                        -35.225    
                         arrival time                          50.397    
  -------------------------------------------------------------------
                         slack                                 15.172    

Slack (MET) :             15.172ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.350ns  (logic 0.383ns (28.375%)  route 0.967ns (71.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 33.687 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 49.048 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.464    49.048    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.341    49.389 r  PC_reg[4]/Q
                         net (fo=40, routed)          0.483    49.871    PC[4]
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.042    49.913 r  q1_inferred_i_22/O
                         net (fo=97, routed)          0.484    50.397    reg_file/file_reg_r1_0_31_0_5/ADDRD3
    SLICE_X48Y63         RAMS32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMS32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMD/CLK
                         clock pessimism              0.775    34.462    
                         clock uncertainty            0.303    34.765    
    SLICE_X48Y63         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.460    35.225    reg_file/file_reg_r1_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                        -35.225    
                         arrival time                          50.397    
  -------------------------------------------------------------------
                         slack                                 15.172    

Slack (MET) :             15.172ns  (arrival time - required time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.350ns  (logic 0.383ns (28.375%)  route 0.967ns (71.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 33.687 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 49.048 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.464    49.048    PC_reg01_out
    SLICE_X50Y61         FDRE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.341    49.389 r  PC_reg[4]/Q
                         net (fo=40, routed)          0.483    49.871    PC[4]
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.042    49.913 r  q1_inferred_i_22/O
                         net (fo=97, routed)          0.484    50.397    reg_file/file_reg_r1_0_31_0_5/ADDRD3
    SLICE_X48Y63         RAMS32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMS32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMD_D1/CLK
                         clock pessimism              0.775    34.462    
                         clock uncertainty            0.303    34.765    
    SLICE_X48Y63         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.460    35.225    reg_file/file_reg_r1_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                        -35.225    
                         arrival time                          50.397    
  -------------------------------------------------------------------
                         slack                                 15.172    

Slack (MET) :             15.176ns  (arrival time - required time)
  Source:                 PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_30_31/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.345ns  (logic 0.359ns (26.698%)  route 0.986ns (73.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 33.688 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.490    49.074    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.309    49.383 r  PC_reg[5]/Q
                         net (fo=38, routed)          0.395    49.778    PC[5]
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.050    49.828 r  q1_inferred_i_24/O
                         net (fo=97, routed)          0.591    50.419    reg_file/file_reg_r2_0_31_30_31/ADDRD1
    SLICE_X50Y62         RAMD32                                       r  reg_file/file_reg_r2_0_31_30_31/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.384    33.688    reg_file/file_reg_r2_0_31_30_31/WCLK
    SLICE_X50Y62         RAMD32                                       r  reg_file/file_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.775    34.463    
                         clock uncertainty            0.303    34.766    
    SLICE_X50Y62         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.477    35.243    reg_file/file_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                        -35.243    
                         arrival time                          50.419    
  -------------------------------------------------------------------
                         slack                                 15.176    

Slack (MET) :             15.176ns  (arrival time - required time)
  Source:                 PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.650ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_30_31/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.345ns  (logic 0.359ns (26.698%)  route 0.986ns (73.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 33.688 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.926ns = ( 49.074 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    P23                                               0.000    50.000 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    50.000    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    50.769 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    51.918    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.899    45.019 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    46.874    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    46.987 r  clkWiz/inst/clkout1_buf/O
                         net (fo=1, routed)           1.543    48.530    outclk1
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.054    48.584 r  PC[10]_i_2/O
                         net (fo=11, routed)          0.490    49.074    PC_reg01_out
    SLICE_X52Y60         FDRE                                         r  PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.309    49.383 r  PC_reg[5]/Q
                         net (fo=38, routed)          0.395    49.778    PC[5]
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.050    49.828 r  q1_inferred_i_24/O
                         net (fo=97, routed)          0.591    50.419    reg_file/file_reg_r2_0_31_30_31/ADDRD1
    SLICE_X50Y62         RAMD32                                       r  reg_file/file_reg_r2_0_31_30_31/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.384    33.688    reg_file/file_reg_r2_0_31_30_31/WCLK
    SLICE_X50Y62         RAMD32                                       r  reg_file/file_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.775    34.463    
                         clock uncertainty            0.303    34.766    
    SLICE_X50Y62         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.477    35.243    reg_file/file_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -35.243    
                         arrival time                          50.419    
  -------------------------------------------------------------------
                         slack                                 15.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       32.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.838ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        3.568ns  (logic 2.133ns (59.780%)  route 1.435ns (40.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 33.946 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.364ns = ( 15.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.512 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.742    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.911 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.861    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.981 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.724    14.704    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.053    14.757 r  ram0_i_1/O
                         net (fo=2, routed)           0.545    15.302    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.080    17.382 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.942    18.325    RDwire[3]
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.053    18.378 r  wd_inferred_i_29/O
                         net (fo=2, routed)           0.493    18.870    reg_file/file_reg_r1_0_31_0_5/DIB1
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.271    33.946    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.775    33.171    
                         clock uncertainty           -0.303    32.868    
    SLICE_X48Y63         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159    32.709    reg_file/file_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.709    
                         arrival time                         -18.870    
  -------------------------------------------------------------------
                         slack                                 13.838    

Slack (MET) :             13.852ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        3.539ns  (logic 2.133ns (60.269%)  route 1.406ns (39.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 33.946 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.364ns = ( 15.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.512 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.742    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.911 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.861    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.981 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.724    14.704    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.053    14.757 r  ram0_i_1/O
                         net (fo=2, routed)           0.545    15.302    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.080    17.382 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.720    18.102    RDwire[5]
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.053    18.155 r  wd_inferred_i_27/O
                         net (fo=2, routed)           0.686    18.841    reg_file/file_reg_r1_0_31_0_5/DIC1
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.271    33.946    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.775    33.171    
                         clock uncertainty           -0.303    32.868    
    SLICE_X48Y63         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.174    32.694    reg_file/file_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         32.694    
                         arrival time                         -18.841    
  -------------------------------------------------------------------
                         slack                                 13.852    

Slack (MET) :             13.860ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        3.532ns  (logic 2.133ns (60.386%)  route 1.399ns (39.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 33.947 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.364ns = ( 15.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.512 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.742    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.911 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.861    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.981 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.724    14.704    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.053    14.757 r  ram0_i_1/O
                         net (fo=2, routed)           0.545    15.302    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.080    17.382 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           0.706    18.088    RDwire[11]
    SLICE_X44Y61         LUT5 (Prop_lut5_I1_O)        0.053    18.141 r  wd_inferred_i_21/O
                         net (fo=2, routed)           0.694    18.834    reg_file/file_reg_r1_0_31_6_11/DIC1
    SLICE_X48Y62         RAMD32                                       r  reg_file/file_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.272    33.947    reg_file/file_reg_r1_0_31_6_11/WCLK
    SLICE_X48Y62         RAMD32                                       r  reg_file/file_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.775    33.172    
                         clock uncertainty           -0.303    32.869    
    SLICE_X48Y62         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.174    32.695    reg_file/file_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         32.695    
                         arrival time                         -18.834    
  -------------------------------------------------------------------
                         slack                                 13.860    

Slack (MET) :             13.878ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        3.633ns  (logic 2.133ns (58.706%)  route 1.500ns (41.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 33.946 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.469ns = ( 15.197 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.512 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.742    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.911 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.861    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.981 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.724    14.704    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.053    14.757 r  ram0_i_1/O
                         net (fo=2, routed)           0.440    15.197    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.080    17.277 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           0.801    18.079    RDwire[27]
    SLICE_X44Y64         LUT5 (Prop_lut5_I1_O)        0.053    18.132 r  wd_inferred_i_5/O
                         net (fo=2, routed)           0.699    18.831    reg_file/file_reg_r2_0_31_24_29/DIB1
    SLICE_X46Y64         RAMD32                                       r  reg_file/file_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.271    33.946    reg_file/file_reg_r2_0_31_24_29/WCLK
    SLICE_X46Y64         RAMD32                                       r  reg_file/file_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.775    33.171    
                         clock uncertainty           -0.303    32.868    
    SLICE_X46Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159    32.709    reg_file/file_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.709    
                         arrival time                         -18.831    
  -------------------------------------------------------------------
                         slack                                 13.878    

Slack (MET) :             13.931ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        3.470ns  (logic 2.133ns (61.474%)  route 1.337ns (38.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 33.947 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.364ns = ( 15.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.512 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.742    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.911 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.861    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.981 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.724    14.704    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.053    14.757 r  ram0_i_1/O
                         net (fo=2, routed)           0.545    15.302    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.080    17.382 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           0.844    18.227    RDwire[7]
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.053    18.280 r  wd_inferred_i_25/O
                         net (fo=2, routed)           0.492    18.772    reg_file/file_reg_r1_0_31_6_11/DIA1
    SLICE_X48Y62         RAMD32                                       r  reg_file/file_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.272    33.947    reg_file/file_reg_r1_0_31_6_11/WCLK
    SLICE_X48Y62         RAMD32                                       r  reg_file/file_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.775    33.172    
                         clock uncertainty           -0.303    32.869    
    SLICE_X48Y62         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.166    32.703    reg_file/file_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.703    
                         arrival time                         -18.772    
  -------------------------------------------------------------------
                         slack                                 13.931    

Slack (MET) :             13.935ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        3.622ns  (logic 2.133ns (58.891%)  route 1.489ns (41.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 33.946 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.469ns = ( 15.197 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.512 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.742    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.911 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.861    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.981 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.724    14.704    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.053    14.757 r  ram0_i_1/O
                         net (fo=2, routed)           0.440    15.197    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.080    17.277 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.977    18.254    RDwire[24]
    SLICE_X44Y66         LUT5 (Prop_lut5_I1_O)        0.053    18.307 r  wd_inferred_i_8/O
                         net (fo=2, routed)           0.512    18.819    reg_file/file_reg_r2_0_31_24_29/DIA0
    SLICE_X46Y64         RAMD32                                       r  reg_file/file_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.271    33.946    reg_file/file_reg_r2_0_31_24_29/WCLK
    SLICE_X46Y64         RAMD32                                       r  reg_file/file_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.775    33.171    
                         clock uncertainty           -0.303    32.868    
    SLICE_X46Y64         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.113    32.755    reg_file/file_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         32.755    
                         arrival time                         -18.819    
  -------------------------------------------------------------------
                         slack                                 13.935    

Slack (MET) :             13.939ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        3.497ns  (logic 2.133ns (60.988%)  route 1.364ns (39.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 33.946 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.364ns = ( 15.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.512 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.742    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.911 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.861    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.981 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.724    14.704    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.053    14.757 r  ram0_i_1/O
                         net (fo=2, routed)           0.545    15.302    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.080    17.382 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.990    18.373    RDwire[2]
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.053    18.426 r  wd_inferred_i_30/O
                         net (fo=2, routed)           0.374    18.800    reg_file/file_reg_r1_0_31_0_5/DIB0
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.271    33.946    reg_file/file_reg_r1_0_31_0_5/WCLK
    SLICE_X48Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.775    33.171    
                         clock uncertainty           -0.303    32.868    
    SLICE_X48Y63         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.129    32.739    reg_file/file_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         32.739    
                         arrival time                         -18.800    
  -------------------------------------------------------------------
                         slack                                 13.939    

Slack (MET) :             13.955ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        3.453ns  (logic 2.133ns (61.772%)  route 1.320ns (38.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.615ns = ( 33.948 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.364ns = ( 15.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.512 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.742    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.911 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.861    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.981 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.724    14.704    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.053    14.757 r  ram0_i_1/O
                         net (fo=2, routed)           0.545    15.302    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.080    17.382 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.942    18.325    RDwire[3]
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.053    18.378 r  wd_inferred_i_29/O
                         net (fo=2, routed)           0.378    18.755    reg_file/file_reg_r2_0_31_0_5/DIB1
    SLICE_X48Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.273    33.948    reg_file/file_reg_r2_0_31_0_5/WCLK
    SLICE_X48Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.775    33.173    
                         clock uncertainty           -0.303    32.870    
    SLICE_X48Y61         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159    32.711    reg_file/file_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.711    
                         arrival time                         -18.755    
  -------------------------------------------------------------------
                         slack                                 13.955    

Slack (MET) :             14.008ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        3.550ns  (logic 2.133ns (60.082%)  route 1.417ns (39.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 33.947 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.469ns = ( 15.197 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.512 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.742    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.911 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.861    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.981 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.724    14.704    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.053    14.757 r  ram0_i_1/O
                         net (fo=2, routed)           0.440    15.197    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.080    17.277 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=1, routed)           0.602    17.879    RDwire[30]
    SLICE_X44Y63         LUT5 (Prop_lut5_I1_O)        0.053    17.932 r  wd_inferred_i_2/O
                         net (fo=2, routed)           0.815    18.747    reg_file/file_reg_r2_0_31_30_31/DIA0
    SLICE_X50Y62         RAMD32                                       r  reg_file/file_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.272    33.947    reg_file/file_reg_r2_0_31_30_31/WCLK
    SLICE_X50Y62         RAMD32                                       r  reg_file/file_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.775    33.172    
                         clock uncertainty           -0.303    32.869    
    SLICE_X50Y62         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.113    32.756    reg_file/file_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         32.756    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 14.008    

Slack (MET) :             14.018ns  (required time - arrival time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        3.420ns  (logic 2.133ns (62.373%)  route 1.287ns (37.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 33.947 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.364ns = ( 15.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    P23                                               0.000    16.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    16.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    17.512 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    18.742    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.831    10.911 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.950    12.861    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    12.981 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.724    14.704    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.053    14.757 r  ram0_i_1/O
                         net (fo=2, routed)           0.545    15.302    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.080    17.382 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.813    18.195    RDwire[8]
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.053    18.248 r  wd_inferred_i_24/O
                         net (fo=2, routed)           0.474    18.722    reg_file/file_reg_r1_0_31_6_11/DIB0
    SLICE_X48Y62         RAMD32                                       r  reg_file/file_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    34.102 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    35.251    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.899    28.352 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    30.207    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    30.320 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.642    31.962    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.042    32.004 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.557    32.562    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.675 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.272    33.947    reg_file/file_reg_r1_0_31_6_11/WCLK
    SLICE_X48Y62         RAMD32                                       r  reg_file/file_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.775    33.172    
                         clock uncertainty           -0.303    32.869    
    SLICE_X48Y62         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.129    32.740    reg_file/file_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         32.740    
                         arrival time                         -18.722    
  -------------------------------------------------------------------
                         slack                                 14.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.398ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        1.756ns  (logic 1.188ns (67.646%)  route 0.568ns (32.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 33.688 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 65.714 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.472    65.714    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      1.146    66.860 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           0.346    67.206    RDwire[10]
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.042    67.248 r  wd_inferred_i_22/O
                         net (fo=2, routed)           0.222    67.470    reg_file/file_reg_r2_0_31_6_11/DIC0
    SLICE_X46Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.384    33.688    reg_file/file_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_6_11/RAMC/CLK
                         clock pessimism              0.775    34.463    
                         clock uncertainty            0.303    34.766    
    SLICE_X46Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.306    35.072    reg_file/file_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                        -35.072    
                         arrival time                          67.470    
  -------------------------------------------------------------------
                         slack                                 32.398    

Slack (MET) :             32.472ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        1.827ns  (logic 1.191ns (65.186%)  route 0.636ns (34.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 33.687 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.043ns = ( 65.623 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    65.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.146    66.769 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.396    67.165    RDwire[16]
    SLICE_X45Y61         LUT5 (Prop_lut5_I1_O)        0.045    67.210 r  wd_inferred_i_16/O
                         net (fo=2, routed)           0.240    67.450    reg_file/file_reg_r1_0_31_12_17/DIC0
    SLICE_X46Y62         RAMD32                                       r  reg_file/file_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.383    33.687    reg_file/file_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y62         RAMD32                                       r  reg_file/file_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.775    34.462    
                         clock uncertainty            0.303    34.765    
    SLICE_X46Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.213    34.978    reg_file/file_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                        -34.978    
                         arrival time                          67.450    
  -------------------------------------------------------------------
                         slack                                 32.472    

Slack (MET) :             32.480ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        1.794ns  (logic 1.188ns (66.208%)  route 0.606ns (33.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 33.688 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 65.714 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.472    65.714    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      1.146    66.860 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6]
                         net (fo=1, routed)           0.390    67.250    RDwire[6]
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.042    67.292 r  wd_inferred_i_26/O
                         net (fo=2, routed)           0.216    67.508    reg_file/file_reg_r2_0_31_6_11/DIA0
    SLICE_X46Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.384    33.688    reg_file/file_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.775    34.463    
                         clock uncertainty            0.303    34.766    
    SLICE_X46Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.262    35.028    reg_file/file_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                        -35.028    
                         arrival time                          67.508    
  -------------------------------------------------------------------
                         slack                                 32.480    

Slack (MET) :             32.560ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        1.914ns  (logic 1.191ns (62.214%)  route 0.723ns (37.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.353ns = ( 33.686 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.043ns = ( 65.623 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    65.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.146    66.769 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.396    67.165    RDwire[16]
    SLICE_X45Y61         LUT5 (Prop_lut5_I1_O)        0.045    67.210 r  wd_inferred_i_16/O
                         net (fo=2, routed)           0.327    67.538    reg_file/file_reg_r2_0_31_12_17/DIC0
    SLICE_X46Y63         RAMD32                                       r  reg_file/file_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.382    33.686    reg_file/file_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y63         RAMD32                                       r  reg_file/file_reg_r2_0_31_12_17/RAMC/CLK
                         clock pessimism              0.775    34.461    
                         clock uncertainty            0.303    34.764    
    SLICE_X46Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.213    34.977    reg_file/file_reg_r2_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                        -34.977    
                         arrival time                          67.538    
  -------------------------------------------------------------------
                         slack                                 32.560    

Slack (MET) :             32.566ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        1.837ns  (logic 1.188ns (64.677%)  route 0.649ns (35.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns = ( 33.689 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 65.714 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.472    65.714    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.146    66.860 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.436    67.296    RDwire[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.042    67.338 r  wd_inferred_i_31/O
                         net (fo=2, routed)           0.213    67.551    reg_file/file_reg_r2_0_31_0_5/DIA1
    SLICE_X48Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.385    33.689    reg_file/file_reg_r2_0_31_0_5/WCLK
    SLICE_X48Y61         RAMD32                                       r  reg_file/file_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.775    34.464    
                         clock uncertainty            0.303    34.767    
    SLICE_X48Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.218    34.985    reg_file/file_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -34.985    
                         arrival time                          67.551    
  -------------------------------------------------------------------
                         slack                                 32.566    

Slack (MET) :             32.612ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        1.968ns  (logic 1.188ns (60.351%)  route 0.780ns (39.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 33.683 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.043ns = ( 65.623 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    65.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      1.146    66.769 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           0.529    67.298    RDwire[31]
    SLICE_X44Y63         LUT5 (Prop_lut5_I1_O)        0.042    67.340 r  wd_inferred_i_1/O
                         net (fo=2, routed)           0.252    67.592    reg_file/file_reg_r1_0_31_30_31/DIA1
    SLICE_X42Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.379    33.683    reg_file/file_reg_r1_0_31_30_31/WCLK
    SLICE_X42Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.775    34.458    
                         clock uncertainty            0.303    34.761    
    SLICE_X42Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.218    34.979    reg_file/file_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -34.979    
                         arrival time                          67.592    
  -------------------------------------------------------------------
                         slack                                 32.612    

Slack (MET) :             32.623ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r2_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        1.936ns  (logic 1.188ns (61.364%)  route 0.748ns (38.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.353ns = ( 33.686 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 65.714 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.472    65.714    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.146    66.860 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14]
                         net (fo=1, routed)           0.426    67.286    RDwire[14]
    SLICE_X44Y63         LUT5 (Prop_lut5_I1_O)        0.042    67.328 r  wd_inferred_i_18/O
                         net (fo=2, routed)           0.322    67.650    reg_file/file_reg_r2_0_31_12_17/DIB0
    SLICE_X46Y63         RAMD32                                       r  reg_file/file_reg_r2_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.382    33.686    reg_file/file_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y63         RAMD32                                       r  reg_file/file_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism              0.775    34.461    
                         clock uncertainty            0.303    34.764    
    SLICE_X46Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.263    35.027    reg_file/file_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                        -35.027    
                         arrival time                          67.650    
  -------------------------------------------------------------------
                         slack                                 32.623    

Slack (MET) :             32.638ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.038ns  (logic 1.188ns (58.300%)  route 0.850ns (41.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 33.683 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.043ns = ( 65.623 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    65.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      1.146    66.769 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=1, routed)           0.499    67.268    RDwire[30]
    SLICE_X44Y63         LUT5 (Prop_lut5_I1_O)        0.042    67.310 r  wd_inferred_i_2/O
                         net (fo=2, routed)           0.351    67.661    reg_file/file_reg_r1_0_31_30_31/DIA0
    SLICE_X42Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.379    33.683    reg_file/file_reg_r1_0_31_30_31/WCLK
    SLICE_X42Y63         RAMD32                                       r  reg_file/file_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.775    34.458    
                         clock uncertainty            0.303    34.761    
    SLICE_X42Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.262    35.023    reg_file/file_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                        -35.023    
                         arrival time                          67.661    
  -------------------------------------------------------------------
                         slack                                 32.638    

Slack (MET) :             32.654ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        1.968ns  (logic 1.188ns (60.370%)  route 0.780ns (39.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 33.688 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.953ns = ( 65.714 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.472    65.714    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      1.146    66.860 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6]
                         net (fo=1, routed)           0.390    67.250    RDwire[6]
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.042    67.292 r  wd_inferred_i_26/O
                         net (fo=2, routed)           0.390    67.682    reg_file/file_reg_r1_0_31_6_11/DIA0
    SLICE_X48Y62         RAMD32                                       r  reg_file/file_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.384    33.688    reg_file/file_reg_r1_0_31_6_11/WCLK
    SLICE_X48Y62         RAMD32                                       r  reg_file/file_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.775    34.463    
                         clock uncertainty            0.303    34.766    
    SLICE_X48Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.262    35.028    reg_file/file_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                        -35.028    
                         arrival time                          67.682    
  -------------------------------------------------------------------
                         slack                                 32.654    

Slack (MET) :             32.661ns  (arrival time - required time)
  Source:                 ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@16.667ns fall@33.317ns period=50.000ns})
  Destination:            reg_file/file_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_0  {rise@33.333ns fall@49.983ns period=50.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -33.333ns  (clk_out3_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.017ns  (logic 1.188ns (58.908%)  route 0.829ns (41.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 33.683 - 33.333 ) 
    Source Clock Delay      (SCD):    -1.043ns = ( 65.623 - 66.667 ) 
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    P23                                               0.000    66.667 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    66.667    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.769    67.436 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    68.585    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.899    61.686 r  clkWiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    63.541    clkWiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    63.654 r  clkWiz/inst/clkout2_buf/O
                         net (fo=1, routed)           1.547    65.200    outclk2
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.042    65.242 r  ram0_i_1/O
                         net (fo=2, routed)           0.381    65.623    ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y24         RAMB18E1                                     r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      1.146    66.769 r  ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.520    67.289    RDwire[25]
    SLICE_X44Y66         LUT5 (Prop_lut5_I1_O)        0.042    67.331 r  wd_inferred_i_7/O
                         net (fo=2, routed)           0.309    67.640    reg_file/file_reg_r1_0_31_24_29/DIA1
    SLICE_X46Y66         RAMD32                                       r  reg_file/file_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    P23                                               0.000    33.333 r  CLOCK_20 (IN)
                         net (fo=0)                   0.000    33.333    clkWiz/inst/clk_in1
    P23                  IBUF (Prop_ibuf_I_O)         0.845    34.178 r  clkWiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230    35.408    clkWiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.831    27.577 r  clkWiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.950    29.527    clkWiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120    29.647 r  clkWiz/inst/clkout3_buf/O
                         net (fo=1, routed)           1.848    31.496    reg_file/out
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.053    31.549 r  reg_file/file_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.635    32.184    reg_file/clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.304 r  reg_file/clk0_BUFG_inst/O
                         net (fo=96, routed)          1.379    33.683    reg_file/file_reg_r1_0_31_24_29/WCLK
    SLICE_X46Y66         RAMD32                                       r  reg_file/file_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.775    34.458    
                         clock uncertainty            0.303    34.761    
    SLICE_X46Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.218    34.979    reg_file/file_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -34.979    
                         arrival time                          67.640    
  -------------------------------------------------------------------
                         slack                                 32.661    





