Many students who have taken this workshop in the past have released their work as open-source cores. These are some good ones:
- Abhinand Amarnath	https://github.com/abhierao/RISCV_CORE_4_Stage
- Amit Roy	https://github.com/AMITROY71/risc-v-myth-workshop-august-AMITROY71
- Anurag Sharma	https://github.com/designerguy13-photonics/risc-v-myth-workshop-august-designerguy13-photonics
- Ashutosh Sahoo	https://github.com/RISCV-MYTH-WORKSHOP/RISC-V-CPU-Core-using-TL-Verilog
- Harinarayan Rajgopal	https://github.com/RISCV-MYTH-WORKSHOP/risc-v-myth-workshop-august-harinarayan18
- Manjunathveeraiah Kalmath	https://github.com/ManjunathKalmath/risc-v-myth-workshop
- Rohit Kankal	https://github.com/iamrk-vlsi/risc-v-myth-workshop-august-iamrk-vlsi
- Shivani Shah	https://github.com/shivanishah269/risc-v-core
- Vibhor Singh	https://github.com/vibhor68/risc-v-myth-workshop-august-vibhor68
