{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591258331701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2019  Intel Corporation. All rights reserved. " "Copyright (C) 2019  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  4 17:12:11 2020 " "Processing started: Thu Jun  4 17:12:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591258331705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1591258331705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --do_report_timing p32m2 " "Command: quartus_sta --do_report_timing p32m2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1591258331706 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1591258331760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1591258331940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1591258331940 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1591258332025 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1591258332026 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p32m2.sdc " "Synopsys Design Constraints File file not found: 'p32m2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1591258332807 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1591258332808 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name m_clock m_clock " "create_clock -period 1.000 -name m_clock m_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1591258332824 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258332824 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1591258332843 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258332843 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1591258332845 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1591258332859 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1591258333070 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1591258333070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.375 " "Worst-case setup slack is -13.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258333074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258333074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.375           -9626.671 m_clock  " "  -13.375           -9626.671 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258333074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591258333074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258333090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258333090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 m_clock  " "    0.402               0.000 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258333090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591258333090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591258333095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591258333099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258333104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258333104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1775.015 m_clock  " "   -3.000           -1775.015 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258333104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591258333104 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.375 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{m_clock\}\] " "-to_clock \[get_clocks \{m_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333231 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333231 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258333231 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -13.375 (VIOLATED) " "Path #1: Setup slack is -13.375 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : _stage_DUMP_REGS_reg " "From Node    : _stage_DUMP_REGS_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc\[6\] " "To Node      : pc\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : m_clock " "Launch Clock : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : m_clock " "Latch Clock  : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.087      3.087  R        clock network delay " "     3.087      3.087  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.232     uTco  _stage_DUMP_REGS_reg " "     3.319      0.232     uTco  _stage_DUMP_REGS_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.000 FF  CELL  _stage_DUMP_REGS_reg\|q " "     3.319      0.000 FF  CELL  _stage_DUMP_REGS_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.734      0.415 FF    IC  _regsfile_b_addr\[2\]~1\|datab " "     3.734      0.415 FF    IC  _regsfile_b_addr\[2\]~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.140      0.406 FR  CELL  _regsfile_b_addr\[2\]~1\|combout " "     4.140      0.406 FR  CELL  _regsfile_b_addr\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.773      0.633 RR    IC  _regsfile_a_addr\[2\]~3\|datad " "     4.773      0.633 RR    IC  _regsfile_a_addr\[2\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.928      0.155 RR  CELL  _regsfile_a_addr\[2\]~3\|combout " "     4.928      0.155 RR  CELL  _regsfile_a_addr\[2\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.358      0.430 RR    IC  regsfile\|a\[4\]~29\|datad " "     5.358      0.430 RR    IC  regsfile\|a\[4\]~29\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.513      0.155 RR  CELL  regsfile\|a\[4\]~29\|combout " "     5.513      0.155 RR  CELL  regsfile\|a\[4\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.878      1.365 RR    IC  regsfile\|a\[10\]~246\|datad " "     6.878      1.365 RR    IC  regsfile\|a\[10\]~246\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.033      0.155 RR  CELL  regsfile\|a\[10\]~246\|combout " "     7.033      0.155 RR  CELL  regsfile\|a\[10\]~246\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.234      0.201 RR    IC  regsfile\|a\[10\]~247\|datac " "     7.234      0.201 RR    IC  regsfile\|a\[10\]~247\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.521      0.287 RR  CELL  regsfile\|a\[10\]~247\|combout " "     7.521      0.287 RR  CELL  regsfile\|a\[10\]~247\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.923      0.402 RR    IC  regsfile\|a\[10\]~248\|datad " "     7.923      0.402 RR    IC  regsfile\|a\[10\]~248\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.078      0.155 RR  CELL  regsfile\|a\[10\]~248\|combout " "     8.078      0.155 RR  CELL  regsfile\|a\[10\]~248\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.284      0.206 RR    IC  regsfile\|a\[10\]~249\|datad " "     8.284      0.206 RR    IC  regsfile\|a\[10\]~249\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.423      0.139 RF  CELL  regsfile\|a\[10\]~249\|combout " "     8.423      0.139 RF  CELL  regsfile\|a\[10\]~249\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.655      0.232 FF    IC  regsfile\|a\[10\]~250\|datac " "     8.655      0.232 FF    IC  regsfile\|a\[10\]~250\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.936      0.281 FF  CELL  regsfile\|a\[10\]~250\|combout " "     8.936      0.281 FF  CELL  regsfile\|a\[10\]~250\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.164      0.228 FF    IC  regsfile\|a\[10\]~251\|datad " "     9.164      0.228 FF    IC  regsfile\|a\[10\]~251\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.314      0.150 FR  CELL  regsfile\|a\[10\]~251\|combout " "     9.314      0.150 FR  CELL  regsfile\|a\[10\]~251\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.282      0.968 RR    IC  regsfile\|a\[10\]~256\|datac " "    10.282      0.968 RR    IC  regsfile\|a\[10\]~256\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.569      0.287 RR  CELL  regsfile\|a\[10\]~256\|combout " "    10.569      0.287 RR  CELL  regsfile\|a\[10\]~256\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.773      0.204 RR    IC  regsfile\|a\[10\]~257\|datad " "    10.773      0.204 RR    IC  regsfile\|a\[10\]~257\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.928      0.155 RR  CELL  regsfile\|a\[10\]~257\|combout " "    10.928      0.155 RR  CELL  regsfile\|a\[10\]~257\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.843      0.915 RR    IC  regsfile\|a\[10\]~258\|datad " "    11.843      0.915 RR    IC  regsfile\|a\[10\]~258\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.998      0.155 RR  CELL  regsfile\|a\[10\]~258\|combout " "    11.998      0.155 RR  CELL  regsfile\|a\[10\]~258\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.258      0.260 RR    IC  decodeunit\|Equal0~6\|datab " "    12.258      0.260 RR    IC  decodeunit\|Equal0~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.692      0.434 RF  CELL  decodeunit\|Equal0~6\|combout " "    12.692      0.434 RF  CELL  decodeunit\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.972      0.280 FF    IC  decodeunit\|Equal0~9\|dataa " "    12.972      0.280 FF    IC  decodeunit\|Equal0~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.325      0.353 FF  CELL  decodeunit\|Equal0~9\|combout " "    13.325      0.353 FF  CELL  decodeunit\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.100      0.775 FF    IC  decodeunit\|Equal0~20\|datab " "    14.100      0.775 FF    IC  decodeunit\|Equal0~20\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.450      0.350 FF  CELL  decodeunit\|Equal0~20\|combout " "    14.450      0.350 FF  CELL  decodeunit\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.702      0.252 FF    IC  decodeunit\|pc_out~0\|datad " "    14.702      0.252 FF    IC  decodeunit\|pc_out~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.852      0.150 FR  CELL  decodeunit\|pc_out~0\|combout " "    14.852      0.150 FR  CELL  decodeunit\|pc_out~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.115      0.263 RR    IC  pc\[25\]~18\|datad " "    15.115      0.263 RR    IC  pc\[25\]~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.270      0.155 RR  CELL  pc\[25\]~18\|combout " "    15.270      0.155 RR  CELL  pc\[25\]~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.759      0.489 RR    IC  pc\[25\]~20\|datac " "    15.759      0.489 RR    IC  pc\[25\]~20\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.044      0.285 RR  CELL  pc\[25\]~20\|combout " "    16.044      0.285 RR  CELL  pc\[25\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.880      0.836 RR    IC  pc~37\|datab " "    16.880      0.836 RR    IC  pc~37\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.314      0.434 RF  CELL  pc~37\|combout " "    17.314      0.434 RF  CELL  pc~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.542      0.228 FF    IC  pc~38\|datad " "    17.542      0.228 FF    IC  pc~38\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.692      0.150 FR  CELL  pc~38\|combout " "    17.692      0.150 FR  CELL  pc~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.692      0.000 RR    IC  pc\[6\]\|d " "    17.692      0.000 RR    IC  pc\[6\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.779      0.087 RR  CELL  pc\[6\] " "    17.779      0.087 RR  CELL  pc\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.398      3.398  R        clock network delay " "     4.398      3.398  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.406      0.008           clock pessimism removed " "     4.406      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.386     -0.020           clock uncertainty " "     4.386     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.404      0.018     uTsu  pc\[6\] " "     4.404      0.018     uTsu  pc\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.779 " "Data Arrival Time  :    17.779" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.404 " "Data Required Time :     4.404" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -13.375 (VIOLATED) " "Slack              :   -13.375 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333232 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258333232 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.402 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.402" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{m_clock\}\] " "-to_clock \[get_clocks \{m_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333244 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333244 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258333244 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.402  " "Path #1: Hold slack is 0.402 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : _stage_IF_state_reg " "From Node    : _stage_IF_state_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : _stage_IF_state_reg " "To Node      : _stage_IF_state_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : m_clock " "Launch Clock : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : m_clock " "Latch Clock  : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.980      2.980  R        clock network delay " "     2.980      2.980  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.212      0.232     uTco  _stage_IF_state_reg " "     3.212      0.232     uTco  _stage_IF_state_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.212      0.000 FF  CELL  _stage_IF_state_reg\|q " "     3.212      0.000 FF  CELL  _stage_IF_state_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.212      0.000 FF    IC  _stage_IF_state_reg~0\|datac " "     3.212      0.000 FF    IC  _stage_IF_state_reg~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.573      0.361 FF  CELL  _stage_IF_state_reg~0\|combout " "     3.573      0.361 FF  CELL  _stage_IF_state_reg~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.573      0.000 FF    IC  _stage_IF_state_reg\|d " "     3.573      0.000 FF    IC  _stage_IF_state_reg\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.649      0.076 FF  CELL  _stage_IF_state_reg " "     3.649      0.076 FF  CELL  _stage_IF_state_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.093      3.093  R        clock network delay " "     3.093      3.093  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.061     -0.032           clock pessimism removed " "     3.061     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.061      0.000           clock uncertainty " "     3.061      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.247      0.186      uTh  _stage_IF_state_reg " "     3.247      0.186      uTh  _stage_IF_state_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.649 " "Data Arrival Time  :     3.649" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.247 " "Data Required Time :     3.247" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.402  " "Slack              :     0.402 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258333245 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258333245 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1591258333246 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1591258333282 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1591258334019 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258334264 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1591258334306 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1591258334306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.271 " "Worst-case setup slack is -12.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.271           -8693.474 m_clock  " "  -12.271           -8693.474 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591258334310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 m_clock  " "    0.353               0.000 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591258334326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591258334331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591258334336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1775.015 m_clock  " "   -3.000           -1775.015 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591258334342 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -12.271 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -12.271" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{m_clock\}\] " "-to_clock \[get_clocks \{m_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334455 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258334455 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -12.271 (VIOLATED) " "Path #1: Setup slack is -12.271 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : _stage_DUMP_REGS_reg " "From Node    : _stage_DUMP_REGS_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc\[6\] " "To Node      : pc\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : m_clock " "Launch Clock : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : m_clock " "Latch Clock  : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.804      2.804  R        clock network delay " "     2.804      2.804  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.017      0.213     uTco  _stage_DUMP_REGS_reg " "     3.017      0.213     uTco  _stage_DUMP_REGS_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.017      0.000 FF  CELL  _stage_DUMP_REGS_reg\|q " "     3.017      0.000 FF  CELL  _stage_DUMP_REGS_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.391      0.374 FF    IC  _regsfile_b_addr\[2\]~1\|datab " "     3.391      0.374 FF    IC  _regsfile_b_addr\[2\]~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.752      0.361 FR  CELL  _regsfile_b_addr\[2\]~1\|combout " "     3.752      0.361 FR  CELL  _regsfile_b_addr\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.352      0.600 RR    IC  _regsfile_b_addr\[2\]~5\|datad " "     4.352      0.600 RR    IC  _regsfile_b_addr\[2\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.496      0.144 RR  CELL  _regsfile_b_addr\[2\]~5\|combout " "     4.496      0.144 RR  CELL  _regsfile_b_addr\[2\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.135      0.639 RR    IC  regsfile\|b\[28\]~21\|datad " "     5.135      0.639 RR    IC  regsfile\|b\[28\]~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.279      0.144 RR  CELL  regsfile\|b\[28\]~21\|combout " "     5.279      0.144 RR  CELL  regsfile\|b\[28\]~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.268      0.989 RR    IC  regsfile\|b\[14\]~353\|datac " "     6.268      0.989 RR    IC  regsfile\|b\[14\]~353\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.533      0.265 RR  CELL  regsfile\|b\[14\]~353\|combout " "     6.533      0.265 RR  CELL  regsfile\|b\[14\]~353\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.721      0.188 RR    IC  regsfile\|b\[14\]~354\|datad " "     6.721      0.188 RR    IC  regsfile\|b\[14\]~354\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.865      0.144 RR  CELL  regsfile\|b\[14\]~354\|combout " "     6.865      0.144 RR  CELL  regsfile\|b\[14\]~354\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.053      0.188 RR    IC  regsfile\|b\[14\]~355\|datad " "     7.053      0.188 RR    IC  regsfile\|b\[14\]~355\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.197      0.144 RR  CELL  regsfile\|b\[14\]~355\|combout " "     7.197      0.144 RR  CELL  regsfile\|b\[14\]~355\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.385      0.188 RR    IC  regsfile\|b\[14\]~356\|datad " "     7.385      0.188 RR    IC  regsfile\|b\[14\]~356\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.529      0.144 RR  CELL  regsfile\|b\[14\]~356\|combout " "     7.529      0.144 RR  CELL  regsfile\|b\[14\]~356\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.144      0.615 RR    IC  regsfile\|b\[14\]~362\|datac " "     8.144      0.615 RR    IC  regsfile\|b\[14\]~362\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.409      0.265 RR  CELL  regsfile\|b\[14\]~362\|combout " "     8.409      0.265 RR  CELL  regsfile\|b\[14\]~362\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.518      1.109 RR    IC  regsfile\|b\[14\]~367\|datad " "     9.518      1.109 RR    IC  regsfile\|b\[14\]~367\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.662      0.144 RR  CELL  regsfile\|b\[14\]~367\|combout " "     9.662      0.144 RR  CELL  regsfile\|b\[14\]~367\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.850      0.188 RR    IC  regsfile\|b\[14\]~368\|datad " "     9.850      0.188 RR    IC  regsfile\|b\[14\]~368\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.994      0.144 RR  CELL  regsfile\|b\[14\]~368\|combout " "     9.994      0.144 RR  CELL  regsfile\|b\[14\]~368\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.975      0.981 RR    IC  regsfile\|b\[14\]~369\|datad " "    10.975      0.981 RR    IC  regsfile\|b\[14\]~369\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.119      0.144 RR  CELL  regsfile\|b\[14\]~369\|combout " "    11.119      0.144 RR  CELL  regsfile\|b\[14\]~369\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.360      0.241 RR    IC  decodeunit\|Equal0~8\|dataa " "    11.360      0.241 RR    IC  decodeunit\|Equal0~8\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.752      0.392 RF  CELL  decodeunit\|Equal0~8\|combout " "    11.752      0.392 RF  CELL  decodeunit\|Equal0~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.997      0.245 FF    IC  decodeunit\|Equal0~9\|datab " "    11.997      0.245 FF    IC  decodeunit\|Equal0~9\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.306      0.309 FF  CELL  decodeunit\|Equal0~9\|combout " "    12.306      0.309 FF  CELL  decodeunit\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.999      0.693 FF    IC  decodeunit\|Equal0~20\|datab " "    12.999      0.693 FF    IC  decodeunit\|Equal0~20\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.308      0.309 FF  CELL  decodeunit\|Equal0~20\|combout " "    13.308      0.309 FF  CELL  decodeunit\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.538      0.230 FF    IC  decodeunit\|pc_out~0\|datad " "    13.538      0.230 FF    IC  decodeunit\|pc_out~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.672      0.134 FR  CELL  decodeunit\|pc_out~0\|combout " "    13.672      0.134 FR  CELL  decodeunit\|pc_out~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.911      0.239 RR    IC  pc\[25\]~18\|datad " "    13.911      0.239 RR    IC  pc\[25\]~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.055      0.144 RR  CELL  pc\[25\]~18\|combout " "    14.055      0.144 RR  CELL  pc\[25\]~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.508      0.453 RR    IC  pc\[25\]~20\|datac " "    14.508      0.453 RR    IC  pc\[25\]~20\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.771      0.263 RR  CELL  pc\[25\]~20\|combout " "    14.771      0.263 RR  CELL  pc\[25\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.555      0.784 RR    IC  pc~37\|datab " "    15.555      0.784 RR    IC  pc~37\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.950      0.395 RF  CELL  pc~37\|combout " "    15.950      0.395 RF  CELL  pc~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.158      0.208 FF    IC  pc~38\|datad " "    16.158      0.208 FF    IC  pc~38\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.292      0.134 FR  CELL  pc~38\|combout " "    16.292      0.134 FR  CELL  pc~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.292      0.000 RR    IC  pc\[6\]\|d " "    16.292      0.000 RR    IC  pc\[6\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.372      0.080 RR  CELL  pc\[6\] " "    16.372      0.080 RR  CELL  pc\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.095      3.095  R        clock network delay " "     4.095      3.095  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.102      0.007           clock pessimism removed " "     4.102      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.082     -0.020           clock uncertainty " "     4.082     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.101      0.019     uTsu  pc\[6\] " "     4.101      0.019     uTsu  pc\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.372 " "Data Arrival Time  :    16.372" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.101 " "Data Required Time :     4.101" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -12.271 (VIOLATED) " "Slack              :   -12.271 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334456 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258334456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{m_clock\}\] " "-to_clock \[get_clocks \{m_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258334470 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.353  " "Path #1: Hold slack is 0.353 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3 " "From Node    : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3 " "To Node      : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : m_clock " "Launch Clock : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : m_clock " "Latch Clock  : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.700      2.700  R        clock network delay " "     2.700      2.700  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.913      0.213     uTco  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3 " "     2.913      0.213     uTco  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.913      0.000 FF  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3\|q " "     2.913      0.000 FF  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.913      0.000 FF    IC  _stage_DUMP_REGS_state_reg~23\|datac " "     2.913      0.000 FF    IC  _stage_DUMP_REGS_state_reg~23\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.232      0.319 FF  CELL  _stage_DUMP_REGS_state_reg~23\|combout " "     3.232      0.319 FF  CELL  _stage_DUMP_REGS_state_reg~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.232      0.000 FF    IC  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3\|d " "     3.232      0.000 FF    IC  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.297      0.065 FF  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3 " "     3.297      0.065 FF  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.801      2.801  R        clock network delay " "     2.801      2.801  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.773     -0.028           clock pessimism removed " "     2.773     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.773      0.000           clock uncertainty " "     2.773      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.944      0.171      uTh  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3 " "     2.944      0.171      uTh  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.297 " "Data Arrival Time  :     3.297" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.944 " "Data Required Time :     2.944" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.353  " "Slack              :     0.353 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334470 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258334470 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1591258334471 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258334653 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1591258334665 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1591258334665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.257 " "Worst-case setup slack is -6.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.257           -4196.956 m_clock  " "   -6.257           -4196.956 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591258334670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 m_clock  " "    0.181               0.000 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591258334684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591258334689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1591258334694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1468.535 m_clock  " "   -3.000           -1468.535 m_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591258334700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591258334700 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -6.257 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -6.257" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{m_clock\}\] " "-to_clock \[get_clocks \{m_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334803 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334803 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258334803 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -6.257 (VIOLATED) " "Path #1: Setup slack is -6.257 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st0 " "From Node    : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc\[6\] " "To Node      : pc\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : m_clock " "Launch Clock : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : m_clock " "Latch Clock  : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.658      1.658  R        clock network delay " "     1.658      1.658  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.763      0.105     uTco  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st0 " "     1.763      0.105     uTco  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.763      0.000 FF  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st0\|q " "     1.763      0.000 FF  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st0\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.962      0.199 FF    IC  _regsfile_b_addr\[2\]~1\|dataa " "     1.962      0.199 FF    IC  _regsfile_b_addr\[2\]~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.166      0.204 FF  CELL  _regsfile_b_addr\[2\]~1\|combout " "     2.166      0.204 FF  CELL  _regsfile_b_addr\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.481      0.315 FF    IC  _regsfile_a_addr\[2\]~3\|datad " "     2.481      0.315 FF    IC  _regsfile_a_addr\[2\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.544      0.063 FF  CELL  _regsfile_a_addr\[2\]~3\|combout " "     2.544      0.063 FF  CELL  _regsfile_a_addr\[2\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.773      0.229 FF    IC  regsfile\|a\[4\]~29\|datad " "     2.773      0.229 FF    IC  regsfile\|a\[4\]~29\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.836      0.063 FF  CELL  regsfile\|a\[4\]~29\|combout " "     2.836      0.063 FF  CELL  regsfile\|a\[4\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.593      0.757 FF    IC  regsfile\|a\[10\]~246\|datad " "     3.593      0.757 FF    IC  regsfile\|a\[10\]~246\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.656      0.063 FF  CELL  regsfile\|a\[10\]~246\|combout " "     3.656      0.063 FF  CELL  regsfile\|a\[10\]~246\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.767      0.111 FF    IC  regsfile\|a\[10\]~247\|datac " "     3.767      0.111 FF    IC  regsfile\|a\[10\]~247\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.900      0.133 FF  CELL  regsfile\|a\[10\]~247\|combout " "     3.900      0.133 FF  CELL  regsfile\|a\[10\]~247\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.105      0.205 FF    IC  regsfile\|a\[10\]~248\|datad " "     4.105      0.205 FF    IC  regsfile\|a\[10\]~248\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.168      0.063 FF  CELL  regsfile\|a\[10\]~248\|combout " "     4.168      0.063 FF  CELL  regsfile\|a\[10\]~248\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.277      0.109 FF    IC  regsfile\|a\[10\]~249\|datad " "     4.277      0.109 FF    IC  regsfile\|a\[10\]~249\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.340      0.063 FF  CELL  regsfile\|a\[10\]~249\|combout " "     4.340      0.063 FF  CELL  regsfile\|a\[10\]~249\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.451      0.111 FF    IC  regsfile\|a\[10\]~250\|datac " "     4.451      0.111 FF    IC  regsfile\|a\[10\]~250\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.584      0.133 FF  CELL  regsfile\|a\[10\]~250\|combout " "     4.584      0.133 FF  CELL  regsfile\|a\[10\]~250\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.692      0.108 FF    IC  regsfile\|a\[10\]~251\|datad " "     4.692      0.108 FF    IC  regsfile\|a\[10\]~251\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.755      0.063 FF  CELL  regsfile\|a\[10\]~251\|combout " "     4.755      0.063 FF  CELL  regsfile\|a\[10\]~251\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.267      0.512 FF    IC  regsfile\|a\[10\]~256\|datac " "     5.267      0.512 FF    IC  regsfile\|a\[10\]~256\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.400      0.133 FF  CELL  regsfile\|a\[10\]~256\|combout " "     5.400      0.133 FF  CELL  regsfile\|a\[10\]~256\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.507      0.107 FF    IC  regsfile\|a\[10\]~257\|datad " "     5.507      0.107 FF    IC  regsfile\|a\[10\]~257\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.570      0.063 FF  CELL  regsfile\|a\[10\]~257\|combout " "     5.570      0.063 FF  CELL  regsfile\|a\[10\]~257\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.095      0.525 FF    IC  regsfile\|a\[10\]~258\|datad " "     6.095      0.525 FF    IC  regsfile\|a\[10\]~258\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.158      0.063 FF  CELL  regsfile\|a\[10\]~258\|combout " "     6.158      0.063 FF  CELL  regsfile\|a\[10\]~258\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.305      0.147 FF    IC  decodeunit\|Equal0~6\|datab " "     6.305      0.147 FF    IC  decodeunit\|Equal0~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.479      0.174 FF  CELL  decodeunit\|Equal0~6\|combout " "     6.479      0.174 FF  CELL  decodeunit\|Equal0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.617      0.138 FF    IC  decodeunit\|Equal0~9\|dataa " "     6.617      0.138 FF    IC  decodeunit\|Equal0~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.790      0.173 FF  CELL  decodeunit\|Equal0~9\|combout " "     6.790      0.173 FF  CELL  decodeunit\|Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.207      0.417 FF    IC  decodeunit\|Equal0~20\|datab " "     7.207      0.417 FF    IC  decodeunit\|Equal0~20\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.381      0.174 FF  CELL  decodeunit\|Equal0~20\|combout " "     7.381      0.174 FF  CELL  decodeunit\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.502      0.121 FF    IC  decodeunit\|pc_out~0\|datad " "     7.502      0.121 FF    IC  decodeunit\|pc_out~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.565      0.063 FF  CELL  decodeunit\|pc_out~0\|combout " "     7.565      0.063 FF  CELL  decodeunit\|pc_out~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.707      0.142 FF    IC  pc\[25\]~18\|datad " "     7.707      0.142 FF    IC  pc\[25\]~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.770      0.063 FF  CELL  pc\[25\]~18\|combout " "     7.770      0.063 FF  CELL  pc\[25\]~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.044      0.274 FF    IC  pc\[25\]~20\|datac " "     8.044      0.274 FF    IC  pc\[25\]~20\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.177      0.133 FF  CELL  pc\[25\]~20\|combout " "     8.177      0.133 FF  CELL  pc\[25\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.628      0.451 FF    IC  pc~37\|datab " "     8.628      0.451 FF    IC  pc~37\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.839      0.211 FR  CELL  pc~37\|combout " "     8.839      0.211 FR  CELL  pc~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.931      0.092 RR    IC  pc~38\|datad " "     8.931      0.092 RR    IC  pc~38\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.997      0.066 RF  CELL  pc~38\|combout " "     8.997      0.066 RF  CELL  pc~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.997      0.000 FF    IC  pc\[6\]\|d " "     8.997      0.000 FF    IC  pc\[6\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.047      0.050 FF  CELL  pc\[6\] " "     9.047      0.050 FF  CELL  pc\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "     1.000      1.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.798      1.798  R        clock network delay " "     2.798      1.798  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.803      0.005           clock pessimism removed " "     2.803      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.783     -0.020           clock uncertainty " "     2.783     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.790      0.007     uTsu  pc\[6\] " "     2.790      0.007     uTsu  pc\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.047 " "Data Arrival Time  :     9.047" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.790 " "Data Required Time :     2.790" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -6.257 (VIOLATED) " "Slack              :    -6.257 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334804 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258334804 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{m_clock\}\] " "-to_clock \[get_clocks \{m_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334815 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334815 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258334815 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.181  " "Path #1: Hold slack is 0.181 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6 " "From Node    : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6 " "To Node      : _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : m_clock " "Launch Clock : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : m_clock " "Latch Clock  : m_clock" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.596      1.596  R        clock network delay " "     1.596      1.596  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.701      0.105     uTco  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6 " "     1.701      0.105     uTco  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.701      0.000 RR  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6\|q " "     1.701      0.000 RR  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.701      0.000 RR    IC  _stage_DUMP_REGS_state_reg~16\|datac " "     1.701      0.000 RR    IC  _stage_DUMP_REGS_state_reg~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.872      0.171 RR  CELL  _stage_DUMP_REGS_state_reg~16\|combout " "     1.872      0.171 RR  CELL  _stage_DUMP_REGS_state_reg~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.872      0.000 RR    IC  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6\|d " "     1.872      0.000 RR    IC  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.903      0.031 RR  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6 " "     1.903      0.031 RR  CELL  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.658      1.658  R        clock network delay " "     1.658      1.658  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.638     -0.020           clock pessimism removed " "     1.638     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.638      0.000           clock uncertainty " "     1.638      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.722      0.084      uTh  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6 " "     1.722      0.084      uTh  _stage_DUMP_REGS_state_reg._stage_DUMP_REGS_state_st6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.903 " "Data Arrival Time  :     1.903" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.722 " "Data Required Time :     1.722" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.181  " "Slack              :     0.181 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1591258334816 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591258334816 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1591258335325 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1591258335332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1148 " "Peak virtual memory: 1148 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591258335437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  4 17:12:15 2020 " "Processing ended: Thu Jun  4 17:12:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591258335437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591258335437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591258335437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1591258335437 ""}
