==============================================================
Guild: wafer.space Community
Channel: ğŸ—ï¸ - Designing / project-template
After: 11/24/2025 00:48
==============================================================

[11/24/2025 01:03] tholin
First DRC, LVS, STA clean GDSII

{Attachments}
project-template_media/test_black-85010.png

{Reactions}
ğŸ‘ (2)

[11/24/2025 01:09] asc9742
What flow are you using for LVS? Did you create your own padframe schematic using the io spice files from GF or is there a way to get it from the project template?


[11/24/2025 01:10] tholin
The LVS that runs when you do `make librelane`


[11/24/2025 01:11] asc9742
I see.


[11/24/2025 01:12] bailey8889
@Tholin Be aware that the librelane LVS abstracts any macros and standard cells.
I can advise on a setup to run full device level LVS along with soft connection and ERC checks.


[11/24/2025 01:13] tholin
Iâ€™m mostly just interested in checking for VDD/VSS shorts

{Reactions}
ğŸ‘

[11/24/2025 01:13] tholin
I accidentally created such shorts before and the flow did not fail.


==============================================================
Exported 7 message(s)
==============================================================
