INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/DIV2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/ModAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/ModMul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModMul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/ModSub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModSub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/RBU_V2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RBU_V2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/dsp_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/dsp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/dsp_preadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_preadder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/BConvEngine_8PE_V2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BConvEngine_8PE_V2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/RBUA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RBUA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/moginh/Projects/BConv/BConv.srcs/sources_1/new/array_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/moginh/Projects/BConv/BConv.srcs/sim_1/new/BConvEngine_8PE_V2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BConvEngine_8PE_V2_tb
