------------------------------------------------------------------------------

                              VL GATHER README

------------------------------------------------------------------------------

You can use VL's "gather" tool to collect Verilog designs into a single file
without doing any sort of preprocessing or simplification.

This kind of consolidation may be useful for a number of reasons, e.g., it may
allow you to quickly do things like grepping through the entire design, grab a
snapshot of the entire design, etc.

------------------------------------------------------------------------------