{
    "assign/assign_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "assign_int_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 81.7,
        "synthesis_time(ms)": 2.5,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "assign/assign_int_wide/k6_N10_40nm": {
        "test_name": "assign/assign_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "assign_int_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 13.2,
        "synthesis_time(ms)": 2.9,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "assign/assign_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "assign/assign_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "assign_int_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.6,
        "exec_time(ms)": 86,
        "synthesis_time(ms)": 2.8,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "assign/assign_int_wide/no_arch": {
        "test_name": "assign/assign_int_wide/no_arch",
        "architecture": "n/a",
        "verilog": "assign_int_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 5.7,
        "synthesis_time(ms)": 3.7,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "assign/assign_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "assign_ultra_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 82.8,
        "synthesis_time(ms)": 14.2,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "assign/assign_ultra_wide/k6_N10_40nm": {
        "test_name": "assign/assign_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "assign_ultra_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 28.2,
        "synthesis_time(ms)": 19.1,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "assign/assign_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "assign/assign_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "assign_ultra_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.8,
        "exec_time(ms)": 88,
        "synthesis_time(ms)": 14.8,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "assign/assign_ultra_wide/no_arch": {
        "test_name": "assign/assign_ultra_wide/no_arch",
        "architecture": "n/a",
        "verilog": "assign_ultra_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 17,
        "exec_time(ms)": 20.7,
        "synthesis_time(ms)": 18.9,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "assign/assign_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "assign_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 83.4,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "assign/assign_wide/k6_N10_40nm": {
        "test_name": "assign/assign_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "assign_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 10,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "assign/assign_wide/k6_N10_mem32K_40nm": {
        "test_name": "assign/assign_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "assign_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 78.2,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "assign/assign_wide/no_arch": {
        "test_name": "assign/assign_wide/no_arch",
        "architecture": "n/a",
        "verilog": "assign_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "assign/assign_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "assign/assign_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "assign_wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.8,
        "exec_time(ms)": 73.8,
        "synthesis_time(ms)": 0.5,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "assign/assign_wire/k6_N10_40nm": {
        "test_name": "assign/assign_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "assign_wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 6.6,
        "synthesis_time(ms)": 0.5,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "assign/assign_wire/k6_N10_mem32K_40nm": {
        "test_name": "assign/assign_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "assign_wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 74.6,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "assign/assign_wire/no_arch": {
        "test_name": "assign/assign_wire/no_arch",
        "architecture": "n/a",
        "verilog": "assign_wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.4,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
