#!/bin/sh
for a in . .. ../.. ; do [ -e $a/tests.sh ] && . $a/tests.sh ; done
for ARCH in x86 x86.olly x86.cs; do


# -------------------------------
# F2XM1 instruction
NAME="${ARCH}: [F2XM1]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9f0
pi 1
"
EXPECT="f2xm1
"
run_test


# -------------------------------
# FABS instruction
NAME="${ARCH}: [FABS]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9e1
pi 1
"
EXPECT="fabs
"
run_test


# -------------------------------
# FADD DWORD [EAX] instruction
NAME="${ARCH}: [FADD DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d800
pi 1
"
EXPECT="fadd dword [eax]
"
run_test


# -------------------------------
# FADD QWORD [EAX] instruction
NAME="${ARCH}: [FADD QWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dc00
pi 1
"
EXPECT="fadd qword [eax]
"
run_test


# -------------------------------
# FADD ST0, ST0 instruction
NAME="${ARCH}: [FADD ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d8c0
pi 1
"
EXPECT="fadd st0, st0
"
run_test


# -------------------------------
# FADDP ST0, ST0 instruction
NAME="${ARCH}: [FADDP ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dec0
pi 1
"
EXPECT="faddp st0, st0
"
run_test


# -------------------------------
# FBLD TWORD [EAX] instruction
NAME="${ARCH}: [FBLD TWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx df20
pi 1
"
EXPECT="fbld tword [eax]
"
run_test


# -------------------------------
# FBSTP TWORD [EAX] instruction
NAME="${ARCH}: [FBSTP TWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx df30
pi 1
"
EXPECT="fbstp tword [eax]
"
run_test


# -------------------------------
# FCHS instruction
NAME="${ARCH}: [FCHS]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9e0
pi 1
"
EXPECT="fchs
"
run_test


# see http://www.rz.uni-karlsruhe.de/rz/docs/VTune/reference/vc87.htm
# -------------------------------
# FCLEX instruction
BROKEN=1
NAME="${ARCH}: [FCLEX]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx 9bdbe2
pi 1
"
EXPECT="fclex
"
run_test

BROKEN=1
NAME="${ARCH}: [FNCLEX]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dbe2
pi 1
"
EXPECT="fnclex
"
run_test


# -------------------------------
# FCMOVB ST0, ST0 instruction
NAME="${ARCH}: [FCMOVB ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dac0
pi 1
"
EXPECT="fcmovb st0, st0
"
run_test


# -------------------------------
# FCMOVBE ST0, ST0 instruction
NAME="${ARCH}: [FCMOVBE ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dad0
pi 1
"
EXPECT="fcmovbe st0, st0
"
run_test


# -------------------------------
# FCMOVE ST0, ST0 instruction
NAME="${ARCH}: [FCMOVE ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dac8
pi 1
"
EXPECT="fcmove st0, st0
"
run_test


# -------------------------------
# FCMOVNB ST0, ST0 instruction
NAME="${ARCH}: [FCMOVNB ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dbc0
pi 1
"
EXPECT="fcmovnb st0, st0
"
run_test


# -------------------------------
# FCMOVNBE ST0, ST0 instruction
NAME="${ARCH}: [FCMOVNBE ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dbd0
pi 1
"
EXPECT="fcmovnbe st0, st0
"
run_test


# -------------------------------
# FCMOVNE ST0, ST0 instruction
NAME="${ARCH}: [FCMOVNE ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dbc8
pi 1
"
EXPECT="fcmovne st0, st0
"
run_test


# -------------------------------
# FCMOVNU ST0, ST0 instruction
NAME="${ARCH}: [FCMOVNU ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dbd8
pi 1
"
EXPECT="fcmovnu st0, st0
"
run_test


# -------------------------------
# FCMOVU ST0, ST0 instruction
NAME="${ARCH}: [FCMOVU ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dad8
pi 1
"
EXPECT="fcmovu st0, st0
"
run_test


# -------------------------------
# FCOM DWORD [EAX] instruction
NAME="${ARCH}: [FCOM DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d810
pi 1
"
EXPECT="fcom dword [eax]
"
run_test


# -------------------------------
# FCOM QWORD [EAX] instruction
NAME="${ARCH}: [FCOM QWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dc10
pi 1
"
EXPECT="fcom qword [eax]
"
run_test


# -------------------------------
# FCOM ST0 instruction
NAME="${ARCH}: [FCOM ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d8d0
pi 1
"
EXPECT="fcom st0, st0
"
run_test


# -------------------------------
# FCOMI ST0, ST0 instruction
NAME="${ARCH}: [FCOMI ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dbf0
pi 1
"
EXPECT="fcomi st0, st0
"
run_test


# -------------------------------
# FCOMIP ST0, ST0 instruction
NAME="${ARCH}: [FCOMIP ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dff0
pi 1
"
EXPECT="fcomip st0, st0
"
run_test


# -------------------------------
# FCOMP DWORD [EAX] instruction
NAME="${ARCH}: [FCOMP DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d818
pi 1
"
EXPECT="fcomp dword [eax]
"
run_test


# -------------------------------
# FCOMP QWORD [EAX] instruction
NAME="${ARCH}: [FCOMP QWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dc18
pi 1
"
EXPECT="fcomp qword [eax]
"
run_test


# -------------------------------
# FCOMP ST0 instruction
NAME="${ARCH}: [FCOMP ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d8d8
pi 1
"
EXPECT="fcomp st0, st0
"
run_test


# -------------------------------
# FCOMPP instruction
NAME="${ARCH}: [FCOMPP]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx ded9
pi 1
"
EXPECT="fcompp
"
run_test


# -------------------------------
# FCOS instruction
NAME="${ARCH}: [FCOS]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9ff
pi 1
"
EXPECT="fcos
"
run_test


# -------------------------------
# FDECSTP instruction
NAME="${ARCH}: [FDECSTP]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9f6
pi 1
"
EXPECT="fdecstp
"
run_test


# -------------------------------
# FDIV DWORD [EAX] instruction
NAME="${ARCH}: [FDIV DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d830
pi 1
"
EXPECT="fdiv dword [eax]
"
run_test


# -------------------------------
# FDIV QWORD [EAX] instruction
NAME="${ARCH}: [FDIV QWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dc30
pi 1
"
EXPECT="fdiv qword [eax]
"
run_test


# -------------------------------
# FDIV ST0, ST0 instruction
NAME="${ARCH}: [FDIV ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d8f0
pi 1
"
EXPECT="fdiv st0, st0
"
run_test


# -------------------------------
# FDIV ST0, ST0 instruction
NAME="${ARCH}: [FDIV ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dcf8
pi 1
"
EXPECT="fdiv st0, st0
"
run_test


# -------------------------------
# FDIVP ST0, ST0 instruction
NAME="${ARCH}: [FDIVP ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx def8
pi 1
"
EXPECT="fdivp st0, st0
"
run_test


# -------------------------------
# FDIVR DWORD [EAX] instruction
NAME="${ARCH}: [FDIVR DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d838
pi 1
"
EXPECT="fdivr dword [eax]
"
run_test


# -------------------------------
# FDIVR QWORD [EAX] instruction
NAME="${ARCH}: [FDIVR QWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dc38
pi 1
"
EXPECT="fdivr qword [eax]
"
run_test


# -------------------------------
# FDIVR ST0, ST0 instruction
NAME="${ARCH}: [FDIVR ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d8f8
pi 1
"
EXPECT="fdivr st0, st0
"
run_test


# -------------------------------
# FDIVR ST0, ST0 instruction
NAME="${ARCH}: [FDIVR ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dcf0
pi 1
"
EXPECT="fdivr st0, st0
"
run_test


# -------------------------------
# FDIVRP ST0, ST0 instruction
NAME="${ARCH}: [FDIVRP ST0, ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx def0
pi 1
"
EXPECT="fdivrp st0, st0
"
run_test


# -------------------------------
# FNENI instruction
BROKEN=
NAME="${ARCH}: [FNENI]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dbe0
pi 1
"
EXPECT="fneni
"
run_test


# -------------------------------
# FFREE ST0 instruction
NAME="${ARCH}: [FFREE ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx ddc0
pi 1
"
EXPECT="ffree st0
"
run_test
# -------------------------------
# FFREEP ST0 instruction
NAME="${ARCH}: [FFREEP ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dfc0
pi 1
"
EXPECT="ffreep st0
"
run_test


# -------------------------------
# FIADD DWORD [EAX] instruction
NAME="${ARCH}: [FIADD DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx da00
pi 1
"
EXPECT="fiadd dword [eax]
"
run_test


# -------------------------------
# FIADD WORD [EAX] instruction
NAME="${ARCH}: [FIADD WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx de00
pi 1
"
EXPECT="fiadd word [eax]
"
run_test


# -------------------------------
# FICOM DWORD [EAX] instruction
NAME="${ARCH}: [FICOM DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx da10
pi 1
"
EXPECT="ficom dword [eax]
"
run_test


# -------------------------------
# FICOM WORD [EAX] instruction
NAME="${ARCH}: [FICOM WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx de10
pi 1
"
EXPECT="ficom word [eax]
"
run_test


# -------------------------------
# FICOMP DWORD [EAX] instruction
NAME="${ARCH}: [FICOMP DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx da18
pi 1
"
EXPECT="ficomp dword [eax]
"
run_test


# -------------------------------
# FICOMP WORD [EAX] instruction
NAME="${ARCH}: [FICOMP WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx de18
pi 1
"
EXPECT="ficomp word [eax]
"
run_test


# -------------------------------
# FIDIV DWORD [EAX] instruction
NAME="${ARCH}: [FIDIV DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx da30
pi 1
"
EXPECT="fidiv dword [eax]
"
run_test


# -------------------------------
# FIDIV WORD [EAX] instruction
NAME="${ARCH}: [FIDIV WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx de30
pi 1
"
EXPECT="fidiv word [eax]
"
run_test


# -------------------------------
# FIDIVR DWORD [EAX] instruction
NAME="${ARCH}: [FIDIVR DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx da38
pi 1
"
EXPECT="fidivr dword [eax]
"
run_test


# -------------------------------
# FIDIVR WORD [EAX] instruction
NAME="${ARCH}: [FIDIVR WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx de38
pi 1
"
EXPECT="fidivr word [eax]
"
run_test


# -------------------------------
# FILD DWORD [EAX] instruction
NAME="${ARCH}: [FILD DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx db00
pi 1
"
EXPECT="fild dword [eax]
"
run_test


# -------------------------------
# FILD QWORD [EAX] instruction
NAME="${ARCH}: [FILD QWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx df28
pi 1
"
EXPECT="fild qword [eax]
"
run_test


# -------------------------------
# FILD WORD [EAX] instruction
NAME="${ARCH}: [FILD WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx df00
pi 1
"
EXPECT="fild word [eax]
"
run_test


# -------------------------------
# FIMUL DWORD [EAX] instruction
NAME="${ARCH}: [FIMUL DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx da08
pi 1
"
EXPECT="fimul dword [eax]
"
run_test


# -------------------------------
# FIMUL WORD [EAX] instruction
NAME="${ARCH}: [FIMUL WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx de08
pi 1
"
EXPECT="fimul word [eax]
"
run_test


# -------------------------------
# FINCSTP instruction
NAME="${ARCH}: [FINCSTP]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9f7
pi 1
"
EXPECT="fincstp
"
run_test


# -------------------------------
# FINIT instruction
NAME="${ARCH}: [FINIT]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dbe3
pi 1
"
EXPECT="fninit
"
run_test


# -------------------------------
# FIST DWORD [EAX] instruction
NAME="${ARCH}: [FIST DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx db10
pi 1
"
EXPECT="fist dword [eax]
"
run_test


# -------------------------------
# FIST WORD [EAX] instruction
NAME="${ARCH}: [FIST WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx df10
pi 1
"
EXPECT="fist word [eax]
"
run_test


# -------------------------------
# FISTP DWORD [EAX] instruction
NAME="${ARCH}: [FISTP DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx db18
pi 1
"
EXPECT="fistp dword [eax]
"
run_test


# -------------------------------
# FISTP QWORD [EAX] instruction
NAME="${ARCH}: [FISTP QWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx df38
pi 1
"
EXPECT="fistp qword [eax]
"
run_test


# -------------------------------
# FISTP WORD [EAX] instruction
NAME="${ARCH}: [FISTP WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx df18
pi 1
"
EXPECT="fistp word [eax]
"
run_test


# -------------------------------
# FISTTP WORD [EAX] instruction
NAME="${ARCH}: [FISTTP WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx df08
pi 1
"
EXPECT="fisttp word [eax]
"
run_test


# -------------------------------
# FISUB DWORD [EAX] instruction
NAME="${ARCH}: [FISUB DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx da20
pi 1
"
EXPECT="fisub dword [eax]
"
run_test


# -------------------------------
# FISUB WORD [EAX] instruction
NAME="${ARCH}: [FISUB WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx de20
pi 1
"
EXPECT="fisub word [eax]
"
run_test


# -------------------------------
# FISUBR DWORD [EAX] instruction
NAME="${ARCH}: [FISUBR DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx da28
pi 1
"
EXPECT="fisubr dword [eax]
"
run_test


# -------------------------------
# FISUBR WORD [EAX] instruction
NAME="${ARCH}: [FISUBR WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx de28
pi 1
"
EXPECT="fisubr word [eax]
"
run_test


# -------------------------------
# FLD DWORD [EAX] instruction
NAME="${ARCH}: [FLD DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d900
pi 1
"
EXPECT="fld dword [eax]
"
run_test


# -------------------------------
# FLD QWORD [EAX] instruction
NAME="${ARCH}: [FLD QWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dd00
pi 1
"
EXPECT="fld qword [eax]
"
run_test


# -------------------------------
# FLD ST0 instruction
NAME="${ARCH}: [FLD ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9c0
pi 1
"
EXPECT="fld st0
"
run_test


# -------------------------------
# FLD TWORD [EAX] instruction
NAME="${ARCH}: [FLD TWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx db28
pi 1
"
EXPECT="fld tword [eax]
"
run_test


# -------------------------------
# FLD1 instruction
NAME="${ARCH}: [FLD1]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9e8
pi 1
"
EXPECT="fld1
"
run_test


# -------------------------------
# FLDCW WORD [EAX] instruction
NAME="${ARCH}: [FLDCW WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d928
pi 1
"
EXPECT="fldcw word [eax]
"
run_test


# -------------------------------
# FLDENV [EAX] instruction
NAME="${ARCH}: [FLDENV [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d920
pi 1
"
EXPECT="fldenv [eax]
"
run_test


# -------------------------------
# FLDL2E instruction
NAME="${ARCH}: [FLDL2E]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9ea
pi 1
"
EXPECT="fldl2e
"
run_test


# -------------------------------
# FLDL2T instruction
NAME="${ARCH}: [FLDL2T]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9e9
pi 1
"
EXPECT="fldl2t
"
run_test


# -------------------------------
# FLDLG2 instruction
NAME="${ARCH}: [FLDLG2]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9ec
pi 1
"
EXPECT="fldlg2
"
run_test


# -------------------------------
# FLDLN2 instruction
NAME="${ARCH}: [FLDLN2]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9ed
pi 1
"
EXPECT="fldln2
"
run_test


# -------------------------------
# FLDPI instruction
NAME="${ARCH}: [FLDPI]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9eb
pi 1
"
EXPECT="fldpi
"
run_test


# -------------------------------
# FLDZ instruction
NAME="${ARCH}: [FLDZ]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9ee
pi 1
"
EXPECT="fldz
"
run_test

# -------------------------------
# FMUL DWORD [EAX] instruction
NAME="${ARCH}: [FMUL DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d808
pi 1
"
EXPECT="fmul dword [eax]
"
run_test


# -------------------------------
# FMUL QWORD [EAX] instruction
NAME="${ARCH}: [FMUL QWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dc08
pi 1
"
EXPECT="fmul qword [eax]
"
run_test


# -------------------------------
# FMUL ST0, st0 instruction
NAME="${ARCH}: [FMUL ST0, st0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d8c8
pi 1
"
EXPECT="fmul st0, st0
"
run_test


# -------------------------------
# FMUL ST0, st0 instruction
NAME="${ARCH}: [FMUL ST0, st0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dcc8
pi 1
"
EXPECT="fmul st0, st0
"
run_test


# -------------------------------
# FMULP ST0, st0 instruction
NAME="${ARCH}: [FMULP ST0, st0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dec8
pi 1
"
EXPECT="fmulp st0, st0
"
run_test


# -------------------------------
# FCLEX instruction
BROKEN=1
NAME="${ARCH}: [FCLEX]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx 9bdbe2
pi 1
"
EXPECT="wait
fclex
"
run_test


# -------------------------------
# FCLEX instruction
NAME="${ARCH}: [FCLEX]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dbe2
pi 1
"
EXPECT="fclex
"
run_test


# -------------------------------
# FNDISI instruction
BROKEN=
NAME="${ARCH}: [FNDISI]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dbe1
pi 1
"
EXPECT="fndisi
"
run_test


# -------------------------------
# FNINIT instruction
BROKEN=1
NAME="${ARCH}: [FNINIT]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx 9bdbe3
pi 1
"
EXPECT="wait
fninit
"
run_test


# -------------------------------
# FNOP instruction
NAME="${ARCH}: [FNOP]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9d0
pi 1
"
EXPECT="fnop
"
run_test


# -------------------------------
# FNSAVE [EAX] instruction
NAME="${ARCH}: [FNSAVE [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx 9bdd30
pi 2
"
EXPECT="wait
fnsave [eax]
"
run_test


# -------------------------------
# FNSTCW WORD [EAX] instruction
NAME="${ARCH}: [FNSTCW WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx 9bd938
pi 2
"
EXPECT="wait
fnstcw word [eax]
"
run_test


# -------------------------------
# FNSTENV [EAX] instruction
NAME="${ARCH}: [FNSTENV [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx 9bd930
pi 2
"
EXPECT="wait
fnstenv [eax]
"
run_test


# -------------------------------
# FNSTSW WORD [EAX] instruction
NAME="${ARCH}: [FNSTSW WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx 9bdd38
pi 2
"
EXPECT="wait
fnstsw word [eax]
"
run_test


# -------------------------------
# FPATAN instruction
NAME="${ARCH}: [FPATAN]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9f3
pi 1
"
EXPECT="fpatan
"
run_test


# -------------------------------
# FPREM instruction
NAME="${ARCH}: [FPREM]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9f8
pi 1
"
EXPECT="fprem
"
run_test


# -------------------------------
# FPREM1 instruction
NAME="${ARCH}: [FPREM1]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9f5
pi 1
"
EXPECT="fprem1
"
run_test


# -------------------------------
# FPTAN instruction
NAME="${ARCH}: [FPTAN]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9f2
pi 1
"
EXPECT="fptan
"
run_test


# -------------------------------
# FRNDINT instruction
NAME="${ARCH}: [FRNDINT]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9fc
pi 1
"
EXPECT="frndint
"
run_test


# -------------------------------
# FRSTOR [EAX] instruction
NAME="${ARCH}: [FRSTOR [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dd20
pi 1
"
EXPECT="frstor [eax]
"
run_test


# -------------------------------
# FSAVE [EAX] instruction
NAME="${ARCH}: [FSAVE [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dd30
pi 1
"
EXPECT="fnsave [eax]
"
run_test


# -------------------------------
# FSCALE instruction
NAME="${ARCH}: [FSCALE]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9fd
pi 1
"
EXPECT="fscale
"
run_test


# -------------------------------
# FNSETPM instruction
BROKEN=
NAME="${ARCH}: [FNSETPM]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dbe4
pi 1
"
EXPECT="fnsetpm
"
run_test


# -------------------------------
# FSIN instruction
NAME="${ARCH}: [FSIN]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9fe
pi 1
"
EXPECT="fsin
"
run_test


# -------------------------------
# FSINCOS instruction
NAME="${ARCH}: [FSINCOS]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9fb
pi 1
"
EXPECT="fsincos
"
run_test


# -------------------------------
# FSQRT instruction
NAME="${ARCH}: [FSQRT]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9fa
pi 1
"
EXPECT="fsqrt
"
run_test


# -------------------------------
# FST DWORD [EAX] instruction
NAME="${ARCH}: [FST DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d910
pi 1
"
EXPECT="fst dword [eax]
"
run_test


# -------------------------------
# FST QWORD [EAX] instruction
NAME="${ARCH}: [FST QWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dd10
pi 1
"
EXPECT="fst qword [eax]
"
run_test


# -------------------------------
# FST ST0 instruction
NAME="${ARCH}: [FST ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx ddd0
pi 1
"
EXPECT="fst st0
"
run_test


# -------------------------------
# FSTCW WORD [EAX] instruction
NAME="${ARCH}: [FSTCW WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d938
pi 1
"
EXPECT="fnstcw word [eax]
"
run_test


# -------------------------------
# FSTENV [EAX] instruction
NAME="${ARCH}: [FSTENV [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d930
pi 1
"
EXPECT="fnstenv [eax]
"
run_test


# -------------------------------
# FSTP DWORD [EAX] instruction
NAME="${ARCH}: [FSTP DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d918
pi 1
"
EXPECT="fstp dword [eax]
"
run_test


# -------------------------------
# FSTP QWORD [EAX] instruction
NAME="${ARCH}: [FSTP QWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dd18
pi 1
"
EXPECT="fstp qword [eax]
"
run_test


# -------------------------------
# FSTP ST0 instruction
NAME="${ARCH}: [FSTP ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx ddd8
pi 1
"
EXPECT="fstp st0
"
run_test


# -------------------------------
# FSTP TWORD [EAX] instruction
NAME="${ARCH}: [FSTP TWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx db38
pi 1
"
EXPECT="fstp tword [eax]
"
run_test


# -------------------------------
# FSTSW WORD [EAX] instruction
NAME="${ARCH}: [FSTSW WORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dd38
pi 2
"
EXPECT="fnstsw word [eax]
add [eax], al
"
run_test


# -------------------------------
# FSUB DWORD [EAX] instruction
NAME="${ARCH}: [FSUB DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d820
pi 1
"
EXPECT="fsub dword [eax]
"
run_test


# -------------------------------
# FSUB QWORD [EAX] instruction
NAME="${ARCH}: [FSUB QWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dc20
pi 1
"
EXPECT="fsub qword [eax]
"
run_test


# -------------------------------
# FSUB ST0, st0 instruction
NAME="${ARCH}: [FSUB ST0, st0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d8e0
pi 1
"
EXPECT="fsub st0, st0
"
run_test


# -------------------------------
# FSUBP ST0, st0 instruction
NAME="${ARCH}: [FSUBP ST0, st0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dee8
pi 1
"
EXPECT="fsubp st0, st0
"
run_test


# -------------------------------
# FSUBR DWORD [EAX] instruction
NAME="${ARCH}: [FSUBR DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d828
pi 1
"
EXPECT="fsubr dword [eax]
"
run_test


# -------------------------------
# FSUBR QWORD [EAX] instruction
NAME="${ARCH}: [FSUBR QWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dc28
pi 1
"
EXPECT="fsubr qword [eax]
"
run_test


# -------------------------------
# FSUBR ST0, st0 instruction
NAME="${ARCH}: [FSUBR ST0, st0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d8e8
pi 1
"
EXPECT="fsubr st0, st0
"
run_test


# -------------------------------
# FSUBRP ST0, st0 instruction
NAME="${ARCH}: [FSUBRP ST0, st0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dee0
pi 1
"
EXPECT="fsubrp st0, st0
"
run_test


# -------------------------------
# FTST instruction
NAME="${ARCH}: [FTST]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9e4
pi 1
"
EXPECT="ftst
"
run_test


# -------------------------------
# FUCOM ST0 instruction
NAME="${ARCH}: [FUCOM ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dde0
pi 1
"
EXPECT="fucom st0
"
run_test


# -------------------------------
# FUCOMI ST0, st0 instruction
NAME="${ARCH}: [FUCOMI ST0, st0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dbe8
pi 1
"
EXPECT="fucomi st0, st0
"
run_test


# -------------------------------
# FUCOMIP ST0 instruction
NAME="${ARCH}: [FUCOMIP ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dfe8
pi 1
"
EXPECT="fucomip st0, st0
"
run_test


# -------------------------------
# FUCOMP ST0 instruction
NAME="${ARCH}: [FUCOMP ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dde8
pi 1
"
EXPECT="fucomp st0
"
run_test


# -------------------------------
# FUCOMPP instruction
NAME="${ARCH}: [FUCOMPP]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dae9
pi 1
"
EXPECT="fucompp
"
run_test


# -------------------------------
# FXAM instruction
NAME="${ARCH}: [FXAM]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9e5
pi 1
"
EXPECT="fxam
"
run_test


# -------------------------------
# FXCH ST0 instruction
NAME="${ARCH}: [FXCH ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9c8
pi 1
"
EXPECT="fxch st0, st0
"
run_test


# -------------------------------
# FXTRACT instruction
NAME="${ARCH}: [FXTRACT]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9f4
pi 1
"
EXPECT="fxtract
"
run_test


# -------------------------------
# FYL2X instruction
NAME="${ARCH}: [FYL2X]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9f1
pi 1
"
EXPECT="fyl2x
"
run_test


# -------------------------------
# FYL2XP1 instruction
NAME="${ARCH}: [FYL2XP1]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9f9
pi 1
"
EXPECT="fyl2xp1
"
run_test



# -------------------------------
# WAIT instruction
NAME="${ARCH}: [WAIT]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx 9b
pi 1
"
EXPECT="wait
"
run_test

# -------------------------------
# FSTP1 ST0 instruction
NAME="${ARCH}: [FSTP1 ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx d9d8
pi 1
"
EXPECT="fstp1 st0
"
run_test


# -------------------------------
# FCOM2 instruction
NAME="${ARCH}: [FCOM2]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dcd0
pi 1
"
EXPECT="fcom2 st0
"
run_test


# -------------------------------
# FCOMP3 instruction
NAME="${ARCH}: [FCOMP3]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dcd8
pi 1
"
EXPECT="fcomp3 st0
"
run_test


# -------------------------------
# FXCH4 ST0 instruction
NAME="${ARCH}: [FXCH4 ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx ddc8
pi 1
"
EXPECT="fxch4 st0
"
run_test


# -------------------------------
# FCOMP5 ST0 instruction
NAME="${ARCH}: [FCOMP5 ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx ded0
pi 1
"
EXPECT="fcomp5 st0
"
run_test


# -------------------------------
# FXCH7 ST0 instruction
NAME="${ARCH}: [FXCH7 ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dfc8
pi 1
"
EXPECT="fxch7 st0
"
run_test


# -------------------------------
# FSTP8 ST0 instruction
NAME="${ARCH}: [FSTP8 ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dfd0
pi 1
"
EXPECT="fstp8 st0
"
run_test


# -------------------------------
# FSTP9 ST0 instruction
NAME="${ARCH}: [FSTP9 ST0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx dfd8
pi 1
"
EXPECT="fstp9 st0
"
run_test


# -------------------------------
# NOT DWORD [EAX] instruction
NAME="${ARCH}: [NOT DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx f710
pi 1
"
EXPECT="not dword [eax]
"
run_test


# -------------------------------
# NEG DWORD [EAX] instruction
NAME="${ARCH}: [NEG DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx f718
pi 1
"
EXPECT="neg dword [eax]
"
run_test


# -------------------------------
# MUL DWORD [EAX] instruction
NAME="${ARCH}: [MUL DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx f720
pi 1
"
EXPECT="mul dword [eax]
"
run_test


# -------------------------------
# IMUL DWORD [EAX] instruction
NAME="${ARCH}: [IMUL DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx f728
pi 1
"
EXPECT="imul dword [eax]
"
run_test


# -------------------------------
# DIV DWORD [EAX] instruction
NAME="${ARCH}: [DIV DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx f730
pi 1
"
EXPECT="div dword [eax]
"
run_test


# -------------------------------
# IDIV DWORD [EAX] instruction
NAME="${ARCH}: [IDIV DWORD [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx f738
pi 1
"
EXPECT="idiv dword [eax]
"
run_test


# -------------------------------
# ROL BYTE [EAX], 0X0 instruction
NAME="${ARCH}: [ROL BYTE [EAX], 0X0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c00000
pi 1
"
EXPECT="rol byte [eax], 0x0
"
run_test


# -------------------------------
# ROR BYTE [EAX], 0X0 instruction
NAME="${ARCH}: [ROR BYTE [EAX], 0X0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c00800
pi 1
"
EXPECT="ror byte [eax], 0x0
"
run_test


# -------------------------------
# RCL BYTE [EAX], 0X0 instruction
NAME="${ARCH}: [RCL BYTE [EAX], 0X0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c01000
pi 1
"
EXPECT="rcl byte [eax], 0x0
"
run_test


# -------------------------------
# RCR BYTE [EAX], 0X0 instruction
NAME="${ARCH}: [RCR BYTE [EAX], 0X0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c01800
pi 1
"
EXPECT="rcr byte [eax], 0x0
"
run_test


# -------------------------------
# SHL BYTE [EAX], 0X0 instruction
NAME="${ARCH}: [SHL BYTE [EAX], 0X0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c02000
pi 1
"
EXPECT="shl byte [eax], 0x0
"
run_test


# -------------------------------
# SHR BYTE [EAX], 0X0 instruction
NAME="${ARCH}: [SHR BYTE [EAX], 0X0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c02800
pi 1
"
EXPECT="shr byte [eax], 0x0
"
run_test


# -------------------------------
# SHL instruction
NAME="${ARCH}: [SHL]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c03000
pi 1
"
EXPECT="shl byte [eax], 0x0
"
run_test


# -------------------------------
# SAR BYTE [EAX], 0X0 instruction
NAME="${ARCH}: [SAR BYTE [EAX], 0X0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c03800
pi 1
"
EXPECT="sar byte [eax], 0x0
"
run_test


# -------------------------------
# ROL DWORD [EAX], 0X0 instruction
NAME="${ARCH}: [ROL DWORD [EAX], 0X0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c10000
pi 1
"
EXPECT="rol dword [eax], 0x0
"
run_test


# -------------------------------
# ROR DWORD [EAX], 0X0 instruction
NAME="${ARCH}: [ROR DWORD [EAX], 0X0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c10800
pi 1
"
EXPECT="ror dword [eax], 0x0
"
run_test


# -------------------------------
# RCL DWORD [EAX], 0X0 instruction
NAME="${ARCH}: [RCL DWORD [EAX], 0X0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c11000
pi 1
"
EXPECT="rcl dword [eax], 0x0
"
run_test


# -------------------------------
# RCR DWORD [EAX], 0X0 instruction
NAME="${ARCH}: [RCR DWORD [EAX], 0X0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c11800
pi 1
"
EXPECT="rcr dword [eax], 0x0
"
run_test


# -------------------------------
# SHL DWORD [EAX], 0X0 instruction
NAME="${ARCH}: [SHL DWORD [EAX], 0X0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c12000
pi 1
"
EXPECT="shl dword [eax], 0x0
"
run_test


# -------------------------------
# SHR DWORD [EAX], 0X0 instruction
NAME="${ARCH}: [SHR DWORD [EAX], 0X0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c12800
pi 1
"
EXPECT="shr dword [eax], 0x0
"
run_test


# -------------------------------
# SAL = SHL instruction
NAME="${ARCH}: [SAL = SHL]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c13000
pi 1
"
EXPECT="shl dword [eax], 0x0
"
run_test


# -------------------------------
# SAR DWORD [EAX], 0X0 instruction
NAME="${ARCH}: [SAR DWORD [EAX], 0X0]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx c13800
pi 1
"
EXPECT="sar dword [eax], 0x0
"
run_test


# -------------------------------
# NOP [EAX] instruction
NAME="${ARCH}: [NOP [EAX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx 0f1f00
pi 1
"
EXPECT="nop [eax]
"
run_test


# -------------------------------
# NOP [ECX] instruction
NAME="${ARCH}: [NOP [ECX]]"
FILE=malloc://32
CMDS="
e asm.arch=${ARCH}
e asm.bits=32
wx 0f1f01
pi 1
"
EXPECT="nop [ecx]
"
run_test
done
