INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.srcs/sources_1/ip/fc_sram_32x131072/sim/fc_sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/build/layer_tb/fc_tb/fc_tb.srcs/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_module
WARNING: [VRFC 10-3380] identifier 'read_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:55]
WARNING: [VRFC 10-3380] identifier 'cal_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:56]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:57]
WARNING: [VRFC 10-3380] identifier 'bram_addr' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:58]
WARNING: [VRFC 10-3380] identifier 'INPUT_SIZE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:59]
WARNING: [VRFC 10-3380] identifier 'OUTPUT_SIZE' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:60]
WARNING: [VRFC 10-3380] identifier 'send_bram_counter' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:61]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:129]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:130]
WARNING: [VRFC 10-3380] identifier 'send_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:131]
WARNING: [VRFC 10-3380] identifier 'cal_state' is used before its declaration [C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/modules/fc_module/fc_module.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jsangwook/Desktop/DSD_Project/dsd-final-project-team11/src/tb/fc/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
