---
layout: default
title: ä»˜éŒ² 5a.1ï½œä»•æ§˜æ›¸ã®å…·ä½“ä¾‹ï¼ˆæ•™è‚²ç”¨ã‚µãƒ³ãƒ—ãƒ« 3ç¨®ï¼‰
---

# ğŸ“ ä»˜éŒ² 5a.1 : ä»•æ§˜æ›¸ã®å…·ä½“ä¾‹ï¼ˆæ•™è‚²ç”¨ã‚µãƒ³ãƒ—ãƒ« 3ç¨®ï¼‰  
**Appendix 5a.1 : Example Specification Documents (3 Educational Samples)**

---

## ğŸ“ ã‚µãƒ³ãƒ—ãƒ«1ï¼šå°å‹ãƒã‚¤ã‚³ãƒ³SoC  
**Sample 1: Compact MCU SoC**

| é …ç›® / Item | æ—¥æœ¬èª | English |
|-------------|--------|---------|
| **ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆå** | æ•™è‚²ç”¨ã‚»ãƒ³ã‚µé€£æºãƒã‚¤ã‚³ãƒ³SoC | Educational Sensor-Interface MCU SoC |
| **ç›®çš„** | ã‚»ãƒ³ã‚µä¿¡å·ã®å–å¾—ãƒ»å‡¦ç†ãƒ»PCé€ä¿¡ã‚’çµ±åˆ | Integrate sensor data acquisition, processing, and PC transmission |
| **æ©Ÿèƒ½è¦ä»¶** | - IÂ²Cå¤–éƒ¨ã‚»ãƒ³ã‚µå…¥åŠ›<br>- 16bit ALU<br>- UARTé€šä¿¡ | - IÂ²C external sensor input<br>- 16-bit ALU<br>- UART communication |
| **æ€§èƒ½è¦ä»¶** | 50 MHz, UART 115200 bps, æ¶ˆè²»é›»åŠ›200 mWä»¥ä¸‹ | 50 MHz, UART 115200 bps, â‰¤ 200 mW power |
| **åˆ¶ç´„æ¡ä»¶** | FPGA (Artix-7 100T), 3.3V/1.8V, Sky130äº’æ› | FPGA (Artix-7 100T), 3.3V/1.8V, Sky130 compatible |
| **ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹** | UART, IÂ²C, AMBA-APB, SRAM 32KB | UART, IÂ²C, AMBA-APB, SRAM 32KB |
| **è©•ä¾¡æ–¹æ³•** | FPGAå‹•ä½œç¢ºèªã€UARTãƒ­ã‚°å–å¾—ã€æ¶ˆè²»é›»åŠ›æ¸¬å®š | FPGA verification, UART log, power measurement |
| **æ‹¡å¼µæ€§** | SPIè¿½åŠ ã€ALU32bitåŒ– | Add SPI, expand ALU to 32-bit |

---

## ğŸ–¼ ã‚µãƒ³ãƒ—ãƒ«2ï¼šç”»åƒå‡¦ç†å‘ã‘SoC  
**Sample 2: Image Processing SoC**

| é …ç›® / Item | æ—¥æœ¬èª | English |
|-------------|--------|---------|
| **ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆå** | æ•™è‚²ç”¨ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ ç”»åƒå‡¦ç†SoC | Educational Real-Time Image Processing SoC |
| **ç›®çš„** | ã‚«ãƒ¡ãƒ©å…¥åŠ›ã‚’ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ å‡¦ç†ã—ã¦è¡¨ç¤º | Real-time processing of camera input and display output |
| **æ©Ÿèƒ½è¦ä»¶** | - CMOSã‚«ãƒ¡ãƒ©å…¥åŠ›ï¼ˆMIPI CSI-2ï¼‰<br>- RGB to Grayscaleå¤‰æ›<br>- VGAå‡ºåŠ› | - CMOS camera input (MIPI CSI-2)<br>- RGB to Grayscale conversion<br>- VGA output |
| **æ€§èƒ½è¦ä»¶** | 100 MHzå‹•ä½œ, ãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¬ãƒ¼ãƒˆ30fps | 100 MHz, 30 fps frame rate |
| **åˆ¶ç´„æ¡ä»¶** | FPGA (Zynq-7020), DDR3 512MB | FPGA (Zynq-7020), DDR3 512MB |
| **ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹** | MIPI CSI-2, VGA, AXI4, DDR3 | MIPI CSI-2, VGA, AXI4, DDR3 |
| **è©•ä¾¡æ–¹æ³•** | å‹•ç”»å…¥åŠ›â†’å‡¦ç†â†’å‡ºåŠ›ã®ä¸€é€£å‹•ä½œã‚’è¨ˆæ¸¬ | End-to-end video processing test |
| **æ‹¡å¼µæ€§** | OpenCVé€£æºã€ã‚¨ãƒƒã‚¸æ¤œå‡ºæ©Ÿèƒ½è¿½åŠ  | OpenCV integration, edge detection |

---

## âš¡ ã‚µãƒ³ãƒ—ãƒ«3ï¼šé«˜é€Ÿé€šä¿¡SoC  
**Sample 3: High-Speed Communication SoC**

| é …ç›® / Item | æ—¥æœ¬èª | English |
|-------------|--------|---------|
| **ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆå** | æ•™è‚²ç”¨é«˜é€Ÿé€šä¿¡FPGA SoC | Educational High-Speed Communication FPGA SoC |
| **ç›®çš„** | é«˜é€Ÿã‚·ãƒªã‚¢ãƒ«é€šä¿¡ãƒªãƒ³ã‚¯ã‚’ç”¨ã„ãŸãƒ‡ãƒ¼ã‚¿è»¢é€æ¤œè¨¼ | Verify high-speed serial link for data transfer |
| **æ©Ÿèƒ½è¦ä»¶** | - 10GbEå¯¾å¿œMAC<br>- DMAã‚¨ãƒ³ã‚¸ãƒ³<br>- CRCã‚¨ãƒ©ãƒ¼ãƒã‚§ãƒƒã‚¯ | - 10GbE MAC<br>- DMA engine<br>- CRC error check |
| **æ€§èƒ½è¦ä»¶** | 156.25 MHzãƒªãƒ•ã‚¡ãƒ¬ãƒ³ã‚¹ã‚¯ãƒ­ãƒƒã‚¯, 10Gbpsãƒªãƒ³ã‚¯ | 156.25 MHz ref clock, 10 Gbps link |
| **åˆ¶ç´„æ¡ä»¶** | FPGA (Kintex-7), SFP+ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ« | FPGA (Kintex-7), SFP+ module |
| **ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹** | 10GbE (XAUI), AXI4-Stream, DDR4 | 10GbE (XAUI), AXI4-Stream, DDR4 |
| **è©•ä¾¡æ–¹æ³•** | é€£ç¶šãƒ‡ãƒ¼ã‚¿è»¢é€é€Ÿåº¦ãƒ»ã‚¨ãƒ©ãƒ¼ç‡æ¸¬å®š | Measure sustained throughput & BER |
| **æ‹¡å¼µæ€§** | æš—å·åŒ–ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«è¿½åŠ  | Add encryption module |

---

## ğŸ“Œ ä½œæˆæ™‚ã®å…±é€šãƒã‚¤ãƒ³ãƒˆ

1. **å¿…é ˆè¦ä»¶ãƒ»æ€§èƒ½ã‚’æ˜ç¢ºã«æ•°å€¤ã§ç¤ºã™**  
2. **è©•ä¾¡æ–¹æ³•ã‚’ä»•æ§˜æ›¸ã«å«ã‚ã‚‹**  
3. **æ‹¡å¼µæ€§ã®è¨˜è¿°ã§å°†æ¥æ€§ã‚’ç¤ºã™**  

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯

- [ç¬¬5a.1ç¯€ï¼šä»•æ§˜ç­–å®šã®ãƒ—ãƒ­ã‚»ã‚¹](../5a.1_spec_process.md)  
- [ç¬¬5aç«  README](../README.md)  

---

## ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œAuthor & License

| é …ç›® / Item | å†…å®¹ / Details |
|-------------|----------------|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **GitHub** | [Samizo-AITL](https://github.com/Samizo-AITL) |
| **Email** | [shin3t72@gmail.com](mailto:shin3t72@gmail.com) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | MIT Licenseï¼ˆå†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼‰<br>Redistribution and modification allowed |
