// Seed: 2297450345
module module_0 (
    input  wand id_0,
    input  wire id_1,
    input  tri0 id_2,
    output wire id_3,
    input  tri0 id_4,
    output wand id_5
);
endmodule
module module_1 (
    inout wand id_0,
    input wor  id_1,
    input wor  id_2
);
  assign id_0 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  wor   id_3,
    output tri1  id_4,
    input  tri1  id_5
);
  assign id_4 = -1'd0;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
