Warning: Design 'vsdcaravel' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : vsdcaravel
Version: T-2022.03-SP5
Date   : Sun Dec 14 13:21:20 2025
****************************************

Library(s) Used:

    tsl18fs120_scl_ff (File: /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db)
    gtech (File: /home/Synopsys/tools/syn/T-2022.03-SP5/libraries/syn/gtech.db)
    tsl18cio250_max (File: /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_max.db)

Number of ports:                        37217
Number of nets:                         94481
Number of cells:                        62318
Number of combinational cells:          48142
Number of sequential cells:              8884
Number of macros/black boxes:              16
Number of buf/inv:                       6629
Number of references:                       7

Combinational area:              20308.710337
Buf/Inv area:                    11759.330294
Noncombinational area:            5077.660156
Macro/Black Box area:              100.320000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 25486.690493
Total area:                 undefined

Information: This design contains unmapped logic. (RPT-7)
Information: This design contains black box (unknown) components. (RPT-8)
1
