;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @1, <6
	ADD @127, 106
	SLT @1, <6
	SLT @1, <6
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SLT 0, @42
	SPL -100, -300
	SUB @127, 106
	SLT 0, @42
	SLT 0, @42
	SPL <127, 106
	CMP -7, <-420
	SUB 1, 21
	CMP -7, <-420
	SUB 210, 10
	DJN <1, 0
	SUB 210, 10
	MOV -7, <-20
	DJN <1, 0
	SPL 0, #2
	SPL -100, -300
	MOV -7, <-20
	ADD 10, 9
	SUB @121, 103
	SUB @121, 103
	MOV 0, @42
	SUB @127, 106
	ADD 10, 9
	SUB #0, @0
	SUB #0, @0
	SPL -100, -300
	SUB @127, 106
	DAT #0, <2
	SPL <-1, @-20
	SUB -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	SUB @127, 100
	SUB @127, 100
	SPL 0, #2
	SUB @127, 106
	SPL 0, #2
	CMP -7, <-420
	DJN -1, @-20
	MOV -1, <-20
