Release 13.2 - xst O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: dlx_toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dlx_toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dlx_toplevel"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : dlx_toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_proc_fsm.vhd" in Library work.
Entity <rtg_proc_fsm> compiled.
Entity <rtg_proc_fsm> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_register_w1.vhd" in Library work.
Entity <rtg_register_w1> compiled.
Entity <rtg_register_w1> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_register_w2.vhd" in Library work.
Entity <rtg_register_w2> compiled.
Entity <rtg_register_w2> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_register_w32.vhd" in Library work.
Entity <rtg_register_w32> compiled.
Entity <rtg_register_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_register_w64.vhd" in Library work.
Entity <rtg_register_w64> compiled.
Entity <rtg_register_w64> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_register_w14.vhd" in Library work.
Entity <rtg_register_w14> compiled.
Entity <rtg_register_w14> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_pcu_w32.vhd" in Library work.
Entity <fhm_pcu_w32_add32> compiled.
Entity <fhm_pcu_w32_add32> (Architecture <synthesis>) compiled.
Entity <fhm_pcu_w32_reg32> compiled.
Entity <fhm_pcu_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_pcu_w32> compiled.
Entity <fhm_pcu_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_register_w32.vhd" in Library work.
Entity <fhm_register_w32> compiled.
Entity <fhm_register_w32> (Architecture <logic>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_mifu_w32_00.vhd" in Library work.
Entity <fhm_mifu_w32_00> compiled.
Entity <fhm_mifu_w32_00> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_mifu_w32_01.vhd" in Library work.
Entity <fhm_mifu_w32_01> compiled.
Entity <fhm_mifu_w32_01> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_alu_w32.vhd" in Library work.
Entity <fhm_alu_w32_add> compiled.
Entity <fhm_alu_w32_add> (Architecture <synthesis>) compiled.
Entity <fhm_alu_w32> compiled.
Entity <fhm_alu_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_multiplier_w32.vhd" in Library work.
Entity <fhm_multiplier_w32_reg1> compiled.
Entity <fhm_multiplier_w32_reg1> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_add32> compiled.
Entity <fhm_multiplier_w32_add32> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_add64> compiled.
Entity <fhm_multiplier_w32_add64> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_reg32> compiled.
Entity <fhm_multiplier_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_reg64> compiled.
Entity <fhm_multiplier_w32_reg64> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_smul> compiled.
Entity <fhm_multiplier_w32_smul> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_tconv32> compiled.
Entity <fhm_multiplier_w32_tconv32> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_tconv64> compiled.
Entity <fhm_multiplier_w32_tconv64> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32> compiled.
Entity <fhm_multiplier_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_divider_w32.vhd" in Library work.
Entity <fhm_divider_w32_add32> compiled.
Entity <fhm_divider_w32_add32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_reg32> compiled.
Entity <fhm_divider_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_reg1> compiled.
Entity <fhm_divider_w32_reg1> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_lsftreg32> compiled.
Entity <fhm_divider_w32_lsftreg32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_sdiv32> compiled.
Entity <fhm_divider_w32_sdiv32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_tconv32> compiled.
Entity <fhm_divider_w32_tconv32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32> compiled.
Entity <fhm_divider_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_extender_w8.vhd" in Library work.
Entity <fhm_extender_w8> compiled.
Entity <fhm_extender_w8> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_extender_w16.vhd" in Library work.
Entity <fhm_extender_w16> compiled.
Entity <fhm_extender_w16> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_extender_w26.vhd" in Library work.
Entity <fhm_extender_w26> compiled.
Entity <fhm_extender_w26> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_shifter_w32.vhd" in Library work.
Entity <fhm_shifter_w32> compiled.
Entity <fhm_shifter_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_wire_in_w1.vhd" in Library work.
Entity <fhm_wire_in_w1> compiled.
Entity <fhm_wire_in_w1> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_wire_out_w1.vhd" in Library work.
Entity <fhm_wire_out_w1> compiled.
Entity <fhm_wire_out_w1> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_fwu_w32.vhd" in Library work.
Entity <fhm_fwu_w32> compiled.
Entity <fhm_fwu_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_dummy_register_w32.vhd" in Library work.
Entity <fhm_dummy_register_w32> compiled.
Entity <fhm_dummy_register_w32> (Architecture <logic>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_browregfile_w32.vhd" in Library work.
Entity <flag_reg5> compiled.
Entity <flag_reg5> (Architecture <synthesis>) compiled.
Entity <status_reg27> compiled.
Entity <status_reg27> (Architecture <synthesis>) compiled.
Entity <fhm_browregfile_w32_reg32> compiled.
Entity <fhm_browregfile_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_browregfile_w32> compiled.
Entity <fhm_browregfile_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_controller.vhd" in Library work.
Entity <rtg_controller> compiled.
Entity <rtg_controller> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_mux2to1_w32.vhd" in Library work.
Entity <rtg_mux2to1_w32> compiled.
Entity <rtg_mux2to1_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_mux3to1_w32.vhd" in Library work.
Entity <rtg_mux3to1_w32> compiled.
Entity <rtg_mux3to1_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_mux2to1_w5.vhd" in Library work.
Entity <rtg_mux2to1_w5> compiled.
Entity <rtg_mux2to1_w5> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_mux12to1_w32.vhd" in Library work.
Entity <rtg_mux12to1_w32> compiled.
Entity <rtg_mux12to1_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_mux5to1_w5.vhd" in Library work.
Entity <rtg_mux5to1_w5> compiled.
Entity <rtg_mux5to1_w5> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_mux3to1_w5.vhd" in Library work.
Entity <rtg_mux3to1_w5> compiled.
Entity <rtg_mux3to1_w5> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_register_w5.vhd" in Library work.
Entity <rtg_register_w5> compiled.
Entity <rtg_register_w5> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/BrownieSTD32.vhd" in Library work.
Entity <BrownieSTD32> compiled.
Entity <BrownieSTD32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/dlx_toplevel.vhd" in Library work.
Entity <dlx_toplevel> compiled.
Entity <dlx_toplevel> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <dlx_toplevel> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <BrownieSTD32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <fhm_pcu_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_register_w32> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <fhm_mifu_w32_00> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_mifu_w32_01> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_alu_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_extender_w8> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_extender_w16> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_extender_w26> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_shifter_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_wire_in_w1> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_wire_out_w1> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_fwu_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_dummy_register_w32> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <fhm_browregfile_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <rtg_controller> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux2to1_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux3to1_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux2to1_w5> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux12to1_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux5to1_w5> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux3to1_w5> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w5> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <fhm_pcu_w32_add32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_pcu_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_alu_w32_add> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_reg1> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_tconv32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_smul> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_tconv64> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_tconv32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_sdiv32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_reg1> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <flag_reg5> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <status_reg27> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_browregfile_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <rtg_proc_fsm> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w1> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w2> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w64> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w14> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <fhm_multiplier_w32_add32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_add64> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_reg64> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_add32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_lsftreg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_reg1> in library <work> (architecture <synthesis>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dlx_toplevel> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/dlx_toplevel.vhd" line 113: Instantiating black box module <brom_im>.
WARNING:Xst:2211 - "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/dlx_toplevel.vhd" line 120: Instantiating black box module <bram_dm>.
Entity <dlx_toplevel> analyzed. Unit <dlx_toplevel> generated.

Analyzing Entity <BrownieSTD32> in library <work> (Architecture <RTL>).
Entity <BrownieSTD32> analyzed. Unit <BrownieSTD32> generated.

Analyzing Entity <fhm_pcu_w32> in library <work> (Architecture <synthesis>).
WARNING:Xst:753 - "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_pcu_w32.vhd" line 165: Unconnected output port 'cout' of component 'fhm_pcu_w32_add32'.
Entity <fhm_pcu_w32> analyzed. Unit <fhm_pcu_w32> generated.

Analyzing Entity <fhm_pcu_w32_add32> in library <work> (Architecture <synthesis>).
Entity <fhm_pcu_w32_add32> analyzed. Unit <fhm_pcu_w32_add32> generated.

Analyzing Entity <fhm_pcu_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_pcu_w32_reg32> analyzed. Unit <fhm_pcu_w32_reg32> generated.

Analyzing Entity <fhm_register_w32> in library <work> (Architecture <logic>).
Entity <fhm_register_w32> analyzed. Unit <fhm_register_w32> generated.

Analyzing Entity <fhm_mifu_w32_00> in library <work> (Architecture <synthesis>).
Entity <fhm_mifu_w32_00> analyzed. Unit <fhm_mifu_w32_00> generated.

Analyzing Entity <fhm_mifu_w32_01> in library <work> (Architecture <synthesis>).
Entity <fhm_mifu_w32_01> analyzed. Unit <fhm_mifu_w32_01> generated.

Analyzing Entity <fhm_alu_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_alu_w32> analyzed. Unit <fhm_alu_w32> generated.

Analyzing Entity <fhm_alu_w32_add> in library <work> (Architecture <synthesis>).
Entity <fhm_alu_w32_add> analyzed. Unit <fhm_alu_w32_add> generated.

Analyzing Entity <fhm_multiplier_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32> analyzed. Unit <fhm_multiplier_w32> generated.

Analyzing Entity <fhm_multiplier_w32_reg1> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_reg1> analyzed. Unit <fhm_multiplier_w32_reg1> generated.

Analyzing Entity <fhm_multiplier_w32_tconv32> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_tconv32> analyzed. Unit <fhm_multiplier_w32_tconv32> generated.

Analyzing Entity <fhm_multiplier_w32_add32> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_add32> analyzed. Unit <fhm_multiplier_w32_add32> generated.

Analyzing Entity <fhm_multiplier_w32_smul> in library <work> (Architecture <synthesis>).
WARNING:Xst:753 - "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_multiplier_w32.vhd" line 350: Unconnected output port 'cout' of component 'fhm_multiplier_w32_add64'.
Entity <fhm_multiplier_w32_smul> analyzed. Unit <fhm_multiplier_w32_smul> generated.

Analyzing Entity <fhm_multiplier_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_reg32> analyzed. Unit <fhm_multiplier_w32_reg32> generated.

Analyzing Entity <fhm_multiplier_w32_add64> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_add64> analyzed. Unit <fhm_multiplier_w32_add64> generated.

Analyzing Entity <fhm_multiplier_w32_reg64> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_reg64> analyzed. Unit <fhm_multiplier_w32_reg64> generated.

Analyzing Entity <fhm_multiplier_w32_tconv64> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_tconv64> analyzed. Unit <fhm_multiplier_w32_tconv64> generated.

Analyzing Entity <fhm_divider_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32> analyzed. Unit <fhm_divider_w32> generated.

Analyzing Entity <fhm_divider_w32_tconv32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_tconv32> analyzed. Unit <fhm_divider_w32_tconv32> generated.

Analyzing Entity <fhm_divider_w32_add32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_add32> analyzed. Unit <fhm_divider_w32_add32> generated.

Analyzing Entity <fhm_divider_w32_sdiv32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_sdiv32> analyzed. Unit <fhm_divider_w32_sdiv32> generated.

Analyzing Entity <fhm_divider_w32_lsftreg32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_lsftreg32> analyzed. Unit <fhm_divider_w32_lsftreg32> generated.

Analyzing Entity <fhm_divider_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_reg32> analyzed. Unit <fhm_divider_w32_reg32> generated.

Analyzing Entity <fhm_divider_w32_reg1> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_reg1> analyzed. Unit <fhm_divider_w32_reg1> generated.

Analyzing Entity <fhm_extender_w8> in library <work> (Architecture <synthesis>).
Entity <fhm_extender_w8> analyzed. Unit <fhm_extender_w8> generated.

Analyzing Entity <fhm_extender_w16> in library <work> (Architecture <synthesis>).
Entity <fhm_extender_w16> analyzed. Unit <fhm_extender_w16> generated.

Analyzing Entity <fhm_extender_w26> in library <work> (Architecture <synthesis>).
Entity <fhm_extender_w26> analyzed. Unit <fhm_extender_w26> generated.

Analyzing Entity <fhm_shifter_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_shifter_w32> analyzed. Unit <fhm_shifter_w32> generated.

Analyzing Entity <fhm_wire_in_w1> in library <work> (Architecture <synthesis>).
Entity <fhm_wire_in_w1> analyzed. Unit <fhm_wire_in_w1> generated.

Analyzing Entity <fhm_wire_out_w1> in library <work> (Architecture <synthesis>).
Entity <fhm_wire_out_w1> analyzed. Unit <fhm_wire_out_w1> generated.

Analyzing Entity <fhm_fwu_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_fwu_w32> analyzed. Unit <fhm_fwu_w32> generated.

Analyzing Entity <fhm_dummy_register_w32> in library <work> (Architecture <logic>).
Entity <fhm_dummy_register_w32> analyzed. Unit <fhm_dummy_register_w32> generated.

Analyzing Entity <fhm_browregfile_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_browregfile_w32> analyzed. Unit <fhm_browregfile_w32> generated.

Analyzing Entity <flag_reg5> in library <work> (Architecture <synthesis>).
Entity <flag_reg5> analyzed. Unit <flag_reg5> generated.

Analyzing Entity <status_reg27> in library <work> (Architecture <synthesis>).
Entity <status_reg27> analyzed. Unit <status_reg27> generated.

Analyzing Entity <fhm_browregfile_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_browregfile_w32_reg32> analyzed. Unit <fhm_browregfile_w32_reg32> generated.

Analyzing Entity <rtg_controller> in library <work> (Architecture <RTL>).
Entity <rtg_controller> analyzed. Unit <rtg_controller> generated.

Analyzing Entity <rtg_proc_fsm> in library <work> (Architecture <RTL>).
INFO:Xst:1561 - "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_proc_fsm.vhd" line 86: Mux is complete : default of case is discarded
Entity <rtg_proc_fsm> analyzed. Unit <rtg_proc_fsm> generated.

Analyzing Entity <rtg_register_w1> in library <work> (Architecture <RTL>).
Entity <rtg_register_w1> analyzed. Unit <rtg_register_w1> generated.

Analyzing Entity <rtg_register_w2> in library <work> (Architecture <RTL>).
Entity <rtg_register_w2> analyzed. Unit <rtg_register_w2> generated.

Analyzing Entity <rtg_register_w64> in library <work> (Architecture <RTL>).
Entity <rtg_register_w64> analyzed. Unit <rtg_register_w64> generated.

Analyzing Entity <rtg_register_w14> in library <work> (Architecture <RTL>).
Entity <rtg_register_w14> analyzed. Unit <rtg_register_w14> generated.

Analyzing Entity <rtg_mux2to1_w32> in library <work> (Architecture <RTL>).
Entity <rtg_mux2to1_w32> analyzed. Unit <rtg_mux2to1_w32> generated.

Analyzing Entity <rtg_mux3to1_w32> in library <work> (Architecture <RTL>).
Entity <rtg_mux3to1_w32> analyzed. Unit <rtg_mux3to1_w32> generated.

Analyzing Entity <rtg_mux2to1_w5> in library <work> (Architecture <RTL>).
Entity <rtg_mux2to1_w5> analyzed. Unit <rtg_mux2to1_w5> generated.

Analyzing Entity <rtg_mux12to1_w32> in library <work> (Architecture <RTL>).
Entity <rtg_mux12to1_w32> analyzed. Unit <rtg_mux12to1_w32> generated.

Analyzing Entity <rtg_mux5to1_w5> in library <work> (Architecture <RTL>).
Entity <rtg_mux5to1_w5> analyzed. Unit <rtg_mux5to1_w5> generated.

Analyzing Entity <rtg_mux3to1_w5> in library <work> (Architecture <RTL>).
Entity <rtg_mux3to1_w5> analyzed. Unit <rtg_mux3to1_w5> generated.

Analyzing Entity <rtg_register_w32> in library <work> (Architecture <RTL>).
Entity <rtg_register_w32> analyzed. Unit <rtg_register_w32> generated.

Analyzing Entity <rtg_register_w5> in library <work> (Architecture <RTL>).
Entity <rtg_register_w5> analyzed. Unit <rtg_register_w5> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fhm_register_w32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_register_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_register_w32> synthesized.


Synthesizing Unit <fhm_mifu_w32_00>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_mifu_w32_00.vhd".
Unit <fhm_mifu_w32_00> synthesized.


Synthesizing Unit <fhm_mifu_w32_01>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_mifu_w32_01.vhd".
Unit <fhm_mifu_w32_01> synthesized.


Synthesizing Unit <fhm_extender_w8>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_extender_w8.vhd".
Unit <fhm_extender_w8> synthesized.


Synthesizing Unit <fhm_extender_w16>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_extender_w16.vhd".
Unit <fhm_extender_w16> synthesized.


Synthesizing Unit <fhm_extender_w26>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_extender_w26.vhd".
Unit <fhm_extender_w26> synthesized.


Synthesizing Unit <fhm_shifter_w32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_shifter_w32.vhd".
Unit <fhm_shifter_w32> synthesized.


Synthesizing Unit <fhm_wire_in_w1>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_wire_in_w1.vhd".
Unit <fhm_wire_in_w1> synthesized.


Synthesizing Unit <fhm_wire_out_w1>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_wire_out_w1.vhd".
Unit <fhm_wire_out_w1> synthesized.


Synthesizing Unit <fhm_fwu_w32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_fwu_w32.vhd".
    Found 5-bit comparator equal for signal <data_out$cmp_eq0004> created at line 45.
    Found 5-bit comparator equal for signal <data_out$cmp_eq0005> created at line 45.
    Summary:
	inferred   2 Comparator(s).
Unit <fhm_fwu_w32> synthesized.


Synthesizing Unit <fhm_dummy_register_w32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_dummy_register_w32.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <async_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <fhm_dummy_register_w32> synthesized.


Synthesizing Unit <rtg_mux2to1_w32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_mux2to1_w32.vhd".
Unit <rtg_mux2to1_w32> synthesized.


Synthesizing Unit <rtg_mux3to1_w32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_mux3to1_w32.vhd".
Unit <rtg_mux3to1_w32> synthesized.


Synthesizing Unit <rtg_mux2to1_w5>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_mux2to1_w5.vhd".
Unit <rtg_mux2to1_w5> synthesized.


Synthesizing Unit <rtg_mux12to1_w32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_mux12to1_w32.vhd".
    Found 32-bit 12-to-1 multiplexer for signal <DOUT>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <rtg_mux12to1_w32> synthesized.


Synthesizing Unit <rtg_mux5to1_w5>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_mux5to1_w5.vhd".
    Found 5-bit 5-to-1 multiplexer for signal <DOUT>.
    Summary:
	inferred   5 Multiplexer(s).
Unit <rtg_mux5to1_w5> synthesized.


Synthesizing Unit <rtg_mux3to1_w5>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_mux3to1_w5.vhd".
Unit <rtg_mux3to1_w5> synthesized.


Synthesizing Unit <rtg_register_w32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_register_w32.vhd".
    Found 32-bit register for signal <DOUT>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <rtg_register_w32> synthesized.


Synthesizing Unit <rtg_register_w5>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_register_w5.vhd".
    Found 5-bit register for signal <DOUT>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <rtg_register_w5> synthesized.


Synthesizing Unit <fhm_pcu_w32_add32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_pcu_w32.vhd".
    Found 33-bit adder for signal <int_result$add0000> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fhm_pcu_w32_add32> synthesized.


Synthesizing Unit <fhm_pcu_w32_reg32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_pcu_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_pcu_w32_reg32> synthesized.


Synthesizing Unit <fhm_alu_w32_add>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_alu_w32.vhd".
    Found 33-bit adder carry in for signal <int_result$add0000> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fhm_alu_w32_add> synthesized.


Synthesizing Unit <fhm_multiplier_w32_reg1>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_multiplier_w32.vhd".
    Found 1-bit register for signal <data_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fhm_multiplier_w32_reg1> synthesized.


Synthesizing Unit <fhm_multiplier_w32_add32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_multiplier_w32.vhd".
    Found 33-bit adder for signal <int_result$add0000> created at line 88.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fhm_multiplier_w32_add32> synthesized.


Synthesizing Unit <fhm_multiplier_w32_reg32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_multiplier_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_multiplier_w32_reg32> synthesized.


Synthesizing Unit <fhm_multiplier_w32_add64>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_multiplier_w32.vhd".
    Found 65-bit adder carry in for signal <int_result$add0000> created at line 131.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fhm_multiplier_w32_add64> synthesized.


Synthesizing Unit <fhm_multiplier_w32_reg64>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_multiplier_w32.vhd".
    Found 64-bit register for signal <data_out>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <fhm_multiplier_w32_reg64> synthesized.


Synthesizing Unit <fhm_divider_w32_reg1>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_divider_w32.vhd".
    Found 1-bit register for signal <data_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fhm_divider_w32_reg1> synthesized.


Synthesizing Unit <fhm_divider_w32_add32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_divider_w32.vhd".
    Found 33-bit adder carry in for signal <int_result$add0000> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fhm_divider_w32_add32> synthesized.


Synthesizing Unit <fhm_divider_w32_reg32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_divider_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_divider_w32_reg32> synthesized.


Synthesizing Unit <flag_reg5>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_browregfile_w32.vhd".
    Found 5-bit register for signal <data_out>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <flag_reg5> synthesized.


Synthesizing Unit <status_reg27>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_browregfile_w32.vhd".
    Found 27-bit register for signal <data_out>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <status_reg27> synthesized.


Synthesizing Unit <fhm_browregfile_w32_reg32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_browregfile_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_browregfile_w32_reg32> synthesized.


Synthesizing Unit <rtg_proc_fsm>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_proc_fsm.vhd".
    Found finite state machine <FSM_0> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <rtg_proc_fsm> synthesized.


Synthesizing Unit <rtg_register_w1>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_register_w1.vhd".
    Found 1-bit register for signal <DOUT>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <rtg_register_w1> synthesized.


Synthesizing Unit <rtg_register_w2>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_register_w2.vhd".
    Found 2-bit register for signal <DOUT>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <rtg_register_w2> synthesized.


Synthesizing Unit <rtg_register_w64>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_register_w64.vhd".
    Found 64-bit register for signal <DOUT>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <rtg_register_w64> synthesized.


Synthesizing Unit <rtg_register_w14>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_register_w14.vhd".
    Found 14-bit register for signal <DOUT>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <rtg_register_w14> synthesized.


Synthesizing Unit <fhm_pcu_w32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_pcu_w32.vhd".
WARNING:Xst:1780 - Signal <cout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <fhm_pcu_w32> synthesized.


Synthesizing Unit <fhm_alu_w32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_alu_w32.vhd".
    Found 32-bit xor2 for signal <pre_result$xor0000> created at line 219.
    Found 1-bit xor2 for signal <unsigned_clipped>.
Unit <fhm_alu_w32> synthesized.


Synthesizing Unit <fhm_browregfile_w32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_browregfile_w32.vhd".
WARNING:Xst:647 - Input <do_swap> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <next_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <current_bank> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <status_in<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <w_enb_tmp0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_in_tmp1<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_in_tmp0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 32-to-1 multiplexer for signal <data_out0>.
    Found 32-bit 32-to-1 multiplexer for signal <data_out1>.
    Summary:
	inferred  64 Multiplexer(s).
Unit <fhm_browregfile_w32> synthesized.


Synthesizing Unit <rtg_controller>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/rtg_controller.vhd".
WARNING:Xst:647 - Input <DATAIN_IR_DATA_OUT<31:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DATAIN_DUMMY_STREG_DATA_OUT<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DATAIN_DUMMY_STREG_DATA_OUT<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <pipereg_enb_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_saved_pc_in_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_saved_pc_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_req_in_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_ds_offset_in_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_ds_offset_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_code_in_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <intrpipe_code_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intr_code_detected_WB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intr_code_detected_IF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intr_code_detected_ID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <first_cycle_IF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <first_cycle_ID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <decoded_NOP> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <branch_history_in_IF> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <any_intr_req_WB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <any_intr_req_IF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <any_intr_req_ID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <any_intr_req_EXE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <any_branch_WB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4x2-bit ROM for signal <resctrl_UA_MUX01_SEL_intr>.
    Summary:
	inferred   1 ROM(s).
Unit <rtg_controller> synthesized.


Synthesizing Unit <fhm_multiplier_w32_tconv32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_multiplier_w32.vhd".
WARNING:Xst:646 - Signal <tmp_cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <fhm_multiplier_w32_tconv32> synthesized.


Synthesizing Unit <fhm_multiplier_w32_smul>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_multiplier_w32.vhd".
    Using one-hot encoding for signal <current_state>.
    Found 35-bit register for signal <current_state>.
Unit <fhm_multiplier_w32_smul> synthesized.


Synthesizing Unit <fhm_multiplier_w32_tconv64>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_multiplier_w32.vhd".
WARNING:Xst:646 - Signal <tmp_cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <fhm_multiplier_w32_tconv64> synthesized.


Synthesizing Unit <fhm_divider_w32_tconv32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_divider_w32.vhd".
WARNING:Xst:646 - Signal <tmp_cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <fhm_divider_w32_tconv32> synthesized.


Synthesizing Unit <fhm_divider_w32_lsftreg32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_divider_w32.vhd".
Unit <fhm_divider_w32_lsftreg32> synthesized.


Synthesizing Unit <fhm_multiplier_w32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_multiplier_w32.vhd".
    Found 1-bit xor2 for signal <result_tconv_conv>.
Unit <fhm_multiplier_w32> synthesized.


Synthesizing Unit <fhm_divider_w32_sdiv32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_divider_w32.vhd".
    Using one-hot encoding for signal <current_state>.
    Found 35-bit register for signal <current_state>.
Unit <fhm_divider_w32_sdiv32> synthesized.


Synthesizing Unit <fhm_divider_w32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/fhm_divider_w32.vhd".
    Found 1-bit xor2 for signal <q_tconv_conv>.
Unit <fhm_divider_w32> synthesized.


Synthesizing Unit <BrownieSTD32>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/BrownieSTD32.vhd".
WARNING:Xst:646 - Signal <unused_07> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <unused_06> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <unused_05> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <unused_04> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <unused_03> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <unused_02> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <unused_01> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <unused_00> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <uf_mul_result<63:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ua_preg05_dout<14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ua_preg05_dout<9:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <BrownieSTD32> synthesized.


Synthesizing Unit <dlx_toplevel>.
    Related source file is "/home/sajjad/WS18/ASIPMeisterProjects/1/brownie/ISE_Benchmark2/dlx_toplevel.vhd".
WARNING:Xst:646 - Signal <wmode_cpu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <instrab<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <instrab<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <extcatch> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <emode_cpu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dataab_cpu<31:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dataab_cpu<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cancel_cpu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 32-bit latch for signal <mem_out1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <dataack_cpu>.
    Found 1-bit register for signal <datareq_mem_d1>.
    Found 1-bit register for signal <datareq_mem_d2>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dlx_toplevel> synthesized.

WARNING:Xst:524 - All outputs of the instance <UA_PREV_STALL_IF> of the block <rtg_register_w1> are unconnected in block <rtg_controller>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <UA_FIRST_ID> of the block <rtg_register_w1> are unconnected in block <rtg_controller>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <UA_BRANCH_HISTORY_ID> of the block <rtg_register_w1> are unconnected in block <rtg_controller>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <UA_BRANCH_HISTORY_EXE> of the block <rtg_register_w1> are unconnected in block <rtg_controller>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <UA_BRANCH_HISTORY_WB> of the block <rtg_register_w1> are unconnected in block <rtg_controller>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <UF_EXTINT> of the block <fhm_wire_in_w1> are unconnected in block <BrownieSTD32>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 11
 33-bit adder                                          : 3
 33-bit adder carry in                                 : 6
 65-bit adder carry in                                 : 2
# Registers                                            : 92
 1-bit register                                        : 19
 14-bit register                                       : 1
 2-bit register                                        : 4
 27-bit register                                       : 1
 32-bit register                                       : 53
 35-bit register                                       : 2
 5-bit register                                        : 10
 64-bit register                                       : 2
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 4
 5-bit comparator equal                                : 4
# Multiplexers                                         : 9
 32-bit 12-to-1 multiplexer                            : 5
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 5-to-1 multiplexer                              : 2
# Xors                                                 : 4
 1-bit xor2                                            : 3
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <CPU0/UA_CTRL/UA_PROCFSM/cur_state/FSM> on signal <cur_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Reading core <brom_im.ngc>.
Reading core <bram_dm.ngc>.
Loading core <brom_im> for timing and area information for instance <BROM_instance>.
Loading core <bram_dm> for timing and area information for instance <BRAM_instance>.
WARNING:Xst:1290 - Hierarchical block <UF_EXTCATCH_OUT> is unconnected in block <CPU0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_DSOFFSET_ID> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_DSOFFSET_EXE> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_DSOFFSET_WB> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_DSOFFSET_LAST> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <FLAG_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_ID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_1> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_ID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_EXE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_1> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_EXE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_WB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_LAST>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_ID>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_EXE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DOUT_61> (without init value) has a constant value of 0 in block <UA_CW_EXE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DOUT_7> of sequential type is unconnected in block <UA_CW_EXE>.
WARNING:Xst:2677 - Node <DOUT_8> of sequential type is unconnected in block <UA_CW_EXE>.
WARNING:Xst:2677 - Node <DOUT_9> of sequential type is unconnected in block <UA_CW_EXE>.
WARNING:Xst:2677 - Node <DOUT_7> of sequential type is unconnected in block <UA_CW_WB>.
WARNING:Xst:2677 - Node <DOUT_8> of sequential type is unconnected in block <UA_CW_WB>.
WARNING:Xst:2677 - Node <DOUT_9> of sequential type is unconnected in block <UA_CW_WB>.
WARNING:Xst:2677 - Node <DOUT_0> of sequential type is unconnected in block <UA_PREG01>.
WARNING:Xst:2677 - Node <DOUT_1> of sequential type is unconnected in block <UA_PREG01>.
WARNING:Xst:2677 - Node <DOUT_19> of sequential type is unconnected in block <UA_PREG01>.
WARNING:Xst:2677 - Node <DOUT_20> of sequential type is unconnected in block <UA_PREG01>.
WARNING:Xst:2677 - Node <DOUT_21> of sequential type is unconnected in block <UA_PREG01>.
WARNING:Xst:2677 - Node <DOUT_22> of sequential type is unconnected in block <UA_PREG01>.
WARNING:Xst:2677 - Node <DOUT_23> of sequential type is unconnected in block <UA_PREG01>.
WARNING:Xst:2677 - Node <DOUT_24> of sequential type is unconnected in block <UA_PREG01>.
WARNING:Xst:2677 - Node <DOUT_25> of sequential type is unconnected in block <UA_PREG01>.
WARNING:Xst:2677 - Node <DOUT_26> of sequential type is unconnected in block <UA_PREG01>.
WARNING:Xst:2677 - Node <DOUT_27> of sequential type is unconnected in block <UA_PREG01>.
WARNING:Xst:2677 - Node <DOUT_28> of sequential type is unconnected in block <UA_PREG01>.
WARNING:Xst:2677 - Node <DOUT_29> of sequential type is unconnected in block <UA_PREG01>.
WARNING:Xst:2677 - Node <DOUT_30> of sequential type is unconnected in block <UA_PREG01>.
WARNING:Xst:2677 - Node <DOUT_31> of sequential type is unconnected in block <UA_PREG01>.
WARNING:Xst:2677 - Node <DOUT_0> of sequential type is unconnected in block <UA_PREG05>.
WARNING:Xst:2677 - Node <DOUT_1> of sequential type is unconnected in block <UA_PREG05>.
WARNING:Xst:2677 - Node <DOUT_2> of sequential type is unconnected in block <UA_PREG05>.
WARNING:Xst:2677 - Node <DOUT_3> of sequential type is unconnected in block <UA_PREG05>.
WARNING:Xst:2677 - Node <DOUT_4> of sequential type is unconnected in block <UA_PREG05>.
WARNING:Xst:2677 - Node <DOUT_8> of sequential type is unconnected in block <UA_PREG05>.
WARNING:Xst:2677 - Node <DOUT_9> of sequential type is unconnected in block <UA_PREG05>.
WARNING:Xst:2677 - Node <DOUT_14> of sequential type is unconnected in block <UA_PREG05>.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_ID> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_EXE> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_ID> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_EXE> is unconnected in block <UA_CTRL>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 11
 33-bit adder                                          : 3
 33-bit adder carry in                                 : 6
 65-bit adder carry in                                 : 2
# Registers                                            : 2012
 Flip-Flops                                            : 2012
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 4
 5-bit comparator equal                                : 4
# Multiplexers                                         : 9
 32-bit 12-to-1 multiplexer                            : 5
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 5-to-1 multiplexer                              : 2
# Xors                                                 : 4
 1-bit xor2                                            : 3
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <rtg_controller>: instances <UA_INTRPIPE_REQ_ID>, <UA_INTRPIPE_DSOFFSET_ID> of unit <rtg_register_w1> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <DOUT_2> in Unit <rtg_register_w64> is equivalent to the following 2 FFs/Latches, which will be removed : <DOUT_3> <DOUT_5> 
INFO:Xst:2261 - The FF/Latch <DOUT_28> in Unit <rtg_register_w64> is equivalent to the following FF/Latch, which will be removed : <DOUT_37> 
INFO:Xst:2261 - The FF/Latch <DOUT_20> in Unit <rtg_register_w64> is equivalent to the following FF/Latch, which will be removed : <DOUT_50> 
INFO:Xst:2261 - The FF/Latch <DOUT_19> in Unit <rtg_register_w64> is equivalent to the following FF/Latch, which will be removed : <DOUT_54> 
INFO:Xst:2261 - The FF/Latch <DOUT_1> in Unit <rtg_register_w64> is equivalent to the following 4 FFs/Latches, which will be removed : <DOUT_4> <DOUT_6> <DOUT_55> <DOUT_56> 
INFO:Xst:2261 - The FF/Latch <DOUT_11> in Unit <rtg_register_w64> is equivalent to the following 2 FFs/Latches, which will be removed : <DOUT_12> <DOUT_13> 
INFO:Xst:2261 - The FF/Latch <DOUT_14> in Unit <rtg_register_w64> is equivalent to the following 2 FFs/Latches, which will be removed : <DOUT_16> <DOUT_21> 
INFO:Xst:2261 - The FF/Latch <DOUT_15> in Unit <rtg_register_w64> is equivalent to the following 2 FFs/Latches, which will be removed : <DOUT_17> <DOUT_22> 
INFO:Xst:2261 - The FF/Latch <UA_INTRPIPE_REQ_ID/DOUT> in Unit <rtg_controller> is equivalent to the following 2 FFs/Latches, which will be removed : <UA_INTRPIPE_CODE_ID/DOUT_1> <UA_INTRPIPE_CODE_ID/DOUT_0> 
INFO:Xst:2261 - The FF/Latch <UA_INTRPIPE_DSOFFSET_EXE/DOUT> in Unit <rtg_controller> is equivalent to the following 2 FFs/Latches, which will be removed : <UA_INTRPIPE_CODE_EXE/DOUT_1> <UA_INTRPIPE_CODE_EXE/DOUT_0> 
WARNING:Xst:1710 - FF/Latch <DOUT_61> (without init value) has a constant value of 0 in block <rtg_register_w64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <UA_INTRPIPE_REQ_EXE/DOUT> (without init value) has a constant value of 0 in block <rtg_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UA_INTRPIPE_REQ_ID/DOUT> (without init value) has a constant value of 0 in block <rtg_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UA_INTRPIPE_CODE_LAST/DOUT_0> (without init value) has a constant value of 0 in block <rtg_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UA_INTRPIPE_CODE_WB/DOUT_0> (without init value) has a constant value of 0 in block <rtg_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UA_INTRPIPE_DSOFFSET_EXE/DOUT> (without init value) has a constant value of 0 in block <rtg_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UA_INTRPIPE_DSOFFSET_WB/DOUT> (without init value) has a constant value of 0 in block <rtg_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UA_INTRPIPE_DSOFFSET_LAST/DOUT> (without init value) has a constant value of 0 in block <rtg_controller>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <dlx_toplevel> ...

Optimizing unit <fhm_shifter_w32> ...

Optimizing unit <fhm_register_w32> ...

Optimizing unit <fhm_fwu_w32> ...

Optimizing unit <rtg_register_w32> ...

Optimizing unit <fhm_pcu_w32_reg32> ...

Optimizing unit <fhm_multiplier_w32_reg32> ...

Optimizing unit <fhm_multiplier_w32_reg64> ...

Optimizing unit <fhm_divider_w32_reg32> ...

Optimizing unit <flag_reg5> ...

Optimizing unit <status_reg27> ...

Optimizing unit <rtg_register_w64> ...

Optimizing unit <rtg_register_w14> ...

Optimizing unit <fhm_pcu_w32> ...

Optimizing unit <fhm_alu_w32> ...

Optimizing unit <fhm_browregfile_w32> ...

Optimizing unit <rtg_controller> ...

Optimizing unit <fhm_multiplier_w32_tconv32> ...

Optimizing unit <fhm_multiplier_w32_smul> ...

Optimizing unit <fhm_multiplier_w32_tconv64> ...

Optimizing unit <fhm_divider_w32_tconv32> ...

Optimizing unit <fhm_divider_w32_lsftreg32> ...

Optimizing unit <fhm_multiplier_w32> ...

Optimizing unit <fhm_divider_w32_sdiv32> ...

Optimizing unit <fhm_divider_w32> ...

Optimizing unit <BrownieSTD32> ...
WARNING:Xst:1710 - FF/Latch <CPU0/UF_GPR/FLAG_REG/data_out_4> (without init value) has a constant value of 0 in block <dlx_toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_32> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_33> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_34> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_35> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_36> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_37> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_38> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_39> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_40> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_41> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_42> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_43> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_44> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_45> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_46> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_47> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_48> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_49> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_50> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_51> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_52> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_53> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_54> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_55> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_56> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_57> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_58> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_59> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_60> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_61> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_62> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UF_MUL/mulu/reg_64/data_out_63> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_CTRL/UA_CW_EXE/DOUT_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_CTRL/UA_CW_EXE/DOUT_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_CTRL/UA_CW_EXE/DOUT_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_CTRL/UA_CW_WB/DOUT_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_CTRL/UA_CW_WB/DOUT_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_CTRL/UA_CW_WB/DOUT_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG01/DOUT_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG01/DOUT_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG01/DOUT_19> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG01/DOUT_20> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG01/DOUT_21> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG01/DOUT_22> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG01/DOUT_23> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG01/DOUT_24> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG01/DOUT_25> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG01/DOUT_26> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG01/DOUT_27> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG01/DOUT_28> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG01/DOUT_29> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG01/DOUT_30> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG01/DOUT_31> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG05/DOUT_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG05/DOUT_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG05/DOUT_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG05/DOUT_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG05/DOUT_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG05/DOUT_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG05/DOUT_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <CPU0/UA_PREG05/DOUT_14> of sequential type is unconnected in block <dlx_toplevel>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_CW_EXE/DOUT_42> in Unit <dlx_toplevel> is equivalent to the following 4 FFs/Latches, which will be removed : <CPU0/UA_CTRL/UA_CW_EXE/DOUT_38> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_33> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_29> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_24> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_CW_EXE/DOUT_43> in Unit <dlx_toplevel> is equivalent to the following 4 FFs/Latches, which will be removed : <CPU0/UA_CTRL/UA_CW_EXE/DOUT_39> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_34> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_30> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_25> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_CW_EXE/DOUT_44> in Unit <dlx_toplevel> is equivalent to the following 4 FFs/Latches, which will be removed : <CPU0/UA_CTRL/UA_CW_EXE/DOUT_40> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_35> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_31> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_26> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_CW_EXE/DOUT_45> in Unit <dlx_toplevel> is equivalent to the following 4 FFs/Latches, which will be removed : <CPU0/UA_CTRL/UA_CW_EXE/DOUT_41> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_36> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_32> <CPU0/UA_CTRL/UA_CW_EXE/DOUT_27> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_CW_WB/DOUT_6> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_CTRL/UA_CW_WB/DOUT_4> <CPU0/UA_CTRL/UA_CW_WB/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_CW_WB/DOUT_5> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_CTRL/UA_CW_WB/DOUT_3> <CPU0/UA_CTRL/UA_CW_WB/DOUT_2> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG10/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG14/DOUT_0> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG10/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG14/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG10/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG14/DOUT_2> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG10/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG14/DOUT_3> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG10/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_PREG14/DOUT_4> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_CW_WB/DOUT_13> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_CTRL/UA_CW_WB/DOUT_12> <CPU0/UA_CTRL/UA_CW_WB/DOUT_11> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG11/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG15/DOUT_0> <CPU0/UA_PREG17/DOUT_0> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG11/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG15/DOUT_1> <CPU0/UA_PREG17/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG11/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG15/DOUT_2> <CPU0/UA_PREG17/DOUT_2> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG11/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG15/DOUT_3> <CPU0/UA_PREG17/DOUT_3> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG11/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG15/DOUT_4> <CPU0/UA_PREG17/DOUT_4> 
INFO:Xst:2261 - The FF/Latch <CPU0/UF_TRAP_HAND_REG/data_out_26> in Unit <dlx_toplevel> is equivalent to the following 5 FFs/Latches, which will be removed : <CPU0/UF_TRAP_HAND_REG/data_out_27> <CPU0/UF_TRAP_HAND_REG/data_out_28> <CPU0/UF_TRAP_HAND_REG/data_out_29> <CPU0/UF_TRAP_HAND_REG/data_out_30> <CPU0/UF_TRAP_HAND_REG/data_out_31> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG12/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG16/DOUT_0> <CPU0/UA_PREG18/DOUT_0> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG12/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG16/DOUT_1> <CPU0/UA_PREG18/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG12/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG16/DOUT_2> <CPU0/UA_PREG18/DOUT_2> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG12/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG16/DOUT_3> <CPU0/UA_PREG18/DOUT_3> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG12/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG16/DOUT_4> <CPU0/UA_PREG18/DOUT_4> 
Found area constraint ratio of 100 (+ 5) on block dlx_toplevel, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_13> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_13> <CPU0/UA_PREG19/DOUT_13> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_23> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_23> <CPU0/UA_PREG19/DOUT_23> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_8> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_8> <CPU0/UA_PREG19/DOUT_8> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_9> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_9> <CPU0/UA_PREG19/DOUT_9> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_10> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_10> <CPU0/UA_PREG19/DOUT_10> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_11> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_11> <CPU0/UA_PREG19/DOUT_11> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_12> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_12> <CPU0/UA_PREG19/DOUT_12> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_14> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_14> <CPU0/UA_PREG19/DOUT_14> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_15> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_15> <CPU0/UA_PREG19/DOUT_15> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_20> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_20> <CPU0/UA_PREG19/DOUT_20> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_16> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_16> <CPU0/UA_PREG19/DOUT_16> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_21> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_21> <CPU0/UA_PREG19/DOUT_21> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_17> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_17> <CPU0/UA_PREG19/DOUT_17> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_22> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_22> <CPU0/UA_PREG19/DOUT_22> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_18> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_18> <CPU0/UA_PREG19/DOUT_18> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_19> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_19> <CPU0/UA_PREG19/DOUT_19> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_24> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_24> <CPU0/UA_PREG19/DOUT_24> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_25> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_25> <CPU0/UA_PREG19/DOUT_25> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_30> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_30> <CPU0/UA_PREG19/DOUT_30> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_26> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_26> <CPU0/UA_PREG19/DOUT_26> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_31> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_31> <CPU0/UA_PREG19/DOUT_31> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_27> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_27> <CPU0/UA_PREG19/DOUT_27> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_28> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_28> <CPU0/UA_PREG19/DOUT_28> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_29> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_29> <CPU0/UA_PREG19/DOUT_29> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_REQ_WB/DOUT> in Unit <dlx_toplevel> is equivalent to the following FF/Latch : <CPU0/UA_CTRL/UA_INTRPIPE_CODE_WB/DOUT_1> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_0> <CPU0/UA_PREG19/DOUT_0> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_1> <CPU0/UA_PREG19/DOUT_1> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_2> <CPU0/UA_PREG19/DOUT_2> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_3> <CPU0/UA_PREG19/DOUT_3> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_4> <CPU0/UA_PREG19/DOUT_4> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_5> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_5> <CPU0/UA_PREG19/DOUT_5> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_6> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_6> <CPU0/UA_PREG19/DOUT_6> 
INFO:Xst:2260 - The FF/Latch <CPU0/UA_PREG09/DOUT_7> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches : <CPU0/UA_PREG13/DOUT_7> <CPU0/UA_PREG19/DOUT_7> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_13> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_13> <CPU0/UA_PREG19/DOUT_13> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_23> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_23> <CPU0/UA_PREG19/DOUT_23> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_8> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_8> <CPU0/UA_PREG19/DOUT_8> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_9> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_9> <CPU0/UA_PREG19/DOUT_9> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_10> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_10> <CPU0/UA_PREG19/DOUT_10> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_11> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_11> <CPU0/UA_PREG19/DOUT_11> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_12> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_12> <CPU0/UA_PREG19/DOUT_12> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_14> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_14> <CPU0/UA_PREG19/DOUT_14> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_15> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_15> <CPU0/UA_PREG19/DOUT_15> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_20> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_20> <CPU0/UA_PREG19/DOUT_20> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_16> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_16> <CPU0/UA_PREG19/DOUT_16> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_21> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_21> <CPU0/UA_PREG19/DOUT_21> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_17> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_17> <CPU0/UA_PREG19/DOUT_17> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_22> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_22> <CPU0/UA_PREG19/DOUT_22> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_18> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_18> <CPU0/UA_PREG19/DOUT_18> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_19> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_19> <CPU0/UA_PREG19/DOUT_19> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_24> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_24> <CPU0/UA_PREG19/DOUT_24> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_25> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_25> <CPU0/UA_PREG19/DOUT_25> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_30> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_30> <CPU0/UA_PREG19/DOUT_30> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_26> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_26> <CPU0/UA_PREG19/DOUT_26> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_31> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_31> <CPU0/UA_PREG19/DOUT_31> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_27> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_27> <CPU0/UA_PREG19/DOUT_27> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_28> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_28> <CPU0/UA_PREG19/DOUT_28> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_29> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_29> <CPU0/UA_PREG19/DOUT_29> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_CTRL/UA_INTRPIPE_REQ_WB/DOUT> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <CPU0/UA_CTRL/UA_INTRPIPE_CODE_WB/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_0> <CPU0/UA_PREG19/DOUT_0> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_1> <CPU0/UA_PREG19/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_2> <CPU0/UA_PREG19/DOUT_2> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_3> <CPU0/UA_PREG19/DOUT_3> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_4> <CPU0/UA_PREG19/DOUT_4> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_5> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_5> <CPU0/UA_PREG19/DOUT_5> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_6> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_6> <CPU0/UA_PREG19/DOUT_6> 
INFO:Xst:2261 - The FF/Latch <CPU0/UA_PREG09/DOUT_7> in Unit <dlx_toplevel> is equivalent to the following 2 FFs/Latches, which will be removed : <CPU0/UA_PREG13/DOUT_7> <CPU0/UA_PREG19/DOUT_7> 
FlipFlop CPU0/UA_CTRL/UA_CW_EXE/DOUT_59 has been replicated 1 time(s)
FlipFlop CPU0/UA_CTRL/UA_CW_EXE/DOUT_60 has been replicated 1 time(s)
FlipFlop CPU0/UA_CTRL/UA_INTRPIPE_CODE_LAST/DOUT_1 has been replicated 1 time(s)
FlipFlop CPU0/UF_IR/data_out_1 has been replicated 1 time(s)
FlipFlop CPU0/UF_IR/data_out_2 has been replicated 1 time(s)
FlipFlop CPU0/UF_IR/data_out_3 has been replicated 1 time(s)
FlipFlop CPU0/UF_IR/data_out_4 has been replicated 1 time(s)
FlipFlop CPU0/UF_IR/data_out_5 has been replicated 1 time(s)
FlipFlop CPU0/UF_IR/data_out_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1816
 Flip-Flops                                            : 1816

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : dlx_toplevel.ngr
Top Level Output File Name         : dlx_toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 3838
#      GND                         : 3
#      INV                         : 224
#      LUT1                        : 29
#      LUT2                        : 47
#      LUT3                        : 122
#      LUT4                        : 194
#      LUT5                        : 613
#      LUT6                        : 1648
#      MUXCY                       : 340
#      MUXF7                       : 242
#      MUXF8                       : 24
#      VCC                         : 3
#      XORCY                       : 349
# FlipFlops/Latches                : 1851
#      FD                          : 3
#      FDC                         : 100
#      FDCE                        : 1711
#      FDE                         : 3
#      FDP                         : 2
#      LDE_1                       : 32
# RAMS                             : 144
#      RAMB36_EXP                  : 144
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1851  out of  69120     2%  
 Number of Slice LUTs:                 2877  out of  69120     4%  
    Number used as Logic:              2877  out of  69120     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4070
   Number with an unused Flip Flop:    2219  out of   4070    54%  
   Number with an unused LUT:          1193  out of   4070    29%  
   Number of fully used LUT-FF pairs:   658  out of   4070    16%  
   Number of unique control sets:        48

IO Utilization: 
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              144  out of    148    97%  
    Number using Block RAM only:        144
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)                                                                                                                   | Load  |
------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
clk_in                                          | BUFGP                                                                                                                                   | 1963  |
BROM_instance/N0                                | NONE(BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
BRAM_instance/N0                                | NONE(BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[127].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 128   |
datarw_cpu1(CPU0/UA_CTRL/CTRLOUT_DMAU_RW_OUT1:O)| BUFG(*)(mem_out1_0)                                                                                                                     | 32    |
------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                           | Buffer(FF name)                                                                                                                       | Load  |
-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
reset                                    | IBUF                                                                                                                                  | 1813  |
BRAM_instance/N0(BRAM_instance/XST_GND:G)| NONE(BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 1024  |
BROM_instance/N0(BROM_instance/XST_GND:G)| NONE(BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 128   |
-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.648ns (Maximum Frequency: 130.745MHz)
   Minimum input arrival time before clock: 5.330ns
   Maximum output required time after clock: 3.281ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 7.648ns (frequency: 130.745MHz)
  Total number of paths / destination ports: 879439 / 8999
-------------------------------------------------------------------------
Delay:               7.648ns (Levels of Logic = 25)
  Source:            CPU0/UA_CTRL/UA_INTRPIPE_CODE_LAST/DOUT_1_1 (FF)
  Destination:       CPU0/UA_PREG06/DOUT_16 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: CPU0/UA_CTRL/UA_INTRPIPE_CODE_LAST/DOUT_1_1 to CPU0/UA_PREG06/DOUT_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.471   0.973  CPU0/UA_CTRL/UA_INTRPIPE_CODE_LAST/DOUT_1_1 (CPU0/UA_CTRL/UA_INTRPIPE_CODE_LAST/DOUT_1_1)
     LUT5:I0->O           33   0.094   0.607  CPU0/UF_ALU/bin<0>21 (CPU0/UF_ALU/N106)
     LUT6:I5->O            1   0.094   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0> (CPU0/UF_ALU/a0/Madd_int_result_add0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<0> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<1> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<2> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<4> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<5> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<6> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<7> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<8> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<9> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<10> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<11> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<12> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<13> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<14> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15> (CPU0/UF_ALU/a0/Madd_int_result_add0000_cy<15>)
     XORCY:CI->O           1   0.357   0.480  CPU0/UF_ALU/a0/Madd_int_result_add0000_xor<16> (CPU0/UF_ALU/sum<16>)
     LUT6:I5->O            7   0.094   1.102  CPU0/UF_ALU/pre_result<16> (CPU0/uf_alu_result<16>)
     LUT6:I0->O            2   0.094   0.341  CPU0/UF_ALU/Z_cmp_eq0000208 (CPU0/UF_ALU/Z_cmp_eq0000208)
     MUXF7:S->O            1   0.329   0.480  CPU0/UF_ALU/Z_cmp_eq0000265_SW1 (N835)
     LUT6:I5->O            6   0.094   0.603  CPU0/ua_mux24_sel<3>_SW0 (N437)
     LUT6:I4->O            2   0.094   0.485  CPU0/UF_FWU0/data_out<0> (CPU0/uf_fwu0_data_out<0>)
     LUT5:I4->O            1   0.094   0.000  CPU0/UA_MUX02/DOUT<16>1 (CPU0/ua_mux02_dout<16>)
     FDCE:D                   -0.018          CPU0/UA_PREG06/DOUT_16
    ----------------------------------------
    Total                      7.648ns (2.577ns logic, 5.071ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 2007 / 1624
-------------------------------------------------------------------------
Offset:              5.330ns (Levels of Logic = 6)
  Source:            reset (PAD)
  Destination:       CPU0/UA_PREG06/DOUT_16 (FF)
  Destination Clock: clk_in rising

  Data Path: reset to CPU0/UA_PREG06/DOUT_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1828   0.818   0.924  reset_IBUF (reset_IBUF)
     LUT6:I3->O            2   0.094   1.074  CPU0/UF_FWU1/data_out_and000199 (CPU0/UF_FWU0/data_out_and000199)
     LUT6:I0->O           34   0.094   0.838  CPU0/UF_FWU0/data_out_and0001114 (CPU0/UF_FWU0/data_out_and0001)
     LUT5:I2->O            3   0.094   0.721  CPU0/UF_FWU0/data_out<0>_SW0 (N493)
     LUT6:I3->O            2   0.094   0.485  CPU0/UF_FWU0/data_out<0> (CPU0/uf_fwu0_data_out<0>)
     LUT5:I4->O            1   0.094   0.000  CPU0/UA_MUX02/DOUT<16>1 (CPU0/ua_mux02_dout<16>)
     FDCE:D                   -0.018          CPU0/UA_PREG06/DOUT_16
    ----------------------------------------
    Total                      5.330ns (1.288ns logic, 4.042ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.281ns (Levels of Logic = 1)
  Source:            CPU0/UF_PC/reg1/data_out_0 (FF)
  Destination:       dummy_out (PAD)
  Source Clock:      clk_in rising

  Data Path: CPU0/UF_PC/reg1/data_out_0 to dummy_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.471   0.358  CPU0/UF_PC/reg1/data_out_0 (CPU0/UF_PC/reg1/data_out_0)
     OBUF:I->O                 2.452          dummy_out_OBUF (dummy_out)
    ----------------------------------------
    Total                      3.281ns (2.923ns logic, 0.358ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================


Total REAL time to Xst completion: 715.00 secs
Total CPU time to Xst completion: 306.93 secs
 
--> 


Total memory usage is 278008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  187 (   0 filtered)
Number of infos    :  101 (   0 filtered)

