#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027c3ca00a90 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0000027c3ca5bca0_0 .var "clk", 0 0;
S_0000027c3c9f4470 .scope module, "uut" "ctrl_unit" 2 7, 3 9 0, S_0000027c3ca00a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
L_0000027c3ca80088 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000027c3ca5b2a0_0 .net/2u *"_ivl_0", 3 0, L_0000027c3ca80088;  1 drivers
v0000027c3ca5ab20_0 .net "alu_in1", 7 0, v0000027c3ca591b0_0;  1 drivers
v0000027c3ca5b7a0_0 .net "alu_in2", 7 0, v0000027c3ca59570_0;  1 drivers
v0000027c3ca5abc0_0 .net "alu_out", 7 0, v0000027c3c9e0600_0;  1 drivers
v0000027c3ca5a800_0 .net "clk", 0 0, v0000027c3ca5bca0_0;  1 drivers
v0000027c3ca5a120_0 .var "ctrl_data_in", 1 0;
v0000027c3ca5a1c0_0 .net "data_in", 7 0, v0000027c3ca5a4e0_0;  1 drivers
v0000027c3ca5aee0_0 .var "mux_ctrl", 0 0;
v0000027c3ca5a620_0 .net "opcode", 3 0, v0000027c3ca59b10_0;  1 drivers
v0000027c3ca5a260_0 .net "reg1", 3 0, v0000027c3ca59bb0_0;  1 drivers
v0000027c3ca5b020_0 .net "reg1_out", 7 0, v0000027c3ca599d0_0;  1 drivers
v0000027c3ca5a8a0_0 .net "reg2", 3 0, v0000027c3ca59cf0_0;  1 drivers
v0000027c3ca5b160_0 .net "reg2_out", 7 0, v0000027c3ca59750_0;  1 drivers
v0000027c3ca5a940_0 .net "reg3", 3 0, v0000027c3ca59d90_0;  1 drivers
v0000027c3ca5a080_0 .net "reg3_out", 7 0, v0000027c3ca59390_0;  1 drivers
v0000027c3ca5bac0_0 .net "sreg1_i", 7 0, v0000027c3c9e0740_0;  1 drivers
v0000027c3ca5b200_0 .net "sreg1_o", 7 0, v0000027c3ca59c50_0;  1 drivers
v0000027c3ca5a300_0 .net "stack_in", 7 0, v0000027c3ca5aa80_0;  1 drivers
v0000027c3ca5a9e0_0 .var "stack_in_ctrl", 0 0;
v0000027c3ca5bb60_0 .net "stack_out", 7 0, v0000027c3ca5ba20_0;  1 drivers
v0000027c3ca5bc00_0 .var "write_enable", 0 0;
L_0000027c3ca5b5c0 .concat [ 4 4 0 0], v0000027c3ca59d90_0, L_0000027c3ca80088;
L_0000027c3ca5b520 .concat [ 4 4 0 0], v0000027c3ca59d90_0, v0000027c3ca59cf0_0;
L_0000027c3ca5b340 .concat [ 4 4 0 0], v0000027c3ca59d90_0, v0000027c3ca59cf0_0;
S_0000027c3c9f4600 .scope module, "alu1" "alu" 3 29, 4 1 0, S_0000027c3c9f4470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /INPUT 8 "sreg1_i";
    .port_info 4 /OUTPUT 8 "out";
    .port_info 5 /OUTPUT 8 "sreg1_o";
    .port_info 6 /INPUT 4 "opcode";
v0000027c3c9c19b0_0 .net "a", 7 0, v0000027c3ca591b0_0;  alias, 1 drivers
v0000027c3c9f4790_0 .net "b", 7 0, v0000027c3ca59570_0;  alias, 1 drivers
v0000027c3c9f4830_0 .net "clk", 0 0, v0000027c3ca5bca0_0;  alias, 1 drivers
v0000027c3c9e0560_0 .net "opcode", 3 0, v0000027c3ca59b10_0;  alias, 1 drivers
v0000027c3c9e0600_0 .var "out", 7 0;
v0000027c3c9e06a0_0 .net "sreg1_i", 7 0, v0000027c3ca59c50_0;  alias, 1 drivers
v0000027c3c9e0740_0 .var "sreg1_o", 7 0;
E_0000027c3c9f9440 .event posedge, v0000027c3c9f4830_0;
S_0000027c3c9e07e0 .scope module, "bank1" "register_bank" 3 39, 5 1 0, S_0000027c3c9f4470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 4 "reg1";
    .port_info 3 /INPUT 4 "reg2";
    .port_info 4 /INPUT 4 "reg3";
    .port_info 5 /OUTPUT 8 "reg1_o";
    .port_info 6 /OUTPUT 8 "reg2_o";
    .port_info 7 /OUTPUT 8 "reg3_o";
    .port_info 8 /INPUT 8 "sreg1_i";
    .port_info 9 /OUTPUT 8 "sreg1_o";
    .port_info 10 /INPUT 1 "write_enable";
v0000027c3c9d8000_0 .var "SREG1", 7 0;
v0000027c3c9d80a0_0 .net "clk", 0 0, v0000027c3ca5bca0_0;  alias, 1 drivers
v0000027c3c9d8140_0 .net "data_i", 7 0, v0000027c3ca5a4e0_0;  alias, 1 drivers
v0000027c3c9d81e0_0 .net "reg1", 3 0, v0000027c3ca59bb0_0;  alias, 1 drivers
v0000027c3ca599d0_0 .var "reg1_o", 7 0;
v0000027c3ca596b0_0 .net "reg2", 3 0, v0000027c3ca59cf0_0;  alias, 1 drivers
v0000027c3ca59750_0 .var "reg2_o", 7 0;
v0000027c3ca59890_0 .net "reg3", 3 0, v0000027c3ca59d90_0;  alias, 1 drivers
v0000027c3ca59390_0 .var "reg3_o", 7 0;
v0000027c3ca58e90 .array "reg_bank", 15 0, 7 0;
v0000027c3ca58fd0_0 .net "sreg1_i", 7 0, v0000027c3c9e0740_0;  alias, 1 drivers
v0000027c3ca59c50_0 .var "sreg1_o", 7 0;
v0000027c3ca597f0_0 .net "write_enable", 0 0, v0000027c3ca5bc00_0;  1 drivers
S_0000027c3c9d8280 .scope module, "mem1" "mem" 3 53, 6 1 0, S_0000027c3c9f4470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 4 "reg1";
    .port_info 3 /OUTPUT 4 "reg2";
    .port_info 4 /OUTPUT 4 "reg3";
    .port_info 5 /INPUT 8 "sreg1";
v0000027c3ca594d0_0 .net "clk", 0 0, v0000027c3ca5bca0_0;  alias, 1 drivers
v0000027c3ca59930_0 .var "counter", 7 0;
v0000027c3ca59a70 .array "memory", 255 0, 15 0;
v0000027c3ca59b10_0 .var "opcode", 3 0;
v0000027c3ca59bb0_0 .var "reg1", 3 0;
v0000027c3ca59cf0_0 .var "reg2", 3 0;
v0000027c3ca59d90_0 .var "reg3", 3 0;
v0000027c3ca58f30_0 .net "sreg1", 7 0, v0000027c3ca59c50_0;  alias, 1 drivers
S_0000027c3c9debf0 .scope module, "mux1" "mux" 3 69, 7 1 0, S_0000027c3c9f4470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
    .port_info 3 /INPUT 1 "ctrl";
v0000027c3ca59070_0 .net "a", 7 0, v0000027c3ca59750_0;  alias, 1 drivers
v0000027c3ca59430_0 .net "b", 7 0, v0000027c3ca59750_0;  alias, 1 drivers
v0000027c3ca59110_0 .net "ctrl", 0 0, v0000027c3ca5aee0_0;  1 drivers
v0000027c3ca591b0_0 .var "out", 7 0;
E_0000027c3c9f9ac0 .event anyedge, v0000027c3ca59110_0, v0000027c3ca59750_0, v0000027c3ca59750_0;
S_0000027c3c9ded80 .scope module, "mux2" "mux" 3 78, 7 1 0, S_0000027c3c9f4470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
    .port_info 3 /INPUT 1 "ctrl";
v0000027c3ca59250_0 .net "a", 7 0, v0000027c3ca59390_0;  alias, 1 drivers
v0000027c3ca59610_0 .net "b", 7 0, L_0000027c3ca5b5c0;  1 drivers
v0000027c3ca592f0_0 .net "ctrl", 0 0, v0000027c3ca5aee0_0;  alias, 1 drivers
v0000027c3ca59570_0 .var "out", 7 0;
E_0000027c3c9f98c0 .event anyedge, v0000027c3ca59110_0, v0000027c3ca59390_0, v0000027c3ca59610_0;
S_0000027c3c9def10 .scope module, "mux3" "mux31" 3 85, 8 1 0, S_0000027c3c9f4470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "c";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /INPUT 2 "ctrl";
v0000027c3ca5b0c0_0 .net "a", 7 0, v0000027c3c9e0600_0;  alias, 1 drivers
v0000027c3ca5a580_0 .net "b", 7 0, L_0000027c3ca5b520;  1 drivers
v0000027c3ca5ad00_0 .net "c", 7 0, v0000027c3ca5ba20_0;  alias, 1 drivers
v0000027c3ca5ada0_0 .net "ctrl", 1 0, v0000027c3ca5a120_0;  1 drivers
v0000027c3ca5a4e0_0 .var "out", 7 0;
E_0000027c3c9f9b40 .event anyedge, v0000027c3ca5ada0_0, v0000027c3c9e0600_0, v0000027c3ca5a580_0, v0000027c3ca5ad00_0;
S_0000027c3c9ccaf0 .scope module, "mux4" "mux" 3 93, 7 1 0, S_0000027c3c9f4470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
    .port_info 3 /INPUT 1 "ctrl";
v0000027c3ca5ac60_0 .net "a", 7 0, v0000027c3ca599d0_0;  alias, 1 drivers
v0000027c3ca59fe0_0 .net "b", 7 0, L_0000027c3ca5b340;  1 drivers
v0000027c3ca5b980_0 .net "ctrl", 0 0, v0000027c3ca5a9e0_0;  1 drivers
v0000027c3ca5aa80_0 .var "out", 7 0;
E_0000027c3c9f9b80 .event anyedge, v0000027c3ca5b980_0, v0000027c3ca599d0_0, v0000027c3ca59fe0_0;
S_0000027c3c9ccc80 .scope module, "stack1" "stack" 3 62, 9 1 0, S_0000027c3c9f4470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_i";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "data_o";
v0000027c3ca5a440_0 .net "clk", 0 0, v0000027c3ca5bca0_0;  alias, 1 drivers
v0000027c3ca5a3a0_0 .net "data_i", 7 0, v0000027c3ca5aa80_0;  alias, 1 drivers
v0000027c3ca5ba20_0 .var "data_o", 7 0;
v0000027c3ca5af80_0 .net "opcode", 3 0, v0000027c3ca59b10_0;  alias, 1 drivers
v0000027c3ca5ae40 .array "stack", 255 0, 7 0;
v0000027c3ca5b700_0 .var "stp", 7 0;
    .scope S_0000027c3c9f4600;
T_0 ;
    %wait E_0000027c3c9f9440;
    %delay 3, 0;
    %load/vec4 v0000027c3c9e06a0_0;
    %assign/vec4 v0000027c3c9e0740_0, 0;
    %load/vec4 v0000027c3c9e0560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %and;
    %assign/vec4 v0000027c3c9e0600_0, 0;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %or;
    %assign/vec4 v0000027c3c9e0600_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %add;
    %assign/vec4 v0000027c3c9e0600_0, 0;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %add;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
T_0.10 ;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %add;
    %load/vec4 v0000027c3c9c19b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %add;
    %load/vec4 v0000027c3c9f4790_0;
    %cmp/u;
    %flag_or 5, 8;
    %jmp/0xz  T_0.11, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
T_0.12 ;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %sub;
    %assign/vec4 v0000027c3c9e0600_0, 0;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %cmp/e;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
T_0.14 ;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %cmp/u;
    %jmp/0xz  T_0.15, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
T_0.16 ;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %and;
    %assign/vec4 v0000027c3c9e0600_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %or;
    %assign/vec4 v0000027c3c9e0600_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %add;
    %assign/vec4 v0000027c3c9e0600_0, 0;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %add;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_0.17, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
T_0.18 ;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %add;
    %cmpi/u 255, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.19, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
T_0.20 ;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %sub;
    %assign/vec4 v0000027c3c9e0600_0, 0;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %cmp/e;
    %jmp/0xz  T_0.21, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
T_0.22 ;
    %load/vec4 v0000027c3c9c19b0_0;
    %load/vec4 v0000027c3c9f4790_0;
    %cmp/u;
    %jmp/0xz  T_0.23, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
    %jmp T_0.24;
T_0.23 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027c3c9e0740_0, 4, 5;
T_0.24 ;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027c3c9e07e0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027c3c9d8000_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0000027c3c9e07e0;
T_2 ;
    %wait E_0000027c3c9f9440;
    %delay 4, 0;
    %load/vec4 v0000027c3ca597f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000027c3c9d8140_0;
    %load/vec4 v0000027c3c9d81e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c3ca58e90, 0, 4;
T_2.0 ;
    %load/vec4 v0000027c3ca58fd0_0;
    %assign/vec4 v0000027c3c9d8000_0, 0;
    %load/vec4 v0000027c3ca58fd0_0;
    %assign/vec4 v0000027c3ca59c50_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027c3c9e07e0;
T_3 ;
    %wait E_0000027c3c9f9440;
    %delay 2, 0;
    %load/vec4 v0000027c3c9d81e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca58e90, 4;
    %assign/vec4 v0000027c3ca599d0_0, 0;
    %load/vec4 v0000027c3ca596b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca58e90, 4;
    %assign/vec4 v0000027c3ca59750_0, 0;
    %load/vec4 v0000027c3ca59890_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca58e90, 4;
    %assign/vec4 v0000027c3ca59390_0, 0;
    %load/vec4 v0000027c3c9d8000_0;
    %assign/vec4 v0000027c3ca59c50_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027c3c9d8280;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027c3ca59930_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0000027c3c9d8280;
T_5 ;
    %vpi_call 6 17 "$readmemh", "./CPU/program.mem", v0000027c3ca59a70 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000027c3c9d8280;
T_6 ;
    %wait E_0000027c3c9f9440;
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000027c3ca59b10_0, 0;
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 4, 8, 5;
    %assign/vec4 v0000027c3ca59bb0_0, 0;
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 4, 4, 4;
    %assign/vec4 v0000027c3ca59cf0_0, 0;
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000027c3ca59d90_0, 0;
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 4, 12, 5;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000027c3ca59930_0;
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 1, 11, 5;
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0000027c3ca59930_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 4, 12, 5;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000027c3ca58f30_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000027c3ca59930_0;
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 1, 11, 5;
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0000027c3ca59930_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 4, 12, 5;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000027c3ca58f30_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000027c3ca59930_0;
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 1, 11, 5;
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0000027c3ca59930_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000027c3ca59930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca59a70, 4;
    %parti/s 4, 12, 5;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0000027c3ca59930_0;
    %assign/vec4 v0000027c3ca59930_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000027c3ca59930_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000027c3ca59930_0, 0;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027c3c9ccc80;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027c3ca5b700_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0000027c3c9ccc80;
T_8 ;
    %wait E_0000027c3c9f9440;
    %delay 3, 0;
    %load/vec4 v0000027c3ca5af80_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000027c3ca5a3a0_0;
    %load/vec4 v0000027c3ca5b700_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c3ca5ae40, 0, 4;
    %load/vec4 v0000027c3ca5b700_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000027c3ca5b700_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000027c3ca5af80_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000027c3ca5a3a0_0;
    %load/vec4 v0000027c3ca5b700_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c3ca5ae40, 0, 4;
    %load/vec4 v0000027c3ca5b700_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000027c3ca5b700_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000027c3ca5af80_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0000027c3ca5b700_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000027c3ca5b700_0, 0;
    %load/vec4 v0000027c3ca5b700_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000027c3ca5ae40, 4;
    %assign/vec4 v0000027c3ca5ba20_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027c3c9debf0;
T_9 ;
    %wait E_0000027c3c9f9ac0;
    %load/vec4 v0000027c3ca59110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0000027c3ca59070_0;
    %assign/vec4 v0000027c3ca591b0_0, 0;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0000027c3ca59430_0;
    %assign/vec4 v0000027c3ca591b0_0, 0;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000027c3c9ded80;
T_10 ;
    %wait E_0000027c3c9f98c0;
    %load/vec4 v0000027c3ca592f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0000027c3ca59250_0;
    %assign/vec4 v0000027c3ca59570_0, 0;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0000027c3ca59610_0;
    %assign/vec4 v0000027c3ca59570_0, 0;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000027c3c9def10;
T_11 ;
    %wait E_0000027c3c9f9b40;
    %load/vec4 v0000027c3ca5ada0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0000027c3ca5b0c0_0;
    %assign/vec4 v0000027c3ca5a4e0_0, 0;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0000027c3ca5a580_0;
    %assign/vec4 v0000027c3ca5a4e0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000027c3ca5ad00_0;
    %assign/vec4 v0000027c3ca5a4e0_0, 0;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000027c3c9ccaf0;
T_12 ;
    %wait E_0000027c3c9f9b80;
    %load/vec4 v0000027c3ca5b980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0000027c3ca5ac60_0;
    %assign/vec4 v0000027c3ca5aa80_0, 0;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0000027c3ca59fe0_0;
    %assign/vec4 v0000027c3ca5aa80_0, 0;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000027c3c9f4470;
T_13 ;
    %wait E_0000027c3c9f9440;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c3ca5bc00_0, 0;
    %load/vec4 v0000027c3ca5a620_0;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027c3ca5a620_0;
    %cmpi/e 9, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000027c3ca5a620_0;
    %cmpi/e 10, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000027c3ca5a620_0;
    %cmpi/e 12, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000027c3ca5a620_0;
    %cmpi/e 13, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000027c3ca5a620_0;
    %cmpi/e 14, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c3ca5bc00_0, 0;
T_13.0 ;
    %load/vec4 v0000027c3ca5a620_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000027c3ca5aee0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027c3ca5a120_0, 0;
    %load/vec4 v0000027c3ca5a620_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027c3ca5a120_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000027c3ca5a620_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027c3ca5a120_0, 0;
T_13.4 ;
T_13.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c3ca5a9e0_0, 0;
    %load/vec4 v0000027c3ca5a620_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c3ca5a9e0_0, 0;
T_13.6 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000027c3ca00a90;
T_14 ;
    %vpi_call 2 10 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000011 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000027c3ca00a90;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c3ca5bca0_0, 0, 1;
T_15.0 ;
    %delay 10, 0;
    %load/vec4 v0000027c3ca5bca0_0;
    %inv;
    %assign/vec4 v0000027c3ca5bca0_0, 0;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0000027c3ca00a90;
T_16 ;
    %delay 1000, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./CPU/ctrl_tb.v";
    "././CPU/ctrl_unit.v";
    "././CPU/alu.v";
    "././CPU/register.v";
    "././CPU/memory.v";
    "././CPU/mux.v";
    "././CPU/mux31.v";
    "././CPU/stack.v";
