######################################################################
#
# File name : tb_compile.do
# Created on: Wed Jul 19 11:11:36 JST 2023
#
# Auto generated by Vivado for 'behavioral' simulation
#
######################################################################
vlib questa_lib/work
vlib questa_lib/msim

vlib questa_lib/msim/xil_defaultlib

vmap xil_defaultlib questa_lib/msim/xil_defaultlib

vlog -64 -incr -mfcu -work xil_defaultlib  "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" \
"../../../../../src/serv_1.2.1/rtl/serv_alu.v" \
"../../../../../src/serv_1.2.1/rtl/serv_bufreg.v" \
"../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v" \
"../../../../../src/serv_1.2.1/rtl/serv_csr.v" \
"../../../../../src/serv_1.2.1/rtl/serv_ctrl.v" \
"../../../../../src/serv_1.2.1/rtl/serv_decode.v" \
"../../../../../src/serv_1.2.1/rtl/serv_immdec.v" \
"../../../../../src/serv_1.2.1/rtl/serv_mem_if.v" \
"../../../../../src/serv_1.2.1/rtl/serv_rf_if.v" \
"../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v" \
"../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v" \
"../../../../../src/serv_1.2.1/rtl/serv_rf_top.v" \
"../../../../../src/serv_1.2.1/rtl/serv_state.v" \
"../../../../../src/serv_1.2.1/rtl/serv_top.v" \
"../../../../../src/servant_1.2.1/servant/servant.v" \
"../../../../../src/servant_1.2.1/servant/servant_arbiter.v" \
"../../../../../src/servant_1.2.1/servant/servant_gpio.v" \
"../../../../../src/servant_1.2.1/servant/servant_mux.v" \
"../../../../../src/servant_1.2.1/servant/servant_ram.v" \
"../../../../../src/servant_1.2.1/servant/servant_timer.v" \

vlog -64 -incr -mfcu -sv -work xil_defaultlib  "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" \
"../../../../servant_1.2.1.srcs/sim_1/new/tb.sv" \

# compile glbl module
vlog -work xil_defaultlib "glbl.v"

