FUNC  void flash_init1 (void) {
	unsigned int reg_val;
	unsigned int flash_id;

	// flash data to CPU CRC disable
	_WDWORD(0x0080201c, (_RDWORD(0x0080201c))&(~(1<<26)));

	// flash status register data to be written
	_WDWORD(0x0080201c, (_RDWORD(0x0080201c))&(~(0xffff<<10)));

	// cpu data writting enable
	_WDWORD(0x0080201c, (_RDWORD(0x0080201c))|(1<<9));

	// flash operation command : WRSR2
	reg_val = _RDWORD(0x00802000);
	reg_val &= (~(0x1f<<24));                  // clr op_type_sw
	reg_val |= (20<<24) | (1<<29) | (1<<30); // op_sw, wp_value
	_WDWORD(0x00802000, reg_val);
	// _sleep_(1000);
	while(_RDWORD(0x00802000) & (0x01<<31)){;}
		
	flash_id = _RDWORD(0x00802010);
	
	// flash operation command : WRSR2
	reg_val = _RDWORD(0x00802000);
	reg_val &= (~(0x1f<<24));                  // clr op_type_sw
	if((flash_id==0x514013)||(flash_id==0xc86413))	
		reg_val |= (0x04<<24) | (1<<29) | (1<<30);
	else
		reg_val |= (0x07<<24) | (1<<29) | (1<<30); // op_sw, wp_value
	_WDWORD(0x00802000, reg_val);
	// _sleep_(1000);
	while(_RDWORD(0x00802000) & (0x01<<31)){;}

	// flash operation command : CE
	reg_val = _RDWORD(0x00802000);
	reg_val &= (~(0x1f<<24));                  // clr op_type_sw
	reg_val |= (0x10<<24) | (1<<29) | (1<<30); // op_sw, wp_value
	_WDWORD(0x00802000, reg_val);
	//  _sleep_(10000);
	while(_RDWORD(0x00802000) & (0x01<<31)){;}
}

flash_init1();
LOAD .\obj\bk3633.axf INCREMENTAL


