$comment
	File created using the following command:
		vcd file OctaveTest.msim.vcd -direction
$end
$date
	Wed May 17 00:15:14 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module octave_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " input [15] $end
$var wire 1 # input [14] $end
$var wire 1 $ input [13] $end
$var wire 1 % input [12] $end
$var wire 1 & input [11] $end
$var wire 1 ' input [10] $end
$var wire 1 ( input [9] $end
$var wire 1 ) input [8] $end
$var wire 1 * input [7] $end
$var wire 1 + input [6] $end
$var wire 1 , input [5] $end
$var wire 1 - input [4] $end
$var wire 1 . input [3] $end
$var wire 1 / input [2] $end
$var wire 1 0 input [1] $end
$var wire 1 1 input [0] $end
$var wire 1 2 output1 [15] $end
$var wire 1 3 output1 [14] $end
$var wire 1 4 output1 [13] $end
$var wire 1 5 output1 [12] $end
$var wire 1 6 output1 [11] $end
$var wire 1 7 output1 [10] $end
$var wire 1 8 output1 [9] $end
$var wire 1 9 output1 [8] $end
$var wire 1 : output1 [7] $end
$var wire 1 ; output1 [6] $end
$var wire 1 < output1 [5] $end
$var wire 1 = output1 [4] $end
$var wire 1 > output1 [3] $end
$var wire 1 ? output1 [2] $end
$var wire 1 @ output1 [1] $end
$var wire 1 A output1 [0] $end
$var wire 1 B output2 [15] $end
$var wire 1 C output2 [14] $end
$var wire 1 D output2 [13] $end
$var wire 1 E output2 [12] $end
$var wire 1 F output2 [11] $end
$var wire 1 G output2 [10] $end
$var wire 1 H output2 [9] $end
$var wire 1 I output2 [8] $end
$var wire 1 J output2 [7] $end
$var wire 1 K output2 [6] $end
$var wire 1 L output2 [5] $end
$var wire 1 M output2 [4] $end
$var wire 1 N output2 [3] $end
$var wire 1 O output2 [2] $end
$var wire 1 P output2 [1] $end
$var wire 1 Q output2 [0] $end
$var wire 1 R reset $end

$scope module i1 $end
$var wire 1 S gnd $end
$var wire 1 T vcc $end
$var wire 1 U unknown $end
$var wire 1 V devoe $end
$var wire 1 W devclrn $end
$var wire 1 X devpor $end
$var wire 1 Y ww_devoe $end
$var wire 1 Z ww_devclrn $end
$var wire 1 [ ww_devpor $end
$var wire 1 \ ww_clk $end
$var wire 1 ] ww_reset $end
$var wire 1 ^ ww_input [15] $end
$var wire 1 _ ww_input [14] $end
$var wire 1 ` ww_input [13] $end
$var wire 1 a ww_input [12] $end
$var wire 1 b ww_input [11] $end
$var wire 1 c ww_input [10] $end
$var wire 1 d ww_input [9] $end
$var wire 1 e ww_input [8] $end
$var wire 1 f ww_input [7] $end
$var wire 1 g ww_input [6] $end
$var wire 1 h ww_input [5] $end
$var wire 1 i ww_input [4] $end
$var wire 1 j ww_input [3] $end
$var wire 1 k ww_input [2] $end
$var wire 1 l ww_input [1] $end
$var wire 1 m ww_input [0] $end
$var wire 1 n ww_output1 [15] $end
$var wire 1 o ww_output1 [14] $end
$var wire 1 p ww_output1 [13] $end
$var wire 1 q ww_output1 [12] $end
$var wire 1 r ww_output1 [11] $end
$var wire 1 s ww_output1 [10] $end
$var wire 1 t ww_output1 [9] $end
$var wire 1 u ww_output1 [8] $end
$var wire 1 v ww_output1 [7] $end
$var wire 1 w ww_output1 [6] $end
$var wire 1 x ww_output1 [5] $end
$var wire 1 y ww_output1 [4] $end
$var wire 1 z ww_output1 [3] $end
$var wire 1 { ww_output1 [2] $end
$var wire 1 | ww_output1 [1] $end
$var wire 1 } ww_output1 [0] $end
$var wire 1 ~ ww_output2 [15] $end
$var wire 1 !! ww_output2 [14] $end
$var wire 1 "! ww_output2 [13] $end
$var wire 1 #! ww_output2 [12] $end
$var wire 1 $! ww_output2 [11] $end
$var wire 1 %! ww_output2 [10] $end
$var wire 1 &! ww_output2 [9] $end
$var wire 1 '! ww_output2 [8] $end
$var wire 1 (! ww_output2 [7] $end
$var wire 1 )! ww_output2 [6] $end
$var wire 1 *! ww_output2 [5] $end
$var wire 1 +! ww_output2 [4] $end
$var wire 1 ,! ww_output2 [3] $end
$var wire 1 -! ww_output2 [2] $end
$var wire 1 .! ww_output2 [1] $end
$var wire 1 /! ww_output2 [0] $end
$var wire 1 0! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 1! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 2! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 3! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 4! \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 5! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 6! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 7! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 8! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 9! \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 :! \reset~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 ;! \reset~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 <! \reset~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 =! \reset~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 >! \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 ?! \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 @! \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 A! \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 B! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 C! \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 D! \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 E! \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 F! \output1[0]~output_o\ $end
$var wire 1 G! \output1[1]~output_o\ $end
$var wire 1 H! \output1[2]~output_o\ $end
$var wire 1 I! \output1[3]~output_o\ $end
$var wire 1 J! \output1[4]~output_o\ $end
$var wire 1 K! \output1[5]~output_o\ $end
$var wire 1 L! \output1[6]~output_o\ $end
$var wire 1 M! \output1[7]~output_o\ $end
$var wire 1 N! \output1[8]~output_o\ $end
$var wire 1 O! \output1[9]~output_o\ $end
$var wire 1 P! \output1[10]~output_o\ $end
$var wire 1 Q! \output1[11]~output_o\ $end
$var wire 1 R! \output1[12]~output_o\ $end
$var wire 1 S! \output1[13]~output_o\ $end
$var wire 1 T! \output1[14]~output_o\ $end
$var wire 1 U! \output1[15]~output_o\ $end
$var wire 1 V! \output2[0]~output_o\ $end
$var wire 1 W! \output2[1]~output_o\ $end
$var wire 1 X! \output2[2]~output_o\ $end
$var wire 1 Y! \output2[3]~output_o\ $end
$var wire 1 Z! \output2[4]~output_o\ $end
$var wire 1 [! \output2[5]~output_o\ $end
$var wire 1 \! \output2[6]~output_o\ $end
$var wire 1 ]! \output2[7]~output_o\ $end
$var wire 1 ^! \output2[8]~output_o\ $end
$var wire 1 _! \output2[9]~output_o\ $end
$var wire 1 `! \output2[10]~output_o\ $end
$var wire 1 a! \output2[11]~output_o\ $end
$var wire 1 b! \output2[12]~output_o\ $end
$var wire 1 c! \output2[13]~output_o\ $end
$var wire 1 d! \output2[14]~output_o\ $end
$var wire 1 e! \output2[15]~output_o\ $end
$var wire 1 f! \clk~input_o\ $end
$var wire 1 g! \clk~inputclkctrl_outclk\ $end
$var wire 1 h! \input[0]~input_o\ $end
$var wire 1 i! \counter~0_combout\ $end
$var wire 1 j! \counter~q\ $end
$var wire 1 k! \sample_hold[0]~feeder_combout\ $end
$var wire 1 l! \reset~input_o\ $end
$var wire 1 m! \reset~inputclkctrl_outclk\ $end
$var wire 1 n! \output1~0_combout\ $end
$var wire 1 o! \output1[0]~reg0_q\ $end
$var wire 1 p! \input[1]~input_o\ $end
$var wire 1 q! \sample_hold[1]~feeder_combout\ $end
$var wire 1 r! \output1~1_combout\ $end
$var wire 1 s! \output1[1]~reg0_q\ $end
$var wire 1 t! \input[2]~input_o\ $end
$var wire 1 u! \sample_hold[2]~feeder_combout\ $end
$var wire 1 v! \output1~2_combout\ $end
$var wire 1 w! \output1[2]~reg0_q\ $end
$var wire 1 x! \input[3]~input_o\ $end
$var wire 1 y! \sample_hold[3]~feeder_combout\ $end
$var wire 1 z! \output1~3_combout\ $end
$var wire 1 {! \output1[3]~reg0_q\ $end
$var wire 1 |! \input[4]~input_o\ $end
$var wire 1 }! \sample_hold[4]~feeder_combout\ $end
$var wire 1 ~! \output1~4_combout\ $end
$var wire 1 !" \output1[4]~reg0_q\ $end
$var wire 1 "" \input[5]~input_o\ $end
$var wire 1 #" \sample_hold[5]~feeder_combout\ $end
$var wire 1 $" \output1~5_combout\ $end
$var wire 1 %" \output1[5]~reg0_q\ $end
$var wire 1 &" \input[6]~input_o\ $end
$var wire 1 '" \sample_hold[6]~feeder_combout\ $end
$var wire 1 (" \output1~6_combout\ $end
$var wire 1 )" \output1[6]~reg0_q\ $end
$var wire 1 *" \input[7]~input_o\ $end
$var wire 1 +" \sample_hold[7]~feeder_combout\ $end
$var wire 1 ," \output1~7_combout\ $end
$var wire 1 -" \output1[7]~reg0_q\ $end
$var wire 1 ." \input[8]~input_o\ $end
$var wire 1 /" \sample_hold[8]~feeder_combout\ $end
$var wire 1 0" \output1~8_combout\ $end
$var wire 1 1" \output1[8]~reg0_q\ $end
$var wire 1 2" \input[9]~input_o\ $end
$var wire 1 3" \sample_hold[9]~feeder_combout\ $end
$var wire 1 4" \output1~9_combout\ $end
$var wire 1 5" \output1[9]~reg0_q\ $end
$var wire 1 6" \input[10]~input_o\ $end
$var wire 1 7" \sample_hold[10]~feeder_combout\ $end
$var wire 1 8" \output1~10_combout\ $end
$var wire 1 9" \output1[10]~reg0_q\ $end
$var wire 1 :" \input[11]~input_o\ $end
$var wire 1 ;" \sample_hold[11]~feeder_combout\ $end
$var wire 1 <" \output1~11_combout\ $end
$var wire 1 =" \output1[11]~reg0_q\ $end
$var wire 1 >" \input[12]~input_o\ $end
$var wire 1 ?" \sample_hold[12]~feeder_combout\ $end
$var wire 1 @" \output1~12_combout\ $end
$var wire 1 A" \output1[12]~reg0_q\ $end
$var wire 1 B" \input[13]~input_o\ $end
$var wire 1 C" \sample_hold[13]~feeder_combout\ $end
$var wire 1 D" \output1~13_combout\ $end
$var wire 1 E" \output1[13]~reg0_q\ $end
$var wire 1 F" \input[14]~input_o\ $end
$var wire 1 G" \sample_hold[14]~feeder_combout\ $end
$var wire 1 H" \output1~14_combout\ $end
$var wire 1 I" \output1[14]~reg0_q\ $end
$var wire 1 J" \input[15]~input_o\ $end
$var wire 1 K" \sample_hold[15]~feeder_combout\ $end
$var wire 1 L" \output1~15_combout\ $end
$var wire 1 M" \output1[15]~reg0_q\ $end
$var wire 1 N" sample_hold [15] $end
$var wire 1 O" sample_hold [14] $end
$var wire 1 P" sample_hold [13] $end
$var wire 1 Q" sample_hold [12] $end
$var wire 1 R" sample_hold [11] $end
$var wire 1 S" sample_hold [10] $end
$var wire 1 T" sample_hold [9] $end
$var wire 1 U" sample_hold [8] $end
$var wire 1 V" sample_hold [7] $end
$var wire 1 W" sample_hold [6] $end
$var wire 1 X" sample_hold [5] $end
$var wire 1 Y" sample_hold [4] $end
$var wire 1 Z" sample_hold [3] $end
$var wire 1 [" sample_hold [2] $end
$var wire 1 \" sample_hold [1] $end
$var wire 1 ]" sample_hold [0] $end
$var wire 1 ^" \ALT_INV_reset~inputclkctrl_outclk\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0R
0S
1T
xU
1V
1W
1X
1Y
1Z
1[
0\
0]
0B!
zC!
zD!
zE!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
1i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
1^"
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
1>!
1?!
1@!
0A!
1:!
1;!
1<!
0=!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
$end
#25000
1!
1\
1f!
1A!
1g!
1j!
0i!
#50000
0!
0\
0f!
0A!
0g!
#75000
1!
1\
1f!
1A!
1g!
0j!
1i!
#100000
0!
0\
0f!
0A!
0g!
#120000
11
1m
1h!
1k!
#125000
1!
1\
1f!
1A!
1g!
1j!
1]"
0i!
1n!
#150000
0!
0\
0f!
0A!
0g!
#175000
1!
1\
1f!
1A!
1g!
0j!
1o!
1F!
1i!
1}
1A
#200000
0!
0\
0f!
0A!
0g!
#225000
1!
1\
1f!
1A!
1g!
1j!
0i!
#240000
01
10
0m
1l
1p!
0h!
0k!
0n!
1q!
1r!
#250000
0!
0\
0f!
0A!
0g!
#275000
1!
1\
1f!
1A!
1g!
0j!
0]"
0o!
1\"
1s!
1G!
0F!
1i!
1|
0}
0A
1@
#300000
0!
0\
0f!
0A!
0g!
#325000
1!
1\
1f!
1A!
1g!
1j!
0i!
#350000
0!
0\
0f!
0A!
0g!
#360000
11
1m
1h!
1k!
1n!
#375000
1!
1\
1f!
1A!
1g!
0j!
1]"
1o!
1F!
1i!
1}
1A
#400000
0!
0\
0f!
0A!
0g!
#425000
1!
1\
1f!
1A!
1g!
1j!
0i!
#450000
0!
0\
0f!
0A!
0g!
#475000
1!
1\
1f!
1A!
1g!
0j!
1i!
#480000
01
00
1/
0m
0l
1k
1t!
0p!
0h!
0k!
0q!
1u!
#500000
0!
0\
0f!
0A!
0g!
#525000
1!
1\
1f!
1A!
1g!
1j!
0]"
0\"
1["
0i!
0n!
0r!
1v!
#550000
0!
0\
0f!
0A!
0g!
#575000
1!
1\
1f!
1A!
1g!
0j!
0o!
0s!
1w!
1H!
0G!
0F!
1i!
1{
0|
0}
0A
0@
1?
#600000
0!
11
0\
1m
1h!
0f!
0A!
1k!
0g!
#625000
1!
1\
1f!
1A!
1g!
1j!
1]"
0i!
1n!
#650000
0!
0\
0f!
0A!
0g!
#675000
1!
1\
1f!
1A!
1g!
0j!
1o!
1F!
1i!
1}
1A
#700000
0!
0\
0f!
0A!
0g!
#720000
01
10
0m
1l
1p!
0h!
0k!
1q!
#725000
1!
1\
1f!
1A!
1g!
1j!
0]"
1\"
0i!
0n!
1r!
#750000
0!
0\
0f!
0A!
0g!
#775000
1!
1\
1f!
1A!
1g!
0j!
0o!
1s!
1G!
0F!
1i!
1|
0}
0A
1@
#800000
0!
0\
0f!
0A!
0g!
#825000
1!
1\
1f!
1A!
1g!
1j!
0i!
#840000
11
1m
1h!
1k!
1n!
#850000
0!
0\
0f!
0A!
0g!
#875000
1!
1\
1f!
1A!
1g!
0j!
1]"
1o!
1F!
1i!
1}
1A
#900000
0!
0\
0f!
0A!
0g!
#925000
1!
1\
1f!
1A!
1g!
1j!
0i!
#950000
0!
0\
0f!
0A!
0g!
#960000
01
00
0/
1.
0m
0l
0k
1j
1x!
0t!
0p!
0h!
0k!
0n!
0q!
0r!
0u!
0v!
1y!
1z!
#975000
1!
1\
1f!
1A!
1g!
0j!
0]"
0o!
0\"
0s!
0["
0w!
1Z"
1{!
1I!
0H!
0G!
0F!
1i!
1z
0{
0|
0}
0A
0@
0?
1>
#1000000
