C:\lscc\diamond\3.3_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results   -part LFE5UM_25F  -package MG285C  -grade -6    -maxfan 50 -block -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -overilog "pll.vm" -ovhdl "pll.vhm" -summaryfile D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\synlog\report\pll_premap.xml  -top_level_module  pll  -oedif  D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\pll.edn  -conchk_prepass  D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\pll_cck_prepass.rpt   -freq 100.000   -tcl  D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\pll.fdc  D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\synwork\pll_mult.srs  -flow prepass  -gcc_prepass  -osrd  D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\synwork\pll_prem.srd  -devicelib  C:\lscc\diamond\3.3_x64\synpbase\lib\lucent\ecp5um.v  -devicelib  C:\lscc\diamond\3.3_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\syntmp\pll.plg  -osyn  D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\synwork\pll_prem.srd  -prjdir  D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\  -prjname  pll  -log  D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\synlog\pll_premap.srr 
rc:0 success:1
D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\pll.edn|o|1419596114|8820
D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\pll_cck_prepass.rpt|o|0|0
D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\pll.fdc|i|1419596193|28
D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\synwork\pll_mult.srs|i|1419596198|4929
D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\synwork\pll_prem.srd|o|1419596199|4709
C:\lscc\diamond\3.3_x64\synpbase\lib\lucent\ecp5um.v|i|1406777724|87767
C:\lscc\diamond\3.3_x64\synpbase\lib\lucent\pmi_def.v|i|1406777724|40584
D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\syntmp\pll.plg|o|1419596198|0
D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\synwork\pll_prem.srd|o|1419596199|4709
D:\DESKTOP\RD_WORK\rd1184\check1\source\verilog\ecp5\clarity\pll_pix2byte_RGB888_2lane\pll\syn_results\synlog\pll_premap.srr|o|1419596199|2471
C:\lscc\diamond\3.3_x64\synpbase\bin\m_gen_lattice.exe|i|1407127400|21103616
C:\lscc\diamond\3.3_x64\synpbase\bin64\m_gen_lattice.exe|i|1407129402|24761856
