# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_8_34a_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl {C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:07:36 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_pkg.sv 
# -- Compiling package q_8_34a_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:07:36 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl {C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:07:36 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv 
# -- Compiling package q_8_34a_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a
# 
# Top level modules:
# 	q_8_34a
# End time: 12:07:36 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:07:46 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv 
# -- Compiling package q_8_34a_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a_tb
# 
# Top level modules:
# 	q_8_34a_tb
# End time: 12:07:46 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_34a_tb
# vsim work.q_8_34a_tb 
# Start time: 12:08:01 on Dec 27,2019
# Loading sv_std.std
# Loading work.q_8_34a_pkg
# Loading work.q_8_34a_tb_sv_unit
# Loading work.q_8_34a_tb
# Loading work.q_8_34a_sv_unit
# Loading work.q_8_34a
add wave -position insertpoint  \
sim:/q_8_34a_tb/rst_b \
sim:/q_8_34a_tb/clk \
sim:/q_8_34a_tb/data_in \
sim:/q_8_34a_tb/load_regs \
sim:/q_8_34a_tb/incr_r2 \
sim:/q_8_34a_tb/shift \
sim:/q_8_34a_tb/zero \
sim:/q_8_34a_tb/E
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(11)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_34a_tb
# 1
# Break in Module q_8_34a_tb at C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv line 11
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:36 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv 
# -- Compiling package q_8_34a_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a_tb
# 
# Top level modules:
# 	q_8_34a_tb
# End time: 12:11:36 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_34a_tb
# End time: 12:11:39 on Dec 27,2019, Elapsed time: 0:03:38
# Errors: 0, Warnings: 0
# vsim work.q_8_34a_tb 
# Start time: 12:11:39 on Dec 27,2019
# Loading sv_std.std
# Loading work.q_8_34a_pkg
# Loading work.q_8_34a_tb_sv_unit
# Loading work.q_8_34a_tb
# Loading work.q_8_34a_sv_unit
# Loading work.q_8_34a
add wave -position insertpoint  \
sim:/q_8_34a_tb/rst_b \
sim:/q_8_34a_tb/clk \
sim:/q_8_34a_tb/data_in \
sim:/q_8_34a_tb/load_regs \
sim:/q_8_34a_tb/incr_r2 \
sim:/q_8_34a_tb/shift \
sim:/q_8_34a_tb/zero \
sim:/q_8_34a_tb/E \
sim:/q_8_34a_tb/r1 \
sim:/q_8_34a_tb/r2
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(14)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_34a_tb
# 1
# Break in Module q_8_34a_tb at C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv line 14
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:57 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv 
# -- Compiling package q_8_34a_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a_tb
# 
# Top level modules:
# 	q_8_34a_tb
# End time: 12:12:58 on Dec 27,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34a_tb_sv_unit
# Loading work.q_8_34a_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(14)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_34a_tb
# 1
# Break in Module q_8_34a_tb at C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv line 14
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:16 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv 
# -- Compiling package q_8_34a_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a_tb
# 
# Top level modules:
# 	q_8_34a_tb
# End time: 12:15:16 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34a_tb_sv_unit
# Loading work.q_8_34a_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(14)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_34a_tb
# 1
# Break in Module q_8_34a_tb at C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv line 14
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:12 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv 
# -- Compiling package q_8_34a_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a
# 
# Top level modules:
# 	q_8_34a
# End time: 12:16:12 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34a_sv_unit
# Loading work.q_8_34a
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(14)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_34a_tb
# 1
# Break in Module q_8_34a_tb at C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv line 14
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:55 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv 
# -- Compiling package q_8_34a_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a_tb
# 
# Top level modules:
# 	q_8_34a_tb
# End time: 12:20:56 on Dec 27,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34a_tb_sv_unit
# Loading work.q_8_34a_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(14)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_34a_tb
# 1
# Break in Module q_8_34a_tb at C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv line 14
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:07 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv 
# -- Compiling package q_8_34a_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a
# 
# Top level modules:
# 	q_8_34a
# End time: 12:22:07 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34a_sv_unit
# Loading work.q_8_34a
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(14)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_34a_tb
# 1
# Break in Module q_8_34a_tb at C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv line 14
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:50 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv 
# -- Compiling package q_8_34a_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a_tb
# 
# Top level modules:
# 	q_8_34a_tb
# End time: 12:22:50 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34a_tb_sv_unit
# Loading work.q_8_34a_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(14)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_34a_tb
# 1
# Break in Module q_8_34a_tb at C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv line 14
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:48 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv 
# -- Compiling package q_8_34a_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a_tb
# 
# Top level modules:
# 	q_8_34a_tb
# End time: 12:23:48 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34a_tb_sv_unit
# Loading work.q_8_34a_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(14)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_34a_tb
# 1
# Break in Module q_8_34a_tb at C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv line 14
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:16 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv 
# -- Compiling package q_8_34a_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a_tb
# 
# Top level modules:
# 	q_8_34a_tb
# End time: 12:24:16 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34a_tb_sv_unit
# Loading work.q_8_34a_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(14)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_34a_tb
# 1
# Break in Module q_8_34a_tb at C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv line 14
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:42 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv 
# -- Compiling package q_8_34a_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a_tb
# 
# Top level modules:
# 	q_8_34a_tb
# End time: 12:24:42 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34a_tb_sv_unit
# Loading work.q_8_34a_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(14)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_34a_tb
# 1
# Break in Module q_8_34a_tb at C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv line 14
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:23 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv 
# ** Error: (vlog-13069) C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(29): near "always_ff": syntax error, unexpected "SystemVerilog keyword 'always_ff'".
# End time: 12:26:23 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:47 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv 
# ** Error: (vlog-13069) C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(29): near "always": syntax error, unexpected always.
# End time: 12:26:48 on Dec 27,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:38 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv 
# -- Compiling package q_8_34a_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a_tb
# 
# Top level modules:
# 	q_8_34a_tb
# End time: 12:32:38 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34a_tb_sv_unit
# Loading work.q_8_34a_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(14)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_34a_tb
# 1
# Break in Module q_8_34a_tb at C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv line 14
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:34:08 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv 
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(31): (vlog-2730) Undefined variable: 'icnr_r2'.
# End time: 12:34:09 on Dec 27,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:34:18 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv 
# -- Compiling package q_8_34a_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a_tb
# 
# Top level modules:
# 	q_8_34a_tb
# End time: 12:34:18 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34a_tb_sv_unit
# Loading work.q_8_34a_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv(14)
#    Time: 300 ps  Iteration: 0  Instance: /q_8_34a_tb
# 1
# Break in Module q_8_34a_tb at C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_tb.sv line 14
# End time: 12:34:52 on Dec 27,2019, Elapsed time: 0:23:13
# Errors: 6, Warnings: 0
