
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nghielme' on host 'yavin.cern.ch' (Linux_x86_64 version 5.4.0-146-generic) on Fri Mar 31 13:36:37 CEST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed'
Sourcing Tcl script 'float_to_fixed_xilinx.tcl'
INFO: [HLS 200-1510] Running: open_project -reset float_to_fixed_xilinx 
INFO: [HLS 200-10] Creating and opening project '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx'.
INFO: [HLS 200-1510] Running: set_top float_to_fixed_top 
INFO: [HLS 200-1510] Running: add_files float_to_fixed.cpp -cflags -O2 -I../ac_types/include -D__BAMBU__ -D__VIVADO__ -DAC_TYPES_INIT -std=c++14 
INFO: [HLS 200-10] Adding design file 'float_to_fixed.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb float_to_fixed_test.cpp -cflags -O2 -I../ac_types/include -D__BAMBU__ -D__VIVADO__ -DAC_TYPES_INIT -std=c++14 
INFO: [HLS 200-10] Adding test bench file 'float_to_fixed_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset float_to_fixed_xilinx_solution 
INFO: [HLS 200-10] Creating and opening solution '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/float_to_fixed_xilinx_solution.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
***** C SIMULATION *****
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../float_to_fixed_test.cpp in debug mode
   Compiling ../../../../float_to_fixed.cpp in debug mode
   Generating csim.exe
flopo = 1.23449993133544921875e2+0
fixpo = 1.23449993133544921875
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.21 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.67 seconds; current allocated memory: -937.109 MB.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 214.125 MB.
INFO: [HLS 200-10] Analyzing design file 'float_to_fixed.cpp' ... 
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:376:73)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:380:72)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:422:73)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:426:72)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:488:79)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:498:61)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:521:72)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:523:70)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:550:79)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:560:65)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:593:72)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:595:74)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1024:71)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1034:72)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1045:75)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1063:79)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1070:77)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1128:70)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1145:68)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1168:69)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:51)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:210)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:105)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:193)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:131)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:279)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1294:108)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1318:120)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1334:134)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1382:120)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1409:120)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1425:134)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1458:137)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1492:143)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1506:143)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1512:63)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1513:66)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1531:66)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1535:74)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1700:72)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1715:77)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1741:77)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1767:77)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1799:160)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1807:103)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1820:173)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1828:108)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1865:74)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1871:147)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1887:83)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1911:175)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1919:103)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1933:63)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1958:63)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2404:69)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2416:69)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2563:144)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2603:144)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4289:71)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4333:250)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4384:346)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4424:116)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4873:257)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:155:80)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:160:79)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:172:80)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:488:97)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:550:97)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1024:90)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1034:91)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1045:94)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1063:98)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1070:96)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1128:89)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1145:87)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:70)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1236:229)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:124)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:213)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1250:125)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:151)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1261:299)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1318:139)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1334:153)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1382:139)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1409:139)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1425:153)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1458:156)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1492:162)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1506:162)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1512:82)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1513:85)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1531:85)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1535:94)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1700:91)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1715:96)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1741:96)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1767:96)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1799:179)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1807:122)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1820:192)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1828:127)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1911:194)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:1919:122)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:2404:88)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4289:90)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (../ac_types/include/ac_int.h:4424:135)
WARNING: [HLS 207-5287] unused parameter 'x' (../ac_types/include/ac_int.h:4898:105)
WARNING: [HLS 207-5287] unused parameter 'x' (../ac_types/include/ac_int.h:4918:99)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:155:98)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:160:97)
WARNING: [HLS 207-4699] self-comparison always evaluates to true (./../ac_types/include/ac_fixed.h:172:98)
WARNING: [HLS 207-5287] unused parameter 'x' (./../ac_types/include/ac_fixed.h:1830:116)
WARNING: [HLS 207-5287] unused parameter 'x' (./../ac_types/include/ac_fixed.h:1839:110)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.28 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.59 seconds; current allocated memory: 220.598 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::set(int, int)' into 'void ac_private::iv_extend<5, 9, false>(ac_private::iv_base<9, false>&, int)' (../ac_types/include/ac_int.h:1168:6)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::set(int, int)' into 'void ac_private::iv_const_shift_l<128, 1, false, 9, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1865:6)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_extend<5, 9, false>(ac_private::iv_base<9, false>&, int)' into 'void ac_private::iv_const_shift_l<128, 1, false, 9, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1889:16)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::operator[](int) const' into 'void ac_private::iv_const_shift_l<128, 1, false, 9, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1889:33)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::set(int, int)' into 'void ac_private::iv_const_shift_l<128, 1, false, 9, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1887:6)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_const_shift_l<128, 1, false, 9, false>(ac_private::iv_base<1, false> const&, ac_private::iv_base<9, false>&)' into 'void ac_private::iv<1, false>::const_shift_l<128, 9, false>(ac_private::iv<9, false>&) const' (../ac_types/include/ac_int.h:2493:13)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::set(int, int)' into 'void ac_private::iv_base<9, false>::bit_adjust<280, true>()' (../ac_types/include/ac_int.h:478:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<9, false>::bit_adjust<280, true>()' into 'ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' (./../ac_types/include/ac_fixed.h:126:27)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<9, false>::iv()' into 'ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&)' (./../ac_types/include/ac_fixed.h:307:55)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<1, false>::const_shift_l<128, 9, false>(ac_private::iv<9, false>&) const' into 'ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&)' (./../ac_types/include/ac_fixed.h:333:25)
INFO: [HLS 214-131] Inlining function 'ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&)' (./../ac_types/include/ac_fixed.h:364:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_base<1, false>::bit_adjust<8, true>()' into 'ac_int<8, true>::bit_adjust()' (../ac_types/include/ac_int.h:3133:27)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::bit_adjust()' into 'ac_int<8, true>::to_int() const' (../ac_types/include/ac_int.h:3401:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::operator[](int) const' into 'void ac_private::iv_shift_r<9, false, 9, false>(ac_private::iv_base<9, false> const&, unsigned int, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1816:20)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::set(int, int)' into 'void ac_private::iv_shift_r<9, false, 9, false>(ac_private::iv_base<9, false> const&, unsigned int, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1828:6)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::operator[](int) const' into 'void ac_private::iv_shift_r<9, false, 9, false>(ac_private::iv_base<9, false> const&, unsigned int, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1828:32)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::set(int, int)' into 'void ac_private::iv_shift_r<9, false, 9, false>(ac_private::iv_base<9, false> const&, unsigned int, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1820:70)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::operator[](int) const' into 'void ac_private::iv_shift_r<9, false, 9, false>(ac_private::iv_base<9, false> const&, unsigned int, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1820:41)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::operator[](int) const' into 'void ac_private::iv_shift_r<9, false, 9, false>(ac_private::iv_base<9, false> const&, unsigned int, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1819:42)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::operator[](int) const' into 'void ac_private::iv_shift_l<9, false, 9, false>(ac_private::iv_base<9, false> const&, unsigned int, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1799:34)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::set(int, int)' into 'void ac_private::iv_shift_l<9, false, 9, false>(ac_private::iv_base<9, false> const&, unsigned int, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1807:6)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::operator[](int) const' into 'void ac_private::iv_shift_l<9, false, 9, false>(ac_private::iv_base<9, false> const&, unsigned int, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1807:29)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::set(int, int)' into 'void ac_private::iv_shift_l<9, false, 9, false>(ac_private::iv_base<9, false> const&, unsigned int, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1799:57)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_shift_r<9, false, 9, false>(ac_private::iv_base<9, false> const&, unsigned int, ac_private::iv_base<9, false>&)' into 'void ac_private::iv_shift_l2<true, 9, false, 9, false>(ac_private::iv_base<9, false> const&, int, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1836:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_shift_l<9, false, 9, false>(ac_private::iv_base<9, false> const&, unsigned int, ac_private::iv_base<9, false>&)' into 'void ac_private::iv_shift_l2<true, 9, false, 9, false>(ac_private::iv_base<9, false> const&, int, ac_private::iv_base<9, false>&)' (../ac_types/include/ac_int.h:1838:13)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_shift_l2<true, 9, false, 9, false>(ac_private::iv_base<9, false> const&, int, ac_private::iv_base<9, false>&)' into 'void ac_private::iv<9, false>::shift_l2<9, false>(int, ac_private::iv<9, false>&) const' (../ac_types/include/ac_int.h:2478:13)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<9, false>::iv()' into 'ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0> ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>::operator<<=<8>(ac_int<8, true> const&)' (./../ac_types/include/ac_fixed.h:1024:15)
INFO: [HLS 214-131] Inlining function 'ac_int<8, true>::to_int() const' into 'ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0> ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>::operator<<=<8>(ac_int<8, true> const&)' (./../ac_types/include/ac_fixed.h:1025:29)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<9, false>::shift_l2<9, false>(int, ac_private::iv<9, false>&) const' into 'ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0> ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>::operator<<=<8>(ac_int<8, true> const&)' (./../ac_types/include/ac_fixed.h:1025:16)
INFO: [HLS 214-131] Inlining function 'ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0> ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>::operator<<=<8>(ac_int<8, true> const&)' (./../ac_types/include/ac_fixed.h:1027:10)
INFO: [HLS 214-131] Inlining function 'ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<25, 2, true, (ac_q_mode)0, (ac_o_mode)0> const&)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::to_ac_fixed() const' (./../ac_types/include/ac_float.h:457:47)
INFO: [HLS 214-131] Inlining function 'ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0> ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>::operator<<=<8>(ac_int<8, true> const&)' into 'ac_float<25, 2, 8, (ac_q_mode)0>::to_ac_fixed() const' (./../ac_types/include/ac_float.h:458:12)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::operator[](int) const' into 'void ac_private::iv_const_shift_r<119, 9, false, 2, false>(ac_private::iv_base<9, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1907:23)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::operator[](int) const' into 'void ac_private::iv_const_shift_r<119, 9, false, 2, false>(ac_private::iv_base<9, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1910:45)
INFO: [HLS 214-131] Inlining function 'ac_private::iv_base<9, false>::operator[](int) const' into 'void ac_private::iv_const_shift_r<119, 9, false, 2, false>(ac_private::iv_base<9, false> const&, ac_private::iv_base<2, false>&)' (../ac_types/include/ac_int.h:1911:41)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv_const_shift_r<119, 9, false, 2, false>(ac_private::iv_base<9, false> const&, ac_private::iv_base<2, false>&)' into 'void ac_private::iv<9, false>::const_shift_r<119, 2, false>(ac_private::iv<2, false>&) const' (../ac_types/include/ac_int.h:2498:13)
INFO: [HLS 214-131] Inlining function 'ac_private::iv<2, false>::iv()' into 'ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0> const&)' (./../ac_types/include/ac_fixed.h:307:55)
INFO: [HLS 214-131] Inlining function 'void ac_private::iv<9, false>::const_shift_r<119, 2, false>(ac_private::iv<2, false>&) const' into 'ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0> const&)' (./../ac_types/include/ac_fixed.h:322:25)
INFO: [HLS 214-131] Inlining function 'ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::bit_adjust()' into 'ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0> const&)' (./../ac_types/include/ac_fixed.h:364:13)
INFO: [HLS 214-131] Inlining function 'ac_float<25, 2, 8, (ac_q_mode)0>::to_ac_fixed() const' into 'float_to_fixed_top(ac_float<25, 2, 8, (ac_q_mode)0> const&, ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>&)' (float_to_fixed.cpp:6:19)
INFO: [HLS 214-131] Inlining function 'ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>::ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0>(ac_fixed<280, 129, true, (ac_q_mode)0, (ac_o_mode)0> const&)' into 'float_to_fixed_top(ac_float<25, 2, 8, (ac_q_mode)0> const&, ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>&)' (float_to_fixed.cpp:6:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1911_1' (../ac_types/include/ac_int.h:1911:49) in function 'float_to_fixed_top' completely with a factor of 2 (float_to_fixed.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1820_1' (../ac_types/include/ac_int.h:1820:46) in function 'float_to_fixed_top' completely with a factor of 9 (float_to_fixed.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1828_3' (../ac_types/include/ac_int.h:1828:46) in function 'float_to_fixed_top' completely with a factor of 9 (float_to_fixed.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1799_1' (../ac_types/include/ac_int.h:1799:46) in function 'float_to_fixed_top' completely with a factor of 9 (float_to_fixed.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1807_3' (../ac_types/include/ac_int.h:1807:46) in function 'float_to_fixed_top' completely with a factor of 9 (float_to_fixed.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../ac_types/include/ac_int.h:1168:30) in function 'float_to_fixed_top' completely with a factor of 4 (float_to_fixed.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../ac_types/include/ac_int.h:1887:38) in function 'float_to_fixed_top' completely with a factor of 1 (float_to_fixed.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (../ac_types/include/ac_int.h:1865:31) in function 'float_to_fixed_top' completely with a factor of 4 (float_to_fixed.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<9, false>::iv_base()' into 'float_to_fixed_top(ac_float<25, 2, 8, (ac_q_mode)0> const&, ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>&)' (float_to_fixed.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::operator[](int) const' into 'float_to_fixed_top(ac_float<25, 2, 8, (ac_q_mode)0> const&, ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>&)' (float_to_fixed.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<1, false>::operator[](int) const (.10)' into 'float_to_fixed_top(ac_float<25, 2, 8, (ac_q_mode)0> const&, ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>&)' (float_to_fixed.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::iv_base()' into 'float_to_fixed_top(ac_float<25, 2, 8, (ac_q_mode)0> const&, ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>&)' (float_to_fixed.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_base<2, false>::set(int, int)' into 'float_to_fixed_top(ac_float<25, 2, 8, (ac_q_mode)0> const&, ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>&)' (float_to_fixed.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_base<2, false>::bit_adjust<64, true>()' into 'float_to_fixed_top(ac_float<25, 2, 8, (ac_q_mode)0> const&, ac_fixed<64, 32, true, (ac_q_mode)0, (ac_o_mode)0>&)' (float_to_fixed.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'fixpo' with compact=bit mode in 64-bits (float_to_fixed.cpp:5:0)
INFO: [HLS 214-241] Aggregating scalar variable 'flopo' with compact=bit mode in 128-bits (float_to_fixed.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.7 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.95 seconds; current allocated memory: 220.738 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 220.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.969 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 227.836 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (../ac_types/include/ac_int.h:471) in function 'float_to_fixed_top' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../ac_types/include/ac_int.h:471:21) to (float_to_fixed.cpp:7:1) in function 'float_to_fixed_top'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 254.055 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'r.v.v' (../ac_types/include/ac_int.h:471:21)
INFO: [HLS 200-472] Inferring partial write operation for 'r.v.v' (../ac_types/include/ac_int.h:503:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 262.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'float_to_fixed_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_to_fixed_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 262.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 262.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_to_fixed_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 262.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 262.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_to_fixed_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_to_fixed_top_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 262.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_to_fixed_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'float_to_fixed_top/flopo' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'float_to_fixed_top/fixpo' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'float_to_fixed_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_to_fixed_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 262.805 MB.
INFO: [RTMG 210-278] Implementing memory 'float_to_fixed_top_r_v_v_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 266.309 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 267.441 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for float_to_fixed_top.
INFO: [VLOG 209-307] Generating Verilog RTL for float_to_fixed_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 72.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.47 seconds. CPU system time: 0.56 seconds. Elapsed time: 9.13 seconds; current allocated memory: 53.754 MB.
***** C/RTL SIMULATION *****
INFO: [HLS 200-1510] Running: cosim_design -tool xsim -rtl verilog -trace_level none 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling float_to_fixed_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_float_to_fixed_top.cpp
   Compiling float_to_fixed.cpp_pre.cpp.tb.cpp
   Compiling apatb_float_to_fixed_top_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
flopo = 1.23449993133544921875e2+0
fixpo = 1.23449993133544921875
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_float_to_fixed_top_top glbl -Oenable_linking_all_libraries -prj float_to_fixed_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s float_to_fixed_top 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/sim/verilog/float_to_fixed_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/sim/verilog/float_to_fixed_top_float_to_fixed_top_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_top_float_to_fixed_top_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/sim/verilog/float_to_fixed_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_float_to_fixed_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/sim/verilog/float_to_fixed_top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/sim/verilog/float_to_fixed_top_r_v_v_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_fixed_top_r_v_v_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.float_to_fixed_top_r_v_v_RAM_AUT...
Compiling module xil_defaultlib.float_to_fixed_top_flow_control_...
Compiling module xil_defaultlib.float_to_fixed_top_float_to_fixe...
Compiling module xil_defaultlib.float_to_fixed_top
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_float_to_fixed_top_top
Compiling module work.glbl
Built simulation snapshot float_to_fixed_top

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/float_to_fixed_top/xsim_script.tcl
# xsim {float_to_fixed_top} -autoloadwcfg -tclbatch {float_to_fixed_top.tcl}
Time resolution is 1 ps
source float_to_fixed_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "225000"
// RTL Simulation : 1 / 1 [100.00%] @ "1325000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1625 ns : File "/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/sim/verilog/float_to_fixed_top.autotb.v" Line 284
## quit
INFO: [Common 17-206] Exiting xsim at Fri Mar 31 13:37:04 2023...
INFO: [COSIM 212-316] Starting C post checking ...
flopo = 1.23449993133544921875e2+0
fixpo = 1.23449993133544921875
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 14.09 seconds. CPU system time: 1.06 seconds. Elapsed time: 14.98 seconds; current allocated memory: 7.020 MB.
INFO: [HLS 200-1510] Running: export_design -evaluate verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 13:37:14 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module float_to_fixed_top
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg400
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "50.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:float_to_fixed_top:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project float_to_fixed_xilinx
# dict set report_options hls_solution float_to_fixed_xilinx_solution
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {float_to_fixed_top_flow_control_loop_pipe_sequential_init float_to_fixed_top_r_v_v_RAM_AUTO_1R1W}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
INFO: [BD 41-2613] The output directory /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0 for bd_0 cannot be found.
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2023-03-31 13:37:41 CEST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Mar 31 13:37:41 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Fri Mar 31 13:37:41 2023] Launched synth_1...
Run output will be captured here: /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/runme.log
[Fri Mar 31 13:37:41 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3586534
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2688.535 ; gain = 0.000 ; free physical = 554 ; free virtual = 40692
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-3585809-yavin/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-3585809-yavin/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2688.535 ; gain = 0.000 ; free physical = 570 ; free virtual = 40343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2688.535 ; gain = 0.000 ; free physical = 414 ; free virtual = 40187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2688.535 ; gain = 0.000 ; free physical = 413 ; free virtual = 40186
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.535 ; gain = 0.000 ; free physical = 397 ; free virtual = 40171
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/float_to_fixed_top.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/float_to_fixed_top.xdc]
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.566 ; gain = 0.000 ; free physical = 875 ; free virtual = 40587
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.566 ; gain = 0.000 ; free physical = 873 ; free virtual = 40586
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 852 ; free virtual = 40564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 852 ; free virtual = 40564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 855 ; free virtual = 40566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 853 ; free virtual = 40565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 811 ; free virtual = 40527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 495 ; free virtual = 40091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 495 ; free virtual = 40091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 493 ; free virtual = 40088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 482 ; free virtual = 39622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 482 ; free virtual = 39622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 481 ; free virtual = 39621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 481 ; free virtual = 39621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 481 ; free virtual = 39621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 481 ; free virtual = 39621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 492 ; free virtual = 39632
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2752.566 ; gain = 0.000 ; free physical = 551 ; free virtual = 39691
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2752.566 ; gain = 64.031 ; free physical = 550 ; free virtual = 39690
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.566 ; gain = 0.000 ; free physical = 543 ; free virtual = 39683
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.566 ; gain = 0.000 ; free physical = 483 ; free virtual = 39688
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 591a8726
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2752.566 ; gain = 64.238 ; free physical = 676 ; free virtual = 39881
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 13:39:07 2023...
[Fri Mar 31 13:39:17 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:25 ; elapsed = 00:01:36 . Memory (MB): peak = 2830.148 ; gain = 0.000 ; free physical = 1637 ; free virtual = 40799
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-03-31 13:39:17 CEST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2830.148 ; gain = 0.000 ; free physical = 1497 ; free virtual = 40666
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/float_to_fixed_top.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/float_to_fixed_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.148 ; gain = 0.000 ; free physical = 1360 ; free virtual = 40529
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-03-31 13:39:20 CEST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/float_to_fixed_top_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/float_to_fixed_top_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/float_to_fixed_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/float_to_fixed_top_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/float_to_fixed_top_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/float_to_fixed_top_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 0 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 1.75%  | OK     |
#  | FD                                                        | 50%       | 0.29%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.08%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.71%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.71%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 9      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/report/float_to_fixed_top_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 0 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-03-31 13:39:25 CEST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2023-03-31 13:39:25 CEST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2023-03-31 13:39:25 CEST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-03-31 13:39:25 CEST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-03-31 13:39:25 CEST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-03-31 13:39:25 CEST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-03-31 13:39:25 CEST
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 929 307 0 2 0 0 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 929 AVAIL_FF 106400 FF 307 AVAIL_DSP 220 DSP 0 AVAIL_BRAM 280 BRAM 2 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/report/verilog/float_to_fixed_top_export.rpt


Implementation tool: Xilinx Vivado v.2021.2
Project:             float_to_fixed_xilinx
Solution:            float_to_fixed_xilinx_solution
Device target:       xc7z020-clg400-1
Report date:         Fri Mar 31 13:39:25 CEST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            929
FF:             307
DSP:              0
BRAM:             2
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     50.000
CP achieved post-synthesis:      7.508
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2023-03-31 13:39:25 CEST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Fri Mar 31 13:39:26 2023] Launched impl_1...
Run output will be captured here: /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/runme.log
[Fri Mar 31 13:39:26 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2693.270 ; gain = 3.969 ; free physical = 459 ; free virtual = 39176
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.500 ; gain = 0.000 ; free physical = 993 ; free virtual = 39710
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.406 ; gain = 0.000 ; free physical = 1221 ; free virtual = 39943
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.406 ; gain = 89.043 ; free physical = 1220 ; free virtual = 39942
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2873.125 ; gain = 87.844 ; free physical = 1149 ; free virtual = 39871

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 8e32fdff

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2873.125 ; gain = 0.000 ; free physical = 1149 ; free virtual = 39871

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8e32fdff

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 874 ; free virtual = 39660
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8e32fdff

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 865 ; free virtual = 39660
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 3d654a94

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 855 ; free virtual = 39658
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 3d654a94

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 855 ; free virtual = 39658
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 3d654a94

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 855 ; free virtual = 39657
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 3d654a94

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 855 ; free virtual = 39657
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 854 ; free virtual = 39656
Ending Logic Optimization Task | Checksum: 3d654a94

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 854 ; free virtual = 39656

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 3d654a94

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 914 ; free virtual = 39636
Ending Power Optimization Task | Checksum: 3d654a94

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3309.156 ; gain = 250.938 ; free physical = 918 ; free virtual = 39640

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 3d654a94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 918 ; free virtual = 39640

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 918 ; free virtual = 39640
Ending Netlist Obfuscation Task | Checksum: 3d654a94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 918 ; free virtual = 39640
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 806 ; free virtual = 39530
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0d827ee1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 806 ; free virtual = 39530
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 806 ; free virtual = 39530

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3a574717

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 829 ; free virtual = 39552

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12087ffe1

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 842 ; free virtual = 39565

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12087ffe1

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 842 ; free virtual = 39565
Phase 1 Placer Initialization | Checksum: 12087ffe1

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 841 ; free virtual = 39564

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 5baf8429

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 832 ; free virtual = 39555

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 7cd3cbe1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 832 ; free virtual = 39555

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 7cd3cbe1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 832 ; free virtual = 39555

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 25 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 6 nets or LUTs. Breaked 0 LUT, combined 6 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 550 ; free virtual = 38732

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              6  |                     6  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              6  |                     6  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1c67a994a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:10 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 546 ; free virtual = 38729
Phase 2.4 Global Placement Core | Checksum: 294ff43e6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 559 ; free virtual = 38742
Phase 2 Global Placement | Checksum: 294ff43e6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 559 ; free virtual = 38742

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26514b735

Time (s): cpu = 00:01:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 555 ; free virtual = 38737

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d2d30627

Time (s): cpu = 00:01:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 541 ; free virtual = 38724

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 219070b8b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 527 ; free virtual = 38710

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a4c1b5e0

Time (s): cpu = 00:01:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 527 ; free virtual = 38710

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1de4f9a44

Time (s): cpu = 00:01:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 600 ; free virtual = 38782

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f66bd60e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 600 ; free virtual = 38782

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ca26fca1

Time (s): cpu = 00:01:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 600 ; free virtual = 38782
Phase 3 Detail Placement | Checksum: 1ca26fca1

Time (s): cpu = 00:01:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 600 ; free virtual = 38782

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1471980fa

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=41.719 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d91fbba9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 598 ; free virtual = 38781
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: ec87706f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 598 ; free virtual = 38781
Phase 4.1.1.1 BUFG Insertion | Checksum: 1471980fa

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 599 ; free virtual = 38781

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=41.719. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ff8712df

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 599 ; free virtual = 38781

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 599 ; free virtual = 38781
Phase 4.1 Post Commit Optimization | Checksum: ff8712df

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 599 ; free virtual = 38781

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ff8712df

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 593 ; free virtual = 38776

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ff8712df

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 592 ; free virtual = 38775
Phase 4.3 Placer Reporting | Checksum: ff8712df

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 591 ; free virtual = 38774

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 591 ; free virtual = 38774

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 591 ; free virtual = 38774
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 158cf8213

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 590 ; free virtual = 38773
Ending Placer Task | Checksum: 115ed13f0

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 589 ; free virtual = 38772
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 612 ; free virtual = 38794
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 614 ; free virtual = 38799
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 569 ; free virtual = 38756
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 566 ; free virtual = 38754
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 530 ; free virtual = 38721
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9ddc9104 ConstDB: 0 ShapeSum: 781082ec RouteDB: 0
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: ccf55679 NumContArr: fd6149ce Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1ca56a047

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 901 ; free virtual = 38820

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ca56a047

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 902 ; free virtual = 38821

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ca56a047

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 868 ; free virtual = 38787

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ca56a047

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 868 ; free virtual = 38787
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 77340043

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3317.855 ; gain = 8.699 ; free physical = 865 ; free virtual = 38785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=41.807 | TNS=0.000  | WHS=0.103  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1228
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1228
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 725fdd17

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3318.855 ; gain = 9.699 ; free physical = 865 ; free virtual = 38784

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 725fdd17

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3318.855 ; gain = 9.699 ; free physical = 865 ; free virtual = 38784
Phase 3 Initial Routing | Checksum: 159d25f8f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 861 ; free virtual = 38781

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=39.510 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1686ac08c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779
Phase 4 Rip-up And Reroute | Checksum: 1686ac08c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1686ac08c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1686ac08c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779
Phase 5 Delay and Skew Optimization | Checksum: 1686ac08c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11963cf7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779
INFO: [Route 35-416] Intermediate Timing Summary | WNS=39.510 | TNS=0.000  | WHS=0.145  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11963cf7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779
Phase 6 Post Hold Fix | Checksum: 11963cf7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.195972 %
  Global Horizontal Routing Utilization  = 0.289638 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cad7cab1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 859 ; free virtual = 38779

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cad7cab1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 857 ; free virtual = 38777

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 193b3fe19

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3398.895 ; gain = 89.738 ; free physical = 857 ; free virtual = 38777

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=39.510 | TNS=0.000  | WHS=0.145  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 193b3fe19

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3398.895 ; gain = 89.738 ; free physical = 857 ; free virtual = 38777
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3398.895 ; gain = 89.738 ; free physical = 894 ; free virtual = 38813

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3398.895 ; gain = 89.738 ; free physical = 894 ; free virtual = 38814
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3398.895 ; gain = 0.000 ; free physical = 890 ; free virtual = 38812
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 13:40:17 2023...
[Fri Mar 31 13:40:33 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.83 ; elapsed = 00:01:07 . Memory (MB): peak = 3036.125 ; gain = 0.000 ; free physical = 3173 ; free virtual = 41107
TIMESTAMP: HLS-REPORT: implementation open_run: 2023-03-31 13:40:33 CEST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3036.125 ; gain = 0.000 ; free physical = 3164 ; free virtual = 41099
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3224.234 ; gain = 0.000 ; free physical = 3058 ; free virtual = 40989
Restored from archive | CPU: 0.070000 secs | Memory: 1.472374 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3224.234 ; gain = 0.000 ; free physical = 3058 ; free virtual = 40989
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.234 ; gain = 0.000 ; free physical = 3058 ; free virtual = 40989
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2023-03-31 13:40:33 CEST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/float_to_fixed_top_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/float_to_fixed_top_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/float_to_fixed_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/float_to_fixed_top_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/float_to_fixed_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/float_to_fixed_top_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/float_to_fixed_top_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 1.73%  | OK     |
#  | FD                                                        | 50%       | 0.29%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.08%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.71%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.71%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 9      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/report/float_to_fixed_top_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 1 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2023-03-31 13:40:35 CEST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2023-03-31 13:40:35 CEST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2023-03-31 13:40:35 CEST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2023-03-31 13:40:35 CEST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2023-03-31 13:40:35 CEST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2023-03-31 13:40:35 CEST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2023-03-31 13:40:35 CEST
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 250 923 307 0 2 0 0 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 13300 SLICE 250 AVAIL_LUT 53200 LUT 923 AVAIL_FF 106400 FF 307 AVAIL_DSP 220 DSP 0 AVAIL_BRAM 280 BRAM 2 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/report/verilog/float_to_fixed_top_export.rpt


Implementation tool: Xilinx Vivado v.2021.2
Project:             float_to_fixed_xilinx
Solution:            float_to_fixed_xilinx_solution
Device target:       xc7z020-clg400-1
Report date:         Fri Mar 31 13:40:35 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:          250
LUT:            923
FF:             307
DSP:              0
BRAM:             2
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     50.000
CP achieved post-synthesis:      7.508
CP achieved post-implementation: 10.492
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2023-03-31 13:40:35 CEST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=39.508278, worst hold slack (WHS)=0.145111, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-03-31 13:40:35 CEST
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 13:40:35 2023...
INFO: [HLS 200-802] Generated output file float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/export.zip
WARNING: [HLS 200-484] The 'export_design -evaluate' command is deprecated and will be removed in a future release.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 126.01 seconds. CPU system time: 6.94 seconds. Elapsed time: 221.5 seconds; current allocated memory: 5.859 MB.
INFO: [HLS 200-112] Total CPU user time: 152.31 seconds. Total CPU system time: 9.14 seconds. Total elapsed time: 248.51 seconds; peak allocated memory: 280.758 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Mar 31 13:40:45 2023...
