static void fsl_espi_change_mode(struct spi_device *spi)\r\n{\r\nstruct mpc8xxx_spi *mspi = spi_master_get_devdata(spi->master);\r\nstruct spi_mpc8xxx_cs *cs = spi->controller_state;\r\nstruct fsl_espi_reg *reg_base = mspi->reg_base;\r\n__be32 __iomem *mode = &reg_base->csmode[spi->chip_select];\r\n__be32 __iomem *espi_mode = &reg_base->mode;\r\nu32 tmp;\r\nunsigned long flags;\r\nlocal_irq_save(flags);\r\ntmp = mpc8xxx_spi_read_reg(espi_mode);\r\nmpc8xxx_spi_write_reg(espi_mode, tmp & ~SPMODE_ENABLE);\r\nmpc8xxx_spi_write_reg(mode, cs->hw_mode);\r\nmpc8xxx_spi_write_reg(espi_mode, tmp);\r\nlocal_irq_restore(flags);\r\n}\r\nstatic u32 fsl_espi_tx_buf_lsb(struct mpc8xxx_spi *mpc8xxx_spi)\r\n{\r\nu32 data;\r\nu16 data_h;\r\nu16 data_l;\r\nconst u32 *tx = mpc8xxx_spi->tx;\r\nif (!tx)\r\nreturn 0;\r\ndata = *tx++ << mpc8xxx_spi->tx_shift;\r\ndata_l = data & 0xffff;\r\ndata_h = (data >> 16) & 0xffff;\r\nswab16s(&data_l);\r\nswab16s(&data_h);\r\ndata = data_h | data_l;\r\nmpc8xxx_spi->tx = tx;\r\nreturn data;\r\n}\r\nstatic int fsl_espi_setup_transfer(struct spi_device *spi,\r\nstruct spi_transfer *t)\r\n{\r\nstruct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(spi->master);\r\nint bits_per_word = 0;\r\nu8 pm;\r\nu32 hz = 0;\r\nstruct spi_mpc8xxx_cs *cs = spi->controller_state;\r\nif (t) {\r\nbits_per_word = t->bits_per_word;\r\nhz = t->speed_hz;\r\n}\r\nif (!bits_per_word)\r\nbits_per_word = spi->bits_per_word;\r\nif (!hz)\r\nhz = spi->max_speed_hz;\r\ncs->rx_shift = 0;\r\ncs->tx_shift = 0;\r\ncs->get_rx = mpc8xxx_spi_rx_buf_u32;\r\ncs->get_tx = mpc8xxx_spi_tx_buf_u32;\r\nif (bits_per_word <= 8) {\r\ncs->rx_shift = 8 - bits_per_word;\r\n} else {\r\ncs->rx_shift = 16 - bits_per_word;\r\nif (spi->mode & SPI_LSB_FIRST)\r\ncs->get_tx = fsl_espi_tx_buf_lsb;\r\n}\r\nmpc8xxx_spi->rx_shift = cs->rx_shift;\r\nmpc8xxx_spi->tx_shift = cs->tx_shift;\r\nmpc8xxx_spi->get_rx = cs->get_rx;\r\nmpc8xxx_spi->get_tx = cs->get_tx;\r\nbits_per_word = bits_per_word - 1;\r\ncs->hw_mode &= ~(CSMODE_LEN(0xF) | CSMODE_DIV16 | CSMODE_PM(0xF));\r\ncs->hw_mode |= CSMODE_LEN(bits_per_word);\r\nif ((mpc8xxx_spi->spibrg / hz) > 64) {\r\ncs->hw_mode |= CSMODE_DIV16;\r\npm = DIV_ROUND_UP(mpc8xxx_spi->spibrg, hz * 16 * 4);\r\nWARN_ONCE(pm > 33, "%s: Requested speed is too low: %d Hz. "\r\n"Will use %d Hz instead.\n", dev_name(&spi->dev),\r\nhz, mpc8xxx_spi->spibrg / (4 * 16 * (32 + 1)));\r\nif (pm > 33)\r\npm = 33;\r\n} else {\r\npm = DIV_ROUND_UP(mpc8xxx_spi->spibrg, hz * 4);\r\n}\r\nif (pm)\r\npm--;\r\nif (pm < 2)\r\npm = 2;\r\ncs->hw_mode |= CSMODE_PM(pm);\r\nfsl_espi_change_mode(spi);\r\nreturn 0;\r\n}\r\nstatic int fsl_espi_cpu_bufs(struct mpc8xxx_spi *mspi, struct spi_transfer *t,\r\nunsigned int len)\r\n{\r\nu32 word;\r\nstruct fsl_espi_reg *reg_base = mspi->reg_base;\r\nmspi->count = len;\r\nmpc8xxx_spi_write_reg(&reg_base->mask, SPIM_NE);\r\nword = mspi->get_tx(mspi);\r\nmpc8xxx_spi_write_reg(&reg_base->transmit, word);\r\nreturn 0;\r\n}\r\nstatic int fsl_espi_bufs(struct spi_device *spi, struct spi_transfer *t)\r\n{\r\nstruct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(spi->master);\r\nstruct fsl_espi_reg *reg_base = mpc8xxx_spi->reg_base;\r\nunsigned int len = t->len;\r\nint ret;\r\nmpc8xxx_spi->len = t->len;\r\nlen = roundup(len, 4) / 4;\r\nmpc8xxx_spi->tx = t->tx_buf;\r\nmpc8xxx_spi->rx = t->rx_buf;\r\nreinit_completion(&mpc8xxx_spi->done);\r\nif ((t->len - 1) > SPCOM_TRANLEN_MAX) {\r\ndev_err(mpc8xxx_spi->dev, "Transaction length (%d)"\r\n" beyond the SPCOM[TRANLEN] field\n", t->len);\r\nreturn -EINVAL;\r\n}\r\nmpc8xxx_spi_write_reg(&reg_base->command,\r\n(SPCOM_CS(spi->chip_select) | SPCOM_TRANLEN(t->len - 1)));\r\nret = fsl_espi_cpu_bufs(mpc8xxx_spi, t, len);\r\nif (ret)\r\nreturn ret;\r\nwait_for_completion(&mpc8xxx_spi->done);\r\nmpc8xxx_spi_write_reg(&reg_base->mask, 0);\r\nreturn mpc8xxx_spi->count;\r\n}\r\nstatic inline void fsl_espi_addr2cmd(unsigned int addr, u8 *cmd)\r\n{\r\nif (cmd) {\r\ncmd[1] = (u8)(addr >> 16);\r\ncmd[2] = (u8)(addr >> 8);\r\ncmd[3] = (u8)(addr >> 0);\r\n}\r\n}\r\nstatic inline unsigned int fsl_espi_cmd2addr(u8 *cmd)\r\n{\r\nif (cmd)\r\nreturn cmd[1] << 16 | cmd[2] << 8 | cmd[3] << 0;\r\nreturn 0;\r\n}\r\nstatic void fsl_espi_do_trans(struct spi_message *m,\r\nstruct fsl_espi_transfer *tr)\r\n{\r\nstruct spi_device *spi = m->spi;\r\nstruct mpc8xxx_spi *mspi = spi_master_get_devdata(spi->master);\r\nstruct fsl_espi_transfer *espi_trans = tr;\r\nstruct spi_message message;\r\nstruct spi_transfer *t, *first, trans;\r\nint status = 0;\r\nspi_message_init(&message);\r\nmemset(&trans, 0, sizeof(trans));\r\nfirst = list_first_entry(&m->transfers, struct spi_transfer,\r\ntransfer_list);\r\nlist_for_each_entry(t, &m->transfers, transfer_list) {\r\nif ((first->bits_per_word != t->bits_per_word) ||\r\n(first->speed_hz != t->speed_hz)) {\r\nespi_trans->status = -EINVAL;\r\ndev_err(mspi->dev,\r\n"bits_per_word/speed_hz should be same for the same SPI transfer\n");\r\nreturn;\r\n}\r\ntrans.speed_hz = t->speed_hz;\r\ntrans.bits_per_word = t->bits_per_word;\r\ntrans.delay_usecs = max(first->delay_usecs, t->delay_usecs);\r\n}\r\ntrans.len = espi_trans->len;\r\ntrans.tx_buf = espi_trans->tx_buf;\r\ntrans.rx_buf = espi_trans->rx_buf;\r\nspi_message_add_tail(&trans, &message);\r\nlist_for_each_entry(t, &message.transfers, transfer_list) {\r\nif (t->bits_per_word || t->speed_hz) {\r\nstatus = -EINVAL;\r\nstatus = fsl_espi_setup_transfer(spi, t);\r\nif (status < 0)\r\nbreak;\r\n}\r\nif (t->len)\r\nstatus = fsl_espi_bufs(spi, t);\r\nif (status) {\r\nstatus = -EMSGSIZE;\r\nbreak;\r\n}\r\nif (t->delay_usecs)\r\nudelay(t->delay_usecs);\r\n}\r\nespi_trans->status = status;\r\nfsl_espi_setup_transfer(spi, NULL);\r\n}\r\nstatic void fsl_espi_cmd_trans(struct spi_message *m,\r\nstruct fsl_espi_transfer *trans, u8 *rx_buff)\r\n{\r\nstruct spi_transfer *t;\r\nu8 *local_buf;\r\nint i = 0;\r\nstruct fsl_espi_transfer *espi_trans = trans;\r\nlocal_buf = kzalloc(SPCOM_TRANLEN_MAX, GFP_KERNEL);\r\nif (!local_buf) {\r\nespi_trans->status = -ENOMEM;\r\nreturn;\r\n}\r\nlist_for_each_entry(t, &m->transfers, transfer_list) {\r\nif (t->tx_buf) {\r\nmemcpy(local_buf + i, t->tx_buf, t->len);\r\ni += t->len;\r\n}\r\n}\r\nespi_trans->tx_buf = local_buf;\r\nespi_trans->rx_buf = local_buf;\r\nfsl_espi_do_trans(m, espi_trans);\r\nespi_trans->actual_length = espi_trans->len;\r\nkfree(local_buf);\r\n}\r\nstatic void fsl_espi_rw_trans(struct spi_message *m,\r\nstruct fsl_espi_transfer *trans, u8 *rx_buff)\r\n{\r\nstruct fsl_espi_transfer *espi_trans = trans;\r\nunsigned int total_len = espi_trans->len;\r\nstruct spi_transfer *t;\r\nu8 *local_buf;\r\nu8 *rx_buf = rx_buff;\r\nunsigned int trans_len;\r\nunsigned int addr;\r\nunsigned int tx_only;\r\nunsigned int rx_pos = 0;\r\nunsigned int pos;\r\nint i, loop;\r\nlocal_buf = kzalloc(SPCOM_TRANLEN_MAX, GFP_KERNEL);\r\nif (!local_buf) {\r\nespi_trans->status = -ENOMEM;\r\nreturn;\r\n}\r\nfor (pos = 0, loop = 0; pos < total_len; pos += trans_len, loop++) {\r\ntrans_len = total_len - pos;\r\ni = 0;\r\ntx_only = 0;\r\nlist_for_each_entry(t, &m->transfers, transfer_list) {\r\nif (t->tx_buf) {\r\nmemcpy(local_buf + i, t->tx_buf, t->len);\r\ni += t->len;\r\nif (!t->rx_buf)\r\ntx_only += t->len;\r\n}\r\n}\r\nif (loop > 0)\r\ntrans_len += tx_only;\r\nif (trans_len > SPCOM_TRANLEN_MAX)\r\ntrans_len = SPCOM_TRANLEN_MAX;\r\nif (pos > 0) {\r\naddr = fsl_espi_cmd2addr(local_buf);\r\naddr += rx_pos;\r\nfsl_espi_addr2cmd(addr, local_buf);\r\n}\r\nespi_trans->len = trans_len;\r\nespi_trans->tx_buf = local_buf;\r\nespi_trans->rx_buf = local_buf;\r\nfsl_espi_do_trans(m, espi_trans);\r\nif (tx_only < SPCOM_TRANLEN_MAX)\r\nmemcpy(rx_buf + rx_pos, espi_trans->rx_buf + tx_only,\r\ntrans_len - tx_only);\r\nrx_pos += trans_len - tx_only;\r\nif (loop > 0)\r\nespi_trans->actual_length += espi_trans->len - tx_only;\r\nelse\r\nespi_trans->actual_length += espi_trans->len;\r\n}\r\nkfree(local_buf);\r\n}\r\nstatic int fsl_espi_do_one_msg(struct spi_master *master,\r\nstruct spi_message *m)\r\n{\r\nstruct spi_transfer *t;\r\nu8 *rx_buf = NULL;\r\nunsigned int n_tx = 0;\r\nunsigned int n_rx = 0;\r\nunsigned int xfer_len = 0;\r\nstruct fsl_espi_transfer espi_trans;\r\nlist_for_each_entry(t, &m->transfers, transfer_list) {\r\nif (t->tx_buf)\r\nn_tx += t->len;\r\nif (t->rx_buf) {\r\nn_rx += t->len;\r\nrx_buf = t->rx_buf;\r\n}\r\nif ((t->tx_buf) || (t->rx_buf))\r\nxfer_len += t->len;\r\n}\r\nespi_trans.n_tx = n_tx;\r\nespi_trans.n_rx = n_rx;\r\nespi_trans.len = xfer_len;\r\nespi_trans.actual_length = 0;\r\nespi_trans.status = 0;\r\nif (!rx_buf)\r\nfsl_espi_cmd_trans(m, &espi_trans, NULL);\r\nelse\r\nfsl_espi_rw_trans(m, &espi_trans, rx_buf);\r\nm->actual_length = espi_trans.actual_length;\r\nm->status = espi_trans.status;\r\nspi_finalize_current_message(master);\r\nreturn 0;\r\n}\r\nstatic int fsl_espi_setup(struct spi_device *spi)\r\n{\r\nstruct mpc8xxx_spi *mpc8xxx_spi;\r\nstruct fsl_espi_reg *reg_base;\r\nint retval;\r\nu32 hw_mode;\r\nu32 loop_mode;\r\nstruct spi_mpc8xxx_cs *cs = spi_get_ctldata(spi);\r\nif (!spi->max_speed_hz)\r\nreturn -EINVAL;\r\nif (!cs) {\r\ncs = kzalloc(sizeof(*cs), GFP_KERNEL);\r\nif (!cs)\r\nreturn -ENOMEM;\r\nspi_set_ctldata(spi, cs);\r\n}\r\nmpc8xxx_spi = spi_master_get_devdata(spi->master);\r\nreg_base = mpc8xxx_spi->reg_base;\r\npm_runtime_get_sync(mpc8xxx_spi->dev);\r\nhw_mode = cs->hw_mode;\r\ncs->hw_mode = mpc8xxx_spi_read_reg(\r\n&reg_base->csmode[spi->chip_select]);\r\ncs->hw_mode &= ~(CSMODE_CP_BEGIN_EDGECLK | CSMODE_CI_INACTIVEHIGH\r\n| CSMODE_REV);\r\nif (spi->mode & SPI_CPHA)\r\ncs->hw_mode |= CSMODE_CP_BEGIN_EDGECLK;\r\nif (spi->mode & SPI_CPOL)\r\ncs->hw_mode |= CSMODE_CI_INACTIVEHIGH;\r\nif (!(spi->mode & SPI_LSB_FIRST))\r\ncs->hw_mode |= CSMODE_REV;\r\nloop_mode = mpc8xxx_spi_read_reg(&reg_base->mode);\r\nloop_mode &= ~SPMODE_LOOP;\r\nif (spi->mode & SPI_LOOP)\r\nloop_mode |= SPMODE_LOOP;\r\nmpc8xxx_spi_write_reg(&reg_base->mode, loop_mode);\r\nretval = fsl_espi_setup_transfer(spi, NULL);\r\npm_runtime_mark_last_busy(mpc8xxx_spi->dev);\r\npm_runtime_put_autosuspend(mpc8xxx_spi->dev);\r\nif (retval < 0) {\r\ncs->hw_mode = hw_mode;\r\nreturn retval;\r\n}\r\nreturn 0;\r\n}\r\nstatic void fsl_espi_cleanup(struct spi_device *spi)\r\n{\r\nstruct spi_mpc8xxx_cs *cs = spi_get_ctldata(spi);\r\nkfree(cs);\r\nspi_set_ctldata(spi, NULL);\r\n}\r\nvoid fsl_espi_cpu_irq(struct mpc8xxx_spi *mspi, u32 events)\r\n{\r\nstruct fsl_espi_reg *reg_base = mspi->reg_base;\r\nif (events & SPIE_NE) {\r\nu32 rx_data, tmp;\r\nu8 rx_data_8;\r\nwhile (SPIE_RXCNT(events) < min(4, mspi->len)) {\r\ncpu_relax();\r\nevents = mpc8xxx_spi_read_reg(&reg_base->event);\r\n}\r\nif (mspi->len >= 4) {\r\nrx_data = mpc8xxx_spi_read_reg(&reg_base->receive);\r\n} else {\r\ntmp = mspi->len;\r\nrx_data = 0;\r\nwhile (tmp--) {\r\nrx_data_8 = in_8((u8 *)&reg_base->receive);\r\nrx_data |= (rx_data_8 << (tmp * 8));\r\n}\r\nrx_data <<= (4 - mspi->len) * 8;\r\n}\r\nmspi->len -= 4;\r\nif (mspi->rx)\r\nmspi->get_rx(rx_data, mspi);\r\n}\r\nif (!(events & SPIE_NF)) {\r\nint ret;\r\nret = spin_event_timeout(((events = mpc8xxx_spi_read_reg(\r\n&reg_base->event)) & SPIE_NF), 1000, 0);\r\nif (!ret) {\r\ndev_err(mspi->dev, "tired waiting for SPIE_NF\n");\r\nmpc8xxx_spi_write_reg(&reg_base->event, events);\r\ncomplete(&mspi->done);\r\nreturn;\r\n}\r\n}\r\nmpc8xxx_spi_write_reg(&reg_base->event, events);\r\nmspi->count -= 1;\r\nif (mspi->count) {\r\nu32 word = mspi->get_tx(mspi);\r\nmpc8xxx_spi_write_reg(&reg_base->transmit, word);\r\n} else {\r\ncomplete(&mspi->done);\r\n}\r\n}\r\nstatic irqreturn_t fsl_espi_irq(s32 irq, void *context_data)\r\n{\r\nstruct mpc8xxx_spi *mspi = context_data;\r\nstruct fsl_espi_reg *reg_base = mspi->reg_base;\r\nirqreturn_t ret = IRQ_NONE;\r\nu32 events;\r\nevents = mpc8xxx_spi_read_reg(&reg_base->event);\r\nif (events)\r\nret = IRQ_HANDLED;\r\ndev_vdbg(mspi->dev, "%s: events %x\n", __func__, events);\r\nfsl_espi_cpu_irq(mspi, events);\r\nreturn ret;\r\n}\r\nstatic int fsl_espi_runtime_suspend(struct device *dev)\r\n{\r\nstruct spi_master *master = dev_get_drvdata(dev);\r\nstruct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(master);\r\nstruct fsl_espi_reg *reg_base = mpc8xxx_spi->reg_base;\r\nu32 regval;\r\nregval = mpc8xxx_spi_read_reg(&reg_base->mode);\r\nregval &= ~SPMODE_ENABLE;\r\nmpc8xxx_spi_write_reg(&reg_base->mode, regval);\r\nreturn 0;\r\n}\r\nstatic int fsl_espi_runtime_resume(struct device *dev)\r\n{\r\nstruct spi_master *master = dev_get_drvdata(dev);\r\nstruct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(master);\r\nstruct fsl_espi_reg *reg_base = mpc8xxx_spi->reg_base;\r\nu32 regval;\r\nregval = mpc8xxx_spi_read_reg(&reg_base->mode);\r\nregval |= SPMODE_ENABLE;\r\nmpc8xxx_spi_write_reg(&reg_base->mode, regval);\r\nreturn 0;\r\n}\r\nstatic struct spi_master * fsl_espi_probe(struct device *dev,\r\nstruct resource *mem, unsigned int irq)\r\n{\r\nstruct fsl_spi_platform_data *pdata = dev_get_platdata(dev);\r\nstruct spi_master *master;\r\nstruct mpc8xxx_spi *mpc8xxx_spi;\r\nstruct fsl_espi_reg *reg_base;\r\nstruct device_node *nc;\r\nconst __be32 *prop;\r\nu32 regval, csmode;\r\nint i, len, ret = 0;\r\nmaster = spi_alloc_master(dev, sizeof(struct mpc8xxx_spi));\r\nif (!master) {\r\nret = -ENOMEM;\r\ngoto err;\r\n}\r\ndev_set_drvdata(dev, master);\r\nmpc8xxx_spi_probe(dev, mem, irq);\r\nmaster->bits_per_word_mask = SPI_BPW_RANGE_MASK(4, 16);\r\nmaster->setup = fsl_espi_setup;\r\nmaster->cleanup = fsl_espi_cleanup;\r\nmaster->transfer_one_message = fsl_espi_do_one_msg;\r\nmaster->auto_runtime_pm = true;\r\nmpc8xxx_spi = spi_master_get_devdata(master);\r\nmpc8xxx_spi->reg_base = devm_ioremap_resource(dev, mem);\r\nif (IS_ERR(mpc8xxx_spi->reg_base)) {\r\nret = PTR_ERR(mpc8xxx_spi->reg_base);\r\ngoto err_probe;\r\n}\r\nreg_base = mpc8xxx_spi->reg_base;\r\nret = devm_request_irq(dev, mpc8xxx_spi->irq, fsl_espi_irq,\r\n0, "fsl_espi", mpc8xxx_spi);\r\nif (ret)\r\ngoto err_probe;\r\nif (mpc8xxx_spi->flags & SPI_QE_CPU_MODE) {\r\nmpc8xxx_spi->rx_shift = 16;\r\nmpc8xxx_spi->tx_shift = 24;\r\n}\r\nmpc8xxx_spi_write_reg(&reg_base->mode, 0);\r\nmpc8xxx_spi_write_reg(&reg_base->mask, 0);\r\nmpc8xxx_spi_write_reg(&reg_base->command, 0);\r\nmpc8xxx_spi_write_reg(&reg_base->event, 0xffffffff);\r\nfor_each_available_child_of_node(master->dev.of_node, nc) {\r\nprop = of_get_property(nc, "reg", &len);\r\nif (!prop || len < sizeof(*prop))\r\ncontinue;\r\ni = be32_to_cpup(prop);\r\nif (i < 0 || i >= pdata->max_chipselect)\r\ncontinue;\r\ncsmode = CSMODE_INIT_VAL;\r\nprop = of_get_property(nc, "fsl,csbef", &len);\r\nif (prop && len >= sizeof(*prop)) {\r\ncsmode &= ~(CSMODE_BEF(0xf));\r\ncsmode |= CSMODE_BEF(be32_to_cpup(prop));\r\n}\r\nprop = of_get_property(nc, "fsl,csaft", &len);\r\nif (prop && len >= sizeof(*prop)) {\r\ncsmode &= ~(CSMODE_AFT(0xf));\r\ncsmode |= CSMODE_AFT(be32_to_cpup(prop));\r\n}\r\nmpc8xxx_spi_write_reg(&reg_base->csmode[i], csmode);\r\ndev_info(dev, "cs=%d, init_csmode=0x%x\n", i, csmode);\r\n}\r\nregval = pdata->initial_spmode | SPMODE_INIT_VAL | SPMODE_ENABLE;\r\nmpc8xxx_spi_write_reg(&reg_base->mode, regval);\r\npm_runtime_set_autosuspend_delay(dev, AUTOSUSPEND_TIMEOUT);\r\npm_runtime_use_autosuspend(dev);\r\npm_runtime_set_active(dev);\r\npm_runtime_enable(dev);\r\npm_runtime_get_sync(dev);\r\nret = devm_spi_register_master(dev, master);\r\nif (ret < 0)\r\ngoto err_pm;\r\ndev_info(dev, "at 0x%p (irq = %d)\n", reg_base, mpc8xxx_spi->irq);\r\npm_runtime_mark_last_busy(dev);\r\npm_runtime_put_autosuspend(dev);\r\nreturn master;\r\nerr_pm:\r\npm_runtime_put_noidle(dev);\r\npm_runtime_disable(dev);\r\npm_runtime_set_suspended(dev);\r\nerr_probe:\r\nspi_master_put(master);\r\nerr:\r\nreturn ERR_PTR(ret);\r\n}\r\nstatic int of_fsl_espi_get_chipselects(struct device *dev)\r\n{\r\nstruct device_node *np = dev->of_node;\r\nstruct fsl_spi_platform_data *pdata = dev_get_platdata(dev);\r\nconst u32 *prop;\r\nint len;\r\nprop = of_get_property(np, "fsl,espi-num-chipselects", &len);\r\nif (!prop || len < sizeof(*prop)) {\r\ndev_err(dev, "No 'fsl,espi-num-chipselects' property\n");\r\nreturn -EINVAL;\r\n}\r\npdata->max_chipselect = *prop;\r\npdata->cs_control = NULL;\r\nreturn 0;\r\n}\r\nstatic int of_fsl_espi_probe(struct platform_device *ofdev)\r\n{\r\nstruct device *dev = &ofdev->dev;\r\nstruct device_node *np = ofdev->dev.of_node;\r\nstruct spi_master *master;\r\nstruct resource mem;\r\nunsigned int irq;\r\nint ret = -ENOMEM;\r\nret = of_mpc8xxx_spi_probe(ofdev);\r\nif (ret)\r\nreturn ret;\r\nret = of_fsl_espi_get_chipselects(dev);\r\nif (ret)\r\ngoto err;\r\nret = of_address_to_resource(np, 0, &mem);\r\nif (ret)\r\ngoto err;\r\nirq = irq_of_parse_and_map(np, 0);\r\nif (!irq) {\r\nret = -EINVAL;\r\ngoto err;\r\n}\r\nmaster = fsl_espi_probe(dev, &mem, irq);\r\nif (IS_ERR(master)) {\r\nret = PTR_ERR(master);\r\ngoto err;\r\n}\r\nreturn 0;\r\nerr:\r\nreturn ret;\r\n}\r\nstatic int of_fsl_espi_remove(struct platform_device *dev)\r\n{\r\npm_runtime_disable(&dev->dev);\r\nreturn 0;\r\n}\r\nstatic int of_fsl_espi_suspend(struct device *dev)\r\n{\r\nstruct spi_master *master = dev_get_drvdata(dev);\r\nint ret;\r\nret = spi_master_suspend(master);\r\nif (ret) {\r\ndev_warn(dev, "cannot suspend master\n");\r\nreturn ret;\r\n}\r\nret = pm_runtime_force_suspend(dev);\r\nif (ret < 0)\r\nreturn ret;\r\nreturn 0;\r\n}\r\nstatic int of_fsl_espi_resume(struct device *dev)\r\n{\r\nstruct fsl_spi_platform_data *pdata = dev_get_platdata(dev);\r\nstruct spi_master *master = dev_get_drvdata(dev);\r\nstruct mpc8xxx_spi *mpc8xxx_spi;\r\nstruct fsl_espi_reg *reg_base;\r\nu32 regval;\r\nint i, ret;\r\nmpc8xxx_spi = spi_master_get_devdata(master);\r\nreg_base = mpc8xxx_spi->reg_base;\r\nmpc8xxx_spi_write_reg(&reg_base->mode, 0);\r\nmpc8xxx_spi_write_reg(&reg_base->mask, 0);\r\nmpc8xxx_spi_write_reg(&reg_base->command, 0);\r\nmpc8xxx_spi_write_reg(&reg_base->event, 0xffffffff);\r\nfor (i = 0; i < pdata->max_chipselect; i++)\r\nmpc8xxx_spi_write_reg(&reg_base->csmode[i], CSMODE_INIT_VAL);\r\nregval = pdata->initial_spmode | SPMODE_INIT_VAL | SPMODE_ENABLE;\r\nmpc8xxx_spi_write_reg(&reg_base->mode, regval);\r\nret = pm_runtime_force_resume(dev);\r\nif (ret < 0)\r\nreturn ret;\r\nreturn spi_master_resume(master);\r\n}
