{\rtf1\ansi\ansicpg1252\cocoartf2639
\cocoatextscaling0\cocoaplatform0{\fonttbl\f0\fnil\fcharset0 Menlo-Regular;}
{\colortbl;\red255\green255\blue255;\red0\green0\blue0;}
{\*\expandedcolortbl;;\csgray\c0;}
\paperw11900\paperh16840\margl1440\margr1440\vieww11520\viewh8400\viewkind0
\pard\tx560\tx1120\tx1680\tx2240\tx2800\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720\pardirnatural\partightenfactor0

\f0\fs22 \cf2 \CocoaLigature0 *** ChampSim Multicore Out-of-Order Simulator ***\
\
Warmup Instructions: 25000000\
Simulation Instructions: 25000000\
Number of CPUs: 1\
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s\
\
VirtualMemory physical capacity: 8588881920 num_ppages: 2096895\
VirtualMemory page size: 4096 log2_page_size: 12\
\
CPU 0 runs /Users/avaneeshsai/Downloads/bc-0.trace.gz\
CPU 0 Bimodal branch predictor\
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64\
cpu0_L2C stream prefetcher \
Heartbeat CPU 0 instructions: 10000002 cycles: 3203595 heartbeat IPC: 3.12149 cumulative IPC: 3.12149 (Simulation time: 0 hr 0 min 59 sec) \
Heartbeat CPU 0 instructions: 20000002 cycles: 5712418 heartbeat IPC: 3.98593 cumulative IPC: 3.50114 (Simulation time: 0 hr 1 min 37 sec) \
\
Warmup complete CPU 0 instructions: 25000001 cycles: 6963850 (Simulation time: 0 hr 1 min 56 sec) \
\
Heartbeat CPU 0 instructions: 30000001 cycles: 43749126 heartbeat IPC: 0.262904 cumulative IPC: 0.135924 (Simulation time: 0 hr 2 min 47 sec) \
Heartbeat CPU 0 instructions: 40000002 cycles: 119260996 heartbeat IPC: 0.13243 cumulative IPC: 0.133574 (Simulation time: 0 hr 4 min 13 sec) \
Heartbeat CPU 0 instructions: 50000002 cycles: 194823554 heartbeat IPC: 0.132341 cumulative IPC: 0.133078 (Simulation time: 0 hr 5 min 37 sec) \
Finished CPU 0 instructions: 25000001 cycles: 187859704 cumulative IPC: 0.133078 (Simulation time: 0 hr 5 min 37 sec) \
\
ChampSim completed all CPUs\
\
Region of Interest Statistics\
\
CPU 0 cumulative IPC: 0.133078 instructions: 25000001 cycles: 187859704\
cpu0_DTLB TOTAL     ACCESS:    5782119  HIT:    5048336  MISS:     733783\
cpu0_DTLB LOAD      ACCESS:    4554308  HIT:    4076328  MISS:     477980\
cpu0_DTLB RFO       ACCESS:    1227811  HIT:     972008  MISS:     255803\
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_DTLB AVERAGE MISS LATENCY: 13.9783 cycles\
cpu0_ITLB TOTAL     ACCESS:    3107161  HIT:    3107161  MISS:          0\
cpu0_ITLB LOAD      ACCESS:    3107161  HIT:    3107161  MISS:          0\
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles\
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0\
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0\
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1I AVERAGE MISS LATENCY: nan cycles\
cpu0_STLB TOTAL     ACCESS:     733783  HIT:     397125  MISS:     336658\
cpu0_STLB LOAD      ACCESS:     477980  HIT:     310196  MISS:     167784\
cpu0_STLB RFO       ACCESS:     255803  HIT:      86929  MISS:     168874\
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_STLB AVERAGE MISS LATENCY: 10.6656 cycles\
cpu0_L1D TOTAL     ACCESS:    6847724  HIT:    4761031  MISS:    2086693\
cpu0_L1D LOAD      ACCESS:    5221479  HIT:    3147212  MISS:    2074267\
cpu0_L1D RFO       ACCESS:    1299165  HIT:    1288133  MISS:      11032\
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D TRANSLATION ACCESS:     327080  HIT:     325686  MISS:       1394\
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1D AVERAGE MISS LATENCY: 172.278 cycles\
cpu0_L2C TOTAL     ACCESS:    2839755  HIT:     874179  MISS:    1965576\
cpu0_L2C LOAD      ACCESS:    2074267  HIT:     222085  MISS:    1852182\
cpu0_L2C RFO       ACCESS:      11032  HIT:         81  MISS:      10951\
cpu0_L2C PREFETCH  ACCESS:     104241  HIT:       1861  MISS:     102380\
cpu0_L2C WRITEBACK ACCESS:     648821  HIT:     648809  MISS:         12\
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1343  MISS:         51\
cpu0_L2C PREFETCH  REQUESTED:     112396  ISSUED:     109153  USEFUL:       1851  USELESS:     100990\
cpu0_L2C AVERAGE MISS LATENCY: 186.901 cycles\
LLC TOTAL     ACCESS:    2603332  HIT:    1243706  MISS:    1359626\
LLC LOAD      ACCESS:    1852182  HIT:     605413  MISS:    1246769\
LLC RFO       ACCESS:      10951  HIT:        577  MISS:      10374\
LLC PREFETCH  ACCESS:     105724  HIT:       3345  MISS:     102379\
LLC WRITEBACK ACCESS:     634424  HIT:     634359  MISS:         65\
LLC TRANSLATION ACCESS:         51  HIT:         12  MISS:         39\
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
LLC AVERAGE MISS LATENCY: 243.141 cycles\
\
DRAM Statistics\
 CHANNEL 0\
 RQ ROW_BUFFER_HIT:      99143  ROW_BUFFER_MISS:    1259766\
 DBUS AVG_CONGESTED_CYCLE:    3.95462\
 WQ ROW_BUFFER_HIT:       1095  ROW_BUFFER_MISS:     543066  FULL:          0\
\
\
CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 22.3527\
Branch type MPKI\
BRANCH_DIRECT_JUMP: 0\
BRANCH_INDIRECT: 0\
BRANCH_CONDITIONAL: 35.6282\
BRANCH_DIRECT_CALL: 0\
BRANCH_INDIRECT_CALL: 0\
BRANCH_RETURN: 0}