[34m0.0261049[0m [34m-0.0298078[0m [34m0.0107381[0m [34m-0.0261049[0m [34m-0.0362875[0m [34m-0.00888658[0m [34m-0.000555277[0m [34m-0.0318441[0m [34m0.0605412[0m [34m-0.0396202[0m [34m0.00907183[0m [34m0.0127747[0m [34m0.0127747[0m [34m0.00370264[0m [34m-0.0348065[0m [34m0.0179586[0m 
[32mAttention test passed![0m
[35mattention           : [0m[35m     1 calls; [0m[35m  8.816 msecs total time
[0m
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_dut_top glbl -prj dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s dut 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dut_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/AESL_autofifo_strm_in_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_strm_in_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/AESL_autofifo_strm_out_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_strm_out_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/rms_norm_16_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rms_norm_16_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/quantize_activation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantize_activation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/init_2d_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_2d_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/linear_forward_no_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linear_forward_no_mu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/reshape_2D_to_3D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reshape_2D_to_3D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/apply_rotary_pos_emb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_rotary_pos_emb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/cache_update.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/transpose_last_two_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transpose_last_two_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/GEMM_3D_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GEMM_3D_float
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_exp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/softmax_1_4_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_1_4_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/GEMM_3D_float_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GEMM_3D_float_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_sdiv_53s_32s_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_sdiv_53s_32s_bkb_div_u
INFO: [VRFC 10-311] analyzing module dut_sdiv_53s_32s_bkb_div
INFO: [VRFC 10-311] analyzing module dut_sdiv_53s_32s_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_sdiv_46ns_32scud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_sdiv_46ns_32scud_div_u
INFO: [VRFC 10-311] analyzing module dut_sdiv_46ns_32scud_div
INFO: [VRFC 10-311] analyzing module dut_sdiv_46ns_32scud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_mul_64s_32s_7dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mul_64s_32s_7dEe_MulnS_0
INFO: [VRFC 10-311] analyzing module dut_mul_64s_32s_7dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_udiv_51s_31nseOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_udiv_51s_31nseOg_div_u
INFO: [VRFC 10-311] analyzing module dut_udiv_51s_31nseOg_div
INFO: [VRFC 10-311] analyzing module dut_udiv_51s_31nseOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_sdiv_76ns_59sfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_sdiv_76ns_59sfYi_div_u
INFO: [VRFC 10-311] analyzing module dut_sdiv_76ns_59sfYi_div
INFO: [VRFC 10-311] analyzing module dut_sdiv_76ns_59sfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_mux_42_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mux_42_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_mux_165_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mux_165_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/apply_rotary_pos_g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_rotary_pos_g8j_rom
INFO: [VRFC 10-311] analyzing module apply_rotary_pos_g8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/apply_rotary_pos_hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_rotary_pos_hbi_rom
INFO: [VRFC 10-311] analyzing module apply_rotary_pos_hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_mux_32_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mux_32_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_mux_124_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mux_124_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_sdiv_54ns_32sibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_sdiv_54ns_32sibs_div_u
INFO: [VRFC 10-311] analyzing module dut_sdiv_54ns_32sibs_div
INFO: [VRFC 10-311] analyzing module dut_sdiv_54ns_32sibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_ln_weigjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_ln_weigjbC_rom
INFO: [VRFC 10-311] analyzing module attention_ln_weigjbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_q_weighkbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_q_weighkbM_rom
INFO: [VRFC 10-311] analyzing module attention_q_weighkbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_q_weighlbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_q_weighlbW_rom
INFO: [VRFC 10-311] analyzing module attention_q_weighlbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_q_weighmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_q_weighmb6_rom
INFO: [VRFC 10-311] analyzing module attention_q_weighmb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_q_weighncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_q_weighncg_rom
INFO: [VRFC 10-311] analyzing module attention_q_weighncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_k_weighocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_k_weighocq_rom
INFO: [VRFC 10-311] analyzing module attention_k_weighocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_k_weighpcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_k_weighpcA_rom
INFO: [VRFC 10-311] analyzing module attention_k_weighpcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_k_weighqcK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_k_weighqcK_rom
INFO: [VRFC 10-311] analyzing module attention_k_weighqcK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_k_weighrcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_k_weighrcU_rom
INFO: [VRFC 10-311] analyzing module attention_k_weighrcU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_v_weighsc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_v_weighsc4_rom
INFO: [VRFC 10-311] analyzing module attention_v_weighsc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_v_weightde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_v_weightde_rom
INFO: [VRFC 10-311] analyzing module attention_v_weightde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_v_weighudo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_v_weighudo_rom
INFO: [VRFC 10-311] analyzing module attention_v_weighudo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_v_weighvdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_v_weighvdy_rom
INFO: [VRFC 10-311] analyzing module attention_v_weighvdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_k_cache_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_k_cache_V_rom
INFO: [VRFC 10-311] analyzing module attention_k_cache_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_v_cache_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_v_cache_V_rom
INFO: [VRFC 10-311] analyzing module attention_v_cache_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_ln_weigwdI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_ln_weigwdI_rom
INFO: [VRFC 10-311] analyzing module attention_ln_weigwdI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_o_weighxdS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_o_weighxdS_rom
INFO: [VRFC 10-311] analyzing module attention_o_weighxdS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_o_weighyd2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_o_weighyd2_rom
INFO: [VRFC 10-311] analyzing module attention_o_weighyd2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_o_weighzec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_o_weighzec_rom
INFO: [VRFC 10-311] analyzing module attention_o_weighzec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_o_weighAem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_o_weighAem_rom
INFO: [VRFC 10-311] analyzing module attention_o_weighAem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_quantizBew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_quantizBew_ram
INFO: [VRFC 10-311] analyzing module attention_quantizBew
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_q_proj_CeG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_q_proj_CeG_ram
INFO: [VRFC 10-311] analyzing module attention_q_proj_CeG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_k_cacheFfa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_k_cacheFfa_ram
INFO: [VRFC 10-311] analyzing module attention_k_cacheFfa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_v_cacheJfO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_v_cacheJfO_ram
INFO: [VRFC 10-311] analyzing module attention_v_cacheJfO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_input_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_input_0_V_ram
INFO: [VRFC 10-311] analyzing module dut_input_0_V
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dut_input_0_V_ram
Compiling module xil_defaultlib.dut_input_0_V(DataWidth=32,Addre...
Compiling module xil_defaultlib.attention_ln_weigjbC_rom
Compiling module xil_defaultlib.attention_ln_weigjbC(DataWidth=3...
Compiling module xil_defaultlib.attention_q_weighkbM_rom
Compiling module xil_defaultlib.attention_q_weighkbM(DataWidth=8...
Compiling module xil_defaultlib.attention_q_weighlbW_rom
Compiling module xil_defaultlib.attention_q_weighlbW(DataWidth=8...
Compiling module xil_defaultlib.attention_q_weighmb6_rom
Compiling module xil_defaultlib.attention_q_weighmb6(DataWidth=8...
Compiling module xil_defaultlib.attention_q_weighncg_rom
Compiling module xil_defaultlib.attention_q_weighncg(DataWidth=8...
Compiling module xil_defaultlib.attention_k_weighocq_rom
Compiling module xil_defaultlib.attention_k_weighocq(DataWidth=8...
Compiling module xil_defaultlib.attention_k_weighpcA_rom
Compiling module xil_defaultlib.attention_k_weighpcA(DataWidth=8...
Compiling module xil_defaultlib.attention_k_weighqcK_rom
Compiling module xil_defaultlib.attention_k_weighqcK(DataWidth=8...
Compiling module xil_defaultlib.attention_k_weighrcU_rom
Compiling module xil_defaultlib.attention_k_weighrcU(DataWidth=8...
Compiling module xil_defaultlib.attention_v_weighsc4_rom
Compiling module xil_defaultlib.attention_v_weighsc4(DataWidth=8...
Compiling module xil_defaultlib.attention_v_weightde_rom
Compiling module xil_defaultlib.attention_v_weightde(DataWidth=8...
Compiling module xil_defaultlib.attention_v_weighudo_rom
Compiling module xil_defaultlib.attention_v_weighudo(DataWidth=8...
Compiling module xil_defaultlib.attention_v_weighvdy_rom
Compiling module xil_defaultlib.attention_v_weighvdy(DataWidth=8...
Compiling module xil_defaultlib.attention_k_cache_V_rom
Compiling module xil_defaultlib.attention_k_cache_V(DataWidth=32...
Compiling module xil_defaultlib.attention_v_cache_V_rom
Compiling module xil_defaultlib.attention_v_cache_V(DataWidth=32...
Compiling module xil_defaultlib.attention_ln_weigwdI_rom
Compiling module xil_defaultlib.attention_ln_weigwdI(DataWidth=3...
Compiling module xil_defaultlib.attention_o_weighxdS_rom
Compiling module xil_defaultlib.attention_o_weighxdS(DataWidth=8...
Compiling module xil_defaultlib.attention_o_weighyd2_rom
Compiling module xil_defaultlib.attention_o_weighyd2(DataWidth=8...
Compiling module xil_defaultlib.attention_o_weighzec_rom
Compiling module xil_defaultlib.attention_o_weighzec(DataWidth=8...
Compiling module xil_defaultlib.attention_o_weighAem_rom
Compiling module xil_defaultlib.attention_o_weighAem(DataWidth=8...
Compiling module xil_defaultlib.attention_quantizBew_ram
Compiling module xil_defaultlib.attention_quantizBew(DataWidth=8...
Compiling module xil_defaultlib.attention_q_proj_CeG_ram
Compiling module xil_defaultlib.attention_q_proj_CeG(DataWidth=3...
Compiling module xil_defaultlib.attention_k_cacheFfa_ram
Compiling module xil_defaultlib.attention_k_cacheFfa(DataWidth=3...
Compiling module xil_defaultlib.attention_v_cacheJfO_ram
Compiling module xil_defaultlib.attention_v_cacheJfO(DataWidth=3...
Compiling module xil_defaultlib.dut_sdiv_76ns_59sfYi_div_u(in0_W...
Compiling module xil_defaultlib.dut_sdiv_76ns_59sfYi_div(in0_WID...
Compiling module xil_defaultlib.dut_sdiv_76ns_59sfYi(ID=1,NUM_ST...
Compiling module xil_defaultlib.linear_forward_no_mu
Compiling module xil_defaultlib.attention_exp
Compiling module xil_defaultlib.dut_mux_42_32_1_1(ID=1,din4_WIDT...
Compiling module xil_defaultlib.dut_mux_124_32_1_1(ID=1,din12_WI...
Compiling module xil_defaultlib.dut_sdiv_54ns_32sibs_div_u(in0_W...
Compiling module xil_defaultlib.dut_sdiv_54ns_32sibs_div(in0_WID...
Compiling module xil_defaultlib.dut_sdiv_54ns_32sibs(ID=1,NUM_ST...
Compiling module xil_defaultlib.softmax_1_4_3_s
Compiling module xil_defaultlib.apply_rotary_pos_g8j_rom
Compiling module xil_defaultlib.apply_rotary_pos_g8j(DataWidth=2...
Compiling module xil_defaultlib.apply_rotary_pos_hbi_rom
Compiling module xil_defaultlib.apply_rotary_pos_hbi(DataWidth=2...
Compiling module xil_defaultlib.dut_mux_165_32_1_1(ID=1,din16_WI...
Compiling module xil_defaultlib.apply_rotary_pos_emb
Compiling module xil_defaultlib.dut_sdiv_53s_32s_bkb_div_u(in0_W...
Compiling module xil_defaultlib.dut_sdiv_53s_32s_bkb_div(in0_WID...
Compiling module xil_defaultlib.dut_sdiv_53s_32s_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.dut_sdiv_46ns_32scud_div_u(in0_W...
Compiling module xil_defaultlib.dut_sdiv_46ns_32scud_div(in0_WID...
Compiling module xil_defaultlib.dut_sdiv_46ns_32scud(ID=1,NUM_ST...
Compiling module xil_defaultlib.dut_mul_64s_32s_7dEe_MulnS_0
Compiling module xil_defaultlib.dut_mul_64s_32s_7dEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.rms_norm_16_s
Compiling module xil_defaultlib.dut_udiv_51s_31nseOg_div_u(in0_W...
Compiling module xil_defaultlib.dut_udiv_51s_31nseOg_div(in0_WID...
Compiling module xil_defaultlib.dut_udiv_51s_31nseOg(ID=1,NUM_ST...
Compiling module xil_defaultlib.quantize_activation
Compiling module xil_defaultlib.dut_mux_32_32_1_1(ID=1,din3_WIDT...
Compiling module xil_defaultlib.GEMM_3D_float
Compiling module xil_defaultlib.GEMM_3D_float_1
Compiling module xil_defaultlib.cache_update
Compiling module xil_defaultlib.reshape_2D_to_3D
Compiling module xil_defaultlib.transpose_last_two_d
Compiling module xil_defaultlib.init_2d_mem
Compiling module xil_defaultlib.attention
Compiling module xil_defaultlib.dut
Compiling module xil_defaultlib.AESL_autofifo_strm_in_V_V
Compiling module xil_defaultlib.AESL_autofifo_strm_out_V_V
Compiling module xil_defaultlib.apatb_dut_top
Compiling module work.glbl
Built simulation snapshot dut

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/xsim.dir/dut/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 25 13:06:29 2024...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/dut/xsim_script.tcl
# xsim {dut} -autoloadwcfg -tclbatch {dut.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source dut.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "35445000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 35485 ns : File "/home/pis7/ece6775/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut.autotb.v" Line 271
## quit
INFO: [Common 17-206] Exiting xsim at Mon Nov 25 13:06:37 2024...
[34m0.0261049[0m [34m-0.0298078[0m [34m0.0107381[0m [34m-0.0261049[0m [34m-0.0362875[0m [34m-0.00888658[0m [34m-0.000555277[0m [34m-0.0318441[0m [34m0.0605412[0m [34m-0.0396202[0m [34m0.00907183[0m [34m0.0127747[0m [34m0.0127747[0m [34m0.00370264[0m [34m-0.0348065[0m [34m0.0179586[0m 
[32mAttention test passed![0m
[35mattention           : [0m[35m     1 calls; [0m[35m  1.467 msecs total time
[0m
