/*
 * Copyright 2015 Accelerated Concepts Inc.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;
#include <dt-bindings/gpio/gpio.h>
#include "imx25.dtsi"

/ {
	model = "Accelerated Concepts 5300-DC";
	compatible = "accelerated,5300-dc", "fsl,imx25";

	memory {
		reg = <0x80000000 0x4000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	};
};

&iomuxc {
	imx25-5300-dc {
		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX25_PAD_UART1_RTS__UART1_RTS	0xe0
				MX25_PAD_UART1_CTS__UART1_CTS	0xe0
				MX25_PAD_UART1_TXD__UART1_TXD	0x80000000
				MX25_PAD_UART1_RXD__UART1_RXD	0xc0
				MX25_PAD_KPP_ROW0__UART1_DTR	0xe0
				MX25_PAD_KPP_ROW2__UART1_DCD	0xe0
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX25_PAD_UART2_TXD__UART2_TXD	0x80000000
				MX25_PAD_UART2_RXD__UART2_RXD	0xc0
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX25_PAD_CSI_D2__UART5_RXD	0x80000000
				MX25_PAD_CSI_D3__UART5_TXD	0xc0
				MX25_PAD_CS4__UART5_CTS		0xe0
				MX25_PAD_CS5__UART5_RTS		0xe0
			>;
		};

		pinctrl_fec: fecgrp {
			fsl,pins = <
				MX25_PAD_FEC_MDC__FEC_MDC	0x80000000
				MX25_PAD_FEC_MDIO__FEC_MDIO	0x80000000
				MX25_PAD_FEC_TDATA0__FEC_TDATA0	0x80000000
				MX25_PAD_FEC_TDATA1__FEC_TDATA1	0x80000000
				MX25_PAD_FEC_TX_EN__FEC_TX_EN	0x80000000
				MX25_PAD_FEC_RDATA0__FEC_RDATA0	0x80000000
				MX25_PAD_FEC_RDATA1__FEC_RDATA1	0x80000000
				MX25_PAD_FEC_RX_DV__FEC_RX_DV	0x80000000
				MX25_PAD_FEC_TX_CLK__FEC_TX_CLK	0x80000000
			>;
		};

		pinctrl_spi1: spi1grp {
			fsl,pins = <
				MX25_PAD_CSPI1_MISO__CSPI1_MISO	0x80000000
				MX25_PAD_CSPI1_MOSI__CSPI1_MOSI	0x80000000
				MX25_PAD_CSPI1_RDY__CSPI1_RDY	0x80
				MX25_PAD_CSPI1_SCLK__CSPI1_SCLK	0x80000000
				MX25_PAD_CSPI1_SS0__CSPI1_SS0	0x80000000
				MX25_PAD_CSPI1_SS1__GPIO_1_17	0x80000000
			>;
		};

		pinctrl_spi2: spi2grp {
			fsl,pins = <
				MX25_PAD_SD1_CMD__CSPI2_MOSI	0x80000000
				MX25_PAD_SD1_CLK__CSPI2_MISO	0x80000000
				MX25_PAD_SD1_DATA0__CSPI2_SCLK	0x80000000
				MX25_PAD_SD1_DATA3__CSPI2_SS1	0x80000000
			>;
		};

		pinctrl_leds: ledgrp {
			fsl,pins = <
				MX25_PAD_KPP_ROW3__GPIO_3_0	0x80000000
				MX25_PAD_KPP_COL0__GPIO_3_1	0x80000000
				MX25_PAD_KPP_COL1__GPIO_3_2	0x80000000
				MX25_PAD_KPP_COL2__GPIO_3_3	0x80000000
			>;
		};

		pinctrl_modem: modemgrp {
			fsl,pins = <
				MX25_PAD_EXT_ARMCLK__GPIO_3_15	0x80000000
				MX25_PAD_HSYNC__GPIO_1_22	0x80000000
			>;
		};

		pinctrl_slic: slicgrp {
			fsl,pins = <
				MX25_PAD_KPP_COL3__GPIO_3_4	0x80000000
				MX25_PAD_ECB__GPIO_3_23		0x80000000
				MX25_PAD_LBA__GPIO_3_24		0x80000000
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX25_PAD_LD14__AUD3_RXC		0x80000000
				MX25_PAD_LD9__AUD3_RXD		0x80000000
				MX25_PAD_LD15__AUD3_RXFS	0x80000000
				MX25_PAD_LD10__AUD3_TXC		0x80000000
				MX25_PAD_LD8__AUD3_TXD		0x80000000
				MX25_PAD_LD11__AUD3_TXFS	0x80000000
			>;
		};
	};
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	fsl,uart-has-rtscts;
	fsl,uart-has-dtrdcd;
	fsl,dte-mode;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	fsl,uart-has-rtscts;
	fsl,uart-has-dtr-gpio = <&gpio1 30 GPIO_ACTIVE_HIGH>;
	fsl,uart-has-dcd-gpio = <&gpio1 29 GPIO_ACTIVE_HIGH>;
	fsl,dte-mode;
	status = "okay";
};

&spi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spi1>;
	fsl,spi-num-chipselects = <4>;
	cs-gpios = <0>, <&gpio1 17 GPIO_ACTIVE_HIGH>, <0>, <0>;
	status = "okay";

	spi-flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "m25p80";
		reg = <1>;
		spi-max-frequency = <25000000>;

		partition@0 {
			label = "u-boot";
			reg = <0x00000000 0x00030000>;
		};
		partition@1 {
			label = "u-boot-env";
			reg = <0x00030000 0x00010000>;
		};
		partition@2 {
			label = "config";
			reg = <0x00040000 0x000c0000>;
		};
		partition@3 {
			label = "image";
			reg = <0x00100000 0x00780000>;
		};
		partition@4 {
			label = "image1";
			reg = <0x00880000 0x00780000>;
		};
		partition@5 {
			label = "all";
			reg = <0x00000000 0x01000000>;
		};
	};
};

&spi2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spi2>;
	fsl,spi-num-chipselects = <4>;
	cs-gpios = <0>, <0>, <0>, <0>; /* native chip selects */
	status = "okay";

	si32260: slic@0 {
		compatible = "si32260";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_slic>;
		slic-reset-gpios = <&gpio3 4 GPIO_ACTIVE_LOW>;
		interrupts = <&gpio3 23 GPIO_ACTIVE_LOW>;
		reg = <1>;
		spi-max-frequency = <25000000>;
		spi-cpol;
		spi-cpha;
	};
};

&ssi1 {
	compatible = "si32260-ssi";
	status = "okay";
};

&audmux {
	compatible = "si32260-audmux";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		status = "okay";
		ethphy0: ethernet-phy@0 {
			reg = <2>;
		};
	};
};

&usbotg {
	phy_type = "utmi";
	dr_mode = "host";
	status = "okay";
};

