/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [6:0] celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [8:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[170] | in_data[139];
  assign celloutsig_1_5z = celloutsig_1_1z | celloutsig_1_4z[3];
  assign celloutsig_1_10z = celloutsig_1_1z | celloutsig_1_0z;
  assign celloutsig_1_19z = celloutsig_1_10z | celloutsig_1_11z[4];
  assign celloutsig_1_14z = ~(celloutsig_1_10z ^ celloutsig_1_4z[3]);
  assign celloutsig_1_18z = ~(celloutsig_1_7z[3] ^ celloutsig_1_17z[5]);
  assign celloutsig_1_17z = in_data[112:104] / { 1'h1, celloutsig_1_4z[2], celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[76:50] > in_data[56:30];
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z } > { in_data[12:9], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[23:20] > in_data[41:38];
  assign celloutsig_0_9z = in_data[85:82] && { celloutsig_0_5z[2:1], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_6z = celloutsig_1_3z[7:3] && celloutsig_1_4z;
  assign celloutsig_0_6z = ! { celloutsig_0_4z[3:1], celloutsig_0_0z };
  assign celloutsig_0_7z = ! { in_data[30:15], celloutsig_0_2z };
  assign celloutsig_0_2z = ! { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[73:70], celloutsig_0_2z } * { celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_11z = { in_data[21:8], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_9z } * { celloutsig_0_4z[1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_1_4z = in_data[146:142] * { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_4z[4:1] * in_data[156:153];
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z } * in_data[147:139];
  assign celloutsig_1_1z = | in_data[113:110];
  assign celloutsig_0_3z = | { celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_4z = { in_data[76:75], celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_0_10z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 9'h000;
    else if (!clkin_data[0]) celloutsig_1_3z = { in_data[119:112], celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[38:32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
