
---------- Begin Simulation Statistics ----------
final_tick                                 7065112500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    623                       # Simulator instruction rate (inst/s)
host_mem_usage                                7554804                       # Number of bytes of host memory used
host_op_rate                                      639                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10413.84                       # Real time elapsed on the host
host_tick_rate                                 341359                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6483455                       # Number of instructions simulated
sim_ops                                       6653254                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003555                       # Number of seconds simulated
sim_ticks                                  3554855000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.229416                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  142049                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               152365                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                193                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2393                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            146168                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1700                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2083                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              383                       # Number of indirect misses.
system.cpu.branchPred.lookups                  162696                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5157                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          474                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      947890                       # Number of instructions committed
system.cpu.committedOps                        969098                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.363458                       # CPI: cycles per instruction
system.cpu.discardedOps                          7415                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             489941                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             56241                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           278764                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1079339                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297313                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      172                       # number of quiesce instructions executed
system.cpu.numCycles                          3188188                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       172                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  623131     64.30%     64.30% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1107      0.11%     64.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                  56613      5.84%     70.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite                288247     29.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   969098                       # Class of committed instruction
system.cpu.quiesceCycles                      2499580                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2108849                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        248694                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99592                       # Transaction distribution
system.membus.trans_dist::ReadResp              99939                       # Transaction distribution
system.membus.trans_dist::WriteReq              27048                       # Transaction distribution
system.membus.trans_dist::WriteResp             27048                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          277                       # Transaction distribution
system.membus.trans_dist::WriteClean               14                       # Transaction distribution
system.membus.trans_dist::CleanEvict               91                       # Transaction distribution
system.membus.trans_dist::ReadExReq               170                       # Transaction distribution
system.membus.trans_dist::ReadExResp              170                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            173                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           174                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       248811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       254324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 502504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        48560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7989488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            374997                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000035                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005888                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  374984    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              374997                       # Request fanout histogram
system.membus.reqLayer6.occupancy           572402740                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5574875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              353453                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1024250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4952325                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          578414530                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             867250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    294970118                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    147485059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    442455177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    147485059                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    294970118                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    442455177                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    442455177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    442455177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    884910355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       247968                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       247968                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       331776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       192512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       688448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5308416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10950320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1094777375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    949628700                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    536736000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       151552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        63488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      2031616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       148444                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       148444    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       148444                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    284045750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         14.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      9568256                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10616832                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5308416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4784128                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2392064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2424832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1327104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       149504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1476608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2691602330                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    147485059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    147485059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2986572448                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1493286224                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1345801165                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2839087389                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4184888554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1493286224                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    147485059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5825659837                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3538944                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       884736                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       931840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    129049427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    995524149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    147485059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma    147485059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1419543694                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    571504604                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    571504604                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1143009209                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    129049427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1567028754                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    718989663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma    147485059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2562552903                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11072                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11072                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          173                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          188                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3114614                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       270053                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3384667                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3114614                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3114614                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3114614                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       270053                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3384667                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      4325376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1507328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          21056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6378048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1591488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        67584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        23552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          291                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24867                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1216751738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    424019545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    147485059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5923167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1794179509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5239032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    147485059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    147485059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    147485059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            447694210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5239032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1364236797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    571504604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    294970118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5923167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2241873719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     75650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     31730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443408930                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          286                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          286                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              182987                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25807                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99657                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24867                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99657                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24867                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    143                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1560                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3192178760                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  497570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5804421260                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32077.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58327.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        31                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92721                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23007                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99657                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24867                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     65                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    918.741604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   812.466502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   268.120211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          347      4.00%      4.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          305      3.52%      7.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          120      1.38%      8.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          126      1.45%     10.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          127      1.47%     11.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          116      1.34%     13.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          112      1.29%     14.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          182      2.10%     16.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7230     83.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8665                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     347.993007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1128.472472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           258     90.21%     90.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.70%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.35%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.70%     91.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.35%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      2.45%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            4      1.40%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      1.75%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      2.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           286                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      86.996503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     44.216877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    175.146164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            185     64.69%     64.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      6.64%     71.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            32     11.19%     82.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           16      5.59%     88.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.35%     88.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.70%     89.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.05%     90.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      2.10%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      2.80%     95.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.70%     95.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.35%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      1.05%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      2.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           286                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6368896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1592384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6378048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1591488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1791.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       447.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1794.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    447.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3554690000                       # Total gap between requests
system.mem_ctrls.avgGap                      28546.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      4317312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1506432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        20864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        20608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       523200                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1214483291.160961627960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 423767495.439335763454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 147485059.165563702583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5869156.407223360613                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5797142.218177675270                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 147178998.862119555473                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 147485059.165563702583                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 147485059.165563702583                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        67584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        23552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          291                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3933219315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1375943070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    478517450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16741425                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23396012690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  19976328625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  12836550750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  24308512375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58197.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58421.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58412.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50885.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  80398669.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2438516.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1566961.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   2967347.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1700228070                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    192150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1663178430                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 344                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           172                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9083173.691860                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2757004.131905                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          172    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2442000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11758750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             172                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5502806625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1562305875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       474002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           474002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       474002                       # number of overall hits
system.cpu.icache.overall_hits::total          474002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          173                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            173                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          173                       # number of overall misses
system.cpu.icache.overall_misses::total           173                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7514375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7514375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7514375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7514375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       474175                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       474175                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       474175                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       474175                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000365                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000365                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000365                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000365                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43435.693642                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43435.693642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43435.693642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43435.693642                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          173                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          173                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          173                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          173                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7244625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7244625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7244625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7244625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000365                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000365                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000365                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000365                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41876.445087                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41876.445087                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41876.445087                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41876.445087                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       474002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          474002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          173                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           173                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7514375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7514375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       474175                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       474175                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000365                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000365                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43435.693642                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43435.693642                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          173                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          173                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7244625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7244625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41876.445087                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41876.445087                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           311.437200                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                26                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            686.461538                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   311.437200                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.608276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.608276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          311                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            948523                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           948523                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        93612                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            93612                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        93612                       # number of overall hits
system.cpu.dcache.overall_hits::total           93612                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            528                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          528                       # number of overall misses
system.cpu.dcache.overall_misses::total           528                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     43602750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     43602750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     43602750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     43602750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        94140                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        94140                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        94140                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        94140                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005609                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005609                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005609                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005609                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82580.965909                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82580.965909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82580.965909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82580.965909                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          277                       # number of writebacks
system.cpu.dcache.writebacks::total               277                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          184                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          184                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          344                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2736                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2736                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28112625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28112625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28112625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28112625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5717250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5717250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003654                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003654                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003654                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003654                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81722.747093                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81722.747093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81722.747093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81722.747093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2089.638158                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2089.638158                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    342                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        56794                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           56794                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16417750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16417750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        56989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        56989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84193.589744                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84193.589744                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          174                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          174                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14195250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14195250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5717250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5717250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81581.896552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81581.896552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21656.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21656.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27185000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27185000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        37151                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37151                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008963                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008963                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81636.636637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81636.636637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          163                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          163                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13917375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13917375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81866.911765                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81866.911765                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1286551750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1286551750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10383.456143                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10383.456143                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        47471                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        47471                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        76433                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        76433                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1263374615                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1263374615                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 16529.177384                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 16529.177384                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.509028                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5200                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.606742                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.509028                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997088                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997088                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          407                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1368136                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1368136                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7065112500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 7065262500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    623                       # Simulator instruction rate (inst/s)
host_mem_usage                                7554804                       # Number of bytes of host memory used
host_op_rate                                      639                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10413.93                       # Real time elapsed on the host
host_tick_rate                                 341370                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6483464                       # Number of instructions simulated
sim_ops                                       6653269                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003555                       # Number of seconds simulated
sim_ticks                                  3555005000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.225790                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  142050                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               152372                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                194                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2395                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            146168                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1700                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2083                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              383                       # Number of indirect misses.
system.cpu.branchPred.lookups                  162705                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5159                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          474                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      947899                       # Number of instructions committed
system.cpu.committedOps                        969113                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.363679                       # CPI: cycles per instruction
system.cpu.discardedOps                          7422                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             489963                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             56241                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           278764                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1079529                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297294                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      172                       # number of quiesce instructions executed
system.cpu.numCycles                          3188428                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       172                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  623139     64.30%     64.30% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1107      0.11%     64.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                  56619      5.84%     70.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite                288247     29.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   969113                       # Class of committed instruction
system.cpu.quiesceCycles                      2499580                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2108899                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        248698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99592                       # Transaction distribution
system.membus.trans_dist::ReadResp              99941                       # Transaction distribution
system.membus.trans_dist::WriteReq              27048                       # Transaction distribution
system.membus.trans_dist::WriteResp             27048                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          277                       # Transaction distribution
system.membus.trans_dist::WriteClean               14                       # Transaction distribution
system.membus.trans_dist::CleanEvict               93                       # Transaction distribution
system.membus.trans_dist::ReadExReq               170                       # Transaction distribution
system.membus.trans_dist::ReadExResp              170                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            173                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           176                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       248817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       254330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 502510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        48688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7989616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            374999                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000035                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005888                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  374986    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              374999                       # Request fanout histogram
system.membus.reqLayer6.occupancy           572408990                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5574875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              353453                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1024250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4963825                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          578414530                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             867250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    294957672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    147478836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    442436509                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    147478836                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    294957672                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    442436509                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    442436509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    442436509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    884873017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       247968                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       247968                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       331776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       192512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       688448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5308416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10950320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1094777375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    949628700                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    536736000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       151552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        63488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      2031616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       148444                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       148444    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       148444                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    284045750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         14.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      9568256                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10616832                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5308416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4784128                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2392064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2424832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1327104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       149504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1476608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2691488760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    147478836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    147478836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2986446433                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1493223216                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1345744380                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2838967596                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4184711976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1493223216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    147478836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5825414029                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3538944                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       884736                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       931840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    129043982                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    995482144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    147478836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma    147478836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1419483798                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    571480490                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    571480490                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1142960980                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    129043982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1566962634                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    718959326                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma    147478836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2562444779                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11072                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11072                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          173                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          188                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3114482                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       270042                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3384524                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3114482                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3114482                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3114482                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       270042                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3384524                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      4325376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1507328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          21184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6378176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1591488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        67584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        23552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          291                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24867                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1216700398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    424001654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    147478836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5958923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1794139811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5238811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    147478836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    147478836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    147478836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            447675320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5238811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1364179235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    571480490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    294957672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5958923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2241815131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     75650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     31730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443408930                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          286                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          286                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              182991                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25807                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24867                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99659                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24867                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    143                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1560                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3192178760                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  497580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5804473760                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32077.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58327.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        31                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92723                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23007                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24867                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     65                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    918.526996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   812.152851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   268.336511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          347      4.00%      4.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          307      3.54%      7.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          120      1.38%      8.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          126      1.45%     10.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          128      1.48%     11.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          116      1.34%     13.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          112      1.29%     14.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          182      2.10%     16.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7230     83.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8668                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     347.993007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1128.472472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           258     90.21%     90.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.70%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.35%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.70%     91.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.35%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      2.45%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            4      1.40%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      1.75%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      2.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           286                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      86.996503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     44.216877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    175.146164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            185     64.69%     64.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      6.64%     71.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            32     11.19%     82.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           16      5.59%     88.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.35%     88.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.70%     89.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.05%     90.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      2.10%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      2.80%     95.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.70%     95.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.35%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      1.05%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      2.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           286                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6369024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1592384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6378176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1591488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1791.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       447.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1794.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    447.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3555046250                       # Total gap between requests
system.mem_ctrls.avgGap                      28548.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      4317312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1506432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        20992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        20608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       523200                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1214432047.212310552597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 423749614.979444503784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 147478836.176039129496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5904914.339079692028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5796897.613364819437                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 147172788.786513656378                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 147478836.176039129496                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 147478836.176039129496                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        67584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        23552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          291                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3933219315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1375943070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    478517450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16793925                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23396012690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  19976328625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  12836550750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  24308512375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58197.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58421.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58412.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50736.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  80398669.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2438516.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1566961.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   2967347.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1700228070                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    192154500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1663323930                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 344                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           172                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9083173.691860                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2757004.131905                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          172    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2442000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11758750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             172                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5502956625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1562305875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       474013                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           474013                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       474013                       # number of overall hits
system.cpu.icache.overall_hits::total          474013                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          173                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            173                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          173                       # number of overall misses
system.cpu.icache.overall_misses::total           173                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7514375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7514375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7514375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7514375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       474186                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       474186                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       474186                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       474186                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000365                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000365                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000365                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000365                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43435.693642                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43435.693642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43435.693642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43435.693642                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          173                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          173                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          173                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          173                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7244625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7244625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7244625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7244625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000365                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000365                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000365                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000365                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41876.445087                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41876.445087                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41876.445087                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41876.445087                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       474013                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          474013                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          173                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           173                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7514375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7514375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       474186                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       474186                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000365                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000365                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43435.693642                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43435.693642                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          173                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          173                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7244625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7244625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41876.445087                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41876.445087                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           311.437351                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2035035                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5967.844575                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   311.437351                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.608276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.608276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          315                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          311                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.615234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            948545                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           948545                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        93616                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            93616                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        93616                       # number of overall hits
system.cpu.dcache.overall_hits::total           93616                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          530                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            530                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          530                       # number of overall misses
system.cpu.dcache.overall_misses::total           530                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     43722750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     43722750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     43722750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     43722750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        94146                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        94146                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        94146                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        94146                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005630                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005630                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005630                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82495.754717                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82495.754717                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82495.754717                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82495.754717                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          277                       # number of writebacks
system.cpu.dcache.writebacks::total               277                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          184                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          184                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2736                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2736                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28230000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28230000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28230000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28230000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5717250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5717250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003675                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003675                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003675                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003675                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81589.595376                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81589.595376                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81589.595376                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81589.595376                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2089.638158                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2089.638158                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    344                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        56798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           56798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           197                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16537750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16537750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        56995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        56995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003456                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003456                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83947.969543                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83947.969543                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          176                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          176                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14312625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14312625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5717250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5717250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81321.732955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81321.732955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21656.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21656.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27185000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27185000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        37151                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37151                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008963                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008963                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81636.636637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81636.636637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          163                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          163                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13917375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13917375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81866.911765                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81866.911765                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1286551750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1286551750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10383.456143                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10383.456143                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        47471                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        47471                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        76433                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        76433                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1263374615                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1263374615                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 16529.177384                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 16529.177384                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.508584                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               98246                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               858                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            114.505828                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.508584                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1368162                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1368162                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   7065262500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
