

================================================================
== Vitis HLS Report for 'fft_stage_8'
================================================================
* Date:           Fri Jun 30 11:19:45 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      522|      522|  5.220 us|  5.220 us|  522|  522|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop_dft_loop  |      520|      520|        10|          1|          1|   512|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      103|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    24|     1574|     1682|    -|
|Memory               |        2|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      649|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|    24|     2223|     1953|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U121  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U124  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U125  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U126   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U127   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U128   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U129   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fsub_32ns_32ns_32_3_full_dsp_1_U120  |fsub_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fsub_32ns_32ns_32_3_full_dsp_1_U122  |fsub_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fsub_32ns_32ns_32_3_full_dsp_1_U123  |fsub_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  24| 1574| 1682|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_imag7_U   |fft_stage_1_W_imag_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |W_real15_U  |fft_stage_1_W_real_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                |        2|  0|   0|    0|  1024|   64|     2|        32768|
    +------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_294_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln43_fu_268_p2         |         +|   0|  0|  17|          10|           1|
    |add_ln46_fu_362_p2         |         +|   0|  0|   9|           2|           1|
    |add_ln53_fu_350_p2         |         +|   0|  0|  17|          10|           9|
    |ap_condition_272           |       and|   0|  0|   2|           1|           1|
    |icmp_ln43_fu_262_p2        |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln46_fu_280_p2        |      icmp|   0|  0|   8|           2|           3|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln43_2_fu_308_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln43_3_fu_330_p3    |    select|   0|  0|   9|           1|           9|
    |select_ln43_fu_286_p3      |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 103|          49|          48|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_load               |   9|          2|    9|         18|
    |ap_sig_allocacmp_t_load               |   9|          2|    2|          4|
    |indvar_flatten_fu_66                  |   9|          2|   10|         20|
    |j_fu_62                               |   9|          2|    9|         18|
    |t_fu_58                               |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   44|         88|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |X_I_load_2_reg_522                                |  32|   0|   32|          0|
    |X_R_load_2_reg_516                                |  32|   0|   32|          0|
    |add2_reg_543                                      |  32|   0|   32|          0|
    |add_reg_538                                       |  32|   0|   32|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |indvar_flatten_fu_66                              |  10|   0|   10|          0|
    |j_fu_62                                           |   9|   0|    9|          0|
    |mul4_reg_473                                      |  32|   0|   32|          0|
    |mul5_reg_478                                      |  32|   0|   32|          0|
    |mul6_reg_483                                      |  32|   0|   32|          0|
    |mul_reg_468                                       |  32|   0|   32|          0|
    |or_ln_reg_423                                     |  10|   0|   10|          0|
    |sub2_reg_533                                      |  32|   0|   32|          0|
    |sub_reg_528                                       |  32|   0|   32|          0|
    |t_fu_58                                           |   2|   0|    2|          0|
    |temp_I_reg_510                                    |  32|   0|   32|          0|
    |temp_R_reg_504                                    |  32|   0|   32|          0|
    |zext_ln51_reg_488                                 |  10|   0|   64|         54|
    |zext_ln54_reg_428                                 |  10|   0|   64|         54|
    |or_ln_reg_423                                     |  64|  32|   10|          0|
    |zext_ln51_reg_488                                 |  64|  32|   64|         54|
    |zext_ln54_reg_428                                 |  64|  32|   64|         54|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 649|  96|  703|        216|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|   fft_stage.8|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|   fft_stage.8|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|   fft_stage.8|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|   fft_stage.8|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|   fft_stage.8|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|   fft_stage.8|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|   fft_stage.8|  return value|
|X_R_address0    |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce0         |  out|    1|   ap_memory|           X_R|         array|
|X_R_q0          |   in|   32|   ap_memory|           X_R|         array|
|X_R_address1    |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce1         |  out|    1|   ap_memory|           X_R|         array|
|X_R_q1          |   in|   32|   ap_memory|           X_R|         array|
|X_I_address0    |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce0         |  out|    1|   ap_memory|           X_I|         array|
|X_I_q0          |   in|   32|   ap_memory|           X_I|         array|
|X_I_address1    |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce1         |  out|    1|   ap_memory|           X_I|         array|
|X_I_q1          |   in|   32|   ap_memory|           X_I|         array|
|Out_R_address0  |  out|   10|   ap_memory|         Out_R|         array|
|Out_R_ce0       |  out|    1|   ap_memory|         Out_R|         array|
|Out_R_we0       |  out|    1|   ap_memory|         Out_R|         array|
|Out_R_d0        |  out|   32|   ap_memory|         Out_R|         array|
|Out_R_address1  |  out|   10|   ap_memory|         Out_R|         array|
|Out_R_ce1       |  out|    1|   ap_memory|         Out_R|         array|
|Out_R_we1       |  out|    1|   ap_memory|         Out_R|         array|
|Out_R_d1        |  out|   32|   ap_memory|         Out_R|         array|
|Out_I_address0  |  out|   10|   ap_memory|         Out_I|         array|
|Out_I_ce0       |  out|    1|   ap_memory|         Out_I|         array|
|Out_I_we0       |  out|    1|   ap_memory|         Out_I|         array|
|Out_I_d0        |  out|   32|   ap_memory|         Out_I|         array|
|Out_I_address1  |  out|   10|   ap_memory|         Out_I|         array|
|Out_I_ce1       |  out|    1|   ap_memory|         Out_I|         array|
|Out_I_we1       |  out|    1|   ap_memory|         Out_I|         array|
|Out_I_d1        |  out|   32|   ap_memory|         Out_I|         array|
+----------------+-----+-----+------------+--------------+--------------+

