// Seed: 2429410930
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input wor id_2,
    input wor id_3,
    input tri id_4,
    output tri0 id_5,
    input tri id_6,
    output wand id_7,
    input wand id_8,
    output supply1 void id_9,
    input wand id_10,
    input wire id_11,
    output uwire id_12,
    output tri0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input wor id_16,
    input wire id_17,
    output supply1 id_18
);
  wire id_20, id_21;
  wire id_22;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    output supply1 id_3,
    input tri1 id_4,
    input uwire id_5
);
  wire id_7;
  module_0(
      id_3,
      id_5,
      id_5,
      id_2,
      id_5,
      id_3,
      id_5,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_5,
      id_2,
      id_5,
      id_3
  );
endmodule
