Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 18 23:01:01 2025
| Host         : RM_Laptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file modulator_wrapper_methodology_drc_routed.rpt -pb modulator_wrapper_methodology_drc_routed.pb -rpx modulator_wrapper_methodology_drc_routed.rpx
| Design       : modulator_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 3
+-----------+----------+--------------------------------------------+--------+
| Rule      | Severity | Description                                | Checks |
+-----------+----------+--------------------------------------------+--------+
| SYNTH-6   | Warning  | Timing of a RAM block might be sub-optimal | 1      |
| TIMING-18 | Warning  | Missing input or output delay              | 2      |
+-----------+----------+--------------------------------------------+--------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance pwmmodulator/sine/sine_s_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on sw0 relative to the rising and/or falling clock edge(s) of clk_p.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on pwm_out relative to the rising and/or falling clock edge(s) of clk_p.
Related violations: <none>


