/* (c) HighTec EDV-Systeme GmbH */

/* block "MSC1" of TriCore TC1791 (21 SFRs) */

#ifndef _HAVE_TRICORE_MSC1_ADDRESSES_H_
#define _HAVE_TRICORE_MSC1_ADDRESSES_H_

#define MSC1_CLC_ADDR         0xF0000900     /* "MSC1 Clock Control Register" */
#define MSC1_ID_ADDR          0xF0000908     /* "Module Identification Register" */
#define MSC1_FDR_ADDR         0xF000090C     /* "MSC1 Fractional Divider Register" */
#define MSC1_USR_ADDR         0xF0000910     /* "Upstream Status Register" */
#define MSC1_DSC_ADDR         0xF0000914     /* "Downstream Control Register" */
#define MSC1_DSS_ADDR         0xF0000918     /* "Downstream Status Register" */
#define MSC1_DD_ADDR          0xF000091C     /* "Downstream Data Register" */
#define MSC1_DC_ADDR          0xF0000920     /* "Downstream Command Register" */
#define MSC1_DSDSL_ADDR       0xF0000924     /* "Downstream Select Data Source Low Register" */
#define MSC1_DSDSH_ADDR       0xF0000928     /* "Downstream Select Data Source High Register" */
#define MSC1_ESR_ADDR         0xF000092C     /* "Emergency Stop Register" */
#define MSC1_UD0_ADDR         0xF0000930     /* "Upstream Data Register 0" */
#define MSC1_UD1_ADDR         0xF0000934     /* "Upstream Data Register 1" */
#define MSC1_UD2_ADDR         0xF0000938     /* "Upstream Data Register 2" */
#define MSC1_UD3_ADDR         0xF000093C     /* "Upstream Data Register 3" */
#define MSC1_ICR_ADDR         0xF0000940     /* "Interrupt Control Register" */
#define MSC1_ISR_ADDR         0xF0000944     /* "Interrupt Status Register" */
#define MSC1_ISC_ADDR         0xF0000948     /* "Interrupt Set Clear Register" */
#define MSC1_OCR_ADDR         0xF000094C     /* "Output Control Register" */
#define MSC1_SRC1_ADDR        0xF00009F8     /* "Service Request Control Register 1" */
#define MSC1_SRC0_ADDR        0xF00009FC     /* "Service Request Control Register 0" */


#endif /* _HAVE_TRICORE_MSC1_ADDRESSES_H_ (block "MSC1") */


