<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_Din_A' to 0." projectName="hls_matmul_float" solutionName="solution1" date="2017-06-12T20:29:01.624+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_WEN_A' to 0." projectName="hls_matmul_float" solutionName="solution1" date="2017-06-12T20:29:01.489+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_Din_A' to 0." projectName="hls_matmul_float" solutionName="solution1" date="2017-06-12T20:29:01.468+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_WEN_A' to 0." projectName="hls_matmul_float" solutionName="solution1" date="2017-06-12T20:29:01.443+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_1', matmul.c:42) on array 'a' due to limited memory ports." projectName="hls_matmul_float" solutionName="solution1" date="2017-06-12T20:28:57.917+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." projectName="hls_matmul_float" solutionName="solution1" date="2017-06-12T20:28:51.413+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (matmul.c:30:6) in function 'matmul_hw' : " projectName="hls_matmul_float" solutionName="solution1" date="2017-06-12T20:28:50.867+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
