$date
	Sun Oct 23 00:03:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#946822
b10111 &
b10111 %
1$
b10111 !
1"
#946823
0"
#946826
b1000110 &
b1000110 %
#946830
b100011 &
b100011 %
#946834
b1101010 &
b1101010 %
#946838
b110101 &
b110101 %
#946842
b10100000 &
b10100000 %
#946846
b1010000 &
b1010000 %
#946850
b101000 &
b101000 %
#946854
b10100 &
b10100 %
#946858
b1010 &
b1010 %
#946862
b101 &
b101 %
#946866
b10000 &
b10000 %
#946870
b1000 &
b1000 %
#946874
b100 &
b100 %
#946878
b10 &
b10 %
#946882
b1 &
b1 %
1#
#946886
b0 &
0#
b0 %
0$
#1933452
b10101 !
1"
#1933454
b10101 &
b10101 %
1$
#1933455
0"
#1933458
b1000000 &
b1000000 %
#1933462
b100000 &
b100000 %
#1933466
b10000 &
b10000 %
#1933470
b1000 &
b1000 %
#1933474
b100 &
b100 %
#1933478
b10 &
b10 %
#1933482
b1 &
b1 %
1#
#1933486
b0 &
0#
b0 %
0$
#2923974
b11001 &
b11001 %
1$
b11001 !
1"
#2923975
0"
#2923978
b1001100 &
b1001100 %
#2923982
b100110 &
b100110 %
#2923986
b10011 &
b10011 %
#2923990
b111010 &
b111010 %
#2923994
b11101 &
b11101 %
#2923998
b1011000 &
b1011000 %
#2924002
b101100 &
b101100 %
#2924006
b10110 &
b10110 %
#2924010
b1011 &
b1011 %
#2924014
b100010 &
b100010 %
#2924018
b10001 &
b10001 %
#2924022
b110100 &
b110100 %
#2924026
b11010 &
b11010 %
#2924030
b1101 &
b1101 %
#2924034
b101000 &
b101000 %
#2924038
b10100 &
b10100 %
#2924042
b1010 &
b1010 %
#2924046
b101 &
b101 %
#2924050
b10000 &
b10000 %
#2924054
b1000 &
b1000 %
#2924058
b100 &
b100 %
#2924062
b10 &
b10 %
#2924066
b1 &
b1 %
1#
#2924070
b0 &
0#
b0 %
0$
#4500012
