#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Nov 15 11:50:39 2022
# Process ID: 18575
# Current directory: /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp
# Command line: vivado -mode batch -source make_project.tcl
# Log file: /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/vivado.log
# Journal file: /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/vivado.jou
# Running On: finn_dev_pokyeek, OS: Linux, CPU Frequency: 999.995 MHz, CPU Physical cores: 23, Host memory: 134731 MB
#-----------------------------------------------------------
source make_project.tcl
# create_project finn_vivado_stitch_proj /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3145.281 ; gain = 2.016 ; free physical = 19969 ; free virtual = 94864
# set_property ip_repo_paths [list $::env(FINN_ROOT)/finn-rtllib/memstream /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_0_5zhef_dm/project_StreamingFIFO_0/sol1/impl/verilog /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_FMPadding_Batch_0__sj4l1ob/project_FMPadding_Batch_0/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_1_11_0zpih/project_StreamingFIFO_1/sol1/impl/verilog /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_ConvolutionInputGenerator_0_9ctwy97f/project_ConvolutionInputGenerator_0/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_0__u5uurwx/project_StreamingDataWidthConverter_Batch_0/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_3_6ailiv0a/project_StreamingFIFO_3/sol1/impl/verilog /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_MatrixVectorActivation_0_wx4gew9p/project_MatrixVectorActivation_0/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_Thresholding_Batch_0_84gyb68r/project_Thresholding_Batch_0/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_1__wvvdb40/project_StreamingDataWidthConverter_Batch_1/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_6_bjxxxy20/project_StreamingFIFO_6/sol1/impl/verilog /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_FMPadding_Batch_1_g0eos47s/project_FMPadding_Batch_1/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_2_hox5tppd/project_StreamingDataWidthConverter_Batch_2/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_8_tq6ibsv0/project_StreamingFIFO_8/sol1/impl/verilog /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_ConvolutionInputGenerator_1_sadv8ch7/project_ConvolutionInputGenerator_1/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_3_bzps61sn/project_StreamingDataWidthConverter_Batch_3/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_MatrixVectorActivation_1__w__vqmd/project_MatrixVectorActivation_1/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_Thresholding_Batch_1_xzl9ip90/project_Thresholding_Batch_1/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_12_mwrcb11o/project_StreamingFIFO_12/sol1/impl/verilog /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_ConvolutionInputGenerator_2_afn4bzfp/project_ConvolutionInputGenerator_2/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_Pool_Batch_0_qrlgd4ji/project_Pool_Batch_0/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_4_3z2a3gsk/project_StreamingDataWidthConverter_Batch_4/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_15_jd6yapy3/project_StreamingFIFO_15/sol1/impl/verilog /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_FMPadding_Batch_2_3nethm_z/project_FMPadding_Batch_2/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_5_9x2k9lsw/project_StreamingDataWidthConverter_Batch_5/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_17_jk4yjqhn/project_StreamingFIFO_17/sol1/impl/verilog /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_ConvolutionInputGenerator_3_r_7hxvut/project_ConvolutionInputGenerator_3/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_6_o9n40t9o/project_StreamingDataWidthConverter_Batch_6/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_MatrixVectorActivation_2_g310_uuv/project_MatrixVectorActivation_2/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_Thresholding_Batch_2__scv1oh_/project_Thresholding_Batch_2/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_7_x5jurtsn/project_StreamingDataWidthConverter_Batch_7/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_22_lmm19yzr/project_StreamingFIFO_22/sol1/impl/verilog /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_FMPadding_Batch_3_uujts_j8/project_FMPadding_Batch_3/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_23_4msqbo_a/project_StreamingFIFO_23/sol1/impl/verilog /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_ConvolutionInputGenerator_4_j87_psdh/project_ConvolutionInputGenerator_4/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_Pool_Batch_1_p9j_sujn/project_Pool_Batch_1/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_8_9by0yzz1/project_StreamingDataWidthConverter_Batch_8/sol1/impl/ip /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_26_dpamh9qq/project_StreamingFIFO_26/sol1/impl/verilog /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_MatrixVectorActivation_3_w6za0nuu/project_MatrixVectorActivation_3/sol1/impl/ip] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/debug/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_0_5zhef_dm/project_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_FMPadding_Batch_0__sj4l1ob/project_FMPadding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_1_11_0zpih/project_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_ConvolutionInputGenerator_0_9ctwy97f/project_ConvolutionInputGenerator_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_0__u5uurwx/project_StreamingDataWidthConverter_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_3_6ailiv0a/project_StreamingFIFO_3/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_MatrixVectorActivation_0_wx4gew9p/project_MatrixVectorActivation_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_Thresholding_Batch_0_84gyb68r/project_Thresholding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_1__wvvdb40/project_StreamingDataWidthConverter_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_6_bjxxxy20/project_StreamingFIFO_6/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_FMPadding_Batch_1_g0eos47s/project_FMPadding_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_2_hox5tppd/project_StreamingDataWidthConverter_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_8_tq6ibsv0/project_StreamingFIFO_8/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_ConvolutionInputGenerator_1_sadv8ch7/project_ConvolutionInputGenerator_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_3_bzps61sn/project_StreamingDataWidthConverter_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_MatrixVectorActivation_1__w__vqmd/project_MatrixVectorActivation_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_Thresholding_Batch_1_xzl9ip90/project_Thresholding_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_12_mwrcb11o/project_StreamingFIFO_12/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_ConvolutionInputGenerator_2_afn4bzfp/project_ConvolutionInputGenerator_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_Pool_Batch_0_qrlgd4ji/project_Pool_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_4_3z2a3gsk/project_StreamingDataWidthConverter_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_15_jd6yapy3/project_StreamingFIFO_15/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_FMPadding_Batch_2_3nethm_z/project_FMPadding_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_5_9x2k9lsw/project_StreamingDataWidthConverter_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_17_jk4yjqhn/project_StreamingFIFO_17/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_ConvolutionInputGenerator_3_r_7hxvut/project_ConvolutionInputGenerator_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_6_o9n40t9o/project_StreamingDataWidthConverter_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_MatrixVectorActivation_2_g310_uuv/project_MatrixVectorActivation_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_Thresholding_Batch_2__scv1oh_/project_Thresholding_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_7_x5jurtsn/project_StreamingDataWidthConverter_Batch_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_22_lmm19yzr/project_StreamingFIFO_22/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_FMPadding_Batch_3_uujts_j8/project_FMPadding_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_23_4msqbo_a/project_StreamingFIFO_23/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_ConvolutionInputGenerator_4_j87_psdh/project_ConvolutionInputGenerator_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_Pool_Batch_1_p9j_sujn/project_Pool_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingDataWidthConverter_Batch_8_9by0yzz1/project_StreamingDataWidthConverter_Batch_8/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_StreamingFIFO_26_dpamh9qq/project_StreamingFIFO_26/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_MatrixVectorActivation_3_w6za0nuu/project_MatrixVectorActivation_3/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vivado/2022.1/data/ip'.
# create_bd_design "finn_design"
Wrote  : </scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFIFO_0:1.0 StreamingFIFO_0
# create_bd_cell -type ip -vlnv xilinx.com:hls:FMPadding_Batch_0:1.0 FMPadding_Batch_0
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFIFO_1:1.0 StreamingFIFO_1
# create_bd_cell -type ip -vlnv xilinx.com:hls:ConvolutionInputGenerator_0:1.0 ConvolutionInputGenerator_0
WARNING: [BD 41-1753] The name 'ConvolutionInputGenerator_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_0:1.0 StreamingDataWidthConverter_Batch_0
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFIFO_3:1.0 StreamingFIFO_3
# create_bd_cell -type hier MatrixVectorActivation_0
# create_bd_pin -dir I -type clk /MatrixVectorActivation_0/ap_clk
# create_bd_pin -dir I -type rst /MatrixVectorActivation_0/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_0/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_0/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:MatrixVectorActivation_0:1.0 /MatrixVectorActivation_0/MatrixVectorActivation_0
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm
WARNING: [BD 41-1753] The name 'MatrixVectorActivation_0_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {16} CONFIG.MEM_WIDTH {72} CONFIG.MEM_INIT {/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_MatrixVectorActivation_0_wx4gew9p/} CONFIG.RAM_STYLE {auto} CONFIG.STRM0_DEPTH {16} CONFIG.STRM0_WIDTH {72} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 18.0 is provided. The value is converted to long type(18)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 8.0 is provided. The value is converted to long type(8)
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/m_axis_0] [get_bd_intf_pins MatrixVectorActivation_0/MatrixVectorActivation_0/weights_V]
# connect_bd_net [get_bd_pins MatrixVectorActivation_0/ap_rst_n] [get_bd_pins MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/aresetn]
# connect_bd_net [get_bd_pins MatrixVectorActivation_0/ap_clk] [get_bd_pins MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/aclk]
# connect_bd_net [get_bd_pins MatrixVectorActivation_0/ap_rst_n] [get_bd_pins MatrixVectorActivation_0/MatrixVectorActivation_0/ap_rst_n]
# connect_bd_net [get_bd_pins MatrixVectorActivation_0/ap_clk] [get_bd_pins MatrixVectorActivation_0/MatrixVectorActivation_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_0/in0_V] [get_bd_intf_pins MatrixVectorActivation_0/MatrixVectorActivation_0/in0_V]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_0/out_V] [get_bd_intf_pins MatrixVectorActivation_0/MatrixVectorActivation_0/out_V]
# save_bd_design
Wrote  : </scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:Thresholding_Batch_0:1.0 Thresholding_Batch_0
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_1:1.0 StreamingDataWidthConverter_Batch_1
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFIFO_6:1.0 StreamingFIFO_6
# create_bd_cell -type ip -vlnv xilinx.com:hls:FMPadding_Batch_1:1.0 FMPadding_Batch_1
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_2:1.0 StreamingDataWidthConverter_Batch_2
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFIFO_8:1.0 StreamingFIFO_8
# create_bd_cell -type ip -vlnv xilinx.com:hls:ConvolutionInputGenerator_1:1.0 ConvolutionInputGenerator_1
WARNING: [BD 41-1753] The name 'ConvolutionInputGenerator_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_3:1.0 StreamingDataWidthConverter_Batch_3
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type hier MatrixVectorActivation_1
# create_bd_pin -dir I -type clk /MatrixVectorActivation_1/ap_clk
# create_bd_pin -dir I -type rst /MatrixVectorActivation_1/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_1/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_1/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:MatrixVectorActivation_1:1.0 /MatrixVectorActivation_1/MatrixVectorActivation_1
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm
WARNING: [BD 41-1753] The name 'MatrixVectorActivation_1_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {16} CONFIG.MEM_WIDTH {2304} CONFIG.MEM_INIT {/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_MatrixVectorActivation_1__w__vqmd/} CONFIG.RAM_STYLE {auto} CONFIG.STRM0_DEPTH {16} CONFIG.STRM0_WIDTH {2304} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 23.0 is provided. The value is converted to long type(23)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 13.0 is provided. The value is converted to long type(13)
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/m_axis_0] [get_bd_intf_pins MatrixVectorActivation_1/MatrixVectorActivation_1/weights_V]
# connect_bd_net [get_bd_pins MatrixVectorActivation_1/ap_rst_n] [get_bd_pins MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/aresetn]
# connect_bd_net [get_bd_pins MatrixVectorActivation_1/ap_clk] [get_bd_pins MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/aclk]
# connect_bd_net [get_bd_pins MatrixVectorActivation_1/ap_rst_n] [get_bd_pins MatrixVectorActivation_1/MatrixVectorActivation_1/ap_rst_n]
# connect_bd_net [get_bd_pins MatrixVectorActivation_1/ap_clk] [get_bd_pins MatrixVectorActivation_1/MatrixVectorActivation_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_1/in0_V] [get_bd_intf_pins MatrixVectorActivation_1/MatrixVectorActivation_1/in0_V]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_1/out_V] [get_bd_intf_pins MatrixVectorActivation_1/MatrixVectorActivation_1/out_V]
# save_bd_design
Wrote  : </scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:Thresholding_Batch_1:1.0 Thresholding_Batch_1
# create_bd_cell -type hier StreamingFIFO_12
# create_bd_pin -dir I -type clk /StreamingFIFO_12/ap_clk
# create_bd_pin -dir I -type rst /StreamingFIFO_12/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_12/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_12/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_12/fifo
# set_property -dict [list CONFIG.FIFO_DEPTH {512}] [get_bd_cells /StreamingFIFO_12/fifo]
# set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_12/fifo]
# set_property -dict [list CONFIG.TDATA_NUM_BYTES {2}] [get_bd_cells /StreamingFIFO_12/fifo]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_12/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_12/out_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_12/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_12/in0_V]
# connect_bd_net [get_bd_pins StreamingFIFO_12/ap_rst_n] [get_bd_pins StreamingFIFO_12/fifo/s_axis_aresetn]
# connect_bd_net [get_bd_pins StreamingFIFO_12/ap_clk] [get_bd_pins StreamingFIFO_12/fifo/s_axis_aclk]
# create_bd_cell -type ip -vlnv xilinx.com:hls:ConvolutionInputGenerator_2:1.0 ConvolutionInputGenerator_2
WARNING: [BD 41-1753] The name 'ConvolutionInputGenerator_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:Pool_Batch_0:1.0 Pool_Batch_0
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_4:1.0 StreamingDataWidthConverter_Batch_4
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFIFO_15:1.0 StreamingFIFO_15
# create_bd_cell -type ip -vlnv xilinx.com:hls:FMPadding_Batch_2:1.0 FMPadding_Batch_2
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_5:1.0 StreamingDataWidthConverter_Batch_5
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_5' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFIFO_17:1.0 StreamingFIFO_17
# create_bd_cell -type ip -vlnv xilinx.com:hls:ConvolutionInputGenerator_3:1.0 ConvolutionInputGenerator_3
WARNING: [BD 41-1753] The name 'ConvolutionInputGenerator_3' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_6:1.0 StreamingDataWidthConverter_Batch_6
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_6' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type hier MatrixVectorActivation_2
# create_bd_pin -dir I -type clk /MatrixVectorActivation_2/ap_clk
# create_bd_pin -dir I -type rst /MatrixVectorActivation_2/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_2/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_2/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:MatrixVectorActivation_2:1.0 /MatrixVectorActivation_2/MatrixVectorActivation_2
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm
WARNING: [BD 41-1753] The name 'MatrixVectorActivation_2_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {64} CONFIG.MEM_WIDTH {2304} CONFIG.MEM_INIT {/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_MatrixVectorActivation_2_g310_uuv/} CONFIG.RAM_STYLE {auto} CONFIG.STRM0_DEPTH {64} CONFIG.STRM0_WIDTH {2304} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 23.0 is provided. The value is converted to long type(23)
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 15.0 is provided. The value is converted to long type(15)
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/m_axis_0] [get_bd_intf_pins MatrixVectorActivation_2/MatrixVectorActivation_2/weights_V]
# connect_bd_net [get_bd_pins MatrixVectorActivation_2/ap_rst_n] [get_bd_pins MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/aresetn]
# connect_bd_net [get_bd_pins MatrixVectorActivation_2/ap_clk] [get_bd_pins MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/aclk]
# connect_bd_net [get_bd_pins MatrixVectorActivation_2/ap_rst_n] [get_bd_pins MatrixVectorActivation_2/MatrixVectorActivation_2/ap_rst_n]
# connect_bd_net [get_bd_pins MatrixVectorActivation_2/ap_clk] [get_bd_pins MatrixVectorActivation_2/MatrixVectorActivation_2/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_2/in0_V] [get_bd_intf_pins MatrixVectorActivation_2/MatrixVectorActivation_2/in0_V]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_2/out_V] [get_bd_intf_pins MatrixVectorActivation_2/MatrixVectorActivation_2/out_V]
# save_bd_design
Wrote  : </scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:Thresholding_Batch_2:1.0 Thresholding_Batch_2
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_7:1.0 StreamingDataWidthConverter_Batch_7
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_7' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFIFO_22:1.0 StreamingFIFO_22
# create_bd_cell -type ip -vlnv xilinx.com:hls:FMPadding_Batch_3:1.0 FMPadding_Batch_3
# create_bd_cell -type hier StreamingFIFO_23
# create_bd_pin -dir I -type clk /StreamingFIFO_23/ap_clk
# create_bd_pin -dir I -type rst /StreamingFIFO_23/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_23/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /StreamingFIFO_23/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 /StreamingFIFO_23/fifo
# set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells /StreamingFIFO_23/fifo]
# set_property -dict [list CONFIG.FIFO_MEMORY_TYPE {auto}] [get_bd_cells /StreamingFIFO_23/fifo]
# set_property -dict [list CONFIG.TDATA_NUM_BYTES {2}] [get_bd_cells /StreamingFIFO_23/fifo]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_23/fifo/M_AXIS] [get_bd_intf_pins StreamingFIFO_23/out_V]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_23/fifo/S_AXIS] [get_bd_intf_pins StreamingFIFO_23/in0_V]
# connect_bd_net [get_bd_pins StreamingFIFO_23/ap_rst_n] [get_bd_pins StreamingFIFO_23/fifo/s_axis_aresetn]
# connect_bd_net [get_bd_pins StreamingFIFO_23/ap_clk] [get_bd_pins StreamingFIFO_23/fifo/s_axis_aclk]
# create_bd_cell -type ip -vlnv xilinx.com:hls:ConvolutionInputGenerator_4:1.0 ConvolutionInputGenerator_4
WARNING: [BD 41-1753] The name 'ConvolutionInputGenerator_4' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:Pool_Batch_1:1.0 Pool_Batch_1
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataWidthConverter_Batch_8:1.0 StreamingDataWidthConverter_Batch_8
WARNING: [BD 41-1753] The name 'StreamingDataWidthConverter_Batch_8' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingFIFO_26:1.0 StreamingFIFO_26
# create_bd_cell -type hier MatrixVectorActivation_3
# create_bd_pin -dir I -type clk /MatrixVectorActivation_3/ap_clk
# create_bd_pin -dir I -type rst /MatrixVectorActivation_3/ap_rst_n
# create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_3/out_V
# create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 /MatrixVectorActivation_3/in0_V
# create_bd_cell -type ip -vlnv xilinx.com:hls:MatrixVectorActivation_3:1.0 /MatrixVectorActivation_3/MatrixVectorActivation_3
# create_bd_cell -type ip -vlnv xilinx.com:user:memstream:1.0 /MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm
WARNING: [BD 41-1753] The name 'MatrixVectorActivation_3_wstrm' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# set_property -dict [list CONFIG.NSTREAMS {1} CONFIG.MEM_DEPTH {960} CONFIG.MEM_WIDTH {32} CONFIG.MEM_INIT {/scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/code_gen_ipgen_MatrixVectorActivation_3_w6za0nuu/} CONFIG.RAM_STYLE {auto} CONFIG.STRM0_DEPTH {960} CONFIG.STRM0_WIDTH {32} CONFIG.STRM0_OFFSET {0} ] [get_bd_cells /MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm]
WARNING: [IP_Flow 19-4684] Expected long value for param AXILITE_ADDR_WIDTH but, float/scientific notation value 12.0 is provided. The value is converted to long type(12)
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/m_axis_0] [get_bd_intf_pins MatrixVectorActivation_3/MatrixVectorActivation_3/weights_V]
# connect_bd_net [get_bd_pins MatrixVectorActivation_3/ap_rst_n] [get_bd_pins MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/aresetn]
# connect_bd_net [get_bd_pins MatrixVectorActivation_3/ap_clk] [get_bd_pins MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/aclk]
# connect_bd_net [get_bd_pins MatrixVectorActivation_3/ap_rst_n] [get_bd_pins MatrixVectorActivation_3/MatrixVectorActivation_3/ap_rst_n]
# connect_bd_net [get_bd_pins MatrixVectorActivation_3/ap_clk] [get_bd_pins MatrixVectorActivation_3/MatrixVectorActivation_3/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_3/in0_V] [get_bd_intf_pins MatrixVectorActivation_3/MatrixVectorActivation_3/in0_V]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_3/out_V] [get_bd_intf_pins MatrixVectorActivation_3/MatrixVectorActivation_3/out_V]
# save_bd_design
Wrote  : </scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# make_bd_pins_external [get_bd_pins StreamingFIFO_0/ap_clk]
# set_property name ap_clk [get_bd_ports ap_clk_0]
# make_bd_pins_external [get_bd_pins StreamingFIFO_0/ap_rst_n]
# set_property name ap_rst_n [get_bd_ports ap_rst_n_0]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_Batch_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_Batch_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_0/out_V] [get_bd_intf_pins FMPadding_Batch_0/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins FMPadding_Batch_0/out_V] [get_bd_intf_pins StreamingFIFO_1/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_1/out_V] [get_bd_intf_pins ConvolutionInputGenerator_0/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_0/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_0/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_3/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_3/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_0/out_V] [get_bd_intf_pins StreamingFIFO_3/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MatrixVectorActivation_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MatrixVectorActivation_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_3/out_V] [get_bd_intf_pins MatrixVectorActivation_0/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_Batch_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_Batch_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_0/out_V] [get_bd_intf_pins Thresholding_Batch_0/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins Thresholding_Batch_0/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_1/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_6/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_6/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_1/out_V] [get_bd_intf_pins StreamingFIFO_6/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_Batch_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_Batch_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_6/out_V] [get_bd_intf_pins FMPadding_Batch_1/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_2/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_2/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins FMPadding_Batch_1/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_2/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_8/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_8/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_2/out_V] [get_bd_intf_pins StreamingFIFO_8/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_8/out_V] [get_bd_intf_pins ConvolutionInputGenerator_1/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_3/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_3/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_1/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_3/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MatrixVectorActivation_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MatrixVectorActivation_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_3/out_V] [get_bd_intf_pins MatrixVectorActivation_1/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_Batch_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_Batch_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_1/out_V] [get_bd_intf_pins Thresholding_Batch_1/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_12/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_12/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins Thresholding_Batch_1/out_V] [get_bd_intf_pins StreamingFIFO_12/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_2/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_2/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_12/out_V] [get_bd_intf_pins ConvolutionInputGenerator_2/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Pool_Batch_0/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Pool_Batch_0/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_2/out_V] [get_bd_intf_pins Pool_Batch_0/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_4/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_4/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins Pool_Batch_0/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_4/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_15/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_15/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_4/out_V] [get_bd_intf_pins StreamingFIFO_15/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_Batch_2/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_Batch_2/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_15/out_V] [get_bd_intf_pins FMPadding_Batch_2/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_5/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_5/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins FMPadding_Batch_2/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_5/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_17/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_17/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_5/out_V] [get_bd_intf_pins StreamingFIFO_17/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_3/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_3/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_17/out_V] [get_bd_intf_pins ConvolutionInputGenerator_3/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_6/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_6/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_3/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_6/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MatrixVectorActivation_2/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MatrixVectorActivation_2/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_6/out_V] [get_bd_intf_pins MatrixVectorActivation_2/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Thresholding_Batch_2/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Thresholding_Batch_2/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins MatrixVectorActivation_2/out_V] [get_bd_intf_pins Thresholding_Batch_2/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_7/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_7/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins Thresholding_Batch_2/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_7/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_22/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_22/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_7/out_V] [get_bd_intf_pins StreamingFIFO_22/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins FMPadding_Batch_3/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins FMPadding_Batch_3/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_22/out_V] [get_bd_intf_pins FMPadding_Batch_3/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_23/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_23/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins FMPadding_Batch_3/out_V] [get_bd_intf_pins StreamingFIFO_23/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins ConvolutionInputGenerator_4/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins ConvolutionInputGenerator_4/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_23/out_V] [get_bd_intf_pins ConvolutionInputGenerator_4/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins Pool_Batch_1/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins Pool_Batch_1/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins ConvolutionInputGenerator_4/out_V] [get_bd_intf_pins Pool_Batch_1/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingDataWidthConverter_Batch_8/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingDataWidthConverter_Batch_8/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins Pool_Batch_1/out_V] [get_bd_intf_pins StreamingDataWidthConverter_Batch_8/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins StreamingFIFO_26/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins StreamingFIFO_26/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataWidthConverter_Batch_8/out_V] [get_bd_intf_pins StreamingFIFO_26/in0_V]
# connect_bd_net [get_bd_ports ap_rst_n] [get_bd_pins MatrixVectorActivation_3/ap_rst_n]
# connect_bd_net [get_bd_ports ap_clk] [get_bd_pins MatrixVectorActivation_3/ap_clk]
# connect_bd_intf_net [get_bd_intf_pins StreamingFIFO_26/out_V] [get_bd_intf_pins MatrixVectorActivation_3/in0_V]
# make_bd_intf_pins_external [get_bd_intf_pins StreamingFIFO_0/in0_V]
# set_property name s_axis_0 [get_bd_intf_ports in0_V_0]
# make_bd_intf_pins_external [get_bd_intf_pins MatrixVectorActivation_3/out_V]
# set_property name m_axis_0 [get_bd_intf_ports out_V_0]
# set_property CONFIG.FREQ_HZ 100000000.000000 [get_bd_ports /ap_clk]
# regenerate_bd_layout
# validate_bd_design
WARNING: [BD 41-927] Following properties on pin /MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm/aclk have been updated from connected ip, but BD cell '/MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm/aclk have been updated from connected ip, but BD cell '/MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm/aclk have been updated from connected ip, but BD cell '/MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm/aclk have been updated from connected ip, but BD cell '/MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.000000 
Please resolve any mismatches by directly setting properties on BD cell </MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm> to completely resolve these warnings.
# save_bd_design
Wrote  : </scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd> 
# make_wrapper -files [get_files /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd] -top
INFO: [BD 41-1662] The design 'finn_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v
Verilog Output written to : /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.v
Verilog Output written to : /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v
# add_files -norecurse /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/hdl/finn_design_wrapper.v
INFO: [Project 1-1716] Could not find the wrapper file /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/hdl/finn_design_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v, adding it to Project
# ipx::package_project -root_dir /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/ip -vendor xilinx_finn -library finn -taxonomy /UserIP -module finn_design -import_files
INFO: [BD 41-1662] The design 'finn_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v
Verilog Output written to : /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.v
Verilog Output written to : /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FMPadding_Batch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ConvolutionInputGenerator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_0/MatrixVectorActivation_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_0/MatrixVectorActivation_0_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Thresholding_Batch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FMPadding_Batch_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ConvolutionInputGenerator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_1/MatrixVectorActivation_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_1/MatrixVectorActivation_1_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Thresholding_Batch_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_12/fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ConvolutionInputGenerator_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pool_Batch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FMPadding_Batch_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_17 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ConvolutionInputGenerator_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_2/MatrixVectorActivation_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_2/MatrixVectorActivation_2_wstrm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Thresholding_Batch_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FMPadding_Batch_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_23/fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ConvolutionInputGenerator_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pool_Batch_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataWidthConverter_Batch_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingFIFO_26 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_3/MatrixVectorActivation_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatrixVectorActivation_3/MatrixVectorActivation_3_wstrm .
Exporting to file /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff/finn_design.hwh
Generated Hardware Definition File /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.hwdef
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 m_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 m_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 m_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_0'
INFO: [IP_Flow 19-7067] Note that bus interface 's_axis_0' has a fixed FREQ_HZ of '100000000.000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'm_axis_0' has a fixed FREQ_HZ of '100000000.000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.AP_CLK' has a fixed FREQ_HZ of '100000000.000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3157] Bus Interface 'RST.AP_RST_N': Bus parameter POLARITY is ACTIVE_LOW but port 'ap_rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# ipx::remove_segment -quiet m_axi_gmem0:APERTURE_0 [ipx::get_address_spaces m_axi_gmem0 -of_objects [ipx::current_core]]
# set_property core_revision 2 [ipx::find_open_core xilinx_finn:finn:finn_design:1.0]
# ipx::create_xgui_files [ipx::find_open_core xilinx_finn:finn:finn_design:1.0]
# set_property value_resolve_type user [ipx::get_bus_parameters -of [ipx::get_bus_interfaces -of [ipx::current_core ]]]
# file copy -force data ip/
# ipx::add_file_group -type software_driver {} [ipx::current_core]
# set_property type mdd [ipx::add_file data/finn_design.mdd [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
# set_property type tclSource [ipx::add_file data/finn_design.tcl [ipx::get_file_groups xilinx_softwaredriver -of_objects [ipx::current_core]]]
# ipx::update_checksums [ipx::find_open_core xilinx_finn:finn:finn_design:1.0]
# ipx::save_core [ipx::find_open_core xilinx_finn:finn:finn_design:1.0]
# set all_v_files [get_files -filter {USED_IN_SYNTHESIS == 1 && (FILE_TYPE == Verilog || FILE_TYPE == SystemVerilog || FILE_TYPE =="Verilog Header")}]
# set fp [open /scratch/bkwan/FINN/finn/ML_LL/Model/CNN-1D/tmp/vivado_stitch_proj_embwhftp/all_verilog_srcs.txt w]
# foreach vf $all_v_files {puts $fp $vf}
# close $fp
INFO: [Common 17-206] Exiting Vivado at Tue Nov 15 11:51:12 2022...
