{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1594911221369 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "msx_multicore2 EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"msx_multicore2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1594911221500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1594911221547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1594911221547 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 55 128 0 0 " "Implementing clock multiplication of 55, clock division of 128, and phase shift of 0 degrees (0 ps) for pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/pll1_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 7002 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1594911221685 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 55 32 0 0 " "Implementing clock multiplication of 55, clock division of 32, and phase shift of 0 degrees (0 ps) for pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/pll1_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 7003 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1594911221685 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] 55 32 -90 -2909 " "Implementing clock multiplication of 55, clock division of 32, and phase shift of -90 degrees (-2909 ps) for pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/pll1_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 7004 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1594911221685 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/pll1_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 7002 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1594911221685 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1594911222635 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1594911222650 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1594911223093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1594911223093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1594911223093 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1594911223093 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 30881 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1594911223108 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 30883 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1594911223108 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1594911223108 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1594911223108 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1594911223108 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1594911223108 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1594911223224 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 90 " "No exact pin location assignment(s) for 7 pins of 90 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn_n_i\[1\] " "Pin btn_n_i\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { btn_n_i[1] } } } { "../../src/syn-multicore2/multicore2_top.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd" 56 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { btn_n_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1594911224058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "joyX_p7_o " "Pin joyX_p7_o not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { joyX_p7_o } } } { "../../src/syn-multicore2/multicore2_top.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd" 101 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { joyX_p7_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1594911224058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mic_o " "Pin mic_o not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { mic_o } } } { "../../src/syn-multicore2/multicore2_top.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd" 107 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mic_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1594911224058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn_n_i\[3\] " "Pin btn_n_i\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { btn_n_i[3] } } } { "../../src/syn-multicore2/multicore2_top.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd" 56 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { btn_n_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1594911224058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn_n_i\[4\] " "Pin btn_n_i\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { btn_n_i[4] } } } { "../../src/syn-multicore2/multicore2_top.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd" 56 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { btn_n_i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1594911224058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn_n_i\[2\] " "Pin btn_n_i\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { btn_n_i[2] } } } { "../../src/syn-multicore2/multicore2_top.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd" 56 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { btn_n_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1594911224058 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ear_i " "Pin ear_i not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ear_i } } } { "../../src/syn-multicore2/multicore2_top.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd" 106 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ear_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1594911224058 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1594911224058 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1594911226201 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "msx_multicore2.sdc " "Synopsys Design Constraints File file not found: 'msx_multicore2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1594911226216 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1594911226216 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1594911226285 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux0~1  from: datac  to: combout " "Cell: the_msx\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1594911226348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux1~1  from: datac  to: combout " "Cell: the_msx\|Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1594911226348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1594911226348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[1\]~10  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[1\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1594911226348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1594911226348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1594911226348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1594911226348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1594911226348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1594911226348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1594911226348 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1594911226348 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1594911226433 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1594911226433 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1594911226433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50_i~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock_50_i~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594911227404 ""}  } { { "../../src/syn-multicore2/multicore2_top.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd" 53 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_50_i~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 30856 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594911227404 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594911227404 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/pll1_altpll.v" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll1:pll|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 7002 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594911227404 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594911227404 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/pll1_altpll.v" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll1:pll|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 7002 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594911227404 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594911227404 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/pll1_altpll.v" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll1:pll|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 7002 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594911227404 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "Automatically promoted node jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594911227404 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jt51_wrapper:jt51\|jt51:jt51_inst\|p1~0 " "Destination node jt51_wrapper:jt51\|jt51:jt51_inst\|p1~0" {  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51.v" 34 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jt51_wrapper:jt51|jt51:jt51_inst|p1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 24119 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227405 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1594911227405 ""}  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51.v" 34 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jt51_wrapper:jt51|jt51:jt51_inst|p1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 3251 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594911227404 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:clks\|clock_3m_s  " "Automatically promoted node clocks:clks\|clock_3m_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594911227405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:clks\|Mux0~0 " "Destination node clocks:clks\|Mux0~0" {  } { { "../../src/clocks.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/clocks.vhd" 164 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clocks:clks|Mux0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 10599 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:clks\|clock_3m_s~0 " "Destination node clocks:clks\|clock_3m_s~0" {  } { { "../../src/clocks.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/clocks.vhd" 103 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clocks:clks|clock_3m_s~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 10906 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:keyb\|por_o " "Destination node keyboard:keyb\|por_o" {  } { { "../../src/peripheral/keyboard.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/keyboard.vhd" 66 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:keyb|por_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 4272 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:clks\|clock_out1_s " "Destination node clocks:clks\|clock_out1_s" {  } { { "../../src/clocks.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/clocks.vhd" 73 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clocks:clks|clock_out1_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 6999 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227405 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1594911227405 ""}  } { { "../../src/clocks.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/clocks.vhd" 103 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clocks:clks|clock_3m_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 6996 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594911227405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:clks\|Mux0  " "Automatically promoted node clocks:clks\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594911227407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|req_inhibit_s " "Destination node msx:the_msx\|T80a:cpu\|req_inhibit_s" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80a.vhd" 111 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|T80a:cpu|req_inhibit_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 6905 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|iorq_n_s " "Destination node msx:the_msx\|T80a:cpu\|iorq_n_s" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80a.vhd" 114 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|T80a:cpu|iorq_n_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 6901 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|wr_n_s " "Destination node msx:the_msx\|T80a:cpu\|wr_n_s" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80a.vhd" 200 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|T80a:cpu|wr_n_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 6903 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|M1_n " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|M1_n" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80.vhd" 100 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|T80a:cpu|T80:u0|M1_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 6884 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[0\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[0\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80.vhd" 358 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|T80a:cpu|T80:u0|A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 6656 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[1\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[1\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80.vhd" 358 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|T80a:cpu|T80:u0|A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 6655 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[3\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[3\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80.vhd" 358 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|T80a:cpu|T80:u0|A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 6653 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[4\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[4\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80.vhd" 358 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|T80a:cpu|T80:u0|A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 6652 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[5\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[5\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80.vhd" 358 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|T80a:cpu|T80:u0|A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 6651 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[6\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[6\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80.vhd" 358 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|T80a:cpu|T80:u0|A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 6650 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1594911227407 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1594911227407 ""}  } { { "../../src/clocks.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/clocks.vhd" 164 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clocks:clks|Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 7000 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594911227407 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594911227409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|env_reset " "Destination node msx:the_msx\|YM2149:psg\|env_reset" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/YM2149.vhd" 105 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|YM2149:psg|env_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 5374 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|env_vol\[1\]~7 " "Destination node msx:the_msx\|YM2149:psg\|env_vol\[1\]~7" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/YM2149.vhd" 398 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|YM2149:psg|env_vol[1]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 18013 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1594911227409 ""}  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 8082 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594911227409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|exp_slot:exp1\|exp_wr_s~0  " "Automatically promoted node msx:the_msx\|exp_slot:exp1\|exp_wr_s~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594911227409 ""}  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|exp_slot:exp1|exp_wr_s~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 7603 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594911227409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|exp_slot:exp3\|exp_wr_s~0  " "Automatically promoted node msx:the_msx\|exp_slot:exp3\|exp_wr_s~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594911227409 ""}  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|exp_slot:exp3|exp_wr_s~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 7602 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594911227409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|PIO:pio\|wr_cs_s  " "Automatically promoted node msx:the_msx\|PIO:pio\|wr_cs_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594911227410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[1\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[1\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/pio.vhd" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|PIO:pio|porta_r[1]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 9826 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[3\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[3\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/pio.vhd" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|PIO:pio|porta_r[3]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 9829 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[5\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[5\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/pio.vhd" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|PIO:pio|porta_r[5]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 9832 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[7\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[7\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/pio.vhd" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|PIO:pio|porta_r[7]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 9835 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[0\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[0\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/pio.vhd" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|PIO:pio|porta_r[0]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 9814 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[2\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[2\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/pio.vhd" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|PIO:pio|porta_r[2]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 9817 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[4\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[4\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/pio.vhd" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|PIO:pio|porta_r[4]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 9820 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[6\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[6\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/pio.vhd" 80 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|PIO:pio|porta_r[6]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 9823 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|iplram_bw_s~0 " "Destination node msx:the_msx\|iplram_bw_s~0" {  } { { "../../src/msx.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/msx.vhd" 250 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|iplram_bw_s~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 15655 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227410 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1594911227410 ""}  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/pio.vhd" 68 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|PIO:pio|wr_cs_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 5129 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594911227410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594911227411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[4\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[4\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/YM2149.vhd" 183 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|YM2149:psg|reg_addr_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 5295 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[5\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[5\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/YM2149.vhd" 183 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|YM2149:psg|reg_addr_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 5294 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[6\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[6\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/YM2149.vhd" 183 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|YM2149:psg|reg_addr_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 5293 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[7\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[7\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/YM2149.vhd" 183 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|YM2149:psg|reg_addr_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 5292 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227411 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1594911227411 ""}  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 8083 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594911227411 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "por_s~0  " "Automatically promoted node por_s~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594911227412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|vertfreq_csw_o " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|vertfreq_csw_o" {  } { { "../../src/video/vdp18/vdp18_cpuio.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_cpuio.vhd" 93 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|vertfreq_csw_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 6089 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|keymap_addr_q\[0\]~5 " "Destination node msx:the_msx\|swioports:swiop\|keymap_addr_q\[0\]~5" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/swioports.vhd" 194 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|swioports:swiop|keymap_addr_q[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 11142 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[8\]~12 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[8\]~12" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[8]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 9803 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~6 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~6" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[3]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 9794 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[2\]~2 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[2\]~2" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 9790 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[7\]~10 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[7\]~10" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[7]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 9800 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[6\]~8 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[6\]~8" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[6]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 9797 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add0~3 " "Destination node Add0~3" {  } { { "ieee/numeric_std.vhd" "" { Text "d:/altera/13.1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 12792 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add0~19 " "Destination node Add0~19" {  } { { "ieee/numeric_std.vhd" "" { Text "d:/altera/13.1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add0~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 12808 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add0~21 " "Destination node Add0~21" {  } { { "ieee/numeric_std.vhd" "" { Text "d:/altera/13.1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add0~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 12810 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1594911227412 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1594911227412 ""}  } { { "../../src/syn-multicore2/multicore2_top.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd" 164 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { por_s~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 11123 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594911227412 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_s  " "Automatically promoted node reset_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594911227413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[3\] " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[3\]" {  } { { "../../src/video/vdp18/vdp18_palette.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_palette.vhd" 74 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|read_addr_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 5637 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[2\] " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[2\]" {  } { { "../../src/video/vdp18/vdp18_palette.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_palette.vhd" 74 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|read_addr_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 5638 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[1\] " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[1\]" {  } { { "../../src/video/vdp18/vdp18_palette.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_palette.vhd" 74 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|read_addr_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 5639 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[0\] " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[0\]" {  } { { "../../src/video/vdp18/vdp18_palette.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/video/vdp18/vdp18_palette.vhd" 74 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|vdp18_core:vdp|vdp18_palette:\von3:palette|read_addr_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 5640 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|vga_en_q " "Destination node msx:the_msx\|swioports:swiop\|vga_en_q" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/swioports.vhd" 194 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|swioports:swiop|vga_en_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 5065 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|scanline_en_q " "Destination node msx:the_msx\|swioports:swiop\|scanline_en_q" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/swioports.vhd" 194 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|swioports:swiop|scanline_en_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 5066 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|ntsc_pal_q " "Destination node msx:the_msx\|swioports:swiop\|ntsc_pal_q" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/peripheral/swioports.vhd" 194 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|swioports:swiop|ntsc_pal_q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 5067 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_out:i2s_audio_out\|i2s:i2s\|lrclk " "Destination node audio_out:i2s_audio_out\|i2s:i2s\|lrclk" {  } { { "i2s.v" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/i2s.v" 12 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_out:i2s_audio_out|i2s:i2s|lrclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 3835 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_out:i2s_audio_out\|i2s:i2s\|msclk " "Destination node audio_out:i2s_audio_out\|i2s:i2s\|msclk" {  } { { "i2s.v" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/i2s.v" 21 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_out:i2s_audio_out|i2s:i2s|msclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 3839 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jt51_wrapper:jt51\|jt51:jt51_inst\|busy " "Destination node jt51_wrapper:jt51\|jt51:jt51_inst\|busy" {  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/audio/jt51/jt51.v" 284 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jt51_wrapper:jt51|jt51:jt51_inst|busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 3256 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1594911227413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1594911227413 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1594911227413 ""}  } { { "../../src/syn-multicore2/multicore2_top.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd" 165 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 7034 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594911227413 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|T80a:cpu\|reset_s  " "Automatically promoted node msx:the_msx\|T80a:cpu\|reset_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594911227415 ""}  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/cpu/t80a.vhd" 103 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { msx:the_msx|T80a:cpu|reset_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 6902 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594911227415 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1594911230031 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1594911230077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1594911230081 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1594911230134 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1594911230190 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1594911230214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1594911233338 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1594911233369 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 Embedded multiplier block " "Packed 40 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1594911233369 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1594911233369 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 2.5V 5 2 0 " "Number of I/O pins in group: 7 (unused VREF, 2.5V VCCIO, 5 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1594911233507 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1594911233507 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1594911233507 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 10 4 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1594911233507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 14 2 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1594911233507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 15 10 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1594911233507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 15 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1594911233507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1594911233507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1594911233507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 20 4 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1594911233507 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 21 3 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 21 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1594911233507 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1594911233507 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1594911233507 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[2\] sdram_clk_o~output " "PLL \"pll1:pll\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"sdram_clk_o~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/db/pll1_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../src/syn-multicore2/pll1.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/pll1.vhd" 154 0 0 } } { "../../src/syn-multicore2/multicore2_top.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd" 275 0 0 } } { "../../src/syn-multicore2/multicore2_top.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd" 65 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1594911233692 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594911234641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1594911238051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594911248346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1594911248493 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1594911295804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:47 " "Fitter placement operations ending: elapsed time is 00:00:47" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594911295804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1594911299273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "9e+02 ns 1.4% " "9e+02 ns of routing delay (approximately 1.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1594911316950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1594911319470 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1594911319470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:39 " "Fitter routing operations ending: elapsed time is 00:00:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594911339148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1594911339148 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1594911339148 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "31.81 " "Total time spent on timing analysis during the Fitter is 31.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1594911339698 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1594911339808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1594911342070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1594911342151 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1594911344963 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594911348580 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_clk_io a permanently disabled " "Pin ps2_mouse_clk_io has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_clk_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_clk_io" } } } } { "../../src/syn-multicore2/multicore2_top.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd" 79 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_mouse_clk_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1594911350045 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_data_io a permanently disabled " "Pin ps2_mouse_data_io has a permanently disabled output enable" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_data_io } } } { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_data_io" } } } } { "../../src/syn-multicore2/multicore2_top.vhd" "" { Text "D:/cores/PORTANDO4/msx1fpga-unamiga/src/syn-multicore2/multicore2_top.vhd" 80 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_mouse_data_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1594911350045 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1594911350045 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/output_files/msx_multicore2.fit.smsg " "Generated suppressed messages file D:/cores/PORTANDO4/msx1fpga-unamiga/synth/unamiga/output_files/msx_multicore2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1594911351343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5106 " "Peak virtual memory: 5106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1594911354690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 16:55:54 2020 " "Processing ended: Thu Jul 16 16:55:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1594911354690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:16 " "Elapsed time: 00:02:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1594911354690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:10 " "Total CPU time (on all processors): 00:02:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1594911354690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1594911354690 ""}
