Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 31 02:37:00 2023
| Host         : DESKTOP-6HUJUEN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TheBigSource_control_sets_placed.rpt
| Design       : TheBigSource
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------+---------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |   Enable Signal  |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+------------------+---------------------------------------------+------------------+----------------+--------------+
|  synchroniser/synced_reg_i_1_n_0 |                  | synchroniser/synced_reg_i_2_n_0             |                1 |              1 |         1.00 |
|  Clk_int_IBUF_BUFG               |                  |                                             |                2 |              5 |         2.50 |
| ~synchroniser/sync_clk           |                  |                                             |                1 |              5 |         5.00 |
| ~Clk_int_IBUF_BUFG               |                  |                                             |                3 |             11 |         3.67 |
| ~synchroniser/sync_clk           |                  | CU_REGISTER/internal_state_reg[3]_0         |                3 |             11 |         3.67 |
|  Clk_int_IBUF_BUFG               |                  | FrequencyDivider/internal_state[15]_i_1_n_0 |                5 |             16 |         3.20 |
| ~Clk_int_IBUF_BUFG               | CU_REGISTER/E[0] | CU_REGISTER/SR[0]                           |               28 |            128 |         4.57 |
+----------------------------------+------------------+---------------------------------------------+------------------+----------------+--------------+


