 Starting Stratus DPOpt (Linux)
  Time: May 26, 2023. 15:18:18
  Host: ws26
  User: m111061617
  Args: --dofile /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/tcl/bdw_cmd_shell.tcl --locallogfile /dev/null -x bdw_server_start

               Stratus DpOpt
               =============
              Version: 21.05.01 

  Copyright (c) 2014-2021 Cadence Design Systems.  All rights reserved worldwide.
  
  Warning: This computer program is protected by copyright law and 
  international treaties.  Unauthorized reproduction, modification, 
  or distribution of this program, or any portion of it, may result 
  in severe civil and criminal penalties.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
  
  Info: Script "/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/share/stratus/tcl/bdw_cmd_shell.tcl" run successfully

##########################################################################
# Starting in server mode with port 42537
#   client pid = 21462
##########################################################################
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
WARNING: No library loaded, loading generic library. (CMDSHELL-13)
WARNING: No directories in variable lib_path  (CMDSHELL-10)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/libs/generic.lbf' and building datastructures (LBFPARSE-1)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/libs/gencount.lbf' and building datastructures (LBFPARSE-1)
INFO: Constructing composite cells (CMDSHELL-4)
INFO: Library load complete (CMDSHELL-5)
INFO: Instantiating implementation module "dut_entirecomputation_alt19_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt19_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt19_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt19_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt19_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt19_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt19_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt19_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt19_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt19_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt18_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt18_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt18_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt18_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt18_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt18_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt18_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt18_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt18_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt18_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt8_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt8_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt8_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt8_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt8_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt8_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt8_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt8_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt8_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt8_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt17_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt17_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt17_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt17_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt17_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt17_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt17_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt17_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt17_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt17_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt16_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt16_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt16_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt16_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt16_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt16_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt16_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt16_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt16_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt16_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt15_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt15_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt15_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt15_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt15_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt15_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt15_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt15_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt15_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt15_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt14_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt14_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt14_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt14_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt14_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt14_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt14_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt14_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt14_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt14_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt13_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt13_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt13_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt13_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt13_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt13_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt13_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt13_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt13_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt13_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt12_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt12_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt12_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt12_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt12_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt12_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt12_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt12_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt12_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt12_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt11_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt11_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt11_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt11_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt11_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt11_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt11_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt11_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt11_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt11_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt10_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt10_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt10_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt10_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt10_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt10_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt10_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt10_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt10_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt10_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt9_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt9_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt9_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt9_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt9_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt9_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt9_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt9_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt9_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt9_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt7_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt7_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt7_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt7_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt7_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt7_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt7_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt7_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt7_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt7_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt6_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt6_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt6_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt6_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt6_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt6_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt6_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt6_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt6_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt5_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt5_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt5_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt5_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt5_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt5_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt5_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt5_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt5_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt5_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt4_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt4_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt4_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt4_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt4_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt4_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt4_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt4_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt4_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt4_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt3_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt3_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt3_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt3_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt3_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt3_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt3_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt3_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt3_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt3_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt2_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt2_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt2_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt2_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt2_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt2_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt1_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt1_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt1_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt1_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt1_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt1_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt1_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt1_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt1_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt1_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt0_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt0_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt0_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt0_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt0_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt0_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt0_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt0_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt0_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt0_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt0_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_4" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_4.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_4" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_4 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt19_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt19_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt19_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt19_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt19_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt19_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt19_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt19_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt19_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt19_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt18_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt18_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt18_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt18_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt18_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt18_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt18_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt18_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt18_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt18_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt8_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt8_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt8_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt8_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt8_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt8_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt8_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt8_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt8_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt8_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt17_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt17_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt17_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt17_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt17_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt17_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt17_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt17_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt17_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt17_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt16_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt16_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt16_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt16_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt16_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt16_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt16_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt16_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt16_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt16_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt15_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt15_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt15_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt15_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt15_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt15_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt15_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt15_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt15_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt15_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt14_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt14_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt14_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt14_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt14_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt14_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt14_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt14_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt14_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt14_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt13_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt13_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt13_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt13_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt13_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt13_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt13_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt13_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt13_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt13_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt12_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt12_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt12_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt12_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt12_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt12_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt12_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt12_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt12_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt12_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt11_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt11_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt11_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt11_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt11_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt11_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt11_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt11_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt11_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt11_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt10_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt10_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt10_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt10_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt10_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt10_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt10_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt10_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt10_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt10_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt9_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt9_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt9_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt9_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt9_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt9_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt9_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt9_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt9_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt9_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt7_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt7_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt7_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt7_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt7_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt7_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt7_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt7_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt7_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt7_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt6_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt6_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt6_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt6_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt6_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt6_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt6_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt6_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt6_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt5_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt5_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt5_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt5_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt5_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt5_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt5_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt5_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt5_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt5_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt4_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt4_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt4_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt4_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt4_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt4_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt4_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt4_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt4_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt4_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt3_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt3_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt3_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt3_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt3_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt3_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt3_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt3_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt3_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt3_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt2_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt2_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt2_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt2_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt2_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt2_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt1_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt1_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt1_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt1_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt1_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt1_1" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_1.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt1_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt1_1" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt1_1 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt1_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt19_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt19_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt19_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt19_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt19_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt19_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt19_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt19_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt19_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt19_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt19_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt19_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt18_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt18_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt18_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt18_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt18_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt18_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt18_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt18_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt18_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt18_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt18_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt18_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt8_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt8_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt8_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt8_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt8_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt8_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt8_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt8_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt8_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt8_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt8_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt8_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt17_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt17_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt17_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt17_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt17_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt17_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt17_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt17_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt17_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt17_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt17_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt17_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt16_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt16_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt16_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt16_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt16_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt16_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt16_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt16_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt16_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt16_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt16_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt16_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt15_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt15_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt15_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt15_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt15_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt15_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt15_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt15_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt15_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt15_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt15_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt15_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt14_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt14_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt14_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt14_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt14_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt14_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt14_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt14_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt14_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt14_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt14_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt14_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt13_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt13_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt13_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt13_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt13_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt13_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt13_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt13_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt13_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt13_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt13_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt13_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt12_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt12_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt12_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt12_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt12_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt12_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt12_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt12_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt12_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt12_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt12_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt12_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt11_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt11_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt11_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt11_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt11_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt11_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt11_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt11_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt11_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt11_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt11_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt11_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt10_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt10_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt10_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt10_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt10_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt10_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt10_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt10_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt10_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt10_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt10_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt10_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt9_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt9_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt9_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt9_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt9_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt9_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt9_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt9_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt9_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt9_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt9_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt9_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt7_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt7_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt7_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt7_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt7_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt7_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt7_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt7_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt7_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt7_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt7_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt7_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt6_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt6_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt6_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt6_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt6_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt6_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt6_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt6_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt6_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt6_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt6_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt6_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt5_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt5_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt5_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt5_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt5_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt5_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt5_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt5_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt5_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt5_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt5_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt5_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt4_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt4_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt4_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt4_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt4_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt4_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt4_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt4_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt4_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt4_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt4_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt4_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt3_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt3_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt3_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt3_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt3_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt3_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt3_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt3_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt3_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt3_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt3_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt3_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt2_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt2_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt2_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt2_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt2_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt2_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt2_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt2_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt2_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt2_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt2_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt2_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt1_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt1_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt1_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt1_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt1_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt1_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt1_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt1_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt1_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt1_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt1_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt1_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt0_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt0_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt0_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt0_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt0_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt0_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt0_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt0_0.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "dut_entirecomputation_alt0_0" (CMDSHELL-8)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_0.sdl(2,3): INFO: Running flattening on "dut_entirecomputation_alt0_0" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "dut_entirecomputation_alt0_0" is now selected. (CMDSHELL-12)
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt0_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt0_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/dut_entirecomputation_alt0_0.sdl(2,3): INFO: Changing names in the RTL operator graph of "dut_entirecomputation_alt0_0" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model dut_entirecomputation_alt0_0 for output to /home/m111/m111061617/ee6470/stratus/path_count/bdw_work/modules/dut/DPO_REGION/v_rtl/dut_entirecomputation_alt0_0.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
